Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 21 18:05:44 2025
| Host         : ensc-pit-w18 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ip_design_wrapper_timing_summary_routed.rpt -pb ip_design_wrapper_timing_summary_routed.pb -rpx ip_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ip_design_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (16)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.720     -726.809                    230                 8087        0.005        0.000                      0                 7989        2.000        0.000                       0                  3357  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
clk_fpga_0                          {0.000 5.000}        10.000          100.000         
clk_fpga_1                          {0.000 50.000}       100.000         10.000          
clk_fpga_2                          {0.000 4.000}        8.000           125.000         
ip_design_i/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_ip_design_clk_wiz_0_0    {0.000 4.630}        9.259           108.000         
  clkfbout_ip_design_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                2.103        0.000                      0                 6010        0.005        0.000                      0                 6010        4.020        0.000                       0                  2476  
clk_fpga_1                                                                                                                                                                           97.845        0.000                       0                     1  
clk_fpga_2                                1.479        0.000                      0                 1203        0.022        0.000                      0                 1203        3.020        0.000                       0                   613  
ip_design_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_ip_design_clk_wiz_0_0         -4.653      -53.293                     12                  491        0.026        0.000                      0                  491        3.650        0.000                       0                   263  
  clkfbout_ip_design_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_2                      clk_fpga_0                           28.685        0.000                      0                   36                                                                        
clk_fpga_0                      clk_fpga_2                           22.482        0.000                      0                   38                                                                        
clk_out1_ip_design_clk_wiz_0_0  clk_fpga_2                           -3.167     -636.236                    218                  230        0.084        0.000                      0                  218  
clk_fpga_0                      clk_out1_ip_design_clk_wiz_0_0       -7.720      -90.572                     12                   12        0.120        0.000                      0                   12  
clk_fpga_2                      clk_out1_ip_design_clk_wiz_0_0        6.787        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      ----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**               clk_fpga_2                      clk_fpga_2                            5.565        0.000                      0                   71        0.393        0.000                      0                   71  
**async_default**               clk_out1_ip_design_clk_wiz_0_0  clk_out1_ip_design_clk_wiz_0_0        4.883        0.000                      0                   52        0.411        0.000                      0                   52  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.103ns  (required time - arrival time)
  Source:                 ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.295ns  (logic 2.234ns (30.622%)  route 5.061ns (69.378%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        1.737     3.031    ip_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.098     6.463    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X30Y107        LUT5 (Prop_lut5_I1_O)        0.153     6.616 r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.862     7.477    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X30Y108        LUT4 (Prop_lut4_I2_O)        0.363     7.840 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_3/O
                         net (fo=16, routed)          1.450     9.290    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X32Y110        LUT4 (Prop_lut4_I0_O)        0.384     9.674 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2[15]_i_1/O
                         net (fo=8, routed)           0.652    10.326    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0
    SLICE_X36Y109        FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        1.651    12.830    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y109        FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
                         clock pessimism              0.129    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X36Y109        FDRE (Setup_fdre_C_CE)      -0.376    12.429    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2_reg[10]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                         -10.326    
  -------------------------------------------------------------------
                         slack                                  2.103    

Slack (MET) :             2.103ns  (required time - arrival time)
  Source:                 ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.295ns  (logic 2.234ns (30.622%)  route 5.061ns (69.378%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        1.737     3.031    ip_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.098     6.463    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X30Y107        LUT5 (Prop_lut5_I1_O)        0.153     6.616 r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.862     7.477    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X30Y108        LUT4 (Prop_lut4_I2_O)        0.363     7.840 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_3/O
                         net (fo=16, routed)          1.450     9.290    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X32Y110        LUT4 (Prop_lut4_I0_O)        0.384     9.674 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2[15]_i_1/O
                         net (fo=8, routed)           0.652    10.326    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0
    SLICE_X36Y109        FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        1.651    12.830    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y109        FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2_reg[12]/C
                         clock pessimism              0.129    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X36Y109        FDRE (Setup_fdre_C_CE)      -0.376    12.429    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2_reg[12]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                         -10.326    
  -------------------------------------------------------------------
                         slack                                  2.103    

Slack (MET) :             2.103ns  (required time - arrival time)
  Source:                 ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.295ns  (logic 2.234ns (30.622%)  route 5.061ns (69.378%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        1.737     3.031    ip_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.098     6.463    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X30Y107        LUT5 (Prop_lut5_I1_O)        0.153     6.616 r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.862     7.477    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X30Y108        LUT4 (Prop_lut4_I2_O)        0.363     7.840 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_3/O
                         net (fo=16, routed)          1.450     9.290    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X32Y110        LUT4 (Prop_lut4_I0_O)        0.384     9.674 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2[15]_i_1/O
                         net (fo=8, routed)           0.652    10.326    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0
    SLICE_X36Y109        FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        1.651    12.830    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y109        FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2_reg[13]/C
                         clock pessimism              0.129    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X36Y109        FDRE (Setup_fdre_C_CE)      -0.376    12.429    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2_reg[13]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                         -10.326    
  -------------------------------------------------------------------
                         slack                                  2.103    

Slack (MET) :             2.103ns  (required time - arrival time)
  Source:                 ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.295ns  (logic 2.234ns (30.622%)  route 5.061ns (69.378%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        1.737     3.031    ip_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.098     6.463    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X30Y107        LUT5 (Prop_lut5_I1_O)        0.153     6.616 r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.862     7.477    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X30Y108        LUT4 (Prop_lut4_I2_O)        0.363     7.840 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_3/O
                         net (fo=16, routed)          1.450     9.290    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X32Y110        LUT4 (Prop_lut4_I0_O)        0.384     9.674 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2[15]_i_1/O
                         net (fo=8, routed)           0.652    10.326    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0
    SLICE_X36Y109        FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        1.651    12.830    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y109        FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2_reg[14]/C
                         clock pessimism              0.129    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X36Y109        FDRE (Setup_fdre_C_CE)      -0.376    12.429    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2_reg[14]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                         -10.326    
  -------------------------------------------------------------------
                         slack                                  2.103    

Slack (MET) :             2.103ns  (required time - arrival time)
  Source:                 ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.295ns  (logic 2.234ns (30.622%)  route 5.061ns (69.378%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        1.737     3.031    ip_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.098     6.463    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X30Y107        LUT5 (Prop_lut5_I1_O)        0.153     6.616 r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.862     7.477    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X30Y108        LUT4 (Prop_lut4_I2_O)        0.363     7.840 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_3/O
                         net (fo=16, routed)          1.450     9.290    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X32Y110        LUT4 (Prop_lut4_I0_O)        0.384     9.674 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2[15]_i_1/O
                         net (fo=8, routed)           0.652    10.326    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0
    SLICE_X36Y109        FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        1.651    12.830    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y109        FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
                         clock pessimism              0.129    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X36Y109        FDRE (Setup_fdre_C_CE)      -0.376    12.429    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2_reg[15]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                         -10.326    
  -------------------------------------------------------------------
                         slack                                  2.103    

Slack (MET) :             2.103ns  (required time - arrival time)
  Source:                 ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.295ns  (logic 2.234ns (30.622%)  route 5.061ns (69.378%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        1.737     3.031    ip_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.098     6.463    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X30Y107        LUT5 (Prop_lut5_I1_O)        0.153     6.616 r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.862     7.477    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X30Y108        LUT4 (Prop_lut4_I2_O)        0.363     7.840 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_3/O
                         net (fo=16, routed)          1.450     9.290    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X32Y110        LUT4 (Prop_lut4_I0_O)        0.384     9.674 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2[15]_i_1/O
                         net (fo=8, routed)           0.652    10.326    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0
    SLICE_X36Y109        FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        1.651    12.830    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y109        FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
                         clock pessimism              0.129    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X36Y109        FDRE (Setup_fdre_C_CE)      -0.376    12.429    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2_reg[8]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                         -10.326    
  -------------------------------------------------------------------
                         slack                                  2.103    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.225ns  (logic 2.234ns (30.922%)  route 4.991ns (69.078%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 12.876 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        1.737     3.031    ip_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.098     6.463    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X30Y107        LUT5 (Prop_lut5_I1_O)        0.153     6.616 r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.862     7.477    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X30Y108        LUT4 (Prop_lut4_I2_O)        0.363     7.840 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_3/O
                         net (fo=16, routed)          1.450     9.290    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X32Y110        LUT4 (Prop_lut4_I0_O)        0.384     9.674 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2[15]_i_1/O
                         net (fo=8, routed)           0.581    10.255    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0
    SLICE_X30Y109        FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        1.697    12.876    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y109        FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
                         clock pessimism              0.129    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X30Y109        FDRE (Setup_fdre_C_CE)      -0.376    12.475    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2_reg[11]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                         -10.255    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.225ns  (logic 2.234ns (30.922%)  route 4.991ns (69.078%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 12.876 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        1.737     3.031    ip_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.098     6.463    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X30Y107        LUT5 (Prop_lut5_I1_O)        0.153     6.616 r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.862     7.477    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X30Y108        LUT4 (Prop_lut4_I2_O)        0.363     7.840 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_3/O
                         net (fo=16, routed)          1.450     9.290    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X32Y110        LUT4 (Prop_lut4_I0_O)        0.384     9.674 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2[15]_i_1/O
                         net (fo=8, routed)           0.581    10.255    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0
    SLICE_X30Y109        FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        1.697    12.876    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y109        FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2_reg[9]/C
                         clock pessimism              0.129    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X30Y109        FDRE (Setup_fdre_C_CE)      -0.376    12.475    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg2_reg[9]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                         -10.255    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.265ns  (required time - arrival time)
  Source:                 ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg3_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.094ns  (logic 2.233ns (31.475%)  route 4.861ns (68.525%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        1.737     3.031    ip_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.098     6.463    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X30Y107        LUT5 (Prop_lut5_I1_O)        0.153     6.616 r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.862     7.477    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X30Y108        LUT4 (Prop_lut4_I2_O)        0.363     7.840 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_3/O
                         net (fo=16, routed)          1.417     9.258    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X33Y113        LUT4 (Prop_lut4_I0_O)        0.383     9.641 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.484    10.125    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0
    SLICE_X35Y113        FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg3_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        1.649    12.828    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y113        FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
                         clock pessimism              0.129    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X35Y113        FDRE (Setup_fdre_C_CE)      -0.413    12.390    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg3_reg[16]
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  2.265    

Slack (MET) :             2.265ns  (required time - arrival time)
  Source:                 ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg3_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.094ns  (logic 2.233ns (31.475%)  route 4.861ns (68.525%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        1.737     3.031    ip_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.098     6.463    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X30Y107        LUT5 (Prop_lut5_I1_O)        0.153     6.616 r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.862     7.477    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X30Y108        LUT4 (Prop_lut4_I2_O)        0.363     7.840 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_3/O
                         net (fo=16, routed)          1.417     9.258    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X33Y113        LUT4 (Prop_lut4_I0_O)        0.383     9.641 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.484    10.125    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0
    SLICE_X35Y113        FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg3_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        1.649    12.828    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y113        FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg3_reg[17]/C
                         clock pessimism              0.129    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X35Y113        FDRE (Setup_fdre_C_CE)      -0.413    12.390    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg3_reg[17]
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  2.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.227ns (49.169%)  route 0.235ns (50.831%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        0.577     0.913    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X28Y99         FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/Q
                         net (fo=5, routed)           0.235     1.275    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/shandshake_r
    SLICE_X28Y100        LUT4 (Prop_lut4_I1_O)        0.099     1.374 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1/O
                         net (fo=1, routed)           0.000     1.374    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0
    SLICE_X28Y100        FDSE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        0.931     1.297    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X28Y100        FDSE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y100        FDSE (Hold_fdse_C_D)         0.107     1.369    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.226ns (49.059%)  route 0.235ns (50.941%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        0.577     0.913    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X28Y99         FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/Q
                         net (fo=5, routed)           0.235     1.275    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/shandshake_r
    SLICE_X28Y100        LUT3 (Prop_lut3_I1_O)        0.098     1.373 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[0]_i_1/O
                         net (fo=1, routed)           0.000     1.373    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[0]_i_1_n_0
    SLICE_X28Y100        FDSE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        0.931     1.297    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X28Y100        FDSE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y100        FDSE (Hold_fdse_C_D)         0.091     1.353    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.918%)  route 0.227ns (58.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        0.639     0.975    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X38Y100        FDRE                                         r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/Q
                         net (fo=1, routed)           0.227     1.366    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[2]
    SLICE_X38Y96         SRLC32E                                      r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        0.824     1.190    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y96         SRLC32E                                      r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X38Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.338    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.432%)  route 0.175ns (51.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        0.641     0.977    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y100        FDRE                                         r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.175     1.316    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X34Y99         SRLC32E                                      r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        0.826     1.192    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y99         SRLC32E                                      r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.274    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.231ns (44.921%)  route 0.283ns (55.079%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        0.577     0.913    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y98         FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[2]/Q
                         net (fo=1, routed)           0.110     1.164    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r_reg[3][2]
    SLICE_X31Y98         LUT6 (Prop_lut6_I0_O)        0.045     1.209 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r[2]_i_1/O
                         net (fo=7, routed)           0.173     1.382    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset[2]
    SLICE_X31Y100        LUT6 (Prop_lut6_I4_O)        0.045     1.427 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.427    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]_1[0]
    SLICE_X31Y100        FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        0.931     1.297    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y100        FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.092     1.354    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.209ns (38.460%)  route 0.334ns (61.540%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        0.556     0.892    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X38Y94         FDRE                                         r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/Q
                         net (fo=16, routed)          0.334     1.390    ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/S_AXI_AWADDR[1]
    SLICE_X36Y103        LUT5 (Prop_lut5_I2_O)        0.045     1.435 r  ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i[4]_i_3/O
                         net (fo=1, routed)           0.000     1.435    ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_0
    SLICE_X36Y103        FDRE                                         r  ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        0.910     1.276    ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/S_AXI_ACLK
    SLICE_X36Y103        FDRE                                         r  ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X36Y103        FDRE (Hold_fdre_C_D)         0.121     1.362    ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.951%)  route 0.159ns (53.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        0.577     0.913    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y97         FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.159     1.213    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y96         SRL16E                                       r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        0.843     1.209    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y96         SRL16E                                       r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y96         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.128    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ip_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.758%)  route 0.172ns (51.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        0.542     0.878    ip_design_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X50Y77         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.164     1.042 r  ip_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.172     1.214    ip_design_i/rst_ps7_0_100M/U0/SEQ/lpf_int
    SLICE_X48Y77         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        0.811     1.177    ip_design_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X48Y77         FDRE                                         r  ip_design_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg/C
                         clock pessimism             -0.035     1.142    
    SLICE_X48Y77         FDRE (Hold_fdre_C_R)        -0.018     1.124    ip_design_i/rst_ps7_0_100M/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.374%)  route 0.258ns (64.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        0.658     0.994    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y103        FDRE                                         r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/Q
                         net (fo=1, routed)           0.258     1.393    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X30Y96         SRLC32E                                      r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        0.844     1.210    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y96         SRLC32E                                      r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X30Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.290    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg3_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        0.639     0.975    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y109        FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg3_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y109        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg3_reg[14]/Q
                         net (fo=1, routed)           0.054     1.170    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg3[14]
    SLICE_X34Y109        LUT6 (Prop_lut6_I2_O)        0.045     1.215 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     1.215    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X34Y109        FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        0.910     1.276    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y109        FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism             -0.288     0.988    
    SLICE_X34Y109        FDRE (Hold_fdre_C_D)         0.121     1.109    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y120   ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg19_reg[29]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X59Y89    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg19_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y119   ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg19_reg[30]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y120   ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg19_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X59Y89    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg19_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X63Y89    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg19_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X61Y90    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg19_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X61Y90    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg19_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X63Y89    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg19_reg[7]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y91    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y96    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y96    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y96    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y96    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y96    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y96    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y18  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        1.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.407ns  (logic 2.829ns (44.156%)  route 3.578ns (55.844%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 10.882 - 8.000 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.899     3.193    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X61Y115        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y115        FDRE (Prop_fdre_C_Q)         0.419     3.612 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/Q
                         net (fo=11, routed)          1.186     4.798    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/tCSR0_Reg[31]
    SLICE_X65Y111        LUT6 (Prop_lut6_I0_O)        0.299     5.097 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INFERRED_GEN.icount_out[31]_i_3/O
                         net (fo=4, routed)           0.678     5.775    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INFERRED_GEN.icount_out[31]_i_3_n_0
    SLICE_X65Y111        LUT5 (Prop_lut5_I0_O)        0.150     5.925 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_6/O
                         net (fo=1, routed)           0.738     6.664    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_6_n_0
    SLICE_X60Y110        LUT3 (Prop_lut3_I1_O)        0.326     6.990 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.990    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/S[0]
    SLICE_X60Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.522 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.522    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.636 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.636    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.750    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X60Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.864    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.978 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.978    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X60Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.291 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4/O[3]
                         net (fo=1, routed)           0.975     9.266    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4_n_4
    SLICE_X56Y117        LUT3 (Prop_lut3_I0_O)        0.334     9.600 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[24]_i_1/O
                         net (fo=1, routed)           0.000     9.600    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[24]
    SLICE_X56Y117        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.703    10.882    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X56Y117        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[24]/C
                         clock pessimism              0.247    11.129    
                         clock uncertainty           -0.125    11.004    
    SLICE_X56Y117        FDRE (Setup_fdre_C_D)        0.075    11.079    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[24]
  -------------------------------------------------------------------
                         required time                         11.079    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.499ns  (required time - arrival time)
  Source:                 ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.396ns  (logic 2.967ns (46.391%)  route 3.429ns (53.609%))
  Logic Levels:           11  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 10.888 - 8.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.896     3.190    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X58Y116        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y116        FDRE (Prop_fdre_C_Q)         0.518     3.708 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I/Q
                         net (fo=10, routed)          1.347     5.055    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/tCSR0_Reg[27]
    SLICE_X65Y110        LUT4 (Prop_lut4_I1_O)        0.152     5.207 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_7/O
                         net (fo=1, routed)           0.405     5.612    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_7_n_0
    SLICE_X65Y111        LUT5 (Prop_lut5_I4_O)        0.320     5.932 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_6/O
                         net (fo=1, routed)           0.738     6.671    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_6_n_0
    SLICE_X60Y110        LUT3 (Prop_lut3_I1_O)        0.326     6.997 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.997    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/S[0]
    SLICE_X60Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.529 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.529    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.643    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.757 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.757    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X60Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.871 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.871    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.985 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.985    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X60Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.099 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.099    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.321 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5/O[0]
                         net (fo=1, routed)           0.938     9.259    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5_n_7
    SLICE_X63Y114        LUT3 (Prop_lut3_I0_O)        0.327     9.586 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[25]_i_1/O
                         net (fo=1, routed)           0.000     9.586    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[25]
    SLICE_X63Y114        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.709    10.888    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X63Y114        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[25]/C
                         clock pessimism              0.247    11.135    
                         clock uncertainty           -0.125    11.010    
    SLICE_X63Y114        FDRE (Setup_fdre_C_D)        0.075    11.085    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[25]
  -------------------------------------------------------------------
                         required time                         11.085    
                         arrival time                          -9.586    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.510ns  (required time - arrival time)
  Source:                 ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.379ns  (logic 2.739ns (42.938%)  route 3.640ns (57.062%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 10.882 - 8.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.896     3.190    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X58Y116        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y116        FDRE (Prop_fdre_C_Q)         0.518     3.708 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I/Q
                         net (fo=10, routed)          1.347     5.055    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/tCSR0_Reg[27]
    SLICE_X65Y110        LUT4 (Prop_lut4_I1_O)        0.152     5.207 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_7/O
                         net (fo=1, routed)           0.405     5.612    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_7_n_0
    SLICE_X65Y111        LUT5 (Prop_lut5_I4_O)        0.320     5.932 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_6/O
                         net (fo=1, routed)           0.738     6.671    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_6_n_0
    SLICE_X60Y110        LUT3 (Prop_lut3_I1_O)        0.326     6.997 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.997    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/S[0]
    SLICE_X60Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.529 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.529    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.643    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.757 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.757    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X60Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.871 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.871    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.093 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3/O[0]
                         net (fo=1, routed)           1.149     9.242    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3_n_7
    SLICE_X61Y119        LUT3 (Prop_lut3_I0_O)        0.327     9.569 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[17]_i_1/O
                         net (fo=1, routed)           0.000     9.569    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[17]
    SLICE_X61Y119        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.703    10.882    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X61Y119        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[17]/C
                         clock pessimism              0.247    11.129    
                         clock uncertainty           -0.125    11.004    
    SLICE_X61Y119        FDRE (Setup_fdre_C_D)        0.075    11.079    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[17]
  -------------------------------------------------------------------
                         required time                         11.079    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  1.510    

Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.291ns  (logic 2.731ns (43.410%)  route 3.560ns (56.590%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 10.883 - 8.000 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.899     3.193    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X61Y115        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y115        FDRE (Prop_fdre_C_Q)         0.419     3.612 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/Q
                         net (fo=11, routed)          1.186     4.798    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/tCSR0_Reg[31]
    SLICE_X65Y111        LUT6 (Prop_lut6_I0_O)        0.299     5.097 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INFERRED_GEN.icount_out[31]_i_3/O
                         net (fo=4, routed)           0.678     5.775    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INFERRED_GEN.icount_out[31]_i_3_n_0
    SLICE_X65Y111        LUT5 (Prop_lut5_I0_O)        0.150     5.925 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_6/O
                         net (fo=1, routed)           0.738     6.664    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_6_n_0
    SLICE_X60Y110        LUT3 (Prop_lut3_I1_O)        0.326     6.990 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.990    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/S[0]
    SLICE_X60Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.522 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.522    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.636 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.636    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.750    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X60Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.864    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.978 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.978    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X60Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.200 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4/O[0]
                         net (fo=1, routed)           0.957     9.157    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4_n_7
    SLICE_X57Y116        LUT3 (Prop_lut3_I0_O)        0.327     9.484 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[21]_i_1/O
                         net (fo=1, routed)           0.000     9.484    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[21]
    SLICE_X57Y116        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.704    10.883    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X57Y116        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[21]/C
                         clock pessimism              0.247    11.130    
                         clock uncertainty           -0.125    11.005    
    SLICE_X57Y116        FDRE (Setup_fdre_C_D)        0.075    11.080    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[21]
  -------------------------------------------------------------------
                         required time                         11.080    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             1.597ns  (required time - arrival time)
  Source:                 ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 2.957ns (47.019%)  route 3.332ns (52.981%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 10.882 - 8.000 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.899     3.193    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X61Y115        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y115        FDRE (Prop_fdre_C_Q)         0.419     3.612 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/Q
                         net (fo=11, routed)          1.186     4.798    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/tCSR0_Reg[31]
    SLICE_X65Y111        LUT6 (Prop_lut6_I0_O)        0.299     5.097 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INFERRED_GEN.icount_out[31]_i_3/O
                         net (fo=4, routed)           0.678     5.775    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INFERRED_GEN.icount_out[31]_i_3_n_0
    SLICE_X65Y111        LUT5 (Prop_lut5_I0_O)        0.150     5.925 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_6/O
                         net (fo=1, routed)           0.738     6.664    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_6_n_0
    SLICE_X60Y110        LUT3 (Prop_lut3_I1_O)        0.326     6.990 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.990    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/S[0]
    SLICE_X60Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.522 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.522    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.636 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.636    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.750    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X60Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.864    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.978 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.978    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X60Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.092 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.092    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.206 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.206    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5_n_0
    SLICE_X60Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.428 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__6/O[0]
                         net (fo=1, routed)           0.729     9.157    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__6_n_7
    SLICE_X56Y117        LUT3 (Prop_lut3_I0_O)        0.325     9.482 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[29]_i_1/O
                         net (fo=1, routed)           0.000     9.482    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[29]
    SLICE_X56Y117        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.703    10.882    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X56Y117        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]/C
                         clock pessimism              0.247    11.129    
                         clock uncertainty           -0.125    11.004    
    SLICE_X56Y117        FDRE (Setup_fdre_C_D)        0.075    11.079    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]
  -------------------------------------------------------------------
                         required time                         11.079    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                  1.597    

Slack (MET) :             1.631ns  (required time - arrival time)
  Source:                 ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.214ns  (logic 3.169ns (50.997%)  route 3.045ns (49.003%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 10.882 - 8.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.896     3.190    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X58Y116        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y116        FDRE (Prop_fdre_C_Q)         0.518     3.708 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I/Q
                         net (fo=10, routed)          1.347     5.055    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/tCSR0_Reg[27]
    SLICE_X65Y110        LUT4 (Prop_lut4_I1_O)        0.152     5.207 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_7/O
                         net (fo=1, routed)           0.405     5.612    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_7_n_0
    SLICE_X65Y111        LUT5 (Prop_lut5_I4_O)        0.320     5.932 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_6/O
                         net (fo=1, routed)           0.738     6.671    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_6_n_0
    SLICE_X60Y110        LUT3 (Prop_lut3_I1_O)        0.326     6.997 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.997    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/S[0]
    SLICE_X60Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.529 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.529    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.643    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.757 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.757    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X60Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.871 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.871    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.985 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.985    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X60Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.099 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.099    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.213    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5_n_0
    SLICE_X60Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.547 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__6/O[1]
                         net (fo=1, routed)           0.554     9.101    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__6_n_6
    SLICE_X61Y119        LUT3 (Prop_lut3_I0_O)        0.303     9.404 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[30]_i_1/O
                         net (fo=1, routed)           0.000     9.404    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[30]
    SLICE_X61Y119        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.703    10.882    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X61Y119        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[30]/C
                         clock pessimism              0.247    11.129    
                         clock uncertainty           -0.125    11.004    
    SLICE_X61Y119        FDRE (Setup_fdre_C_D)        0.031    11.035    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[30]
  -------------------------------------------------------------------
                         required time                         11.035    
                         arrival time                          -9.404    
  -------------------------------------------------------------------
                         slack                                  1.631    

Slack (MET) :             1.640ns  (required time - arrival time)
  Source:                 ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.298ns  (logic 3.062ns (48.619%)  route 3.236ns (51.381%))
  Logic Levels:           11  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 10.888 - 8.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.896     3.190    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X58Y116        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y116        FDRE (Prop_fdre_C_Q)         0.518     3.708 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I/Q
                         net (fo=10, routed)          1.347     5.055    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/tCSR0_Reg[27]
    SLICE_X65Y110        LUT4 (Prop_lut4_I1_O)        0.152     5.207 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_7/O
                         net (fo=1, routed)           0.405     5.612    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_7_n_0
    SLICE_X65Y111        LUT5 (Prop_lut5_I4_O)        0.320     5.932 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_6/O
                         net (fo=1, routed)           0.738     6.671    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_6_n_0
    SLICE_X60Y110        LUT3 (Prop_lut3_I1_O)        0.326     6.997 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.997    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/S[0]
    SLICE_X60Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.529 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.529    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.643    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.757 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.757    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X60Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.871 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.871    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.985 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.985    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X60Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.099 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.099    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.412 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5/O[3]
                         net (fo=1, routed)           0.745     9.157    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5_n_4
    SLICE_X62Y114        LUT3 (Prop_lut3_I0_O)        0.331     9.488 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[28]_i_1/O
                         net (fo=1, routed)           0.000     9.488    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[28]
    SLICE_X62Y114        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.709    10.888    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X62Y114        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[28]/C
                         clock pessimism              0.247    11.135    
                         clock uncertainty           -0.125    11.010    
    SLICE_X62Y114        FDRE (Setup_fdre_C_D)        0.118    11.128    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[28]
  -------------------------------------------------------------------
                         required time                         11.128    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.653ns  (required time - arrival time)
  Source:                 ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.236ns  (logic 3.101ns (49.731%)  route 3.135ns (50.269%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 10.882 - 8.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.896     3.190    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X58Y116        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y116        FDRE (Prop_fdre_C_Q)         0.518     3.708 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I/Q
                         net (fo=10, routed)          1.347     5.055    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/tCSR0_Reg[27]
    SLICE_X65Y110        LUT4 (Prop_lut4_I1_O)        0.152     5.207 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_7/O
                         net (fo=1, routed)           0.405     5.612    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_7_n_0
    SLICE_X65Y111        LUT5 (Prop_lut5_I4_O)        0.320     5.932 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_6/O
                         net (fo=1, routed)           0.738     6.671    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_6_n_0
    SLICE_X60Y110        LUT3 (Prop_lut3_I1_O)        0.326     6.997 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.997    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/S[0]
    SLICE_X60Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.529 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.529    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.643    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.757 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.757    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X60Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.871 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.871    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.985 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.985    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X60Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.099 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.099    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.213    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5_n_0
    SLICE_X60Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.452 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__6/O[2]
                         net (fo=1, routed)           0.644     9.096    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__6_n_5
    SLICE_X61Y119        LUT3 (Prop_lut3_I0_O)        0.330     9.426 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[31]_i_2/O
                         net (fo=1, routed)           0.000     9.426    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[31]
    SLICE_X61Y119        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.703    10.882    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X61Y119        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]/C
                         clock pessimism              0.247    11.129    
                         clock uncertainty           -0.125    11.004    
    SLICE_X61Y119        FDRE (Setup_fdre_C_D)        0.075    11.079    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]
  -------------------------------------------------------------------
                         required time                         11.079    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  1.653    

Slack (MET) :             1.763ns  (required time - arrival time)
  Source:                 ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 3.151ns (51.766%)  route 2.936ns (48.234%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 10.887 - 8.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.896     3.190    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X58Y116        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y116        FDRE (Prop_fdre_C_Q)         0.518     3.708 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I/Q
                         net (fo=10, routed)          1.347     5.055    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/tCSR0_Reg[27]
    SLICE_X65Y110        LUT4 (Prop_lut4_I1_O)        0.152     5.207 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_7/O
                         net (fo=1, routed)           0.405     5.612    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_7_n_0
    SLICE_X65Y111        LUT5 (Prop_lut5_I4_O)        0.320     5.932 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_6/O
                         net (fo=1, routed)           0.738     6.671    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_6_n_0
    SLICE_X60Y110        LUT3 (Prop_lut3_I1_O)        0.326     6.997 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.997    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/S[0]
    SLICE_X60Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.529 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.529    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X60Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.643    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X60Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.757 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.757    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X60Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.871 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.871    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.985 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.985    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X60Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.099 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.099    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.213    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5_n_0
    SLICE_X60Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.526 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__6/O[3]
                         net (fo=1, routed)           0.445     8.971    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__6_n_4
    SLICE_X65Y116        LUT5 (Prop_lut5_I0_O)        0.306     9.277 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[32]_i_1__0/O
                         net (fo=1, routed)           0.000     9.277    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[32]_i_1__0_n_0
    SLICE_X65Y116        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.708    10.887    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X65Y116        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/C
                         clock pessimism              0.247    11.134    
                         clock uncertainty           -0.125    11.009    
    SLICE_X65Y116        FDRE (Setup_fdre_C_D)        0.031    11.040    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]
  -------------------------------------------------------------------
                         required time                         11.040    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                  1.763    

Slack (MET) :             1.793ns  (required time - arrival time)
  Source:                 ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 2.465ns (40.426%)  route 3.632ns (59.574%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 10.887 - 8.000 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.899     3.193    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X65Y116        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y116        FDRE (Prop_fdre_C_Q)         0.456     3.649 f  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/Q
                         net (fo=9, routed)           1.293     4.942    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/counter_TC[1]
    SLICE_X65Y111        LUT6 (Prop_lut6_I1_O)        0.124     5.066 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INFERRED_GEN.icount_out[31]_i_3/O
                         net (fo=4, routed)           0.384     5.450    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INFERRED_GEN.icount_out[31]_i_3_n_0
    SLICE_X64Y111        LUT6 (Prop_lut6_I4_O)        0.124     5.574 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_6__0/O
                         net (fo=1, routed)           0.704     6.278    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_6__0_n_0
    SLICE_X59Y110        LUT5 (Prop_lut5_I4_O)        0.124     6.402 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.402    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/S[0]
    SLICE_X59Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.934 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.934    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X59Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.048    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X59Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.162    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.276    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.390    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X59Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.703 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__4/O[3]
                         net (fo=1, routed)           1.252     8.954    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__4_n_4
    SLICE_X63Y115        LUT3 (Prop_lut3_I0_O)        0.336     9.290 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[24]_i_1__0/O
                         net (fo=1, routed)           0.000     9.290    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[24]_i_1__0_n_0
    SLICE_X63Y115        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.708    10.887    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X63Y115        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[24]/C
                         clock pessimism              0.247    11.134    
                         clock uncertainty           -0.125    11.009    
    SLICE_X63Y115        FDRE (Setup_fdre_C_D)        0.075    11.084    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[24]
  -------------------------------------------------------------------
                         required time                         11.084    
                         arrival time                          -9.290    
  -------------------------------------------------------------------
                         slack                                  1.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/rdata_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.491%)  route 0.231ns (58.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.596     0.932    ip_design_i/vga_controller_0/U0/clk
    SLICE_X20Y49         FDRE                                         r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.164     1.096 r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[4]/Q
                         net (fo=1, routed)           0.231     1.327    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[2]
    RAMB36_X1Y9          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.906     1.272    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y9          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.263     1.009    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.305    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/rdata_reg_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.135%)  route 0.260ns (64.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.596     0.932    ip_design_i/vga_controller_0/U0/clk
    SLICE_X23Y48         FDRE                                         r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[54]/Q
                         net (fo=2, routed)           0.260     1.333    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/din[16]
    RAMB36_X1Y8          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.905     1.271    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y8          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.282     0.989    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.285    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/rdata_reg_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.117%)  route 0.266ns (61.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.596     0.932    ip_design_i/vga_controller_0/U0/clk
    SLICE_X20Y48         FDRE                                         r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.164     1.096 r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[52]/Q
                         net (fo=2, routed)           0.266     1.362    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/din[14]
    RAMB36_X1Y8          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.905     1.271    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y8          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.263     1.008    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.304    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/rdata_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.236%)  route 0.271ns (65.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.596     0.932    ip_design_i/vga_controller_0/U0/clk
    SLICE_X23Y47         FDRE                                         r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[17]/Q
                         net (fo=2, routed)           0.271     1.343    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/din[2]
    RAMB36_X1Y8          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.905     1.271    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y8          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.282     0.989    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.296     1.285    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/rdata_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.763%)  route 0.270ns (62.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.595     0.931    ip_design_i/vga_controller_0/U0/clk
    SLICE_X20Y44         FDRE                                         r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[12]/Q
                         net (fo=2, routed)           0.270     1.365    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[6]
    RAMB36_X1Y7          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.903     1.269    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y7          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.263     1.006    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.296     1.302    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/rdata_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.437%)  route 0.263ns (61.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.596     0.932    ip_design_i/vga_controller_0/U0/clk
    SLICE_X22Y48         FDRE                                         r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.164     1.096 r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[21]/Q
                         net (fo=2, routed)           0.263     1.358    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/din[6]
    RAMB36_X1Y8          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.905     1.271    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y8          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.282     0.989    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.296     1.285    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/rdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.963%)  route 0.314ns (69.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.595     0.931    ip_design_i/vga_controller_0/U0/clk
    SLICE_X21Y44         FDRE                                         r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[6]/Q
                         net (fo=2, routed)           0.314     1.386    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[0]
    RAMB36_X1Y7          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.903     1.269    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y7          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.263     1.006    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.296     1.302    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/rdata_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.828%)  route 0.316ns (69.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.595     0.931    ip_design_i/vga_controller_0/U0/clk
    SLICE_X21Y44         FDRE                                         r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[8]/Q
                         net (fo=2, routed)           0.316     1.388    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[2]
    RAMB36_X1Y7          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.903     1.269    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y7          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.263     1.006    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.296     1.302    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/rdata_reg_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.011%)  route 0.299ns (67.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.596     0.932    ip_design_i/vga_controller_0/U0/clk
    SLICE_X23Y48         FDRE                                         r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[50]/Q
                         net (fo=2, routed)           0.299     1.372    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/din[12]
    RAMB36_X1Y8          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.905     1.271    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y8          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.282     0.989    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.285    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/rdata_reg_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.974%)  route 0.300ns (68.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.596     0.932    ip_design_i/vga_controller_0/U0/clk
    SLICE_X23Y48         FDRE                                         r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[48]/Q
                         net (fo=2, routed)           0.300     1.372    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/din[10]
    RAMB36_X1Y8          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.905     1.271    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y8          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.282     0.989    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.285    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y7     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y8     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y7     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y8     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y9     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X26Y41    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X26Y41    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X30Y41    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X28Y37    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X50Y82    ip_design_i/rst_ps7_0_125M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X50Y82    ip_design_i/rst_ps7_0_125M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X50Y113   ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_req_ff_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X50Y113   ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X50Y113   ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X50Y113   ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X51Y113   ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X52Y113   ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X51Y113   ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X51Y113   ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X50Y82    ip_design_i/rst_ps7_0_125M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X50Y82    ip_design_i/rst_ps7_0_125M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X28Y43    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X28Y43    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X29Y43    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X28Y43    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X61Y118   ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[12].LOAD_REG_I/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X61Y118   ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[14].LOAD_REG_I/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X59Y116   ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[26].LOAD_REG_I/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X27Y40    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  ip_design_i/clk_wiz_0/inst/clk_in1
  To Clock:  ip_design_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ip_design_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ip_design_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ip_design_clk_wiz_0_0
  To Clock:  clk_out1_ip_design_clk_wiz_0_0

Setup :           12  Failing Endpoints,  Worst Slack       -4.653ns,  Total Violation      -53.293ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.653ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.952ns  (logic 4.450ns (31.896%)  route 9.502ns (68.104%))
  Logic Levels:           18  (CARRY4=10 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 10.975 - 9.259 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.656     1.659    ip_design_i/vga_controller_0/U0/pixel_clk
    SLICE_X32Y51         FDRE                                         r  ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518     2.177 f  ip_design_i/vga_controller_0/U0/v_count_reg[0]/Q
                         net (fo=9, routed)           0.916     3.093    ip_design_i/vga_controller_0/U0/v_count[0]
    SLICE_X33Y51         LUT4 (Prop_lut4_I1_O)        0.124     3.217 f  ip_design_i/vga_controller_0/U0/VGA_VS_INST_0_i_1/O
                         net (fo=1, routed)           0.403     3.620    ip_design_i/vga_controller_0/U0/VGA_VS_INST_0_i_1_n_0
    SLICE_X33Y51         LUT5 (Prop_lut5_I3_O)        0.124     3.744 f  ip_design_i/vga_controller_0/U0/VGA_VS_INST_0/O
                         net (fo=103, routed)         2.990     6.734    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_VS
    SLICE_X52Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.858 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_5/O
                         net (fo=1, routed)           0.798     7.656    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_5_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I3_O)        0.124     7.780 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_2/O
                         net (fo=1, routed)           0.000     7.780    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_2_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.312 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.312    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[3]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.426 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.426    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[7]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.661 f  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1/O[0]
                         net (fo=2, routed)           0.587     9.248    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1_n_7
    SLICE_X51Y99         LUT2 (Prop_lut2_I1_O)        0.299     9.547 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_622/O
                         net (fo=1, routed)           0.000     9.547    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_622_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.079 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_446/CO[3]
                         net (fo=1, routed)           0.001    10.080    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_446_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.194 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_445/CO[3]
                         net (fo=1, routed)           0.000    10.194    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_445_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.308 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_259/CO[3]
                         net (fo=1, routed)           0.000    10.308    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_259_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.422 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_258/CO[3]
                         net (fo=1, routed)           0.000    10.422    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_258_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.536 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    10.536    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_135_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.849 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_134/O[3]
                         net (fo=12, routed)          1.382    12.231    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_134_n_4
    SLICE_X60Y98         LUT4 (Prop_lut4_I3_O)        0.306    12.537 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_22/O
                         net (fo=1, routed)           0.000    12.537    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_22_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.938 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_5/CO[3]
                         net (fo=3, routed)           1.526    14.464    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT310_in
    SLICE_X58Y107        LUT5 (Prop_lut5_I0_O)        0.124    14.588 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_2_replica_1/O
                         net (fo=9, routed)           0.899    15.487    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT112_out_repN_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I1_O)        0.124    15.611 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT[3]_i_1/O
                         net (fo=1, routed)           0.000    15.611    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT[3]_i_1_n_0
    SLICE_X58Y107        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.713    10.975    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X58Y107        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[3]/C
                         clock pessimism              0.014    10.989    
                         clock uncertainty           -0.110    10.879    
    SLICE_X58Y107        FDRE (Setup_fdre_C_D)        0.079    10.958    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         10.958    
                         arrival time                         -15.611    
  -------------------------------------------------------------------
                         slack                                 -4.653    

Slack (VIOLATED) :        -4.593ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.892ns  (logic 4.450ns (32.034%)  route 9.442ns (67.966%))
  Logic Levels:           18  (CARRY4=10 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 10.975 - 9.259 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.656     1.659    ip_design_i/vga_controller_0/U0/pixel_clk
    SLICE_X32Y51         FDRE                                         r  ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518     2.177 f  ip_design_i/vga_controller_0/U0/v_count_reg[0]/Q
                         net (fo=9, routed)           0.916     3.093    ip_design_i/vga_controller_0/U0/v_count[0]
    SLICE_X33Y51         LUT4 (Prop_lut4_I1_O)        0.124     3.217 f  ip_design_i/vga_controller_0/U0/VGA_VS_INST_0_i_1/O
                         net (fo=1, routed)           0.403     3.620    ip_design_i/vga_controller_0/U0/VGA_VS_INST_0_i_1_n_0
    SLICE_X33Y51         LUT5 (Prop_lut5_I3_O)        0.124     3.744 f  ip_design_i/vga_controller_0/U0/VGA_VS_INST_0/O
                         net (fo=103, routed)         2.990     6.734    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_VS
    SLICE_X52Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.858 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_5/O
                         net (fo=1, routed)           0.798     7.656    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_5_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I3_O)        0.124     7.780 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_2/O
                         net (fo=1, routed)           0.000     7.780    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_2_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.312 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.312    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[3]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.426 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.426    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[7]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.661 f  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1/O[0]
                         net (fo=2, routed)           0.587     9.248    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1_n_7
    SLICE_X51Y99         LUT2 (Prop_lut2_I1_O)        0.299     9.547 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_622/O
                         net (fo=1, routed)           0.000     9.547    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_622_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.079 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_446/CO[3]
                         net (fo=1, routed)           0.001    10.080    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_446_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.194 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_445/CO[3]
                         net (fo=1, routed)           0.000    10.194    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_445_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.308 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_259/CO[3]
                         net (fo=1, routed)           0.000    10.308    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_259_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.422 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_258/CO[3]
                         net (fo=1, routed)           0.000    10.422    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_258_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.536 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    10.536    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_135_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.849 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_134/O[3]
                         net (fo=12, routed)          1.382    12.231    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_134_n_4
    SLICE_X60Y98         LUT4 (Prop_lut4_I3_O)        0.306    12.537 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_22/O
                         net (fo=1, routed)           0.000    12.537    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_22_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.938 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_5/CO[3]
                         net (fo=3, routed)           1.526    14.464    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT310_in
    SLICE_X58Y107        LUT5 (Prop_lut5_I0_O)        0.124    14.588 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_2_replica_1/O
                         net (fo=9, routed)           0.839    15.427    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT112_out_repN_1
    SLICE_X58Y108        LUT6 (Prop_lut6_I1_O)        0.124    15.551 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[1]_i_1/O
                         net (fo=1, routed)           0.000    15.551    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[1]_i_1_n_0
    SLICE_X58Y108        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.713    10.975    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X58Y108        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[1]/C
                         clock pessimism              0.014    10.989    
                         clock uncertainty           -0.110    10.879    
    SLICE_X58Y108        FDRE (Setup_fdre_C_D)        0.079    10.958    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         10.958    
                         arrival time                         -15.551    
  -------------------------------------------------------------------
                         slack                                 -4.593    

Slack (VIOLATED) :        -4.576ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.875ns  (logic 4.450ns (32.073%)  route 9.425ns (67.927%))
  Logic Levels:           18  (CARRY4=10 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 10.975 - 9.259 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.656     1.659    ip_design_i/vga_controller_0/U0/pixel_clk
    SLICE_X32Y51         FDRE                                         r  ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518     2.177 f  ip_design_i/vga_controller_0/U0/v_count_reg[0]/Q
                         net (fo=9, routed)           0.916     3.093    ip_design_i/vga_controller_0/U0/v_count[0]
    SLICE_X33Y51         LUT4 (Prop_lut4_I1_O)        0.124     3.217 f  ip_design_i/vga_controller_0/U0/VGA_VS_INST_0_i_1/O
                         net (fo=1, routed)           0.403     3.620    ip_design_i/vga_controller_0/U0/VGA_VS_INST_0_i_1_n_0
    SLICE_X33Y51         LUT5 (Prop_lut5_I3_O)        0.124     3.744 f  ip_design_i/vga_controller_0/U0/VGA_VS_INST_0/O
                         net (fo=103, routed)         2.990     6.734    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_VS
    SLICE_X52Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.858 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_5/O
                         net (fo=1, routed)           0.798     7.656    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_5_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I3_O)        0.124     7.780 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_2/O
                         net (fo=1, routed)           0.000     7.780    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_2_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.312 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.312    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[3]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.426 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.426    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[7]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.661 f  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1/O[0]
                         net (fo=2, routed)           0.587     9.248    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1_n_7
    SLICE_X51Y99         LUT2 (Prop_lut2_I1_O)        0.299     9.547 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_622/O
                         net (fo=1, routed)           0.000     9.547    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_622_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.079 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_446/CO[3]
                         net (fo=1, routed)           0.001    10.080    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_446_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.194 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_445/CO[3]
                         net (fo=1, routed)           0.000    10.194    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_445_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.308 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_259/CO[3]
                         net (fo=1, routed)           0.000    10.308    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_259_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.422 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_258/CO[3]
                         net (fo=1, routed)           0.000    10.422    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_258_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.536 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    10.536    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_135_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.849 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_134/O[3]
                         net (fo=12, routed)          1.382    12.231    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_134_n_4
    SLICE_X60Y98         LUT4 (Prop_lut4_I3_O)        0.306    12.537 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_22/O
                         net (fo=1, routed)           0.000    12.537    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_22_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.938 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_5/CO[3]
                         net (fo=3, routed)           1.526    14.464    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT310_in
    SLICE_X58Y107        LUT5 (Prop_lut5_I0_O)        0.124    14.588 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_2_replica_1/O
                         net (fo=9, routed)           0.822    15.410    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT112_out_repN_1
    SLICE_X58Y107        LUT6 (Prop_lut6_I1_O)        0.124    15.534 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT[3]_i_1/O
                         net (fo=1, routed)           0.000    15.534    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT[3]_i_1_n_0
    SLICE_X58Y107        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.713    10.975    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X58Y107        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[3]/C
                         clock pessimism              0.014    10.989    
                         clock uncertainty           -0.110    10.879    
    SLICE_X58Y107        FDRE (Setup_fdre_C_D)        0.079    10.958    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         10.958    
                         arrival time                         -15.534    
  -------------------------------------------------------------------
                         slack                                 -4.576    

Slack (VIOLATED) :        -4.576ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.875ns  (logic 4.450ns (32.073%)  route 9.425ns (67.927%))
  Logic Levels:           18  (CARRY4=10 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 10.975 - 9.259 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.656     1.659    ip_design_i/vga_controller_0/U0/pixel_clk
    SLICE_X32Y51         FDRE                                         r  ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518     2.177 f  ip_design_i/vga_controller_0/U0/v_count_reg[0]/Q
                         net (fo=9, routed)           0.916     3.093    ip_design_i/vga_controller_0/U0/v_count[0]
    SLICE_X33Y51         LUT4 (Prop_lut4_I1_O)        0.124     3.217 f  ip_design_i/vga_controller_0/U0/VGA_VS_INST_0_i_1/O
                         net (fo=1, routed)           0.403     3.620    ip_design_i/vga_controller_0/U0/VGA_VS_INST_0_i_1_n_0
    SLICE_X33Y51         LUT5 (Prop_lut5_I3_O)        0.124     3.744 f  ip_design_i/vga_controller_0/U0/VGA_VS_INST_0/O
                         net (fo=103, routed)         2.990     6.734    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_VS
    SLICE_X52Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.858 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_5/O
                         net (fo=1, routed)           0.798     7.656    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_5_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I3_O)        0.124     7.780 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_2/O
                         net (fo=1, routed)           0.000     7.780    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_2_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.312 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.312    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[3]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.426 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.426    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[7]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.661 f  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1/O[0]
                         net (fo=2, routed)           0.587     9.248    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1_n_7
    SLICE_X51Y99         LUT2 (Prop_lut2_I1_O)        0.299     9.547 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_622/O
                         net (fo=1, routed)           0.000     9.547    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_622_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.079 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_446/CO[3]
                         net (fo=1, routed)           0.001    10.080    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_446_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.194 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_445/CO[3]
                         net (fo=1, routed)           0.000    10.194    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_445_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.308 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_259/CO[3]
                         net (fo=1, routed)           0.000    10.308    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_259_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.422 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_258/CO[3]
                         net (fo=1, routed)           0.000    10.422    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_258_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.536 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    10.536    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_135_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.849 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_134/O[3]
                         net (fo=12, routed)          1.382    12.231    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_134_n_4
    SLICE_X60Y98         LUT4 (Prop_lut4_I3_O)        0.306    12.537 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_22/O
                         net (fo=1, routed)           0.000    12.537    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_22_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.938 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_5/CO[3]
                         net (fo=3, routed)           1.526    14.464    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT310_in
    SLICE_X58Y107        LUT5 (Prop_lut5_I0_O)        0.124    14.588 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_2_replica_1/O
                         net (fo=9, routed)           0.822    15.410    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT112_out_repN_1
    SLICE_X58Y108        LUT6 (Prop_lut6_I1_O)        0.124    15.534 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT[2]_i_1/O
                         net (fo=1, routed)           0.000    15.534    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT[2]_i_1_n_0
    SLICE_X58Y108        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.713    10.975    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X58Y108        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[2]/C
                         clock pessimism              0.014    10.989    
                         clock uncertainty           -0.110    10.879    
    SLICE_X58Y108        FDRE (Setup_fdre_C_D)        0.079    10.958    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         10.958    
                         arrival time                         -15.534    
  -------------------------------------------------------------------
                         slack                                 -4.576    

Slack (VIOLATED) :        -4.459ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.712ns  (logic 4.450ns (32.453%)  route 9.262ns (67.547%))
  Logic Levels:           18  (CARRY4=10 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 10.979 - 9.259 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.656     1.659    ip_design_i/vga_controller_0/U0/pixel_clk
    SLICE_X32Y51         FDRE                                         r  ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518     2.177 f  ip_design_i/vga_controller_0/U0/v_count_reg[0]/Q
                         net (fo=9, routed)           0.916     3.093    ip_design_i/vga_controller_0/U0/v_count[0]
    SLICE_X33Y51         LUT4 (Prop_lut4_I1_O)        0.124     3.217 f  ip_design_i/vga_controller_0/U0/VGA_VS_INST_0_i_1/O
                         net (fo=1, routed)           0.403     3.620    ip_design_i/vga_controller_0/U0/VGA_VS_INST_0_i_1_n_0
    SLICE_X33Y51         LUT5 (Prop_lut5_I3_O)        0.124     3.744 f  ip_design_i/vga_controller_0/U0/VGA_VS_INST_0/O
                         net (fo=103, routed)         2.990     6.734    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_VS
    SLICE_X52Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.858 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_5/O
                         net (fo=1, routed)           0.798     7.656    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_5_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I3_O)        0.124     7.780 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_2/O
                         net (fo=1, routed)           0.000     7.780    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_2_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.312 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.312    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[3]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.426 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.426    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[7]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.661 f  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1/O[0]
                         net (fo=2, routed)           0.587     9.248    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1_n_7
    SLICE_X51Y99         LUT2 (Prop_lut2_I1_O)        0.299     9.547 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_622/O
                         net (fo=1, routed)           0.000     9.547    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_622_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.079 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_446/CO[3]
                         net (fo=1, routed)           0.001    10.080    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_446_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.194 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_445/CO[3]
                         net (fo=1, routed)           0.000    10.194    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_445_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.308 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_259/CO[3]
                         net (fo=1, routed)           0.000    10.308    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_259_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.422 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_258/CO[3]
                         net (fo=1, routed)           0.000    10.422    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_258_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.536 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    10.536    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_135_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.849 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_134/O[3]
                         net (fo=12, routed)          1.382    12.231    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_134_n_4
    SLICE_X60Y98         LUT4 (Prop_lut4_I3_O)        0.306    12.537 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_22/O
                         net (fo=1, routed)           0.000    12.537    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_22_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.938 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_5/CO[3]
                         net (fo=3, routed)           1.526    14.464    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT310_in
    SLICE_X58Y107        LUT5 (Prop_lut5_I0_O)        0.124    14.588 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_2_replica_1/O
                         net (fo=9, routed)           0.659    15.247    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT112_out_repN_1
    SLICE_X60Y106        LUT6 (Prop_lut6_I1_O)        0.124    15.371 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT[2]_i_1/O
                         net (fo=1, routed)           0.000    15.371    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT[2]_i_1_n_0
    SLICE_X60Y106        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.717    10.979    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X60Y106        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[2]/C
                         clock pessimism              0.014    10.993    
                         clock uncertainty           -0.110    10.883    
    SLICE_X60Y106        FDRE (Setup_fdre_C_D)        0.029    10.912    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         10.912    
                         arrival time                         -15.371    
  -------------------------------------------------------------------
                         slack                                 -4.459    

Slack (VIOLATED) :        -4.446ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.701ns  (logic 4.450ns (32.479%)  route 9.251ns (67.521%))
  Logic Levels:           18  (CARRY4=10 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 10.979 - 9.259 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.656     1.659    ip_design_i/vga_controller_0/U0/pixel_clk
    SLICE_X32Y51         FDRE                                         r  ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518     2.177 f  ip_design_i/vga_controller_0/U0/v_count_reg[0]/Q
                         net (fo=9, routed)           0.916     3.093    ip_design_i/vga_controller_0/U0/v_count[0]
    SLICE_X33Y51         LUT4 (Prop_lut4_I1_O)        0.124     3.217 f  ip_design_i/vga_controller_0/U0/VGA_VS_INST_0_i_1/O
                         net (fo=1, routed)           0.403     3.620    ip_design_i/vga_controller_0/U0/VGA_VS_INST_0_i_1_n_0
    SLICE_X33Y51         LUT5 (Prop_lut5_I3_O)        0.124     3.744 f  ip_design_i/vga_controller_0/U0/VGA_VS_INST_0/O
                         net (fo=103, routed)         2.990     6.734    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_VS
    SLICE_X52Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.858 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_5/O
                         net (fo=1, routed)           0.798     7.656    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_5_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I3_O)        0.124     7.780 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_2/O
                         net (fo=1, routed)           0.000     7.780    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_2_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.312 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.312    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[3]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.426 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.426    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[7]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.661 f  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1/O[0]
                         net (fo=2, routed)           0.587     9.248    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1_n_7
    SLICE_X51Y99         LUT2 (Prop_lut2_I1_O)        0.299     9.547 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_622/O
                         net (fo=1, routed)           0.000     9.547    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_622_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.079 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_446/CO[3]
                         net (fo=1, routed)           0.001    10.080    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_446_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.194 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_445/CO[3]
                         net (fo=1, routed)           0.000    10.194    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_445_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.308 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_259/CO[3]
                         net (fo=1, routed)           0.000    10.308    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_259_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.422 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_258/CO[3]
                         net (fo=1, routed)           0.000    10.422    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_258_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.536 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    10.536    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_135_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.849 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_134/O[3]
                         net (fo=12, routed)          1.382    12.231    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_134_n_4
    SLICE_X60Y98         LUT4 (Prop_lut4_I3_O)        0.306    12.537 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_22/O
                         net (fo=1, routed)           0.000    12.537    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_22_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.938 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_5/CO[3]
                         net (fo=3, routed)           1.526    14.464    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT310_in
    SLICE_X58Y107        LUT5 (Prop_lut5_I0_O)        0.124    14.588 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_2_replica_1/O
                         net (fo=9, routed)           0.648    15.236    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT112_out_repN_1
    SLICE_X60Y106        LUT6 (Prop_lut6_I1_O)        0.124    15.360 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT[1]_i_1/O
                         net (fo=1, routed)           0.000    15.360    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT[1]_i_1_n_0
    SLICE_X60Y106        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.717    10.979    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X60Y106        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[1]/C
                         clock pessimism              0.014    10.993    
                         clock uncertainty           -0.110    10.883    
    SLICE_X60Y106        FDRE (Setup_fdre_C_D)        0.031    10.914    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         10.914    
                         arrival time                         -15.360    
  -------------------------------------------------------------------
                         slack                                 -4.446    

Slack (VIOLATED) :        -4.402ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.657ns  (logic 4.347ns (31.829%)  route 9.310ns (68.171%))
  Logic Levels:           18  (CARRY4=10 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 10.979 - 9.259 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.656     1.659    ip_design_i/vga_controller_0/U0/pixel_clk
    SLICE_X32Y51         FDRE                                         r  ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518     2.177 f  ip_design_i/vga_controller_0/U0/v_count_reg[0]/Q
                         net (fo=9, routed)           0.916     3.093    ip_design_i/vga_controller_0/U0/v_count[0]
    SLICE_X33Y51         LUT4 (Prop_lut4_I1_O)        0.124     3.217 f  ip_design_i/vga_controller_0/U0/VGA_VS_INST_0_i_1/O
                         net (fo=1, routed)           0.403     3.620    ip_design_i/vga_controller_0/U0/VGA_VS_INST_0_i_1_n_0
    SLICE_X33Y51         LUT5 (Prop_lut5_I3_O)        0.124     3.744 f  ip_design_i/vga_controller_0/U0/VGA_VS_INST_0/O
                         net (fo=103, routed)         2.990     6.734    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_VS
    SLICE_X52Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.858 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_5/O
                         net (fo=1, routed)           0.798     7.656    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_5_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I3_O)        0.124     7.780 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_2/O
                         net (fo=1, routed)           0.000     7.780    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_2_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.312 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.312    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[3]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.426 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.426    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[7]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.661 f  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1/O[0]
                         net (fo=2, routed)           0.587     9.248    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1_n_7
    SLICE_X51Y99         LUT2 (Prop_lut2_I1_O)        0.299     9.547 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_622/O
                         net (fo=1, routed)           0.000     9.547    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_622_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.079 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_446/CO[3]
                         net (fo=1, routed)           0.001    10.080    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_446_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.194 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_445/CO[3]
                         net (fo=1, routed)           0.000    10.194    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_445_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.308 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_259/CO[3]
                         net (fo=1, routed)           0.000    10.308    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_259_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.422 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_258/CO[3]
                         net (fo=1, routed)           0.000    10.422    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_258_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.536 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    10.536    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_135_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.775 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_134/O[2]
                         net (fo=12, routed)          1.306    12.081    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_134_n_5
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.302    12.383 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_58/O
                         net (fo=1, routed)           0.000    12.383    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_58_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.759 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_9/CO[3]
                         net (fo=2, routed)           1.557    14.316    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT35_in
    SLICE_X57Y108        LUT5 (Prop_lut5_I0_O)        0.124    14.440 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_3_replica/O
                         net (fo=11, routed)          0.752    15.192    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT17_out_repN
    SLICE_X60Y106        LUT6 (Prop_lut6_I2_O)        0.124    15.316 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1/O
                         net (fo=1, routed)           0.000    15.316    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_n_0
    SLICE_X60Y106        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.717    10.979    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X60Y106        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]/C
                         clock pessimism              0.014    10.993    
                         clock uncertainty           -0.110    10.883    
    SLICE_X60Y106        FDRE (Setup_fdre_C_D)        0.031    10.914    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         10.914    
                         arrival time                         -15.316    
  -------------------------------------------------------------------
                         slack                                 -4.402    

Slack (VIOLATED) :        -4.397ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.653ns  (logic 4.347ns (31.840%)  route 9.306ns (68.160%))
  Logic Levels:           18  (CARRY4=10 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 10.979 - 9.259 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.656     1.659    ip_design_i/vga_controller_0/U0/pixel_clk
    SLICE_X32Y51         FDRE                                         r  ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518     2.177 f  ip_design_i/vga_controller_0/U0/v_count_reg[0]/Q
                         net (fo=9, routed)           0.916     3.093    ip_design_i/vga_controller_0/U0/v_count[0]
    SLICE_X33Y51         LUT4 (Prop_lut4_I1_O)        0.124     3.217 f  ip_design_i/vga_controller_0/U0/VGA_VS_INST_0_i_1/O
                         net (fo=1, routed)           0.403     3.620    ip_design_i/vga_controller_0/U0/VGA_VS_INST_0_i_1_n_0
    SLICE_X33Y51         LUT5 (Prop_lut5_I3_O)        0.124     3.744 f  ip_design_i/vga_controller_0/U0/VGA_VS_INST_0/O
                         net (fo=103, routed)         2.990     6.734    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_VS
    SLICE_X52Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.858 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_5/O
                         net (fo=1, routed)           0.798     7.656    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_5_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I3_O)        0.124     7.780 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_2/O
                         net (fo=1, routed)           0.000     7.780    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_2_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.312 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.312    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[3]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.426 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.426    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[7]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.661 f  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1/O[0]
                         net (fo=2, routed)           0.587     9.248    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1_n_7
    SLICE_X51Y99         LUT2 (Prop_lut2_I1_O)        0.299     9.547 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_622/O
                         net (fo=1, routed)           0.000     9.547    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_622_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.079 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_446/CO[3]
                         net (fo=1, routed)           0.001    10.080    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_446_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.194 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_445/CO[3]
                         net (fo=1, routed)           0.000    10.194    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_445_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.308 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_259/CO[3]
                         net (fo=1, routed)           0.000    10.308    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_259_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.422 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_258/CO[3]
                         net (fo=1, routed)           0.000    10.422    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_258_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.536 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    10.536    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_135_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.775 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_134/O[2]
                         net (fo=12, routed)          1.306    12.081    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_134_n_5
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.302    12.383 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_58/O
                         net (fo=1, routed)           0.000    12.383    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_58_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.759 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_9/CO[3]
                         net (fo=2, routed)           1.557    14.316    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT35_in
    SLICE_X57Y108        LUT5 (Prop_lut5_I0_O)        0.124    14.440 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_3_replica/O
                         net (fo=11, routed)          0.748    15.188    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT17_out_repN
    SLICE_X60Y106        LUT6 (Prop_lut6_I2_O)        0.124    15.312 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT[0]_i_1/O
                         net (fo=1, routed)           0.000    15.312    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT[0]_i_1_n_0
    SLICE_X60Y106        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.717    10.979    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X60Y106        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[0]/C
                         clock pessimism              0.014    10.993    
                         clock uncertainty           -0.110    10.883    
    SLICE_X60Y106        FDRE (Setup_fdre_C_D)        0.032    10.915    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         10.915    
                         arrival time                         -15.312    
  -------------------------------------------------------------------
                         slack                                 -4.397    

Slack (VIOLATED) :        -4.334ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.634ns  (logic 4.347ns (31.884%)  route 9.287ns (68.116%))
  Logic Levels:           18  (CARRY4=10 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 10.976 - 9.259 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.656     1.659    ip_design_i/vga_controller_0/U0/pixel_clk
    SLICE_X32Y51         FDRE                                         r  ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518     2.177 f  ip_design_i/vga_controller_0/U0/v_count_reg[0]/Q
                         net (fo=9, routed)           0.916     3.093    ip_design_i/vga_controller_0/U0/v_count[0]
    SLICE_X33Y51         LUT4 (Prop_lut4_I1_O)        0.124     3.217 f  ip_design_i/vga_controller_0/U0/VGA_VS_INST_0_i_1/O
                         net (fo=1, routed)           0.403     3.620    ip_design_i/vga_controller_0/U0/VGA_VS_INST_0_i_1_n_0
    SLICE_X33Y51         LUT5 (Prop_lut5_I3_O)        0.124     3.744 f  ip_design_i/vga_controller_0/U0/VGA_VS_INST_0/O
                         net (fo=103, routed)         2.990     6.734    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_VS
    SLICE_X52Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.858 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_5/O
                         net (fo=1, routed)           0.798     7.656    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_5_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I3_O)        0.124     7.780 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_2/O
                         net (fo=1, routed)           0.000     7.780    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_2_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.312 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.312    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[3]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.426 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.426    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[7]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.661 f  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1/O[0]
                         net (fo=2, routed)           0.587     9.248    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1_n_7
    SLICE_X51Y99         LUT2 (Prop_lut2_I1_O)        0.299     9.547 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_622/O
                         net (fo=1, routed)           0.000     9.547    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_622_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.079 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_446/CO[3]
                         net (fo=1, routed)           0.001    10.080    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_446_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.194 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_445/CO[3]
                         net (fo=1, routed)           0.000    10.194    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_445_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.308 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_259/CO[3]
                         net (fo=1, routed)           0.000    10.308    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_259_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.422 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_258/CO[3]
                         net (fo=1, routed)           0.000    10.422    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_258_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.536 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    10.536    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_135_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.775 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_134/O[2]
                         net (fo=12, routed)          1.306    12.081    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_134_n_5
    SLICE_X54Y95         LUT4 (Prop_lut4_I0_O)        0.302    12.383 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_58/O
                         net (fo=1, routed)           0.000    12.383    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_58_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.759 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_9/CO[3]
                         net (fo=2, routed)           1.669    14.428    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT35_in
    SLICE_X58Y106        LUT5 (Prop_lut5_I0_O)        0.124    14.552 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_3/O
                         net (fo=1, routed)           0.617    15.169    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT17_out
    SLICE_X58Y106        LUT6 (Prop_lut6_I2_O)        0.124    15.293 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[2]_i_1/O
                         net (fo=1, routed)           0.000    15.293    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[2]_i_1_n_0
    SLICE_X58Y106        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.714    10.976    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X58Y106        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[2]/C
                         clock pessimism              0.014    10.990    
                         clock uncertainty           -0.110    10.880    
    SLICE_X58Y106        FDRE (Setup_fdre_C_D)        0.079    10.959    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         10.959    
                         arrival time                         -15.293    
  -------------------------------------------------------------------
                         slack                                 -4.334    

Slack (VIOLATED) :        -4.314ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.566ns  (logic 4.450ns (32.804%)  route 9.116ns (67.196%))
  Logic Levels:           18  (CARRY4=10 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 10.975 - 9.259 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.656     1.659    ip_design_i/vga_controller_0/U0/pixel_clk
    SLICE_X32Y51         FDRE                                         r  ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518     2.177 f  ip_design_i/vga_controller_0/U0/v_count_reg[0]/Q
                         net (fo=9, routed)           0.916     3.093    ip_design_i/vga_controller_0/U0/v_count[0]
    SLICE_X33Y51         LUT4 (Prop_lut4_I1_O)        0.124     3.217 f  ip_design_i/vga_controller_0/U0/VGA_VS_INST_0_i_1/O
                         net (fo=1, routed)           0.403     3.620    ip_design_i/vga_controller_0/U0/VGA_VS_INST_0_i_1_n_0
    SLICE_X33Y51         LUT5 (Prop_lut5_I3_O)        0.124     3.744 f  ip_design_i/vga_controller_0/U0/VGA_VS_INST_0/O
                         net (fo=103, routed)         2.990     6.734    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_VS
    SLICE_X52Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.858 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_5/O
                         net (fo=1, routed)           0.798     7.656    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_5_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I3_O)        0.124     7.780 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_2/O
                         net (fo=1, routed)           0.000     7.780    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_2_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.312 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.312    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[3]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.426 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.426    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[7]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.661 f  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1/O[0]
                         net (fo=2, routed)           0.587     9.248    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1_n_7
    SLICE_X51Y99         LUT2 (Prop_lut2_I1_O)        0.299     9.547 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_622/O
                         net (fo=1, routed)           0.000     9.547    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_622_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.079 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_446/CO[3]
                         net (fo=1, routed)           0.001    10.080    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_446_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.194 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_445/CO[3]
                         net (fo=1, routed)           0.000    10.194    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_445_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.308 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_259/CO[3]
                         net (fo=1, routed)           0.000    10.308    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_259_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.422 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_258/CO[3]
                         net (fo=1, routed)           0.000    10.422    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_258_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.536 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    10.536    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_135_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.849 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_134/O[3]
                         net (fo=12, routed)          1.382    12.231    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_134_n_4
    SLICE_X60Y98         LUT4 (Prop_lut4_I3_O)        0.306    12.537 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_22/O
                         net (fo=1, routed)           0.000    12.537    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_22_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.938 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_5/CO[3]
                         net (fo=3, routed)           1.312    14.250    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT310_in
    SLICE_X61Y108        LUT5 (Prop_lut5_I0_O)        0.124    14.374 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_2_replica/O
                         net (fo=2, routed)           0.726    15.101    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT112_out_repN
    SLICE_X57Y108        LUT6 (Prop_lut6_I1_O)        0.124    15.225 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT[0]_i_1/O
                         net (fo=1, routed)           0.000    15.225    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT[0]_i_1_n_0
    SLICE_X57Y108        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.713    10.975    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X57Y108        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[0]/C
                         clock pessimism              0.014    10.989    
                         clock uncertainty           -0.110    10.879    
    SLICE_X57Y108        FDRE (Setup_fdre_C_D)        0.032    10.911    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         10.911    
                         arrival time                         -15.225    
  -------------------------------------------------------------------
                         slack                                 -4.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.555     0.557    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X52Y99         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[10]/Q
                         net (fo=1, routed)           0.121     0.819    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/yCount[10]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.979 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.980    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.034 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1/O[0]
                         net (fo=2, routed)           0.000     1.034    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1_n_7
    SLICE_X52Y100        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.909     0.911    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X52Y100        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[12]/C
                         clock pessimism             -0.005     0.906    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.102     1.008    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.977%)  route 0.122ns (25.023%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.555     0.557    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X52Y99         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[10]/Q
                         net (fo=1, routed)           0.121     0.819    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/yCount[10]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.979 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.980    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.045 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1/O[2]
                         net (fo=2, routed)           0.000     1.045    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1_n_5
    SLICE_X52Y100        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.909     0.911    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X52Y100        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[14]/C
                         clock pessimism             -0.005     0.906    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.102     1.008    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.392ns (78.736%)  route 0.106ns (21.264%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.582     0.584    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X63Y99         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[9]/Q
                         net (fo=1, routed)           0.105     0.830    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg_n_0_[9]
    SLICE_X63Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.027 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.028    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[12]_i_1_n_0
    SLICE_X63Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.082 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[16]_i_1/O[0]
                         net (fo=3, routed)           0.000     1.082    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[16]_i_1_n_7
    SLICE_X63Y100        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.937     0.939    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X63Y100        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[13]/C
                         clock pessimism             -0.005     0.934    
    SLICE_X63Y100        FDRE (Hold_fdre_C_D)         0.102     1.036    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.555     0.557    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X52Y99         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[10]/Q
                         net (fo=1, routed)           0.121     0.819    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/yCount[10]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.979 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.980    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.070 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1/O[1]
                         net (fo=2, routed)           0.000     1.070    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1_n_6
    SLICE_X52Y100        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.909     0.911    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X52Y100        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[13]/C
                         clock pessimism             -0.005     0.906    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.102     1.008    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.555     0.557    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X52Y99         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[10]/Q
                         net (fo=1, routed)           0.121     0.819    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/yCount[10]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.979 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.980    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.070 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1/O[3]
                         net (fo=2, routed)           0.000     1.070    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1_n_4
    SLICE_X52Y100        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.909     0.911    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X52Y100        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]/C
                         clock pessimism             -0.005     0.906    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.102     1.008    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.334%)  route 0.122ns (23.666%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.555     0.557    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X52Y99         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[10]/Q
                         net (fo=1, routed)           0.121     0.819    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/yCount[10]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.979 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.980    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.019 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.019    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.073 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[19]_i_1/O[0]
                         net (fo=2, routed)           0.000     1.073    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[19]_i_1_n_7
    SLICE_X52Y101        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.909     0.911    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X52Y101        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[16]/C
                         clock pessimism             -0.005     0.906    
    SLICE_X52Y101        FDRE (Hold_fdre_C_D)         0.102     1.008    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.387%)  route 0.281ns (66.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.578     0.580    ip_design_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X29Y56         FDSE                                         r  ip_design_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDSE (Prop_fdse_C_Q)         0.141     0.721 r  ip_design_i/proc_sys_reset_0/U0/SEQ/pr_reg/Q
                         net (fo=3, routed)           0.281     1.002    ip_design_i/proc_sys_reset_0/U0/Pr_out
    SLICE_X28Y46         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.856     0.858    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X28Y46         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                         clock pessimism              0.000     0.858    
    SLICE_X28Y46         FDRE (Hold_fdre_C_D)         0.070     0.928    ip_design_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.828%)  route 0.122ns (23.172%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.555     0.557    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X52Y99         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[10]/Q
                         net (fo=1, routed)           0.121     0.819    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/yCount[10]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.979 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.980    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.019 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.019    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.084 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[19]_i_1/O[2]
                         net (fo=2, routed)           0.000     1.084    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[19]_i_1_n_5
    SLICE_X52Y101        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.909     0.911    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X52Y101        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[18]/C
                         clock pessimism             -0.005     0.906    
    SLICE_X52Y101        FDRE (Hold_fdre_C_D)         0.102     1.008    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.428ns (80.170%)  route 0.106ns (19.830%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.582     0.584    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X63Y99         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[9]/Q
                         net (fo=1, routed)           0.105     0.830    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg_n_0_[9]
    SLICE_X63Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.027 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.028    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[12]_i_1_n_0
    SLICE_X63Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.118 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[16]_i_1/O[3]
                         net (fo=3, routed)           0.000     1.118    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[16]_i_1_n_4
    SLICE_X63Y100        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.937     0.939    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X63Y100        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[16]/C
                         clock pessimism             -0.005     0.934    
    SLICE_X63Y100        FDRE (Hold_fdre_C_D)         0.102     1.036    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.431ns (80.281%)  route 0.106ns (19.719%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.582     0.584    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X63Y99         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[9]/Q
                         net (fo=1, routed)           0.105     0.830    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg_n_0_[9]
    SLICE_X63Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.027 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.028    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[12]_i_1_n_0
    SLICE_X63Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.067 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.067    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[16]_i_1_n_0
    SLICE_X63Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.121 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[20]_i_1/O[0]
                         net (fo=3, routed)           0.000     1.121    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[20]_i_1_n_7
    SLICE_X63Y101        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.937     0.939    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X63Y101        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[17]/C
                         clock pessimism             -0.005     0.934    
    SLICE_X63Y101        FDRE (Hold_fdre_C_D)         0.102     1.036    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ip_design_clk_wiz_0_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X2Y7      ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X2Y8      ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X1Y7      ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X1Y8      ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X1Y9      ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y0    ip_design_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X60Y106    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X58Y107    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X60Y106    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X30Y61     ip_design_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X30Y61     ip_design_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X26Y44     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.630       4.130      SLICE_X27Y46     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.630       4.130      SLICE_X27Y46     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.630       4.130      SLICE_X26Y45     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X26Y45     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X26Y45     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X27Y44     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X27Y44     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X30Y61     ip_design_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X30Y61     ip_design_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X60Y106    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X60Y106    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X60Y106    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y43     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y43     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X26Y44     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X26Y47     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.630       4.130      SLICE_X27Y46     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ip_design_clk_wiz_0_0
  To Clock:  clkfbout_ip_design_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ip_design_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    ip_design_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       28.685ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.685ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.248ns  (logic 0.456ns (36.547%)  route 0.792ns (63.453%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110                                     0.000     0.000 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]/C
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]/Q
                         net (fo=1, routed)           0.792     1.248    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[32]
    SLICE_X31Y109        FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X31Y109        FDRE (Setup_fdre_C_D)       -0.067    29.933    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]
  -------------------------------------------------------------------
                         required time                         29.933    
                         arrival time                          -1.248    
  -------------------------------------------------------------------
                         slack                                 28.685    

Slack (MET) :             28.690ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.054ns  (logic 0.419ns (39.736%)  route 0.635ns (60.264%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109                                     0.000     0.000 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
    SLICE_X27Y109        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=2, routed)           0.635     1.054    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff[1]
    SLICE_X28Y109        FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X28Y109        FDRE (Setup_fdre_C_D)       -0.256    29.744    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         29.744    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                 28.690    

Slack (MET) :             28.730ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.028ns  (logic 0.419ns (40.756%)  route 0.609ns (59.244%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y113                                     0.000     0.000 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/C
    SLICE_X51Y113        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/Q
                         net (fo=1, routed)           0.609     1.028    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[28]
    SLICE_X49Y114        FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X49Y114        FDRE (Setup_fdre_C_D)       -0.242    29.758    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]
  -------------------------------------------------------------------
                         required time                         29.758    
                         arrival time                          -1.028    
  -------------------------------------------------------------------
                         slack                                 28.730    

Slack (MET) :             28.762ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.035ns  (logic 0.419ns (40.497%)  route 0.616ns (59.503%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y115                                     0.000     0.000 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]/C
    SLICE_X51Y115        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]/Q
                         net (fo=1, routed)           0.616     1.035    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[30]
    SLICE_X50Y115        FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X50Y115        FDRE (Setup_fdre_C_D)       -0.203    29.797    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]
  -------------------------------------------------------------------
                         required time                         29.797    
                         arrival time                          -1.035    
  -------------------------------------------------------------------
                         slack                                 28.762    

Slack (MET) :             28.771ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.148ns  (logic 0.456ns (39.718%)  route 0.692ns (60.282%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y112                                     0.000     0.000 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]/C
    SLICE_X51Y112        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]/Q
                         net (fo=1, routed)           0.692     1.148    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[13]
    SLICE_X48Y108        FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X48Y108        FDRE (Setup_fdre_C_D)       -0.081    29.919    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]
  -------------------------------------------------------------------
                         required time                         29.919    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                 28.771    

Slack (MET) :             28.773ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.160ns  (logic 0.456ns (39.306%)  route 0.704ns (60.694%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y111                                     0.000     0.000 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]/C
    SLICE_X59Y111        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.704     1.160    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[3]
    SLICE_X53Y111        FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X53Y111        FDRE (Setup_fdre_C_D)       -0.067    29.933    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         29.933    
                         arrival time                          -1.160    
  -------------------------------------------------------------------
                         slack                                 28.773    

Slack (MET) :             28.784ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.155ns  (logic 0.518ns (44.847%)  route 0.637ns (55.153%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110                                     0.000     0.000 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/C
    SLICE_X50Y110        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/Q
                         net (fo=1, routed)           0.637     1.155    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[17]
    SLICE_X48Y108        FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X48Y108        FDRE (Setup_fdre_C_D)       -0.061    29.939    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]
  -------------------------------------------------------------------
                         required time                         29.939    
                         arrival time                          -1.155    
  -------------------------------------------------------------------
                         slack                                 28.784    

Slack (MET) :             28.791ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.178ns  (logic 0.518ns (43.965%)  route 0.660ns (56.035%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y111                                     0.000     0.000 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]/C
    SLICE_X54Y111        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]/Q
                         net (fo=1, routed)           0.660     1.178    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[12]
    SLICE_X54Y108        FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X54Y108        FDRE (Setup_fdre_C_D)       -0.031    29.969    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]
  -------------------------------------------------------------------
                         required time                         29.969    
                         arrival time                          -1.178    
  -------------------------------------------------------------------
                         slack                                 28.791    

Slack (MET) :             28.824ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.109ns  (logic 0.456ns (41.121%)  route 0.653ns (58.879%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109                                     0.000     0.000 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/C
    SLICE_X27Y109        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[0]/Q
                         net (fo=2, routed)           0.653     1.109    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff[0]
    SLICE_X28Y109        FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X28Y109        FDRE (Setup_fdre_C_D)       -0.067    29.933    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         29.933    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                 28.824    

Slack (MET) :             28.825ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.144ns  (logic 0.456ns (39.862%)  route 0.688ns (60.138%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111                                     0.000     0.000 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]/C
    SLICE_X52Y111        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.688     1.144    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[0]
    SLICE_X50Y107        FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X50Y107        FDRE (Setup_fdre_C_D)       -0.031    29.969    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         29.969    
                         arrival time                          -1.144    
  -------------------------------------------------------------------
                         slack                                 28.825    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack       22.482ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.482ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (MaxDelay Path 24.000ns)
  Data Path Delay:        1.417ns  (logic 0.456ns (32.183%)  route 0.961ns (67.817%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 24.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y117                                     0.000     0.000 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[27]/C
    SLICE_X59Y117        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[27]/Q
                         net (fo=1, routed)           0.961     1.417    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[27]
    SLICE_X60Y117        FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   24.000    24.000    
    SLICE_X60Y117        FDRE (Setup_fdre_C_D)       -0.101    23.899    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[27]
  -------------------------------------------------------------------
                         required time                         23.899    
                         arrival time                          -1.417    
  -------------------------------------------------------------------
                         slack                                 22.482    

Slack (MET) :             22.593ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (MaxDelay Path 24.000ns)
  Data Path Delay:        1.314ns  (logic 0.518ns (39.416%)  route 0.796ns (60.584%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 24.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y117                                     0.000     0.000 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]/C
    SLICE_X62Y117        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]/Q
                         net (fo=1, routed)           0.796     1.314    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[11]
    SLICE_X63Y116        FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   24.000    24.000    
    SLICE_X63Y116        FDRE (Setup_fdre_C_D)       -0.093    23.907    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]
  -------------------------------------------------------------------
                         required time                         23.907    
                         arrival time                          -1.314    
  -------------------------------------------------------------------
                         slack                                 22.593    

Slack (MET) :             22.609ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (MaxDelay Path 24.000ns)
  Data Path Delay:        1.189ns  (logic 0.419ns (35.254%)  route 0.770ns (64.746%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 24.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y110                                     0.000     0.000 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]/C
    SLICE_X63Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.770     1.189    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[8]
    SLICE_X62Y110        FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   24.000    24.000    
    SLICE_X62Y110        FDRE (Setup_fdre_C_D)       -0.202    23.798    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         23.798    
                         arrival time                          -1.189    
  -------------------------------------------------------------------
                         slack                                 22.609    

Slack (MET) :             22.643ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (MaxDelay Path 24.000ns)
  Data Path Delay:        1.252ns  (logic 0.456ns (36.417%)  route 0.796ns (63.583%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 24.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y115                                     0.000     0.000 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]/C
    SLICE_X59Y115        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]/Q
                         net (fo=1, routed)           0.796     1.252    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[19]
    SLICE_X59Y114        FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   24.000    24.000    
    SLICE_X59Y114        FDRE (Setup_fdre_C_D)       -0.105    23.895    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]
  -------------------------------------------------------------------
                         required time                         23.895    
                         arrival time                          -1.252    
  -------------------------------------------------------------------
                         slack                                 22.643    

Slack (MET) :             22.650ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (MaxDelay Path 24.000ns)
  Data Path Delay:        1.248ns  (logic 0.456ns (36.533%)  route 0.792ns (63.467%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 24.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y111                                     0.000     0.000 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]/C
    SLICE_X63Y111        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.792     1.248    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[4]
    SLICE_X60Y111        FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   24.000    24.000    
    SLICE_X60Y111        FDRE (Setup_fdre_C_D)       -0.102    23.898    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         23.898    
                         arrival time                          -1.248    
  -------------------------------------------------------------------
                         slack                                 22.650    

Slack (MET) :             22.667ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (MaxDelay Path 24.000ns)
  Data Path Delay:        1.100ns  (logic 0.478ns (43.466%)  route 0.622ns (56.534%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 24.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y117                                     0.000     0.000 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]/C
    SLICE_X62Y117        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]/Q
                         net (fo=1, routed)           0.622     1.100    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[28]
    SLICE_X63Y116        FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   24.000    24.000    
    SLICE_X63Y116        FDRE (Setup_fdre_C_D)       -0.233    23.767    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]
  -------------------------------------------------------------------
                         required time                         23.767    
                         arrival time                          -1.100    
  -------------------------------------------------------------------
                         slack                                 22.667    

Slack (MET) :             22.693ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (MaxDelay Path 24.000ns)
  Data Path Delay:        1.199ns  (logic 0.456ns (38.040%)  route 0.743ns (61.960%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 24.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y117                                     0.000     0.000 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[26]/C
    SLICE_X59Y117        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[26]/Q
                         net (fo=1, routed)           0.743     1.199    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[26]
    SLICE_X60Y117        FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   24.000    24.000    
    SLICE_X60Y117        FDRE (Setup_fdre_C_D)       -0.108    23.892    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]
  -------------------------------------------------------------------
                         required time                         23.892    
                         arrival time                          -1.199    
  -------------------------------------------------------------------
                         slack                                 22.693    

Slack (MET) :             22.746ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (MaxDelay Path 24.000ns)
  Data Path Delay:        1.063ns  (logic 0.419ns (39.418%)  route 0.644ns (60.582%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 24.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y110                                     0.000     0.000 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]/C
    SLICE_X63Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]/Q
                         net (fo=1, routed)           0.644     1.063    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[7]
    SLICE_X62Y110        FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   24.000    24.000    
    SLICE_X62Y110        FDRE (Setup_fdre_C_D)       -0.191    23.809    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         23.809    
                         arrival time                          -1.063    
  -------------------------------------------------------------------
                         slack                                 22.746    

Slack (MET) :             22.749ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (MaxDelay Path 24.000ns)
  Data Path Delay:        1.029ns  (logic 0.419ns (40.705%)  route 0.610ns (59.295%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 24.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y112                                     0.000     0.000 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]/C
    SLICE_X52Y112        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.610     1.029    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[2]
    SLICE_X53Y112        FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   24.000    24.000    
    SLICE_X53Y112        FDRE (Setup_fdre_C_D)       -0.222    23.778    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         23.778    
                         arrival time                          -1.029    
  -------------------------------------------------------------------
                         slack                                 22.749    

Slack (MET) :             22.768ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (MaxDelay Path 24.000ns)
  Data Path Delay:        1.046ns  (logic 0.419ns (40.047%)  route 0.627ns (59.953%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 24.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y110                                     0.000     0.000 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]/C
    SLICE_X63Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           0.627     1.046    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[9]
    SLICE_X62Y110        FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   24.000    24.000    
    SLICE_X62Y110        FDRE (Setup_fdre_C_D)       -0.186    23.814    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         23.814    
                         arrival time                          -1.046    
  -------------------------------------------------------------------
                         slack                                 22.768    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ip_design_clk_wiz_0_0
  To Clock:  clk_fpga_2

Setup :          218  Failing Endpoints,  Worst Slack       -3.167ns,  Total Violation     -636.236ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.167ns  (required time - arrival time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[15].LOAD_REG_I/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.074ns  (clk_fpga_2 rise@176.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@175.926ns)
  Data Path Delay:        3.304ns  (logic 0.580ns (17.555%)  route 2.724ns (82.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 178.889 - 176.000 ) 
    Source Clock Delay      (SCD):    1.905ns = ( 177.831 - 175.926 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    175.926   175.926 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   175.926 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806   177.732    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   173.939 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   175.828    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   175.929 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.902   177.831    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y116        FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456   178.287 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           1.319   179.605    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn
    SLICE_X65Y116        LUT1 (Prop_lut1_I0_O)        0.124   179.729 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=162, routed)         1.405   181.135    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/INFERRED_GEN.icount_out_reg[31]_0
    SLICE_X66Y114        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[15].LOAD_REG_I/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    176.000   176.000 r  
    PS7_X0Y0             PS7                          0.000   176.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   177.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   177.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.710   178.889    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X66Y114        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[15].LOAD_REG_I/C
                         clock pessimism              0.000   178.889    
                         clock uncertainty           -0.397   178.492    
    SLICE_X66Y114        FDRE (Setup_fdre_C_R)       -0.524   177.968    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[15].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                        177.968    
                         arrival time                        -181.135    
  -------------------------------------------------------------------
                         slack                                 -3.167    

Slack (VIOLATED) :        -3.167ns  (required time - arrival time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[20].LOAD_REG_I/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.074ns  (clk_fpga_2 rise@176.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@175.926ns)
  Data Path Delay:        3.304ns  (logic 0.580ns (17.555%)  route 2.724ns (82.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 178.889 - 176.000 ) 
    Source Clock Delay      (SCD):    1.905ns = ( 177.831 - 175.926 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    175.926   175.926 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   175.926 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806   177.732    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   173.939 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   175.828    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   175.929 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.902   177.831    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y116        FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456   178.287 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           1.319   179.605    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn
    SLICE_X65Y116        LUT1 (Prop_lut1_I0_O)        0.124   179.729 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=162, routed)         1.405   181.135    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/INFERRED_GEN.icount_out_reg[31]_0
    SLICE_X66Y114        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[20].LOAD_REG_I/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    176.000   176.000 r  
    PS7_X0Y0             PS7                          0.000   176.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   177.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   177.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.710   178.889    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X66Y114        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[20].LOAD_REG_I/C
                         clock pessimism              0.000   178.889    
                         clock uncertainty           -0.397   178.492    
    SLICE_X66Y114        FDRE (Setup_fdre_C_R)       -0.524   177.968    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[20].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                        177.968    
                         arrival time                        -181.135    
  -------------------------------------------------------------------
                         slack                                 -3.167    

Slack (VIOLATED) :        -3.167ns  (required time - arrival time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[21].LOAD_REG_I/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.074ns  (clk_fpga_2 rise@176.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@175.926ns)
  Data Path Delay:        3.304ns  (logic 0.580ns (17.555%)  route 2.724ns (82.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 178.889 - 176.000 ) 
    Source Clock Delay      (SCD):    1.905ns = ( 177.831 - 175.926 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    175.926   175.926 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   175.926 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806   177.732    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   173.939 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   175.828    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   175.929 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.902   177.831    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y116        FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456   178.287 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           1.319   179.605    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn
    SLICE_X65Y116        LUT1 (Prop_lut1_I0_O)        0.124   179.729 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=162, routed)         1.405   181.135    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/INFERRED_GEN.icount_out_reg[31]_0
    SLICE_X66Y114        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[21].LOAD_REG_I/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    176.000   176.000 r  
    PS7_X0Y0             PS7                          0.000   176.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   177.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   177.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.710   178.889    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X66Y114        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[21].LOAD_REG_I/C
                         clock pessimism              0.000   178.889    
                         clock uncertainty           -0.397   178.492    
    SLICE_X66Y114        FDRE (Setup_fdre_C_R)       -0.524   177.968    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[21].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                        177.968    
                         arrival time                        -181.135    
  -------------------------------------------------------------------
                         slack                                 -3.167    

Slack (VIOLATED) :        -3.146ns  (required time - arrival time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.074ns  (clk_fpga_2 rise@176.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@175.926ns)
  Data Path Delay:        3.281ns  (logic 0.580ns (17.676%)  route 2.701ns (82.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.982ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 178.887 - 176.000 ) 
    Source Clock Delay      (SCD):    1.905ns = ( 177.831 - 175.926 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    175.926   175.926 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   175.926 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806   177.732    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   173.939 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   175.828    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   175.929 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.902   177.831    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y116        FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456   178.287 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           1.319   179.605    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn
    SLICE_X65Y116        LUT1 (Prop_lut1_I0_O)        0.124   179.729 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=162, routed)         1.383   181.112    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0
    SLICE_X62Y115        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    176.000   176.000 r  
    PS7_X0Y0             PS7                          0.000   176.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   177.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   177.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.708   178.887    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X62Y115        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]/C
                         clock pessimism              0.000   178.887    
                         clock uncertainty           -0.397   178.490    
    SLICE_X62Y115        FDRE (Setup_fdre_C_R)       -0.524   177.966    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]
  -------------------------------------------------------------------
                         required time                        177.966    
                         arrival time                        -181.112    
  -------------------------------------------------------------------
                         slack                                 -3.146    

Slack (VIOLATED) :        -3.146ns  (required time - arrival time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.074ns  (clk_fpga_2 rise@176.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@175.926ns)
  Data Path Delay:        3.281ns  (logic 0.580ns (17.676%)  route 2.701ns (82.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.982ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 178.887 - 176.000 ) 
    Source Clock Delay      (SCD):    1.905ns = ( 177.831 - 175.926 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    175.926   175.926 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   175.926 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806   177.732    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   173.939 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   175.828    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   175.929 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.902   177.831    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y116        FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456   178.287 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           1.319   179.605    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn
    SLICE_X65Y116        LUT1 (Prop_lut1_I0_O)        0.124   179.729 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=162, routed)         1.383   181.112    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0
    SLICE_X62Y115        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    176.000   176.000 r  
    PS7_X0Y0             PS7                          0.000   176.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   177.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   177.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.708   178.887    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X62Y115        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[10]/C
                         clock pessimism              0.000   178.887    
                         clock uncertainty           -0.397   178.490    
    SLICE_X62Y115        FDRE (Setup_fdre_C_R)       -0.524   177.966    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[10]
  -------------------------------------------------------------------
                         required time                        177.966    
                         arrival time                        -181.112    
  -------------------------------------------------------------------
                         slack                                 -3.146    

Slack (VIOLATED) :        -3.146ns  (required time - arrival time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.074ns  (clk_fpga_2 rise@176.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@175.926ns)
  Data Path Delay:        3.281ns  (logic 0.580ns (17.676%)  route 2.701ns (82.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.982ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 178.887 - 176.000 ) 
    Source Clock Delay      (SCD):    1.905ns = ( 177.831 - 175.926 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    175.926   175.926 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   175.926 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806   177.732    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   173.939 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   175.828    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   175.929 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.902   177.831    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y116        FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456   178.287 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           1.319   179.605    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn
    SLICE_X65Y116        LUT1 (Prop_lut1_I0_O)        0.124   179.729 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=162, routed)         1.383   181.112    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0
    SLICE_X62Y115        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    176.000   176.000 r  
    PS7_X0Y0             PS7                          0.000   176.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   177.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   177.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.708   178.887    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X62Y115        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[13]/C
                         clock pessimism              0.000   178.887    
                         clock uncertainty           -0.397   178.490    
    SLICE_X62Y115        FDRE (Setup_fdre_C_R)       -0.524   177.966    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[13]
  -------------------------------------------------------------------
                         required time                        177.966    
                         arrival time                        -181.112    
  -------------------------------------------------------------------
                         slack                                 -3.146    

Slack (VIOLATED) :        -3.146ns  (required time - arrival time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.074ns  (clk_fpga_2 rise@176.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@175.926ns)
  Data Path Delay:        3.281ns  (logic 0.580ns (17.676%)  route 2.701ns (82.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.982ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 178.887 - 176.000 ) 
    Source Clock Delay      (SCD):    1.905ns = ( 177.831 - 175.926 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    175.926   175.926 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   175.926 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806   177.732    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   173.939 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   175.828    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   175.929 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.902   177.831    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y116        FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456   178.287 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           1.319   179.605    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn
    SLICE_X65Y116        LUT1 (Prop_lut1_I0_O)        0.124   179.729 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=162, routed)         1.383   181.112    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0
    SLICE_X62Y115        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    176.000   176.000 r  
    PS7_X0Y0             PS7                          0.000   176.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   177.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   177.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.708   178.887    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X62Y115        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[1]/C
                         clock pessimism              0.000   178.887    
                         clock uncertainty           -0.397   178.490    
    SLICE_X62Y115        FDRE (Setup_fdre_C_R)       -0.524   177.966    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[1]
  -------------------------------------------------------------------
                         required time                        177.966    
                         arrival time                        -181.112    
  -------------------------------------------------------------------
                         slack                                 -3.146    

Slack (VIOLATED) :        -3.146ns  (required time - arrival time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.074ns  (clk_fpga_2 rise@176.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@175.926ns)
  Data Path Delay:        3.281ns  (logic 0.580ns (17.676%)  route 2.701ns (82.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.982ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 178.887 - 176.000 ) 
    Source Clock Delay      (SCD):    1.905ns = ( 177.831 - 175.926 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    175.926   175.926 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   175.926 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806   177.732    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   173.939 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   175.828    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   175.929 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.902   177.831    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y116        FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456   178.287 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           1.319   179.605    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn
    SLICE_X65Y116        LUT1 (Prop_lut1_I0_O)        0.124   179.729 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=162, routed)         1.383   181.112    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0
    SLICE_X62Y115        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    176.000   176.000 r  
    PS7_X0Y0             PS7                          0.000   176.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   177.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   177.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.708   178.887    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X62Y115        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[27]/C
                         clock pessimism              0.000   178.887    
                         clock uncertainty           -0.397   178.490    
    SLICE_X62Y115        FDRE (Setup_fdre_C_R)       -0.524   177.966    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[27]
  -------------------------------------------------------------------
                         required time                        177.966    
                         arrival time                        -181.112    
  -------------------------------------------------------------------
                         slack                                 -3.146    

Slack (VIOLATED) :        -3.146ns  (required time - arrival time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.074ns  (clk_fpga_2 rise@176.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@175.926ns)
  Data Path Delay:        3.281ns  (logic 0.580ns (17.676%)  route 2.701ns (82.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.982ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 178.887 - 176.000 ) 
    Source Clock Delay      (SCD):    1.905ns = ( 177.831 - 175.926 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    175.926   175.926 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   175.926 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806   177.732    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   173.939 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   175.828    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   175.929 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.902   177.831    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y116        FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456   178.287 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           1.319   179.605    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn
    SLICE_X65Y116        LUT1 (Prop_lut1_I0_O)        0.124   179.729 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=162, routed)         1.383   181.112    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0
    SLICE_X62Y115        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    176.000   176.000 r  
    PS7_X0Y0             PS7                          0.000   176.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   177.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   177.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.708   178.887    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X62Y115        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[28]/C
                         clock pessimism              0.000   178.887    
                         clock uncertainty           -0.397   178.490    
    SLICE_X62Y115        FDRE (Setup_fdre_C_R)       -0.524   177.966    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[28]
  -------------------------------------------------------------------
                         required time                        177.966    
                         arrival time                        -181.112    
  -------------------------------------------------------------------
                         slack                                 -3.146    

Slack (VIOLATED) :        -3.146ns  (required time - arrival time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.074ns  (clk_fpga_2 rise@176.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@175.926ns)
  Data Path Delay:        3.281ns  (logic 0.580ns (17.676%)  route 2.701ns (82.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.982ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 178.887 - 176.000 ) 
    Source Clock Delay      (SCD):    1.905ns = ( 177.831 - 175.926 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    175.926   175.926 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   175.926 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806   177.732    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   173.939 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   175.828    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   175.929 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.902   177.831    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y116        FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456   178.287 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           1.319   179.605    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn
    SLICE_X65Y116        LUT1 (Prop_lut1_I0_O)        0.124   179.729 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=162, routed)         1.383   181.112    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0
    SLICE_X62Y115        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    176.000   176.000 r  
    PS7_X0Y0             PS7                          0.000   176.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   177.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   177.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.708   178.887    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X62Y115        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[2]/C
                         clock pessimism              0.000   178.887    
                         clock uncertainty           -0.397   178.490    
    SLICE_X62Y115        FDRE (Setup_fdre_C_R)       -0.524   177.966    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[2]
  -------------------------------------------------------------------
                         required time                        177.966    
                         arrival time                        -181.112    
  -------------------------------------------------------------------
                         slack                                 -3.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/flush_arvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.186ns (15.460%)  route 1.017ns (84.540%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.578     0.580    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X28Y55         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.141     0.721 r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.017     1.738    ip_design_i/vga_controller_0/U0/rstn
    SLICE_X28Y54         LUT5 (Prop_lut5_I3_O)        0.045     1.783 r  ip_design_i/vga_controller_0/U0/flush_arvalid_i_1/O
                         net (fo=1, routed)           0.000     1.783    ip_design_i/vga_controller_0/U0/flush_arvalid_i_1_n_0
    SLICE_X28Y54         FDRE                                         r  ip_design_i/vga_controller_0/U0/flush_arvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.844     1.210    ip_design_i/vga_controller_0/U0/clk
    SLICE_X28Y54         FDRE                                         r  ip_design_i/vga_controller_0/U0/flush_arvalid_reg/C
                         clock pessimism              0.000     1.210    
                         clock uncertainty            0.397     1.607    
    SLICE_X28Y54         FDRE (Hold_fdre_C_D)         0.092     1.699    ip_design_i/vga_controller_0/U0/flush_arvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[23].TCSR1_FF_I/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.186ns (16.265%)  route 0.958ns (83.735%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.658     0.660    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y116        FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.141     0.801 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           0.446     1.247    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X66Y115        LUT4 (Prop_lut4_I3_O)        0.045     1.292 r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I_i_1/O
                         net (fo=1, routed)           0.512     1.804    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[23].TCSR1_FF_I_0
    SLICE_X66Y115        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[23].TCSR1_FF_I/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.928     1.294    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X66Y115        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[23].TCSR1_FF_I/C
                         clock pessimism              0.000     1.294    
                         clock uncertainty            0.397     1.691    
    SLICE_X66Y115        FDRE (Hold_fdre_C_R)         0.009     1.700    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[23].TCSR1_FF_I
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.186ns (16.467%)  route 0.944ns (83.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.658     0.660    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y116        FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.141     0.801 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           0.588     1.390    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X64Y116        LUT3 (Prop_lut3_I1_O)        0.045     1.435 r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i[7]_i_1/O
                         net (fo=7, routed)           0.355     1.790    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X67Y116        FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.927     1.293    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X67Y116        FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                         clock pessimism              0.000     1.293    
                         clock uncertainty            0.397     1.690    
    SLICE_X67Y116        FDRE (Hold_fdre_C_R)        -0.018     1.672    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.186ns (16.467%)  route 0.944ns (83.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.658     0.660    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y116        FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.141     0.801 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           0.588     1.390    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X64Y116        LUT3 (Prop_lut3_I1_O)        0.045     1.435 r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i[7]_i_1/O
                         net (fo=7, routed)           0.355     1.790    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X67Y116        FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.927     1.293    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X67Y116        FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                         clock pessimism              0.000     1.293    
                         clock uncertainty            0.397     1.690    
    SLICE_X67Y116        FDRE (Hold_fdre_C_R)        -0.018     1.672    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.186ns (16.467%)  route 0.944ns (83.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.658     0.660    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y116        FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.141     0.801 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           0.588     1.390    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X64Y116        LUT3 (Prop_lut3_I1_O)        0.045     1.435 r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i[7]_i_1/O
                         net (fo=7, routed)           0.355     1.790    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X67Y116        FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.927     1.293    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X67Y116        FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
                         clock pessimism              0.000     1.293    
                         clock uncertainty            0.397     1.690    
    SLICE_X67Y116        FDRE (Hold_fdre_C_R)        -0.018     1.672    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.186ns (16.467%)  route 0.944ns (83.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.658     0.660    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y116        FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.141     0.801 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           0.588     1.390    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X64Y116        LUT3 (Prop_lut3_I1_O)        0.045     1.435 r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i[7]_i_1/O
                         net (fo=7, routed)           0.355     1.790    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X67Y116        FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.927     1.293    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X67Y116        FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]/C
                         clock pessimism              0.000     1.293    
                         clock uncertainty            0.397     1.690    
    SLICE_X67Y116        FDRE (Hold_fdre_C_R)        -0.018     1.672    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.186ns (16.467%)  route 0.944ns (83.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.658     0.660    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y116        FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.141     0.801 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           0.588     1.390    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X64Y116        LUT3 (Prop_lut3_I1_O)        0.045     1.435 r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i[7]_i_1/O
                         net (fo=7, routed)           0.355     1.790    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X67Y116        FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.927     1.293    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X67Y116        FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/C
                         clock pessimism              0.000     1.293    
                         clock uncertainty            0.397     1.690    
    SLICE_X67Y116        FDRE (Hold_fdre_C_R)        -0.018     1.672    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.186ns (16.467%)  route 0.944ns (83.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.658     0.660    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y116        FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.141     0.801 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           0.588     1.390    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X64Y116        LUT3 (Prop_lut3_I1_O)        0.045     1.435 r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i[7]_i_1/O
                         net (fo=7, routed)           0.355     1.790    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X67Y116        FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.927     1.293    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X67Y116        FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]/C
                         clock pessimism              0.000     1.293    
                         clock uncertainty            0.397     1.690    
    SLICE_X67Y116        FDRE (Hold_fdre_C_R)        -0.018     1.672    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.186ns (16.467%)  route 0.944ns (83.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.658     0.660    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y116        FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.141     0.801 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           0.588     1.390    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X64Y116        LUT3 (Prop_lut3_I1_O)        0.045     1.435 r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i[7]_i_1/O
                         net (fo=7, routed)           0.355     1.790    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X67Y116        FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.927     1.293    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X67Y116        FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]/C
                         clock pessimism              0.000     1.293    
                         clock uncertainty            0.397     1.690    
    SLICE_X67Y116        FDRE (Hold_fdre_C_R)        -0.018     1.672    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.186ns (14.987%)  route 1.055ns (85.013%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.658     0.660    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X64Y116        FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.141     0.801 r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           1.055     1.856    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn
    SLICE_X65Y116        LUT5 (Prop_lut5_I4_O)        0.045     1.901 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[32]_i_1__0/O
                         net (fo=1, routed)           0.000     1.901    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[32]_i_1__0_n_0
    SLICE_X65Y116        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.927     1.293    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X65Y116        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/C
                         clock pessimism              0.000     1.293    
                         clock uncertainty            0.397     1.690    
    SLICE_X65Y116        FDRE (Hold_fdre_C_D)         0.092     1.782    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.119    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_ip_design_clk_wiz_0_0

Setup :           12  Failing Endpoints,  Worst Slack       -7.720ns,  Total Violation      -90.572ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.720ns  (required time - arrival time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_ip_design_clk_wiz_0_0 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        6.415ns  (logic 2.930ns (45.672%)  route 3.485ns (54.328%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 122.090 - 120.370 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 123.006 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        1.712   123.006    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y97         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.456   123.462 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[2]/Q
                         net (fo=3, routed)           0.724   124.186    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5[2]
    SLICE_X55Y93         LUT2 (Prop_lut2_I1_O)        0.124   124.310 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_730/O
                         net (fo=1, routed)           0.000   124.310    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_730_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   124.708 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_654/CO[3]
                         net (fo=1, routed)           0.000   124.708    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_654_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.822 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_653/CO[3]
                         net (fo=1, routed)           0.000   124.822    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_653_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.936 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_534/CO[3]
                         net (fo=1, routed)           0.000   124.936    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_534_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.050 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_533/CO[3]
                         net (fo=1, routed)           0.000   125.050    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_533_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.164 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_353/CO[3]
                         net (fo=1, routed)           0.000   125.164    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_353_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.278 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_352/CO[3]
                         net (fo=1, routed)           0.000   125.278    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_352_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.392 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.001   125.393    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_197_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   125.706 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_196/O[3]
                         net (fo=2, routed)           0.766   126.472    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_196_n_4
    SLICE_X59Y99         LUT4 (Prop_lut4_I3_O)        0.306   126.778 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_76/O
                         net (fo=1, routed)           0.000   126.778    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_76_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   127.179 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_11/CO[3]
                         net (fo=2, routed)           1.242   128.421    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT26_in
    SLICE_X57Y108        LUT5 (Prop_lut5_I3_O)        0.124   128.545 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_3_replica/O
                         net (fo=11, routed)          0.752   129.297    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT17_out_repN
    SLICE_X60Y106        LUT6 (Prop_lut6_I2_O)        0.124   129.421 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1/O
                         net (fo=1, routed)           0.000   129.421    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_n_0
    SLICE_X60Y106        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   120.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612   121.983    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   118.557 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   120.282    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.373 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.717   122.090    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X60Y106        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]/C
                         clock pessimism              0.000   122.090    
                         clock uncertainty           -0.420   121.670    
    SLICE_X60Y106        FDRE (Setup_fdre_C_D)        0.031   121.701    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                        121.701    
                         arrival time                        -129.421    
  -------------------------------------------------------------------
                         slack                                 -7.720    

Slack (VIOLATED) :        -7.714ns  (required time - arrival time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_ip_design_clk_wiz_0_0 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        6.411ns  (logic 2.930ns (45.706%)  route 3.481ns (54.294%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 122.090 - 120.370 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 123.006 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        1.712   123.006    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y97         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.456   123.462 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[2]/Q
                         net (fo=3, routed)           0.724   124.186    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5[2]
    SLICE_X55Y93         LUT2 (Prop_lut2_I1_O)        0.124   124.310 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_730/O
                         net (fo=1, routed)           0.000   124.310    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_730_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   124.708 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_654/CO[3]
                         net (fo=1, routed)           0.000   124.708    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_654_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.822 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_653/CO[3]
                         net (fo=1, routed)           0.000   124.822    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_653_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.936 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_534/CO[3]
                         net (fo=1, routed)           0.000   124.936    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_534_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.050 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_533/CO[3]
                         net (fo=1, routed)           0.000   125.050    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_533_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.164 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_353/CO[3]
                         net (fo=1, routed)           0.000   125.164    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_353_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.278 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_352/CO[3]
                         net (fo=1, routed)           0.000   125.278    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_352_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.392 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.001   125.393    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_197_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   125.706 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_196/O[3]
                         net (fo=2, routed)           0.766   126.472    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_196_n_4
    SLICE_X59Y99         LUT4 (Prop_lut4_I3_O)        0.306   126.778 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_76/O
                         net (fo=1, routed)           0.000   126.778    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_76_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   127.179 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_11/CO[3]
                         net (fo=2, routed)           1.242   128.421    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT26_in
    SLICE_X57Y108        LUT5 (Prop_lut5_I3_O)        0.124   128.545 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_3_replica/O
                         net (fo=11, routed)          0.748   129.293    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT17_out_repN
    SLICE_X60Y106        LUT6 (Prop_lut6_I2_O)        0.124   129.417 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT[0]_i_1/O
                         net (fo=1, routed)           0.000   129.417    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT[0]_i_1_n_0
    SLICE_X60Y106        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   120.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612   121.983    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   118.557 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   120.282    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.373 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.717   122.090    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X60Y106        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[0]/C
                         clock pessimism              0.000   122.090    
                         clock uncertainty           -0.420   121.670    
    SLICE_X60Y106        FDRE (Setup_fdre_C_D)        0.032   121.702    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                        121.702    
                         arrival time                        -129.417    
  -------------------------------------------------------------------
                         slack                                 -7.714    

Slack (VIOLATED) :        -7.621ns  (required time - arrival time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_ip_design_clk_wiz_0_0 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        6.315ns  (logic 2.930ns (46.401%)  route 3.385ns (53.599%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 122.090 - 120.370 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 123.006 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        1.712   123.006    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y97         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.456   123.462 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[2]/Q
                         net (fo=3, routed)           0.724   124.186    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5[2]
    SLICE_X55Y93         LUT2 (Prop_lut2_I1_O)        0.124   124.310 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_730/O
                         net (fo=1, routed)           0.000   124.310    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_730_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   124.708 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_654/CO[3]
                         net (fo=1, routed)           0.000   124.708    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_654_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.822 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_653/CO[3]
                         net (fo=1, routed)           0.000   124.822    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_653_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.936 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_534/CO[3]
                         net (fo=1, routed)           0.000   124.936    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_534_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.050 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_533/CO[3]
                         net (fo=1, routed)           0.000   125.050    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_533_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.164 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_353/CO[3]
                         net (fo=1, routed)           0.000   125.164    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_353_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.278 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_352/CO[3]
                         net (fo=1, routed)           0.000   125.278    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_352_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.392 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.001   125.393    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_197_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   125.706 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_196/O[3]
                         net (fo=2, routed)           0.766   126.472    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_196_n_4
    SLICE_X59Y99         LUT4 (Prop_lut4_I3_O)        0.306   126.778 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_76/O
                         net (fo=1, routed)           0.000   126.778    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_76_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   127.179 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_11/CO[3]
                         net (fo=2, routed)           1.242   128.421    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT26_in
    SLICE_X57Y108        LUT5 (Prop_lut5_I3_O)        0.124   128.545 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_3_replica/O
                         net (fo=11, routed)          0.651   129.197    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT17_out_repN
    SLICE_X60Y106        LUT6 (Prop_lut6_I2_O)        0.124   129.321 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT[2]_i_1/O
                         net (fo=1, routed)           0.000   129.321    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT[2]_i_1_n_0
    SLICE_X60Y106        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   120.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612   121.983    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   118.557 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   120.282    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.373 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.717   122.090    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X60Y106        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[2]/C
                         clock pessimism              0.000   122.090    
                         clock uncertainty           -0.420   121.670    
    SLICE_X60Y106        FDRE (Setup_fdre_C_D)        0.029   121.699    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                        121.699    
                         arrival time                        -129.321    
  -------------------------------------------------------------------
                         slack                                 -7.621    

Slack (VIOLATED) :        -7.616ns  (required time - arrival time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_ip_design_clk_wiz_0_0 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        6.312ns  (logic 2.930ns (46.423%)  route 3.382ns (53.577%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 122.090 - 120.370 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 123.006 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        1.712   123.006    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y97         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.456   123.462 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[2]/Q
                         net (fo=3, routed)           0.724   124.186    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5[2]
    SLICE_X55Y93         LUT2 (Prop_lut2_I1_O)        0.124   124.310 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_730/O
                         net (fo=1, routed)           0.000   124.310    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_730_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   124.708 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_654/CO[3]
                         net (fo=1, routed)           0.000   124.708    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_654_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.822 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_653/CO[3]
                         net (fo=1, routed)           0.000   124.822    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_653_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.936 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_534/CO[3]
                         net (fo=1, routed)           0.000   124.936    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_534_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.050 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_533/CO[3]
                         net (fo=1, routed)           0.000   125.050    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_533_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.164 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_353/CO[3]
                         net (fo=1, routed)           0.000   125.164    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_353_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.278 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_352/CO[3]
                         net (fo=1, routed)           0.000   125.278    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_352_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.392 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.001   125.393    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_197_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   125.706 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_196/O[3]
                         net (fo=2, routed)           0.766   126.472    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_196_n_4
    SLICE_X59Y99         LUT4 (Prop_lut4_I3_O)        0.306   126.778 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_76/O
                         net (fo=1, routed)           0.000   126.778    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_76_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   127.179 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_11/CO[3]
                         net (fo=2, routed)           1.242   128.421    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT26_in
    SLICE_X57Y108        LUT5 (Prop_lut5_I3_O)        0.124   128.545 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_3_replica/O
                         net (fo=11, routed)          0.648   129.194    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT17_out_repN
    SLICE_X60Y106        LUT6 (Prop_lut6_I2_O)        0.124   129.318 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT[1]_i_1/O
                         net (fo=1, routed)           0.000   129.318    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT[1]_i_1_n_0
    SLICE_X60Y106        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   120.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612   121.983    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   118.557 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   120.282    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.373 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.717   122.090    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X60Y106        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[1]/C
                         clock pessimism              0.000   122.090    
                         clock uncertainty           -0.420   121.670    
    SLICE_X60Y106        FDRE (Setup_fdre_C_D)        0.031   121.701    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                        121.701    
                         arrival time                        -129.318    
  -------------------------------------------------------------------
                         slack                                 -7.616    

Slack (VIOLATED) :        -7.596ns  (required time - arrival time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_ip_design_clk_wiz_0_0 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        6.335ns  (logic 2.930ns (46.250%)  route 3.405ns (53.750%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 122.086 - 120.370 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 123.006 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        1.712   123.006    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y97         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.456   123.462 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[2]/Q
                         net (fo=3, routed)           0.724   124.186    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5[2]
    SLICE_X55Y93         LUT2 (Prop_lut2_I1_O)        0.124   124.310 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_730/O
                         net (fo=1, routed)           0.000   124.310    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_730_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   124.708 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_654/CO[3]
                         net (fo=1, routed)           0.000   124.708    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_654_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.822 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_653/CO[3]
                         net (fo=1, routed)           0.000   124.822    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_653_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.936 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_534/CO[3]
                         net (fo=1, routed)           0.000   124.936    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_534_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.050 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_533/CO[3]
                         net (fo=1, routed)           0.000   125.050    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_533_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.164 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_353/CO[3]
                         net (fo=1, routed)           0.000   125.164    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_353_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.278 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_352/CO[3]
                         net (fo=1, routed)           0.000   125.278    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_352_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.392 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.001   125.393    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_197_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   125.706 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_196/O[3]
                         net (fo=2, routed)           0.766   126.472    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_196_n_4
    SLICE_X59Y99         LUT4 (Prop_lut4_I3_O)        0.306   126.778 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_76/O
                         net (fo=1, routed)           0.000   126.778    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_76_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   127.179 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_11/CO[3]
                         net (fo=2, routed)           1.242   128.421    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT26_in
    SLICE_X57Y108        LUT5 (Prop_lut5_I3_O)        0.124   128.545 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_3_replica/O
                         net (fo=11, routed)          0.672   129.217    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT17_out_repN
    SLICE_X58Y107        LUT6 (Prop_lut6_I2_O)        0.124   129.341 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT[3]_i_1/O
                         net (fo=1, routed)           0.000   129.341    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT[3]_i_1_n_0
    SLICE_X58Y107        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   120.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612   121.983    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   118.557 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   120.282    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.373 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.713   122.086    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X58Y107        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[3]/C
                         clock pessimism              0.000   122.086    
                         clock uncertainty           -0.420   121.666    
    SLICE_X58Y107        FDRE (Setup_fdre_C_D)        0.079   121.745    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                        121.745    
                         arrival time                        -129.341    
  -------------------------------------------------------------------
                         slack                                 -7.596    

Slack (VIOLATED) :        -7.592ns  (required time - arrival time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_ip_design_clk_wiz_0_0 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        6.331ns  (logic 2.930ns (46.279%)  route 3.401ns (53.721%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 122.086 - 120.370 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 123.006 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        1.712   123.006    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y97         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.456   123.462 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[2]/Q
                         net (fo=3, routed)           0.724   124.186    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5[2]
    SLICE_X55Y93         LUT2 (Prop_lut2_I1_O)        0.124   124.310 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_730/O
                         net (fo=1, routed)           0.000   124.310    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_730_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   124.708 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_654/CO[3]
                         net (fo=1, routed)           0.000   124.708    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_654_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.822 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_653/CO[3]
                         net (fo=1, routed)           0.000   124.822    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_653_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.936 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_534/CO[3]
                         net (fo=1, routed)           0.000   124.936    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_534_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.050 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_533/CO[3]
                         net (fo=1, routed)           0.000   125.050    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_533_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.164 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_353/CO[3]
                         net (fo=1, routed)           0.000   125.164    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_353_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.278 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_352/CO[3]
                         net (fo=1, routed)           0.000   125.278    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_352_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.392 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.001   125.393    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_197_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   125.706 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_196/O[3]
                         net (fo=2, routed)           0.766   126.472    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_196_n_4
    SLICE_X59Y99         LUT4 (Prop_lut4_I3_O)        0.306   126.778 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_76/O
                         net (fo=1, routed)           0.000   126.778    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_76_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   127.179 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_11/CO[3]
                         net (fo=2, routed)           1.242   128.421    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT26_in
    SLICE_X57Y108        LUT5 (Prop_lut5_I3_O)        0.124   128.545 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_3_replica/O
                         net (fo=11, routed)          0.668   129.213    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT17_out_repN
    SLICE_X58Y107        LUT6 (Prop_lut6_I2_O)        0.124   129.337 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT[3]_i_1/O
                         net (fo=1, routed)           0.000   129.337    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT[3]_i_1_n_0
    SLICE_X58Y107        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   120.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612   121.983    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   118.557 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   120.282    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.373 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.713   122.086    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X58Y107        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[3]/C
                         clock pessimism              0.000   122.086    
                         clock uncertainty           -0.420   121.666    
    SLICE_X58Y107        FDRE (Setup_fdre_C_D)        0.079   121.745    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                        121.745    
                         arrival time                        -129.337    
  -------------------------------------------------------------------
                         slack                                 -7.592    

Slack (VIOLATED) :        -7.524ns  (required time - arrival time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_ip_design_clk_wiz_0_0 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        6.068ns  (logic 2.565ns (42.273%)  route 3.503ns (57.727%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 122.086 - 120.370 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 123.201 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        1.907   123.201    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y100        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.456   123.657 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg0_reg[12]/Q
                         net (fo=5, routed)           0.849   124.506    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg0[12]
    SLICE_X61Y100        LUT2 (Prop_lut2_I0_O)        0.124   124.630 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_648/O
                         net (fo=1, routed)           0.000   124.630    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_648_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   125.162 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_499/CO[3]
                         net (fo=1, routed)           0.000   125.162    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_499_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   125.401 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_316/O[2]
                         net (fo=2, routed)           0.881   126.282    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_316_n_5
    SLICE_X60Y103        LUT4 (Prop_lut4_I0_O)        0.302   126.584 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_165/O
                         net (fo=1, routed)           0.000   126.584    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_165_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   127.134 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000   127.134    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_44_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.248 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_8/CO[3]
                         net (fo=3, routed)           0.934   128.182    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT49_in
    SLICE_X58Y107        LUT5 (Prop_lut5_I4_O)        0.124   128.306 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_2_replica_1/O
                         net (fo=9, routed)           0.839   129.145    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT112_out_repN_1
    SLICE_X58Y108        LUT6 (Prop_lut6_I1_O)        0.124   129.269 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[1]_i_1/O
                         net (fo=1, routed)           0.000   129.269    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[1]_i_1_n_0
    SLICE_X58Y108        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   120.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612   121.983    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   118.557 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   120.282    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.373 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.713   122.086    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X58Y108        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[1]/C
                         clock pessimism              0.000   122.086    
                         clock uncertainty           -0.420   121.666    
    SLICE_X58Y108        FDRE (Setup_fdre_C_D)        0.079   121.745    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                        121.745    
                         arrival time                        -129.269    
  -------------------------------------------------------------------
                         slack                                 -7.524    

Slack (VIOLATED) :        -7.507ns  (required time - arrival time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_ip_design_clk_wiz_0_0 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        6.051ns  (logic 2.565ns (42.392%)  route 3.486ns (57.608%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 122.086 - 120.370 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 123.201 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        1.907   123.201    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y100        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.456   123.657 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg0_reg[12]/Q
                         net (fo=5, routed)           0.849   124.506    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg0[12]
    SLICE_X61Y100        LUT2 (Prop_lut2_I0_O)        0.124   124.630 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_648/O
                         net (fo=1, routed)           0.000   124.630    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_648_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   125.162 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_499/CO[3]
                         net (fo=1, routed)           0.000   125.162    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_499_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   125.401 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_316/O[2]
                         net (fo=2, routed)           0.881   126.282    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_316_n_5
    SLICE_X60Y103        LUT4 (Prop_lut4_I0_O)        0.302   126.584 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_165/O
                         net (fo=1, routed)           0.000   126.584    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_165_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   127.134 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000   127.134    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_44_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.248 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_8/CO[3]
                         net (fo=3, routed)           0.934   128.182    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT49_in
    SLICE_X58Y107        LUT5 (Prop_lut5_I4_O)        0.124   128.306 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_2_replica_1/O
                         net (fo=9, routed)           0.822   129.128    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT112_out_repN_1
    SLICE_X58Y108        LUT6 (Prop_lut6_I1_O)        0.124   129.252 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT[2]_i_1/O
                         net (fo=1, routed)           0.000   129.252    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT[2]_i_1_n_0
    SLICE_X58Y108        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   120.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612   121.983    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   118.557 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   120.282    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.373 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.713   122.086    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X58Y108        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[2]/C
                         clock pessimism              0.000   122.086    
                         clock uncertainty           -0.420   121.666    
    SLICE_X58Y108        FDRE (Setup_fdre_C_D)        0.079   121.745    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                        121.745    
                         arrival time                        -129.252    
  -------------------------------------------------------------------
                         slack                                 -7.507    

Slack (VIOLATED) :        -7.471ns  (required time - arrival time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_ip_design_clk_wiz_0_0 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        5.970ns  (logic 2.548ns (42.682%)  route 3.422ns (57.318%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 122.086 - 120.370 ) 
    Source Clock Delay      (SCD):    3.199ns = ( 123.199 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        1.905   123.199    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y101        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDRE (Prop_fdre_C_Q)         0.456   123.655 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg2_reg[13]/Q
                         net (fo=3, routed)           0.809   124.464    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg2[13]
    SLICE_X57Y97         LUT2 (Prop_lut2_I1_O)        0.124   124.588 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_637/O
                         net (fo=1, routed)           0.000   124.588    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_637_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   125.138 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_481/CO[3]
                         net (fo=1, routed)           0.000   125.138    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_481_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.252 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_297/CO[3]
                         net (fo=1, routed)           0.000   125.252    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_297_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   125.491 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_296/O[2]
                         net (fo=2, routed)           1.115   126.606    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_296_n_5
    SLICE_X57Y106        LUT4 (Prop_lut4_I0_O)        0.302   126.908 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_152/O
                         net (fo=1, routed)           0.000   126.908    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_152_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   127.309 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   127.309    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_35_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.423 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_7/CO[3]
                         net (fo=3, routed)           0.771   128.194    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT211_in
    SLICE_X61Y108        LUT5 (Prop_lut5_I3_O)        0.124   128.318 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_2_replica/O
                         net (fo=2, routed)           0.726   129.045    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT112_out_repN
    SLICE_X57Y108        LUT6 (Prop_lut6_I1_O)        0.124   129.169 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT[0]_i_1/O
                         net (fo=1, routed)           0.000   129.169    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT[0]_i_1_n_0
    SLICE_X57Y108        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   120.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612   121.983    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   118.557 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   120.282    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.373 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.713   122.086    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X57Y108        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[0]/C
                         clock pessimism              0.000   122.086    
                         clock uncertainty           -0.420   121.666    
    SLICE_X57Y108        FDRE (Setup_fdre_C_D)        0.032   121.698    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                        121.698    
                         arrival time                        -129.169    
  -------------------------------------------------------------------
                         slack                                 -7.471    

Slack (VIOLATED) :        -7.469ns  (required time - arrival time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_ip_design_clk_wiz_0_0 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        5.967ns  (logic 2.548ns (42.703%)  route 3.419ns (57.297%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 122.086 - 120.370 ) 
    Source Clock Delay      (SCD):    3.199ns = ( 123.199 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        1.905   123.199    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y101        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDRE (Prop_fdre_C_Q)         0.456   123.655 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg2_reg[13]/Q
                         net (fo=3, routed)           0.809   124.464    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg2[13]
    SLICE_X57Y97         LUT2 (Prop_lut2_I1_O)        0.124   124.588 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_637/O
                         net (fo=1, routed)           0.000   124.588    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_637_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   125.138 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_481/CO[3]
                         net (fo=1, routed)           0.000   125.138    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_481_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.252 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_297/CO[3]
                         net (fo=1, routed)           0.000   125.252    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_297_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   125.491 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_296/O[2]
                         net (fo=2, routed)           1.115   126.606    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_296_n_5
    SLICE_X57Y106        LUT4 (Prop_lut4_I0_O)        0.302   126.908 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_152/O
                         net (fo=1, routed)           0.000   126.908    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_152_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   127.309 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000   127.309    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_35_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.423 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_7/CO[3]
                         net (fo=3, routed)           0.771   128.194    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT211_in
    SLICE_X61Y108        LUT5 (Prop_lut5_I3_O)        0.124   128.318 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_2_replica/O
                         net (fo=2, routed)           0.723   129.042    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT112_out_repN
    SLICE_X57Y108        LUT6 (Prop_lut6_I1_O)        0.124   129.166 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT[1]_i_1/O
                         net (fo=1, routed)           0.000   129.166    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT[1]_i_1_n_0
    SLICE_X57Y108        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   120.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612   121.983    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   118.557 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   120.282    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.373 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.713   122.086    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X57Y108        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[1]/C
                         clock pessimism              0.000   122.086    
                         clock uncertainty           -0.420   121.666    
    SLICE_X57Y108        FDRE (Setup_fdre_C_D)        0.031   121.697    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                        121.697    
                         arrival time                        -129.166    
  -------------------------------------------------------------------
                         slack                                 -7.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg9_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.209ns (34.879%)  route 0.390ns (65.121%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        0.634     0.970    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y106        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg9_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y106        FDRE (Prop_fdre_C_Q)         0.164     1.134 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg9_reg[22]/Q
                         net (fo=2, routed)           0.390     1.524    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg9_reg_n_0_[22]
    SLICE_X60Y106        LUT6 (Prop_lut6_I3_O)        0.045     1.569 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT[2]_i_1/O
                         net (fo=1, routed)           0.000     1.569    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT[2]_i_1_n_0
    SLICE_X60Y106        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.936     0.938    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X60Y106        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[2]/C
                         clock pessimism              0.000     0.938    
                         clock uncertainty            0.420     1.358    
    SLICE_X60Y106        FDRE (Hold_fdre_C_D)         0.091     1.449    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg9_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.046%)  route 0.394ns (67.954%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        0.658     0.994    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y107        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg9_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y107        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg9_reg[20]/Q
                         net (fo=2, routed)           0.394     1.529    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg9_reg_n_0_[20]
    SLICE_X57Y108        LUT6 (Prop_lut6_I3_O)        0.045     1.574 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT[0]_i_1/O
                         net (fo=1, routed)           0.000     1.574    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT[0]_i_1_n_0
    SLICE_X57Y108        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.934     0.936    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X57Y108        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[0]/C
                         clock pessimism              0.000     0.936    
                         clock uncertainty            0.420     1.356    
    SLICE_X57Y108        FDRE (Hold_fdre_C_D)         0.092     1.448    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg9_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.186ns (26.725%)  route 0.510ns (73.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        0.579     0.915    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y96         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg9_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg9_reg[4]/Q
                         net (fo=2, routed)           0.510     1.566    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg9_reg_n_0_[4]
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.045     1.611 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[0]_i_1/O
                         net (fo=1, routed)           0.000     1.611    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[0]_i_1_n_0
    SLICE_X58Y107        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.934     0.936    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X58Y107        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[0]/C
                         clock pessimism              0.000     0.936    
                         clock uncertainty            0.420     1.356    
    SLICE_X58Y107        FDRE (Hold_fdre_C_D)         0.120     1.476    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg9_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.186ns (30.140%)  route 0.431ns (69.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        0.661     0.997    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y106        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg9_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y106        FDRE (Prop_fdre_C_Q)         0.141     1.138 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg9_reg[15]/Q
                         net (fo=2, routed)           0.431     1.569    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/p_1_in__0[3]
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.045     1.614 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT[3]_i_1/O
                         net (fo=1, routed)           0.000     1.614    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT[3]_i_1_n_0
    SLICE_X58Y107        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.934     0.936    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X58Y107        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[3]/C
                         clock pessimism              0.000     0.936    
                         clock uncertainty            0.420     1.356    
    SLICE_X58Y107        FDRE (Hold_fdre_C_D)         0.121     1.477    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg9_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.209ns (33.474%)  route 0.415ns (66.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        0.661     0.997    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y104        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg9_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.164     1.161 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg9_reg[6]/Q
                         net (fo=2, routed)           0.415     1.576    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg9_reg_n_0_[6]
    SLICE_X58Y106        LUT6 (Prop_lut6_I3_O)        0.045     1.621 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[2]_i_1/O
                         net (fo=1, routed)           0.000     1.621    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[2]_i_1_n_0
    SLICE_X58Y106        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.935     0.937    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X58Y106        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[2]/C
                         clock pessimism              0.000     0.937    
                         clock uncertainty            0.420     1.357    
    SLICE_X58Y106        FDRE (Hold_fdre_C_D)         0.121     1.478    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg9_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.209ns (35.038%)  route 0.387ns (64.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        0.661     0.997    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y104        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg9_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.164     1.161 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg9_reg[7]/Q
                         net (fo=2, routed)           0.387     1.548    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg9_reg_n_0_[7]
    SLICE_X60Y106        LUT6 (Prop_lut6_I3_O)        0.045     1.593 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1/O
                         net (fo=1, routed)           0.000     1.593    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_n_0
    SLICE_X60Y106        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.936     0.938    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X60Y106        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]/C
                         clock pessimism              0.000     0.938    
                         clock uncertainty            0.420     1.358    
    SLICE_X60Y106        FDRE (Hold_fdre_C_D)         0.092     1.450    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg10_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.209ns (34.790%)  route 0.392ns (65.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        0.659     0.995    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y105        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg10_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y105        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg10_reg[13]/Q
                         net (fo=2, routed)           0.392     1.551    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/p_4_in[1]
    SLICE_X60Y106        LUT6 (Prop_lut6_I0_O)        0.045     1.596 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT[1]_i_1/O
                         net (fo=1, routed)           0.000     1.596    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT[1]_i_1_n_0
    SLICE_X60Y106        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.936     0.938    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X60Y106        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[1]/C
                         clock pessimism              0.000     0.938    
                         clock uncertainty            0.420     1.358    
    SLICE_X60Y106        FDRE (Hold_fdre_C_D)         0.092     1.450    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg10_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.450%)  route 0.446ns (70.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        0.659     0.995    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y105        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg10_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y105        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg10_reg[23]/Q
                         net (fo=2, routed)           0.446     1.582    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg10_reg_n_0_[23]
    SLICE_X58Y107        LUT6 (Prop_lut6_I0_O)        0.045     1.627 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT[3]_i_1/O
                         net (fo=1, routed)           0.000     1.627    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT[3]_i_1_n_0
    SLICE_X58Y107        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.934     0.936    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X58Y107        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[3]/C
                         clock pessimism              0.000     0.936    
                         clock uncertainty            0.420     1.356    
    SLICE_X58Y107        FDRE (Hold_fdre_C_D)         0.121     1.477    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg10_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.186ns (30.122%)  route 0.431ns (69.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        0.659     0.995    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y105        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg10_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y105        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg10_reg[21]/Q
                         net (fo=2, routed)           0.431     1.567    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg10_reg_n_0_[21]
    SLICE_X57Y108        LUT6 (Prop_lut6_I0_O)        0.045     1.612 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT[1]_i_1/O
                         net (fo=1, routed)           0.000     1.612    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT[1]_i_1_n_0
    SLICE_X57Y108        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.934     0.936    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X57Y108        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[1]/C
                         clock pessimism              0.000     0.936    
                         clock uncertainty            0.420     1.356    
    SLICE_X57Y108        FDRE (Hold_fdre_C_D)         0.092     1.448    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg10_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.209ns (32.174%)  route 0.441ns (67.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2476, routed)        0.661     0.997    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y106        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg10_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y106        FDRE (Prop_fdre_C_Q)         0.164     1.161 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg10_reg[14]/Q
                         net (fo=2, routed)           0.441     1.602    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/p_4_in[2]
    SLICE_X58Y108        LUT6 (Prop_lut6_I0_O)        0.045     1.647 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT[2]_i_1/O
                         net (fo=1, routed)           0.000     1.647    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT[2]_i_1_n_0
    SLICE_X58Y108        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.934     0.936    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X58Y108        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[2]/C
                         clock pessimism              0.000     0.936    
                         clock uncertainty            0.420     1.356    
    SLICE_X58Y108        FDRE (Hold_fdre_C_D)         0.121     1.477    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.169    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_out1_ip_design_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.787ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.787ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.166ns  (logic 0.456ns (39.101%)  route 0.710ns (60.899%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40                                      0.000     0.000 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.710     1.166    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X20Y40         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X20Y40         FDRE (Setup_fdre_C_D)       -0.047     7.953    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -1.166    
  -------------------------------------------------------------------
                         slack                                  6.787    

Slack (MET) :             6.814ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.968ns  (logic 0.419ns (43.296%)  route 0.549ns (56.704%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40                                      0.000     0.000 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.549     0.968    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X20Y40         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X20Y40         FDRE (Setup_fdre_C_D)       -0.218     7.782    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -0.968    
  -------------------------------------------------------------------
                         slack                                  6.814    

Slack (MET) :             6.825ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.957ns  (logic 0.419ns (43.794%)  route 0.538ns (56.206%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37                                      0.000     0.000 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.538     0.957    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X22Y36         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X22Y36         FDRE (Setup_fdre_C_D)       -0.218     7.782    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -0.957    
  -------------------------------------------------------------------
                         slack                                  6.825    

Slack (MET) :             6.826ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.952ns  (logic 0.419ns (44.020%)  route 0.533ns (55.980%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y36                                      0.000     0.000 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X24Y36         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.533     0.952    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X22Y36         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X22Y36         FDRE (Setup_fdre_C_D)       -0.222     7.778    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.778    
                         arrival time                          -0.952    
  -------------------------------------------------------------------
                         slack                                  6.826    

Slack (MET) :             6.832ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.953ns  (logic 0.419ns (43.957%)  route 0.534ns (56.043%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37                                      0.000     0.000 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.534     0.953    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X22Y37         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X22Y37         FDRE (Setup_fdre_C_D)       -0.215     7.785    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.785    
                         arrival time                          -0.953    
  -------------------------------------------------------------------
                         slack                                  6.832    

Slack (MET) :             6.842ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.080%)  route 0.471ns (52.920%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43                                      0.000     0.000 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.471     0.890    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X21Y43         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X21Y43         FDRE (Setup_fdre_C_D)       -0.268     7.732    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.732    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                  6.842    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.052ns  (logic 0.456ns (43.365%)  route 0.596ns (56.635%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43                                      0.000     0.000 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.596     1.052    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X21Y41         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X21Y41         FDRE (Setup_fdre_C_D)       -0.095     7.905    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.906ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.999ns  (logic 0.456ns (45.666%)  route 0.543ns (54.334%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37                                      0.000     0.000 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.543     0.999    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X21Y37         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X21Y37         FDRE (Setup_fdre_C_D)       -0.095     7.905    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -0.999    
  -------------------------------------------------------------------
                         slack                                  6.906    

Slack (MET) :             6.942ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.963ns  (logic 0.518ns (53.810%)  route 0.445ns (46.190%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42                                      0.000     0.000 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.445     0.963    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X21Y42         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X21Y42         FDRE (Setup_fdre_C_D)       -0.095     7.905    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -0.963    
  -------------------------------------------------------------------
                         slack                                  6.942    

Slack (MET) :             6.942ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.963ns  (logic 0.518ns (53.810%)  route 0.445ns (46.190%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43                                      0.000     0.000 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.445     0.963    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X21Y43         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X21Y43         FDRE (Setup_fdre_C_D)       -0.095     7.905    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -0.963    
  -------------------------------------------------------------------
                         slack                                  6.942    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        5.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.393ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.456ns (24.640%)  route 1.395ns (75.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 10.672 - 8.000 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.747     3.041    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y43         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDPE (Prop_fdpe_C_Q)         0.456     3.497 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          1.395     4.892    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X32Y38         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.492    10.672    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X32Y38         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                         clock pessimism              0.230    10.901    
                         clock uncertainty           -0.125    10.776    
    SLICE_X32Y38         FDCE (Recov_fdce_C_CLR)     -0.319    10.457    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]
  -------------------------------------------------------------------
                         required time                         10.457    
                         arrival time                          -4.892    
  -------------------------------------------------------------------
                         slack                                  5.565    

Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.456ns (26.835%)  route 1.243ns (73.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 10.674 - 8.000 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.747     3.041    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y43         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDPE (Prop_fdpe_C_Q)         0.456     3.497 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          1.243     4.740    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X33Y43         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.495    10.674    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y43         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[8]/C
                         clock pessimism              0.230    10.904    
                         clock uncertainty           -0.125    10.779    
    SLICE_X33Y43         FDCE (Recov_fdce_C_CLR)     -0.405    10.374    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         10.374    
                         arrival time                          -4.740    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.456ns (26.835%)  route 1.243ns (73.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 10.674 - 8.000 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.747     3.041    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y43         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDPE (Prop_fdpe_C_Q)         0.456     3.497 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          1.243     4.740    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X33Y43         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.495    10.674    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y43         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[10]/C
                         clock pessimism              0.230    10.904    
                         clock uncertainty           -0.125    10.779    
    SLICE_X33Y43         FDCE (Recov_fdce_C_CLR)     -0.405    10.374    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[10]
  -------------------------------------------------------------------
                         required time                         10.374    
                         arrival time                          -4.740    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.456ns (26.835%)  route 1.243ns (73.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 10.674 - 8.000 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.747     3.041    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y43         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDPE (Prop_fdpe_C_Q)         0.456     3.497 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          1.243     4.740    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X33Y43         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.495    10.674    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y43         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[11]/C
                         clock pessimism              0.230    10.904    
                         clock uncertainty           -0.125    10.779    
    SLICE_X33Y43         FDCE (Recov_fdce_C_CLR)     -0.405    10.374    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[11]
  -------------------------------------------------------------------
                         required time                         10.374    
                         arrival time                          -4.740    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.456ns (26.835%)  route 1.243ns (73.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 10.674 - 8.000 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.747     3.041    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y43         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDPE (Prop_fdpe_C_Q)         0.456     3.497 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          1.243     4.740    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X33Y43         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.495    10.674    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y43         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[8]/C
                         clock pessimism              0.230    10.904    
                         clock uncertainty           -0.125    10.779    
    SLICE_X33Y43         FDCE (Recov_fdce_C_CLR)     -0.405    10.374    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[8]
  -------------------------------------------------------------------
                         required time                         10.374    
                         arrival time                          -4.740    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.456ns (26.835%)  route 1.243ns (73.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 10.674 - 8.000 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.747     3.041    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y43         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDPE (Prop_fdpe_C_Q)         0.456     3.497 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          1.243     4.740    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X33Y43         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.495    10.674    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y43         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[9]/C
                         clock pessimism              0.230    10.904    
                         clock uncertainty           -0.125    10.779    
    SLICE_X33Y43         FDCE (Recov_fdce_C_CLR)     -0.405    10.374    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[9]
  -------------------------------------------------------------------
                         required time                         10.374    
                         arrival time                          -4.740    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.729ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.456ns (25.339%)  route 1.344ns (74.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 10.748 - 8.000 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.747     3.041    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y43         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDPE (Prop_fdpe_C_Q)         0.456     3.497 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          1.344     4.841    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
    SLICE_X30Y40         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.569    10.748    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X30Y40         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]/C
                         clock pessimism              0.266    11.014    
                         clock uncertainty           -0.125    10.889    
    SLICE_X30Y40         FDCE (Recov_fdce_C_CLR)     -0.319    10.570    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]
  -------------------------------------------------------------------
                         required time                         10.570    
                         arrival time                          -4.841    
  -------------------------------------------------------------------
                         slack                                  5.729    

Slack (MET) :             5.729ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.456ns (25.339%)  route 1.344ns (74.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 10.748 - 8.000 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.747     3.041    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y43         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDPE (Prop_fdpe_C_Q)         0.456     3.497 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          1.344     4.841    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
    SLICE_X30Y40         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.569    10.748    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X30Y40         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[11]/C
                         clock pessimism              0.266    11.014    
                         clock uncertainty           -0.125    10.889    
    SLICE_X30Y40         FDCE (Recov_fdce_C_CLR)     -0.319    10.570    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[11]
  -------------------------------------------------------------------
                         required time                         10.570    
                         arrival time                          -4.841    
  -------------------------------------------------------------------
                         slack                                  5.729    

Slack (MET) :             5.729ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.456ns (25.339%)  route 1.344ns (74.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 10.748 - 8.000 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.747     3.041    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y43         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDPE (Prop_fdpe_C_Q)         0.456     3.497 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          1.344     4.841    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
    SLICE_X30Y40         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.569    10.748    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X30Y40         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[12]/C
                         clock pessimism              0.266    11.014    
                         clock uncertainty           -0.125    10.889    
    SLICE_X30Y40         FDCE (Recov_fdce_C_CLR)     -0.319    10.570    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[12]
  -------------------------------------------------------------------
                         required time                         10.570    
                         arrival time                          -4.841    
  -------------------------------------------------------------------
                         slack                                  5.729    

Slack (MET) :             5.729ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.800ns  (logic 0.456ns (25.339%)  route 1.344ns (74.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 10.748 - 8.000 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.747     3.041    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y43         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDPE (Prop_fdpe_C_Q)         0.456     3.497 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          1.344     4.841    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
    SLICE_X30Y40         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.569    10.748    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X30Y40         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[9]/C
                         clock pessimism              0.266    11.014    
                         clock uncertainty           -0.125    10.889    
    SLICE_X30Y40         FDCE (Recov_fdce_C_CLR)     -0.319    10.570    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[9]
  -------------------------------------------------------------------
                         required time                         10.570    
                         arrival time                          -4.841    
  -------------------------------------------------------------------
                         slack                                  5.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.589%)  route 0.175ns (55.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.590     0.926    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y43         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDPE (Prop_fdpe_C_Q)         0.141     1.067 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          0.175     1.242    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y42         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.857     1.223    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y42         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[9]/C
                         clock pessimism             -0.282     0.941    
    SLICE_X29Y42         FDCE (Remov_fdce_C_CLR)     -0.092     0.849    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.589%)  route 0.175ns (55.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.590     0.926    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y43         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDPE (Prop_fdpe_C_Q)         0.141     1.067 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          0.175     1.242    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y42         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.857     1.223    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y42         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[11]/C
                         clock pessimism             -0.282     0.941    
    SLICE_X29Y42         FDCE (Remov_fdce_C_CLR)     -0.092     0.849    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.589%)  route 0.175ns (55.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.590     0.926    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y43         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDPE (Prop_fdpe_C_Q)         0.141     1.067 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          0.175     1.242    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y42         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.857     1.223    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y42         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[8]/C
                         clock pessimism             -0.282     0.941    
    SLICE_X29Y42         FDCE (Remov_fdce_C_CLR)     -0.092     0.849    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.589%)  route 0.175ns (55.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.590     0.926    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y43         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDPE (Prop_fdpe_C_Q)         0.141     1.067 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          0.175     1.242    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y42         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.857     1.223    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y42         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]/C
                         clock pessimism             -0.282     0.941    
    SLICE_X29Y42         FDCE (Remov_fdce_C_CLR)     -0.092     0.849    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.443%)  route 0.236ns (62.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.590     0.926    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y43         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDPE (Prop_fdpe_C_Q)         0.141     1.067 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          0.236     1.302    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y42         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.858     1.224    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X27Y42         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]/C
                         clock pessimism             -0.263     0.961    
    SLICE_X27Y42         FDCE (Remov_fdce_C_CLR)     -0.092     0.868    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.800%)  route 0.186ns (59.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.590     0.926    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y44         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDPE (Prop_fdpe_C_Q)         0.128     1.054 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.186     1.239    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y43         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.858     1.224    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y43         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.282     0.942    
    SLICE_X29Y43         FDCE (Remov_fdce_C_CLR)     -0.146     0.796    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.800%)  route 0.186ns (59.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.590     0.926    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y44         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDPE (Prop_fdpe_C_Q)         0.128     1.054 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.186     1.239    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y43         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.858     1.224    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y43         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.282     0.942    
    SLICE_X29Y43         FDCE (Remov_fdce_C_CLR)     -0.146     0.796    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.800%)  route 0.186ns (59.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.590     0.926    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y44         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDPE (Prop_fdpe_C_Q)         0.128     1.054 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.186     1.239    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y43         FDPE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.858     1.224    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y43         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.282     0.942    
    SLICE_X29Y43         FDPE (Remov_fdpe_C_PRE)     -0.149     0.793    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.800%)  route 0.186ns (59.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.590     0.926    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y44         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDPE (Prop_fdpe_C_Q)         0.128     1.054 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.186     1.239    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y43         FDPE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.858     1.224    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y43         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.282     0.942    
    SLICE_X29Y43         FDPE (Remov_fdpe_C_PRE)     -0.149     0.793    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.800%)  route 0.186ns (59.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.590     0.926    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y44         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDPE (Prop_fdpe_C_Q)         0.128     1.054 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.186     1.239    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y43         FDPE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.858     1.224    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y43         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.282     0.942    
    SLICE_X29Y43         FDPE (Remov_fdpe_C_PRE)     -0.149     0.793    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.447    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_ip_design_clk_wiz_0_0
  To Clock:  clk_out1_ip_design_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.883ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.518ns (13.618%)  route 3.286ns (86.382%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 10.837 - 9.259 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.746     1.749    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y45         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDPE (Prop_fdpe_C_Q)         0.518     2.267 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          3.286     5.553    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X21Y40         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.574    10.837    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X21Y40         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[8]/C
                         clock pessimism              0.115    10.951    
                         clock uncertainty           -0.110    10.841    
    SLICE_X21Y40         FDCE (Recov_fdce_C_CLR)     -0.405    10.436    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         10.436    
                         arrival time                          -5.553    
  -------------------------------------------------------------------
                         slack                                  4.883    

Slack (MET) :             4.883ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.518ns (13.618%)  route 3.286ns (86.382%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 10.837 - 9.259 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.746     1.749    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y45         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDPE (Prop_fdpe_C_Q)         0.518     2.267 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          3.286     5.553    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X21Y40         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.574    10.837    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X21Y40         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[8]/C
                         clock pessimism              0.115    10.951    
                         clock uncertainty           -0.110    10.841    
    SLICE_X21Y40         FDCE (Recov_fdce_C_CLR)     -0.405    10.436    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[8]
  -------------------------------------------------------------------
                         required time                         10.436    
                         arrival time                          -5.553    
  -------------------------------------------------------------------
                         slack                                  4.883    

Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.518ns (14.766%)  route 2.990ns (85.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 10.836 - 9.259 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.746     1.749    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y45         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDPE (Prop_fdpe_C_Q)         0.518     2.267 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          2.990     5.257    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X23Y39         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.573    10.836    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X23Y39         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[6]/C
                         clock pessimism              0.115    10.950    
                         clock uncertainty           -0.110    10.840    
    SLICE_X23Y39         FDCE (Recov_fdce_C_CLR)     -0.405    10.435    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         10.435    
                         arrival time                          -5.257    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.518ns (14.766%)  route 2.990ns (85.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 10.836 - 9.259 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.746     1.749    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y45         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDPE (Prop_fdpe_C_Q)         0.518     2.267 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          2.990     5.257    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X23Y39         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.573    10.836    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X23Y39         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]/C
                         clock pessimism              0.115    10.950    
                         clock uncertainty           -0.110    10.840    
    SLICE_X23Y39         FDCE (Recov_fdce_C_CLR)     -0.405    10.435    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         10.435    
                         arrival time                          -5.257    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.518ns (14.766%)  route 2.990ns (85.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 10.836 - 9.259 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.746     1.749    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y45         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDPE (Prop_fdpe_C_Q)         0.518     2.267 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          2.990     5.257    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X23Y39         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.573    10.836    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X23Y39         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[4]/C
                         clock pessimism              0.115    10.950    
                         clock uncertainty           -0.110    10.840    
    SLICE_X23Y39         FDCE (Recov_fdce_C_CLR)     -0.405    10.435    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         10.435    
                         arrival time                          -5.257    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.518ns (14.766%)  route 2.990ns (85.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 10.836 - 9.259 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.746     1.749    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y45         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDPE (Prop_fdpe_C_Q)         0.518     2.267 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          2.990     5.257    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X23Y39         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.573    10.836    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X23Y39         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[6]/C
                         clock pessimism              0.115    10.950    
                         clock uncertainty           -0.110    10.840    
    SLICE_X23Y39         FDCE (Recov_fdce_C_CLR)     -0.405    10.435    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         10.435    
                         arrival time                          -5.257    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.518ns (14.766%)  route 2.990ns (85.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 10.836 - 9.259 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.746     1.749    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y45         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDPE (Prop_fdpe_C_Q)         0.518     2.267 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          2.990     5.257    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X23Y39         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.573    10.836    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X23Y39         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[4]/C
                         clock pessimism              0.115    10.950    
                         clock uncertainty           -0.110    10.840    
    SLICE_X23Y39         FDCE (Recov_fdce_C_CLR)     -0.405    10.435    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.435    
                         arrival time                          -5.257    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.518ns (14.766%)  route 2.990ns (85.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 10.836 - 9.259 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.746     1.749    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y45         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDPE (Prop_fdpe_C_Q)         0.518     2.267 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          2.990     5.257    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X23Y39         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.573    10.836    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X23Y39         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[5]/C
                         clock pessimism              0.115    10.950    
                         clock uncertainty           -0.110    10.840    
    SLICE_X23Y39         FDCE (Recov_fdce_C_CLR)     -0.405    10.435    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[5]
  -------------------------------------------------------------------
                         required time                         10.435    
                         arrival time                          -5.257    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.518ns (14.766%)  route 2.990ns (85.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 10.836 - 9.259 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.746     1.749    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y45         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDPE (Prop_fdpe_C_Q)         0.518     2.267 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          2.990     5.257    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X23Y39         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.573    10.836    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X23Y39         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[6]/C
                         clock pessimism              0.115    10.950    
                         clock uncertainty           -0.110    10.840    
    SLICE_X23Y39         FDCE (Recov_fdce_C_CLR)     -0.405    10.435    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[6]
  -------------------------------------------------------------------
                         required time                         10.435    
                         arrival time                          -5.257    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.518ns (14.766%)  route 2.990ns (85.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 10.836 - 9.259 ) 
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.746     1.749    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y45         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDPE (Prop_fdpe_C_Q)         0.518     2.267 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          2.990     5.257    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X23Y39         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.573    10.836    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X23Y39         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[7]/C
                         clock pessimism              0.115    10.950    
                         clock uncertainty           -0.110    10.840    
    SLICE_X23Y39         FDCE (Recov_fdce_C_CLR)     -0.405    10.435    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[7]
  -------------------------------------------------------------------
                         required time                         10.435    
                         arrival time                          -5.257    
  -------------------------------------------------------------------
                         slack                                  5.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.589     0.591    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X27Y46         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDPE (Prop_fdpe_C_Q)         0.128     0.719 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.178     0.897    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X26Y45         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.857     0.859    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y45         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.252     0.607    
    SLICE_X26Y45         FDCE (Remov_fdce_C_CLR)     -0.121     0.486    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.486    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.589     0.591    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X27Y46         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDPE (Prop_fdpe_C_Q)         0.128     0.719 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.178     0.897    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X26Y45         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.857     0.859    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y45         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.252     0.607    
    SLICE_X26Y45         FDCE (Remov_fdce_C_CLR)     -0.121     0.486    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.486    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.589     0.591    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X27Y46         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         FDPE (Prop_fdpe_C_Q)         0.128     0.719 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.178     0.897    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X26Y45         FDPE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.857     0.859    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y45         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.252     0.607    
    SLICE_X26Y45         FDPE (Remov_fdpe_C_PRE)     -0.125     0.482    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.482    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.164ns (26.807%)  route 0.448ns (73.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.589     0.591    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y45         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDPE (Prop_fdpe_C_Q)         0.164     0.755 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.448     1.202    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X25Y44         FDPE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.857     0.859    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X25Y44         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.252     0.607    
    SLICE_X25Y44         FDPE (Remov_fdpe_C_PRE)     -0.095     0.512    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.164ns (26.807%)  route 0.448ns (73.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.589     0.591    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y45         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDPE (Prop_fdpe_C_Q)         0.164     0.755 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.448     1.202    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X25Y44         FDPE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.857     0.859    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X25Y44         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.252     0.607    
    SLICE_X25Y44         FDPE (Remov_fdpe_C_PRE)     -0.095     0.512    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.164ns (26.807%)  route 0.448ns (73.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.589     0.591    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y45         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDPE (Prop_fdpe_C_Q)         0.164     0.755 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.448     1.202    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X25Y44         FDPE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.857     0.859    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X25Y44         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.252     0.607    
    SLICE_X25Y44         FDPE (Remov_fdpe_C_PRE)     -0.095     0.512    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.164ns (20.820%)  route 0.624ns (79.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.589     0.591    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y45         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDPE (Prop_fdpe_C_Q)         0.164     0.755 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.624     1.378    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X25Y42         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.856     0.858    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X25Y42         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.252     0.606    
    SLICE_X25Y42         FDCE (Remov_fdce_C_CLR)     -0.092     0.514    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.514    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.164ns (20.820%)  route 0.624ns (79.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.589     0.591    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y45         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDPE (Prop_fdpe_C_Q)         0.164     0.755 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.624     1.378    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X25Y42         FDPE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.856     0.858    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X25Y42         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.252     0.606    
    SLICE_X25Y42         FDPE (Remov_fdpe_C_PRE)     -0.095     0.511    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.164ns (20.820%)  route 0.624ns (79.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.589     0.591    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y45         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDPE (Prop_fdpe_C_Q)         0.164     0.755 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.624     1.378    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X25Y42         FDPE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.856     0.858    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X25Y42         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.252     0.606    
    SLICE_X25Y42         FDPE (Remov_fdpe_C_PRE)     -0.095     0.511    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.164ns (20.820%)  route 0.624ns (79.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.589     0.591    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y45         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDPE (Prop_fdpe_C_Q)         0.164     0.755 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.624     1.378    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X25Y42         FDPE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.856     0.858    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X25Y42         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.252     0.606    
    SLICE_X25Y42         FDPE (Remov_fdpe_C_PRE)     -0.095     0.511    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.868    





