$date
	Fri Jun 14 13:37:01 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module rom_tb $end
$var wire 8 ! data [7:0] $end
$var reg 5 " addr [4:0] $end
$var integer 32 # test_idx [31:0] $end
$scope module UUT $end
$var wire 5 $ addr_i [4:0] $end
$var reg 8 % data_o [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000000 %
b0 $
b0 #
b0 "
b1000000 !
$end
#10
b1 !
b1 %
b1 #
b1 "
b1 $
#20
b1100010 !
b1100010 %
b10 #
b10 "
b10 $
#30
b10000011 !
b10000011 %
b11 #
b11 "
b11 $
#40
b0 !
b0 %
b100 #
b100 "
b100 $
