Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Apr 25 13:57:21 2023
| Host         : DESKTOP-COSH0DL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file breath_led_control_sets_placed.rpt
| Design       : breath_led
| Device       : xc7z010
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     2 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|     15 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              17 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              15 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-----------------------+------------------------+------------------+----------------+
|    Clock Signal    |     Enable Signal     |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+--------------------+-----------------------+------------------------+------------------+----------------+
|  sys_clk_IBUF_BUFG | duty_cycle[1]_i_1_n_0 | period_cnt[15]_i_2_n_0 |                4 |             15 |
|  sys_clk_IBUF_BUFG |                       | period_cnt[15]_i_2_n_0 |                4 |             17 |
+--------------------+-----------------------+------------------------+------------------+----------------+


