// (C) 2001-2024 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions and other 
// software and tools, and its AMPP partner logic functions, and any output 
// files from any of the foregoing (including device programming or simulation 
// files), and any associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License Subscription 
// Agreement, Intel FPGA IP License Agreement, or other applicable 
// license agreement, including, without limitation, that your use is for the 
// sole purpose of programming logic devices manufactured by Intel and sold by 
// Intel or its authorized distributors.  Please refer to the applicable 
// agreement for further details.


`timescale 1ps/1ps

// DESCRIPTION
// 19 bit val == const(4e1fb) equality comparator.  Latency 2.
// Generated by one of Gregg's toys.   Share And Enjoy.

module eth_f_eqc19h4e1fbt2 #(
    parameter SIM_EMULATE = 1'b0
) (
    input clk,
    input [18:0] din,
    output dout
);

wire [3:0] leaf;

eth_f_eqc5h1bt1 cmp0 (
    .clk(clk),
    .din(din[4:0]),
    .dout(leaf[0])
);
defparam cmp0 .SIM_EMULATE = SIM_EMULATE;

eth_f_eqc5h0ft1 cmp1 (
    .clk(clk),
    .din(din[9:5]),
    .dout(leaf[1])
);
defparam cmp1 .SIM_EMULATE = SIM_EMULATE;

eth_f_eqc5h18t1 cmp2 (
    .clk(clk),
    .din(din[14:10]),
    .dout(leaf[2])
);
defparam cmp2 .SIM_EMULATE = SIM_EMULATE;

eth_f_eqc4h9t1 cmp3 (
    .clk(clk),
    .din(din[18:15]),
    .dout(leaf[3])
);
defparam cmp3 .SIM_EMULATE = SIM_EMULATE;

eth_f_and4t1 c4 (
    .clk(clk),
    .din(leaf),
    .dout(dout)
);
defparam c4 .SIM_EMULATE = SIM_EMULATE;

endmodule

`ifdef QUESTA_INTEL_OEM
`pragma questa_oem_00 "HEQcwkIk4AJUnyybgwol/5f4LNrpC62dnM4HE75Mb8kxROzHwkOVqUjjNakwyQUVn3rWDca7QqKGruQoj2QI6diWrHBuVPm2ePzJYe0opoRKRsrSLsozd6ihfZo7Y4AobDGlA0sx1RWdC2xxmhs6EhsIEYbW0OeABq8z3YlmhZOCNJP7S54htV6uHLAYjjaGmL7pkx5+dyKYUHnNRVlphInbKBlJ9OHWSVdDlWH+1XbTM/pjsJsfhxy92fkhK0ET/0Zf6a7k2LkIEbRF+ni54oFkjdZaba4qZMIkkqtrO0BM2BtOKmBYmviBKw79nXnbEdHxXcKYADGvkHUcWHjDb7FD4ixP7bi9O9Z3Ncvx1qkyhW/bSthVMHv3cI4wf8MPG4UAuoUS+74tNkCzhjdUl8MB3hNxHE4SY2jw9wLbLiCXib/7GkmgUOIarqOOOXzKU6mYIia0moE633bUhUejjD/FKcJjqp7bI0E7R79Y1SexOsCTHaMsaqZcFBGE2wRrp8YEH5yQB/88offdMy9M8+Q/1t0ikV1jLkouvEDgKsaLjouGswqmK+lfFKVOYMV7yaNoynqbj8qO/VtAy78354YHnr1qix6Pp2FXobNS/7LYEosUWckESYweCYr4s5GdMWYW/Mx/N8hjcaokqSKzNH4UEuqg4rYmXOy9Z/fvyroYVH4rrWyGwccstATtpTsZ8W4A6Je4rFTBL17co62WYG0NRmcSZmWWBC3dFcKXU18IZSyB0xGZcFkt1wLEWbk9Xz8IwyNTNucohMm+oaju+RYp7euFmaBWQ3SVRJOkhz6kNXWHxuIWwHq4EGBVH7bs732sVx8vmCk9Q+uXyAu6Z9rbSw/0a7Cc07TT26W0N/O1mFtePXKkx3JCNENTuDbhRNfA4oVN+UCmudUwB77p2+0VzkGGokOhp2T+9w7bLLmfwofQ4hQaz3DIq/17wNPNwR+vhIdEQoHUEGOqTC7CEAFmCkA7r98Q0TgCP9fkLwTMcK9r+TX7u1DiqPucfHga"
`endif