|ChipInterface
CLOCK_50 => count[0].CLK
CLOCK_50 => count[1].CLK
CLOCK_50 => count[2].CLK
CLOCK_50 => count[3].CLK
CLOCK_50 => count[4].CLK
CLOCK_50 => count[5].CLK
CLOCK_50 => count[6].CLK
CLOCK_50 => count[7].CLK
CLOCK_50 => count[8].CLK
CLOCK_50 => count[9].CLK
CLOCK_50 => count[10].CLK
CLOCK_50 => count[11].CLK
CLOCK_50 => count[12].CLK
SW[0] => ~NO_FANOUT~
SW[1] => Zymason_Tiny1:dut.reset
SW[1] => count.OUTPUTSELECT
SW[1] => count.OUTPUTSELECT
SW[1] => count.OUTPUTSELECT
SW[1] => count.OUTPUTSELECT
SW[1] => count.OUTPUTSELECT
SW[1] => count.OUTPUTSELECT
SW[1] => count.OUTPUTSELECT
SW[1] => count.OUTPUTSELECT
SW[1] => count.OUTPUTSELECT
SW[1] => count.OUTPUTSELECT
SW[1] => count.OUTPUTSELECT
SW[1] => count.OUTPUTSELECT
SW[1] => count.OUTPUTSELECT
SW[2] => Zymason_Tiny1:dut.RW
SW[3] => Zymason_Tiny1:dut.sel
SW[4] => Zymason_Tiny1:dut.pin_in[0]
SW[5] => Zymason_Tiny1:dut.pin_in[1]
SW[6] => Zymason_Tiny1:dut.pin_in[2]
SW[7] => Zymason_Tiny1:dut.pin_in[3]
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => ~NO_FANOUT~
HEX0[0] <= Zymason_Tiny1:dut.io_out[0]
HEX0[1] <= Zymason_Tiny1:dut.io_out[1]
HEX0[2] <= Zymason_Tiny1:dut.io_out[2]
HEX0[3] <= Zymason_Tiny1:dut.io_out[3]
HEX0[4] <= Zymason_Tiny1:dut.io_out[4]
HEX0[5] <= Zymason_Tiny1:dut.io_out[5]
HEX0[6] <= Zymason_Tiny1:dut.io_out[6]
HEX2[0] <= Zymason_Tiny1:dut.D0[0]
HEX2[1] <= Zymason_Tiny1:dut.D0[1]
HEX2[2] <= Zymason_Tiny1:dut.D0[2]
HEX2[3] <= Zymason_Tiny1:dut.D0[3]
HEX2[4] <= Zymason_Tiny1:dut.D0[4]
HEX2[5] <= Zymason_Tiny1:dut.D0[5]
HEX2[6] <= Zymason_Tiny1:dut.D0[6]
HEX3[0] <= Zymason_Tiny1:dut.D1[0]
HEX3[1] <= Zymason_Tiny1:dut.D1[1]
HEX3[2] <= Zymason_Tiny1:dut.D1[2]
HEX3[3] <= Zymason_Tiny1:dut.D1[3]
HEX3[4] <= Zymason_Tiny1:dut.D1[4]
HEX3[5] <= Zymason_Tiny1:dut.D1[5]
HEX3[6] <= Zymason_Tiny1:dut.D1[6]
LEDR[0] <= Zymason_Tiny1:dut.io_out[7]
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
LEDR[10] <= <GND>
LEDR[11] <= <GND>
LEDR[12] <= <GND>
LEDR[13] <= <GND>
LEDR[14] <= Zymason_Tiny1:dut.en0
LEDR[15] <= Zymason_Tiny1:dut.en1
LEDR[16] <= Zymason_Tiny1:dut.pulse
LEDR[17] <= Zymason_Tiny1:dut.pos_en
LEDG[0] <= Zymason_Tiny1:dut.st_out[0]
LEDG[1] <= Zymason_Tiny1:dut.st_out[1]
LEDG[2] <= <GND>
LEDG[3] <= <GND>
LEDG[4] <= <GND>
LEDG[5] <= <GND>
LEDG[6] <= <GND>
LEDG[7] <= <GND>


|ChipInterface|Zymason_Tiny1:dut
clock => Zymason_ShiftReg:s0.clock
clock => Zymason_FSM:f0.clock
clock => Zymason_PulseGen:p0.clock
clock => Zymason_DigStore:STR[0].ds.clock
clock => Zymason_DigStore:STR[1].ds.clock
reset => Zymason_ShiftReg:s0.reset
reset => Zymason_FSM:f0.reset
reset => Zymason_PulseGen:p0.reset
reset => Zymason_DigStore:STR[0].ds.reset
reset => Zymason_DigStore:STR[1].ds.reset
RW => Zymason_FSM:f0.RW
RW => Zymason_DigStore:STR[0].ds.RW
RW => Zymason_DigStore:STR[1].ds.RW
RW => io_out[7].DATAIN
sel => Zymason_FSM:f0.sel
sel => Zymason_PulseGen:p0.spd[0]
sel => Zymason_DigStore:STR[0].ds.sel
sel => Zymason_DigStore:STR[1].ds.sel
pin_in[0] => Zymason_PulseGen:p0.spd[1]
pin_in[0] => Zymason_DigStore:STR[0].ds.pin_in[0]
pin_in[0] => Zymason_DigStore:STR[1].ds.pin_in[0]
pin_in[1] => Zymason_PulseGen:p0.spd[2]
pin_in[1] => Zymason_DigStore:STR[0].ds.pin_in[1]
pin_in[1] => Zymason_DigStore:STR[1].ds.pin_in[1]
pin_in[2] => Zymason_PulseGen:p0.spd[3]
pin_in[2] => Zymason_DigStore:STR[0].ds.pin_in[2]
pin_in[2] => Zymason_DigStore:STR[1].ds.pin_in[2]
pin_in[3] => Zymason_PulseGen:p0.spd[4]
pin_in[3] => Zymason_DigStore:STR[0].ds.pin_in[3]
pin_in[3] => Zymason_DigStore:STR[1].ds.pin_in[3]
io_out[0] <= io_out[0].DB_MAX_OUTPUT_PORT_TYPE
io_out[1] <= io_out[1].DB_MAX_OUTPUT_PORT_TYPE
io_out[2] <= io_out[2].DB_MAX_OUTPUT_PORT_TYPE
io_out[3] <= io_out[3].DB_MAX_OUTPUT_PORT_TYPE
io_out[4] <= io_out[4].DB_MAX_OUTPUT_PORT_TYPE
io_out[5] <= io_out[5].DB_MAX_OUTPUT_PORT_TYPE
io_out[6] <= io_out[6].DB_MAX_OUTPUT_PORT_TYPE
io_out[7] <= RW.DB_MAX_OUTPUT_PORT_TYPE
D0[0] <= dig_out[0][0].DB_MAX_OUTPUT_PORT_TYPE
D0[1] <= dig_out[0][1].DB_MAX_OUTPUT_PORT_TYPE
D0[2] <= dig_out[0][2].DB_MAX_OUTPUT_PORT_TYPE
D0[3] <= dig_out[0][3].DB_MAX_OUTPUT_PORT_TYPE
D0[4] <= dig_out[0][4].DB_MAX_OUTPUT_PORT_TYPE
D0[5] <= dig_out[0][5].DB_MAX_OUTPUT_PORT_TYPE
D0[6] <= dig_out[0][6].DB_MAX_OUTPUT_PORT_TYPE
D1[0] <= dig_out[1][0].DB_MAX_OUTPUT_PORT_TYPE
D1[1] <= dig_out[1][1].DB_MAX_OUTPUT_PORT_TYPE
D1[2] <= dig_out[1][2].DB_MAX_OUTPUT_PORT_TYPE
D1[3] <= dig_out[1][3].DB_MAX_OUTPUT_PORT_TYPE
D1[4] <= dig_out[1][4].DB_MAX_OUTPUT_PORT_TYPE
D1[5] <= dig_out[1][5].DB_MAX_OUTPUT_PORT_TYPE
D1[6] <= dig_out[1][6].DB_MAX_OUTPUT_PORT_TYPE
pos_en <= Zymason_FSM:f0.pos_en
pulse <= Zymason_PulseGen:p0.pulse
en0 <= dig_en[0].DB_MAX_OUTPUT_PORT_TYPE
en1 <= dig_en[1].DB_MAX_OUTPUT_PORT_TYPE
st_out[0] <= Zymason_FSM:f0.st_out[0]
st_out[1] <= Zymason_FSM:f0.st_out[1]


|ChipInterface|Zymason_Tiny1:dut|Zymason_ShiftReg:s0
clock => long_out[0].CLK
clock => long_out[1].CLK
reset => long_out[0].PRESET
reset => long_out[1].ACLR
en => long_out[0].ENA
en => long_out[1].ENA
out[0] <= long_out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= long_out[1].DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|Zymason_Tiny1:dut|Zymason_FSM:f0
clock => state~1.DATAIN
reset => state~3.DATAIN
RW => nextState.OUTPUTSELECT
RW => nextState.OUTPUTSELECT
RW => pos_en.IN0
RW => Selector1.IN2
RW => Selector1.IN3
RW => pos_en.IN0
RW => Selector0.IN1
sel => Selector2.IN3
sel => nextState.DATAB
sel => pos_en.IN1
sel => Selector1.IN1
sel => nextState.DATAB
pulse => pos_en.IN1
pos_en <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
st_out[0] <= pos_en.DB_MAX_OUTPUT_PORT_TYPE
st_out[1] <= st_out.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|Zymason_Tiny1:dut|Zymason_PulseGen:p0
clock => lowCount[0].CLK
clock => lowCount[1].CLK
clock => lowCount[2].CLK
clock => lowCount[3].CLK
clock => lowCount[4].CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => always1.IN1
spd[0] => always1.IN1
spd[0] => pulse.IN1
spd[1] => Equal0.IN3
spd[2] => Equal0.IN2
spd[3] => Equal0.IN1
spd[4] => Equal0.IN0
pulse <= pulse.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|Zymason_Tiny1:dut|Zymason_DigStore:STR[0].ds
clock => dig_out[0]~reg0.CLK
clock => dig_out[1]~reg0.CLK
clock => dig_out[2]~reg0.CLK
clock => dig_out[3]~reg0.CLK
clock => dig_out[4]~reg0.CLK
clock => dig_out[5]~reg0.CLK
clock => dig_out[6]~reg0.CLK
reset => dig_out[0]~reg0.ACLR
reset => dig_out[1]~reg0.ACLR
reset => dig_out[2]~reg0.ACLR
reset => dig_out[3]~reg0.ACLR
reset => dig_out[4]~reg0.ACLR
reset => dig_out[5]~reg0.ACLR
reset => dig_out[6]~reg0.ACLR
en => always0.IN0
en => always0.IN0
sel => always0.IN1
sel => always0.IN1
RW => always0.IN1
RW => always0.IN1
pin_in[0] => dig_out.DATAB
pin_in[0] => dig_out[0]~reg0.DATAIN
pin_in[1] => dig_out.DATAB
pin_in[1] => dig_out[1]~reg0.DATAIN
pin_in[2] => dig_out.DATAB
pin_in[2] => dig_out[2]~reg0.DATAIN
pin_in[3] => dig_out[3]~reg0.DATAIN
dig_out[0] <= dig_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig_out[1] <= dig_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig_out[2] <= dig_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig_out[3] <= dig_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig_out[4] <= dig_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig_out[5] <= dig_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig_out[6] <= dig_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|Zymason_Tiny1:dut|Zymason_Drive:STR[0].dr
en => out[0].OE
en => out[1].OE
en => out[2].OE
en => out[3].OE
en => out[4].OE
en => out[5].OE
en => out[6].OE
val[0] => out[0].DATAIN
val[1] => out[1].DATAIN
val[2] => out[2].DATAIN
val[3] => out[3].DATAIN
val[4] => out[4].DATAIN
val[5] => out[5].DATAIN
val[6] => out[6].DATAIN
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|Zymason_Tiny1:dut|Zymason_DigStore:STR[1].ds
clock => dig_out[0]~reg0.CLK
clock => dig_out[1]~reg0.CLK
clock => dig_out[2]~reg0.CLK
clock => dig_out[3]~reg0.CLK
clock => dig_out[4]~reg0.CLK
clock => dig_out[5]~reg0.CLK
clock => dig_out[6]~reg0.CLK
reset => dig_out[0]~reg0.ACLR
reset => dig_out[1]~reg0.ACLR
reset => dig_out[2]~reg0.ACLR
reset => dig_out[3]~reg0.ACLR
reset => dig_out[4]~reg0.ACLR
reset => dig_out[5]~reg0.ACLR
reset => dig_out[6]~reg0.ACLR
en => always0.IN0
en => always0.IN0
sel => always0.IN1
sel => always0.IN1
RW => always0.IN1
RW => always0.IN1
pin_in[0] => dig_out.DATAB
pin_in[0] => dig_out[0]~reg0.DATAIN
pin_in[1] => dig_out.DATAB
pin_in[1] => dig_out[1]~reg0.DATAIN
pin_in[2] => dig_out.DATAB
pin_in[2] => dig_out[2]~reg0.DATAIN
pin_in[3] => dig_out[3]~reg0.DATAIN
dig_out[0] <= dig_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig_out[1] <= dig_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig_out[2] <= dig_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig_out[3] <= dig_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig_out[4] <= dig_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig_out[5] <= dig_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dig_out[6] <= dig_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|Zymason_Tiny1:dut|Zymason_Drive:STR[1].dr
en => out[0].OE
en => out[1].OE
en => out[2].OE
en => out[3].OE
en => out[4].OE
en => out[5].OE
en => out[6].OE
val[0] => out[0].DATAIN
val[1] => out[1].DATAIN
val[2] => out[2].DATAIN
val[3] => out[3].DATAIN
val[4] => out[4].DATAIN
val[5] => out[5].DATAIN
val[6] => out[6].DATAIN
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE


