<div id="pf49" class="pf w2 h2" data-page-no="49"><div class="pc pc49 w2 h2"><img class="bi x0 y0 w3 h3" alt="" src="bg49.png"/><div class="t m62b x4e h31 yb65 ff112 fs27 fc1 sc0 ls4b6 ws0">42 </div><div class="t m62c x63 h5b yb66 ff113 fs4a fc1 sc0 ls4b7 ws0">Signals </div><div class="t m62d x6e h5b yb66 ff113 fs4a fc1 sc0 ls4b7 ws0">and </div><div class="t m62e x6b h5b yb66 ff113 fs4a fc1 sc0 ls4b7 ws0">Systems </div><div class="t m0 x1d h3f yb67 ff113 fs33 fc1 sc0 lsc87 ws0">Input </div><div class="t m0 x19a h3f yb68 ff113 fs33 fc1 sc0 lsc88 ws0">System <span class="_ _4"></span><span class="ls0">1 <span class="_ _121"> </span><span class="lsc89">System <span class="_ _9"></span></span>2 <span class="_ _122"> </span><span class="lsc8a">Output </span></span></div><div class="t m14b x1b3 h6d yb69 ff113 fs58 fc1 sc0 ls589 ws0">(a) </div><div class="t m0 x13b h3f yb6a ff113 fs33 fc1 sc0 lsc8a ws0">Output </div><div class="t m372 x1b3 h6d yb6b ff113 fs58 fc1 sc0 ls589 ws0">(b) </div><div class="t m0 x1b h3f yb6c ff113 fs33 fc1 sc0 lsc88 ws0">System <span class="_ _4"></span><span class="ls0">1 </span></div><div class="t m62f xc h157 yb6d ff114 fscb fc1 sc0 ls0 ws0">Input~ </div><div class="t m0 x148 h3f yb6d ff113 fs33 fc1 sc0 lsc89 ws0">System <span class="_ _9"></span><span class="ls0">4 </span></div><div class="t m0 x15f h3f yb6e ff113 fs33 fc1 sc0 lsc89 ws0">System <span class="_ _9"></span><span class="ls0">3 </span></div><div class="t m373 x93 h6d yb6f ff113 fs58 fc1 sc0 ls589 ws0">(c) </div><div class="t m0 xb5 h31 yb70 ff112 fs27 fc1 sc0 ls4a7 ws0">Figure </div><div class="t m630 x5e h31 yb70 ff112 fs27 fc1 sc0 ls4b6 ws0">1.42 </div><div class="t m631 x2 h5b yb70 ff113 fs4a fc1 sc0 ls4b7 ws0">Interconnection </div><div class="t m632 x3d h5b yb70 ff113 fs4a fc1 sc0 ls4b7 ws0">of </div><div class="t m633 x1dd h5b yb70 ff113 fs4a fc1 sc0 ls4b7 ws0">two </div><div class="t m634 x14d h5b yb70 ff113 fs4a fc1 sc0 ls4b7 ws0">systems: </div><div class="t m635 x11b h5b yb70 ff113 fs4a fc1 sc0 ls4b7 ws0">(a) </div><div class="t m636 x173 h5b yb70 ff113 fs4a fc1 sc0 ls4b7 ws0">series </div><div class="t m637 x118 h5b yb70 ff113 fs4a fc1 sc0 ls4b7 ws0">(cascade) </div><div class="t m638 x6b h5b yb70 ff113 fs4a fc1 sc0 ls4b7 ws0">intercon-</div><div class="t m639 xb5 h5b yb71 ff113 fs4a fc1 sc0 ls4b7 ws0">nection; </div><div class="t m63a x5e h5b yb71 ff113 fs4a fc1 sc0 ls4b7 ws0">(b) </div><div class="t m63b x140 h5b yb71 ff113 fs4a fc1 sc0 ls4b7 ws0">parallel </div><div class="t m63c x19f h5b yb71 ff113 fs4a fc1 sc0 ls4b7 ws0">interconnection; </div><div class="t m63d xa4 h5b yb71 ff113 fs4a fc1 sc0 ls4b7 ws0">(c) </div><div class="t m63e x192 h5b yb71 ff113 fs4a fc1 sc0 ls4b7 ws0">series-parallel </div><div class="t m63f x197 h5b yb71 ff113 fs4a fc1 sc0 ls4b7 ws0">interconnection. </div><div class="t m640 x1cb h5b yb66 ff113 fs4a fc1 sc0 ls4b7 ws0">Chap. </div><div class="t m0 x17d h5b yb66 ff113 fs4a fc1 sc0 ls0 ws0">1 </div><div class="t m0 xea h3f yb72 ff113 fs33 fc1 sc0 lsc8b ws0">Output </div><div class="t m0 x4e h1d yb73 ff115 fs2c fc1 sc0 ls3a5 ws0">systems <span class="ls3a0">and </span></div><div class="t m67 x8c h1d yb73 ff115 fs2c fc1 sc0 ls3b3 ws0">of </div><div class="t m0 xba h1d yb73 ff115 fs2c fc1 sc0 ls3ed ws0">how <span class="ls39e">they <span class="_ _9"></span><span class="ls3c5">are <span class="_ _9"></span><span class="ls306">interconnected <span class="_ _5"></span><span class="ls3a6">in <span class="_ _9"></span><span class="ls3bb">order </span></span></span></span></span></div><div class="t m68 x9d h1d yb73 ff115 fs2c fc1 sc0 ls3bf ws0">to </div><div class="t m0 x9e h1d yb73 ff115 fs2c fc1 sc0 ls39f ws0">analyze <span class="ls3f6">the <span class="lsa9d">operation <span class="ls3a0">and <span class="_ _6d"></span><span class="ls3fb">behavior </span></span></span></span></div><div class="t m69 x4e h1d yb74 ff115 fs2c fc1 sc0 ls3b3 ws0">of </div><div class="t m0 x1f h1d yb74 ff115 fs2c fc1 sc0 ls3f6 ws0">the <span class="ls3e9">overall <span class="ls592">system. <span class="_ _9"></span><span class="ls3a3">In <span class="ls3f2">addition, <span class="ls5db">by <span class="_ _6d"></span><span class="ls3aa">describing <span class="ls0">a <span class="_ _9"></span><span class="ls405">system <span class="_ _5"></span><span class="ls3a6">in <span class="_ _9"></span><span class="ls59a">terms </span></span></span></span></span></span></span></span></span></span></div><div class="t m67 x144 h1d yb74 ff115 fs2c fc1 sc0 ls3b3 ws0">of </div><div class="t m0 xce h1d yb74 ff115 fs2c fc1 sc0 ls3fc ws0">an <span class="ls5d3">interconnection </span></div><div class="t m67 xc1 h1d yb74 ff115 fs2c fc1 sc0 ls3b3 ws0">of </div><div class="t m0 x4e h1d yb75 ff115 fs2c fc1 sc0 ls3c0 ws0">simpler <span class="ls39a">subsystems, <span class="_ _4"></span><span class="ls39e">we <span class="_ _4"></span><span class="ls3e9">may <span class="_ _4"></span><span class="ls398">in <span class="ls3a5">fact <span class="_ _4"></span></span></span><span class="ls5e9">be <span class="ls39d">able </span></span></span></span></span></div><div class="t m68 x9f h1d yb75 ff115 fs2c fc1 sc0 ls3bf ws0">to </div><div class="t m0 x10b h1d yb75 ff115 fs2c fc1 sc0 ls3f4 ws0">define <span class="_ _9"></span><span class="ls411">useful <span class="_ _4"></span><span class="ls5e2">ways <span class="_ _1"></span><span class="ls3a6">in <span class="_ _1"></span><span class="ls3c1">which </span></span></span></span></div><div class="t m68 xf3 h1d yb75 ff115 fs2c fc1 sc0 ls3bf ws0">to </div><div class="t m0 x1b9 h1d yb75 ff115 fs2c fc1 sc0 ls408 ws0">synthesize </div><div class="t m0 x4e h1d yb76 ff115 fs2c fc1 sc0 ls3e7 ws0">complex <span class="_ _9"></span><span class="ls397">systems <span class="lsc8c">out </span></span></div><div class="t m67 x136 h1d yb76 ff115 fs2c fc1 sc0 ls3b3 ws0">of </div><div class="t m0 x40 h1d yb76 ff115 fs2c fc1 sc0 ls5d7 ws0">simpler, <span class="_ _4"></span><span class="ls3df">basic <span class="ls94b">building <span class="lsc8d">blocks. </span></span></span></div><div class="t m0 x23 h1d yb77 ff115 fs2c fc1 sc0 lsc8e ws0">While <span class="_ _5"></span><span class="ls415">one <span class="ls4af">can <span class="_ _8"></span><span class="ls3cd">construct <span class="ls0">a <span class="ls3fb">variety </span></span></span></span></span></div><div class="t m67 x15a h1d yb77 ff115 fs2c fc1 sc0 ls3b3 ws0">of </div><div class="t m0 xa4 h1d yb77 ff115 fs2c fc1 sc0 ls405 ws0">system <span class="_ _5"></span><span class="ls3c9">interconnections, <span class="ls3ba">there <span class="_ _5"></span><span class="ls3c5">are <span class="ls3ec">several <span class="ls5b5">basic </span></span></span></span></span></div><div class="t m0 x4e h1d yb78 ff115 fs2c fc1 sc0 lsc8d ws0">ones <span class="_ _9"></span><span class="ls3bb">that <span class="ls3c5">are <span class="_ _9"></span><span class="ls3e5">frequently <span class="_ _9"></span><span class="ls1a9">encountered. <span class="_ _4"></span><span class="ls0">A <span class="_ _9"></span><span class="ff116 ls3f7">series </span><span class="ls39b">or <span class="ff116 ls3c0">cascade <span class="ls3d7">interconnection </span></span></span></span></span></span></span></span></div><div class="t m67 xb3 h1d yb78 ff115 fs2c fc1 sc0 ls3b3 ws0">of </div><div class="t m0 xab h1d yb78 ff115 fs2c fc1 sc0 ls84a ws0">two <span class="_ _2"></span><span class="ls3f2">systems </span></div><div class="t m0 x4e h1d yb79 ff115 fs2c fc1 sc0 ls3e6 ws0">is <span class="_ _2"></span><span class="ls3dd">illustrated <span class="_ _4"></span><span class="ls398">in <span class="_ _4"></span><span class="ls5cc">Figure <span class="_ _1"></span><span class="ls3ac">1.42(a). <span class="_ _2"></span><span class="ls410">Diagrams <span class="_ _4"></span><span class="ls3b7">such <span class="_ _4"></span><span class="ls5d1">as <span class="_"> </span></span></span></span>this <span class="_ _1"></span><span class="ls3c5">are <span class="_ _1"></span><span class="ls39a">referred </span></span></span></span></span></span></div><div class="t m68 x6e h1d yb79 ff115 fs2c fc1 sc0 ls3bf ws0">to </div><div class="t m0 x1a9 h1d yb79 ff115 fs2c fc1 sc0 ls3f0 ws0">as <span class="_ _2"></span><span class="ff116 lsc8f">block <span class="lsc90">diagrams. </span></span></div><div class="t m0 x4e h1d yb7a ff115 fs2c fc1 sc0 ls3a4 ws0">Here, <span class="_ _4"></span><span class="ls3b0">the <span class="_ _4"></span><span class="ls3d6">output </span></span></div><div class="t m67 x1d h1d yb7a ff115 fs2c fc1 sc0 ls3b3 ws0">of </div><div class="t m0 x1e h1d yb7a ff115 fs2c fc1 sc0 ls395 ws0">System <span class="_ _4"></span><span class="ls0">1 <span class="ls3e6">is <span class="_ _2"></span><span class="ls3b0">the <span class="_ _4"></span><span class="ls5f0">input </span></span></span></span></div><div class="t m68 xa4 h1d yb7a ff115 fs2c fc1 sc0 ls3bf ws0">to </div><div class="t m0 xa5 h1d yb7a ff115 fs2c fc1 sc0 lsc91 ws0">System <span class="lsa90">2, <span class="_ _0"> </span><span class="ls3a0">and <span class="_ _9"></span><span class="ls3b0">the <span class="_ _4"></span>overall <span class="_ _4"></span><span class="ls405">system <span class="ls39e">transforms </span></span></span></span></span></div><div class="t m0 x4e h1d yb7b ff115 fs2c fc1 sc0 ls3fc ws0">an <span class="_ _9"></span><span class="ls5f0">input <span class="_ _5"></span><span class="ls5db">by <span class="ls3dd">processing <span class="ls5e8">it <span class="_ _5"></span><span class="lsc92">first <span class="_ _4"></span><span class="ls3e5">by <span class="_ _4"></span><span class="ls395">System <span class="_ _9"></span><span class="ls0">1 <span class="ls3a0">and <span class="ls39b">then <span class="_ _9"></span><span class="ls937">by <span class="_ _1"></span><span class="lsc91">System </span></span></span></span></span></span></span></span></span></span></span></span></div><div class="t m4fa x12b h1d yb7b ff115 fs2c fc1 sc0 ls3bf ws0">2. </div><div class="t m0 x148 h1d yb7b ff115 fs2c fc1 sc0 lsa8d ws0">An <span class="_ _9"></span><span class="ls5ad">example </span></div><div class="t m67 x138 h1d yb7b ff115 fs2c fc1 sc0 ls3b3 ws0">of </div><div class="t m0 xea h1d yb7b ff115 fs2c fc1 sc0 ls0 ws0">a <span class="_ _9"></span><span class="ls3e3">series </span></div><div class="t m0 x4e h1d yb7c ff115 fs2c fc1 sc0 ls5a6 ws0">interconnection <span class="_ _4"></span><span class="ls3ae">is <span class="_ _2"></span><span class="ls0">a <span class="_ _1"></span><span class="ls417">radio <span class="_ _2"></span><span class="lsc93">receiver </span></span><span class="ls400">followed <span class="_ _2"></span><span class="ls3e5">by <span class="_ _2"></span><span class="lsc94">an <span class="_ _0"></span><span class="ls403">amplifier. <span class="_ _0"></span><span class="ls599">Similarly, <span class="_ _1"></span><span class="ls40f">one <span class="_ _2"></span><span class="ls39a">can <span class="_ _4"></span><span class="ls3bc">define <span class="_ _2"></span></span></span></span></span></span></span></span><span class="ls0">a </span></span></span></span></div><div class="t m0 x4e h1d yb7d ff115 fs2c fc1 sc0 ls474 ws0">series <span class="_ _9"></span><span class="ls3e8">interconnection </span></div><div class="t m67 x72 h1d yb7d ff115 fs2c fc1 sc0 ls3b3 ws0">of </div><div class="t m0 xe1 h1d yb7d ff115 fs2c fc1 sc0 ls3ba ws0">three <span class="ls39b">or <span class="ls599">more <span class="_ _4"></span><span class="ls3b0">systems. </span></span></span></div><div class="t m0 xad h1d yb7e ff115 fs2c fc1 sc0 ls0 ws0">A <span class="ff116 lsc95">parallel <span class="_ _5"></span><span class="ls3ce">interconnection </span></span></div><div class="t m67 x1ba h1d yb7e ff115 fs2c fc1 sc0 ls3b3 ws0">of </div><div class="t m0 x86 h1d yb7e ff115 fs2c fc1 sc0 lsc4e ws0">two <span class="_ _2"></span><span class="ls3a5">systems <span class="ls3ae">is <span class="_ _4"></span><span class="ls3dd">illustrated <span class="ls3a6">in <span class="_ _4"></span><span class="ls7fe">Figure <span class="_ _4"></span><span class="ls5b8">1.42(b </span></span></span></span></span></span></div><div class="t m641 x12f h1d yb7e ff115 fs2c fc1 sc0 ls3bf ws0">). </div><div class="t m0 x10e h1d yb7e ff115 fs2c fc1 sc0 ls3a4 ws0">Here, <span class="_ _9"></span><span class="ls3f6">the </span></div><div class="t m0 x4e h1d yaea ff115 fs2c fc1 sc0 ls7ea ws0">same <span class="_ _4"></span><span class="ls5f0">input <span class="_ _4"></span><span class="ls3d5">signal <span class="_ _1"></span><span class="ls3ae">is <span class="_ _2"></span><span class="ls94b">applied </span></span></span></span></div><div class="t m68 x15f h1d yaea ff115 fs2c fc1 sc0 ls3bf ws0">to </div><div class="t m0 xc0 h1d yaea ff115 fs2c fc1 sc0 ls7fc ws0">Systems <span class="_ _0"></span><span class="ls0">1 <span class="ls3a0">and </span></span></div><div class="t m4fa x113 h1d yaea ff115 fs2c fc1 sc0 ls3bf ws0">2. </div><div class="t m0 x164 h1d yaea ff115 fs2c fc1 sc0 ls3a9 ws0">The <span class="_ _4"></span><span class="ls3a2">symbol </span></div><div class="t m642 xe6 h1d yaea ff115 fs2c fc1 sc0 ls3bf ws0">&quot;EB&quot; </div><div class="t m0 xce h1d yaea ff115 fs2c fc1 sc0 ls3a6 ws0">in <span class="_ _2"></span><span class="ls3b0">the <span class="_ _1"></span><span class="lsc96">figure <span class="_ _0"></span><span class="ls3ac">denotes </span></span></span></div><div class="t m0 x4e h1d yb7f ff115 fs2c fc1 sc0 ls3f2 ws0">addition, </div><div class="t m3c2 x14a h1d yb7f ff115 fs2c fc1 sc0 ls3bf ws0">so </div><div class="t m0 x8c h1d yb7f ff115 fs2c fc1 sc0 ls402 ws0">that <span class="_ _1"></span><span class="ls3b0">the <span class="_ _2"></span><span class="ls3d6">output </span></span></div><div class="t m67 x2a h1d yb7f ff115 fs2c fc1 sc0 ls3b3 ws0">of </div><div class="t m0 x198 h1d yb7f ff115 fs2c fc1 sc0 ls3b0 ws0">the <span class="_ _2"></span><span class="lsc4f">parallel <span class="_ _1"></span><span class="ls3e8">interconnection <span class="_ _2"></span><span class="ls3e6">is <span class="_"> </span></span></span></span>the <span class="_ _2"></span><span class="lsa8e">sum </span></div><div class="t m69 x120 h1d yb7f ff115 fs2c fc1 sc0 ls3b3 ws0">of </div><div class="t m0 x5a h1d yb7f ff115 fs2c fc1 sc0 ls3b0 ws0">the <span class="_ _2"></span><span class="ls5d7">outputs </span></div><div class="t m67 xc1 h1d yb7f ff115 fs2c fc1 sc0 ls3b3 ws0">of </div><div class="t m0 x4e h1d yb80 ff115 fs2c fc1 sc0 ls39c ws0">Systems <span class="_ _1"></span><span class="ls0">1 <span class="ls3a4">and </span></span></div><div class="t m4fa xba h1d yb80 ff115 fs2c fc1 sc0 ls3bf ws0">2. </div><div class="t m0 x43 h1d yb80 ff115 fs2c fc1 sc0 ls422 ws0">An <span class="_ _5"></span><span class="ls740">example </span></div><div class="t m69 x35 h1d yb80 ff115 fs2c fc1 sc0 ls3b3 ws0">of </div><div class="t m0 x2b h1d yb80 ff115 fs2c fc1 sc0 ls0 ws0">a <span class="ls3aa">parallel <span class="_ _9"></span><span class="ls3d6">interconnection <span class="ls3e6">is <span class="_ _2"></span></span></span></span>a <span class="_ _9"></span><span class="ls41e">simple <span class="ls5e5">audio <span class="_ _2"></span><span class="ls3d6">system <span class="ls5b9">with </span></span></span></span></div><div class="t m0 x4e h1d yb81 ff115 fs2c fc1 sc0 ls3df ws0">several <span class="ls3e9">microphones <span class="ls3cd">feeding <span class="ls5ea">into <span class="_ _4"></span><span class="ls0">a <span class="ls418">single <span class="ls5a6">amplifier <span class="_ _5"></span><span class="ls3a0">and <span class="ls5bc">speaker <span class="_ _5"></span><span class="ls592">system. <span class="_ _9"></span><span class="ls5b3">In <span class="ls3b0">addition </span></span></span></span></span></span></span></span></span></span></span></div><div class="t m6a x5d h1d yb81 ff115 fs2c fc1 sc0 ls3bf ws0">to </div><div class="t m0 x110 h1d yb81 ff115 fs2c fc1 sc0 ls3b0 ws0">the </div><div class="t m0 x4e h1d yb82 ff115 fs2c fc1 sc0 ls41e ws0">simple <span class="ls3aa">parallel <span class="ls3e8">interconnection <span class="ls398">in <span class="ls442">Figure <span class="_ _9"></span><span class="ls5b8">1.42(b <span class="_ _f2"></span><span class="lsc97">), <span class="_ _2"></span><span class="ls5a9">we <span class="ls39a">can <span class="ls416">define <span class="_ _9"></span><span class="ls407">parallel <span class="_ _9"></span><span class="ls5ef">interconnections </span></span></span></span></span></span></span></span></span></span></span></div><div class="t m69 x4e h1d yb83 ff115 fs2c fc1 sc0 ls3b3 ws0">of </div><div class="t m0 x1f h1d yb83 ff115 fs2c fc1 sc0 ls599 ws0">more <span class="ls39b">than <span class="lsc4e">two <span class="_ _9"></span><span class="ls59a">systems, <span class="ls3a0">and <span class="_ _5"></span><span class="ls5a9">we <span class="_ _5"></span><span class="ls4af">can <span class="_ _5"></span><span class="lsb77">combine <span class="_ _6d"></span><span class="ls3f2">both <span class="ls8f0">cascade <span class="_ _5"></span><span class="ls3a4">and <span class="ls407">parallel <span class="ls5ef">interconnections </span></span></span></span></span></span></span></span></span></span></span></span></div></div><div class="pi" data-data='{"ctm":[1.600000,0.000000,0.000000,1.600000,0.000000,0.000000]}'></div></div>
