;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	CMP 20, @12
	DAT #310, <21
	SPL 20, <12
	SPL 20, <12
	CMP -207, <-120
	DAT #310, <21
	SUB 300, 90
	DAT #16, <-21
	SUB 20, @12
	CMP #270, <1
	CMP #270, <1
	ADD 70, 2
	SLT 20, @12
	SPL 20, <12
	SUB -0, 800
	SUB -0, 800
	SUB -7, <-120
	SUB <-0, -123
	ADD #270, <0
	SUB -0, 800
	JMN -1, @-20
	JMN -1, @-20
	SPL 300, 90
	SUB -7, <-120
	SUB -7, <-120
	SPL 0, <-2
	SUB @121, 106
	SPL -100, -300
	SLT 20, @12
	ADD 1, <-1
	SUB <0, @2
	SLT 20, @12
	SUB @126, @106
	SUB @126, @106
	MOV -16, <-20
	SLT 20, @12
	ADD #270, <1
	ADD 130, 9
	ADD 210, 30
	ADD 130, 9
	SUB 210, 30
	SUB @-127, 100
	SUB -0, 900
	DJN -1, @-20
	ADD 210, 30
	ADD 210, 30
	SPL 300, 90
