# ECSE425 -- Group 7 Deliverable 1
Castellano, Julien			260482003

Delage, Anthony				260476213

Fortin Simard, Philippe		260465963

Simpson, Ashley				260415297

====================================================================================

HOW TO:

1. Assemble code using Python Code/assembler.py (see README inside Python Code/)

2. Move output file from Python Code/ to VHDL/ and name it program.dat

3. Compile the VHDL files.

4. Run processor (from file main.vhd)

5. See output file (memory dump): VHDL/MemCon.dat