// Seed: 3520690017
program module_0;
  wire id_1, id_2;
  wire id_3;
  assign id_1 = id_3;
  assign module_1.id_4 = 0;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wand  id_6;
  uwire id_7;
  module_0 modCall_1 ();
  wire id_8;
  assign id_4 = id_6;
  assign id_7 = -1;
  assign id_4 = id_2;
  assign id_7 = id_3;
  tri0 id_9;
  wire id_10;
  specify
    $width(id_11, id_2);
  endspecify
  always id_1 <= 1;
  wire id_12;
  supply0 id_13 = id_9 & 1;
endmodule
