INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "D:/Vivado/2019.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling cordic_top.cpp_pre.cpp.tb.cpp
   Compiling cordic.cpp_pre.cpp.tb.cpp
   Compiling apatb_cordic.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
Total_Error_Sin=157.947048, Total_error_Cos=91.995215, 

C:\Users\user-pc\Desktop\msoc\self_paced\cordic_pp4fpga\cordic_hls\Improved\sim\verilog>set PATH= 

C:\Users\user-pc\Desktop\msoc\self_paced\cordic_pp4fpga\cordic_hls\Improved\sim\verilog>call D:/Vivado/2019.2/bin/xelab xil_defaultlib.apatb_cordic_top glbl -prj cordic.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "D:/Vivado/2019.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s cordic -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_cordic_top glbl -prj cordic.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile D:/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s cordic -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user-pc/Desktop/msoc/self_paced/cordic_pp4fpga/cordic_hls/Improved/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user-pc/Desktop/msoc/self_paced/cordic_pp4fpga/cordic_hls/Improved/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user-pc/Desktop/msoc/self_paced/cordic_pp4fpga/cordic_hls/Improved/sim/verilog/cordic.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_cordic_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user-pc/Desktop/msoc/self_paced/cordic_pp4fpga/cordic_hls/Improved/sim/verilog/cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user-pc/Desktop/msoc/self_paced/cordic_pp4fpga/cordic_hls/Improved/sim/verilog/cordic_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_AXILiteS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user-pc/Desktop/msoc/self_paced/cordic_pp4fpga/cordic_hls/Improved/sim/verilog/cordic_cordic_phabkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_cordic_phabkb_rom
INFO: [VRFC 10-311] analyzing module cordic_cordic_phabkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/user-pc/Desktop/msoc/self_paced/cordic_pp4fpga/cordic_hls/Improved/sim/verilog/cordic_mul_mul_12cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_mul_mul_12cud_DSP48_0
INFO: [VRFC 10-311] analyzing module cordic_mul_mul_12cud
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_cordic_phabkb_rom
Compiling module xil_defaultlib.cordic_cordic_phabkb(DataWidth=1...
Compiling module xil_defaultlib.cordic_AXILiteS_s_axi
Compiling module xil_defaultlib.cordic_mul_mul_12cud_DSP48_0
Compiling module xil_defaultlib.cordic_mul_mul_12cud(ID=1,NUM_ST...
Compiling module xil_defaultlib.cordic
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_cordic_top
Compiling module work.glbl
Built simulation snapshot cordic

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/user-pc/Desktop/msoc/self_paced/cordic_pp4fpga/cordic_hls/Improved/sim/verilog/xsim.dir/cordic/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 109.910 ; gain = 23.426
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 20 21:56:55 2020...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/cordic/xsim_script.tcl
# xsim {cordic} -autoloadwcfg -tclbatch {cordic.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source cordic.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set theta__s__c__return_group [add_wave_group theta__s__c__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_cordic_top/AESL_inst_cordic/interrupt -into $theta__s__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_cordic_top/AESL_inst_cordic/s_axi_AXILiteS_BRESP -into $theta__s__c__return_group -radix hex
## add_wave /apatb_cordic_top/AESL_inst_cordic/s_axi_AXILiteS_BREADY -into $theta__s__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_cordic_top/AESL_inst_cordic/s_axi_AXILiteS_BVALID -into $theta__s__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_cordic_top/AESL_inst_cordic/s_axi_AXILiteS_RRESP -into $theta__s__c__return_group -radix hex
## add_wave /apatb_cordic_top/AESL_inst_cordic/s_axi_AXILiteS_RDATA -into $theta__s__c__return_group -radix hex
## add_wave /apatb_cordic_top/AESL_inst_cordic/s_axi_AXILiteS_RREADY -into $theta__s__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_cordic_top/AESL_inst_cordic/s_axi_AXILiteS_RVALID -into $theta__s__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_cordic_top/AESL_inst_cordic/s_axi_AXILiteS_ARREADY -into $theta__s__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_cordic_top/AESL_inst_cordic/s_axi_AXILiteS_ARVALID -into $theta__s__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_cordic_top/AESL_inst_cordic/s_axi_AXILiteS_ARADDR -into $theta__s__c__return_group -radix hex
## add_wave /apatb_cordic_top/AESL_inst_cordic/s_axi_AXILiteS_WSTRB -into $theta__s__c__return_group -radix hex
## add_wave /apatb_cordic_top/AESL_inst_cordic/s_axi_AXILiteS_WDATA -into $theta__s__c__return_group -radix hex
## add_wave /apatb_cordic_top/AESL_inst_cordic/s_axi_AXILiteS_WREADY -into $theta__s__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_cordic_top/AESL_inst_cordic/s_axi_AXILiteS_WVALID -into $theta__s__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_cordic_top/AESL_inst_cordic/s_axi_AXILiteS_AWREADY -into $theta__s__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_cordic_top/AESL_inst_cordic/s_axi_AXILiteS_AWVALID -into $theta__s__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_cordic_top/AESL_inst_cordic/s_axi_AXILiteS_AWADDR -into $theta__s__c__return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_cordic_top/AESL_inst_cordic/ap_done -into $blocksiggroup
## add_wave /apatb_cordic_top/AESL_inst_cordic/ap_idle -into $blocksiggroup
## add_wave /apatb_cordic_top/AESL_inst_cordic/ap_ready -into $blocksiggroup
## add_wave /apatb_cordic_top/AESL_inst_cordic/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_cordic_top/AESL_inst_cordic/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_cordic_top/AESL_inst_cordic/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_cordic_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_cordic_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_cordic_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_cordic_top/LENGTH_theta_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_cordic_top/LENGTH_s_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_cordic_top/LENGTH_c_V -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_theta__s__c__return_group [add_wave_group theta__s__c__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_cordic_top/AXILiteS_INTERRUPT -into $tb_theta__s__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_cordic_top/AXILiteS_BRESP -into $tb_theta__s__c__return_group -radix hex
## add_wave /apatb_cordic_top/AXILiteS_BREADY -into $tb_theta__s__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_cordic_top/AXILiteS_BVALID -into $tb_theta__s__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_cordic_top/AXILiteS_RRESP -into $tb_theta__s__c__return_group -radix hex
## add_wave /apatb_cordic_top/AXILiteS_RDATA -into $tb_theta__s__c__return_group -radix hex
## add_wave /apatb_cordic_top/AXILiteS_RREADY -into $tb_theta__s__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_cordic_top/AXILiteS_RVALID -into $tb_theta__s__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_cordic_top/AXILiteS_ARREADY -into $tb_theta__s__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_cordic_top/AXILiteS_ARVALID -into $tb_theta__s__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_cordic_top/AXILiteS_ARADDR -into $tb_theta__s__c__return_group -radix hex
## add_wave /apatb_cordic_top/AXILiteS_WSTRB -into $tb_theta__s__c__return_group -radix hex
## add_wave /apatb_cordic_top/AXILiteS_WDATA -into $tb_theta__s__c__return_group -radix hex
## add_wave /apatb_cordic_top/AXILiteS_WREADY -into $tb_theta__s__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_cordic_top/AXILiteS_WVALID -into $tb_theta__s__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_cordic_top/AXILiteS_AWREADY -into $tb_theta__s__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_cordic_top/AXILiteS_AWVALID -into $tb_theta__s__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_cordic_top/AXILiteS_AWADDR -into $tb_theta__s__c__return_group -radix hex
## save_wave_config cordic.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 89 [0.00%] @ "125000"
// RTL Simulation : 1 / 89 [0.00%] @ "995000"
// RTL Simulation : 2 / 89 [0.00%] @ "1885000"
// RTL Simulation : 3 / 89 [0.00%] @ "2775000"
// RTL Simulation : 4 / 89 [0.00%] @ "3665000"
// RTL Simulation : 5 / 89 [0.00%] @ "4555000"
// RTL Simulation : 6 / 89 [0.00%] @ "5445000"
// RTL Simulation : 7 / 89 [0.00%] @ "6335000"
// RTL Simulation : 8 / 89 [0.00%] @ "7225000"
// RTL Simulation : 9 / 89 [0.00%] @ "8115000"
// RTL Simulation : 10 / 89 [0.00%] @ "9005000"
// RTL Simulation : 11 / 89 [0.00%] @ "9895000"
// RTL Simulation : 12 / 89 [0.00%] @ "10785000"
// RTL Simulation : 13 / 89 [0.00%] @ "11675000"
// RTL Simulation : 14 / 89 [0.00%] @ "12565000"
// RTL Simulation : 15 / 89 [0.00%] @ "13455000"
// RTL Simulation : 16 / 89 [0.00%] @ "14345000"
// RTL Simulation : 17 / 89 [0.00%] @ "15235000"
// RTL Simulation : 18 / 89 [0.00%] @ "16125000"
// RTL Simulation : 19 / 89 [0.00%] @ "17015000"
// RTL Simulation : 20 / 89 [0.00%] @ "17905000"
// RTL Simulation : 21 / 89 [0.00%] @ "18795000"
// RTL Simulation : 22 / 89 [0.00%] @ "19685000"
// RTL Simulation : 23 / 89 [0.00%] @ "20575000"
// RTL Simulation : 24 / 89 [0.00%] @ "21465000"
// RTL Simulation : 25 / 89 [0.00%] @ "22355000"
// RTL Simulation : 26 / 89 [0.00%] @ "23245000"
// RTL Simulation : 27 / 89 [0.00%] @ "24135000"
// RTL Simulation : 28 / 89 [0.00%] @ "25025000"
// RTL Simulation : 29 / 89 [0.00%] @ "25915000"
// RTL Simulation : 30 / 89 [0.00%] @ "26805000"
// RTL Simulation : 31 / 89 [0.00%] @ "27695000"
// RTL Simulation : 32 / 89 [0.00%] @ "28585000"
// RTL Simulation : 33 / 89 [0.00%] @ "29475000"
// RTL Simulation : 34 / 89 [0.00%] @ "30365000"
// RTL Simulation : 35 / 89 [0.00%] @ "31255000"
// RTL Simulation : 36 / 89 [0.00%] @ "32145000"
// RTL Simulation : 37 / 89 [0.00%] @ "33035000"
// RTL Simulation : 38 / 89 [0.00%] @ "33925000"
// RTL Simulation : 39 / 89 [0.00%] @ "34815000"
// RTL Simulation : 40 / 89 [0.00%] @ "35705000"
// RTL Simulation : 41 / 89 [0.00%] @ "36595000"
// RTL Simulation : 42 / 89 [0.00%] @ "37485000"
// RTL Simulation : 43 / 89 [0.00%] @ "38375000"
// RTL Simulation : 44 / 89 [0.00%] @ "39265000"
// RTL Simulation : 45 / 89 [0.00%] @ "40155000"
// RTL Simulation : 46 / 89 [0.00%] @ "41045000"
// RTL Simulation : 47 / 89 [0.00%] @ "41935000"
// RTL Simulation : 48 / 89 [0.00%] @ "42825000"
// RTL Simulation : 49 / 89 [0.00%] @ "43715000"
// RTL Simulation : 50 / 89 [0.00%] @ "44605000"
// RTL Simulation : 51 / 89 [0.00%] @ "45495000"
// RTL Simulation : 52 / 89 [0.00%] @ "46385000"
// RTL Simulation : 53 / 89 [0.00%] @ "47275000"
// RTL Simulation : 54 / 89 [0.00%] @ "48165000"
// RTL Simulation : 55 / 89 [0.00%] @ "49055000"
// RTL Simulation : 56 / 89 [0.00%] @ "49945000"
// RTL Simulation : 57 / 89 [0.00%] @ "50835000"
// RTL Simulation : 58 / 89 [0.00%] @ "51725000"
// RTL Simulation : 59 / 89 [0.00%] @ "52615000"
// RTL Simulation : 60 / 89 [0.00%] @ "53505000"
// RTL Simulation : 61 / 89 [0.00%] @ "54395000"
// RTL Simulation : 62 / 89 [0.00%] @ "55285000"
// RTL Simulation : 63 / 89 [0.00%] @ "56175000"
// RTL Simulation : 64 / 89 [0.00%] @ "57065000"
// RTL Simulation : 65 / 89 [0.00%] @ "57955000"
// RTL Simulation : 66 / 89 [0.00%] @ "58845000"
// RTL Simulation : 67 / 89 [0.00%] @ "59735000"
// RTL Simulation : 68 / 89 [0.00%] @ "60625000"
// RTL Simulation : 69 / 89 [0.00%] @ "61515000"
// RTL Simulation : 70 / 89 [0.00%] @ "62405000"
// RTL Simulation : 71 / 89 [0.00%] @ "63295000"
// RTL Simulation : 72 / 89 [0.00%] @ "64185000"
// RTL Simulation : 73 / 89 [0.00%] @ "65075000"
// RTL Simulation : 74 / 89 [0.00%] @ "65965000"
// RTL Simulation : 75 / 89 [0.00%] @ "66855000"
// RTL Simulation : 76 / 89 [0.00%] @ "67745000"
// RTL Simulation : 77 / 89 [0.00%] @ "68635000"
// RTL Simulation : 78 / 89 [0.00%] @ "69525000"
// RTL Simulation : 79 / 89 [0.00%] @ "70415000"
// RTL Simulation : 80 / 89 [0.00%] @ "71305000"
// RTL Simulation : 81 / 89 [0.00%] @ "72195000"
// RTL Simulation : 82 / 89 [0.00%] @ "73085000"
// RTL Simulation : 83 / 89 [0.00%] @ "73975000"
// RTL Simulation : 84 / 89 [0.00%] @ "74865000"
// RTL Simulation : 85 / 89 [0.00%] @ "75755000"
// RTL Simulation : 86 / 89 [0.00%] @ "76645000"
// RTL Simulation : 87 / 89 [0.00%] @ "77535000"
// RTL Simulation : 88 / 89 [0.00%] @ "78425000"
// RTL Simulation : 89 / 89 [100.00%] @ "79315000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 79355 ns : File "C:/Users/user-pc/Desktop/msoc/self_paced/cordic_pp4fpga/cordic_hls/Improved/sim/verilog/cordic.autotb.v" Line 282
## quit
INFO: [Common 17-206] Exiting xsim at Sun Dec 20 21:57:33 2020...
Total_Error_Sin=157.947048, Total_error_Cos=91.995215, 
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
