
*** Running vivado
    with args -log testbench.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source testbench.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source testbench.tcl -notrace
Command: synth_design -top testbench -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4968 
WARNING: [Synth 8-2490] overwriting previous definition of module sinemodule [D:/Documents/Engineering/Year6/EEE4022F/Code/AssembledQuad/AssembledQuad.srcs/sources_1/imports/UnitTesting/sinemodule.v:2]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 713.797 ; gain = 239.996
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'testbench' [D:/Documents/Engineering/Year6/EEE4022F/Code/AssembledQuad/AssembledQuad.srcs/sources_1/imports/UnitTesting/testbench.v:24]
INFO: [Synth 8-251] time	 clk reset enable counter [D:/Documents/Engineering/Year6/EEE4022F/Code/AssembledQuad/AssembledQuad.srcs/sources_1/imports/UnitTesting/testbench.v:37]
WARNING: [Synth 8-85] always block has no event control specified [D:/Documents/Engineering/Year6/EEE4022F/Code/AssembledQuad/AssembledQuad.srcs/sources_1/imports/UnitTesting/testbench.v:49]
INFO: [Synth 8-6157] synthesizing module 'sinemodule' [D:/Documents/Engineering/Year6/EEE4022F/Code/AssembledQuad/AssembledQuad.srcs/sources_1/imports/UnitTesting/sinemodule.v:2]
INFO: [Synth 8-6155] done synthesizing module 'sinemodule' (1#1) [D:/Documents/Engineering/Year6/EEE4022F/Code/AssembledQuad/AssembledQuad.srcs/sources_1/imports/UnitTesting/sinemodule.v:2]
INFO: [Synth 8-6157] synthesizing module 'SignalGen' [D:/Documents/Engineering/Year6/EEE4022F/Code/AssembledQuad/AssembledQuad.srcs/sources_1/new/SignalGen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SignalGen' (2#1) [D:/Documents/Engineering/Year6/EEE4022F/Code/AssembledQuad/AssembledQuad.srcs/sources_1/new/SignalGen.v:23]
WARNING: [Synth 8-7023] instance 'sigSine' of module 'SignalGen' has 3 connections declared, but only 2 given [D:/Documents/Engineering/Year6/EEE4022F/Code/AssembledQuad/AssembledQuad.srcs/sources_1/imports/UnitTesting/testbench.v:62]
INFO: [Synth 8-6157] synthesizing module 'multiVer' [D:/Documents/Engineering/Year6/EEE4022F/Code/AssembledQuad/AssembledQuad.srcs/sources_1/imports/UnitTesting/multiVer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'multiVer' (3#1) [D:/Documents/Engineering/Year6/EEE4022F/Code/AssembledQuad/AssembledQuad.srcs/sources_1/imports/UnitTesting/multiVer.v:23]
WARNING: [Synth 8-689] width (130) of port connection 'outAB' does not match port width (131) of module 'multiVer' [D:/Documents/Engineering/Year6/EEE4022F/Code/AssembledQuad/AssembledQuad.srcs/sources_1/imports/UnitTesting/testbench.v:63]
INFO: [Synth 8-6155] done synthesizing module 'testbench' (4#1) [D:/Documents/Engineering/Year6/EEE4022F/Code/AssembledQuad/AssembledQuad.srcs/sources_1/imports/UnitTesting/testbench.v:24]
WARNING: [Synth 8-3331] design SignalGen has unconnected port q
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 759.941 ; gain = 286.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 759.941 ; gain = 286.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 759.941 ; gain = 286.141
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "sig" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 759.941 ; gain = 286.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
+---Registers : 
	              130 Bit    Registers := 1     
	               65 Bit    Registers := 3     
	               32 Bit    Registers := 2     
+---Multipliers : 
	                65x65  Multipliers := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
	  40 Input     65 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sinemodule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
+---Registers : 
	               65 Bit    Registers := 2     
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 10    
Module SignalGen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 1     
+---Muxes : 
	  40 Input     65 Bit        Muxes := 1     
Module multiVer 
Detailed RTL Component Info : 
+---Registers : 
	              130 Bit    Registers := 1     
+---Multipliers : 
	                65x65  Multipliers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 946.438 ; gain = 472.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|sinemodule  | p_0_out    | 64x8          | LUT            | 
|sinemodule  | p_0_out    | 64x8          | LUT            | 
|sinemodule  | p_0_out    | 64x8          | LUT            | 
|sinemodule  | p_0_out    | 64x8          | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 946.438 ; gain = 472.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 946.438 ; gain = 472.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 946.438 ; gain = 472.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 946.438 ; gain = 472.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 946.438 ; gain = 472.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 946.438 ; gain = 472.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 946.438 ; gain = 472.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 946.438 ; gain = 472.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 946.438 ; gain = 472.637
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 946.438 ; gain = 472.637
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 946.438 ; gain = 472.637
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 946.438 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1052.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1052.008 ; gain = 602.051
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1052.008 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Documents/Engineering/Year6/EEE4022F/Code/AssembledQuad/AssembledQuad.runs/synth_1/testbench.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file testbench_utilization_synth.rpt -pb testbench_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 23 05:08:05 2020...
