<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="A [`memory::Memory`] implementation can be read from and written to, but it can also be polled for interrupts. This is used for the PIA, VIA, and other chips that interface over memory but also trigger interrupts. The [`memory`] module provides implementations for various types of memory and other memory-mapped devices. Mappings are handled using [`memory::BranchMemory`]."><meta name="keywords" content="rust, rustlang, rust-lang, memory"><title>libnoentiendo::memory - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" href="../../normalize.css"><link rel="stylesheet" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" href="../../ayu.css" disabled><link rel="stylesheet" href="../../dark.css" disabled><link rel="stylesheet" href="../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../storage.js"></script><script defer src="../../main.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../favicon.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../libnoentiendo/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div></a><h2></h2></nav><nav class="sidebar"><a class="sidebar-logo" href="../../libnoentiendo/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div></a><h2 class="location"><a href="#">Module memory</a></h2><div class="sidebar-elems"><section><ul class="block"><li><a href="#reexports">Re-exports</a></li><li><a href="#modules">Modules</a></li><li><a href="#structs">Structs</a></li><li><a href="#enums">Enums</a></li><li><a href="#traits">Traits</a></li></ul></section></div></nav><main><div class="width-limiter"><nav class="sub"><form class="search-form"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><a href="../../help.html">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../wheel.svg"></a></div></form></nav><section id="main-content" class="content"><div class="main-heading"><h1 class="fqn">Module <a href="../index.html">libnoentiendo</a>::<wbr><a class="mod" href="#">memory</a><button id="copy-path" onclick="copy_path(this)" title="Copy item path to clipboard"><img src="../../clipboard.svg" width="19" height="18" alt="Copy item path"></button></h1><span class="out-of-band"><a class="srclink" href="../../src/libnoentiendo/memory/mod.rs.html#1-64">source</a> · <a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span></div><details class="rustdoc-toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>A <a href="trait.Memory.html" title="memory::Memory"><code>memory::Memory</code></a> implementation can be read from and written to, but it can also be polled for interrupts. This is used for the PIA, VIA, and other chips that interface over memory but also trigger interrupts. The <a href="index.html" title="memory"><code>memory</code></a> module provides implementations for various types of memory and other memory-mapped devices. Mappings are handled using <a href="struct.BranchMemory.html" title="memory::BranchMemory"><code>memory::BranchMemory</code></a>.</p>
<p>Off-cycle memory access schemes such as the one used in the VIC-20 are handled using the <a href="trait.DMA.html" title="memory::DMA"><code>memory::DMA</code></a> trait. Systems may have objects which implement this trait attached, and these objects will have a chance to access memory in between clock cycles.</p>
</div></details><h2 id="reexports" class="small-section-header"><a href="#reexports">Re-exports</a></h2><div class="item-table"><div class="item-row"><div class="item-left import-item" id="reexport.NullPort"><code>pub use ports::<a class="struct" href="ports/struct.NullPort.html" title="struct libnoentiendo::memory::ports::NullPort">NullPort</a>;</code></div></div><div class="item-row"><div class="item-left import-item" id="reexport.Port"><code>pub use ports::<a class="trait" href="ports/trait.Port.html" title="trait libnoentiendo::memory::ports::Port">Port</a>;</code></div></div></div><h2 id="modules" class="small-section-header"><a href="#modules">Modules</a></h2><div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="mod" href="mos652x/index.html" title="libnoentiendo::memory::mos652x mod">mos652x</a></div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="ports/index.html" title="libnoentiendo::memory::ports mod">ports</a></div></div></div><h2 id="structs" class="small-section-header"><a href="#structs">Structs</a></h2><div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.BankedMemory.html" title="libnoentiendo::memory::BankedMemory struct">BankedMemory</a></div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.BlockMemory.html" title="libnoentiendo::memory::BlockMemory struct">BlockMemory</a></div><div class="item-right docblock-short">Represents a simple block of contiguous memory, with no additional hardware.
This can be used to represent both RAM and ROM.
Reading from this memory is side-effect free.</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.BranchMemory.html" title="libnoentiendo::memory::BranchMemory struct">BranchMemory</a></div><div class="item-right docblock-short">Maps several Memory objects into a single contiguous address space.
Each mapped object is assigned a starting address, and reads and writes
will have the starting address subtracted from them before being passed
to the underlying Memory object.</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.Mos6510Port.html" title="libnoentiendo::memory::Mos6510Port struct">Mos6510Port</a></div><div class="item-right docblock-short">Represents the port built into a MOS 6510 processor, mapped to memory addresses 0x0000 (for the DDR) and 0x0001 (for the port itself).</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.NullMemory.html" title="libnoentiendo::memory::NullMemory struct">NullMemory</a></div><div class="item-right docblock-short">Memory that does nothing when read or written to.</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.SystemInfo.html" title="libnoentiendo::memory::SystemInfo struct">SystemInfo</a></div><div class="item-right docblock-short">Information about the system that Memory implementations can use to
determine if an interrupt should be triggered.</div></div></div><h2 id="enums" class="small-section-header"><a href="#enums">Enums</a></h2><div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.ActiveInterrupt.html" title="libnoentiendo::memory::ActiveInterrupt enum">ActiveInterrupt</a></div><div class="item-right docblock-short">Represents the state of the interrupts on the system.</div></div></div><h2 id="traits" class="small-section-header"><a href="#traits">Traits</a></h2><div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="trait" href="trait.DMA.html" title="libnoentiendo::memory::DMA trait">DMA</a></div><div class="item-right docblock-short">Represents a system component which may access the memory in between
cycles. This is used to implement the VIC chip’s alternate-clock memory
access.</div></div><div class="item-row"><div class="item-left module-item"><a class="trait" href="trait.Memory.html" title="libnoentiendo::memory::Memory trait">Memory</a></div><div class="item-right docblock-short">Represents a contiguous block of memory which can be read, written,
reset, and polled to see if an interrupt has been triggered.</div></div></div></section></div></main><div id="rustdoc-vars" data-root-path="../../" data-current-crate="libnoentiendo" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.66.0 (69f9c33d7 2022-12-12)" ></div></body></html>