{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1762582511042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1762582511044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 08 08:15:10 2025 " "Processing started: Sat Nov 08 08:15:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1762582511044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1762582511044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EP3C16F484C6N_Cyclone_3 -c EP3C16F484C6N_Cyclone_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off EP3C16F484C6N_Cyclone_3 -c EP3C16F484C6N_Cyclone_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1762582511045 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1762582511605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hardware_alter_board_basics/switches.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/hardware_alter_board_basics/switches.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hardware_alter_board_basics/seven_segment_4digit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hardware_alter_board_basics/seven_segment_4digit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_4digit-rtl " "Found design unit 1: seven_segment_4digit-rtl" {  } { { "src/Hardware_Alter_Board_Basics/seven_segment_4digit.vhd" "" { Text "C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Hardware_Alter_Board_Basics/seven_segment_4digit.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762582512515 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_4digit " "Found entity 1: seven_segment_4digit" {  } { { "src/Hardware_Alter_Board_Basics/seven_segment_4digit.vhd" "" { Text "C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Hardware_Alter_Board_Basics/seven_segment_4digit.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762582512515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hardware_alter_board_basics/push_button.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hardware_alter_board_basics/push_button.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 push_button-Behavioral " "Found design unit 1: push_button-Behavioral" {  } { { "src/Hardware_Alter_Board_Basics/push_button.vhd" "" { Text "C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Hardware_Alter_Board_Basics/push_button.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762582512524 ""} { "Info" "ISGN_ENTITY_NAME" "1 push_button " "Found entity 1: push_button" {  } { { "src/Hardware_Alter_Board_Basics/push_button.vhd" "" { Text "C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Hardware_Alter_Board_Basics/push_button.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762582512524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hardware_alter_board_basics/leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hardware_alter_board_basics/leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leds-behavioral " "Found design unit 1: leds-behavioral" {  } { { "src/Hardware_Alter_Board_Basics/leds.vhd" "" { Text "C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Hardware_Alter_Board_Basics/leds.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762582512530 ""} { "Info" "ISGN_ENTITY_NAME" "1 leds " "Found entity 1: leds" {  } { { "src/Hardware_Alter_Board_Basics/leds.vhd" "" { Text "C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Hardware_Alter_Board_Basics/leds.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762582512530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hardware_alter_board_basics/lcd_16x2.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/hardware_alter_board_basics/lcd_16x2.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_transmitter.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/uart/uart_transmitter.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_receiver.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/uart/uart_receiver.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/hd6402.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/uart/hd6402.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/typical combinational components/priority_encoder.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/typical combinational components/priority_encoder.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/typical combinational components/magnitude_comparator.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/typical combinational components/magnitude_comparator.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/typical combinational components/barrel_shifter.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/typical combinational components/barrel_shifter.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/tb_uart_tx_case3.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/testbenches/tb_uart_tx_case3.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/tb_uart_tx_case2.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/testbenches/tb_uart_tx_case2.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/tb_uart_tx_case1.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/testbenches/tb_uart_tx_case1.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/tb_uart_rx_case3.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/testbenches/tb_uart_rx_case3.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/tb_uart_rx_case2.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/testbenches/tb_uart_rx_case2.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/tb_uart_rx_case1.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/testbenches/tb_uart_rx_case1.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/tb_shift_register.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/testbenches/tb_shift_register.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/tb_serial_adder.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/testbenches/tb_serial_adder.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/tb_ram.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/testbenches/tb_ram.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/tb_pci_bridge.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/testbenches/tb_pci_bridge.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/tb_mux.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/testbenches/tb_mux.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/tb_microprocessor.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/testbenches/tb_microprocessor.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/tb_isa_controller.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/testbenches/tb_isa_controller.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/tb_hd6402.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/testbenches/tb_hd6402.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/tb_half_adder.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/testbenches/tb_half_adder.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/tb_gcd.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/testbenches/tb_gcd.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/tb_full_adder.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/testbenches/tb_full_adder.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/tb_fsm.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/testbenches/tb_fsm.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/tb_flipflop.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/testbenches/tb_flipflop.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/tb_fir_filter.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/testbenches/tb_fir_filter.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/tb_counter.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/testbenches/tb_counter.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/tb_comparator.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/testbenches/tb_comparator.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/testbenches/tb_basic_logic.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/testbenches/tb_basic_logic.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/signal_variable/variable_example.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/signal_variable/variable_example.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/signal_variable/signal_var_comparison.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/signal_variable/signal_var_comparison.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/signal_variable/signal_example.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/signal_variable/signal_example.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serial_adder/serial_adder_fsmd.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/serial_adder/serial_adder_fsmd.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serial_adder/serial_adder_fsm.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/serial_adder/serial_adder_fsm.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serial_adder/serial_adder_datapath.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/serial_adder/serial_adder_datapath.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sequential/up_down_counter.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/sequential/up_down_counter.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sequential/t_flipflop.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/sequential/t_flipflop.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sequential/shift_register.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/sequential/shift_register.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sequential/ring_counter.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/sequential/ring_counter.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sequential/register_nbit.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/sequential/register_nbit.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sequential/register_8bit.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/sequential/register_8bit.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sequential/jk_flipflop.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/sequential/jk_flipflop.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sequential/d_flipflop.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/sequential/d_flipflop.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sequential/counter_nbit.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/sequential/counter_nbit.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sequential/counter_4bit.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/sequential/counter_4bit.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pci_bridge/pci_bridge_fsmd.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/pci_bridge/pci_bridge_fsmd.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pci_bridge/pci_bridge_fsm.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/pci_bridge/pci_bridge_fsm.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pci_bridge/pci_bridge_datapath.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/pci_bridge/pci_bridge_datapath.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/microprocessor/smallmux.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/microprocessor/smallmux.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/microprocessor/reg_file.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/microprocessor/reg_file.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/microprocessor/pc.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/microprocessor/pc.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/microprocessor/obuf.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/microprocessor/obuf.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/microprocessor/microprocessor.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/microprocessor/microprocessor.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/microprocessor/memory.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/microprocessor/memory.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/microprocessor/ir.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/microprocessor/ir.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/microprocessor/datapath.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/microprocessor/datapath.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/microprocessor/ctrl_unit.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/microprocessor/ctrl_unit.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/microprocessor/controller.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/microprocessor/controller.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/microprocessor/bigmux.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/microprocessor/bigmux.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/microprocessor/alu.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/microprocessor/alu.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/memory/rom.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/memory/rom.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/memory/ram_single_port.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/memory/ram_single_port.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/memory/ram_dual_port.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/memory/ram_dual_port.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/memory/fifo.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/memory/fifo.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/isa_controller/isa_controller_fsmd.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/isa_controller/isa_controller_fsmd.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/isa_controller/isa_controller_fsm.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/isa_controller/isa_controller_fsm.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/isa_controller/isa_controller_datapath.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/isa_controller/isa_controller_datapath.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/gcd_calculator/gcd_rtl.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/gcd_calculator/gcd_rtl.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/gcd_calculator/gcd_fsm.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/gcd_calculator/gcd_fsm.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/gcd_calculator/gcd_datapath.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/gcd_calculator/gcd_datapath.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/gcd_calculator/gcd_behavior.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/gcd_calculator/gcd_behavior.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fsm/vending_machine.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/fsm/vending_machine.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fsm/traffic_light.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/fsm/traffic_light.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fsm/sequence_detector.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/fsm/sequence_detector.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fsm/fsm_moore.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/fsm/fsm_moore.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fsm/fsm_mealy.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/fsm/fsm_mealy.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fir_filter/fir_rtl.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/fir_filter/fir_rtl.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fir_filter/fir_filter.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/fir_filter/fir_filter.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fir_filter/fir_dataflow.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/fir_filter/fir_dataflow.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/combinational/subtractor.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/combinational/subtractor.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/combinational/priority_encoder.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/combinational/priority_encoder.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/combinational/comparator.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/combinational/comparator.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582512995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/combinational/barrel_shifter.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/combinational/barrel_shifter.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582513002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/combinational/alu.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/combinational/alu.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582513008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/combinational/adder_4bit.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/combinational/adder_4bit.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582513013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/basic_logic/xor_gate.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/basic_logic/xor_gate.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582513021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/basic_logic/xnor_gate.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/basic_logic/xnor_gate.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582513026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/basic_logic/or_gate.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/basic_logic/or_gate.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582513031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/basic_logic/not_gate.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/basic_logic/not_gate.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582513038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/basic_logic/nor_gate.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/basic_logic/nor_gate.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582513045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/basic_logic/nand_gate.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/basic_logic/nand_gate.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582513050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/basic_logic/mux_4to1.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/basic_logic/mux_4to1.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582513056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/basic_logic/mux_2to1.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/basic_logic/mux_2to1.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582513062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/basic_logic/inverter.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/basic_logic/inverter.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582513067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/basic_logic/half_adder.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/basic_logic/half_adder.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582513072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/basic_logic/full_adder.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/basic_logic/full_adder.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582513077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/basic_logic/driver.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/basic_logic/driver.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582513083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/basic_logic/decoder_2to4.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/basic_logic/decoder_2to4.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582513088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/basic_logic/basic_logic_top.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/basic_logic/basic_logic_top.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582513093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/basic_logic/and_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/basic_logic/and_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_gate-dataflow " "Found design unit 1: AND_gate-dataflow" {  } { { "src/Basic_Logic/AND_gate.vhd" "" { Text "C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/AND_gate.vhd" 164 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762582513099 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_gate " "Found entity 1: AND_gate" {  } { { "src/Basic_Logic/AND_gate.vhd" "" { Text "C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Basic_Logic/AND_gate.vhd" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762582513099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762582513099 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "seven_segment_4digit " "Elaborating entity \"seven_segment_4digit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1762582513193 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "value seven_segment_4digit.vhd(116) " "VHDL Variable Declaration warning at seven_segment_4digit.vhd(116): used initial value expression for variable \"value\" because variable was never assigned a value" {  } { { "src/Hardware_Alter_Board_Basics/seven_segment_4digit.vhd" "" { Text "C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Hardware_Alter_Board_Basics/seven_segment_4digit.vhd" 116 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1762582513224 "|seven_segment_4digit"}
{ "Warning" "WVRFX_TOO_FEW_OR_TOO_MANY_PIN_ASSIGNMENTS" "chip_pin digits 1 16 " "Ignored chip_pin synthesis attribute for port \"digits\" because the synthesis attribute's pin assignment list contains 1 assignment(s), which does not match port width of 16 bit(s)" {  } { { "src/Hardware_Alter_Board_Basics/seven_segment_4digit.vhd" "" { Text "C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Hardware_Alter_Board_Basics/seven_segment_4digit.vhd" 66 0 0 } }  } 0 10021 "Ignored %1!s! synthesis attribute for port \"%2!s!\" because the synthesis attribute's pin assignment list contains %3!d! assignment(s), which does not match port width of %4!d! bit(s)" 0 0 "Quartus II" 0 -1 1762582513237 ""}
{ "Warning" "WVRFX_TOO_FEW_OR_TOO_MANY_PIN_ASSIGNMENTS" "chip_pin dp_in 1 4 " "Ignored chip_pin synthesis attribute for port \"dp_in\" because the synthesis attribute's pin assignment list contains 1 assignment(s), which does not match port width of 4 bit(s)" {  } { { "src/Hardware_Alter_Board_Basics/seven_segment_4digit.vhd" "" { Text "C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Hardware_Alter_Board_Basics/seven_segment_4digit.vhd" 67 0 0 } }  } 0 10021 "Ignored %1!s! synthesis attribute for port \"%2!s!\" because the synthesis attribute's pin assignment list contains %3!d! assignment(s), which does not match port width of %4!d! bit(s)" 0 0 "Quartus II" 0 -1 1762582513237 ""}
{ "Warning" "WVRFX_TOO_FEW_OR_TOO_MANY_PIN_ASSIGNMENTS" "chip_pin seg 1 7 " "Ignored chip_pin synthesis attribute for port \"seg\" because the synthesis attribute's pin assignment list contains 1 assignment(s), which does not match port width of 7 bit(s)" {  } { { "src/Hardware_Alter_Board_Basics/seven_segment_4digit.vhd" "" { Text "C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Hardware_Alter_Board_Basics/seven_segment_4digit.vhd" 68 0 0 } }  } 0 10021 "Ignored %1!s! synthesis attribute for port \"%2!s!\" because the synthesis attribute's pin assignment list contains %3!d! assignment(s), which does not match port width of %4!d! bit(s)" 0 0 "Quartus II" 0 -1 1762582513237 ""}
{ "Warning" "WVRFX_TOO_FEW_OR_TOO_MANY_PIN_ASSIGNMENTS" "chip_pin dig_en 1 4 " "Ignored chip_pin synthesis attribute for port \"dig_en\" because the synthesis attribute's pin assignment list contains 1 assignment(s), which does not match port width of 4 bit(s)" {  } { { "src/Hardware_Alter_Board_Basics/seven_segment_4digit.vhd" "" { Text "C:/Users/nhlan/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/src/Hardware_Alter_Board_Basics/seven_segment_4digit.vhd" 70 0 0 } }  } 0 10021 "Ignored %1!s! synthesis attribute for port \"%2!s!\" because the synthesis attribute's pin assignment list contains %3!d! assignment(s), which does not match port width of %4!d! bit(s)" 0 0 "Quartus II" 0 -1 1762582513237 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1762582514313 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1762582514884 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1762582514884 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1762582515127 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1762582515127 ""} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Implemented 43 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1762582515127 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1762582515127 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1762582515148 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 08 08:15:15 2025 " "Processing ended: Sat Nov 08 08:15:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1762582515148 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1762582515148 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1762582515148 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1762582515148 ""}
