vhdl-packages-regexp is a variable defined in `vhdl-mode.el'.<br/>Its value is<br/>"\\<\\(\\(?:ieee\\|numeric_\\(?:bit\\|std\\)\\|st\\(?:andard\\|d\\(?:_logic_\\(?:1164\\|arith\\|misc\\|signed\\|textio\\|unsigned\\)\\)?\\)\\|textio\\|work\\)\\)\\>"<br/><br/>Documentation:<br/>Regexp for VHDL standardized packages and libraries.