<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>dct</ModuleName>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>dct</Name>
<Loops>
<RD_Loop_Row>
<RD_Loop_Col></RD_Loop_Col>
</RD_Loop_Row>
<Row_DCT_Loop>
<DCT_Outer_Loop>
<DCT_Inner_Loop></DCT_Inner_Loop>
</DCT_Outer_Loop>
</Row_DCT_Loop>
<Xpose_Row_Outer_Loop>
<Xpose_Row_Inner_Loop></Xpose_Row_Inner_Loop>
</Xpose_Row_Outer_Loop>
<Col_DCT_Loop>
<DCT_Outer_Loop>
<DCT_Inner_Loop></DCT_Inner_Loop>
</DCT_Outer_Loop>
</Col_DCT_Loop>
<Xpose_Col_Outer_Loop>
<Xpose_Col_Inner_Loop></Xpose_Col_Inner_Loop>
</Xpose_Col_Outer_Loop>
<WR_Loop_Row>
<WR_Loop_Col></WR_Loop_Col>
</WR_Loop_Row>
</Loops>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>6.508</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>5990</Best-caseLatency>
<Average-caseLatency>5990</Average-caseLatency>
<Worst-caseLatency>5990</Worst-caseLatency>
<Best-caseRealTimeLatency>59.900 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>59.900 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>59.900 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>5991</PipelineInitiationInterval>
<PipelineType>no</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<RD_Loop_Row>
<Name>RD_Loop_Row</Name>
<Slack>7.30</Slack>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>1.440 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
<RD_Loop_Col>
<Name>RD_Loop_Col</Name>
<Slack>7.30</Slack>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
</RD_Loop_Col>
</RD_Loop_Row>
<Row_DCT_Loop>
<Name>Row_DCT_Loop</Name>
<Slack>7.30</Slack>
<TripCount>8</TripCount>
<Latency>2704</Latency>
<AbsoluteTimeLatency>27.040 us</AbsoluteTimeLatency>
<IterationLatency>338</IterationLatency>
<PipelineDepth>338</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
<DCT_Outer_Loop>
<Name>DCT_Outer_Loop</Name>
<Slack>7.30</Slack>
<TripCount>8</TripCount>
<Latency>336</Latency>
<AbsoluteTimeLatency>3.360 us</AbsoluteTimeLatency>
<IterationLatency>42</IterationLatency>
<PipelineDepth>42</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
<DCT_Inner_Loop>
<Name>DCT_Inner_Loop</Name>
<Slack>7.30</Slack>
<TripCount>8</TripCount>
<Latency>40</Latency>
<AbsoluteTimeLatency>0.400 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
</DCT_Inner_Loop>
</DCT_Outer_Loop>
</Row_DCT_Loop>
<Xpose_Row_Outer_Loop>
<Name>Xpose_Row_Outer_Loop</Name>
<Slack>7.30</Slack>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>1.440 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
<Xpose_Row_Inner_Loop>
<Name>Xpose_Row_Inner_Loop</Name>
<Slack>7.30</Slack>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
</Xpose_Row_Inner_Loop>
</Xpose_Row_Outer_Loop>
<Col_DCT_Loop>
<Name>Col_DCT_Loop</Name>
<Slack>7.30</Slack>
<TripCount>8</TripCount>
<Latency>2704</Latency>
<AbsoluteTimeLatency>27.040 us</AbsoluteTimeLatency>
<IterationLatency>338</IterationLatency>
<PipelineDepth>338</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
<DCT_Outer_Loop>
<Name>DCT_Outer_Loop</Name>
<Slack>7.30</Slack>
<TripCount>8</TripCount>
<Latency>336</Latency>
<AbsoluteTimeLatency>3.360 us</AbsoluteTimeLatency>
<IterationLatency>42</IterationLatency>
<PipelineDepth>42</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
<DCT_Inner_Loop>
<Name>DCT_Inner_Loop</Name>
<Slack>7.30</Slack>
<TripCount>8</TripCount>
<Latency>40</Latency>
<AbsoluteTimeLatency>0.400 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
</DCT_Inner_Loop>
</DCT_Outer_Loop>
</Col_DCT_Loop>
<Xpose_Col_Outer_Loop>
<Name>Xpose_Col_Outer_Loop</Name>
<Slack>7.30</Slack>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>1.440 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
<Xpose_Col_Inner_Loop>
<Name>Xpose_Col_Inner_Loop</Name>
<Slack>7.30</Slack>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
</Xpose_Col_Inner_Loop>
</Xpose_Col_Outer_Loop>
<WR_Loop_Row>
<Name>WR_Loop_Row</Name>
<Slack>7.30</Slack>
<TripCount>8</TripCount>
<Latency>144</Latency>
<AbsoluteTimeLatency>1.440 us</AbsoluteTimeLatency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
<WR_Loop_Col>
<Name>WR_Loop_Col</Name>
<Slack>7.30</Slack>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
<PipelineType>no</PipelineType>
<InstanceList>
</InstanceList>
</WR_Loop_Col>
</WR_Loop_Row>
</SummaryOfLoopLatency>
<SummaryOfViolations>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:94~E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129</SourceLocation>
<SummaryOfLoopViolations>
<RD_Loop_Row>
<Name>RD_Loop_Row</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:97~E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129</SourceLocation>
<RD_Loop_Col>
<Name>RD_Loop_Col</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:100~E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129</SourceLocation>
</RD_Loop_Col>
</RD_Loop_Row>
<Row_DCT_Loop>
<Name>Row_DCT_Loop</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60~E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131</SourceLocation>
<DCT_Outer_Loop>
<Name>DCT_Outer_Loop</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39~E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62~E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131</SourceLocation>
<DCT_Inner_Loop>
<Name>DCT_Inner_Loop</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:42~E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62~E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131</SourceLocation>
</DCT_Inner_Loop>
</DCT_Outer_Loop>
</Row_DCT_Loop>
<Xpose_Row_Outer_Loop>
<Name>Xpose_Row_Outer_Loop</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66~E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131</SourceLocation>
<Xpose_Row_Inner_Loop>
<Name>Xpose_Row_Inner_Loop</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:70~E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131</SourceLocation>
</Xpose_Row_Inner_Loop>
</Xpose_Row_Outer_Loop>
<Col_DCT_Loop>
<Name>Col_DCT_Loop</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76~E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131</SourceLocation>
<DCT_Outer_Loop>
<Name>DCT_Outer_Loop</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39~E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78~E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131</SourceLocation>
<DCT_Inner_Loop>
<Name>DCT_Inner_Loop</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:42~E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78~E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131</SourceLocation>
</DCT_Inner_Loop>
</DCT_Outer_Loop>
</Col_DCT_Loop>
<Xpose_Col_Outer_Loop>
<Name>Xpose_Col_Outer_Loop</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:82~E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131</SourceLocation>
<Xpose_Col_Inner_Loop>
<Name>Xpose_Col_Inner_Loop</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86~E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131</SourceLocation>
</Xpose_Col_Inner_Loop>
</Xpose_Col_Outer_Loop>
<WR_Loop_Row>
<Name>WR_Loop_Row</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:112~E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134</SourceLocation>
<WR_Loop_Col>
<Name>WR_Loop_Col</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:115~E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134</SourceLocation>
</WR_Loop_Col>
</WR_Loop_Row>
</SummaryOfLoopViolations>
</SummaryOfViolations>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>5</BRAM_18K>
<AVAIL_BRAM>280</AVAIL_BRAM>
<UTIL_BRAM>1</UTIL_BRAM>
<DSP>2</DSP>
<AVAIL_DSP>220</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>286</FF>
<AVAIL_FF>106400</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>972</LUT>
<AVAIL_LUT>53200</AVAIL_LUT>
<UTIL_LUT>1</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>dct</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>dct</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>dct</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>dct</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>dct</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>dct</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_address0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_r_ce0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_r_q0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>output_r_address0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>output_r_ce0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>output_r_we0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>output_r_d0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

<FIFOInformation>
</FIFOInformation>

</profile>
