#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b6e160 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b6e2f0 .scope module, "tb" "tb" 3 55;
 .timescale -12 -12;
L_0x1b591a0 .functor NOT 1, L_0x1b9f4f0, C4<0>, C4<0>, C4<0>;
L_0x1b9f280 .functor XOR 4, L_0x1b9f0b0, L_0x1b9f1e0, C4<0000>, C4<0000>;
L_0x1b9f3e0 .functor XOR 4, L_0x1b9f280, L_0x1b9f340, C4<0000>, C4<0000>;
v0x1b9c8a0_0 .net *"_ivl_10", 3 0, L_0x1b9f340;  1 drivers
v0x1b9c9a0_0 .net *"_ivl_12", 3 0, L_0x1b9f3e0;  1 drivers
v0x1b9ca80_0 .net *"_ivl_2", 3 0, L_0x1b9f010;  1 drivers
v0x1b9cb40_0 .net *"_ivl_4", 3 0, L_0x1b9f0b0;  1 drivers
v0x1b9cc20_0 .net *"_ivl_6", 3 0, L_0x1b9f1e0;  1 drivers
v0x1b9cd50_0 .net *"_ivl_8", 3 0, L_0x1b9f280;  1 drivers
v0x1b9ce30_0 .net "c", 0 0, v0x1b9a510_0;  1 drivers
v0x1b9ced0_0 .var "clk", 0 0;
v0x1b9cf70_0 .net "d", 0 0, v0x1b9a650_0;  1 drivers
v0x1b9d010_0 .net "mux_in_dut", 3 0, L_0x1b9e450;  1 drivers
v0x1b9d0b0_0 .net "mux_in_ref", 3 0, L_0x1b9d8a0;  1 drivers
v0x1b9d150_0 .var/2u "stats1", 159 0;
v0x1b9d210_0 .var/2u "strobe", 0 0;
v0x1b9d2d0_0 .net "tb_match", 0 0, L_0x1b9f4f0;  1 drivers
v0x1b9d390_0 .net "tb_mismatch", 0 0, L_0x1b591a0;  1 drivers
v0x1b9d450_0 .net "wavedrom_enable", 0 0, v0x1b9a6f0_0;  1 drivers
v0x1b9d520_0 .net "wavedrom_title", 511 0, v0x1b9a790_0;  1 drivers
L_0x1b9f010 .concat [ 4 0 0 0], L_0x1b9d8a0;
L_0x1b9f0b0 .concat [ 4 0 0 0], L_0x1b9d8a0;
L_0x1b9f1e0 .concat [ 4 0 0 0], L_0x1b9e450;
L_0x1b9f340 .concat [ 4 0 0 0], L_0x1b9d8a0;
L_0x1b9f4f0 .cmp/eeq 4, L_0x1b9f010, L_0x1b9f3e0;
S_0x1b6e480 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0x1b6e2f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x1b594a0 .functor OR 1, v0x1b9a510_0, v0x1b9a650_0, C4<0>, C4<0>;
L_0x1b597e0 .functor NOT 1, v0x1b9a650_0, C4<0>, C4<0>, C4<0>;
L_0x1b6ebf0 .functor AND 1, v0x1b9a510_0, v0x1b9a650_0, C4<1>, C4<1>;
v0x1b66130_0 .net *"_ivl_10", 0 0, L_0x1b597e0;  1 drivers
v0x1b661d0_0 .net *"_ivl_15", 0 0, L_0x1b6ebf0;  1 drivers
v0x1b58f60_0 .net *"_ivl_2", 0 0, L_0x1b594a0;  1 drivers
L_0x7f79ecfe6018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b59270_0 .net/2s *"_ivl_6", 0 0, L_0x7f79ecfe6018;  1 drivers
v0x1b595b0_0 .net "c", 0 0, v0x1b9a510_0;  alias, 1 drivers
v0x1b598f0_0 .net "d", 0 0, v0x1b9a650_0;  alias, 1 drivers
v0x1b99bc0_0 .net "mux_in", 3 0, L_0x1b9d8a0;  alias, 1 drivers
L_0x1b9d8a0 .concat8 [ 1 1 1 1], L_0x1b594a0, L_0x7f79ecfe6018, L_0x1b597e0, L_0x1b6ebf0;
S_0x1b99d20 .scope module, "stim1" "stimulus_gen" 3 91, 3 18 0, S_0x1b6e2f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1b9a510_0 .var "c", 0 0;
v0x1b9a5b0_0 .net "clk", 0 0, v0x1b9ced0_0;  1 drivers
v0x1b9a650_0 .var "d", 0 0;
v0x1b9a6f0_0 .var "wavedrom_enable", 0 0;
v0x1b9a790_0 .var "wavedrom_title", 511 0;
E_0x1b68630/0 .event negedge, v0x1b9a5b0_0;
E_0x1b68630/1 .event posedge, v0x1b9a5b0_0;
E_0x1b68630 .event/or E_0x1b68630/0, E_0x1b68630/1;
E_0x1b688a0 .event negedge, v0x1b9a5b0_0;
E_0x1b68cb0 .event posedge, v0x1b9a5b0_0;
S_0x1b9a010 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x1b99d20;
 .timescale -12 -12;
v0x1b9a210_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b9a310 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x1b99d20;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b9a940 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x1b6e2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x1b65f30 .functor BUFZ 1, v0x1b9a510_0, C4<0>, C4<0>, C4<0>;
L_0x1b9da30 .functor BUFZ 1, v0x1b9a650_0, C4<0>, C4<0>, C4<0>;
L_0x1b9dac0 .functor AND 1, L_0x1b65f30, L_0x1b9da30, C4<1>, C4<1>;
L_0x1b9dd90 .functor NOT 1, L_0x1b65f30, C4<0>, C4<0>, C4<0>;
L_0x1b9de30 .functor AND 1, L_0x1b9dd90, L_0x1b9da30, C4<1>, C4<1>;
L_0x1b9e0d0 .functor NOT 1, L_0x1b9da30, C4<0>, C4<0>, C4<0>;
L_0x1b9e210 .functor AND 1, L_0x1b65f30, L_0x1b9e0d0, C4<1>, C4<1>;
L_0x1b9e660 .functor AND 1, L_0x1b65f30, L_0x1b9da30, C4<1>, C4<1>;
L_0x1b9e720 .functor NOT 1, L_0x1b9da30, C4<0>, C4<0>, C4<0>;
L_0x1b9e790 .functor AND 1, L_0x1b65f30, L_0x1b9e720, C4<1>, C4<1>;
L_0x1b9e940 .functor NOT 1, L_0x1b65f30, C4<0>, C4<0>, C4<0>;
L_0x1b9e9b0 .functor AND 1, L_0x1b9e940, L_0x1b9da30, C4<1>, C4<1>;
L_0x7f79ecfe60a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b9ab20_0 .net/2u *"_ivl_10", 0 0, L_0x7f79ecfe60a8;  1 drivers
v0x1b9ac20_0 .net *"_ivl_12", 0 0, L_0x1b9dbd0;  1 drivers
v0x1b9ad00_0 .net *"_ivl_16", 0 0, L_0x1b9dd90;  1 drivers
v0x1b9adc0_0 .net *"_ivl_18", 0 0, L_0x1b9de30;  1 drivers
L_0x7f79ecfe60f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1b9aea0_0 .net/2u *"_ivl_20", 0 0, L_0x7f79ecfe60f0;  1 drivers
L_0x7f79ecfe6138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b9afd0_0 .net/2u *"_ivl_22", 0 0, L_0x7f79ecfe6138;  1 drivers
v0x1b9b0b0_0 .net *"_ivl_24", 0 0, L_0x1b9df40;  1 drivers
v0x1b9b190_0 .net *"_ivl_28", 0 0, L_0x1b9e0d0;  1 drivers
v0x1b9b270_0 .net *"_ivl_30", 0 0, L_0x1b9e210;  1 drivers
L_0x7f79ecfe6180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1b9b350_0 .net/2u *"_ivl_32", 0 0, L_0x7f79ecfe6180;  1 drivers
L_0x7f79ecfe61c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b9b430_0 .net/2u *"_ivl_34", 0 0, L_0x7f79ecfe61c8;  1 drivers
v0x1b9b510_0 .net *"_ivl_36", 0 0, L_0x1b9e310;  1 drivers
v0x1b9b5f0_0 .net *"_ivl_41", 0 0, L_0x1b9e660;  1 drivers
L_0x7f79ecfe6210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1b9b6d0_0 .net/2u *"_ivl_43", 0 0, L_0x7f79ecfe6210;  1 drivers
v0x1b9b7b0_0 .net *"_ivl_45", 0 0, L_0x1b9e720;  1 drivers
v0x1b9b890_0 .net *"_ivl_47", 0 0, L_0x1b9e790;  1 drivers
L_0x7f79ecfe6258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1b9b970_0 .net/2u *"_ivl_49", 0 0, L_0x7f79ecfe6258;  1 drivers
v0x1b9ba50_0 .net *"_ivl_51", 0 0, L_0x1b9e940;  1 drivers
v0x1b9bb30_0 .net *"_ivl_53", 0 0, L_0x1b9e9b0;  1 drivers
L_0x7f79ecfe62a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b9bc10_0 .net/2u *"_ivl_55", 0 0, L_0x7f79ecfe62a0;  1 drivers
L_0x7f79ecfe62e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1b9bcf0_0 .net/2u *"_ivl_57", 0 0, L_0x7f79ecfe62e8;  1 drivers
v0x1b9bdd0_0 .net *"_ivl_59", 0 0, L_0x1b9eaf0;  1 drivers
v0x1b9beb0_0 .net *"_ivl_6", 0 0, L_0x1b9dac0;  1 drivers
v0x1b9bf90_0 .net *"_ivl_61", 0 0, L_0x1b9ec60;  1 drivers
v0x1b9c070_0 .net *"_ivl_63", 0 0, L_0x1b9ee30;  1 drivers
L_0x7f79ecfe6060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1b9c150_0 .net/2u *"_ivl_8", 0 0, L_0x7f79ecfe6060;  1 drivers
v0x1b9c230_0 .net "a", 0 0, L_0x1b65f30;  1 drivers
v0x1b9c2f0_0 .net "b", 0 0, L_0x1b9da30;  1 drivers
v0x1b9c3b0_0 .net "c", 0 0, v0x1b9a510_0;  alias, 1 drivers
v0x1b9c450_0 .net "d", 0 0, v0x1b9a650_0;  alias, 1 drivers
v0x1b9c540_0 .net "mux_in", 3 0, L_0x1b9e450;  alias, 1 drivers
L_0x1b9dbd0 .functor MUXZ 1, L_0x7f79ecfe60a8, L_0x7f79ecfe6060, L_0x1b9dac0, C4<>;
L_0x1b9df40 .functor MUXZ 1, L_0x7f79ecfe6138, L_0x7f79ecfe60f0, L_0x1b9de30, C4<>;
L_0x1b9e310 .functor MUXZ 1, L_0x7f79ecfe61c8, L_0x7f79ecfe6180, L_0x1b9e210, C4<>;
L_0x1b9e450 .concat8 [ 1 1 1 1], L_0x1b9dbd0, L_0x1b9df40, L_0x1b9e310, L_0x1b9ee30;
L_0x1b9eaf0 .functor MUXZ 1, L_0x7f79ecfe62e8, L_0x7f79ecfe62a0, L_0x1b9e9b0, C4<>;
L_0x1b9ec60 .functor MUXZ 1, L_0x1b9eaf0, L_0x7f79ecfe6258, L_0x1b9e790, C4<>;
L_0x1b9ee30 .functor MUXZ 1, L_0x1b9ec60, L_0x7f79ecfe6210, L_0x1b9e660, C4<>;
S_0x1b9c6a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 108, 3 108 0, S_0x1b6e2f0;
 .timescale -12 -12;
E_0x1b529f0 .event anyedge, v0x1b9d210_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b9d210_0;
    %nor/r;
    %assign/vec4 v0x1b9d210_0, 0;
    %wait E_0x1b529f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b99d20;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1b9a650_0, 0;
    %assign/vec4 v0x1b9a510_0, 0;
    %wait E_0x1b688a0;
    %wait E_0x1b68cb0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1b9a650_0, 0;
    %assign/vec4 v0x1b9a510_0, 0;
    %wait E_0x1b68cb0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1b9a650_0, 0;
    %assign/vec4 v0x1b9a510_0, 0;
    %wait E_0x1b68cb0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1b9a650_0, 0;
    %assign/vec4 v0x1b9a510_0, 0;
    %wait E_0x1b68cb0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1b9a650_0, 0;
    %assign/vec4 v0x1b9a510_0, 0;
    %wait E_0x1b688a0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b9a310;
    %join;
    %pushi/vec4 50, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b68630;
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1b9a650_0, 0;
    %assign/vec4 v0x1b9a510_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1b6e2f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b9ced0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b9d210_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1b6e2f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b9ced0_0;
    %inv;
    %store/vec4 v0x1b9ced0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1b6e2f0;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b9a5b0_0, v0x1b9d390_0, v0x1b9ce30_0, v0x1b9cf70_0, v0x1b9d0b0_0, v0x1b9d010_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1b6e2f0;
T_7 ;
    %load/vec4 v0x1b9d150_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1b9d150_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b9d150_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mux_in", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has no mismatches.", "mux_in" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1b9d150_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b9d150_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 120 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 121 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b9d150_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b9d150_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1b6e2f0;
T_8 ;
    %wait E_0x1b68630;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b9d150_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b9d150_0, 4, 32;
    %load/vec4 v0x1b9d2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1b9d150_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b9d150_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b9d150_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b9d150_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1b9d0b0_0;
    %load/vec4 v0x1b9d0b0_0;
    %load/vec4 v0x1b9d010_0;
    %xor;
    %load/vec4 v0x1b9d0b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1b9d150_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b9d150_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1b9d150_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b9d150_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q3/ece241_2014_q3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/ece241_2014_q3/iter0/response3/top_module.sv";
