/***************************************************************************************
* Copyright (c) 2020-2021 Institute of Computing Technology, Chinese Academy of Sciences
* Copyright (c) 2020-2021 Peng Cheng Laboratory
*
* XiangShan is licensed under Mulan PSL v2.
* You can use this software according to the terms and conditions of the Mulan PSL v2.
* You may obtain a copy of Mulan PSL v2 at:
*          http://license.coscl.org.cn/MulanPSL2
*
* THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND,
* EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT,
* MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
*
* See the Mulan PSL v2 for more details.
***************************************************************************************/

package xiangshan.frontend
import org.chipsalliance.cde.config.Parameters
import chisel3._
import chisel3.util._
import freechips.rocketchip.diplomacy.{LazyModule, LazyModuleImp}
import utils._
import xs.utils._
import xiangshan._
import xiangshan.backend.execute.fu.csr.PFEvent
import xiangshan.backend.execute.fu.fence.{FenceIBundle, SfenceBundle}
import xiangshan.backend.execute.fu.{PMP, PMPChecker, PMPReqBundle}
import xiangshan.cache.mmu._
import xiangshan.frontend.icache._
import xs.utils.perf.HasPerfLogging


class Frontend(val parentName:String = "Unknown")(implicit p: Parameters) extends LazyModule with HasXSParameter{

  val instrUncache  = LazyModule(new InstrUncache())
  val icache        = LazyModule(new ICache(parentName = parentName + "icache_"))

  lazy val module = new FrontendImp(this)
}


class FrontendImp (outer: Frontend) extends LazyModuleImp(outer)
  with HasXSParameter
  with HasPerfEvents
  with HasPerfLogging
{
  val io = IO(new Bundle() {
    val hartId = Input(UInt(8.W))
    val reset_vector = Input(UInt(PAddrBits.W))
    val fencei = Flipped(new FenceIBundle)
    val prefetchI = Input(Valid(UInt(XLEN.W)))
    val ptw = new TlbPtwIO(3)
    val backend = new FrontendToCtrlIO
    val sfence = Input(new SfenceBundle)
    val tlbCsr = Input(new TlbCsrBundle)
    val csrCtrl = Input(new CustomCSRCtrlIO)
    val csrUpdate = new DistributedCSRUpdateReq
    val mmioFetchPending = Output(Bool())
    val error  = new L1CacheErrorInfo
    val frontendInfo = new Bundle {
      val ibufFull  = Output(Bool())
      val bpuInfo = new Bundle {
        val bpRight = Output(UInt(XLEN.W))
        val bpWrong = Output(UInt(XLEN.W))
      }
    }
  })
  //fence.i signals bundle not used, tie to default value
  //io.fencei.done := true.B
  //decouped-frontend modules
  val instrUncache = outer.instrUncache.module
  val icache       = outer.icache.module
  val bpu     = Module(new Predictor(parentName = outer.parentName + s"bpu_"))
  val ifu     = Module(new NewIFU)
  val ibuffer =  Module(new IBuffer)
  val ftq = Module(new Ftq(parentName = outer.parentName + s"ftq_"))
  val itlb = Module(new TLB_frontend(coreParams.itlbPortNum, 1, itlbParams)(Seq(false,false,true)))

  val tlbCsr = DelayN(io.tlbCsr, 2)
  val csrCtrl = DelayN(io.csrCtrl, 2)
  val sfence = RegNext(RegNext(io.sfence))

  // trigger
  ifu.io.frontendTrigger := csrCtrl.frontend_trigger
  ifu.io.fdi := DontCare

  io.mmioFetchPending := ifu.io.mmioFetchPending

  // bpu ctrl
  bpu.io.ctrl := csrCtrl.bp_ctrl
  bpu.io.reset_vector := io.reset_vector

  // pmp
  val PortNumber = ICacheParameters().PortNumber
  val pmp = Module(new PMP())
  val pmp_check = VecInit(Seq.fill(coreParams.ipmpPortNum)(Module(new PMPChecker(3, sameCycle = true)).io))
  pmp.io.distribute_csr := csrCtrl.distribute_csr
  val pmp_req_vec     = Wire(Vec(coreParams.ipmpPortNum, Valid(new PMPReqBundle())))
  (0 until 2 * PortNumber).foreach(i => pmp_req_vec(i) <> icache.io.pmp(i).req)
  pmp_req_vec.last <> ifu.io.pmp.req

  for (i <- pmp_check.indices) {
    pmp_check(i).apply(tlbCsr.priv.imode, tlbCsr.satp.mode, pmp.io.pmp, pmp.io.pma, pmp_req_vec(i))
  }
  (0 until 2 * PortNumber).foreach(i => icache.io.pmp(i).resp <> pmp_check(i).resp)
  ifu.io.pmp.resp <> pmp_check.last.resp

  val needFlush = RegNext(io.backend.toFtq.redirect.valid)

  // itlb
  itlb.io.requestor.take(PortNumber) zip icache.io.itlb foreach {case (a,b) => a <> b}
  itlb.io.requestor.last <> ifu.io.iTLBInter
//  itlb.io.requestor.foreach(_.req_kill := false.B)
  itlb.io.flushPipe.foreach(_ := needFlush)
  itlb.io.sfence := DelayN(io.sfence, 1)
  itlb.io.csr    := DelayN(io.tlbCsr, 1)
  io.ptw <> itlb.io.ptw


  //IFU-Ftq
  ifu.io.ftqInter.fromFtq <> ftq.io.toIfu
  ftq.io.toIfu.req.ready :=  ifu.io.ftqInter.fromFtq.req.ready && icache.io.fetch.req.ready

  ftq.io.fromIfu          <> ifu.io.ftqInter.toFtq
  bpu.io.ftq_to_bpu       <> ftq.io.toBpu
  ftq.io.fromBpu          <> bpu.io.bpu_to_ftq

  ftq.io.mmioCommitRead   <> ifu.io.mmioCommitRead

  //IFU-ICache
  icache.io.fetch.req <> ftq.io.toICache.req
  icache.io.prefetch <> ftq.io.toPrefetch
  ftq.io.toICache.req.ready :=  ifu.io.ftqInter.fromFtq.req.ready && icache.io.fetch.req.ready

  ifu.io.icacheInter.resp <>    icache.io.fetch.resp
  ifu.io.icacheInter.icacheReady :=  icache.io.toIFU
  icache.io.stop := ifu.io.icacheStop

  ifu.io.icachePerfInfo := icache.io.perfInfo

  io.csrUpdate := DontCare//RegNext(icache.io.csr.update)

  icache.io.csr_pf_enable     := RegNext(csrCtrl.l1I_pf_enable)
  icache.io.csr_parity_enable := RegNext(csrCtrl.icache_parity_enable)
  icache.io.flush  := ftq.io.toICache.flush

  //IFU-Ibuffer
  ibuffer.io.in <> ifu.io.toIbuffer

  ftq.io.fromBackend <> io.backend.toFtq
  io.backend.fromFtq <> ftq.io.toBackend
  io.frontendInfo.bpuInfo <> ftq.io.bpuInfo

  ifu.io.rob_commits <> io.backend.toFtq.rob_commits

  ibuffer.io.flush := needFlush
  io.backend.cfVec <> ibuffer.io.out

  instrUncache.io.req   <> ifu.io.uncacheInter.toUncache
  ifu.io.uncacheInter.fromUncache <> instrUncache.io.resp
  instrUncache.io.flush := false.B
  io.error <> RegNext(RegNext(icache.io.error))

  icache.io.hartId := io.hartId
  icache.io.fencei <> io.fencei

  class FrontendTopDownBundle(implicit p: Parameters) extends XSBundle {
    val reasons = Vec(TopDownCounters.NumStallReasons.id, Bool())
    val stallWidth = UInt(log2Ceil(PredictWidth).W)
  }

  val topdown_stages = RegInit(VecInit(Seq.fill(FrontendTopdownStage.NumStage.id)(0.U.asTypeOf(new FrontendTopDownBundle))))
  topdown_stages(0) := 0.U.asTypeOf(new FrontendTopDownBundle)
  for (i <- 0 until FrontendTopdownStage.NumStage.id - 1) {
    topdown_stages(i + 1) := topdown_stages(i)
  }
  val bubbleSlots = WireInit(VecInit(Seq.fill(DecodeWidth)(0.U(log2Ceil(TopDownCounters.NumStallReasons.id).W))))

  val backendRedirectValid = ftq.io.backendRedirect.valid
  val backendRedirect = WireInit(0.U.asTypeOf(new BranchPredictionRedirect))
  backendRedirect := ftq.io.backendRedirect.bits

  val ctrlRedirect = backendRedirect.debugIsCtrl
  val memRedirect  = backendRedirect.debugIsMemVio
  val ControlBTBMissBubble = backendRedirect.ControlBTBMissBubble
  val TAGEMissBubble       = backendRedirect.TAGEMissBubble
  val SCMissBubble         = backendRedirect.SCMissBubble
  val ITTAGEMissBubble     = backendRedirect.ITTAGEMissBubble
  val RASMissBubble        = backendRedirect.RASMissBubble
  val ifuRedirect          = ftq.io.ifuRedirect
  val ftqFullStall         = !ftq.io.fromBpu.resp.ready
  val overrideBubble       = bpu.io.topdownOverride
  val ftqUpdateBubble      = bpu.io.topdownUpdateStall
  val icacheMissBubble     = icache.io.icacheMissBubble
  val itlbMissBubble       = icache.io.itlbMissBubble
  val FetchFragBubble      = ibuffer.io.out.map(_.valid)
  val wasteCount           = DecodeWidth.U - PopCount(FetchFragBubble)
  val BackendStall         = io.backend.cfVec.map(_.ready)

  when(icacheMissBubble) {
    topdown_stages(FrontendTopdownStage.IF2.id).reasons(TopDownCounters.ICacheMissBubble.id) := true.B
  }
  when(itlbMissBubble) {
    topdown_stages(FrontendTopdownStage.IF2.id).reasons(TopDownCounters.ITLBMissBubble.id) := true.B
  }

  when(backendRedirectValid){
    when (ctrlRedirect) {
      when(ControlBTBMissBubble) {
        topdown_stages.foreach{ _.reasons(TopDownCounters.BTBMissBubble.id) := true.B }
      }.elsewhen (TAGEMissBubble) {
        topdown_stages.foreach{ _.reasons(TopDownCounters.TAGEMissBubble.id) := true.B }
      }.elsewhen (SCMissBubble) {
        topdown_stages.foreach{ _.reasons(TopDownCounters.SCMissBubble.id) := true.B }
      }.elsewhen (ITTAGEMissBubble) {
        topdown_stages.foreach{ _.reasons(TopDownCounters.ITTAGEMissBubble.id) := true.B }
      }.elsewhen (RASMissBubble) {
        topdown_stages.foreach{ _.reasons(TopDownCounters.RASMissBubble.id) := true.B }
      }
    }.elsewhen (memRedirect) {
      topdown_stages.foreach{ _.reasons(TopDownCounters.MemVioRedirectBubble.id) := true.B }
    }.otherwise {
      topdown_stages.foreach{ _.reasons(TopDownCounters.OtherRedirectBubble.id) := true.B }
    }
  }.elsewhen(ifuRedirect){
    topdown_stages.init.foreach{ _.reasons(TopDownCounters.BTBMissBubble.id) := true.B }
  }
  when(overrideBubble(0)) {
    topdown_stages(FrontendTopdownStage.BP1.id).reasons(TopDownCounters.OverrideBubble.id) := true.B
    topdown_stages(FrontendTopdownStage.IF1.id).reasons(TopDownCounters.OverrideBubble.id) := true.B
  }
  when(overrideBubble(1)) {
    topdown_stages(FrontendTopdownStage.BP1.id).reasons(TopDownCounters.OverrideBubble.id) := true.B
    topdown_stages(FrontendTopdownStage.BP2.id).reasons(TopDownCounters.OverrideBubble.id) := true.B
    topdown_stages(FrontendTopdownStage.IF1.id).reasons(TopDownCounters.OverrideBubble.id) := true.B
    topdown_stages(FrontendTopdownStage.IF2.id).reasons(TopDownCounters.OverrideBubble.id) := true.B

  }
  when(ftqUpdateBubble(0)){
    topdown_stages(FrontendTopdownStage.BP1.id).reasons(TopDownCounters.FtqUpdateBubble.id) := true.B
  }
  when(ftqUpdateBubble(1)){
    topdown_stages(FrontendTopdownStage.BP2.id).reasons(TopDownCounters.FtqUpdateBubble.id) := true.B
  }
  when(ftqUpdateBubble(2)){
    topdown_stages(FrontendTopdownStage.BP3.id).reasons(TopDownCounters.FtqUpdateBubble.id) := true.B
  }
  when(ftqFullStall) {
    topdown_stages(FrontendTopdownStage.BP1.id).reasons(TopDownCounters.FtqFullStall.id) := true.B
  }


  val matchBubble = Wire(UInt(log2Up(TopDownCounters.NumStallReasons.id).W))
  matchBubble := (TopDownCounters.NumStallReasons.id - 1).U - PriorityEncoder(topdown_stages.last.reasons.reverse)

  bubbleSlots.foreach( _ := 0.U)
  for (i <- 0 until DecodeWidth) {
    when(i.U < wasteCount) {
      bubbleSlots(DecodeWidth - i - 1) := matchBubble
    }
  }
  when(!(wasteCount === DecodeWidth.U || topdown_stages.last.asUInt.orR)) {
    for (i <- 0 until DecodeWidth) {
      when(i.U < wasteCount) {
        bubbleSlots(DecodeWidth - i - 1) := TopDownCounters.FetchFragBubble.id.U
      }
    }
  }
  when(!BackendStall.reduce(_&&_)) {
    for (i <- 0 until DecodeWidth) {
      when(!BackendStall(i)) {
        bubbleSlots(i) := TopDownCounters.BackendStall.id.U
      }
    }
  }

  TopDownCounters.values.foreach(ctr => XSPerfAccumulate(ctr.toString(), PopCount(bubbleSlots.map(_ === ctr.id.U))))

  val frontendBubble = PopCount((0 until DecodeWidth).map(i => io.backend.cfVec(i).ready && !ibuffer.io.out(i).valid))
  XSPerfAccumulate("FrontendBubble", frontendBubble)
  io.frontendInfo.ibufFull := RegNext(ibuffer.io.full)

  // PFEvent
  val pfevent = Module(new PFEvent)
  pfevent.io.distribute_csr := io.csrCtrl.distribute_csr
  val csrevents = pfevent.io.hpmevent.take(8)

  val perfFromUnits = Seq(ifu, ibuffer, icache, ftq, bpu).flatMap(_.getPerfEvents)
  val perfFromIO    = Seq()
  val perfBlock     = Seq()
  // let index = 0 be no event
  val allPerfEvents = Seq(("noEvent", 0.U)) ++ perfFromUnits ++ perfFromIO ++ perfBlock

  if (printEventCoding) {
    for (((name, inc), i) <- allPerfEvents.zipWithIndex) {
      println("Frontend perfEvents Set", name, inc, i)
    }
  }

  val allPerfInc = allPerfEvents.map(_._2.asTypeOf(new PerfEvent))
  override val perfEvents = HPerfMonitor(csrevents, allPerfInc).getPerfEvents
  generatePerfEvent()
}
