\hypertarget{union__hw__adc__clm2}{}\section{\+\_\+hw\+\_\+adc\+\_\+clm2 Union Reference}
\label{union__hw__adc__clm2}\index{\+\_\+hw\+\_\+adc\+\_\+clm2@{\+\_\+hw\+\_\+adc\+\_\+clm2}}


H\+W\+\_\+\+A\+D\+C\+\_\+\+C\+L\+M2 -\/ A\+DC Minus-\/\+Side General Calibration Value Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+adc.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__adc__clm2_1_1__hw__adc__clm2__bitfields}{\+\_\+hw\+\_\+adc\+\_\+clm2\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__adc__clm2_a778bbea0fa51ecda003e8b9e51f3390e}{}\label{union__hw__adc__clm2_a778bbea0fa51ecda003e8b9e51f3390e}

\item 
struct \hyperlink{struct__hw__adc__clm2_1_1__hw__adc__clm2__bitfields}{\+\_\+hw\+\_\+adc\+\_\+clm2\+::\+\_\+hw\+\_\+adc\+\_\+clm2\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__adc__clm2_aee73b446f976031095f37e63981324e7}{}\label{union__hw__adc__clm2_aee73b446f976031095f37e63981324e7}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+A\+D\+C\+\_\+\+C\+L\+M2 -\/ A\+DC Minus-\/\+Side General Calibration Value Register (RW) 

Reset value\+: 0x00000080U

For more information, see C\+L\+MD register description. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+adc.\+h\end{DoxyCompactItemize}
