{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725373798805 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725373798805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 03 10:29:58 2024 " "Processing started: Tue Sep 03 10:29:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725373798805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725373798805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_nes -c fpga_nes " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_nes -c fpga_nes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725373798805 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725373799556 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725373799556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/cmn/uart/uart.v 5 5 " "Found 5 design units, including 5 entities, in source file hw/src/cmn/uart/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_baud_clk " "Found entity 1: uart_baud_clk" {  } { { "hw/src/cmn/uart/uart_baud_clk.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/uart/uart_baud_clk.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373807924 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_rx " "Found entity 2: uart_rx" {  } { { "hw/src/cmn/uart/uart_rx.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/uart/uart_rx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373807924 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_tx " "Found entity 3: uart_tx" {  } { { "hw/src/cmn/uart/uart_tx.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/uart/uart_tx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373807924 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo " "Found entity 4: fifo" {  } { { "hw/src/cmn/fifo/fifo.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/fifo/fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373807924 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart " "Found entity 5: uart" {  } { { "hw/src/cmn/uart/uart.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/uart/uart.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373807924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725373807924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/cart/cart.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/cart/cart.v" { { "Info" "ISGN_ENTITY_NAME" "1 cart " "Found entity 1: cart" {  } { { "hw/src/cart/cart.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cart/cart.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373807941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725373807941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/cmn/block_ram/block_ram.v 2 2 " "Found 2 design units, including 2 entities, in source file hw/src/cmn/block_ram/block_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_ram_sync " "Found entity 1: dual_port_ram_sync" {  } { { "hw/src/cmn/block_ram/block_ram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/block_ram/block_ram.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373807956 ""} { "Info" "ISGN_ENTITY_NAME" "2 single_port_ram_sync " "Found entity 2: single_port_ram_sync" {  } { { "hw/src/cmn/block_ram/block_ram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/block_ram/block_ram.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373807956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725373807956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/cmn/vga_sync/vga_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/cmn/vga_sync/vga_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "hw/src/cmn/vga_sync/vga_sync.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/vga_sync/vga_sync.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373807974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725373807974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/cpu/apu/apu_triangle.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/cpu/apu/apu_triangle.v" { { "Info" "ISGN_ENTITY_NAME" "1 apu_triangle " "Found entity 1: apu_triangle" {  } { { "hw/src/cpu/apu/apu_triangle.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu_triangle.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373807990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725373807990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/cpu/apu/apu_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/cpu/apu/apu_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 apu_pulse " "Found entity 1: apu_pulse" {  } { { "hw/src/cpu/apu/apu_pulse.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu_pulse.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373808007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725373808007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/cpu/apu/apu_noise.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/cpu/apu/apu_noise.v" { { "Info" "ISGN_ENTITY_NAME" "1 apu_noise " "Found entity 1: apu_noise" {  } { { "hw/src/cpu/apu/apu_noise.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu_noise.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373808035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725373808035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/cpu/apu/apu_mixer.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/cpu/apu/apu_mixer.v" { { "Info" "ISGN_ENTITY_NAME" "1 apu_mixer " "Found entity 1: apu_mixer" {  } { { "hw/src/cpu/apu/apu_mixer.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu_mixer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373808055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725373808055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/cpu/apu/apu_length_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/cpu/apu/apu_length_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 apu_length_counter " "Found entity 1: apu_length_counter" {  } { { "hw/src/cpu/apu/apu_length_counter.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu_length_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373808066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725373808066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/cpu/apu/apu_frame_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/cpu/apu/apu_frame_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 apu_frame_counter " "Found entity 1: apu_frame_counter" {  } { { "hw/src/cpu/apu/apu_frame_counter.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu_frame_counter.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373808080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725373808080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/cpu/apu/apu_envelope_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/cpu/apu/apu_envelope_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 apu_envelope_generator " "Found entity 1: apu_envelope_generator" {  } { { "hw/src/cpu/apu/apu_envelope_generator.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu_envelope_generator.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373808100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725373808100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/cpu/apu/apu_div.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/cpu/apu/apu_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 apu_div " "Found entity 1: apu_div" {  } { { "hw/src/cpu/apu/apu_div.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu_div.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373808113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725373808113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/cpu/apu/apu.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/cpu/apu/apu.v" { { "Info" "ISGN_ENTITY_NAME" "1 apu " "Found entity 1: apu" {  } { { "hw/src/cpu/apu/apu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373808129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725373808129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/cpu/sprdma.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/cpu/sprdma.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprdma " "Found entity 1: sprdma" {  } { { "hw/src/cpu/sprdma.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/sprdma.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373808148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725373808148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/cpu/rp2a03.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/cpu/rp2a03.v" { { "Info" "ISGN_ENTITY_NAME" "1 rp2a03 " "Found entity 1: rp2a03" {  } { { "hw/src/cpu/rp2a03.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/rp2a03.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373808167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725373808167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/cpu/jp.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/cpu/jp.v" { { "Info" "ISGN_ENTITY_NAME" "1 jp " "Found entity 1: jp" {  } { { "hw/src/cpu/jp.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/jp.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373808188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725373808188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/cpu/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/cpu/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "hw/src/cpu/cpu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/cpu.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373808229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725373808229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/hci/hci.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/hci/hci.v" { { "Info" "ISGN_ENTITY_NAME" "1 hci " "Found entity 1: hci" {  } { { "hw/src/hci/hci.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/hci/hci.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373808249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725373808249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/ppu/ppu_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/ppu/ppu_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 ppu_vga " "Found entity 1: ppu_vga" {  } { { "hw/src/ppu/ppu_vga.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_vga.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373808270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725373808270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/ppu/ppu_spr.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/ppu/ppu_spr.v" { { "Info" "ISGN_ENTITY_NAME" "1 ppu_spr " "Found entity 1: ppu_spr" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373808301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725373808301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/ppu/ppu_ri.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/ppu/ppu_ri.v" { { "Info" "ISGN_ENTITY_NAME" "1 ppu_ri " "Found entity 1: ppu_ri" {  } { { "hw/src/ppu/ppu_ri.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_ri.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373808323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725373808323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/ppu/ppu_bg.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/ppu/ppu_bg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ppu_bg " "Found entity 1: ppu_bg" {  } { { "hw/src/ppu/ppu_bg.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_bg.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373808343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725373808343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/ppu/ppu.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/ppu/ppu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ppu " "Found entity 1: ppu" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373808363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725373808363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/wram.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/wram.v" { { "Info" "ISGN_ENTITY_NAME" "1 wram " "Found entity 1: wram" {  } { { "hw/src/wram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/wram.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373808376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725373808376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/vram.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/vram.v" { { "Info" "ISGN_ENTITY_NAME" "1 vram " "Found entity 1: vram" {  } { { "hw/src/vram.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/vram.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373808390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725373808390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/src/nes_top.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/src/nes_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 nes_top " "Found entity 1: nes_top" {  } { { "hw/src/nes_top.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/nes_top.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373808392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725373808392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file program_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_rom " "Found entity 1: program_rom" {  } { { "program_rom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/program_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373808395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725373808395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "character_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file character_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 character_rom " "Found entity 1: character_rom" {  } { { "character_rom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/character_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373808400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725373808400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_pll " "Found entity 1: clk_pll" {  } { { "clk_pll.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/clk_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373808404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725373808404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_pll/clk_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_pll/clk_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_pll_0002 " "Found entity 1: clk_pll_0002" {  } { { "clk_pll/clk_pll_0002.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/clk_pll/clk_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373808424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725373808424 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zero_adl0 cpu.v(2034) " "Verilog HDL Implicit Net warning at cpu.v(2034): created implicit net for \"zero_adl0\"" {  } { { "hw/src/cpu/cpu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/cpu.v" 2034 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373808426 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zero_adl1 cpu.v(2035) " "Verilog HDL Implicit Net warning at cpu.v(2035): created implicit net for \"zero_adl1\"" {  } { { "hw/src/cpu/cpu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/cpu.v" 2035 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373808426 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zero_adl2 cpu.v(2036) " "Verilog HDL Implicit Net warning at cpu.v(2036): created implicit net for \"zero_adl2\"" {  } { { "hw/src/cpu/cpu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/cpu.v" 2036 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373808426 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(223) " "Verilog HDL or VHDL warning at ppu.v(223): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 223 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725373808463 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(224) " "Verilog HDL or VHDL warning at ppu.v(224): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 224 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725373808463 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(225) " "Verilog HDL or VHDL warning at ppu.v(225): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 225 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725373808463 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(226) " "Verilog HDL or VHDL warning at ppu.v(226): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 226 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725373808463 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(227) " "Verilog HDL or VHDL warning at ppu.v(227): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 227 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725373808463 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(228) " "Verilog HDL or VHDL warning at ppu.v(228): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 228 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725373808463 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(229) " "Verilog HDL or VHDL warning at ppu.v(229): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 229 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725373808463 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(230) " "Verilog HDL or VHDL warning at ppu.v(230): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 230 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725373808463 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(231) " "Verilog HDL or VHDL warning at ppu.v(231): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 231 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725373808463 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(232) " "Verilog HDL or VHDL warning at ppu.v(232): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 232 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725373808463 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(233) " "Verilog HDL or VHDL warning at ppu.v(233): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 233 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725373808463 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(234) " "Verilog HDL or VHDL warning at ppu.v(234): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 234 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725373808463 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(235) " "Verilog HDL or VHDL warning at ppu.v(235): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 235 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725373808463 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(236) " "Verilog HDL or VHDL warning at ppu.v(236): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 236 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725373808463 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(237) " "Verilog HDL or VHDL warning at ppu.v(237): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 237 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725373808464 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(238) " "Verilog HDL or VHDL warning at ppu.v(238): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 238 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725373808464 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(239) " "Verilog HDL or VHDL warning at ppu.v(239): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 239 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725373808464 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(240) " "Verilog HDL or VHDL warning at ppu.v(240): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 240 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725373808464 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(241) " "Verilog HDL or VHDL warning at ppu.v(241): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 241 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725373808464 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(242) " "Verilog HDL or VHDL warning at ppu.v(242): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 242 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725373808464 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(243) " "Verilog HDL or VHDL warning at ppu.v(243): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 243 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725373808464 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(244) " "Verilog HDL or VHDL warning at ppu.v(244): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 244 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725373808464 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(245) " "Verilog HDL or VHDL warning at ppu.v(245): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 245 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725373808464 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(246) " "Verilog HDL or VHDL warning at ppu.v(246): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 246 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725373808464 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(247) " "Verilog HDL or VHDL warning at ppu.v(247): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 247 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725373808464 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(248) " "Verilog HDL or VHDL warning at ppu.v(248): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 248 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725373808464 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(249) " "Verilog HDL or VHDL warning at ppu.v(249): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 249 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725373808464 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ppu.v(250) " "Verilog HDL or VHDL warning at ppu.v(250): conditional expression evaluates to a constant" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 250 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1725373808464 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nes_top " "Elaborating entity \"nes_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725373808851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_pll clk_pll:clk " "Elaborating entity \"clk_pll\" for hierarchy \"clk_pll:clk\"" {  } { { "hw/src/nes_top.v" "clk" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/nes_top.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373808876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_pll_0002 clk_pll:clk\|clk_pll_0002:clk_pll_inst " "Elaborating entity \"clk_pll_0002\" for hierarchy \"clk_pll:clk\|clk_pll_0002:clk_pll_inst\"" {  } { { "clk_pll.v" "clk_pll_inst" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/clk_pll.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373808899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll clk_pll:clk\|clk_pll_0002:clk_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"clk_pll:clk\|clk_pll_0002:clk_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "clk_pll/clk_pll_0002.v" "altera_pll_i" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/clk_pll/clk_pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373808943 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1725373808989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_pll:clk\|clk_pll_0002:clk_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"clk_pll:clk\|clk_pll_0002:clk_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "clk_pll/clk_pll_0002.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/clk_pll/clk_pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373808989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_pll:clk\|clk_pll_0002:clk_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"clk_pll:clk\|clk_pll_0002:clk_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373808990 ""}  } { { "clk_pll/clk_pll_0002.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/clk_pll/clk_pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725373808990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rp2a03 rp2a03:rp2a03_blk " "Elaborating entity \"rp2a03\" for hierarchy \"rp2a03:rp2a03_blk\"" {  } { { "hw/src/nes_top.v" "rp2a03_blk" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/nes_top.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373808993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu rp2a03:rp2a03_blk\|cpu:cpu_blk " "Elaborating entity \"cpu\" for hierarchy \"rp2a03:rp2a03_blk\|cpu:cpu_blk\"" {  } { { "hw/src/cpu/rp2a03.v" "cpu_blk" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/rp2a03.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373809006 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cpu.v(977) " "Verilog HDL Case Statement warning at cpu.v(977): incomplete case statement has no default case item" {  } { { "hw/src/cpu/cpu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/cpu.v" 977 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1725373809023 "|nes_top|rp2a03:rp2a03_blk|cpu:cpu_blk"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cpu.v(1198) " "Verilog HDL Case Statement warning at cpu.v(1198): incomplete case statement has no default case item" {  } { { "hw/src/cpu/cpu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/cpu.v" 1198 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1725373809023 "|nes_top|rp2a03:rp2a03_blk|cpu:cpu_blk"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cpu.v(1470) " "Verilog HDL Case Statement warning at cpu.v(1470): incomplete case statement has no default case item" {  } { { "hw/src/cpu/cpu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/cpu.v" 1470 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1725373809023 "|nes_top|rp2a03:rp2a03_blk|cpu:cpu_blk"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cpu.v(1671) " "Verilog HDL Case Statement warning at cpu.v(1671): incomplete case statement has no default case item" {  } { { "hw/src/cpu/cpu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/cpu.v" 1671 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1725373809023 "|nes_top|rp2a03:rp2a03_blk|cpu:cpu_blk"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cpu.v(1844) " "Verilog HDL Case Statement warning at cpu.v(1844): incomplete case statement has no default case item" {  } { { "hw/src/cpu/cpu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/cpu.v" 1844 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1725373809023 "|nes_top|rp2a03:rp2a03_blk|cpu:cpu_blk"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cpu.v(1973) " "Verilog HDL Case Statement warning at cpu.v(1973): incomplete case statement has no default case item" {  } { { "hw/src/cpu/cpu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/cpu.v" 1973 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1725373809023 "|nes_top|rp2a03:rp2a03_blk|cpu:cpu_blk"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cpu.v(1973) " "Verilog HDL Case Statement information at cpu.v(1973): all case item expressions in this case statement are onehot" {  } { { "hw/src/cpu/cpu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/cpu.v" 1973 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1725373809023 "|nes_top|rp2a03:rp2a03_blk|cpu:cpu_blk"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cpu.v(1947) " "Verilog HDL Case Statement warning at cpu.v(1947): incomplete case statement has no default case item" {  } { { "hw/src/cpu/cpu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/cpu.v" 1947 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1725373809023 "|nes_top|rp2a03:rp2a03_blk|cpu:cpu_blk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apu rp2a03:rp2a03_blk\|apu:apu_blk " "Elaborating entity \"apu\" for hierarchy \"rp2a03:rp2a03_blk\|apu:apu_blk\"" {  } { { "hw/src/cpu/rp2a03.v" "apu_blk" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/rp2a03.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373809024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apu_div rp2a03:rp2a03_blk\|apu:apu_blk\|apu_div:apu_pulse_gen " "Elaborating entity \"apu_div\" for hierarchy \"rp2a03:rp2a03_blk\|apu:apu_blk\|apu_div:apu_pulse_gen\"" {  } { { "hw/src/cpu/apu/apu.v" "apu_pulse_gen" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373809043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apu_frame_counter rp2a03:rp2a03_blk\|apu:apu_blk\|apu_frame_counter:apu_frame_counter_blk " "Elaborating entity \"apu_frame_counter\" for hierarchy \"rp2a03:rp2a03_blk\|apu:apu_blk\|apu_frame_counter:apu_frame_counter_blk\"" {  } { { "hw/src/cpu/apu/apu.v" "apu_frame_counter_blk" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373809062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apu_pulse rp2a03:rp2a03_blk\|apu:apu_blk\|apu_pulse:apu_pulse0_blk " "Elaborating entity \"apu_pulse\" for hierarchy \"rp2a03:rp2a03_blk\|apu:apu_blk\|apu_pulse:apu_pulse0_blk\"" {  } { { "hw/src/cpu/apu/apu.v" "apu_pulse0_blk" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373809077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apu_envelope_generator rp2a03:rp2a03_blk\|apu:apu_blk\|apu_pulse:apu_pulse0_blk\|apu_envelope_generator:envelope_generator " "Elaborating entity \"apu_envelope_generator\" for hierarchy \"rp2a03:rp2a03_blk\|apu:apu_blk\|apu_pulse:apu_pulse0_blk\|apu_envelope_generator:envelope_generator\"" {  } { { "hw/src/cpu/apu/apu_pulse.v" "envelope_generator" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu_pulse.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373809155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apu_div rp2a03:rp2a03_blk\|apu:apu_blk\|apu_pulse:apu_pulse0_blk\|apu_envelope_generator:envelope_generator\|apu_div:divider " "Elaborating entity \"apu_div\" for hierarchy \"rp2a03:rp2a03_blk\|apu:apu_blk\|apu_pulse:apu_pulse0_blk\|apu_envelope_generator:envelope_generator\|apu_div:divider\"" {  } { { "hw/src/cpu/apu/apu_envelope_generator.v" "divider" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu_envelope_generator.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373809176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apu_div rp2a03:rp2a03_blk\|apu:apu_blk\|apu_pulse:apu_pulse0_blk\|apu_div:timer " "Elaborating entity \"apu_div\" for hierarchy \"rp2a03:rp2a03_blk\|apu:apu_blk\|apu_pulse:apu_pulse0_blk\|apu_div:timer\"" {  } { { "hw/src/cpu/apu/apu_pulse.v" "timer" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu_pulse.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373809191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apu_div rp2a03:rp2a03_blk\|apu:apu_blk\|apu_pulse:apu_pulse0_blk\|apu_div:sweep_divider " "Elaborating entity \"apu_div\" for hierarchy \"rp2a03:rp2a03_blk\|apu:apu_blk\|apu_pulse:apu_pulse0_blk\|apu_div:sweep_divider\"" {  } { { "hw/src/cpu/apu/apu_pulse.v" "sweep_divider" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu_pulse.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373809206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apu_length_counter rp2a03:rp2a03_blk\|apu:apu_blk\|apu_pulse:apu_pulse0_blk\|apu_length_counter:length_counter " "Elaborating entity \"apu_length_counter\" for hierarchy \"rp2a03:rp2a03_blk\|apu:apu_blk\|apu_pulse:apu_pulse0_blk\|apu_length_counter:length_counter\"" {  } { { "hw/src/cpu/apu/apu_pulse.v" "length_counter" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu_pulse.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373809226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apu_pulse rp2a03:rp2a03_blk\|apu:apu_blk\|apu_pulse:apu_pulse1_blk " "Elaborating entity \"apu_pulse\" for hierarchy \"rp2a03:rp2a03_blk\|apu:apu_blk\|apu_pulse:apu_pulse1_blk\"" {  } { { "hw/src/cpu/apu/apu.v" "apu_pulse1_blk" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373809244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apu_triangle rp2a03:rp2a03_blk\|apu:apu_blk\|apu_triangle:apu_triangle_blk " "Elaborating entity \"apu_triangle\" for hierarchy \"rp2a03:rp2a03_blk\|apu:apu_blk\|apu_triangle:apu_triangle_blk\"" {  } { { "hw/src/cpu/apu/apu.v" "apu_triangle_blk" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373809265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apu_div rp2a03:rp2a03_blk\|apu:apu_blk\|apu_triangle:apu_triangle_blk\|apu_div:timer " "Elaborating entity \"apu_div\" for hierarchy \"rp2a03:rp2a03_blk\|apu:apu_blk\|apu_triangle:apu_triangle_blk\|apu_div:timer\"" {  } { { "hw/src/cpu/apu/apu_triangle.v" "timer" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu_triangle.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373809289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apu_noise rp2a03:rp2a03_blk\|apu:apu_blk\|apu_noise:apu_noise_blk " "Elaborating entity \"apu_noise\" for hierarchy \"rp2a03:rp2a03_blk\|apu:apu_blk\|apu_noise:apu_noise_blk\"" {  } { { "hw/src/cpu/apu/apu.v" "apu_noise_blk" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373809307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apu_mixer rp2a03:rp2a03_blk\|apu:apu_blk\|apu_mixer:apu_mixer_blk " "Elaborating entity \"apu_mixer\" for hierarchy \"rp2a03:rp2a03_blk\|apu:apu_blk\|apu_mixer:apu_mixer_blk\"" {  } { { "hw/src/cpu/apu/apu.v" "apu_mixer_blk" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373809354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jp rp2a03:rp2a03_blk\|jp:jp_blk " "Elaborating entity \"jp\" for hierarchy \"rp2a03:rp2a03_blk\|jp:jp_blk\"" {  } { { "hw/src/cpu/rp2a03.v" "jp_blk" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/rp2a03.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373809373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprdma rp2a03:rp2a03_blk\|sprdma:sprdma_blk " "Elaborating entity \"sprdma\" for hierarchy \"rp2a03:rp2a03_blk\|sprdma:sprdma_blk\"" {  } { { "hw/src/cpu/rp2a03.v" "sprdma_blk" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/rp2a03.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373809407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cart cart:cart_blk " "Elaborating entity \"cart\" for hierarchy \"cart:cart_blk\"" {  } { { "hw/src/nes_top.v" "cart_blk" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/nes_top.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373809427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_rom cart:cart_blk\|program_rom:program_rom_inst " "Elaborating entity \"program_rom\" for hierarchy \"cart:cart_blk\|program_rom:program_rom_inst\"" {  } { { "hw/src/cart/cart.v" "program_rom_inst" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cart/cart.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373809451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cart:cart_blk\|program_rom:program_rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cart:cart_blk\|program_rom:program_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "program_rom.v" "altsyncram_component" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/program_rom.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373809736 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cart:cart_blk\|program_rom:program_rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cart:cart_blk\|program_rom:program_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "program_rom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/program_rom.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373809753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cart:cart_blk\|program_rom:program_rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"cart:cart_blk\|program_rom:program_rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373809753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373809753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./hw/src/roms/mario bros/prog_rom.mif " "Parameter \"init_file\" = \"./hw/src/roms/mario bros/prog_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373809753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373809753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373809753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373809753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373809753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373809753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373809753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373809753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373809753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373809753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373809753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373809753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373809753 ""}  } { { "program_rom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/program_rom.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725373809753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_41r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_41r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_41r1 " "Found entity 1: altsyncram_41r1" {  } { { "db/altsyncram_41r1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/db/altsyncram_41r1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373809865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725373809865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_41r1 cart:cart_blk\|program_rom:program_rom_inst\|altsyncram:altsyncram_component\|altsyncram_41r1:auto_generated " "Elaborating entity \"altsyncram_41r1\" for hierarchy \"cart:cart_blk\|program_rom:program_rom_inst\|altsyncram:altsyncram_component\|altsyncram_41r1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373809866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373809960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725373809960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la cart:cart_blk\|program_rom:program_rom_inst\|altsyncram:altsyncram_component\|altsyncram_41r1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"cart:cart_blk\|program_rom:program_rom_inst\|altsyncram:altsyncram_component\|altsyncram_41r1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_41r1.tdf" "decode3" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/db/altsyncram_41r1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373809962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_11a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_11a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_11a " "Found entity 1: decode_11a" {  } { { "db/decode_11a.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/db/decode_11a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373810024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725373810024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_11a cart:cart_blk\|program_rom:program_rom_inst\|altsyncram:altsyncram_component\|altsyncram_41r1:auto_generated\|decode_11a:rden_decode " "Elaborating entity \"decode_11a\" for hierarchy \"cart:cart_blk\|program_rom:program_rom_inst\|altsyncram:altsyncram_component\|altsyncram_41r1:auto_generated\|decode_11a:rden_decode\"" {  } { { "db/altsyncram_41r1.tdf" "rden_decode" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/db/altsyncram_41r1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373810025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ofb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ofb " "Found entity 1: mux_ofb" {  } { { "db/mux_ofb.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/db/mux_ofb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373810096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725373810096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ofb cart:cart_blk\|program_rom:program_rom_inst\|altsyncram:altsyncram_component\|altsyncram_41r1:auto_generated\|mux_ofb:mux2 " "Elaborating entity \"mux_ofb\" for hierarchy \"cart:cart_blk\|program_rom:program_rom_inst\|altsyncram:altsyncram_component\|altsyncram_41r1:auto_generated\|mux_ofb:mux2\"" {  } { { "db/altsyncram_41r1.tdf" "mux2" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/db/altsyncram_41r1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373810096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "character_rom cart:cart_blk\|character_rom:character_rom_inst " "Elaborating entity \"character_rom\" for hierarchy \"cart:cart_blk\|character_rom:character_rom_inst\"" {  } { { "hw/src/cart/cart.v" "character_rom_inst" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cart/cart.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373810135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cart:cart_blk\|character_rom:character_rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cart:cart_blk\|character_rom:character_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "character_rom.v" "altsyncram_component" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/character_rom.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373810184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cart:cart_blk\|character_rom:character_rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cart:cart_blk\|character_rom:character_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "character_rom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/character_rom.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373810203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cart:cart_blk\|character_rom:character_rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"cart:cart_blk\|character_rom:character_rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373810203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373810203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./hw/src/roms/mario bros/char_rom.mif " "Parameter \"init_file\" = \"./hw/src/roms/mario bros/char_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373810203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373810203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373810203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373810203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373810203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373810203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373810203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373810203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373810203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373810203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373810203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373810203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373810203 ""}  } { { "character_rom.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/character_rom.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725373810203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iuq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iuq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iuq1 " "Found entity 1: altsyncram_iuq1" {  } { { "db/altsyncram_iuq1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/db/altsyncram_iuq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373810244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725373810244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iuq1 cart:cart_blk\|character_rom:character_rom_inst\|altsyncram:altsyncram_component\|altsyncram_iuq1:auto_generated " "Elaborating entity \"altsyncram_iuq1\" for hierarchy \"cart:cart_blk\|character_rom:character_rom_inst\|altsyncram:altsyncram_component\|altsyncram_iuq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373810244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wram wram:wram_blk " "Elaborating entity \"wram\" for hierarchy \"wram:wram_blk\"" {  } { { "hw/src/nes_top.v" "wram_blk" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/nes_top.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373810268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram_sync wram:wram_blk\|single_port_ram_sync:wram_bram " "Elaborating entity \"single_port_ram_sync\" for hierarchy \"wram:wram_blk\|single_port_ram_sync:wram_bram\"" {  } { { "hw/src/wram.v" "wram_bram" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/wram.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373810288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vram vram:vram_blk " "Elaborating entity \"vram\" for hierarchy \"vram:vram_blk\"" {  } { { "hw/src/nes_top.v" "vram_blk" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/nes_top.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373810311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ppu ppu:ppu_blk " "Elaborating entity \"ppu\" for hierarchy \"ppu:ppu_blk\"" {  } { { "hw/src/nes_top.v" "ppu_blk" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/nes_top.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373810333 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ppu.v(290) " "Verilog HDL or VHDL warning at the ppu.v(290): index expression is not wide enough to address all of the elements in the array" {  } { { "hw/src/ppu/ppu.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 290 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1725373810356 "|nes_top|ppu:ppu_blk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ppu_vga ppu:ppu_blk\|ppu_vga:ppu_vga_blk " "Elaborating entity \"ppu_vga\" for hierarchy \"ppu:ppu_blk\|ppu_vga:ppu_vga_blk\"" {  } { { "hw/src/ppu/ppu.v" "ppu_vga_blk" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373810358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync ppu:ppu_blk\|ppu_vga:ppu_vga_blk\|vga_sync:vga_sync_blk " "Elaborating entity \"vga_sync\" for hierarchy \"ppu:ppu_blk\|ppu_vga:ppu_vga_blk\|vga_sync:vga_sync_blk\"" {  } { { "hw/src/ppu/ppu_vga.v" "vga_sync_blk" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_vga.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373810378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ppu_ri ppu:ppu_blk\|ppu_ri:ppu_ri_blk " "Elaborating entity \"ppu_ri\" for hierarchy \"ppu:ppu_blk\|ppu_ri:ppu_ri_blk\"" {  } { { "hw/src/ppu/ppu.v" "ppu_ri_blk" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373810397 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ppu_ri.v(223) " "Verilog HDL Case Statement warning at ppu_ri.v(223): incomplete case statement has no default case item" {  } { { "hw/src/ppu/ppu_ri.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_ri.v" 223 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1725373810426 "|nes_top|ppu:ppu_blk|ppu_ri:ppu_ri_blk"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ppu_ri.v(245) " "Verilog HDL Case Statement warning at ppu_ri.v(245): incomplete case statement has no default case item" {  } { { "hw/src/ppu/ppu_ri.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_ri.v" 245 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1725373810426 "|nes_top|ppu:ppu_blk|ppu_ri:ppu_ri_blk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ppu_bg ppu:ppu_blk\|ppu_bg:ppu_bg_blk " "Elaborating entity \"ppu_bg\" for hierarchy \"ppu:ppu_blk\|ppu_bg:ppu_bg_blk\"" {  } { { "hw/src/ppu/ppu.v" "ppu_bg_blk" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373810427 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ppu_bg.v(201) " "Verilog HDL Case Statement information at ppu_bg.v(201): all case item expressions in this case statement are onehot" {  } { { "hw/src/ppu/ppu_bg.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_bg.v" 201 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1725373810451 "|nes_top|ppu:ppu_blk|ppu_bg:ppu_bg_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ppu_bg.v(299) " "Verilog HDL assignment warning at ppu_bg.v(299): truncated value with size 8 to match size of target (2)" {  } { { "hw/src/ppu/ppu_bg.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_bg.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810452 "|nes_top|ppu:ppu_blk|ppu_bg:ppu_bg_blk"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ppu_bg.v(290) " "Verilog HDL Case Statement warning at ppu_bg.v(290): incomplete case statement has no default case item" {  } { { "hw/src/ppu/ppu_bg.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_bg.v" 290 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1725373810452 "|nes_top|ppu:ppu_blk|ppu_bg:ppu_bg_blk"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ppu_bg.v(317) " "Verilog HDL or VHDL warning at the ppu_bg.v(317): index expression is not wide enough to address all of the elements in the array" {  } { { "hw/src/ppu/ppu_bg.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_bg.v" 317 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1725373810452 "|nes_top|ppu:ppu_blk|ppu_bg:ppu_bg_blk"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ppu_bg.v(318) " "Verilog HDL or VHDL warning at the ppu_bg.v(318): index expression is not wide enough to address all of the elements in the array" {  } { { "hw/src/ppu/ppu_bg.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_bg.v" 318 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1725373810452 "|nes_top|ppu:ppu_blk|ppu_bg:ppu_bg_blk"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ppu_bg.v(319) " "Verilog HDL or VHDL warning at the ppu_bg.v(319): index expression is not wide enough to address all of the elements in the array" {  } { { "hw/src/ppu/ppu_bg.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_bg.v" 319 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1725373810452 "|nes_top|ppu:ppu_blk|ppu_bg:ppu_bg_blk"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ppu_bg.v(320) " "Verilog HDL or VHDL warning at the ppu_bg.v(320): index expression is not wide enough to address all of the elements in the array" {  } { { "hw/src/ppu/ppu_bg.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_bg.v" 320 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1725373810452 "|nes_top|ppu:ppu_blk|ppu_bg:ppu_bg_blk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ppu_spr ppu:ppu_blk\|ppu_spr:ppu_spr_blk " "Elaborating entity \"ppu_spr\" for hierarchy \"ppu:ppu_blk\|ppu_spr:ppu_spr_blk\"" {  } { { "hw/src/ppu/ppu.v" "ppu_spr_blk" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373810453 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 ppu_spr.v(155) " "Verilog HDL assignment warning at ppu_spr.v(155): truncated value with size 8 to match size of target (1)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810522 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 ppu_spr.v(156) " "Verilog HDL assignment warning at ppu_spr.v(156): truncated value with size 8 to match size of target (1)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810523 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 ppu_spr.v(157) " "Verilog HDL assignment warning at ppu_spr.v(157): truncated value with size 8 to match size of target (1)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810523 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 ppu_spr.v(158) " "Verilog HDL assignment warning at ppu_spr.v(158): truncated value with size 8 to match size of target (2)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810523 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 ppu_spr.v(161) " "Verilog HDL assignment warning at ppu_spr.v(161): truncated value with size 10 to match size of target (9)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810523 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 1 ppu_spr.v(233) " "Verilog HDL assignment warning at ppu_spr.v(233): truncated value with size 25 to match size of target (1)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810523 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 8 ppu_spr.v(234) " "Verilog HDL assignment warning at ppu_spr.v(234): truncated value with size 25 to match size of target (8)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810523 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 8 ppu_spr.v(235) " "Verilog HDL assignment warning at ppu_spr.v(235): truncated value with size 25 to match size of target (8)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810523 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 2 ppu_spr.v(236) " "Verilog HDL assignment warning at ppu_spr.v(236): truncated value with size 25 to match size of target (2)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810523 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 1 ppu_spr.v(237) " "Verilog HDL assignment warning at ppu_spr.v(237): truncated value with size 25 to match size of target (1)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810523 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 1 ppu_spr.v(238) " "Verilog HDL assignment warning at ppu_spr.v(238): truncated value with size 25 to match size of target (1)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810523 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 4 ppu_spr.v(239) " "Verilog HDL assignment warning at ppu_spr.v(239): truncated value with size 25 to match size of target (4)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810523 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ppu_spr.v(270) " "Verilog HDL Case Statement warning at ppu_spr.v(270): incomplete case statement has no default case item" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 270 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1725373810523 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 ppu_spr.v(438) " "Verilog HDL assignment warning at ppu_spr.v(438): truncated value with size 28 to match size of target (1)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810523 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 ppu_spr.v(439) " "Verilog HDL assignment warning at ppu_spr.v(439): truncated value with size 28 to match size of target (1)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810523 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 2 ppu_spr.v(440) " "Verilog HDL assignment warning at ppu_spr.v(440): truncated value with size 28 to match size of target (2)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810523 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 ppu_spr.v(441) " "Verilog HDL assignment warning at ppu_spr.v(441): truncated value with size 28 to match size of target (8)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810523 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 ppu_spr.v(442) " "Verilog HDL assignment warning at ppu_spr.v(442): truncated value with size 28 to match size of target (8)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810524 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 ppu_spr.v(443) " "Verilog HDL assignment warning at ppu_spr.v(443): truncated value with size 28 to match size of target (8)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810524 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 ppu_spr.v(444) " "Verilog HDL assignment warning at ppu_spr.v(444): truncated value with size 28 to match size of target (1)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810524 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 ppu_spr.v(445) " "Verilog HDL assignment warning at ppu_spr.v(445): truncated value with size 28 to match size of target (1)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810524 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 2 ppu_spr.v(446) " "Verilog HDL assignment warning at ppu_spr.v(446): truncated value with size 28 to match size of target (2)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810524 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 ppu_spr.v(447) " "Verilog HDL assignment warning at ppu_spr.v(447): truncated value with size 28 to match size of target (8)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810524 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 ppu_spr.v(448) " "Verilog HDL assignment warning at ppu_spr.v(448): truncated value with size 28 to match size of target (8)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810524 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 ppu_spr.v(449) " "Verilog HDL assignment warning at ppu_spr.v(449): truncated value with size 28 to match size of target (8)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810524 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 ppu_spr.v(450) " "Verilog HDL assignment warning at ppu_spr.v(450): truncated value with size 28 to match size of target (1)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810524 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 ppu_spr.v(451) " "Verilog HDL assignment warning at ppu_spr.v(451): truncated value with size 28 to match size of target (1)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810524 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 2 ppu_spr.v(452) " "Verilog HDL assignment warning at ppu_spr.v(452): truncated value with size 28 to match size of target (2)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810524 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 ppu_spr.v(453) " "Verilog HDL assignment warning at ppu_spr.v(453): truncated value with size 28 to match size of target (8)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810524 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 ppu_spr.v(454) " "Verilog HDL assignment warning at ppu_spr.v(454): truncated value with size 28 to match size of target (8)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810524 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 ppu_spr.v(455) " "Verilog HDL assignment warning at ppu_spr.v(455): truncated value with size 28 to match size of target (8)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810524 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 ppu_spr.v(456) " "Verilog HDL assignment warning at ppu_spr.v(456): truncated value with size 28 to match size of target (1)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810524 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 ppu_spr.v(457) " "Verilog HDL assignment warning at ppu_spr.v(457): truncated value with size 28 to match size of target (1)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810525 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 2 ppu_spr.v(458) " "Verilog HDL assignment warning at ppu_spr.v(458): truncated value with size 28 to match size of target (2)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810525 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 ppu_spr.v(459) " "Verilog HDL assignment warning at ppu_spr.v(459): truncated value with size 28 to match size of target (8)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810525 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 ppu_spr.v(460) " "Verilog HDL assignment warning at ppu_spr.v(460): truncated value with size 28 to match size of target (8)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810525 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 ppu_spr.v(461) " "Verilog HDL assignment warning at ppu_spr.v(461): truncated value with size 28 to match size of target (8)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810525 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 ppu_spr.v(462) " "Verilog HDL assignment warning at ppu_spr.v(462): truncated value with size 28 to match size of target (1)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810525 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 ppu_spr.v(463) " "Verilog HDL assignment warning at ppu_spr.v(463): truncated value with size 28 to match size of target (1)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810525 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 2 ppu_spr.v(464) " "Verilog HDL assignment warning at ppu_spr.v(464): truncated value with size 28 to match size of target (2)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810525 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 ppu_spr.v(465) " "Verilog HDL assignment warning at ppu_spr.v(465): truncated value with size 28 to match size of target (8)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810525 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 ppu_spr.v(466) " "Verilog HDL assignment warning at ppu_spr.v(466): truncated value with size 28 to match size of target (8)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810525 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 ppu_spr.v(467) " "Verilog HDL assignment warning at ppu_spr.v(467): truncated value with size 28 to match size of target (8)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810525 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 ppu_spr.v(468) " "Verilog HDL assignment warning at ppu_spr.v(468): truncated value with size 28 to match size of target (1)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810525 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 ppu_spr.v(469) " "Verilog HDL assignment warning at ppu_spr.v(469): truncated value with size 28 to match size of target (1)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810525 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 2 ppu_spr.v(470) " "Verilog HDL assignment warning at ppu_spr.v(470): truncated value with size 28 to match size of target (2)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810525 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 ppu_spr.v(471) " "Verilog HDL assignment warning at ppu_spr.v(471): truncated value with size 28 to match size of target (8)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810525 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 ppu_spr.v(472) " "Verilog HDL assignment warning at ppu_spr.v(472): truncated value with size 28 to match size of target (8)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810525 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 ppu_spr.v(473) " "Verilog HDL assignment warning at ppu_spr.v(473): truncated value with size 28 to match size of target (8)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810525 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 ppu_spr.v(474) " "Verilog HDL assignment warning at ppu_spr.v(474): truncated value with size 28 to match size of target (1)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810525 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 ppu_spr.v(475) " "Verilog HDL assignment warning at ppu_spr.v(475): truncated value with size 28 to match size of target (1)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810525 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 2 ppu_spr.v(476) " "Verilog HDL assignment warning at ppu_spr.v(476): truncated value with size 28 to match size of target (2)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810525 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 ppu_spr.v(477) " "Verilog HDL assignment warning at ppu_spr.v(477): truncated value with size 28 to match size of target (8)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810525 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 ppu_spr.v(478) " "Verilog HDL assignment warning at ppu_spr.v(478): truncated value with size 28 to match size of target (8)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810525 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 ppu_spr.v(479) " "Verilog HDL assignment warning at ppu_spr.v(479): truncated value with size 28 to match size of target (8)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810525 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 ppu_spr.v(480) " "Verilog HDL assignment warning at ppu_spr.v(480): truncated value with size 28 to match size of target (1)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810526 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 1 ppu_spr.v(481) " "Verilog HDL assignment warning at ppu_spr.v(481): truncated value with size 28 to match size of target (1)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810526 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 2 ppu_spr.v(482) " "Verilog HDL assignment warning at ppu_spr.v(482): truncated value with size 28 to match size of target (2)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810526 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 ppu_spr.v(483) " "Verilog HDL assignment warning at ppu_spr.v(483): truncated value with size 28 to match size of target (8)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810526 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 ppu_spr.v(484) " "Verilog HDL assignment warning at ppu_spr.v(484): truncated value with size 28 to match size of target (8)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810526 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 ppu_spr.v(485) " "Verilog HDL assignment warning at ppu_spr.v(485): truncated value with size 28 to match size of target (8)" {  } { { "hw/src/ppu/ppu_spr.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_spr.v" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810526 "|nes_top|ppu:ppu_blk|ppu_spr:ppu_spr_blk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hci hci:hci_blk " "Elaborating entity \"hci\" for hierarchy \"hci:hci_blk\"" {  } { { "hw/src/nes_top.v" "hci_blk" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/nes_top.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373810528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart hci:hci_blk\|uart:uart_blk " "Elaborating entity \"uart\" for hierarchy \"hci:hci_blk\|uart:uart_blk\"" {  } { { "hw/src/hci/hci.v" "uart_blk" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/hci/hci.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373810555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_baud_clk hci:hci_blk\|uart:uart_blk\|uart_baud_clk:uart_baud_clk_blk " "Elaborating entity \"uart_baud_clk\" for hierarchy \"hci:hci_blk\|uart:uart_blk\|uart_baud_clk:uart_baud_clk_blk\"" {  } { { "hw/src/cmn/uart/uart.v" "uart_baud_clk_blk" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/uart/uart.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373810574 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_baud_clk.v(41) " "Verilog HDL assignment warning at uart_baud_clk.v(41): truncated value with size 32 to match size of target (16)" {  } { { "hw/src/cmn/uart/uart_baud_clk.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/uart/uart_baud_clk.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810580 "|nes_top|hci:hci_blk|uart:uart_blk|uart_baud_clk:uart_baud_clk_blk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx hci:hci_blk\|uart:uart_blk\|uart_rx:uart_rx_blk " "Elaborating entity \"uart_rx\" for hierarchy \"hci:hci_blk\|uart:uart_blk\|uart_rx:uart_rx_blk\"" {  } { { "hw/src/cmn/uart/uart.v" "uart_rx_blk" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/uart/uart.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373810613 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart_rx.v(45) " "Verilog HDL assignment warning at uart_rx.v(45): truncated value with size 32 to match size of target (6)" {  } { { "hw/src/cmn/uart/uart_rx.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/uart/uart_rx.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810614 "|nes_top|hci:hci_blk|uart:uart_blk|uart_rx:uart_rx_blk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx hci:hci_blk\|uart:uart_blk\|uart_tx:uart_tx_blk " "Elaborating entity \"uart_tx\" for hierarchy \"hci:hci_blk\|uart:uart_blk\|uart_tx:uart_tx_blk\"" {  } { { "hw/src/cmn/uart/uart.v" "uart_tx_blk" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/uart/uart.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373810638 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart_tx.v(45) " "Verilog HDL assignment warning at uart_tx.v(45): truncated value with size 32 to match size of target (6)" {  } { { "hw/src/cmn/uart/uart_tx.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/uart/uart_tx.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725373810638 "|nes_top|hci:hci_blk|uart:uart_blk|uart_tx:uart_tx_blk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo hci:hci_blk\|uart:uart_blk\|fifo:uart_rx_fifo " "Elaborating entity \"fifo\" for hierarchy \"hci:hci_blk\|uart:uart_blk\|fifo:uart_rx_fifo\"" {  } { { "hw/src/cmn/uart/uart.v" "uart_rx_fifo" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/uart/uart.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373810649 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "hci:hci_blk\|uart:uart_blk\|fifo:uart_tx_fifo\|q_data_array_rtl_0 " "Inferred RAM node \"hci:hci_blk\|uart:uart_blk\|fifo:uart_tx_fifo\|q_data_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1725373811806 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "hci:hci_blk\|uart:uart_blk\|fifo:uart_rx_fifo\|q_data_array_rtl_0 " "Inferred RAM node \"hci:hci_blk\|uart:uart_blk\|fifo:uart_rx_fifo\|q_data_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1725373811807 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "7 " "Found 7 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "hci:hci_blk\|uart:uart_blk\|fifo:uart_tx_fifo\|q_data_array " "RAM logic \"hci:hci_blk\|uart:uart_blk\|fifo:uart_tx_fifo\|q_data_array\" is uninferred due to asynchronous read logic" {  } { { "hw/src/cmn/fifo/fifo.v" "q_data_array" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/fifo/fifo.v" 53 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1725373811808 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "hci:hci_blk\|uart:uart_blk\|fifo:uart_rx_fifo\|q_data_array " "RAM logic \"hci:hci_blk\|uart:uart_blk\|fifo:uart_rx_fifo\|q_data_array\" is uninferred due to asynchronous read logic" {  } { { "hw/src/cmn/fifo/fifo.v" "q_data_array" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cmn/fifo/fifo.v" 53 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1725373811808 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ppu:ppu_blk\|ppu_vga:ppu_vga_blk\|Ram0 " "RAM logic \"ppu:ppu_blk\|ppu_vga:ppu_vga_blk\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "hw/src/ppu/ppu_vga.v" "Ram0" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/ppu/ppu_vga.v" 127 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1725373811808 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "rp2a03:rp2a03_blk\|apu:apu_blk\|apu_noise:apu_noise_blk\|apu_length_counter:length_counter\|Ram0 " "RAM logic \"rp2a03:rp2a03_blk\|apu:apu_blk\|apu_noise:apu_noise_blk\|apu_length_counter:length_counter\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "hw/src/cpu/apu/apu_length_counter.v" "Ram0" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu_length_counter.v" 66 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1725373811808 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "rp2a03:rp2a03_blk\|apu:apu_blk\|apu_triangle:apu_triangle_blk\|apu_length_counter:length_counter\|Ram0 " "RAM logic \"rp2a03:rp2a03_blk\|apu:apu_blk\|apu_triangle:apu_triangle_blk\|apu_length_counter:length_counter\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "hw/src/cpu/apu/apu_length_counter.v" "Ram0" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu_length_counter.v" 66 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1725373811808 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "rp2a03:rp2a03_blk\|apu:apu_blk\|apu_pulse:apu_pulse1_blk\|apu_length_counter:length_counter\|Ram0 " "RAM logic \"rp2a03:rp2a03_blk\|apu:apu_blk\|apu_pulse:apu_pulse1_blk\|apu_length_counter:length_counter\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "hw/src/cpu/apu/apu_length_counter.v" "Ram0" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu_length_counter.v" 66 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1725373811808 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "rp2a03:rp2a03_blk\|apu:apu_blk\|apu_pulse:apu_pulse0_blk\|apu_length_counter:length_counter\|Ram0 " "RAM logic \"rp2a03:rp2a03_blk\|apu:apu_blk\|apu_pulse:apu_pulse0_blk\|apu_length_counter:length_counter\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "hw/src/cpu/apu/apu_length_counter.v" "Ram0" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/hw/src/cpu/apu/apu_length_counter.v" 66 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1725373811808 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1725373811808 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "hci:hci_blk\|uart:uart_blk\|fifo:uart_tx_fifo\|q_data_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"hci:hci_blk\|uart:uart_blk\|fifo:uart_tx_fifo\|q_data_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "hci:hci_blk\|uart:uart_blk\|fifo:uart_rx_fifo\|q_data_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"hci:hci_blk\|uart:uart_blk\|fifo:uart_rx_fifo\|q_data_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vram:vram_blk\|single_port_ram_sync:vram_bram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"vram:vram_blk\|single_port_ram_sync:vram_bram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "wram:wram_blk\|single_port_ram_sync:wram_bram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"wram:wram_blk\|single_port_ram_sync:wram_bram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725373817539 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1725373817539 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1725373817539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hci:hci_blk\|uart:uart_blk\|fifo:uart_tx_fifo\|altsyncram:q_data_array_rtl_0 " "Elaborated megafunction instantiation \"hci:hci_blk\|uart:uart_blk\|fifo:uart_tx_fifo\|altsyncram:q_data_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373817681 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hci:hci_blk\|uart:uart_blk\|fifo:uart_tx_fifo\|altsyncram:q_data_array_rtl_0 " "Instantiated megafunction \"hci:hci_blk\|uart:uart_blk\|fifo:uart_tx_fifo\|altsyncram:q_data_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373817681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373817681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373817681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373817681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373817681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373817681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373817681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373817681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373817681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373817681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373817681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373817681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373817681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373817681 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725373817681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_edi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_edi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_edi1 " "Found entity 1: altsyncram_edi1" {  } { { "db/altsyncram_edi1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/db/altsyncram_edi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373817738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725373817738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vram:vram_blk\|single_port_ram_sync:vram_bram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"vram:vram_blk\|single_port_ram_sync:vram_bram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373817796 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vram:vram_blk\|single_port_ram_sync:vram_bram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"vram:vram_blk\|single_port_ram_sync:vram_bram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373817796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373817796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373817796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373817796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373817796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373817796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373817796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373817796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725373817796 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725373817796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ana1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ana1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ana1 " "Found entity 1: altsyncram_ana1" {  } { { "db/altsyncram_ana1.tdf" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/db/altsyncram_ana1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725373817844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725373817844 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1725373826430 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1725373837482 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725373838868 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725373838868 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7701 " "Implemented 7701 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725373840225 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725373840225 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7604 " "Implemented 7604 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725373840225 ""} { "Info" "ICUT_CUT_TM_RAMS" "72 " "Implemented 72 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1725373840225 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1725373840225 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725373840225 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 114 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 114 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4941 " "Peak virtual memory: 4941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725373840313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 03 10:30:40 2024 " "Processing ended: Tue Sep 03 10:30:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725373840313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725373840313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725373840313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725373840313 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1725373842639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725373842639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 03 10:30:41 2024 " "Processing started: Tue Sep 03 10:30:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725373842639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1725373842639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fpga_nes -c fpga_nes " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fpga_nes -c fpga_nes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1725373842639 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1725373844552 ""}
{ "Info" "0" "" "Project  = fpga_nes" {  } {  } 0 0 "Project  = fpga_nes" 0 0 "Fitter" 0 0 1725373844552 ""}
{ "Info" "0" "" "Revision = fpga_nes" {  } {  } 0 0 "Revision = fpga_nes" 0 0 "Fitter" 0 0 1725373844552 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1725373844807 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1725373844808 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fpga_nes 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"fpga_nes\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1725373844855 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1725373844904 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1725373844904 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK clk_pll:clk\|clk_pll_0002:clk_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"clk_pll:clk\|clk_pll_0002:clk_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1725373845029 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1725373845449 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1725373845515 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1725373845894 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1725373845996 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 24 " "No exact pin location assignment(s) for 4 pins of 24 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1725373846296 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1725373862705 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_pll:clk\|clk_pll_0002:clk_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 3877 global CLKCTRL_G0 " "clk_pll:clk\|clk_pll_0002:clk_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 3877 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1725373863123 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1725373863123 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725373863124 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fpga_nes.sdc " "Synopsys Design Constraints File file not found: 'fpga_nes.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1725373866201 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1725373866202 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1725373866235 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1725373866242 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725373866304 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725373866304 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725373866304 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1725373866304 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1725373866392 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1725373866394 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1725373866398 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1725373866783 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1725373866804 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1725373866860 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1725373866902 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1725373866902 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1725373866923 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1725373867988 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1725373868009 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1725373868009 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:23 " "Fitter preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725373868383 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1725373880427 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1725373882335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:49 " "Fitter placement preparation operations ending: elapsed time is 00:01:49" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725373990099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1725374101505 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1725374122126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:21 " "Fitter placement operations ending: elapsed time is 00:00:21" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725374122126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1725374126228 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "39 X33_Y11 X44_Y22 " "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22" {  } { { "loc" "" { Generic "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/" { { 1 { 0 "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22"} { { 12 { 0 ""} 33 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1725374148206 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1725374148206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1725374201180 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1725374201180 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1725374201180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:07 " "Fitter routing operations ending: elapsed time is 00:01:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725374201190 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 18.99 " "Total time spent on timing analysis during the Fitter is 18.99 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1725374219052 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1725374219143 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1725374221555 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1725374221558 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1725374225025 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:15 " "Fitter post-fit operations ending: elapsed time is 00:00:15" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725374234962 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/output_files/fpga_nes.fit.smsg " "Generated suppressed messages file C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/output_files/fpga_nes.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1725374235946 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7094 " "Peak virtual memory: 7094 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725374238425 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 03 10:37:18 2024 " "Processing ended: Tue Sep 03 10:37:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725374238425 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:37 " "Elapsed time: 00:06:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725374238425 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:01 " "Total CPU time (on all processors): 00:08:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725374238425 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1725374238425 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1725374240480 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725374240481 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 03 10:37:20 2024 " "Processing started: Tue Sep 03 10:37:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725374240481 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1725374240481 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fpga_nes -c fpga_nes " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fpga_nes -c fpga_nes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1725374240481 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1725374241707 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1725374255926 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4922 " "Peak virtual memory: 4922 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725374257094 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 03 10:37:37 2024 " "Processing ended: Tue Sep 03 10:37:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725374257094 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725374257094 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725374257094 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1725374257094 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1725374257909 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1725374258747 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725374258747 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 03 10:37:38 2024 " "Processing started: Tue Sep 03 10:37:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725374258747 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1725374258747 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fpga_nes -c fpga_nes " "Command: quartus_sta fpga_nes -c fpga_nes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1725374258747 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1725374258915 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1725374259996 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1725374259997 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725374260044 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725374260044 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fpga_nes.sdc " "Synopsys Design Constraints File file not found: 'fpga_nes.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1725374260948 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1725374260948 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK_50MHZ CLK_50MHZ " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK_50MHZ CLK_50MHZ" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1725374260973 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1725374260973 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1725374260973 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1725374260973 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1725374260973 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1725374260978 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725374261007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725374261007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725374261007 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1725374261007 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1725374261025 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1725374261025 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1725374261029 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1725374261060 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1725374261455 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1725374261455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.144 " "Worst-case setup slack is -1.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374261458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374261458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.144            -123.204 clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.144            -123.204 clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374261458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725374261458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.356 " "Worst-case hold slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374261536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374261536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.356               0.000 clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374261536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725374261536 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725374261540 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725374261545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374261550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374261550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374261550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.572               0.000 clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.572               0.000 clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374261550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.944               0.000 CLK_50MHZ  " "    9.944               0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374261550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725374261550 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1725374261666 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1725374261716 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1725374266445 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725374267386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725374267386 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725374267386 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1725374267386 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1725374267386 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1725374267762 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1725374267762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.152 " "Worst-case setup slack is -1.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374267779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374267779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.152            -123.550 clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.152            -123.550 clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374267779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725374267779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374267895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374267895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.341               0.000 clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374267895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725374267895 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725374267900 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725374267905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374267915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374267915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374267915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.544               0.000 clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.544               0.000 clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374267915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.968               0.000 CLK_50MHZ  " "    9.968               0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374267915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725374267915 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1725374268092 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1725374268795 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1725374278743 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725374279510 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725374279510 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725374279510 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1725374279510 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1725374279511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.156 " "Worst-case setup slack is 4.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374279677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374279677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.156               0.000 clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.156               0.000 clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374279677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725374279677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374279804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374279804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.179               0.000 clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374279804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725374279804 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725374279810 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725374279816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374279827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374279827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374279827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.885               0.000 clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.885               0.000 clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374279827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.646               0.000 CLK_50MHZ  " "    9.646               0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374279827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725374279827 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1725374280023 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725374280717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725374280717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1725374280717 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1725374280717 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1725374280717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.058 " "Worst-case setup slack is 5.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374280879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374280879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.058               0.000 clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.058               0.000 clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374280879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725374280879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.162 " "Worst-case hold slack is 0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374280982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374280982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.162               0.000 clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374280982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725374280982 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725374280988 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725374280995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374281004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374281004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374281004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.891               0.000 clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.891               0.000 clk\|clk_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374281004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.634               0.000 CLK_50MHZ  " "    9.634               0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1725374281004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725374281004 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1725374283698 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1725374283707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5437 " "Peak virtual memory: 5437 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725374283911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 03 10:38:03 2024 " "Processing ended: Tue Sep 03 10:38:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725374283911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725374283911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725374283911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1725374283911 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1725374285348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725374285348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 03 10:38:05 2024 " "Processing started: Tue Sep 03 10:38:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725374285348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1725374285348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off fpga_nes -c fpga_nes " "Command: quartus_eda --read_settings_files=off --write_settings_files=off fpga_nes -c fpga_nes" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1725374285349 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1725374286659 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpga_nes.vo C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/simulation/activehdl/ simulation " "Generated file fpga_nes.vo in folder \"C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/deprecated/fpga_nes_bennett/fpga_nes/simulation/activehdl/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1725374288134 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725374288285 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 03 10:38:08 2024 " "Processing ended: Tue Sep 03 10:38:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725374288285 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725374288285 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725374288285 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1725374288285 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 126 s " "Quartus Prime Full Compilation was successful. 0 errors, 126 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1725374289055 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725376884751 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725376884751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 03 11:21:24 2024 " "Processing started: Tue Sep 03 11:21:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725376884751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1725376884751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp fpga_nes -c fpga_nes --netlist_type=sgate " "Command: quartus_npp fpga_nes -c fpga_nes --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1725376884753 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1725376885006 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4567 " "Peak virtual memory: 4567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725376885967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 03 11:21:25 2024 " "Processing ended: Tue Sep 03 11:21:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725376885967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725376885967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725376885967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1725376885967 ""}
