INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/2025.1/Projects/Digital circuit design/Traffic_light_FSM/Traffic_light_FSM.srcs/sources_1/new/module_TrafficLights.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_TrafficLights
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/2025.1/Projects/Digital circuit design/Traffic_light_FSM/Traffic_light_FSM.srcs/sources_1/new/timeCounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timeCounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/2025.1/Projects/Digital circuit design/Traffic_light_FSM/Traffic_light_FSM.srcs/sources_1/new/trafficLights_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trafficLights_tb
