#define NULL ((void*)0)
typedef unsigned long size_t;  // Customize by platform.
typedef long intptr_t; typedef unsigned long uintptr_t;
typedef long scalar_t__;  // Either arithmetic or pointer type.
/* By default, we understand bool (as a convenience). */
typedef int bool;
#define false 0
#define true 1

/* Forward declarations */

/* Type definitions */
typedef  int uint8_t ;
typedef  int uint32_t ;
typedef  int u_int ;
struct ahd_softc {int /*<<< orphan*/  dev_softc; } ;

/* Variables and functions */
 int /*<<< orphan*/  AHD_MODE_CFG ; 
 int /*<<< orphan*/  AHD_MODE_SCSI ; 
 int CHIPRST ; 
 int /*<<< orphan*/  CLRINT ; 
 int CLRPCIINT ; 
 int EIO ; 
 int FAILDIS ; 
 int /*<<< orphan*/  HCNTRL ; 
 int /*<<< orphan*/  INTSTAT ; 
 int PAUSE ; 
 int PCIINT ; 
 int PCIM_CMD_SERRESPEN ; 
 scalar_t__ PCIR_COMMAND ; 
 scalar_t__ PCIR_STATUS ; 
 int PERRORDIS ; 
 int /*<<< orphan*/  SEQCTL0 ; 
 int /*<<< orphan*/  SRAM_BASE ; 
 int STA ; 
 int /*<<< orphan*/  TARGPCISTAT ; 
 int FUNC0 (struct ahd_softc*,int /*<<< orphan*/ ) ; 
 int FUNC1 (struct ahd_softc*,int /*<<< orphan*/ ) ; 
 scalar_t__ FUNC2 (struct ahd_softc*) ; 
 int /*<<< orphan*/  FUNC3 (struct ahd_softc*,int /*<<< orphan*/ ,int) ; 
 int /*<<< orphan*/  FUNC4 (struct ahd_softc*,int /*<<< orphan*/ ,int) ; 
 int /*<<< orphan*/  FUNC5 (struct ahd_softc*,int /*<<< orphan*/ ,int /*<<< orphan*/ ) ; 
 int FUNC6 (int /*<<< orphan*/ ,scalar_t__,int) ; 
 int /*<<< orphan*/  FUNC7 (int /*<<< orphan*/ ,scalar_t__,int,int) ; 

int
FUNC8(struct ahd_softc *ahd)
{
	uint32_t cmd;
	u_int	 targpcistat;
	u_int	 pci_status1;
	int	 error;
	uint8_t	 hcntrl;

	error = EIO;

	/*
	 * Enable PCI error interrupt status, but suppress NMIs
	 * generated by SERR raised due to target aborts.
	 */
	cmd = FUNC6(ahd->dev_softc, PCIR_COMMAND, /*bytes*/2);
	FUNC7(ahd->dev_softc, PCIR_COMMAND,
			     cmd & ~PCIM_CMD_SERRESPEN, /*bytes*/2);

	/*
	 * First a simple test to see if any
	 * registers can be read.  Reading
	 * HCNTRL has no side effects and has
	 * at least one bit that is guaranteed to
	 * be zero so it is a good register to
	 * use for this test.
	 */
	hcntrl = FUNC0(ahd, HCNTRL);
	if (hcntrl == 0xFF)
		goto fail;

	/*
	 * Next create a situation where write combining
	 * or read prefetching could be initiated by the
	 * CPU or host bridge.  Our device does not support
	 * either, so look for data corruption and/or flagged
	 * PCI errors.  First pause without causing another
	 * chip reset.
	 */
	hcntrl &= ~CHIPRST;
	FUNC3(ahd, HCNTRL, hcntrl|PAUSE);
	while (FUNC2(ahd) == 0)
		;

	/* Clear any PCI errors that occurred before our driver attached. */
	FUNC5(ahd, AHD_MODE_CFG, AHD_MODE_CFG);
	targpcistat = FUNC0(ahd, TARGPCISTAT);
	FUNC3(ahd, TARGPCISTAT, targpcistat);
	pci_status1 = FUNC6(ahd->dev_softc,
					  PCIR_STATUS + 1, /*bytes*/1);
	FUNC7(ahd->dev_softc, PCIR_STATUS + 1,
			     pci_status1, /*bytes*/1);
	FUNC5(ahd, AHD_MODE_SCSI, AHD_MODE_SCSI);
	FUNC3(ahd, CLRINT, CLRPCIINT);

	FUNC3(ahd, SEQCTL0, PERRORDIS);
	FUNC4(ahd, SRAM_BASE, 0x5aa555aa);
	if (FUNC1(ahd, SRAM_BASE) != 0x5aa555aa)
		goto fail;

	if ((FUNC0(ahd, INTSTAT) & PCIINT) != 0) {
		u_int targpcistat;

		FUNC5(ahd, AHD_MODE_CFG, AHD_MODE_CFG);
		targpcistat = FUNC0(ahd, TARGPCISTAT);
		if ((targpcistat & STA) != 0)
			goto fail;
	}

	error = 0;

fail:
	if ((FUNC0(ahd, INTSTAT) & PCIINT) != 0) {

		FUNC5(ahd, AHD_MODE_CFG, AHD_MODE_CFG);
		targpcistat = FUNC0(ahd, TARGPCISTAT);

		/* Silently clear any latched errors. */
		FUNC3(ahd, TARGPCISTAT, targpcistat);
		pci_status1 = FUNC6(ahd->dev_softc,
						  PCIR_STATUS + 1, /*bytes*/1);
		FUNC7(ahd->dev_softc, PCIR_STATUS + 1,
				     pci_status1, /*bytes*/1);
		FUNC3(ahd, CLRINT, CLRPCIINT);
	}
	FUNC3(ahd, SEQCTL0, PERRORDIS|FAILDIS);
	FUNC7(ahd->dev_softc, PCIR_COMMAND, cmd, /*bytes*/2);
	return (error);
}