// Seed: 3274709477
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_1;
  wire id_5;
  wire id_6, id_7, id_8;
endmodule
module module_1 (
    output wand id_0,
    input wand id_1
    , id_7,
    output tri0 id_2,
    input uwire id_3
    , id_8,
    input supply1 id_4,
    output wand id_5
);
  assign id_7 = 1'b0;
  assign (pull1, highz0) id_5 = id_3;
  module_0(
      id_8, id_7, id_7, id_8
  );
  wire id_9;
  nor (id_0, id_1, id_3, id_8, id_7, id_4);
endmodule
