# Digital-electronics-1
## Labs

**Source code**
```
architecture dataflow of gates is
begin
  f_o  <= ((not b_i> and a_i) or ((not c_i) and (not b_i));
  fmand_o <= a_i and b_i;
  --fand_o <= a_i and b_i;
  --fxor_o <= a_i xor b_i;
and architecture dataflow;

[Hanka Git] (https://github.com/HankaK-git/Digital-electronics-1/edit/main/README.md)
```
