$comment
	File created using the following command:
		vcd file decod_bcd.msim.vcd -direction
$end
$date
	Mon Sep 18 17:17:33 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module decod_bcd_vlg_vec_tst $end
$var reg 1 ! W $end
$var reg 1 " X $end
$var reg 1 # Y $end
$var reg 1 $ Z $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' c $end
$var wire 1 ( d $end
$var wire 1 ) e $end
$var wire 1 * f $end
$var wire 1 + g $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 a~output_o $end
$var wire 1 3 b~output_o $end
$var wire 1 4 c~output_o $end
$var wire 1 5 d~output_o $end
$var wire 1 6 e~output_o $end
$var wire 1 7 f~output_o $end
$var wire 1 8 g~output_o $end
$var wire 1 9 Y~input_o $end
$var wire 1 : W~input_o $end
$var wire 1 ; Z~input_o $end
$var wire 1 < X~input_o $end
$var wire 1 = inst|inst6~0_combout $end
$var wire 1 > inst|inst9~0_combout $end
$var wire 1 ? inst|inst10~combout $end
$var wire 1 @ inst|inst16~0_combout $end
$var wire 1 A inst|inst22~0_combout $end
$var wire 1 B inst|inst24~0_combout $end
$var wire 1 C inst|inst28~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
1+
0,
1-
x.
1/
10
11
02
03
04
05
06
07
18
09
0:
0;
0<
1=
1>
1?
1@
1A
1B
0C
$end
#5000
1!
1:
0B
0A
0@
0=
12
15
16
17
1*
1)
1(
1%
#10000
1"
0!
1<
0:
1C
1A
1@
0?
1=
02
14
05
06
08
0+
0)
0(
1'
0%
#15000
1!
1:
0A
1?
04
16
1)
0'
#20000
1#
0"
0!
19
0<
0:
1B
0@
0=
12
15
07
0*
1(
1%
#25000
1!
1:
1@
0>
1=
02
13
05
0(
1&
0%
#30000
1"
0!
1<
0:
1A
06
0)
#35000
1!
1:
0C
0B
0A
0@
1>
03
15
16
17
18
1+
1*
1)
1(
0&
#40000
1$
0#
0"
0!
1;
09
0<
0:
1C
1B
1@
1A
06
05
07
08
0+
0*
0(
0)
#45000
1!
1:
0A
16
1)
#50000
1"
0!
1<
0:
1A
0?
14
06
0)
1'
#55000
1!
1:
0A
1?
04
16
1)
0'
#60000
1#
0"
0!
19
0<
0:
#65000
1!
1:
0>
13
1&
#70000
1"
0!
1<
0:
1A
06
0)
#75000
1!
1:
0A
1>
03
16
1)
0&
#80000
