

================================================================
== Vivado HLS Report for 'distPoints_fix'
================================================================
* Date:           Sun Jul  9 17:28:04 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Lab_4
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.927|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   25|   25|   25|   25|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.45>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%y2_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %y2_V)"   --->   Operation 27 'read' 'y2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x2_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x2_V)"   --->   Operation 28 'read' 'x2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%y1_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %y1_V)"   --->   Operation 29 'read' 'y1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x1_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x1_V)"   --->   Operation 30 'read' 'x1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = sext i16 %x2_V_read to i17" [Lab_4/core.cpp:16]   --->   Operation 31 'sext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_1 = sext i16 %x1_V_read to i17" [Lab_4/core.cpp:16]   --->   Operation 32 'sext' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (2.07ns)   --->   "%r_V = sub i17 %tmp, %tmp_1" [Lab_4/core.cpp:16]   --->   Operation 33 'sub' 'r_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_5 = sext i16 %y2_V_read to i17" [Lab_4/core.cpp:16]   --->   Operation 34 'sext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_6 = sext i16 %y1_V_read to i17" [Lab_4/core.cpp:16]   --->   Operation 35 'sext' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (2.07ns)   --->   "%r_V_1 = sub i17 %tmp_5, %tmp_6" [Lab_4/core.cpp:16]   --->   Operation 36 'sub' 'r_V_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%OP1_V_1 = sext i17 %r_V_1 to i34" [Lab_4/core.cpp:16]   --->   Operation 37 'sext' 'OP1_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (6.38ns)   --->   "%p_Val2_1 = mul nsw i34 %OP1_V_1, %OP1_V_1" [Lab_4/core.cpp:16]   --->   Operation 38 'mul' 'p_Val2_1' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 9.92>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%OP1_V = sext i17 %r_V to i34" [Lab_4/core.cpp:16]   --->   Operation 39 'sext' 'OP1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (3.36ns)   --->   "%p_Val2_s = mul nsw i34 %OP1_V, %OP1_V" [Lab_4/core.cpp:16]   --->   Operation 40 'mul' 'p_Val2_s' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (3.02ns)   --->   "%p_Val2_2 = add i34 %p_Val2_1, %p_Val2_s" [Lab_4/core.cpp:16]   --->   Operation 41 'add' 'p_Val2_2' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (2.48ns)   --->   "%tmp_3 = icmp eq i34 %p_Val2_2, 0" [Lab_4/core.cpp:16]   --->   Operation 42 'icmp' 'tmp_3' <Predicate = true> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%is_neg = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %p_Val2_2, i32 33)" [Lab_4/core.cpp:16]   --->   Operation 43 'bitselect' 'is_neg' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.63ns)   --->   "%tmp_7 = sub i34 0, %p_Val2_2" [Lab_4/core.cpp:16]   --->   Operation 44 'sub' 'tmp_7' <Predicate = true> <Delay = 2.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.91ns)   --->   "%p_Val2_4 = select i1 %is_neg, i34 %tmp_7, i34 %p_Val2_2" [Lab_4/core.cpp:16]   --->   Operation 45 'select' 'p_Val2_4' <Predicate = true> <Delay = 0.91> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.61>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%p_Val2_4_cast = sext i34 %p_Val2_4 to i35" [Lab_4/core.cpp:16]   --->   Operation 46 'sext' 'p_Val2_4_cast' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_s = call i35 @llvm.part.select.i35(i35 %p_Val2_4_cast, i32 34, i32 0) nounwind" [Lab_4/core.cpp:16]   --->   Operation 47 'partselect' 'p_Result_s' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_1 = call i64 @_ssdm_op_BitConcatenate.i64.i29.i35(i29 -1, i35 %p_Result_s)" [Lab_4/core.cpp:16]   --->   Operation 48 'bitconcatenate' 'p_Result_1' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (4.06ns)   --->   "%tmp_8 = call i64 @llvm.cttz.i64(i64 %p_Result_1, i1 true) nounwind" [Lab_4/core.cpp:16]   --->   Operation 49 'cttz' 'tmp_8' <Predicate = (!tmp_3)> <Delay = 4.06> <Core = "CTTZ">   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%num_zeros = trunc i64 %tmp_8 to i32" [Lab_4/core.cpp:16]   --->   Operation 50 'trunc' 'num_zeros' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (2.55ns)   --->   "%msb_idx = sub nsw i32 34, %num_zeros" [Lab_4/core.cpp:16]   --->   Operation 51 'sub' 'msb_idx' <Predicate = (!tmp_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i32 %msb_idx to i31" [Lab_4/core.cpp:16]   --->   Operation 52 'trunc' 'tmp_9' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %msb_idx, i32 31)" [Lab_4/core.cpp:16]   --->   Operation 53 'bitselect' 'tmp_11' <Predicate = (!tmp_3)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.72>
ST_4 : Operation 54 [1/1] (0.73ns)   --->   "%msb_idx_1 = select i1 %tmp_11, i31 0, i31 %tmp_9" [Lab_4/core.cpp:16]   --->   Operation 54 'select' 'msb_idx_1' <Predicate = (!tmp_3)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%msb_idx_1_cast = zext i31 %msb_idx_1 to i32" [Lab_4/core.cpp:16]   --->   Operation 55 'zext' 'msb_idx_1_cast' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_20 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %msb_idx_1, i32 5, i32 30)" [Lab_4/core.cpp:16]   --->   Operation 56 'partselect' 'tmp_20' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (2.45ns)   --->   "%icmp = icmp eq i26 %tmp_20, 0" [Lab_4/core.cpp:16]   --->   Operation 57 'icmp' 'icmp' <Predicate = (!tmp_3)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_3)   --->   "%tmp32_V = trunc i34 %p_Val2_4 to i32" [Lab_4/core.cpp:16]   --->   Operation 58 'trunc' 'tmp32_V' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (2.52ns)   --->   "%tmp_s = sub nsw i32 31, %msb_idx_1_cast" [Lab_4/core.cpp:16]   --->   Operation 59 'sub' 'tmp_s' <Predicate = (!tmp_3)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_3)   --->   "%tmp32_V_1 = shl i32 %tmp32_V, %tmp_s" [Lab_4/core.cpp:16]   --->   Operation 60 'shl' 'tmp32_V_1' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i31 %msb_idx_1 to i6" [Lab_4/core.cpp:16]   --->   Operation 61 'trunc' 'tmp_25' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.82ns)   --->   "%tmp_29 = add i6 -31, %tmp_25" [Lab_4/core.cpp:16]   --->   Operation 62 'add' 'tmp_29' <Predicate = (!tmp_3)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_3)   --->   "%tmp_30 = zext i6 %tmp_29 to i35" [Lab_4/core.cpp:16]   --->   Operation 63 'zext' 'tmp_30' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_3)   --->   "%tmp_31 = lshr i35 %p_Val2_4_cast, %tmp_30" [Lab_4/core.cpp:16]   --->   Operation 64 'lshr' 'tmp_31' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_3)   --->   "%tmp32_V_2 = trunc i35 %tmp_31 to i32" [Lab_4/core.cpp:16]   --->   Operation 65 'trunc' 'tmp32_V_2' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (4.47ns) (out node of the LUT)   --->   "%tmp32_V_3 = select i1 %icmp, i32 %tmp32_V_1, i32 %tmp32_V_2" [Lab_4/core.cpp:16]   --->   Operation 66 'select' 'tmp32_V_3' <Predicate = (!tmp_3)> <Delay = 4.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.41>
ST_5 : Operation 67 [6/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_3 to float" [Lab_4/core.cpp:16]   --->   Operation 67 'uitofp' 'f_1' <Predicate = (!tmp_3)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.41>
ST_6 : Operation 68 [5/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_3 to float" [Lab_4/core.cpp:16]   --->   Operation 68 'uitofp' 'f_1' <Predicate = (!tmp_3)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.41>
ST_7 : Operation 69 [4/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_3 to float" [Lab_4/core.cpp:16]   --->   Operation 69 'uitofp' 'f_1' <Predicate = (!tmp_3)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.41>
ST_8 : Operation 70 [3/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_3 to float" [Lab_4/core.cpp:16]   --->   Operation 70 'uitofp' 'f_1' <Predicate = (!tmp_3)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.41>
ST_9 : Operation 71 [2/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_3 to float" [Lab_4/core.cpp:16]   --->   Operation 71 'uitofp' 'f_1' <Predicate = (!tmp_3)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.96>
ST_10 : Operation 72 [1/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_3 to float" [Lab_4/core.cpp:16]   --->   Operation 72 'uitofp' 'f_1' <Predicate = (!tmp_3)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%tmp32_V_6 = bitcast float %f_1 to i32" [Lab_4/core.cpp:16]   --->   Operation 73 'bitcast' 'tmp32_V_6' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_6, i32 23, i32 30)" [Lab_4/core.cpp:16]   --->   Operation 74 'partselect' 'p_Result_4' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (1.55ns)   --->   "%tmp_2 = icmp ne i8 %p_Result_4, -98" [Lab_4/core.cpp:16]   --->   Operation 75 'icmp' 'tmp_2' <Predicate = (!tmp_3)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.61>
ST_11 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1_trunc)   --->   "%tmp_33 = trunc i32 %msb_idx to i8" [Lab_4/core.cpp:16]   --->   Operation 76 'trunc' 'tmp_33' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1_trunc)   --->   "%tmp24_cast_cast = select i1 %tmp_2, i8 106, i8 105" [Lab_4/core.cpp:16]   --->   Operation 77 'select' 'tmp24_cast_cast' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 78 [1/1] (1.91ns) (out node of the LUT)   --->   "%p_Repl2_1_trunc = add i8 %tmp24_cast_cast, %tmp_33" [Lab_4/core.cpp:16]   --->   Operation 78 'add' 'p_Repl2_1_trunc' <Predicate = (!tmp_3)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_4 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg, i8 %p_Repl2_1_trunc)" [Lab_4/core.cpp:16]   --->   Operation 79 'bitconcatenate' 'tmp_4' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_2 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_6, i9 %tmp_4, i32 23, i32 31)" [Lab_4/core.cpp:16]   --->   Operation 80 'partset' 'p_Result_2' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%f = bitcast i32 %p_Result_2 to float" [Lab_4/core.cpp:16]   --->   Operation 81 'bitcast' 'f' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.69ns)   --->   "%temp = select i1 %tmp_3, float 0.000000e+00, float %f" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:5->Lab_4/core.cpp:17]   --->   Operation 82 'select' 'temp' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.12>
ST_12 : Operation 83 [12/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %temp) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->Lab_4/core.cpp:17]   --->   Operation 83 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 102 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.12>
ST_13 : Operation 84 [11/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %temp) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->Lab_4/core.cpp:17]   --->   Operation 84 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 102 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.12>
ST_14 : Operation 85 [10/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %temp) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->Lab_4/core.cpp:17]   --->   Operation 85 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 102 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.12>
ST_15 : Operation 86 [9/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %temp) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->Lab_4/core.cpp:17]   --->   Operation 86 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 102 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.12>
ST_16 : Operation 87 [8/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %temp) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->Lab_4/core.cpp:17]   --->   Operation 87 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 102 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.12>
ST_17 : Operation 88 [7/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %temp) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->Lab_4/core.cpp:17]   --->   Operation 88 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 102 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.12>
ST_18 : Operation 89 [6/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %temp) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->Lab_4/core.cpp:17]   --->   Operation 89 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 102 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.12>
ST_19 : Operation 90 [5/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %temp) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->Lab_4/core.cpp:17]   --->   Operation 90 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 102 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.12>
ST_20 : Operation 91 [4/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %temp) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->Lab_4/core.cpp:17]   --->   Operation 91 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 102 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.12>
ST_21 : Operation 92 [3/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %temp) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->Lab_4/core.cpp:17]   --->   Operation 92 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 102 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.12>
ST_22 : Operation 93 [2/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %temp) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->Lab_4/core.cpp:17]   --->   Operation 93 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 102 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.12>
ST_23 : Operation 94 [1/12] (8.12ns)   --->   "%v_assign = call float @llvm.sqrt.f32(float %temp) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->Lab_4/core.cpp:17]   --->   Operation 94 'fsqrt' 'v_assign' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 102 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.33>
ST_24 : Operation 95 [1/1] (5.54ns)   --->   "%d_assign = fpext float %v_assign to double" [Lab_4/core.cpp:17]   --->   Operation 95 'fpext' 'd_assign' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 96 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [Lab_4/core.cpp:17]   --->   Operation 96 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_34 = trunc i64 %ireg_V to i63" [Lab_4/core.cpp:17]   --->   Operation 97 'trunc' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 98 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [Lab_4/core.cpp:17]   --->   Operation 98 'bitselect' 'isneg' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 99 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [Lab_4/core.cpp:17]   --->   Operation 99 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_36 = trunc i64 %ireg_V to i52" [Lab_4/core.cpp:17]   --->   Operation 100 'trunc' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 101 [1/1] (2.78ns)   --->   "%tmp_13 = icmp eq i63 %tmp_34, 0" [Lab_4/core.cpp:17]   --->   Operation 101 'icmp' 'tmp_13' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.78>
ST_25 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_10 = zext i11 %exp_tmp_V to i12" [Lab_4/core.cpp:17]   --->   Operation 102 'zext' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_12 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_36)" [Lab_4/core.cpp:17]   --->   Operation 103 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 104 [1/1] (0.00ns)   --->   "%p_Result_3 = zext i53 %tmp_12 to i54" [Lab_4/core.cpp:17]   --->   Operation 104 'zext' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 105 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_3" [Lab_4/core.cpp:17]   --->   Operation 105 'sub' 'man_V_1' <Predicate = (isneg)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 106 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %isneg, i54 %man_V_1, i54 %p_Result_3" [Lab_4/core.cpp:17]   --->   Operation 106 'select' 'man_V_2' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 107 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %tmp_10" [Lab_4/core.cpp:17]   --->   Operation 107 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 108 [1/1] (1.99ns)   --->   "%tmp_14 = icmp sgt i12 %F2, 11" [Lab_4/core.cpp:17]   --->   Operation 108 'icmp' 'tmp_14' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 109 [1/1] (1.54ns)   --->   "%tmp_15 = add i12 -11, %F2" [Lab_4/core.cpp:17]   --->   Operation 109 'add' 'tmp_15' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 110 [1/1] (1.54ns)   --->   "%tmp_16 = sub i12 11, %F2" [Lab_4/core.cpp:17]   --->   Operation 110 'sub' 'tmp_16' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 111 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %tmp_14, i12 %tmp_15, i12 %tmp_16" [Lab_4/core.cpp:17]   --->   Operation 111 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 112 [1/1] (1.99ns)   --->   "%tmp_17 = icmp eq i12 %F2, 11" [Lab_4/core.cpp:17]   --->   Operation 112 'icmp' 'tmp_17' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_37 = trunc i54 %man_V_2 to i16" [Lab_4/core.cpp:17]   --->   Operation 113 'trunc' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_38 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt, i32 4, i32 11)" [Lab_4/core.cpp:17]   --->   Operation 114 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 115 [1/1] (1.55ns)   --->   "%icmp9 = icmp eq i8 %tmp_38, 0" [Lab_4/core.cpp:17]   --->   Operation 115 'icmp' 'icmp9' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.37>
ST_26 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 0), !map !96"   --->   Operation 116 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %x1_V), !map !102"   --->   Operation 117 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %y1_V), !map !106"   --->   Operation 118 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %x2_V), !map !110"   --->   Operation 119 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %y2_V), !map !114"   --->   Operation 120 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @distPoints_fix_str) nounwind"   --->   Operation 121 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 122 [1/1] (0.00ns)   --->   "%sh_amt_cast = sext i12 %sh_amt to i32" [Lab_4/core.cpp:17]   --->   Operation 122 'sext' 'sh_amt_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 123 [1/1] (1.99ns)   --->   "%tmp_18 = icmp ult i12 %sh_amt, 54" [Lab_4/core.cpp:17]   --->   Operation 123 'icmp' 'tmp_18' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_19 = zext i32 %sh_amt_cast to i54" [Lab_4/core.cpp:17]   --->   Operation 124 'zext' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_21 = ashr i54 %man_V_2, %tmp_19" [Lab_4/core.cpp:17]   --->   Operation 125 'ashr' 'tmp_21' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_39 = trunc i54 %tmp_21 to i16" [Lab_4/core.cpp:17]   --->   Operation 126 'trunc' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%tmp_22 = select i1 %isneg, i16 -1, i16 0" [Lab_4/core.cpp:17]   --->   Operation 127 'select' 'tmp_22' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_23 = sext i16 %tmp_37 to i32" [Lab_4/core.cpp:17]   --->   Operation 128 'sext' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_24 = shl i32 %tmp_23, %sh_amt_cast" [Lab_4/core.cpp:17]   --->   Operation 129 'shl' 'tmp_24' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_40 = trunc i32 %tmp_24 to i16" [Lab_4/core.cpp:17]   --->   Operation 130 'trunc' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%sel_tmp1 = xor i1 %tmp_13, true" [Lab_4/core.cpp:17]   --->   Operation 131 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%sel_tmp2 = and i1 %tmp_17, %sel_tmp1" [Lab_4/core.cpp:17]   --->   Operation 132 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 133 [1/1] (0.97ns)   --->   "%sel_tmp6_demorgan = or i1 %tmp_13, %tmp_17" [Lab_4/core.cpp:17]   --->   Operation 133 'or' 'sel_tmp6_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [Lab_4/core.cpp:17]   --->   Operation 134 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 135 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp7 = and i1 %tmp_14, %sel_tmp6" [Lab_4/core.cpp:17]   --->   Operation 135 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%sel_tmp8 = xor i1 %tmp_18, true" [Lab_4/core.cpp:17]   --->   Operation 136 'xor' 'sel_tmp8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 137 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp9 = and i1 %sel_tmp7, %sel_tmp8" [Lab_4/core.cpp:17]   --->   Operation 137 'and' 'sel_tmp9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp = and i1 %sel_tmp7, %tmp_18" [Lab_4/core.cpp:17]   --->   Operation 138 'and' 'sel_tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp21_demorgan = or i1 %sel_tmp6_demorgan, %tmp_14" [Lab_4/core.cpp:17]   --->   Operation 139 'or' 'sel_tmp21_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp3 = xor i1 %sel_tmp21_demorgan, true" [Lab_4/core.cpp:17]   --->   Operation 140 'xor' 'sel_tmp3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 141 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp4 = and i1 %icmp9, %sel_tmp3" [Lab_4/core.cpp:17]   --->   Operation 141 'and' 'sel_tmp4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 142 [1/1] (4.61ns) (out node of the LUT)   --->   "%newSel = select i1 %sel_tmp4, i16 %tmp_40, i16 %tmp_39" [Lab_4/core.cpp:17]   --->   Operation 142 'select' 'newSel' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 143 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond = or i1 %sel_tmp4, %sel_tmp" [Lab_4/core.cpp:17]   --->   Operation 143 'or' 'or_cond' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 144 [1/1] (0.99ns) (out node of the LUT)   --->   "%newSel1 = select i1 %sel_tmp9, i16 %tmp_22, i16 %tmp_37" [Lab_4/core.cpp:17]   --->   Operation 144 'select' 'newSel1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%or_cond1 = or i1 %sel_tmp9, %sel_tmp2" [Lab_4/core.cpp:17]   --->   Operation 145 'or' 'or_cond1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node newSel3)   --->   "%newSel2 = select i1 %or_cond, i16 %newSel, i16 %newSel1" [Lab_4/core.cpp:17]   --->   Operation 146 'select' 'newSel2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 147 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond2 = or i1 %or_cond, %or_cond1" [Lab_4/core.cpp:17]   --->   Operation 147 'or' 'or_cond2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 148 [1/1] (0.80ns) (out node of the LUT)   --->   "%newSel3 = select i1 %or_cond2, i16 %newSel2, i16 0" [Lab_4/core.cpp:17]   --->   Operation 148 'select' 'newSel3' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 149 [1/1] (0.00ns)   --->   "ret i16 %newSel3" [Lab_4/core.cpp:17]   --->   Operation 149 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.46ns
The critical path consists of the following:
	wire read on port 'y2_V' [11]  (0 ns)
	'sub' operation ('r.V', Lab_4/core.cpp:16) [22]  (2.08 ns)
	'mul' operation ('__Val2__', Lab_4/core.cpp:16) [24]  (6.38 ns)

 <State 2>: 9.93ns
The critical path consists of the following:
	'mul' operation ('__Val2__', Lab_4/core.cpp:16) [19]  (3.36 ns)
	'add' operation ('__Val2__', Lab_4/core.cpp:16) [25]  (3.02 ns)
	'sub' operation ('tmp_7', Lab_4/core.cpp:16) [28]  (2.63 ns)
	'select' operation ('__Val2__', Lab_4/core.cpp:16) [29]  (0.914 ns)

 <State 3>: 6.62ns
The critical path consists of the following:
	'cttz' operation ('tmp_8', Lab_4/core.cpp:16) [33]  (4.06 ns)
	'sub' operation ('msb_idx', Lab_4/core.cpp:16) [35]  (2.55 ns)

 <State 4>: 7.73ns
The critical path consists of the following:
	'select' operation ('msb_idx', Lab_4/core.cpp:16) [38]  (0.733 ns)
	'sub' operation ('tmp_s', Lab_4/core.cpp:16) [43]  (2.52 ns)
	'shl' operation ('tmp32.V', Lab_4/core.cpp:16) [44]  (0 ns)
	'select' operation ('tmp32.V', Lab_4/core.cpp:16) [50]  (4.47 ns)

 <State 5>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f', Lab_4/core.cpp:16) [51]  (6.41 ns)

 <State 6>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f', Lab_4/core.cpp:16) [51]  (6.41 ns)

 <State 7>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f', Lab_4/core.cpp:16) [51]  (6.41 ns)

 <State 8>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f', Lab_4/core.cpp:16) [51]  (6.41 ns)

 <State 9>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f', Lab_4/core.cpp:16) [51]  (6.41 ns)

 <State 10>: 7.96ns
The critical path consists of the following:
	'uitofp' operation ('f', Lab_4/core.cpp:16) [51]  (6.41 ns)
	'icmp' operation ('tmp_2', Lab_4/core.cpp:16) [54]  (1.55 ns)

 <State 11>: 2.61ns
The critical path consists of the following:
	'add' operation ('p_Repl2_1_trunc', Lab_4/core.cpp:16) [57]  (1.92 ns)
	'select' operation ('temp', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:5->Lab_4/core.cpp:17) [61]  (0.698 ns)

 <State 12>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->Lab_4/core.cpp:17) [62]  (8.13 ns)

 <State 13>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->Lab_4/core.cpp:17) [62]  (8.13 ns)

 <State 14>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->Lab_4/core.cpp:17) [62]  (8.13 ns)

 <State 15>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->Lab_4/core.cpp:17) [62]  (8.13 ns)

 <State 16>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->Lab_4/core.cpp:17) [62]  (8.13 ns)

 <State 17>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->Lab_4/core.cpp:17) [62]  (8.13 ns)

 <State 18>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->Lab_4/core.cpp:17) [62]  (8.13 ns)

 <State 19>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->Lab_4/core.cpp:17) [62]  (8.13 ns)

 <State 20>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->Lab_4/core.cpp:17) [62]  (8.13 ns)

 <State 21>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->Lab_4/core.cpp:17) [62]  (8.13 ns)

 <State 22>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->Lab_4/core.cpp:17) [62]  (8.13 ns)

 <State 23>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:6->Lab_4/core.cpp:17) [62]  (8.13 ns)

 <State 24>: 8.33ns
The critical path consists of the following:
	'fpext' operation ('d', Lab_4/core.cpp:17) [63]  (5.55 ns)
	'icmp' operation ('tmp_13', Lab_4/core.cpp:17) [74]  (2.79 ns)

 <State 25>: 5.79ns
The critical path consists of the following:
	'sub' operation ('F2', Lab_4/core.cpp:17) [75]  (1.55 ns)
	'icmp' operation ('tmp_14', Lab_4/core.cpp:17) [76]  (1.99 ns)
	'select' operation ('sh_amt', Lab_4/core.cpp:17) [79]  (0.697 ns)
	'icmp' operation ('icmp9', Lab_4/core.cpp:17) [85]  (1.55 ns)

 <State 26>: 7.37ns
The critical path consists of the following:
	'or' operation ('sel_tmp6_demorgan', Lab_4/core.cpp:17) [95]  (0.978 ns)
	'or' operation ('sel_tmp21_demorgan', Lab_4/core.cpp:17) [101]  (0 ns)
	'xor' operation ('sel_tmp3', Lab_4/core.cpp:17) [102]  (0 ns)
	'and' operation ('sel_tmp4', Lab_4/core.cpp:17) [103]  (0.978 ns)
	'select' operation ('newSel', Lab_4/core.cpp:17) [104]  (4.61 ns)
	'select' operation ('newSel2', Lab_4/core.cpp:17) [108]  (0 ns)
	'select' operation ('newSel3', Lab_4/core.cpp:17) [110]  (0.805 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
