/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 216 304 384 320)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "clk" (rect 5 0 19 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 120 280 184 304))
)
(pin
	(input)
	(rect 448 368 616 384)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "dir" (rect 5 0 16 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 392 384 448 408))
)
(pin
	(input)
	(rect 456 400 624 416)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "en" (rect 5 0 16 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 392 416 456 440))
)
(pin
	(input)
	(rect 440 176 608 192)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "rst" (rect 5 0 17 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 384 192 440 216))
)
(pin
	(output)
	(rect 808 272 984 288)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "signal[3..0]" (rect 90 0 144 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 992 232 1056 320))
)
(symbol
	(rect 384 280 528 360)
	(text "step" (rect 5 0 26 12)(font "Arial" ))
	(text "inst" (rect 8 64 25 76)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 14 12)(font "Arial" ))
		(text "clk" (rect 21 27 35 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "rst" (rect 0 0 12 12)(font "Arial" ))
		(text "rst" (rect 21 43 33 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 144 32)
		(output)
		(text "new_clk" (rect 0 0 38 12)(font "Arial" ))
		(text "new_clk" (rect 91 27 129 39)(font "Arial" ))
		(line (pt 144 32)(pt 128 32))
	)
	(drawing
		(rectangle (rect 16 16 128 64))
	)
)
(symbol
	(rect 656 248 808 360)
	(text "Verilog2" (rect 5 0 43 12)(font "Arial" ))
	(text "inst1" (rect 8 96 30 113)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "rst" (rect 0 0 12 12)(font "Arial" ))
		(text "rst" (rect 21 27 33 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "dir" (rect 0 0 11 12)(font "Arial" ))
		(text "dir" (rect 21 43 32 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "clk" (rect 0 0 14 12)(font "Arial" ))
		(text "clk" (rect 21 59 35 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "en" (rect 0 0 11 12)(font "Arial" ))
		(text "en" (rect 21 75 32 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 152 32)
		(output)
		(text "signal[3..0]" (rect 0 0 54 12)(font "Arial" ))
		(text "signal[3..0]" (rect 86 27 140 39)(font "Arial" ))
		(line (pt 152 32)(pt 136 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 136 96))
	)
)
(connector
	(pt 632 376)
	(pt 616 376)
)
(connector
	(pt 632 296)
	(pt 656 296)
)
(connector
	(pt 528 312)
	(pt 656 312)
	(bus)
)
(connector
	(pt 632 296)
	(pt 632 376)
)
(connector
	(pt 656 328)
	(pt 648 328)
)
(connector
	(pt 648 328)
	(pt 648 408)
)
(connector
	(pt 624 408)
	(pt 648 408)
)
(connector
	(pt 384 328)
	(pt 376 328)
)
(connector
	(pt 656 280)
	(pt 648 280)
)
(connector
	(pt 648 184)
	(pt 608 184)
)
(connector
	(pt 376 216)
	(pt 376 328)
)
(connector
	(pt 376 216)
	(pt 648 216)
)
(connector
	(pt 648 280)
	(pt 648 216)
)
(connector
	(pt 648 216)
	(pt 648 184)
)
(junction (pt 648 216))
