// Seed: 897437377
module module_0;
  assign id_1 = id_1;
  for (id_2 = id_1; (1); id_2 = id_2) genvar id_3;
  assign module_1.type_5 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output wor id_1,
    output tri1 id_2,
    input supply1 id_3,
    output wor id_4#(.id_12(1)),
    output logic id_5,
    input wor id_6,
    output wor id_7,
    input tri1 id_8,
    output tri1 id_9
    , id_13,
    input supply1 id_10
);
  wire id_14;
  module_0 modCall_1 ();
  generate
    assign id_13 = $display;
    id_15 :
    assert property (@* id_13 << (1)) @(negedge 1 ? id_15 : 1) id_5 <= 1;
  endgenerate
endmodule
