

Implementation tool: Xilinx Vivado v.2016.4
Project:             HCALTower
Solution:            solution1
Device target:       xc7vx690tffg1927-2
Report date:         Mon Aug 20 17:43:56 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:         4494
LUT:          15798
FF:            4984
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    7.492
CP achieved post-implemetation:    9.920
Timing met
