/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [16:0] _06_;
  wire [4:0] _07_;
  wire [5:0] _08_;
  reg [13:0] _09_;
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire [16:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_24z;
  wire [16:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [14:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = ~(celloutsig_1_11z & celloutsig_1_6z[0]);
  assign celloutsig_1_18z = !(celloutsig_1_1z[1] ? _02_ : _01_);
  assign celloutsig_0_15z = !(celloutsig_0_2z ? _03_ : celloutsig_0_4z);
  assign celloutsig_1_0z = ~in_data[148];
  assign celloutsig_0_4z = ~((celloutsig_0_1z | celloutsig_0_2z) & celloutsig_0_1z);
  assign celloutsig_1_4z = ~((celloutsig_1_0z | in_data[103]) & _04_);
  assign celloutsig_1_9z = ~((celloutsig_1_8z[3] | celloutsig_1_2z[10]) & celloutsig_1_4z);
  assign celloutsig_1_11z = ~((celloutsig_1_9z | celloutsig_1_8z[3]) & (celloutsig_1_5z[1] | _05_));
  assign celloutsig_1_17z = in_data[101] | celloutsig_1_15z;
  reg [4:0] _19_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _19_ <= 5'h00;
    else _19_ <= in_data[11:7];
  assign { _07_[4:2], _00_, _03_ } = _19_;
  reg [16:0] _20_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _20_ <= 17'h00000;
    else _20_ <= in_data[113:97];
  assign { _06_[16:11], _02_, _06_[9:7], _05_, _06_[5:1], _04_ } = _20_;
  reg [5:0] _21_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _21_ <= 6'h00;
    else _21_ <= celloutsig_1_8z;
  assign { _08_[5:2], _01_, _08_[0] } = _21_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _09_ <= 14'h0000;
    else _09_ <= { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_14z };
  assign celloutsig_1_5z = { _06_[14:11], _02_, _06_[9:7], _05_, _06_[5:1], _04_ } & { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_5z = in_data[91:80] == { in_data[52:43], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_13z = { _06_[9], celloutsig_1_6z } == { in_data[191:188], celloutsig_1_4z };
  assign celloutsig_0_12z = { _07_[4:2], _00_, _03_, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_1z } == { celloutsig_0_0z[6:5], celloutsig_0_7z[7:1], celloutsig_0_5z };
  assign celloutsig_0_24z = { celloutsig_0_9z[0], celloutsig_0_10z, celloutsig_0_3z } == _09_[13:11];
  assign celloutsig_0_1z = in_data[70:61] === in_data[91:82];
  assign celloutsig_0_2z = celloutsig_0_0z[5:1] === in_data[8:4];
  assign celloutsig_1_12z = ! celloutsig_1_1z;
  assign celloutsig_0_14z = ! { celloutsig_0_7z[5:1], celloutsig_0_5z };
  assign celloutsig_0_31z = ! celloutsig_0_26z;
  assign celloutsig_0_3z = { in_data[52:48], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z } < { in_data[73:50], celloutsig_0_2z };
  assign celloutsig_0_72z = celloutsig_0_24z & ~(celloutsig_0_31z);
  assign celloutsig_1_6z = celloutsig_1_4z ? celloutsig_1_1z[9:6] : { celloutsig_1_2z[10:8], 1'h0 };
  assign celloutsig_1_8z = in_data[133] ? { in_data[153:149], celloutsig_1_0z } : celloutsig_1_5z[6:1];
  assign celloutsig_0_7z[7:1] = _07_[2] ? { in_data[75:71], celloutsig_0_2z, celloutsig_0_1z } : { celloutsig_0_0z[5:0], celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[60:53] | in_data[50:43];
  assign celloutsig_0_11z = { in_data[53], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_10z } | celloutsig_0_0z;
  assign celloutsig_0_8z = | { celloutsig_0_7z[7:1], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, in_data[21:19] };
  assign celloutsig_0_71z = ~^ { celloutsig_0_19z[7:6], celloutsig_0_5z };
  assign celloutsig_0_10z = ~^ { celloutsig_0_7z[5:1], celloutsig_0_5z };
  assign celloutsig_1_1z = in_data[154:145] << { in_data[121:114], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = { in_data[130:129], celloutsig_1_1z } << in_data[143:132];
  assign celloutsig_0_9z = in_data[91:89] << { celloutsig_0_7z[2:1], celloutsig_0_5z };
  assign celloutsig_0_16z = { celloutsig_0_11z[2], celloutsig_0_12z, celloutsig_0_15z, _07_[4:2], _00_, _03_, celloutsig_0_5z } << { celloutsig_0_7z[7:1], celloutsig_0_12z, celloutsig_0_15z };
  assign celloutsig_1_19z = { celloutsig_1_2z[8:2], celloutsig_1_0z, celloutsig_1_13z } ~^ { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_17z, celloutsig_1_6z };
  assign celloutsig_0_19z = { celloutsig_0_7z[6:3], _07_[4:2], _00_, _03_, celloutsig_0_11z } ~^ in_data[52:36];
  assign celloutsig_0_26z = { in_data[34:26], celloutsig_0_7z[7:1], celloutsig_0_5z } ~^ { celloutsig_0_16z, celloutsig_0_0z };
  assign { _06_[10], _06_[6], _06_[0] } = { _02_, _05_, _04_ };
  assign _07_[1:0] = { _00_, _03_ };
  assign _08_[1] = _01_;
  assign celloutsig_0_7z[0] = celloutsig_0_5z;
  assign { out_data[128], out_data[104:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_71z, celloutsig_0_72z };
endmodule
