$date
	Sun May 14 14:54:04 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module append_test $end
$var wire 1 ! Out $end
$var wire 1 " Co $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Ci $end
$var reg 1 & ck $end
$scope module uut $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 " Co $end
$var wire 1 ! S $end
$var wire 1 ' nd $end
$var wire 1 ( rd $end
$var wire 1 ) st $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#100
1!
1%
1&
#200
0%
0(
1$
0&
#300
0!
1"
1(
1%
1&
#400
1!
0"
0%
0(
0$
0)
0'
1#
0&
#500
0!
1"
1'
1%
1&
#600
0'
0%
1)
0(
1$
0&
#700
1!
1'
1(
1%
1&
#800
0&
#900
1&
#1000
0&
