// Seed: 15134568
module module_0 (
    id_1
);
  input wire id_1;
  always begin
    id_2 = id_1;
  end
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input tri id_4,
    output logic id_5,
    input wor id_6,
    output uwire id_7,
    input uwire id_8
);
  assign id_5 = 1;
  assign id_7 = 1;
  assign id_7 = id_3;
  wire id_10;
  assign id_10 = 1'h0;
  module_0(
      id_10
  );
  genvar id_11;
  assign id_7 = 1;
  always id_5 <= 1;
endmodule
