Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Apr 16 21:28:19 2024
| Host         : DESKTOP-PGGP91I running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a50t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    94 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |           13 |
| No           | No                    | Yes                    |              38 |           23 |
| No           | Yes                   | No                     |              43 |           13 |
| Yes          | No                    | No                     |              43 |           21 |
| Yes          | No                    | Yes                    |              68 |           26 |
| Yes          | Yes                   | No                     |              62 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|       Clock Signal       |                             Enable Signal                             |                        Set/Reset Signal                        | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|  i_top_clk_IBUF_BUFG     | OV7670_cam/cam_btn_start_db/r_sample1_out                             |                                                                |                1 |              1 |         1.00 |
|  clock_gen/inst/clk_out1 |                                                                       | top_btn_db/r_sample_reg_0                                      |                1 |              2 |         2.00 |
|  i_top_clk_IBUF_BUFG     |                                                                       | top_btn_db/r_sample_reg_0                                      |                1 |              2 |         2.00 |
|  clock_gen/inst/clk_out1 |                                                                       |                                                                |                3 |              3 |         1.00 |
|  i_top_clk_IBUF_BUFG     | OV7670_cam/configure_cam/SCCB_HERE/FSM_sequential_state[3]_i_1_n_0    |                                                                |                2 |              4 |         2.00 |
|  i_top_pclk_IBUF_BUFG    | OV7670_cam/cam_pixels/r_half_data                                     |                                                                |                4 |              4 |         1.00 |
|  i_top_clk_IBUF_BUFG     | OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index[8]_i_2_n_0        | OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index[8]_i_1_n_0 |                2 |              6 |         3.00 |
|  i_top_pclk_IBUF_BUFG    |                                                                       |                                                                |                3 |              6 |         2.00 |
|  i_top_clk_IBUF_BUFG     |                                                                       | OV7670_cam/configure_cam/SCCB_HERE/timer[7]_i_1_n_0            |                3 |              7 |         2.33 |
|  i_top_clk_IBUF_BUFG     | OV7670_cam/configure_cam/OV7670_Registers/timer                       |                                                                |                4 |              7 |         1.75 |
|  i_top_clk_IBUF_BUFG     | OV7670_cam/configure_cam/OV7670_Registers/SM_state_reg[1]             | OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg     |                3 |              8 |         2.67 |
|  i_top_clk_IBUF_BUFG     | OV7670_cam/configure_cam/SCCB_HERE/r_tx[8]_i_1_n_0                    |                                                                |                2 |              9 |         4.50 |
|  clock_gen/inst/clk_out1 | display_interface/vga_timing_signals/vc                               | display_interface/vga_timing_signals/r2_rstn_clk25m_reg        |                3 |             10 |         3.33 |
|  i_top_clk_IBUF_BUFG     |                                                                       |                                                                |                7 |             11 |         1.57 |
|  clock_gen/inst/clk_out1 |                                                                       | display_interface/vga_timing_signals/r2_rstn_clk25m_reg        |                5 |             12 |         2.40 |
|  i_top_clk_IBUF_BUFG     | OV7670_cam/configure_cam/OV7670_Registers/timer                       | OV7670_cam/configure_cam/OV7670_Registers/SM_state_reg[1]_0    |                4 |             12 |         3.00 |
|  i_top_pclk_IBUF_BUFG    | OV7670_cam/cam_pixels/o_pix_data[11]_i_2_n_0                          | OV7670_cam/cam_pixels/o_pix_data[11]_i_1_n_0                   |                7 |             12 |         1.71 |
|  i_top_clk_IBUF_BUFG     | OV7670_cam/configure_cam/OV7670_Registers/E[0]                        | OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg     |                6 |             16 |         2.67 |
|  i_top_clk_IBUF_BUFG     |                                                                       | OV7670_cam/cam_btn_start_db/p_0_in                             |                5 |             18 |         3.60 |
|  i_top_clk_IBUF_BUFG     |                                                                       | top_btn_db/p_0_in                                              |                5 |             18 |         3.60 |
|  i_top_clk_IBUF_BUFG     | OV7670_cam/configure_cam/SCCB_HERE/FSM_sequential_state_reg[1]_0      |                                                                |                8 |             18 |         2.25 |
|  i_top_clk_IBUF_BUFG     |                                                                       | OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg     |               16 |             22 |         1.38 |
|  i_top_pclk_IBUF_BUFG    | OV7670_cam/cam_pixels/o_pix_addr_n_0                                  | OV7670_cam/cam_pixels/o_pix_data[11]_i_1_n_0                   |                9 |             32 |         3.56 |
|  clock_gen/inst/clk_out1 | display_interface/vga_timing_signals/FSM_sequential_r_SM_state_reg[1] | display_interface/vga_timing_signals/r2_rstn_clk25m_reg        |               14 |             34 |         2.43 |
+--------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+


