<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>S32 SDK: Clock Manager Driver</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top" style="height:auto; width:100%"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
  <img id="projectlogo" style="height:auto; width:100%" alt="Logo" src="s32sdk_logo_small.jpg"/>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__clock__manager__s32k1xx.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">Clock Manager Driver<div class="ingroups"><a class="el" href="group__clock__manager.html">Clock Manager</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>This module covers the device-specific clock_manager functionality implemented for S32K1xx SOC. </p>
<p>The support for S32K1xx consist in the following items:</p><ol type="1">
<li>Clock names enumeration <a class="el" href="_s32_k142__features_8h.html#a64124f27cd745ac7c837469f9391f728">clock_names_t</a> is an enumeration which contains all clock names which are relevant for S32K1xx.</li>
<li>Submodule configuration structures<ul>
<li><a class="el" href="structscg__config__t.html">scg_config_t</a></li>
<li><a class="el" href="structpcc__config__t.html">pcc_config_t</a></li>
<li><a class="el" href="structsim__clock__config__t.html">sim_clock_config_t</a></li>
<li><a class="el" href="structpmc__config__t.html">pmc_config_t</a></li>
</ul>
</li>
<li>Submodule configuration functions The following functions were implemented for S32K1xx:<ul>
<li><a class="el" href="clock___s32_k1xx_8c.html#af2d2045fb4bcd4e82d2a5d08e1c139f2">CLOCK_SYS_SetScgConfiguration</a></li>
<li><a class="el" href="clock___s32_k1xx_8c.html#ae0d4e3c978ffac54446afeaf4dd75bee">CLOCK_SYS_SetPccConfiguration</a></li>
<li><a class="el" href="clock___s32_k1xx_8c.html#a2e288fc38ae7cfd2f494704184797106">CLOCK_SYS_SetSimConfiguration</a></li>
<li><a class="el" href="clock___s32_k1xx_8c.html#a47333c0fb8439c04e4f6c0fa0192e783">CLOCK_SYS_SetPmcConfiguration</a></li>
</ul>
</li>
</ol>
<h2>Hardware background</h2>
<p>Features of clock_manager module include the following clock sources:</p><ul>
<li>4 - 40 MHz fast external oscillator (SOSC)</li>
<li>48 MHz Fast Internal RC oscillator (FIRC)</li>
<li>8 MHz Slow Internal RC oscillator (SIRC)</li>
<li>128 kHz Low Power Oscillator (LPO)</li>
<li>Up to 112 MHz (HSRUN) System Phased Lock Loop (SPLL)</li>
</ul>
<h2>How to use the CLOCK_MANAGER driver in your application</h2>
<p>In order to be able to use the clock_manager in your application, <b>CLOCK_DRV_Init</b> function has to be called. The same function is called when another configuration is loaded and clock configuration is updated.</p>
<h2>Code Example</h2>
<p>This is an example for switching between two configurations:</p>
<div class="fragment"><div class="line"><a class="code" href="group__clock__manager__s32k1xx.html#gadf4518668cf8d3409a3f1351f2291a27">CLOCK_SYS_Init</a>(g_clockManConfigsArr,</div>
<div class="line">               CLOCK_MANAGER_CONFIG_CNT,</div>
<div class="line">               g_clockManCallbacksArr,</div>
<div class="line">               CLOCK_MANAGER_CALLBACK_CNT);</div>
<div class="line"></div>
<div class="line"><a class="code" href="group__clock__manager__s32k1xx.html#ga03a465fc5dd75f76513b546d4175dfab">CLOCK_SYS_UpdateConfiguration</a>(0, <a class="code" href="group__clock__manager__s32k1xx.html#ggadad2ac36b70f10bca4e341a6f996c4a1ae565da72782f35af68e963676ff62be4">CLOCK_MANAGER_POLICY_FORCIBLE</a>);</div>
<div class="line"><a class="code" href="group__clock__manager__s32k1xx.html#ga03a465fc5dd75f76513b546d4175dfab">CLOCK_SYS_UpdateConfiguration</a>(1, <a class="code" href="group__clock__manager__s32k1xx.html#ggadad2ac36b70f10bca4e341a6f996c4a1ae565da72782f35af68e963676ff62be4">CLOCK_MANAGER_POLICY_FORCIBLE</a>);</div>
</div><!-- fragment --><h2>Notes</h2>
<p>Current implementation assumes that the clock configurations are valid and are applied in a valid sequence. Mainly this means that the configuration doesn't reinitialize the clock used as the system clock.</p>
<p>According to Errata e10777, when the power mode is being switched, the core clock frequency is incorrectly read. As a result, when switching from VLPR mode to HSRUN, the frequency has to be read twice or after some time has passed.</p>
<p>The S32DS do not support generate Callbacks configuration. It's alway empty.</p>
<h2>Integration guideline</h2>
<h3>Compilation units</h3>
<p>The following files need to be compiled in the project: </p><pre class="fragment">${S32SDK_PATH}\platform\drivers\src\clock\S32K1xx\clock_S32K1xx.c
</pre><h3>Include path</h3>
<p>The following paths need to be added to the include path of the toolchain: </p><pre class="fragment">${S32SDK_PATH}\platform\drivers\inc\
${S32SDK_PATH}\platform\drivers\src\clock\
${S32SDK_PATH}\platform\drivers\src\clock\S32K1xx\
</pre><h3>Compile symbols</h3>
<p>No special symbols are required for this component</p>
<h3>Dependencies</h3>
<p><a class="el" href="group__interrupt__manager.html">Interrupt Manager (Interrupt)</a> </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsim__clock__out__config__t.html">sim_clock_out_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM ClockOut configuration. Implements sim_clock_out_config_t_Class.  <a href="structsim__clock__out__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsim__lpo__clock__config__t.html">sim_lpo_clock_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM LPO Clocks configuration. Implements sim_lpo_clock_config_t_Class.  <a href="structsim__lpo__clock__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsim__tclk__config__t.html">sim_tclk_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM Platform Gate Clock configuration. Implements sim_tclk_config_t_Class.  <a href="structsim__tclk__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsim__plat__gate__config__t.html">sim_plat_gate_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM Platform Gate Clock configuration. Implements sim_plat_gate_config_t_Class.  <a href="structsim__plat__gate__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsim__qspi__ref__clk__gating__t.html">sim_qspi_ref_clk_gating_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM QSPI reference clock gating. Implements sim_qspi_ref_clk_gating_t_Class.  <a href="structsim__qspi__ref__clk__gating__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsim__trace__clock__config__t.html">sim_trace_clock_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM Debug Trace clock configuration. Implements sim_trace_clock_config_t_Class.  <a href="structsim__trace__clock__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsim__clock__config__t.html">sim_clock_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM configure structure. Implements sim_clock_config_t_Class.  <a href="structsim__clock__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structscg__system__clock__config__t.html">scg_system_clock_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG system clock configuration. Implements scg_system_clock_config_t_Class.  <a href="structscg__system__clock__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structscg__sosc__config__t.html">scg_sosc_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG system OSC configuration. Implements scg_sosc_config_t_Class.  <a href="structscg__sosc__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structscg__sirc__config__t.html">scg_sirc_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG slow IRC clock configuration. Implements scg_sirc_config_t_Class.  <a href="structscg__sirc__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structscg__firc__config__t.html">scg_firc_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG fast IRC clock configuration. Implements scg_firc_config_t_Class.  <a href="structscg__firc__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structscg__spll__config__t.html">scg_spll_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG system PLL configuration. Implements scg_spll_config_t_Class.  <a href="structscg__spll__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structscg__rtc__config__t.html">scg_rtc_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG RTC configuration. Implements scg_rtc_config_t_Class.  <a href="structscg__rtc__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structscg__clock__mode__config__t.html">scg_clock_mode_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG Clock Mode Configuration structure. Implements scg_clock_mode_config_t_Class.  <a href="structscg__clock__mode__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structscg__clockout__config__t.html">scg_clockout_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG ClockOut Configuration structure. Implements scg_clockout_config_t_Class.  <a href="structscg__clockout__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structscg__config__t.html">scg_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG configure structure. Implements scg_config_t_Class.  <a href="structscg__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structperipheral__clock__config__t.html">peripheral_clock_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCC peripheral instance clock configuration. Implements peripheral_clock_config_t_Class.  <a href="structperipheral__clock__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpcc__config__t.html">pcc_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCC configuration. Implements pcc_config_t_Class.  <a href="structpcc__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmc__lpo__clock__config__t.html">pmc_lpo_clock_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMC LPO configuration. Implements pmc_lpo_clock_config_t_Class.  <a href="structpmc__lpo__clock__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmc__config__t.html">pmc_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMC configure structure. Implements pmc_config_t_Class.  <a href="structpmc__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structclock__manager__user__config__t.html">clock_manager_user_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock configuration structure. Implements clock_manager_user_config_t_Class.  <a href="structclock__manager__user__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmodule__clk__config__t.html">module_clk_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">module clock configuration. Implements module_clk_config_t_Class  <a href="structmodule__clk__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsys__clk__config__t.html">sys_clk_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock configuration. Implements sys_clk_config_t_Class.  <a href="structsys__clk__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structclock__source__config__t.html">clock_source_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock source configuration. Implements clock_source_config_t_Class.  <a href="structclock__source__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structclock__notify__struct__t.html">clock_notify_struct_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock notification structure passed to clock callback function. Implements clock_notify_struct_t_Class.  <a href="structclock__notify__struct__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structclock__manager__callback__user__config__t.html">clock_manager_callback_user_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure for callback function and its parameter. Implements clock_manager_callback_user_config_t_Class.  <a href="structclock__manager__callback__user__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structclock__manager__state__t.html">clock_manager_state_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock manager state structure. Implements clock_manager_state_t_Class.  <a href="structclock__manager__state__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gabaafdea3cf68397fd40caa0f359190d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gabaafdea3cf68397fd40caa0f359190d3">NUMBER_OF_TCLK_INPUTS</a>&#160;&#160;&#160;3U</td></tr>
<tr class="memdesc:gabaafdea3cf68397fd40caa0f359190d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TClk clock frequency.  <a href="#gabaafdea3cf68397fd40caa0f359190d3">More...</a><br /></td></tr>
<tr class="separator:gabaafdea3cf68397fd40caa0f359190d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93fb75158aaa8280897c6f361646846c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga93fb75158aaa8280897c6f361646846c">SYS_CLK_MAX_NO</a>&#160;&#160;&#160;3U</td></tr>
<tr class="memdesc:ga93fb75158aaa8280897c6f361646846c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The maximum number of system clock dividers and system clock divider indexes.  <a href="#ga93fb75158aaa8280897c6f361646846c">More...</a><br /></td></tr>
<tr class="separator:ga93fb75158aaa8280897c6f361646846c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9ec30a937ad54bfab35d232e57a03e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gaf9ec30a937ad54bfab35d232e57a03e9">CORE_CLK_INDEX</a>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:gaf9ec30a937ad54bfab35d232e57a03e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1fea7df09c915ddf5cc3146af20705a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gac1fea7df09c915ddf5cc3146af20705a">BUS_CLK_INDEX</a>&#160;&#160;&#160;1U</td></tr>
<tr class="separator:gac1fea7df09c915ddf5cc3146af20705a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0831584cef634510083676e427631467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga0831584cef634510083676e427631467">SLOW_CLK_INDEX</a>&#160;&#160;&#160;2U</td></tr>
<tr class="separator:ga0831584cef634510083676e427631467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b1783f94f504136d9cad384ca1559c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga6b1783f94f504136d9cad384ca1559c0">CLK_SRC_OFF</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="separator:ga6b1783f94f504136d9cad384ca1559c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1795144cd56f5ee279ea2659ebc393ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga1795144cd56f5ee279ea2659ebc393ae">CLK_SRC_SOSC</a>&#160;&#160;&#160;0x01U</td></tr>
<tr class="separator:ga1795144cd56f5ee279ea2659ebc393ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11751febdea8486d8e4d89db5a4399fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga11751febdea8486d8e4d89db5a4399fd">CLK_SRC_SIRC</a>&#160;&#160;&#160;0x02U</td></tr>
<tr class="separator:ga11751febdea8486d8e4d89db5a4399fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dd017260fd5004ad7be4214f1a2206d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga9dd017260fd5004ad7be4214f1a2206d">CLK_SRC_FIRC</a>&#160;&#160;&#160;0x03U</td></tr>
<tr class="separator:ga9dd017260fd5004ad7be4214f1a2206d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2a6b26cfc3f94a2da87cfccd71fdc7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gaa2a6b26cfc3f94a2da87cfccd71fdc7f">CLK_SRC_SPLL</a>&#160;&#160;&#160;0x06U</td></tr>
<tr class="separator:gaa2a6b26cfc3f94a2da87cfccd71fdc7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4620897a578e014c7acd666f2008e4e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga4620897a578e014c7acd666f2008e4e4">CLK_SRC_SOSC_DIV1</a>&#160;&#160;&#160;0x01U</td></tr>
<tr class="separator:ga4620897a578e014c7acd666f2008e4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70d08e79d634541684618a43974047a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga70d08e79d634541684618a43974047a5">CLK_SRC_SIRC_DIV1</a>&#160;&#160;&#160;0x02U</td></tr>
<tr class="separator:ga70d08e79d634541684618a43974047a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaec7a64c70cabda2f1465e66063ecb0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gaaec7a64c70cabda2f1465e66063ecb0c">CLK_SRC_FIRC_DIV1</a>&#160;&#160;&#160;0x03U</td></tr>
<tr class="separator:gaaec7a64c70cabda2f1465e66063ecb0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5deee0416661e1388ca2b8eeca86e284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga5deee0416661e1388ca2b8eeca86e284">CLK_SRC_SPLL_DIV1</a>&#160;&#160;&#160;0x06U</td></tr>
<tr class="separator:ga5deee0416661e1388ca2b8eeca86e284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafcdd98cef2a53ed37ca1d160cb9466f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gaafcdd98cef2a53ed37ca1d160cb9466f">CLK_SRC_SOSC_DIV2</a>&#160;&#160;&#160;0x01U</td></tr>
<tr class="separator:gaafcdd98cef2a53ed37ca1d160cb9466f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b0c1542fa61ad588b542a7490948df3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga8b0c1542fa61ad588b542a7490948df3">CLK_SRC_SIRC_DIV2</a>&#160;&#160;&#160;0x02U</td></tr>
<tr class="separator:ga8b0c1542fa61ad588b542a7490948df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db4de85012c279316638fd453c2dfcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga9db4de85012c279316638fd453c2dfcf">CLK_SRC_FIRC_DIV2</a>&#160;&#160;&#160;0x03U</td></tr>
<tr class="separator:ga9db4de85012c279316638fd453c2dfcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd1794a5009ef9eb42c31a07db3d90e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gadd1794a5009ef9eb42c31a07db3d90e0">CLK_SRC_SPLL_DIV2</a>&#160;&#160;&#160;0x06U</td></tr>
<tr class="separator:gadd1794a5009ef9eb42c31a07db3d90e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78506da8d70d081f6c4c190d4945d5a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga78506da8d70d081f6c4c190d4945d5a1">CLK_SRC_LPO</a>&#160;&#160;&#160;0x07U</td></tr>
<tr class="separator:ga78506da8d70d081f6c4c190d4945d5a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga47cba394150e3e2142a7e43cce167f63"><td class="memItemLeft" align="right" valign="top">typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga47cba394150e3e2142a7e43cce167f63">peripheral_clock_source_t</a></td></tr>
<tr class="memdesc:ga47cba394150e3e2142a7e43cce167f63"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCC clock source select Implements peripheral_clock_source_t_Class.  <a href="#ga47cba394150e3e2142a7e43cce167f63">More...</a><br /></td></tr>
<tr class="separator:ga47cba394150e3e2142a7e43cce167f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfe5ac9857fba8575ac31301a116fe50"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="structclock__manager__user__config__t.html">clock_manager_user_config_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gadfe5ac9857fba8575ac31301a116fe50">clock_user_config_t</a></td></tr>
<tr class="separator:gadfe5ac9857fba8575ac31301a116fe50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b061b32d6a1c97804c5caeff0b86415"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga9b061b32d6a1c97804c5caeff0b86415">clock_manager_callback_t</a>) (<a class="el" href="structclock__notify__struct__t.html">clock_notify_struct_t</a> *notify, void *callbackData)</td></tr>
<tr class="memdesc:ga9b061b32d6a1c97804c5caeff0b86415"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of clock callback functions.  <a href="#ga9b061b32d6a1c97804c5caeff0b86415">More...</a><br /></td></tr>
<tr class="separator:ga9b061b32d6a1c97804c5caeff0b86415"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga84e3a7e9851031c6cf640ba4836bb29c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga84e3a7e9851031c6cf640ba4836bb29c">sim_rtc_clk_sel_src_t</a> { <a class="el" href="group__clock__manager__s32k1xx.html#gga84e3a7e9851031c6cf640ba4836bb29ca34052c0b1ab2339d68931eceeb15348d">SIM_RTCCLK_SEL_SOSCDIV1_CLK</a> = 0x0U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga84e3a7e9851031c6cf640ba4836bb29caa24891309e6550467c1423ee5cac25cf">SIM_RTCCLK_SEL_LPO_32K</a> = 0x1U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga84e3a7e9851031c6cf640ba4836bb29ca5534f2401d9bd76c3c23354006f5fe8c">SIM_RTCCLK_SEL_RTC_CLKIN</a> = 0x2U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga84e3a7e9851031c6cf640ba4836bb29ca8d08d0cf62194aa583aa8face0399834">SIM_RTCCLK_SEL_FIRCDIV1_CLK</a> = 0x3U
 }<tr class="memdesc:ga84e3a7e9851031c6cf640ba4836bb29c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM CLK32KSEL clock source select Implements sim_rtc_clk_sel_src_t_Class.  <a href="group__clock__manager__s32k1xx.html#ga84e3a7e9851031c6cf640ba4836bb29c">More...</a><br /></td></tr>
<tr class="separator:ga84e3a7e9851031c6cf640ba4836bb29c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga6340d759d229acb0faf474b4b81794ad"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga6340d759d229acb0faf474b4b81794ad">sim_lpoclk_sel_src_t</a> { <a class="el" href="group__clock__manager__s32k1xx.html#gga6340d759d229acb0faf474b4b81794adaec63dfca0c1ede572785e1e0b275df74">SIM_LPO_CLK_SEL_LPO_128K</a> = 0x0, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga6340d759d229acb0faf474b4b81794ada882d43c63731c311b33d95f94a1a3a58">SIM_LPO_CLK_SEL_NO_CLOCK</a> = 0x1, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga6340d759d229acb0faf474b4b81794ada7c98890ac594344cc75dab78ad15e896">SIM_LPO_CLK_SEL_LPO_32K</a> = 0x2, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga6340d759d229acb0faf474b4b81794ada6ae937d6dadc92acef3450ce34929625">SIM_LPO_CLK_SEL_LPO_1K</a> = 0x3
 }<tr class="memdesc:ga6340d759d229acb0faf474b4b81794ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM LPOCLKSEL clock source select Implements sim_lpoclk_sel_src_t_Class.  <a href="group__clock__manager__s32k1xx.html#ga6340d759d229acb0faf474b4b81794ad">More...</a><br /></td></tr>
<tr class="separator:ga6340d759d229acb0faf474b4b81794ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gae778f9780a2325209728ac050ede328c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gae778f9780a2325209728ac050ede328c">sim_clkout_src_t</a> { <br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cae1f5d9c9b24e7711c7aad28227825fc3">SIM_CLKOUT_SEL_SYSTEM_SCG_CLKOUT</a> = 0U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca072ff3796c7a64fce251466de601c397">SIM_CLKOUT_SEL_SYSTEM_SOSC_DIV2_CLK</a> = 2U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cae84bf5e73e08e2705f04ffb703b34a20">SIM_CLKOUT_SEL_SYSTEM_SIRC_DIV2_CLK</a> = 4U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca890c460685224d21f257a600aa8d9f18">SIM_CLKOUT_SEL_SYSTEM_FIRC_DIV2_CLK</a> = 6U, 
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cae50528683f453b370a0699cfad5797a7">SIM_CLKOUT_SEL_SYSTEM_HCLK</a> = 7U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca6c0b7af8cf08a92ad216dad47500231d">SIM_CLKOUT_SEL_SYSTEM_SPLL_DIV2_CLK</a> = 8U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca23abd9824d282ce8d7c428db1859bb72">SIM_CLKOUT_SEL_SYSTEM_BUS_CLK</a> = 9U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328ca3fe269cb3b6eeedcfb556b7b5bd6aaf3">SIM_CLKOUT_SEL_SYSTEM_LPO_128K_CLK</a> = 10U, 
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cacbb470184ad740859309bd68bebe756d">SIM_CLKOUT_SEL_SYSTEM_LPO_CLK</a> = 12U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae778f9780a2325209728ac050ede328cace716f1ed920f9efb65e6933b7b2f88c">SIM_CLKOUT_SEL_SYSTEM_RTC_CLK</a> = 14U
<br />
 }<tr class="memdesc:gae778f9780a2325209728ac050ede328c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM CLKOUT select Implements sim_clkout_src_t_Class.  <a href="group__clock__manager__s32k1xx.html#gae778f9780a2325209728ac050ede328c">More...</a><br /></td></tr>
<tr class="separator:gae778f9780a2325209728ac050ede328c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gae731005c6b8fb479b87464156aff0923"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gae731005c6b8fb479b87464156aff0923">sim_clkout_div_t</a> { <br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923a01534d8f597694ad004b982101f6e813">SIM_CLKOUT_DIV_BY_1</a> = 0x0U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923ac97cc016f7aea9564d6993d76648bbaa">SIM_CLKOUT_DIV_BY_2</a> = 0x1U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923ad1b0a10bb4f7e07fafc7b8f3877098b2">SIM_CLKOUT_DIV_BY_3</a> = 0x2U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923ac6e87fb255135a527f91720d8e5a4380">SIM_CLKOUT_DIV_BY_4</a> = 0x3U, 
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923ae290b85702de40bc46fe16a5ae7ba68d">SIM_CLKOUT_DIV_BY_5</a> = 0x4U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923a9906f618a32b2b495fb2b1525703e309">SIM_CLKOUT_DIV_BY_6</a> = 0x5U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923aa99f61908701cdc56e57d35fc57caaaa">SIM_CLKOUT_DIV_BY_7</a> = 0x6U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae731005c6b8fb479b87464156aff0923a76dd8b78ea4eef446ef7566124d2105d">SIM_CLKOUT_DIV_BY_8</a> = 0x7U
<br />
 }<tr class="memdesc:gae731005c6b8fb479b87464156aff0923"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM CLKOUT divider Implements sim_clkout_div_t_Class.  <a href="group__clock__manager__s32k1xx.html#gae731005c6b8fb479b87464156aff0923">More...</a><br /></td></tr>
<tr class="separator:gae731005c6b8fb479b87464156aff0923"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga77d4098479e97a65039bd8749326a178"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga77d4098479e97a65039bd8749326a178">clock_trace_src_t</a> { <a class="el" href="group__clock__manager__s32k1xx.html#gga77d4098479e97a65039bd8749326a178a95e0d19c9656a5b92f62510253a9e89b">CLOCK_TRACE_SRC_CORE_CLK</a> = 0x0
 }<tr class="memdesc:ga77d4098479e97a65039bd8749326a178"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug trace clock source select Implements clock_trace_src_t_Class.  <a href="group__clock__manager__s32k1xx.html#ga77d4098479e97a65039bd8749326a178">More...</a><br /></td></tr>
<tr class="separator:ga77d4098479e97a65039bd8749326a178"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga620e82226e40e856ec384a0d0bb96faf"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga620e82226e40e856ec384a0d0bb96faf">scg_system_clock_src_t</a> { <br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafacef42113a0cea996689c8c4062136299">SCG_SYSTEM_CLOCK_SRC_SYS_OSC</a> = 1U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafaafca709d1bda5bd4aa0ba5861a574725">SCG_SYSTEM_CLOCK_SRC_SIRC</a> = 2U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafa2ba6487b184c93e10b091daa830f6eab">SCG_SYSTEM_CLOCK_SRC_FIRC</a> = 3U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafa8cd10b621684c98cc19224326adc8a9a">SCG_SYSTEM_CLOCK_SRC_SYS_PLL</a> = 6U, 
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#gga620e82226e40e856ec384a0d0bb96fafa8b949a043402dcfb30a88a7e0f7429ef">SCG_SYSTEM_CLOCK_SRC_NONE</a> = 255U
<br />
 }<tr class="memdesc:ga620e82226e40e856ec384a0d0bb96faf"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG system clock source. Implements scg_system_clock_src_t_Class.  <a href="group__clock__manager__s32k1xx.html#ga620e82226e40e856ec384a0d0bb96faf">More...</a><br /></td></tr>
<tr class="separator:ga620e82226e40e856ec384a0d0bb96faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gae4b70fca960d67847f025c730afb7135"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gae4b70fca960d67847f025c730afb7135">scg_system_clock_div_t</a> { <br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135acf69f8db859d461526068a01cb9c1d61">SCG_SYSTEM_CLOCK_DIV_BY_1</a> = 0U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a5bca47e84a607826ab95e26ac35386cf">SCG_SYSTEM_CLOCK_DIV_BY_2</a> = 1U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a39c6a63dc1b3bd6e7adbf98af1cffe1f">SCG_SYSTEM_CLOCK_DIV_BY_3</a> = 2U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135ade5e73cc3fed5735ee159f91faa8ff11">SCG_SYSTEM_CLOCK_DIV_BY_4</a> = 3U, 
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a123b5eb2ca500402b2f2e087bbfbcdf3">SCG_SYSTEM_CLOCK_DIV_BY_5</a> = 4U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a2f56abdb043fc6d2795ad58549aea77d">SCG_SYSTEM_CLOCK_DIV_BY_6</a> = 5U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a965c33a1a1a17adb9aad06513023ec74">SCG_SYSTEM_CLOCK_DIV_BY_7</a> = 6U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a9b781e26d8b2998076ed686c618fdd12">SCG_SYSTEM_CLOCK_DIV_BY_8</a> = 7U, 
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a7ac36c2ec7812f2b73ef0ddede91189e">SCG_SYSTEM_CLOCK_DIV_BY_9</a> = 8U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135aadf8831a26798081a1d22eaf30c8e718">SCG_SYSTEM_CLOCK_DIV_BY_10</a> = 9U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135ae42b643e00fb249aa5b4fe41df48b929">SCG_SYSTEM_CLOCK_DIV_BY_11</a> = 10U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a94ad9f4b8b80ed74af46240029928a5d">SCG_SYSTEM_CLOCK_DIV_BY_12</a> = 11U, 
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a1bcb3cb7ba55666165a5b17929677c9b">SCG_SYSTEM_CLOCK_DIV_BY_13</a> = 12U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135ab231af768d98b725d3eaa8a06c44a159">SCG_SYSTEM_CLOCK_DIV_BY_14</a> = 13U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a37e8c1b3856e13438a5cd5594e7b14e6">SCG_SYSTEM_CLOCK_DIV_BY_15</a> = 14U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggae4b70fca960d67847f025c730afb7135a0cf7e5129fb7b41d3d244766855560a2">SCG_SYSTEM_CLOCK_DIV_BY_16</a> = 15U
<br />
 }<tr class="memdesc:gae4b70fca960d67847f025c730afb7135"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG system clock divider value. Implements scg_system_clock_div_t_Class.  <a href="group__clock__manager__s32k1xx.html#gae4b70fca960d67847f025c730afb7135">More...</a><br /></td></tr>
<tr class="separator:gae4b70fca960d67847f025c730afb7135"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gaa27f59fbc80f42637df2f33c0545d66c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gaa27f59fbc80f42637df2f33c0545d66c">scg_async_clock_div_t</a> { <br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#ggaa27f59fbc80f42637df2f33c0545d66caac06d9ca5947b31d52cd0603beb5f535">SCG_ASYNC_CLOCK_DISABLE</a> = 0U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggaa27f59fbc80f42637df2f33c0545d66ca800256d57b2684fc335c23297ed5b0fa">SCG_ASYNC_CLOCK_DIV_BY_1</a> = 1U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggaa27f59fbc80f42637df2f33c0545d66ca70fc73b06cd41eed2da3ac9e36eb6f44">SCG_ASYNC_CLOCK_DIV_BY_2</a> = 2U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggaa27f59fbc80f42637df2f33c0545d66ca0da7abf61bd54e9dd743a0823384d232">SCG_ASYNC_CLOCK_DIV_BY_4</a> = 3U, 
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#ggaa27f59fbc80f42637df2f33c0545d66ca51c8b38f302d85c368d3d5f9908ec8df">SCG_ASYNC_CLOCK_DIV_BY_8</a> = 4U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggaa27f59fbc80f42637df2f33c0545d66cabf0ded81c63802695bcbb3939ce7b956">SCG_ASYNC_CLOCK_DIV_BY_16</a> = 5U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggaa27f59fbc80f42637df2f33c0545d66ca5754b9d1e60499341a466dd34d1e5d95">SCG_ASYNC_CLOCK_DIV_BY_32</a> = 6U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggaa27f59fbc80f42637df2f33c0545d66ca7d904fdb2b79f5561dc1182444ba358c">SCG_ASYNC_CLOCK_DIV_BY_64</a> = 7U
<br />
 }<tr class="memdesc:gaa27f59fbc80f42637df2f33c0545d66c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG asynchronous clock divider value. Implements scg_async_clock_div_t_Class.  <a href="group__clock__manager__s32k1xx.html#gaa27f59fbc80f42637df2f33c0545d66c">More...</a><br /></td></tr>
<tr class="separator:gaa27f59fbc80f42637df2f33c0545d66c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gaa14b5ae65912a8b0db324ef9cb9dcd22"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gaa14b5ae65912a8b0db324ef9cb9dcd22">scg_sosc_monitor_mode_t</a> { <a class="el" href="group__clock__manager__s32k1xx.html#ggaa14b5ae65912a8b0db324ef9cb9dcd22a61a68ebf9c04e7eaf40603bd3dfda456">SCG_SOSC_MONITOR_DISABLE</a> = 0U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggaa14b5ae65912a8b0db324ef9cb9dcd22a0a4de33d37bb38330220573333210c5e">SCG_SOSC_MONITOR_INT</a> = 1U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggaa14b5ae65912a8b0db324ef9cb9dcd22aa746fadf789e6f2e5ce673a2d6ddef55">SCG_SOSC_MONITOR_RESET</a> = 2U
 }<tr class="memdesc:gaa14b5ae65912a8b0db324ef9cb9dcd22"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG system OSC monitor mode. Implements scg_sosc_monitor_mode_t_Class.  <a href="group__clock__manager__s32k1xx.html#gaa14b5ae65912a8b0db324ef9cb9dcd22">More...</a><br /></td></tr>
<tr class="separator:gaa14b5ae65912a8b0db324ef9cb9dcd22"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga06e8d52693a0e72f57f9f27710fcfb3d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga06e8d52693a0e72f57f9f27710fcfb3d">scg_sosc_range_t</a> { <a class="el" href="group__clock__manager__s32k1xx.html#gga06e8d52693a0e72f57f9f27710fcfb3da7b38b3611973aa1bdd5a85f37b8e0e57">SCG_SOSC_RANGE_MID</a> = 2U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga06e8d52693a0e72f57f9f27710fcfb3daf8e91c33b2954111b4a85fdc052ec5a2">SCG_SOSC_RANGE_HIGH</a> = 3U
 }<tr class="memdesc:ga06e8d52693a0e72f57f9f27710fcfb3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG OSC frequency range select Implements scg_sosc_range_t_Class.  <a href="group__clock__manager__s32k1xx.html#ga06e8d52693a0e72f57f9f27710fcfb3d">More...</a><br /></td></tr>
<tr class="separator:ga06e8d52693a0e72f57f9f27710fcfb3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gac5e7a825d6b61b5c4cf34666339772a1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gac5e7a825d6b61b5c4cf34666339772a1">scg_sosc_gain_t</a> { <a class="el" href="group__clock__manager__s32k1xx.html#ggac5e7a825d6b61b5c4cf34666339772a1a492f23632ebb145cf3fc1f61ec399ec0">SCG_SOSC_GAIN_LOW</a> = 0x0, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggac5e7a825d6b61b5c4cf34666339772a1a8dbc7c504cb5fc5d7623986b3215f15c">SCG_SOSC_GAIN_HIGH</a> = 0x1
 }<tr class="memdesc:gac5e7a825d6b61b5c4cf34666339772a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG OSC high gain oscillator select. Implements scg_sosc_gain_t_Class.  <a href="group__clock__manager__s32k1xx.html#gac5e7a825d6b61b5c4cf34666339772a1">More...</a><br /></td></tr>
<tr class="separator:gac5e7a825d6b61b5c4cf34666339772a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga65aeaa7edc55085e3d5aa18cd47f52c5"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga65aeaa7edc55085e3d5aa18cd47f52c5">scg_sosc_ext_ref_t</a> { <a class="el" href="group__clock__manager__s32k1xx.html#gga65aeaa7edc55085e3d5aa18cd47f52c5a9501c075c0c8ae259db7a81e2da09656">SCG_SOSC_REF_EXT</a> = 0x0, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga65aeaa7edc55085e3d5aa18cd47f52c5a7a308b833f82844baa7efd3f55a112de">SCG_SOSC_REF_OSC</a> = 0x1
 }<tr class="memdesc:ga65aeaa7edc55085e3d5aa18cd47f52c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG OSC external reference clock select. Implements scg_sosc_ext_ref_t_Class.  <a href="group__clock__manager__s32k1xx.html#ga65aeaa7edc55085e3d5aa18cd47f52c5">More...</a><br /></td></tr>
<tr class="separator:ga65aeaa7edc55085e3d5aa18cd47f52c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gafe7386295a3df9803dfb6a27d5d02d05"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gafe7386295a3df9803dfb6a27d5d02d05">scg_sirc_range_t</a> { <a class="el" href="group__clock__manager__s32k1xx.html#ggafe7386295a3df9803dfb6a27d5d02d05a6343c7cc86edc1023fb85c23cd50b0c0">SCG_SIRC_RANGE_HIGH</a> = 1U
 }<tr class="memdesc:gafe7386295a3df9803dfb6a27d5d02d05"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG slow IRC clock frequency range. Implements scg_sirc_range_t_Class.  <a href="group__clock__manager__s32k1xx.html#gafe7386295a3df9803dfb6a27d5d02d05">More...</a><br /></td></tr>
<tr class="separator:gafe7386295a3df9803dfb6a27d5d02d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga2b47fd57dafe0bfd239879e152c83015"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga2b47fd57dafe0bfd239879e152c83015">scg_firc_range_t</a> { <a class="el" href="group__clock__manager__s32k1xx.html#gga2b47fd57dafe0bfd239879e152c83015a009c38625e02b2640559cc2f30f93c63">SCG_FIRC_RANGE_48M</a>
 }<tr class="memdesc:ga2b47fd57dafe0bfd239879e152c83015"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG fast IRC clock frequency range. Implements scg_firc_range_t_Class.  <a href="group__clock__manager__s32k1xx.html#ga2b47fd57dafe0bfd239879e152c83015">More...</a><br /></td></tr>
<tr class="separator:ga2b47fd57dafe0bfd239879e152c83015"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga5172651d090fc83d8c28dba5fff0ed09"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga5172651d090fc83d8c28dba5fff0ed09">scg_spll_monitor_mode_t</a> { <a class="el" href="group__clock__manager__s32k1xx.html#gga5172651d090fc83d8c28dba5fff0ed09ac455983611afaa49b87f9c878a879e42">SCG_SPLL_MONITOR_DISABLE</a> = 0U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga5172651d090fc83d8c28dba5fff0ed09a52e031594ab58dbdb45173a7d564ed6d">SCG_SPLL_MONITOR_INT</a> = 1U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga5172651d090fc83d8c28dba5fff0ed09af4429d2e9d822c0898179376bce62059">SCG_SPLL_MONITOR_RESET</a> = 2U
 }<tr class="memdesc:ga5172651d090fc83d8c28dba5fff0ed09"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG system PLL monitor mode. Implements scg_spll_monitor_mode_t_Class.  <a href="group__clock__manager__s32k1xx.html#ga5172651d090fc83d8c28dba5fff0ed09">More...</a><br /></td></tr>
<tr class="separator:ga5172651d090fc83d8c28dba5fff0ed09"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga20bc7745961da8b7449f4e4771bb4a0e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga20bc7745961da8b7449f4e4771bb4a0e">scg_spll_clock_prediv_t</a> { <br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#gga20bc7745961da8b7449f4e4771bb4a0eaafd0e92d91d68db2af5dac6efe9e3137">SCG_SPLL_CLOCK_PREDIV_BY_1</a> = 0U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga20bc7745961da8b7449f4e4771bb4a0eac346254f267511925b7bf63e62b42950">SCG_SPLL_CLOCK_PREDIV_BY_2</a> = 1U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga20bc7745961da8b7449f4e4771bb4a0ea04c8e89e7420fcefcc0571bd254d2545">SCG_SPLL_CLOCK_PREDIV_BY_3</a> = 2U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga20bc7745961da8b7449f4e4771bb4a0eaa57201233dc8d3f61f922b8b39ee2ba7">SCG_SPLL_CLOCK_PREDIV_BY_4</a> = 3U, 
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#gga20bc7745961da8b7449f4e4771bb4a0ea82e088b4f7f0f916c244f71a48284d0d">SCG_SPLL_CLOCK_PREDIV_BY_5</a> = 4U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga20bc7745961da8b7449f4e4771bb4a0ea2c04f19c838d624ba989c5247ff5ff36">SCG_SPLL_CLOCK_PREDIV_BY_6</a> = 5U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga20bc7745961da8b7449f4e4771bb4a0ea8649225a75042e8545eb3f20f9ecc1dd">SCG_SPLL_CLOCK_PREDIV_BY_7</a> = 6U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga20bc7745961da8b7449f4e4771bb4a0ea37d6c55c0e13cb4ea797860cf45bbc22">SCG_SPLL_CLOCK_PREDIV_BY_8</a> = 7U
<br />
 }<tr class="memdesc:ga20bc7745961da8b7449f4e4771bb4a0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG system PLL predivider.  <a href="group__clock__manager__s32k1xx.html#ga20bc7745961da8b7449f4e4771bb4a0e">More...</a><br /></td></tr>
<tr class="separator:ga20bc7745961da8b7449f4e4771bb4a0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga998c42408305e69fa3ae727c05e162df"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga998c42408305e69fa3ae727c05e162df">scg_spll_clock_multiply_t</a> { <br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa1b8781c4848862589ab451a8982049b2">SCG_SPLL_CLOCK_MULTIPLY_BY_16</a> = 0U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa7eafd69dd81f405f52eca9c485c1727e">SCG_SPLL_CLOCK_MULTIPLY_BY_17</a> = 1U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa709745c631fec82ed465b0aec3624a25">SCG_SPLL_CLOCK_MULTIPLY_BY_18</a> = 2U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa5507a0e84985c4ec2b4a26ff3a0774bc">SCG_SPLL_CLOCK_MULTIPLY_BY_19</a> = 3U, 
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa389885c0442b8653c41e7d68a12e423f">SCG_SPLL_CLOCK_MULTIPLY_BY_20</a> = 4U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa94f1ede34c8ebfd7fac1fb8a72b5a51f">SCG_SPLL_CLOCK_MULTIPLY_BY_21</a> = 5U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa464d5f218c7ae25771165fa673ef5417">SCG_SPLL_CLOCK_MULTIPLY_BY_22</a> = 6U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa9742c294eead122acb6815887b836cb3">SCG_SPLL_CLOCK_MULTIPLY_BY_23</a> = 7U, 
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfae25c587ea885a49776c9b67ffb397512">SCG_SPLL_CLOCK_MULTIPLY_BY_24</a> = 8U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa1cff16de360999037b565d87dfa244c0">SCG_SPLL_CLOCK_MULTIPLY_BY_25</a> = 9U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfab4276d01e58e98fde8a8a5545b6f11b8">SCG_SPLL_CLOCK_MULTIPLY_BY_26</a> = 10U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa3d8315e2f5fe9b391a57c078b51fefb3">SCG_SPLL_CLOCK_MULTIPLY_BY_27</a> = 11U, 
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa465b944a9ff4af17844889e5b22adf1a">SCG_SPLL_CLOCK_MULTIPLY_BY_28</a> = 12U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfaefaa44e7b14082cb5f5c0bf996cae879">SCG_SPLL_CLOCK_MULTIPLY_BY_29</a> = 13U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa7b86af43efe2e2730e6da3e078ecf89a">SCG_SPLL_CLOCK_MULTIPLY_BY_30</a> = 14U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfafb97e933c9cae1cfc89de1e788447081">SCG_SPLL_CLOCK_MULTIPLY_BY_31</a> = 15U, 
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa2f3a7e99a0881195145c812efaf6493a">SCG_SPLL_CLOCK_MULTIPLY_BY_32</a> = 16U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa03d29d576c8c76af475e2883cdd7125f">SCG_SPLL_CLOCK_MULTIPLY_BY_33</a> = 17U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa2b544d2450f962074a0cc5bb51352879">SCG_SPLL_CLOCK_MULTIPLY_BY_34</a> = 18U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa63dc29ca91318e3625a88062477a9d6a">SCG_SPLL_CLOCK_MULTIPLY_BY_35</a> = 19U, 
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfaf47967a1af92819cfd709ccc1f064879">SCG_SPLL_CLOCK_MULTIPLY_BY_36</a> = 20U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa5ed5f54f2f4be6a5b7346d6612c1c8c5">SCG_SPLL_CLOCK_MULTIPLY_BY_37</a> = 21U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfaa1d8d0893cce89da68c2d5bf35952ce8">SCG_SPLL_CLOCK_MULTIPLY_BY_38</a> = 22U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa6bd876526e1a993eac46450cc0805de8">SCG_SPLL_CLOCK_MULTIPLY_BY_39</a> = 23U, 
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa40fb91bf7e2309df5eb81036a7885c51">SCG_SPLL_CLOCK_MULTIPLY_BY_40</a> = 24U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfaefb59e9f96da8efab19076f449654ed0">SCG_SPLL_CLOCK_MULTIPLY_BY_41</a> = 25U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa30a5405136fd067c208f3d78da57268d">SCG_SPLL_CLOCK_MULTIPLY_BY_42</a> = 26U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa510cb9fc27c08e56e0f2cc27d202212f">SCG_SPLL_CLOCK_MULTIPLY_BY_43</a> = 27U, 
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa85cb5a8c649484b9f4662a30b5814d76">SCG_SPLL_CLOCK_MULTIPLY_BY_44</a> = 28U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa0066f85e481024ea3a53532a5c4b2c24">SCG_SPLL_CLOCK_MULTIPLY_BY_45</a> = 29U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa1dbf4b07ba729928d0257a2bcca47446">SCG_SPLL_CLOCK_MULTIPLY_BY_46</a> = 30U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga998c42408305e69fa3ae727c05e162dfa8c62f64856a574162a1d52687c29f7f2">SCG_SPLL_CLOCK_MULTIPLY_BY_47</a> = 31U
<br />
 }<tr class="memdesc:ga998c42408305e69fa3ae727c05e162df"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG system PLL multiplier.  <a href="group__clock__manager__s32k1xx.html#ga998c42408305e69fa3ae727c05e162df">More...</a><br /></td></tr>
<tr class="separator:ga998c42408305e69fa3ae727c05e162df"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga3bd07f27d44923d8d24450ea4ec98dff"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga3bd07f27d44923d8d24450ea4ec98dff">peripheral_clock_frac_t</a> { <a class="el" href="group__clock__manager__s32k1xx.html#gga3bd07f27d44923d8d24450ea4ec98dffad2c7abcd70b47268e1d5884a9c1563b5">MULTIPLY_BY_ONE</a> = 0x00U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga3bd07f27d44923d8d24450ea4ec98dffa12e60be480eb65ad2e00e15227c9e759">MULTIPLY_BY_TWO</a> = 0x01U
 }<tr class="memdesc:ga3bd07f27d44923d8d24450ea4ec98dff"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCC fractional value select Implements peripheral_clock_frac_t_Class.  <a href="group__clock__manager__s32k1xx.html#ga3bd07f27d44923d8d24450ea4ec98dff">More...</a><br /></td></tr>
<tr class="separator:ga3bd07f27d44923d8d24450ea4ec98dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gaf3779822833f0062e77a2d0997683866"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gaf3779822833f0062e77a2d0997683866">peripheral_clock_divider_t</a> { <br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#ggaf3779822833f0062e77a2d0997683866a16eb7541cbdc70c36abff75ea8fcdb7d">DIVIDE_BY_ONE</a> = 0x00U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggaf3779822833f0062e77a2d0997683866a568ed004818ca7103caaf6215a973ce7">DIVIDE_BY_TWO</a> = 0x01U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggaf3779822833f0062e77a2d0997683866a7f4da5dfe240f25a06b4d9c2763824b1">DIVIDE_BY_THREE</a> = 0x02U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggaf3779822833f0062e77a2d0997683866af6a41dd95fa0d3e9644ea4489f1f44c4">DIVIDE_BY_FOUR</a> = 0x03U, 
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#ggaf3779822833f0062e77a2d0997683866affb05cfde2344e5f5c75796de63dc166">DIVIDE_BY_FIVE</a> = 0x04U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggaf3779822833f0062e77a2d0997683866a390f7392c301d003ee470e3b23e54887">DIVIDE_BY_SIX</a> = 0x05U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggaf3779822833f0062e77a2d0997683866a6b222f4c10aa0b557778692a312d9168">DIVIDE_BY_SEVEN</a> = 0x06U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggaf3779822833f0062e77a2d0997683866ae0264f04849f936b28d2ecda1a1d1030">DIVIDE_BY_EIGTH</a> = 0x07U
<br />
 }<tr class="memdesc:gaf3779822833f0062e77a2d0997683866"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCC divider value select Implements peripheral_clock_divider_t_Class.  <a href="group__clock__manager__s32k1xx.html#gaf3779822833f0062e77a2d0997683866">More...</a><br /></td></tr>
<tr class="separator:gaf3779822833f0062e77a2d0997683866"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga99326be5855e23b7b48dd5227e07852e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga99326be5855e23b7b48dd5227e07852e">pwr_modes_t</a> { <br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#gga99326be5855e23b7b48dd5227e07852ea3e51fb946570e643ba0a3ffd95c70537">NO_MODE</a> = 0U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga99326be5855e23b7b48dd5227e07852eadbef8108cc9b9ff34b003ebbd5690173">RUN_MODE</a> = (1U&lt;&lt;0U), 
<a class="el" href="group__clock__manager__s32k1xx.html#gga99326be5855e23b7b48dd5227e07852ea4977e0e814dd0bad87476bd5a9339c8e">VLPR_MODE</a> = (1U&lt;&lt;1U), 
<a class="el" href="group__clock__manager__s32k1xx.html#gga99326be5855e23b7b48dd5227e07852eac40b9c026c22eed046a70093e9b74a32">HSRUN_MODE</a> = (1U&lt;&lt;2U), 
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#gga99326be5855e23b7b48dd5227e07852eafc8ed23ec94a8e0c642921ccc9caa811">STOP_MODE</a> = (1U&lt;&lt;3U), 
<a class="el" href="group__clock__manager__s32k1xx.html#gga99326be5855e23b7b48dd5227e07852ea453c1482ee191619c148bdd95334a522">VLPS_MODE</a> = (1U&lt;&lt;4U), 
<a class="el" href="group__clock__manager__s32k1xx.html#gga99326be5855e23b7b48dd5227e07852ea1eccc7f89e7fe64f9f3ba9b1ed16057c">ALL_MODES</a> = 0x7FFFFFFF
<br />
 }<tr class="memdesc:ga99326be5855e23b7b48dd5227e07852e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power mode. Implements pwr_modes_t_Class.  <a href="group__clock__manager__s32k1xx.html#ga99326be5855e23b7b48dd5227e07852e">More...</a><br /></td></tr>
<tr class="separator:ga99326be5855e23b7b48dd5227e07852e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gacc7a93b8637620ae019e86004b5ccc4e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gacc7a93b8637620ae019e86004b5ccc4e">xosc_ref_t</a> { <a class="el" href="group__clock__manager__s32k1xx.html#ggacc7a93b8637620ae019e86004b5ccc4ea1e407d72d9c4ad8c5c9cb0b2236cd60c">XOSC_EXT_REF</a> = 0U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggacc7a93b8637620ae019e86004b5ccc4ea4e693123249d4382fffb44b1c92e3b56">XOSC_INT_OSC</a> = 1U
 }<tr class="memdesc:gacc7a93b8637620ae019e86004b5ccc4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">XOSC reference clock select (internal oscillator is bypassed or not) Implements xosc_ref_t_Class.  <a href="group__clock__manager__s32k1xx.html#gacc7a93b8637620ae019e86004b5ccc4e">More...</a><br /></td></tr>
<tr class="separator:gacc7a93b8637620ae019e86004b5ccc4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga0c6d8e0aaf9f9c1ca91cc42b0f7d8875"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga0c6d8e0aaf9f9c1ca91cc42b0f7d8875">clock_manager_notify_t</a> { <a class="el" href="group__clock__manager__s32k1xx.html#gga0c6d8e0aaf9f9c1ca91cc42b0f7d8875af291d22e245a68e2d31380bead133411">CLOCK_MANAGER_NOTIFY_RECOVER</a> = 0x00U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga0c6d8e0aaf9f9c1ca91cc42b0f7d8875a621b68f22d584d3ec624e1ecdd4d52db">CLOCK_MANAGER_NOTIFY_BEFORE</a> = 0x01U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga0c6d8e0aaf9f9c1ca91cc42b0f7d8875af7e78812bfca0420d5b92a1063dceb50">CLOCK_MANAGER_NOTIFY_AFTER</a> = 0x02U
 }<tr class="memdesc:ga0c6d8e0aaf9f9c1ca91cc42b0f7d8875"><td class="mdescLeft">&#160;</td><td class="mdescRight">The clock notification type. Implements clock_manager_notify_t_Class.  <a href="group__clock__manager__s32k1xx.html#ga0c6d8e0aaf9f9c1ca91cc42b0f7d8875">More...</a><br /></td></tr>
<tr class="separator:ga0c6d8e0aaf9f9c1ca91cc42b0f7d8875"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gac5d7d5c023b81d9eef36ba1a041484a2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gac5d7d5c023b81d9eef36ba1a041484a2">clock_manager_callback_type_t</a> { <a class="el" href="group__clock__manager__s32k1xx.html#ggac5d7d5c023b81d9eef36ba1a041484a2a881b9cff06553df4063450917a9789dd">CLOCK_MANAGER_CALLBACK_BEFORE</a> = 0x01U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggac5d7d5c023b81d9eef36ba1a041484a2abbca659763fbdfa33757d777dc946ab5">CLOCK_MANAGER_CALLBACK_AFTER</a> = 0x02U, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggac5d7d5c023b81d9eef36ba1a041484a2ac483d23913ef4c90c692956f4f602506">CLOCK_MANAGER_CALLBACK_BEFORE_AFTER</a> = 0x03U
 }<tr class="memdesc:gac5d7d5c023b81d9eef36ba1a041484a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">The callback type, indicates what kinds of notification this callback handles. Implements clock_manager_callback_type_t_Class.  <a href="group__clock__manager__s32k1xx.html#gac5d7d5c023b81d9eef36ba1a041484a2">More...</a><br /></td></tr>
<tr class="separator:gac5d7d5c023b81d9eef36ba1a041484a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gadad2ac36b70f10bca4e341a6f996c4a1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gadad2ac36b70f10bca4e341a6f996c4a1">clock_manager_policy_t</a> { <a class="el" href="group__clock__manager__s32k1xx.html#ggadad2ac36b70f10bca4e341a6f996c4a1a2b9f8fe2fe20df4dabd0c3f609e76b12">CLOCK_MANAGER_POLICY_AGREEMENT</a>, 
<a class="el" href="group__clock__manager__s32k1xx.html#ggadad2ac36b70f10bca4e341a6f996c4a1ae565da72782f35af68e963676ff62be4">CLOCK_MANAGER_POLICY_FORCIBLE</a>
 }<tr class="memdesc:gadad2ac36b70f10bca4e341a6f996c4a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock transition policy. Implements clock_manager_policy_t_Class.  <a href="group__clock__manager__s32k1xx.html#gadad2ac36b70f10bca4e341a6f996c4a1">More...</a><br /></td></tr>
<tr class="separator:gadad2ac36b70f10bca4e341a6f996c4a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga730261cafcd44d204dc8bd72ada7938d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga730261cafcd44d204dc8bd72ada7938d">CLOCK_DRV_SetModuleClock</a> (<a class="el" href="_s32_k142__features_8h.html#a64124f27cd745ac7c837469f9391f728">clock_names_t</a> peripheralClock, const <a class="el" href="structmodule__clk__config__t.html">module_clk_config_t</a> *moduleClkConfig)</td></tr>
<tr class="memdesc:ga730261cafcd44d204dc8bd72ada7938d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures module clock.  <a href="#ga730261cafcd44d204dc8bd72ada7938d">More...</a><br /></td></tr>
<tr class="separator:ga730261cafcd44d204dc8bd72ada7938d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eb9c37dac94cd018f09a94f6b1840df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga8eb9c37dac94cd018f09a94f6b1840df">CLOCK_DRV_SetSystemClock</a> (const <a class="el" href="group__clock__manager__s32k1xx.html#ga99326be5855e23b7b48dd5227e07852e">pwr_modes_t</a> *mode, const <a class="el" href="structsys__clk__config__t.html">sys_clk_config_t</a> *<a class="el" href="power__manager___s32_k1xx_8c.html#ae7771d90f44da90a2f600183d274426c">sysClkConfig</a>)</td></tr>
<tr class="memdesc:ga8eb9c37dac94cd018f09a94f6b1840df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the system clocks.  <a href="#ga8eb9c37dac94cd018f09a94f6b1840df">More...</a><br /></td></tr>
<tr class="separator:ga8eb9c37dac94cd018f09a94f6b1840df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a4968c843742b8643255c1aaef7fdfe"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga2a4968c843742b8643255c1aaef7fdfe">CLOCK_DRV_GetSystemClockSource</a> (<a class="el" href="structsys__clk__config__t.html">sys_clk_config_t</a> *<a class="el" href="power__manager___s32_k1xx_8c.html#ae7771d90f44da90a2f600183d274426c">sysClkConfig</a>)</td></tr>
<tr class="memdesc:ga2a4968c843742b8643255c1aaef7fdfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the system clock source.  <a href="#ga2a4968c843742b8643255c1aaef7fdfe">More...</a><br /></td></tr>
<tr class="separator:ga2a4968c843742b8643255c1aaef7fdfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e5d5e875d76ea633b4578f356e5ce2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga8e5d5e875d76ea633b4578f356e5ce2d">CLOCK_DRV_SetClockSource</a> (<a class="el" href="_s32_k142__features_8h.html#a64124f27cd745ac7c837469f9391f728">clock_names_t</a> clockSource, const <a class="el" href="structclock__source__config__t.html">clock_source_config_t</a> *clkSrcConfig)</td></tr>
<tr class="memdesc:ga8e5d5e875d76ea633b4578f356e5ce2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function configures a clock source.  <a href="#ga8e5d5e875d76ea633b4578f356e5ce2d">More...</a><br /></td></tr>
<tr class="separator:ga8e5d5e875d76ea633b4578f356e5ce2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf4518668cf8d3409a3f1351f2291a27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gadf4518668cf8d3409a3f1351f2291a27">CLOCK_SYS_Init</a> (<a class="el" href="structclock__manager__user__config__t.html">clock_manager_user_config_t</a> const **clockConfigsPtr, uint8_t configsNumber, <a class="el" href="structclock__manager__callback__user__config__t.html">clock_manager_callback_user_config_t</a> **callbacksPtr, uint8_t callbacksNumber)</td></tr>
<tr class="memdesc:gadf4518668cf8d3409a3f1351f2291a27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Install pre-defined clock configurations.  <a href="#gadf4518668cf8d3409a3f1351f2291a27">More...</a><br /></td></tr>
<tr class="separator:gadf4518668cf8d3409a3f1351f2291a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03a465fc5dd75f76513b546d4175dfab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga03a465fc5dd75f76513b546d4175dfab">CLOCK_SYS_UpdateConfiguration</a> (uint8_t targetConfigIndex, <a class="el" href="group__clock__manager__s32k1xx.html#gadad2ac36b70f10bca4e341a6f996c4a1">clock_manager_policy_t</a> policy)</td></tr>
<tr class="memdesc:ga03a465fc5dd75f76513b546d4175dfab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set system clock configuration according to pre-defined structure.  <a href="#ga03a465fc5dd75f76513b546d4175dfab">More...</a><br /></td></tr>
<tr class="separator:ga03a465fc5dd75f76513b546d4175dfab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaa88db0a4ab009a6975a57ab1fcab2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gafaa88db0a4ab009a6975a57ab1fcab2a">CLOCK_SYS_SetConfiguration</a> (<a class="el" href="structclock__manager__user__config__t.html">clock_manager_user_config_t</a> const *config)</td></tr>
<tr class="memdesc:gafaa88db0a4ab009a6975a57ab1fcab2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set system clock configuration.  <a href="#gafaa88db0a4ab009a6975a57ab1fcab2a">More...</a><br /></td></tr>
<tr class="separator:gafaa88db0a4ab009a6975a57ab1fcab2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf617ce2f4ed660ffe47284878d52a78"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gaaf617ce2f4ed660ffe47284878d52a78">CLOCK_SYS_GetCurrentConfiguration</a> (void)</td></tr>
<tr class="memdesc:gaaf617ce2f4ed660ffe47284878d52a78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get current system clock configuration.  <a href="#gaaf617ce2f4ed660ffe47284878d52a78">More...</a><br /></td></tr>
<tr class="separator:gaaf617ce2f4ed660ffe47284878d52a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadde0c277532a362b8524e3fb35e8d4cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structclock__manager__callback__user__config__t.html">clock_manager_callback_user_config_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gadde0c277532a362b8524e3fb35e8d4cc">CLOCK_SYS_GetErrorCallback</a> (void)</td></tr>
<tr class="memdesc:gadde0c277532a362b8524e3fb35e8d4cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the callback which returns error in last clock switch.  <a href="#gadde0c277532a362b8524e3fb35e8d4cc">More...</a><br /></td></tr>
<tr class="separator:gadde0c277532a362b8524e3fb35e8d4cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1fe3272dde5e48f0753d9b47094148e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#gaa1fe3272dde5e48f0753d9b47094148e">CLOCK_SYS_GetFreq</a> (<a class="el" href="_s32_k142__features_8h.html#a64124f27cd745ac7c837469f9391f728">clock_names_t</a> clockName, uint32_t *frequency)</td></tr>
<tr class="memdesc:gaa1fe3272dde5e48f0753d9b47094148e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wrapper over CLOCK_DRV_GetFreq function. It's part of the old API.  <a href="#gaa1fe3272dde5e48f0753d9b47094148e">More...</a><br /></td></tr>
<tr class="separator:gaa1fe3272dde5e48f0753d9b47094148e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga49ec5cfe81b5cd5821690be447f94c50"><td class="memItemLeft" align="right" valign="top">const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga49ec5cfe81b5cd5821690be447f94c50">peripheralFeaturesList</a> [<a class="el" href="_s32_k142__features_8h.html#a64124f27cd745ac7c837469f9391f728a21a32539cf372c178e3cd0666068c889">CLOCK_NAME_COUNT</a>]</td></tr>
<tr class="memdesc:ga49ec5cfe81b5cd5821690be447f94c50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral features list Constant array storing the mappings between clock names of the peripherals and feature lists.  <a href="#ga49ec5cfe81b5cd5821690be447f94c50">More...</a><br /></td></tr>
<tr class="separator:ga49ec5cfe81b5cd5821690be447f94c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d36597370087617b58f0996d13c4944"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga9d36597370087617b58f0996d13c4944">g_TClkFreq</a> [3U]</td></tr>
<tr class="separator:ga9d36597370087617b58f0996d13c4944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1427c41e19c5e15edd30cc41e248a1d8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga1427c41e19c5e15edd30cc41e248a1d8">g_xtal0ClkFreq</a></td></tr>
<tr class="memdesc:ga1427c41e19c5e15edd30cc41e248a1d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTAL0 clock frequency.  <a href="#ga1427c41e19c5e15edd30cc41e248a1d8">More...</a><br /></td></tr>
<tr class="separator:ga1427c41e19c5e15edd30cc41e248a1d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a778ea62dbd2a38bb5a54b2b79ea975"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga3a778ea62dbd2a38bb5a54b2b79ea975">g_RtcClkInFreq</a></td></tr>
<tr class="memdesc:ga3a778ea62dbd2a38bb5a54b2b79ea975"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC_CLKIN clock frequency.  <a href="#ga3a778ea62dbd2a38bb5a54b2b79ea975">More...</a><br /></td></tr>
<tr class="separator:ga3a778ea62dbd2a38bb5a54b2b79ea975"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SCG Clockout.</h2></td></tr>
<tr class="memitem:ga74a29a1d9185a4134fcecb269027c724"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__clock__manager__s32k1xx.html#ga74a29a1d9185a4134fcecb269027c724">scg_clockout_src_t</a> { <br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#gga74a29a1d9185a4134fcecb269027c724a9b1acba23a538dc630d3228eec3e02bc">SCG_CLOCKOUT_SRC_SCG_SLOW</a> = 0U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga74a29a1d9185a4134fcecb269027c724a23012fb60f49dcc5250e1bff7b06c7bf">SCG_CLOCKOUT_SRC_SOSC</a> = 1U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga74a29a1d9185a4134fcecb269027c724a4713fc7848511bb0c7ccc14a45f0ab62">SCG_CLOCKOUT_SRC_SIRC</a> = 2U, 
<a class="el" href="group__clock__manager__s32k1xx.html#gga74a29a1d9185a4134fcecb269027c724ac4d97fa5a996f5da21c91c6ab45af193">SCG_CLOCKOUT_SRC_FIRC</a> = 3U, 
<br />
&#160;&#160;<a class="el" href="group__clock__manager__s32k1xx.html#gga74a29a1d9185a4134fcecb269027c724a4a04b010c4aa652e5c59a4fcd7f3a8d5">SCG_CLOCKOUT_SRC_SPLL</a> = 6U
<br />
 }<tr class="memdesc:ga74a29a1d9185a4134fcecb269027c724"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCG ClockOut type. Implements scg_clockout_src_t_Class.  <a href="group__clock__manager__s32k1xx.html#ga74a29a1d9185a4134fcecb269027c724">More...</a><br /></td></tr>
<tr class="separator:ga74a29a1d9185a4134fcecb269027c724"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gac1fea7df09c915ddf5cc3146af20705a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BUS_CLK_INDEX&#160;&#160;&#160;1U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00069">69</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9dd017260fd5004ad7be4214f1a2206d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_SRC_FIRC&#160;&#160;&#160;0x03U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SCGFIRCLK - Fast IRC Clock </p>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00591">591</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaec7a64c70cabda2f1465e66063ecb0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_SRC_FIRC_DIV1&#160;&#160;&#160;0x03U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SCGFIRCLK - Fast IRC Clock </p>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00595">595</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9db4de85012c279316638fd453c2dfcf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_SRC_FIRC_DIV2&#160;&#160;&#160;0x03U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SCGFIRCLK - Fast IRC Clock </p>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00599">599</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga78506da8d70d081f6c4c190d4945d5a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_SRC_LPO&#160;&#160;&#160;0x07U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPO clock </p>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00602">602</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6b1783f94f504136d9cad384ca1559c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_SRC_OFF&#160;&#160;&#160;0x00U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock is off </p>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00588">588</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga11751febdea8486d8e4d89db5a4399fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_SRC_SIRC&#160;&#160;&#160;0x02U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SCGIRCLK - Slow IRC Clock </p>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00590">590</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga70d08e79d634541684618a43974047a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_SRC_SIRC_DIV1&#160;&#160;&#160;0x02U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SCGIRCLK - Slow IRC Clock </p>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00594">594</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8b0c1542fa61ad588b542a7490948df3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_SRC_SIRC_DIV2&#160;&#160;&#160;0x02U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SCGIRCLK - Slow IRC Clock </p>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00598">598</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1795144cd56f5ee279ea2659ebc393ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_SRC_SOSC&#160;&#160;&#160;0x01U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OSCCLK - System Oscillator Bus Clock </p>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00589">589</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4620897a578e014c7acd666f2008e4e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_SRC_SOSC_DIV1&#160;&#160;&#160;0x01U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OSCCLK - System Oscillator Bus Clock </p>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00593">593</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaafcdd98cef2a53ed37ca1d160cb9466f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_SRC_SOSC_DIV2&#160;&#160;&#160;0x01U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OSCCLK - System Oscillator Bus Clock </p>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00597">597</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa2a6b26cfc3f94a2da87cfccd71fdc7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_SRC_SPLL&#160;&#160;&#160;0x06U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SCGPCLK System PLL clock </p>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00592">592</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5deee0416661e1388ca2b8eeca86e284"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_SRC_SPLL_DIV1&#160;&#160;&#160;0x06U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SCGPCLK System PLL clock </p>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00596">596</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadd1794a5009ef9eb42c31a07db3d90e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_SRC_SPLL_DIV2&#160;&#160;&#160;0x06U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SCGPCLK System PLL clock </p>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00600">600</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf9ec30a937ad54bfab35d232e57a03e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_CLK_INDEX&#160;&#160;&#160;0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00068">68</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabaafdea3cf68397fd40caa0f359190d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUMBER_OF_TCLK_INPUTS&#160;&#160;&#160;3U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TClk clock frequency. </p>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00057">57</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0831584cef634510083676e427631467"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLOW_CLK_INDEX&#160;&#160;&#160;2U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00070">70</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga93fb75158aaa8280897c6f361646846c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CLK_MAX_NO&#160;&#160;&#160;3U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The maximum number of system clock dividers and system clock divider indexes. </p>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00067">67</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga9b061b32d6a1c97804c5caeff0b86415"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>(* clock_manager_callback_t) (<a class="el" href="structclock__notify__struct__t.html">clock_notify_struct_t</a> *notify, void *callbackData)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Type of clock callback functions. </p>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00807">807</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadfe5ac9857fba8575ac31301a116fe50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="structclock__manager__user__config__t.html">clock_manager_user_config_t</a> <a class="el" href="group__clock__manager__s32k1xx.html#gadfe5ac9857fba8575ac31301a116fe50">clock_user_config_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00688">688</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga47cba394150e3e2142a7e43cce167f63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint8_t <a class="el" href="group__clock__manager__s32k1xx.html#ga47cba394150e3e2142a7e43cce167f63">peripheral_clock_source_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PCC clock source select Implements peripheral_clock_source_t_Class. </p>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00586">586</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="gac5d7d5c023b81d9eef36ba1a041484a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__clock__manager__s32k1xx.html#gac5d7d5c023b81d9eef36ba1a041484a2">clock_manager_callback_type_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The callback type, indicates what kinds of notification this callback handles. Implements clock_manager_callback_type_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggac5d7d5c023b81d9eef36ba1a041484a2a881b9cff06553df4063450917a9789dd"></a>CLOCK_MANAGER_CALLBACK_BEFORE&#160;</td><td class="fielddoc">
<p>Callback handles BEFORE notification. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggac5d7d5c023b81d9eef36ba1a041484a2abbca659763fbdfa33757d777dc946ab5"></a>CLOCK_MANAGER_CALLBACK_AFTER&#160;</td><td class="fielddoc">
<p>Callback handles AFTER notification. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggac5d7d5c023b81d9eef36ba1a041484a2ac483d23913ef4c90c692956f4f602506"></a>CLOCK_MANAGER_CALLBACK_BEFORE_AFTER&#160;</td><td class="fielddoc">
<p>Callback handles BEFORE and AFTER notification </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00776">776</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0c6d8e0aaf9f9c1ca91cc42b0f7d8875"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__clock__manager__s32k1xx.html#ga0c6d8e0aaf9f9c1ca91cc42b0f7d8875">clock_manager_notify_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The clock notification type. Implements clock_manager_notify_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga0c6d8e0aaf9f9c1ca91cc42b0f7d8875af291d22e245a68e2d31380bead133411"></a>CLOCK_MANAGER_NOTIFY_RECOVER&#160;</td><td class="fielddoc">
<p>Notify IP to recover to previous work state. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga0c6d8e0aaf9f9c1ca91cc42b0f7d8875a621b68f22d584d3ec624e1ecdd4d52db"></a>CLOCK_MANAGER_NOTIFY_BEFORE&#160;</td><td class="fielddoc">
<p>Notify IP that system will change clock setting. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga0c6d8e0aaf9f9c1ca91cc42b0f7d8875af7e78812bfca0420d5b92a1063dceb50"></a>CLOCK_MANAGER_NOTIFY_AFTER&#160;</td><td class="fielddoc">
<p>Notify IP that have changed to new clock setting. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00765">765</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadad2ac36b70f10bca4e341a6f996c4a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__clock__manager__s32k1xx.html#gadad2ac36b70f10bca4e341a6f996c4a1">clock_manager_policy_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock transition policy. Implements clock_manager_policy_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggadad2ac36b70f10bca4e341a6f996c4a1a2b9f8fe2fe20df4dabd0c3f609e76b12"></a>CLOCK_MANAGER_POLICY_AGREEMENT&#160;</td><td class="fielddoc">
<p>Clock transfers gracefully. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggadad2ac36b70f10bca4e341a6f996c4a1ae565da72782f35af68e963676ff62be4"></a>CLOCK_MANAGER_POLICY_FORCIBLE&#160;</td><td class="fielddoc">
<p>Clock transfers forcefully. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00787">787</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga77d4098479e97a65039bd8749326a178"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__clock__manager__s32k1xx.html#ga77d4098479e97a65039bd8749326a178">clock_trace_src_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Debug trace clock source select Implements clock_trace_src_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga77d4098479e97a65039bd8749326a178a95e0d19c9656a5b92f62510253a9e89b"></a>CLOCK_TRACE_SRC_CORE_CLK&#160;</td><td class="fielddoc">
<p>core clock </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00203">203</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf3779822833f0062e77a2d0997683866"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__clock__manager__s32k1xx.html#gaf3779822833f0062e77a2d0997683866">peripheral_clock_divider_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PCC divider value select Implements peripheral_clock_divider_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggaf3779822833f0062e77a2d0997683866a16eb7541cbdc70c36abff75ea8fcdb7d"></a>DIVIDE_BY_ONE&#160;</td><td class="fielddoc">
<p>Divide by 1 (pass-through, no clock divide) </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaf3779822833f0062e77a2d0997683866a568ed004818ca7103caaf6215a973ce7"></a>DIVIDE_BY_TWO&#160;</td><td class="fielddoc">
<p>Divide by 2 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaf3779822833f0062e77a2d0997683866a7f4da5dfe240f25a06b4d9c2763824b1"></a>DIVIDE_BY_THREE&#160;</td><td class="fielddoc">
<p>Divide by 3 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaf3779822833f0062e77a2d0997683866af6a41dd95fa0d3e9644ea4489f1f44c4"></a>DIVIDE_BY_FOUR&#160;</td><td class="fielddoc">
<p>Divide by 4 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaf3779822833f0062e77a2d0997683866affb05cfde2344e5f5c75796de63dc166"></a>DIVIDE_BY_FIVE&#160;</td><td class="fielddoc">
<p>Divide by 5 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaf3779822833f0062e77a2d0997683866a390f7392c301d003ee470e3b23e54887"></a>DIVIDE_BY_SIX&#160;</td><td class="fielddoc">
<p>Divide by 6 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaf3779822833f0062e77a2d0997683866a6b222f4c10aa0b557778692a312d9168"></a>DIVIDE_BY_SEVEN&#160;</td><td class="fielddoc">
<p>Divide by 7 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaf3779822833f0062e77a2d0997683866ae0264f04849f936b28d2ecda1a1d1030"></a>DIVIDE_BY_EIGTH&#160;</td><td class="fielddoc">
<p>Divide by 8 </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00617">617</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3bd07f27d44923d8d24450ea4ec98dff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__clock__manager__s32k1xx.html#ga3bd07f27d44923d8d24450ea4ec98dff">peripheral_clock_frac_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PCC fractional value select Implements peripheral_clock_frac_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga3bd07f27d44923d8d24450ea4ec98dffad2c7abcd70b47268e1d5884a9c1563b5"></a>MULTIPLY_BY_ONE&#160;</td><td class="fielddoc">
<p>Fractional value is zero </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga3bd07f27d44923d8d24450ea4ec98dffa12e60be480eb65ad2e00e15227c9e759"></a>MULTIPLY_BY_TWO&#160;</td><td class="fielddoc">
<p>Fractional value is one </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00608">608</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga99326be5855e23b7b48dd5227e07852e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__clock__manager__s32k1xx.html#ga99326be5855e23b7b48dd5227e07852e">pwr_modes_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power mode. Implements pwr_modes_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga99326be5855e23b7b48dd5227e07852ea3e51fb946570e643ba0a3ffd95c70537"></a>NO_MODE&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga99326be5855e23b7b48dd5227e07852eadbef8108cc9b9ff34b003ebbd5690173"></a>RUN_MODE&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga99326be5855e23b7b48dd5227e07852ea4977e0e814dd0bad87476bd5a9339c8e"></a>VLPR_MODE&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga99326be5855e23b7b48dd5227e07852eac40b9c026c22eed046a70093e9b74a32"></a>HSRUN_MODE&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga99326be5855e23b7b48dd5227e07852eafc8ed23ec94a8e0c642921ccc9caa811"></a>STOP_MODE&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga99326be5855e23b7b48dd5227e07852ea453c1482ee191619c148bdd95334a522"></a>VLPS_MODE&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga99326be5855e23b7b48dd5227e07852ea1eccc7f89e7fe64f9f3ba9b1ed16057c"></a>ALL_MODES&#160;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00694">694</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa27f59fbc80f42637df2f33c0545d66c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__clock__manager__s32k1xx.html#gaa27f59fbc80f42637df2f33c0545d66c">scg_async_clock_div_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCG asynchronous clock divider value. Implements scg_async_clock_div_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggaa27f59fbc80f42637df2f33c0545d66caac06d9ca5947b31d52cd0603beb5f535"></a>SCG_ASYNC_CLOCK_DISABLE&#160;</td><td class="fielddoc">
<p>Clock output is disabled. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaa27f59fbc80f42637df2f33c0545d66ca800256d57b2684fc335c23297ed5b0fa"></a>SCG_ASYNC_CLOCK_DIV_BY_1&#160;</td><td class="fielddoc">
<p>Divided by 1. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaa27f59fbc80f42637df2f33c0545d66ca70fc73b06cd41eed2da3ac9e36eb6f44"></a>SCG_ASYNC_CLOCK_DIV_BY_2&#160;</td><td class="fielddoc">
<p>Divided by 2. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaa27f59fbc80f42637df2f33c0545d66ca0da7abf61bd54e9dd743a0823384d232"></a>SCG_ASYNC_CLOCK_DIV_BY_4&#160;</td><td class="fielddoc">
<p>Divided by 4. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaa27f59fbc80f42637df2f33c0545d66ca51c8b38f302d85c368d3d5f9908ec8df"></a>SCG_ASYNC_CLOCK_DIV_BY_8&#160;</td><td class="fielddoc">
<p>Divided by 8. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaa27f59fbc80f42637df2f33c0545d66cabf0ded81c63802695bcbb3939ce7b956"></a>SCG_ASYNC_CLOCK_DIV_BY_16&#160;</td><td class="fielddoc">
<p>Divided by 16. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaa27f59fbc80f42637df2f33c0545d66ca5754b9d1e60499341a466dd34d1e5d95"></a>SCG_ASYNC_CLOCK_DIV_BY_32&#160;</td><td class="fielddoc">
<p>Divided by 32. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaa27f59fbc80f42637df2f33c0545d66ca7d904fdb2b79f5561dc1182444ba358c"></a>SCG_ASYNC_CLOCK_DIV_BY_64&#160;</td><td class="fielddoc">
<p>Divided by 64. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00312">312</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga74a29a1d9185a4134fcecb269027c724"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__clock__manager__s32k1xx.html#ga74a29a1d9185a4134fcecb269027c724">scg_clockout_src_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCG ClockOut type. Implements scg_clockout_src_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga74a29a1d9185a4134fcecb269027c724a9b1acba23a538dc630d3228eec3e02bc"></a>SCG_CLOCKOUT_SRC_SCG_SLOW&#160;</td><td class="fielddoc">
<p>SCG SLOW. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga74a29a1d9185a4134fcecb269027c724a23012fb60f49dcc5250e1bff7b06c7bf"></a>SCG_CLOCKOUT_SRC_SOSC&#160;</td><td class="fielddoc">
<p>System OSC. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga74a29a1d9185a4134fcecb269027c724a4713fc7848511bb0c7ccc14a45f0ab62"></a>SCG_CLOCKOUT_SRC_SIRC&#160;</td><td class="fielddoc">
<p>Slow IRC. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga74a29a1d9185a4134fcecb269027c724ac4d97fa5a996f5da21c91c6ab45af193"></a>SCG_CLOCKOUT_SRC_FIRC&#160;</td><td class="fielddoc">
<p>Fast IRC. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga74a29a1d9185a4134fcecb269027c724a4a04b010c4aa652e5c59a4fcd7f3a8d5"></a>SCG_CLOCKOUT_SRC_SPLL&#160;</td><td class="fielddoc">
<p>System PLL. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00297">297</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2b47fd57dafe0bfd239879e152c83015"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__clock__manager__s32k1xx.html#ga2b47fd57dafe0bfd239879e152c83015">scg_firc_range_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCG fast IRC clock frequency range. Implements scg_firc_range_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga2b47fd57dafe0bfd239879e152c83015a009c38625e02b2640559cc2f30f93c63"></a>SCG_FIRC_RANGE_48M&#160;</td><td class="fielddoc">
<p>Fast IRC is trimmed to 48MHz. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00423">423</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafe7386295a3df9803dfb6a27d5d02d05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__clock__manager__s32k1xx.html#gafe7386295a3df9803dfb6a27d5d02d05">scg_sirc_range_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCG slow IRC clock frequency range. Implements scg_sirc_range_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggafe7386295a3df9803dfb6a27d5d02d05a6343c7cc86edc1023fb85c23cd50b0c0"></a>SCG_SIRC_RANGE_HIGH&#160;</td><td class="fielddoc">
<p>Slow IRC high range clock (8 MHz). </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00396">396</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga65aeaa7edc55085e3d5aa18cd47f52c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__clock__manager__s32k1xx.html#ga65aeaa7edc55085e3d5aa18cd47f52c5">scg_sosc_ext_ref_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCG OSC external reference clock select. Implements scg_sosc_ext_ref_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga65aeaa7edc55085e3d5aa18cd47f52c5a9501c075c0c8ae259db7a81e2da09656"></a>SCG_SOSC_REF_EXT&#160;</td><td class="fielddoc">
<p>External reference clock requested </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga65aeaa7edc55085e3d5aa18cd47f52c5a7a308b833f82844baa7efd3f55a112de"></a>SCG_SOSC_REF_OSC&#160;</td><td class="fielddoc">
<p>Internal oscillator of OSC requested. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00360">360</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac5e7a825d6b61b5c4cf34666339772a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__clock__manager__s32k1xx.html#gac5e7a825d6b61b5c4cf34666339772a1">scg_sosc_gain_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCG OSC high gain oscillator select. Implements scg_sosc_gain_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggac5e7a825d6b61b5c4cf34666339772a1a492f23632ebb145cf3fc1f61ec399ec0"></a>SCG_SOSC_GAIN_LOW&#160;</td><td class="fielddoc">
<p>Configure crystal oscillator for low-power operation </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggac5e7a825d6b61b5c4cf34666339772a1a8dbc7c504cb5fc5d7623986b3215f15c"></a>SCG_SOSC_GAIN_HIGH&#160;</td><td class="fielddoc">
<p>Configure crystal oscillator for high-gain operation </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00350">350</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa14b5ae65912a8b0db324ef9cb9dcd22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__clock__manager__s32k1xx.html#gaa14b5ae65912a8b0db324ef9cb9dcd22">scg_sosc_monitor_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCG system OSC monitor mode. Implements scg_sosc_monitor_mode_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggaa14b5ae65912a8b0db324ef9cb9dcd22a61a68ebf9c04e7eaf40603bd3dfda456"></a>SCG_SOSC_MONITOR_DISABLE&#160;</td><td class="fielddoc">
<p>Monitor disable. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaa14b5ae65912a8b0db324ef9cb9dcd22a0a4de33d37bb38330220573333210c5e"></a>SCG_SOSC_MONITOR_INT&#160;</td><td class="fielddoc">
<p>Interrupt when system OSC error detected. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaa14b5ae65912a8b0db324ef9cb9dcd22aa746fadf789e6f2e5ce673a2d6ddef55"></a>SCG_SOSC_MONITOR_RESET&#160;</td><td class="fielddoc">
<p>Reset when system OSC error detected. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00329">329</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga06e8d52693a0e72f57f9f27710fcfb3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__clock__manager__s32k1xx.html#ga06e8d52693a0e72f57f9f27710fcfb3d">scg_sosc_range_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCG OSC frequency range select Implements scg_sosc_range_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga06e8d52693a0e72f57f9f27710fcfb3da7b38b3611973aa1bdd5a85f37b8e0e57"></a>SCG_SOSC_RANGE_MID&#160;</td><td class="fielddoc">
<p>Medium frequency range selected for the crystal OSC (4 Mhz to 8 Mhz). </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga06e8d52693a0e72f57f9f27710fcfb3daf8e91c33b2954111b4a85fdc052ec5a2"></a>SCG_SOSC_RANGE_HIGH&#160;</td><td class="fielddoc">
<p>High frequency range selected for the crystal OSC (8 Mhz to 40 Mhz). </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00340">340</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga998c42408305e69fa3ae727c05e162df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__clock__manager__s32k1xx.html#ga998c42408305e69fa3ae727c05e162df">scg_spll_clock_multiply_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCG system PLL multiplier. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga998c42408305e69fa3ae727c05e162dfa1b8781c4848862589ab451a8982049b2"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_16&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga998c42408305e69fa3ae727c05e162dfa7eafd69dd81f405f52eca9c485c1727e"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_17&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga998c42408305e69fa3ae727c05e162dfa709745c631fec82ed465b0aec3624a25"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_18&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga998c42408305e69fa3ae727c05e162dfa5507a0e84985c4ec2b4a26ff3a0774bc"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_19&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga998c42408305e69fa3ae727c05e162dfa389885c0442b8653c41e7d68a12e423f"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_20&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga998c42408305e69fa3ae727c05e162dfa94f1ede34c8ebfd7fac1fb8a72b5a51f"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_21&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga998c42408305e69fa3ae727c05e162dfa464d5f218c7ae25771165fa673ef5417"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_22&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga998c42408305e69fa3ae727c05e162dfa9742c294eead122acb6815887b836cb3"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_23&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga998c42408305e69fa3ae727c05e162dfae25c587ea885a49776c9b67ffb397512"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_24&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga998c42408305e69fa3ae727c05e162dfa1cff16de360999037b565d87dfa244c0"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_25&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga998c42408305e69fa3ae727c05e162dfab4276d01e58e98fde8a8a5545b6f11b8"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_26&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga998c42408305e69fa3ae727c05e162dfa3d8315e2f5fe9b391a57c078b51fefb3"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_27&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga998c42408305e69fa3ae727c05e162dfa465b944a9ff4af17844889e5b22adf1a"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_28&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga998c42408305e69fa3ae727c05e162dfaefaa44e7b14082cb5f5c0bf996cae879"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_29&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga998c42408305e69fa3ae727c05e162dfa7b86af43efe2e2730e6da3e078ecf89a"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_30&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga998c42408305e69fa3ae727c05e162dfafb97e933c9cae1cfc89de1e788447081"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_31&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga998c42408305e69fa3ae727c05e162dfa2f3a7e99a0881195145c812efaf6493a"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_32&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga998c42408305e69fa3ae727c05e162dfa03d29d576c8c76af475e2883cdd7125f"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_33&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga998c42408305e69fa3ae727c05e162dfa2b544d2450f962074a0cc5bb51352879"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_34&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga998c42408305e69fa3ae727c05e162dfa63dc29ca91318e3625a88062477a9d6a"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_35&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga998c42408305e69fa3ae727c05e162dfaf47967a1af92819cfd709ccc1f064879"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_36&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga998c42408305e69fa3ae727c05e162dfa5ed5f54f2f4be6a5b7346d6612c1c8c5"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_37&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga998c42408305e69fa3ae727c05e162dfaa1d8d0893cce89da68c2d5bf35952ce8"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_38&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga998c42408305e69fa3ae727c05e162dfa6bd876526e1a993eac46450cc0805de8"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_39&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga998c42408305e69fa3ae727c05e162dfa40fb91bf7e2309df5eb81036a7885c51"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_40&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga998c42408305e69fa3ae727c05e162dfaefb59e9f96da8efab19076f449654ed0"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_41&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga998c42408305e69fa3ae727c05e162dfa30a5405136fd067c208f3d78da57268d"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_42&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga998c42408305e69fa3ae727c05e162dfa510cb9fc27c08e56e0f2cc27d202212f"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_43&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga998c42408305e69fa3ae727c05e162dfa85cb5a8c649484b9f4662a30b5814d76"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_44&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga998c42408305e69fa3ae727c05e162dfa0066f85e481024ea3a53532a5c4b2c24"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_45&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga998c42408305e69fa3ae727c05e162dfa1dbf4b07ba729928d0257a2bcca47446"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_46&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga998c42408305e69fa3ae727c05e162dfa8c62f64856a574162a1d52687c29f7f2"></a>SCG_SPLL_CLOCK_MULTIPLY_BY_47&#160;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00478">478</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga20bc7745961da8b7449f4e4771bb4a0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__clock__manager__s32k1xx.html#ga20bc7745961da8b7449f4e4771bb4a0e">scg_spll_clock_prediv_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCG system PLL predivider. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga20bc7745961da8b7449f4e4771bb4a0eaafd0e92d91d68db2af5dac6efe9e3137"></a>SCG_SPLL_CLOCK_PREDIV_BY_1&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga20bc7745961da8b7449f4e4771bb4a0eac346254f267511925b7bf63e62b42950"></a>SCG_SPLL_CLOCK_PREDIV_BY_2&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga20bc7745961da8b7449f4e4771bb4a0ea04c8e89e7420fcefcc0571bd254d2545"></a>SCG_SPLL_CLOCK_PREDIV_BY_3&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga20bc7745961da8b7449f4e4771bb4a0eaa57201233dc8d3f61f922b8b39ee2ba7"></a>SCG_SPLL_CLOCK_PREDIV_BY_4&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga20bc7745961da8b7449f4e4771bb4a0ea82e088b4f7f0f916c244f71a48284d0d"></a>SCG_SPLL_CLOCK_PREDIV_BY_5&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga20bc7745961da8b7449f4e4771bb4a0ea2c04f19c838d624ba989c5247ff5ff36"></a>SCG_SPLL_CLOCK_PREDIV_BY_6&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga20bc7745961da8b7449f4e4771bb4a0ea8649225a75042e8545eb3f20f9ecc1dd"></a>SCG_SPLL_CLOCK_PREDIV_BY_7&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga20bc7745961da8b7449f4e4771bb4a0ea37d6c55c0e13cb4ea797860cf45bbc22"></a>SCG_SPLL_CLOCK_PREDIV_BY_8&#160;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00462">462</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5172651d090fc83d8c28dba5fff0ed09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__clock__manager__s32k1xx.html#ga5172651d090fc83d8c28dba5fff0ed09">scg_spll_monitor_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCG system PLL monitor mode. Implements scg_spll_monitor_mode_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga5172651d090fc83d8c28dba5fff0ed09ac455983611afaa49b87f9c878a879e42"></a>SCG_SPLL_MONITOR_DISABLE&#160;</td><td class="fielddoc">
<p>Monitor disable. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga5172651d090fc83d8c28dba5fff0ed09a52e031594ab58dbdb45173a7d564ed6d"></a>SCG_SPLL_MONITOR_INT&#160;</td><td class="fielddoc">
<p>Interrupt when system PLL error detected. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga5172651d090fc83d8c28dba5fff0ed09af4429d2e9d822c0898179376bce62059"></a>SCG_SPLL_MONITOR_RESET&#160;</td><td class="fielddoc">
<p>Reset when system PLL error detected. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00451">451</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae4b70fca960d67847f025c730afb7135"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__clock__manager__s32k1xx.html#gae4b70fca960d67847f025c730afb7135">scg_system_clock_div_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCG system clock divider value. Implements scg_system_clock_div_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggae4b70fca960d67847f025c730afb7135acf69f8db859d461526068a01cb9c1d61"></a>SCG_SYSTEM_CLOCK_DIV_BY_1&#160;</td><td class="fielddoc">
<p>Divided by 1. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae4b70fca960d67847f025c730afb7135a5bca47e84a607826ab95e26ac35386cf"></a>SCG_SYSTEM_CLOCK_DIV_BY_2&#160;</td><td class="fielddoc">
<p>Divided by 2. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae4b70fca960d67847f025c730afb7135a39c6a63dc1b3bd6e7adbf98af1cffe1f"></a>SCG_SYSTEM_CLOCK_DIV_BY_3&#160;</td><td class="fielddoc">
<p>Divided by 3. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae4b70fca960d67847f025c730afb7135ade5e73cc3fed5735ee159f91faa8ff11"></a>SCG_SYSTEM_CLOCK_DIV_BY_4&#160;</td><td class="fielddoc">
<p>Divided by 4. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae4b70fca960d67847f025c730afb7135a123b5eb2ca500402b2f2e087bbfbcdf3"></a>SCG_SYSTEM_CLOCK_DIV_BY_5&#160;</td><td class="fielddoc">
<p>Divided by 5. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae4b70fca960d67847f025c730afb7135a2f56abdb043fc6d2795ad58549aea77d"></a>SCG_SYSTEM_CLOCK_DIV_BY_6&#160;</td><td class="fielddoc">
<p>Divided by 6. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae4b70fca960d67847f025c730afb7135a965c33a1a1a17adb9aad06513023ec74"></a>SCG_SYSTEM_CLOCK_DIV_BY_7&#160;</td><td class="fielddoc">
<p>Divided by 7. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae4b70fca960d67847f025c730afb7135a9b781e26d8b2998076ed686c618fdd12"></a>SCG_SYSTEM_CLOCK_DIV_BY_8&#160;</td><td class="fielddoc">
<p>Divided by 8. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae4b70fca960d67847f025c730afb7135a7ac36c2ec7812f2b73ef0ddede91189e"></a>SCG_SYSTEM_CLOCK_DIV_BY_9&#160;</td><td class="fielddoc">
<p>Divided by 9. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae4b70fca960d67847f025c730afb7135aadf8831a26798081a1d22eaf30c8e718"></a>SCG_SYSTEM_CLOCK_DIV_BY_10&#160;</td><td class="fielddoc">
<p>Divided by 10. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae4b70fca960d67847f025c730afb7135ae42b643e00fb249aa5b4fe41df48b929"></a>SCG_SYSTEM_CLOCK_DIV_BY_11&#160;</td><td class="fielddoc">
<p>Divided by 11. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae4b70fca960d67847f025c730afb7135a94ad9f4b8b80ed74af46240029928a5d"></a>SCG_SYSTEM_CLOCK_DIV_BY_12&#160;</td><td class="fielddoc">
<p>Divided by 12. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae4b70fca960d67847f025c730afb7135a1bcb3cb7ba55666165a5b17929677c9b"></a>SCG_SYSTEM_CLOCK_DIV_BY_13&#160;</td><td class="fielddoc">
<p>Divided by 13. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae4b70fca960d67847f025c730afb7135ab231af768d98b725d3eaa8a06c44a159"></a>SCG_SYSTEM_CLOCK_DIV_BY_14&#160;</td><td class="fielddoc">
<p>Divided by 14. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae4b70fca960d67847f025c730afb7135a37e8c1b3856e13438a5cd5594e7b14e6"></a>SCG_SYSTEM_CLOCK_DIV_BY_15&#160;</td><td class="fielddoc">
<p>Divided by 15. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae4b70fca960d67847f025c730afb7135a0cf7e5129fb7b41d3d244766855560a2"></a>SCG_SYSTEM_CLOCK_DIV_BY_16&#160;</td><td class="fielddoc">
<p>Divided by 16. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00256">256</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga620e82226e40e856ec384a0d0bb96faf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__clock__manager__s32k1xx.html#ga620e82226e40e856ec384a0d0bb96faf">scg_system_clock_src_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCG system clock source. Implements scg_system_clock_src_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga620e82226e40e856ec384a0d0bb96fafacef42113a0cea996689c8c4062136299"></a>SCG_SYSTEM_CLOCK_SRC_SYS_OSC&#160;</td><td class="fielddoc">
<p>System OSC. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga620e82226e40e856ec384a0d0bb96fafaafca709d1bda5bd4aa0ba5861a574725"></a>SCG_SYSTEM_CLOCK_SRC_SIRC&#160;</td><td class="fielddoc">
<p>Slow IRC. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga620e82226e40e856ec384a0d0bb96fafa2ba6487b184c93e10b091daa830f6eab"></a>SCG_SYSTEM_CLOCK_SRC_FIRC&#160;</td><td class="fielddoc">
<p>Fast IRC. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga620e82226e40e856ec384a0d0bb96fafa8cd10b621684c98cc19224326adc8a9a"></a>SCG_SYSTEM_CLOCK_SRC_SYS_PLL&#160;</td><td class="fielddoc">
<p>System PLL. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga620e82226e40e856ec384a0d0bb96fafa8b949a043402dcfb30a88a7e0f7429ef"></a>SCG_SYSTEM_CLOCK_SRC_NONE&#160;</td><td class="fielddoc">
<p>MAX value. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00241">241</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae731005c6b8fb479b87464156aff0923"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__clock__manager__s32k1xx.html#gae731005c6b8fb479b87464156aff0923">sim_clkout_div_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SIM CLKOUT divider Implements sim_clkout_div_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggae731005c6b8fb479b87464156aff0923a01534d8f597694ad004b982101f6e813"></a>SIM_CLKOUT_DIV_BY_1&#160;</td><td class="fielddoc">
<p>Divided by 1 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae731005c6b8fb479b87464156aff0923ac97cc016f7aea9564d6993d76648bbaa"></a>SIM_CLKOUT_DIV_BY_2&#160;</td><td class="fielddoc">
<p>Divided by 2 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae731005c6b8fb479b87464156aff0923ad1b0a10bb4f7e07fafc7b8f3877098b2"></a>SIM_CLKOUT_DIV_BY_3&#160;</td><td class="fielddoc">
<p>Divided by 3 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae731005c6b8fb479b87464156aff0923ac6e87fb255135a527f91720d8e5a4380"></a>SIM_CLKOUT_DIV_BY_4&#160;</td><td class="fielddoc">
<p>Divided by 4 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae731005c6b8fb479b87464156aff0923ae290b85702de40bc46fe16a5ae7ba68d"></a>SIM_CLKOUT_DIV_BY_5&#160;</td><td class="fielddoc">
<p>Divided by 5 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae731005c6b8fb479b87464156aff0923a9906f618a32b2b495fb2b1525703e309"></a>SIM_CLKOUT_DIV_BY_6&#160;</td><td class="fielddoc">
<p>Divided by 6 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae731005c6b8fb479b87464156aff0923aa99f61908701cdc56e57d35fc57caaaa"></a>SIM_CLKOUT_DIV_BY_7&#160;</td><td class="fielddoc">
<p>Divided by 7 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae731005c6b8fb479b87464156aff0923a76dd8b78ea4eef446ef7566124d2105d"></a>SIM_CLKOUT_DIV_BY_8&#160;</td><td class="fielddoc">
<p>Divided by 8 </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00125">125</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae778f9780a2325209728ac050ede328c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__clock__manager__s32k1xx.html#gae778f9780a2325209728ac050ede328c">sim_clkout_src_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SIM CLKOUT select Implements sim_clkout_src_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggae778f9780a2325209728ac050ede328cae1f5d9c9b24e7711c7aad28227825fc3"></a>SIM_CLKOUT_SEL_SYSTEM_SCG_CLKOUT&#160;</td><td class="fielddoc">
<p>SCG CLKOUT </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae778f9780a2325209728ac050ede328ca072ff3796c7a64fce251466de601c397"></a>SIM_CLKOUT_SEL_SYSTEM_SOSC_DIV2_CLK&#160;</td><td class="fielddoc">
<p>SOSC DIV2 CLK </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae778f9780a2325209728ac050ede328cae84bf5e73e08e2705f04ffb703b34a20"></a>SIM_CLKOUT_SEL_SYSTEM_SIRC_DIV2_CLK&#160;</td><td class="fielddoc">
<p>SIRC DIV2 CLK </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae778f9780a2325209728ac050ede328ca890c460685224d21f257a600aa8d9f18"></a>SIM_CLKOUT_SEL_SYSTEM_FIRC_DIV2_CLK&#160;</td><td class="fielddoc">
<p>FIRC DIV2 CLK </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae778f9780a2325209728ac050ede328cae50528683f453b370a0699cfad5797a7"></a>SIM_CLKOUT_SEL_SYSTEM_HCLK&#160;</td><td class="fielddoc">
<p>HCLK </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae778f9780a2325209728ac050ede328ca6c0b7af8cf08a92ad216dad47500231d"></a>SIM_CLKOUT_SEL_SYSTEM_SPLL_DIV2_CLK&#160;</td><td class="fielddoc">
<p>SPLL DIV2 CLK </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae778f9780a2325209728ac050ede328ca23abd9824d282ce8d7c428db1859bb72"></a>SIM_CLKOUT_SEL_SYSTEM_BUS_CLK&#160;</td><td class="fielddoc">
<p>BUS_CLK </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae778f9780a2325209728ac050ede328ca3fe269cb3b6eeedcfb556b7b5bd6aaf3"></a>SIM_CLKOUT_SEL_SYSTEM_LPO_128K_CLK&#160;</td><td class="fielddoc">
<p>LPO_CLK 128 Khz </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae778f9780a2325209728ac050ede328cacbb470184ad740859309bd68bebe756d"></a>SIM_CLKOUT_SEL_SYSTEM_LPO_CLK&#160;</td><td class="fielddoc">
<p>LPO_CLK as selected by SIM LPO CLK Select </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae778f9780a2325209728ac050ede328cace716f1ed920f9efb65e6933b7b2f88c"></a>SIM_CLKOUT_SEL_SYSTEM_RTC_CLK&#160;</td><td class="fielddoc">
<p>RTC CLK as selected by SIM CLK 32 KHz Select </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00100">100</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6340d759d229acb0faf474b4b81794ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__clock__manager__s32k1xx.html#ga6340d759d229acb0faf474b4b81794ad">sim_lpoclk_sel_src_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SIM LPOCLKSEL clock source select Implements sim_lpoclk_sel_src_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga6340d759d229acb0faf474b4b81794adaec63dfca0c1ede572785e1e0b275df74"></a>SIM_LPO_CLK_SEL_LPO_128K&#160;</td><td class="fielddoc">
<p>128 kHz LPO clock </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6340d759d229acb0faf474b4b81794ada882d43c63731c311b33d95f94a1a3a58"></a>SIM_LPO_CLK_SEL_NO_CLOCK&#160;</td><td class="fielddoc">
<p>No clock </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6340d759d229acb0faf474b4b81794ada7c98890ac594344cc75dab78ad15e896"></a>SIM_LPO_CLK_SEL_LPO_32K&#160;</td><td class="fielddoc">
<p>32 kHz LPO clock which is divided by the 128 kHz LPO clock </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6340d759d229acb0faf474b4b81794ada6ae937d6dadc92acef3450ce34929625"></a>SIM_LPO_CLK_SEL_LPO_1K&#160;</td><td class="fielddoc">
<p>1 kHz LPO clock which is divided by the 128 kHz LPO clock </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00088">88</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga84e3a7e9851031c6cf640ba4836bb29c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__clock__manager__s32k1xx.html#ga84e3a7e9851031c6cf640ba4836bb29c">sim_rtc_clk_sel_src_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SIM CLK32KSEL clock source select Implements sim_rtc_clk_sel_src_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga84e3a7e9851031c6cf640ba4836bb29ca34052c0b1ab2339d68931eceeb15348d"></a>SIM_RTCCLK_SEL_SOSCDIV1_CLK&#160;</td><td class="fielddoc">
<p>SOSCDIV1 clock </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga84e3a7e9851031c6cf640ba4836bb29caa24891309e6550467c1423ee5cac25cf"></a>SIM_RTCCLK_SEL_LPO_32K&#160;</td><td class="fielddoc">
<p>32 kHz LPO clock </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga84e3a7e9851031c6cf640ba4836bb29ca5534f2401d9bd76c3c23354006f5fe8c"></a>SIM_RTCCLK_SEL_RTC_CLKIN&#160;</td><td class="fielddoc">
<p>RTC_CLKIN clock </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga84e3a7e9851031c6cf640ba4836bb29ca8d08d0cf62194aa583aa8face0399834"></a>SIM_RTCCLK_SEL_FIRCDIV1_CLK&#160;</td><td class="fielddoc">
<p>FIRCDIV1 clock </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00076">76</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacc7a93b8637620ae019e86004b5ccc4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__clock__manager__s32k1xx.html#gacc7a93b8637620ae019e86004b5ccc4e">xosc_ref_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>XOSC reference clock select (internal oscillator is bypassed or not) Implements xosc_ref_t_Class. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggacc7a93b8637620ae019e86004b5ccc4ea1e407d72d9c4ad8c5c9cb0b2236cd60c"></a>XOSC_EXT_REF&#160;</td><td class="fielddoc">
<p>Internal oscillator is bypassed, external reference clock requested. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggacc7a93b8637620ae019e86004b5ccc4ea4e693123249d4382fffb44b1c92e3b56"></a>XOSC_INT_OSC&#160;</td><td class="fielddoc">
<p>Internal oscillator of XOSC requested. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8h_source.html#l00711">711</a> of file <a class="el" href="clock___s32_k1xx_8h_source.html">clock_S32K1xx.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga2a4968c843742b8643255c1aaef7fdfe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CLOCK_DRV_GetSystemClockSource </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structsys__clk__config__t.html">sys_clk_config_t</a> *&#160;</td>
          <td class="paramname"><em>sysClkConfig</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the system clock source. </p>
<p>This function gets the current system clock source.</p>
<dl class="section return"><dt>Returns</dt><dd>Value of the current system clock source. </dd></dl>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8c_source.html#l03713">3713</a> of file <a class="el" href="clock___s32_k1xx_8c_source.html">clock_S32K1xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga8e5d5e875d76ea633b4578f356e5ce2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a> CLOCK_DRV_SetClockSource </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_s32_k142__features_8h.html#a64124f27cd745ac7c837469f9391f728">clock_names_t</a>&#160;</td>
          <td class="paramname"><em>clockSource</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structclock__source__config__t.html">clock_source_config_t</a> *&#160;</td>
          <td class="paramname"><em>clkSrcConfig</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function configures a clock source. </p>
<p>The clock source is configured based on the provided configuration. All values from the previous configuration of clock source are overwritten. If no configuration is provided, then a default one is used.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clockSource</td><td>Clock name of the configured clock source </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">clkSrcConfig</td><td>Pointer to the configuration structure </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Status of clock source initialization </dd></dl>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8c_source.html#l04065">4065</a> of file <a class="el" href="clock___s32_k1xx_8c_source.html">clock_S32K1xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga730261cafcd44d204dc8bd72ada7938d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CLOCK_DRV_SetModuleClock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_s32_k142__features_8h.html#a64124f27cd745ac7c837469f9391f728">clock_names_t</a>&#160;</td>
          <td class="paramname"><em>peripheralClock</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structmodule__clk__config__t.html">module_clk_config_t</a> *&#160;</td>
          <td class="paramname"><em>moduleClkConfig</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures module clock. </p>
<p>This function configures a module clock according to the configuration. If no configuration is provided (moduleClkConfig is null), then a default one is used moduleClkConfig must be passed as null when module doesn't support protocol clock.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">peripheralClock</td><td>Clock name of the configured module clock </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">moduleClkConfig</td><td>Pointer to the configuration structure. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8c_source.html#l03490">3490</a> of file <a class="el" href="clock___s32_k1xx_8c_source.html">clock_S32K1xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga8eb9c37dac94cd018f09a94f6b1840df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a> CLOCK_DRV_SetSystemClock </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group__clock__manager__s32k1xx.html#ga99326be5855e23b7b48dd5227e07852e">pwr_modes_t</a> *&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structsys__clk__config__t.html">sys_clk_config_t</a> *&#160;</td>
          <td class="paramname"><em>sysClkConfig</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the system clocks. </p>
<p>This function configures the system clocks (core, bus and flash clocks) in the specified power mode. If no power mode is specified (null parameter) then it is the current power mode.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mode</td><td>Pointer to power mode for which the configured system clocks apply </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">sysClkConfig</td><td>Pointer to the system clocks configuration structure. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8c_source.html#l03644">3644</a> of file <a class="el" href="clock___s32_k1xx_8c_source.html">clock_S32K1xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaaf617ce2f4ed660ffe47284878d52a78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t CLOCK_SYS_GetCurrentConfiguration </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get current system clock configuration. </p>
<dl class="section return"><dt>Returns</dt><dd>Current clock configuration index. </dd></dl>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8c_source.html#l04292">4292</a> of file <a class="el" href="clock___s32_k1xx_8c_source.html">clock_S32K1xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="gadde0c277532a362b8524e3fb35e8d4cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structclock__manager__callback__user__config__t.html">clock_manager_callback_user_config_t</a>* CLOCK_SYS_GetErrorCallback </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the callback which returns error in last clock switch. </p>
<p>When graceful policy is used, if some IP is not ready to change clock setting, the callback will return error and system stay in current configuration. Applications can use this function to check which IP callback returns error.</p>
<dl class="section return"><dt>Returns</dt><dd>Pointer to the callback which returns error. </dd></dl>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8c_source.html#l04304">4304</a> of file <a class="el" href="clock___s32_k1xx_8c_source.html">clock_S32K1xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaa1fe3272dde5e48f0753d9b47094148e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a> CLOCK_SYS_GetFreq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_s32_k142__features_8h.html#a64124f27cd745ac7c837469f9391f728">clock_names_t</a>&#160;</td>
          <td class="paramname"><em>clockName</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>frequency</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wrapper over CLOCK_DRV_GetFreq function. It's part of the old API. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clockName</td><td>Clock names defined in clock_names_t </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">frequency</td><td>Returned clock frequency value in Hertz </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status Error code defined in status_t </dd></dl>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8c_source.html#l04327">4327</a> of file <a class="el" href="clock___s32_k1xx_8c_source.html">clock_S32K1xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="gadf4518668cf8d3409a3f1351f2291a27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a> CLOCK_SYS_Init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structclock__manager__user__config__t.html">clock_manager_user_config_t</a> const **&#160;</td>
          <td class="paramname"><em>clockConfigsPtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>configsNumber</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structclock__manager__callback__user__config__t.html">clock_manager_callback_user_config_t</a> **&#160;</td>
          <td class="paramname"><em>callbacksPtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>callbacksNumber</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Install pre-defined clock configurations. </p>
<p>This function installs the pre-defined clock configuration table to clock manager.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clockConfigsPtr</td><td>Pointer to the clock configuration table. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">configsNumber</td><td>Number of clock configurations in table. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">callbacksPtr</td><td>Pointer to the callback configuration table. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">callbacksNumber</td><td>Number of callback configurations in table.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Error code. </dd></dl>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8c_source.html#l04140">4140</a> of file <a class="el" href="clock___s32_k1xx_8c_source.html">clock_S32K1xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="gafaa88db0a4ab009a6975a57ab1fcab2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a> CLOCK_SYS_SetConfiguration </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structclock__manager__user__config__t.html">clock_manager_user_config_t</a> const *&#160;</td>
          <td class="paramname"><em>config</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set system clock configuration. </p>
<p>This function sets the system to target configuration, it only sets the clock modules registers for clock mode change, but not send notifications to drivers. This function is different by different SoCs.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">config</td><td>Target configuration.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Error code.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>If external clock is used in the target mode, please make sure it is enabled, for example, if the external oscillator is used, please setup EREFS/HGO correctly and make sure OSCINIT is set. This function should be called only on run mode. </dd></dl>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8c_source.html#l04339">4339</a> of file <a class="el" href="clock___s32_k1xx_8c_source.html">clock_S32K1xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga03a465fc5dd75f76513b546d4175dfab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a> CLOCK_SYS_UpdateConfiguration </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>targetConfigIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__clock__manager__s32k1xx.html#gadad2ac36b70f10bca4e341a6f996c4a1">clock_manager_policy_t</a>&#160;</td>
          <td class="paramname"><em>policy</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set system clock configuration according to pre-defined structure. </p>
<p>This function sets system to target clock configuration; before transition, clock manager will send notifications to all drivers registered to the callback table. When graceful policy is used, if some drivers are not ready to change, clock transition will not occur, all drivers still work in previous configuration and error is returned. When forceful policy is used, all drivers should stop work and system changes to new clock configuration. The function should be called only on run mode.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">targetConfigIndex</td><td>Index of the clock configuration. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">policy</td><td>Transaction policy, graceful or forceful.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Error code.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>If external clock is used in the target mode, please make sure it is enabled, for example, if the external oscillator is used, please setup EREFS/HGO correctly and make sure OSCINIT is set. </dd></dl>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8c_source.html#l04173">4173</a> of file <a class="el" href="clock___s32_k1xx_8c_source.html">clock_S32K1xx.c</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="ga3a778ea62dbd2a38bb5a54b2b79ea975"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t g_RtcClkInFreq</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTC_CLKIN clock frequency. </p>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8c_source.html#l00081">81</a> of file <a class="el" href="clock___s32_k1xx_8c_source.html">clock_S32K1xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga9d36597370087617b58f0996d13c4944"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t g_TClkFreq[3U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCLKx clocks </p>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8c_source.html#l00078">78</a> of file <a class="el" href="clock___s32_k1xx_8c_source.html">clock_S32K1xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga1427c41e19c5e15edd30cc41e248a1d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t g_xtal0ClkFreq</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EXTAL0 clock frequency. </p>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8c_source.html#l00084">84</a> of file <a class="el" href="clock___s32_k1xx_8c_source.html">clock_S32K1xx.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga49ec5cfe81b5cd5821690be447f94c50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t peripheralFeaturesList[<a class="el" href="_s32_k142__features_8h.html#a64124f27cd745ac7c837469f9391f728a21a32539cf372c178e3cd0666068c889">CLOCK_NAME_COUNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral features list Constant array storing the mappings between clock names of the peripherals and feature lists. </p>

<p>Definition at line <a class="el" href="clock___s32_k1xx_8c_source.html#l00432">432</a> of file <a class="el" href="clock___s32_k1xx_8c_source.html">clock_S32K1xx.c</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Fri Jun 11 2021 08:16:07 for S32 SDK by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.10 </li>
  </ul>
</div>
</body>
</html>
