<stg><name>_wt_kernel_282</name>


<trans_list>

<trans id="1218" from="1" to="2">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1799" from="2" to="35">
<condition id="780">
<or_exp><and_exp><literal name="exitcond_flatten2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1800" from="2" to="3">
<condition id="813">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1767" from="3" to="4">
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1768" from="4" to="5">
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1769" from="5" to="6">
<condition id="783">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1770" from="6" to="7">
<condition id="784">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1771" from="7" to="8">
<condition id="785">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1772" from="8" to="9">
<condition id="786">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1773" from="9" to="10">
<condition id="787">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1774" from="10" to="11">
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1775" from="11" to="12">
<condition id="789">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1776" from="12" to="13">
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1777" from="13" to="14">
<condition id="791">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1778" from="14" to="15">
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1779" from="15" to="16">
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1780" from="16" to="17">
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1781" from="17" to="18">
<condition id="795">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1782" from="18" to="19">
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1783" from="19" to="20">
<condition id="797">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1784" from="20" to="21">
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1785" from="21" to="22">
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1786" from="22" to="23">
<condition id="800">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1787" from="23" to="24">
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1788" from="24" to="25">
<condition id="802">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1789" from="25" to="26">
<condition id="803">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1790" from="26" to="27">
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1791" from="27" to="28">
<condition id="805">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1792" from="28" to="29">
<condition id="806">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1793" from="29" to="30">
<condition id="807">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1794" from="30" to="31">
<condition id="808">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1795" from="31" to="32">
<condition id="809">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1796" from="32" to="33">
<condition id="810">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1797" from="33" to="34">
<condition id="811">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1798" from="34" to="2">
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i18* %kernel_i_V_V1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
entry:1  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader.i:0  %indvar_flatten2 = phi i11 [ 0, %entry ], [ %indvar_flatten_next2, %0 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten2"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader.i:1  %p_02_i = phi i3 [ 0, %entry ], [ %tmp_i_mid2_v, %0 ]

]]></Node>
<StgValue><ssdm name="p_02_i"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader.i:2  %indvar_flatten = phi i9 [ 0, %entry ], [ %indvar_flatten_next, %0 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader.i:3  %p_i = phi i3 [ 0, %entry ], [ %tmp_i_mid2, %0 ]

]]></Node>
<StgValue><ssdm name="p_i"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader.i:4  %p_19_i = phi i6 [ 0, %entry ], [ %oc_V, %0 ]

]]></Node>
<StgValue><ssdm name="p_19_i"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.i:5  %exitcond_flatten2 = icmp eq i11 %indvar_flatten2, -896

]]></Node>
<StgValue><ssdm name="exitcond_flatten2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.i:6  %indvar_flatten_next2 = add i11 %indvar_flatten2, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:7  br i1 %exitcond_flatten2, label %_wt_kernel_282.exit, label %.preheader142.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader142.preheader.i:0  %kh_V = add i3 1, %p_02_i

]]></Node>
<StgValue><ssdm name="kh_V"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader142.preheader.i:2  %exitcond_flatten = icmp eq i9 %indvar_flatten, 192

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader142.preheader.i:3  %p_i_mid = select i1 %exitcond_flatten, i3 0, i3 %p_i

]]></Node>
<StgValue><ssdm name="p_i_mid"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader142.preheader.i:4  %tmp_i_mid2_v = select i1 %exitcond_flatten, i3 %kh_V, i3 %p_02_i

]]></Node>
<StgValue><ssdm name="tmp_i_mid2_v"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader142.preheader.i:5  %tmp = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_i_mid2_v, i3 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="6">
<![CDATA[
.preheader142.preheader.i:6  %p_shl_cast = zext i6 %tmp to i7

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader142.preheader.i:7  %tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_i_mid2_v, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="4">
<![CDATA[
.preheader142.preheader.i:8  %p_shl1_cast = zext i4 %tmp_s to i7

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader142.preheader.i:9  %tmp_210 = sub i7 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="7">
<![CDATA[
.preheader142.preheader.i:10  %tmp_297_cast = sext i7 %tmp_210 to i8

]]></Node>
<StgValue><ssdm name="tmp_297_cast"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader142.preheader.i:11  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader142.preheader.i:12  %exitcond21_i = icmp eq i6 %p_19_i, -32

]]></Node>
<StgValue><ssdm name="exitcond21_i"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader142.preheader.i:13  %exitcond21_i_mid = and i1 %exitcond21_i, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond21_i_mid"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader142.preheader.i:14  %kw_V = add i3 1, %p_i_mid

]]></Node>
<StgValue><ssdm name="kw_V"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader142.preheader.i:15  %tmp_211 = or i1 %exitcond21_i_mid, %exitcond_flatten

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader142.preheader.i:16  %p_19_i_mid2 = select i1 %tmp_211, i6 0, i6 %p_19_i

]]></Node>
<StgValue><ssdm name="p_19_i_mid2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader142.preheader.i:17  %tmp_i_mid2 = select i1 %exitcond21_i_mid, i3 %kw_V, i3 %p_i_mid

]]></Node>
<StgValue><ssdm name="tmp_i_mid2"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="3">
<![CDATA[
.preheader142.preheader.i:18  %tmp_i_mid2_cast = zext i3 %tmp_i_mid2 to i8

]]></Node>
<StgValue><ssdm name="tmp_i_mid2_cast"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader142.preheader.i:19  %tmp_212 = add i8 %tmp_i_mid2_cast, %tmp_297_cast

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="6">
<![CDATA[
.preheader142.preheader.i:25  %tmp_215 = trunc i6 %p_19_i_mid2 to i4

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader142.preheader.i:26  %newIndex_i = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %p_19_i_mid2, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="newIndex_i"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
.preheader142.preheader.i:637  switch i4 %tmp_215, label %branch511.i [
    i4 0, label %branch496.i
    i4 1, label %branch497.i
    i4 2, label %branch498.i
    i4 3, label %branch499.i
    i4 4, label %branch500.i
    i4 5, label %branch501.i
    i4 6, label %branch502.i
    i4 7, label %branch503.i
    i4 -8, label %branch504.i
    i4 -7, label %branch505.i
    i4 -6, label %branch506.i
    i4 -5, label %branch507.i
    i4 -4, label %branch508.i
    i4 -3, label %branch509.i
    i4 -2, label %branch510.i
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0">
<![CDATA[
branch510.i:32  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="0">
<![CDATA[
branch509.i:32  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0">
<![CDATA[
branch508.i:32  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="0">
<![CDATA[
branch507.i:32  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0">
<![CDATA[
branch506.i:32  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="0">
<![CDATA[
branch505.i:32  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0">
<![CDATA[
branch504.i:32  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="0">
<![CDATA[
branch503.i:32  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="0">
<![CDATA[
branch502.i:32  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="0">
<![CDATA[
branch501.i:32  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="0">
<![CDATA[
branch500.i:32  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="0" op_0_bw="0">
<![CDATA[
branch499.i:32  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="0" op_0_bw="0">
<![CDATA[
branch498.i:32  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="0" op_0_bw="0">
<![CDATA[
branch497.i:32  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="0">
<![CDATA[
branch496.i:32  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="0" op_0_bw="0">
<![CDATA[
branch511.i:32  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader142.preheader.i:20  %tmp_213 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_212, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="9">
<![CDATA[
.preheader142.preheader.i:21  %tmp_214 = sext i9 %tmp_213 to i32

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader142.preheader.i:22  %tmp_2334_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_2334_i"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader142.preheader.i:24  %tmp_V = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V1)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="2">
<![CDATA[
.preheader142.preheader.i:27  %newIndex4_i = zext i2 %newIndex_i to i32

]]></Node>
<StgValue><ssdm name="newIndex4_i"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader142.preheader.i:28  %tmp_216 = add i32 %newIndex4_i, %tmp_214

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="32">
<![CDATA[
.preheader142.preheader.i:29  %tmp_217 = trunc i32 %tmp_216 to i8

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader142.preheader.i:30  %tmp_218 = shl i32 %tmp_216, 5

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:32  %layer2_kernel_V_0_ad = getelementptr [2304 x i18]* %layer2_kernel_V_0, i32 0, i32 %tmp_218

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:126  %layer2_kernel_V_1_ad = getelementptr [2304 x i18]* %layer2_kernel_V_1, i32 0, i32 %tmp_218

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:158  %layer2_kernel_V_10_a = getelementptr [2304 x i18]* %layer2_kernel_V_10, i32 0, i32 %tmp_218

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:190  %layer2_kernel_V_11_a = getelementptr [2304 x i18]* %layer2_kernel_V_11, i32 0, i32 %tmp_218

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:222  %layer2_kernel_V_12_a = getelementptr [2304 x i18]* %layer2_kernel_V_12, i32 0, i32 %tmp_218

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:254  %layer2_kernel_V_13_a = getelementptr [2304 x i18]* %layer2_kernel_V_13, i32 0, i32 %tmp_218

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:286  %layer2_kernel_V_14_a = getelementptr [2304 x i18]* %layer2_kernel_V_14, i32 0, i32 %tmp_218

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:318  %layer2_kernel_V_15_a = getelementptr [2304 x i18]* %layer2_kernel_V_15, i32 0, i32 %tmp_218

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:350  %layer2_kernel_V_2_ad = getelementptr [2304 x i18]* %layer2_kernel_V_2, i32 0, i32 %tmp_218

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:382  %layer2_kernel_V_3_ad = getelementptr [2304 x i18]* %layer2_kernel_V_3, i32 0, i32 %tmp_218

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:414  %layer2_kernel_V_4_ad = getelementptr [2304 x i18]* %layer2_kernel_V_4, i32 0, i32 %tmp_218

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:446  %layer2_kernel_V_5_ad = getelementptr [2304 x i18]* %layer2_kernel_V_5, i32 0, i32 %tmp_218

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:478  %layer2_kernel_V_6_ad = getelementptr [2304 x i18]* %layer2_kernel_V_6, i32 0, i32 %tmp_218

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:510  %layer2_kernel_V_7_ad = getelementptr [2304 x i18]* %layer2_kernel_V_7, i32 0, i32 %tmp_218

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:542  %layer2_kernel_V_8_ad = getelementptr [2304 x i18]* %layer2_kernel_V_8, i32 0, i32 %tmp_218

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:574  %layer2_kernel_V_9_ad = getelementptr [2304 x i18]* %layer2_kernel_V_9, i32 0, i32 %tmp_218

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch510.i:0  store i18 %tmp_V, i18* %layer2_kernel_V_14_a, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch509.i:0  store i18 %tmp_V, i18* %layer2_kernel_V_13_a, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch508.i:0  store i18 %tmp_V, i18* %layer2_kernel_V_12_a, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch507.i:0  store i18 %tmp_V, i18* %layer2_kernel_V_11_a, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch506.i:0  store i18 %tmp_V, i18* %layer2_kernel_V_10_a, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch505.i:0  store i18 %tmp_V, i18* %layer2_kernel_V_9_ad, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch504.i:0  store i18 %tmp_V, i18* %layer2_kernel_V_8_ad, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch503.i:0  store i18 %tmp_V, i18* %layer2_kernel_V_7_ad, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch502.i:0  store i18 %tmp_V, i18* %layer2_kernel_V_6_ad, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch501.i:0  store i18 %tmp_V, i18* %layer2_kernel_V_5_ad, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch500.i:0  store i18 %tmp_V, i18* %layer2_kernel_V_4_ad, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch499.i:0  store i18 %tmp_V, i18* %layer2_kernel_V_3_ad, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch498.i:0  store i18 %tmp_V, i18* %layer2_kernel_V_2_ad, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch497.i:0  store i18 %tmp_V, i18* %layer2_kernel_V_1_ad, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch496.i:0  store i18 %tmp_V, i18* %layer2_kernel_V_0_ad, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch511.i:0  store i18 %tmp_V, i18* %layer2_kernel_V_15_a, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_97 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_2334_i)

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %oc_V = add i6 %p_19_i_mid2, 1

]]></Node>
<StgValue><ssdm name="oc_V"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %indvar_flatten_op = add i9 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:3  %indvar_flatten_next = select i1 %exitcond_flatten, i9 1, i9 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
.preheader142.preheader.i:31  %tmp_304_cast = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_217, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_304_cast"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader142.preheader.i:33  %tmp_219 = or i13 %tmp_304_cast, 1

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="13">
<![CDATA[
.preheader142.preheader.i:34  %tmp_305_cast = zext i13 %tmp_219 to i32

]]></Node>
<StgValue><ssdm name="tmp_305_cast"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:35  %layer2_kernel_V_0_ad_36 = getelementptr [2304 x i18]* %layer2_kernel_V_0, i32 0, i32 %tmp_305_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_36"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:127  %layer2_kernel_V_1_ad_36 = getelementptr [2304 x i18]* %layer2_kernel_V_1, i32 0, i32 %tmp_305_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_36"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:159  %layer2_kernel_V_10_a_36 = getelementptr [2304 x i18]* %layer2_kernel_V_10, i32 0, i32 %tmp_305_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_36"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:191  %layer2_kernel_V_11_a_36 = getelementptr [2304 x i18]* %layer2_kernel_V_11, i32 0, i32 %tmp_305_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_36"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:223  %layer2_kernel_V_12_a_36 = getelementptr [2304 x i18]* %layer2_kernel_V_12, i32 0, i32 %tmp_305_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_36"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:255  %layer2_kernel_V_13_a_36 = getelementptr [2304 x i18]* %layer2_kernel_V_13, i32 0, i32 %tmp_305_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_36"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:287  %layer2_kernel_V_14_a_36 = getelementptr [2304 x i18]* %layer2_kernel_V_14, i32 0, i32 %tmp_305_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_36"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:319  %layer2_kernel_V_15_a_36 = getelementptr [2304 x i18]* %layer2_kernel_V_15, i32 0, i32 %tmp_305_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_36"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:351  %layer2_kernel_V_2_ad_36 = getelementptr [2304 x i18]* %layer2_kernel_V_2, i32 0, i32 %tmp_305_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_36"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:383  %layer2_kernel_V_3_ad_36 = getelementptr [2304 x i18]* %layer2_kernel_V_3, i32 0, i32 %tmp_305_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_36"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:415  %layer2_kernel_V_4_ad_36 = getelementptr [2304 x i18]* %layer2_kernel_V_4, i32 0, i32 %tmp_305_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_36"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:447  %layer2_kernel_V_5_ad_36 = getelementptr [2304 x i18]* %layer2_kernel_V_5, i32 0, i32 %tmp_305_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_36"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:479  %layer2_kernel_V_6_ad_36 = getelementptr [2304 x i18]* %layer2_kernel_V_6, i32 0, i32 %tmp_305_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_36"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:511  %layer2_kernel_V_7_ad_36 = getelementptr [2304 x i18]* %layer2_kernel_V_7, i32 0, i32 %tmp_305_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_36"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:543  %layer2_kernel_V_8_ad_36 = getelementptr [2304 x i18]* %layer2_kernel_V_8, i32 0, i32 %tmp_305_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_36"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:575  %layer2_kernel_V_9_ad_36 = getelementptr [2304 x i18]* %layer2_kernel_V_9, i32 0, i32 %tmp_305_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_36"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader142.preheader.i:606  %tmp_V_88 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V1)

]]></Node>
<StgValue><ssdm name="tmp_V_88"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch510.i:1  store i18 %tmp_V_88, i18* %layer2_kernel_V_14_a_36, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch509.i:1  store i18 %tmp_V_88, i18* %layer2_kernel_V_13_a_36, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch508.i:1  store i18 %tmp_V_88, i18* %layer2_kernel_V_12_a_36, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch507.i:1  store i18 %tmp_V_88, i18* %layer2_kernel_V_11_a_36, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch506.i:1  store i18 %tmp_V_88, i18* %layer2_kernel_V_10_a_36, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch505.i:1  store i18 %tmp_V_88, i18* %layer2_kernel_V_9_ad_36, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch504.i:1  store i18 %tmp_V_88, i18* %layer2_kernel_V_8_ad_36, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch503.i:1  store i18 %tmp_V_88, i18* %layer2_kernel_V_7_ad_36, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch502.i:1  store i18 %tmp_V_88, i18* %layer2_kernel_V_6_ad_36, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch501.i:1  store i18 %tmp_V_88, i18* %layer2_kernel_V_5_ad_36, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch500.i:1  store i18 %tmp_V_88, i18* %layer2_kernel_V_4_ad_36, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch499.i:1  store i18 %tmp_V_88, i18* %layer2_kernel_V_3_ad_36, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch498.i:1  store i18 %tmp_V_88, i18* %layer2_kernel_V_2_ad_36, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch497.i:1  store i18 %tmp_V_88, i18* %layer2_kernel_V_1_ad_36, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch496.i:1  store i18 %tmp_V_88, i18* %layer2_kernel_V_0_ad_36, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch511.i:1  store i18 %tmp_V_88, i18* %layer2_kernel_V_15_a_36, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader142.preheader.i:36  %tmp_220 = or i13 %tmp_304_cast, 2

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="13">
<![CDATA[
.preheader142.preheader.i:37  %tmp_306_cast = zext i13 %tmp_220 to i32

]]></Node>
<StgValue><ssdm name="tmp_306_cast"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:38  %layer2_kernel_V_0_ad_37 = getelementptr [2304 x i18]* %layer2_kernel_V_0, i32 0, i32 %tmp_306_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_37"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:128  %layer2_kernel_V_1_ad_37 = getelementptr [2304 x i18]* %layer2_kernel_V_1, i32 0, i32 %tmp_306_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_37"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:160  %layer2_kernel_V_10_a_37 = getelementptr [2304 x i18]* %layer2_kernel_V_10, i32 0, i32 %tmp_306_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_37"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:192  %layer2_kernel_V_11_a_37 = getelementptr [2304 x i18]* %layer2_kernel_V_11, i32 0, i32 %tmp_306_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_37"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:224  %layer2_kernel_V_12_a_37 = getelementptr [2304 x i18]* %layer2_kernel_V_12, i32 0, i32 %tmp_306_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_37"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:256  %layer2_kernel_V_13_a_37 = getelementptr [2304 x i18]* %layer2_kernel_V_13, i32 0, i32 %tmp_306_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_37"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:288  %layer2_kernel_V_14_a_37 = getelementptr [2304 x i18]* %layer2_kernel_V_14, i32 0, i32 %tmp_306_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_37"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:320  %layer2_kernel_V_15_a_37 = getelementptr [2304 x i18]* %layer2_kernel_V_15, i32 0, i32 %tmp_306_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_37"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:352  %layer2_kernel_V_2_ad_37 = getelementptr [2304 x i18]* %layer2_kernel_V_2, i32 0, i32 %tmp_306_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_37"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:384  %layer2_kernel_V_3_ad_37 = getelementptr [2304 x i18]* %layer2_kernel_V_3, i32 0, i32 %tmp_306_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_37"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:416  %layer2_kernel_V_4_ad_37 = getelementptr [2304 x i18]* %layer2_kernel_V_4, i32 0, i32 %tmp_306_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_37"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:448  %layer2_kernel_V_5_ad_37 = getelementptr [2304 x i18]* %layer2_kernel_V_5, i32 0, i32 %tmp_306_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_37"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:480  %layer2_kernel_V_6_ad_37 = getelementptr [2304 x i18]* %layer2_kernel_V_6, i32 0, i32 %tmp_306_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_37"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:512  %layer2_kernel_V_7_ad_37 = getelementptr [2304 x i18]* %layer2_kernel_V_7, i32 0, i32 %tmp_306_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_37"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:544  %layer2_kernel_V_8_ad_37 = getelementptr [2304 x i18]* %layer2_kernel_V_8, i32 0, i32 %tmp_306_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_37"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:576  %layer2_kernel_V_9_ad_37 = getelementptr [2304 x i18]* %layer2_kernel_V_9, i32 0, i32 %tmp_306_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_37"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader142.preheader.i:607  %tmp_V_89 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V1)

]]></Node>
<StgValue><ssdm name="tmp_V_89"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch510.i:2  store i18 %tmp_V_89, i18* %layer2_kernel_V_14_a_37, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch509.i:2  store i18 %tmp_V_89, i18* %layer2_kernel_V_13_a_37, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch508.i:2  store i18 %tmp_V_89, i18* %layer2_kernel_V_12_a_37, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch507.i:2  store i18 %tmp_V_89, i18* %layer2_kernel_V_11_a_37, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch506.i:2  store i18 %tmp_V_89, i18* %layer2_kernel_V_10_a_37, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch505.i:2  store i18 %tmp_V_89, i18* %layer2_kernel_V_9_ad_37, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch504.i:2  store i18 %tmp_V_89, i18* %layer2_kernel_V_8_ad_37, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch503.i:2  store i18 %tmp_V_89, i18* %layer2_kernel_V_7_ad_37, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch502.i:2  store i18 %tmp_V_89, i18* %layer2_kernel_V_6_ad_37, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch501.i:2  store i18 %tmp_V_89, i18* %layer2_kernel_V_5_ad_37, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch500.i:2  store i18 %tmp_V_89, i18* %layer2_kernel_V_4_ad_37, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch499.i:2  store i18 %tmp_V_89, i18* %layer2_kernel_V_3_ad_37, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch498.i:2  store i18 %tmp_V_89, i18* %layer2_kernel_V_2_ad_37, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch497.i:2  store i18 %tmp_V_89, i18* %layer2_kernel_V_1_ad_37, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch496.i:2  store i18 %tmp_V_89, i18* %layer2_kernel_V_0_ad_37, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch511.i:2  store i18 %tmp_V_89, i18* %layer2_kernel_V_15_a_37, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader142.preheader.i:39  %tmp_221 = or i13 %tmp_304_cast, 3

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="13">
<![CDATA[
.preheader142.preheader.i:40  %tmp_307_cast = zext i13 %tmp_221 to i32

]]></Node>
<StgValue><ssdm name="tmp_307_cast"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:41  %layer2_kernel_V_0_ad_38 = getelementptr [2304 x i18]* %layer2_kernel_V_0, i32 0, i32 %tmp_307_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_38"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:129  %layer2_kernel_V_1_ad_38 = getelementptr [2304 x i18]* %layer2_kernel_V_1, i32 0, i32 %tmp_307_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_38"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:161  %layer2_kernel_V_10_a_38 = getelementptr [2304 x i18]* %layer2_kernel_V_10, i32 0, i32 %tmp_307_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_38"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:193  %layer2_kernel_V_11_a_38 = getelementptr [2304 x i18]* %layer2_kernel_V_11, i32 0, i32 %tmp_307_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_38"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:225  %layer2_kernel_V_12_a_38 = getelementptr [2304 x i18]* %layer2_kernel_V_12, i32 0, i32 %tmp_307_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_38"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:257  %layer2_kernel_V_13_a_38 = getelementptr [2304 x i18]* %layer2_kernel_V_13, i32 0, i32 %tmp_307_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_38"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:289  %layer2_kernel_V_14_a_38 = getelementptr [2304 x i18]* %layer2_kernel_V_14, i32 0, i32 %tmp_307_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_38"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:321  %layer2_kernel_V_15_a_38 = getelementptr [2304 x i18]* %layer2_kernel_V_15, i32 0, i32 %tmp_307_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_38"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:353  %layer2_kernel_V_2_ad_38 = getelementptr [2304 x i18]* %layer2_kernel_V_2, i32 0, i32 %tmp_307_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_38"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:385  %layer2_kernel_V_3_ad_38 = getelementptr [2304 x i18]* %layer2_kernel_V_3, i32 0, i32 %tmp_307_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_38"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:417  %layer2_kernel_V_4_ad_38 = getelementptr [2304 x i18]* %layer2_kernel_V_4, i32 0, i32 %tmp_307_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_38"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:449  %layer2_kernel_V_5_ad_38 = getelementptr [2304 x i18]* %layer2_kernel_V_5, i32 0, i32 %tmp_307_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_38"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:481  %layer2_kernel_V_6_ad_38 = getelementptr [2304 x i18]* %layer2_kernel_V_6, i32 0, i32 %tmp_307_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_38"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:513  %layer2_kernel_V_7_ad_38 = getelementptr [2304 x i18]* %layer2_kernel_V_7, i32 0, i32 %tmp_307_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_38"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:545  %layer2_kernel_V_8_ad_38 = getelementptr [2304 x i18]* %layer2_kernel_V_8, i32 0, i32 %tmp_307_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_38"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:577  %layer2_kernel_V_9_ad_38 = getelementptr [2304 x i18]* %layer2_kernel_V_9, i32 0, i32 %tmp_307_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_38"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader142.preheader.i:608  %tmp_V_90 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V1)

]]></Node>
<StgValue><ssdm name="tmp_V_90"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch510.i:3  store i18 %tmp_V_90, i18* %layer2_kernel_V_14_a_38, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch509.i:3  store i18 %tmp_V_90, i18* %layer2_kernel_V_13_a_38, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch508.i:3  store i18 %tmp_V_90, i18* %layer2_kernel_V_12_a_38, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch507.i:3  store i18 %tmp_V_90, i18* %layer2_kernel_V_11_a_38, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch506.i:3  store i18 %tmp_V_90, i18* %layer2_kernel_V_10_a_38, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch505.i:3  store i18 %tmp_V_90, i18* %layer2_kernel_V_9_ad_38, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch504.i:3  store i18 %tmp_V_90, i18* %layer2_kernel_V_8_ad_38, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch503.i:3  store i18 %tmp_V_90, i18* %layer2_kernel_V_7_ad_38, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch502.i:3  store i18 %tmp_V_90, i18* %layer2_kernel_V_6_ad_38, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch501.i:3  store i18 %tmp_V_90, i18* %layer2_kernel_V_5_ad_38, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch500.i:3  store i18 %tmp_V_90, i18* %layer2_kernel_V_4_ad_38, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch499.i:3  store i18 %tmp_V_90, i18* %layer2_kernel_V_3_ad_38, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch498.i:3  store i18 %tmp_V_90, i18* %layer2_kernel_V_2_ad_38, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch497.i:3  store i18 %tmp_V_90, i18* %layer2_kernel_V_1_ad_38, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch496.i:3  store i18 %tmp_V_90, i18* %layer2_kernel_V_0_ad_38, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch511.i:3  store i18 %tmp_V_90, i18* %layer2_kernel_V_15_a_38, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="235" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader142.preheader.i:42  %tmp_222 = or i13 %tmp_304_cast, 4

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="13">
<![CDATA[
.preheader142.preheader.i:43  %tmp_308_cast = zext i13 %tmp_222 to i32

]]></Node>
<StgValue><ssdm name="tmp_308_cast"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:44  %layer2_kernel_V_0_ad_39 = getelementptr [2304 x i18]* %layer2_kernel_V_0, i32 0, i32 %tmp_308_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_39"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:130  %layer2_kernel_V_1_ad_39 = getelementptr [2304 x i18]* %layer2_kernel_V_1, i32 0, i32 %tmp_308_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_39"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:162  %layer2_kernel_V_10_a_39 = getelementptr [2304 x i18]* %layer2_kernel_V_10, i32 0, i32 %tmp_308_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_39"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:194  %layer2_kernel_V_11_a_39 = getelementptr [2304 x i18]* %layer2_kernel_V_11, i32 0, i32 %tmp_308_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_39"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:226  %layer2_kernel_V_12_a_39 = getelementptr [2304 x i18]* %layer2_kernel_V_12, i32 0, i32 %tmp_308_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_39"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:258  %layer2_kernel_V_13_a_39 = getelementptr [2304 x i18]* %layer2_kernel_V_13, i32 0, i32 %tmp_308_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_39"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:290  %layer2_kernel_V_14_a_39 = getelementptr [2304 x i18]* %layer2_kernel_V_14, i32 0, i32 %tmp_308_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_39"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:322  %layer2_kernel_V_15_a_39 = getelementptr [2304 x i18]* %layer2_kernel_V_15, i32 0, i32 %tmp_308_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_39"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:354  %layer2_kernel_V_2_ad_39 = getelementptr [2304 x i18]* %layer2_kernel_V_2, i32 0, i32 %tmp_308_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_39"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:386  %layer2_kernel_V_3_ad_39 = getelementptr [2304 x i18]* %layer2_kernel_V_3, i32 0, i32 %tmp_308_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_39"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:418  %layer2_kernel_V_4_ad_39 = getelementptr [2304 x i18]* %layer2_kernel_V_4, i32 0, i32 %tmp_308_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_39"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:450  %layer2_kernel_V_5_ad_39 = getelementptr [2304 x i18]* %layer2_kernel_V_5, i32 0, i32 %tmp_308_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_39"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:482  %layer2_kernel_V_6_ad_39 = getelementptr [2304 x i18]* %layer2_kernel_V_6, i32 0, i32 %tmp_308_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_39"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:514  %layer2_kernel_V_7_ad_39 = getelementptr [2304 x i18]* %layer2_kernel_V_7, i32 0, i32 %tmp_308_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_39"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:546  %layer2_kernel_V_8_ad_39 = getelementptr [2304 x i18]* %layer2_kernel_V_8, i32 0, i32 %tmp_308_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_39"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:578  %layer2_kernel_V_9_ad_39 = getelementptr [2304 x i18]* %layer2_kernel_V_9, i32 0, i32 %tmp_308_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_39"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader142.preheader.i:609  %tmp_V_91 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V1)

]]></Node>
<StgValue><ssdm name="tmp_V_91"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch510.i:4  store i18 %tmp_V_91, i18* %layer2_kernel_V_14_a_39, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch509.i:4  store i18 %tmp_V_91, i18* %layer2_kernel_V_13_a_39, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch508.i:4  store i18 %tmp_V_91, i18* %layer2_kernel_V_12_a_39, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch507.i:4  store i18 %tmp_V_91, i18* %layer2_kernel_V_11_a_39, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch506.i:4  store i18 %tmp_V_91, i18* %layer2_kernel_V_10_a_39, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch505.i:4  store i18 %tmp_V_91, i18* %layer2_kernel_V_9_ad_39, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch504.i:4  store i18 %tmp_V_91, i18* %layer2_kernel_V_8_ad_39, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch503.i:4  store i18 %tmp_V_91, i18* %layer2_kernel_V_7_ad_39, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch502.i:4  store i18 %tmp_V_91, i18* %layer2_kernel_V_6_ad_39, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch501.i:4  store i18 %tmp_V_91, i18* %layer2_kernel_V_5_ad_39, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch500.i:4  store i18 %tmp_V_91, i18* %layer2_kernel_V_4_ad_39, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch499.i:4  store i18 %tmp_V_91, i18* %layer2_kernel_V_3_ad_39, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch498.i:4  store i18 %tmp_V_91, i18* %layer2_kernel_V_2_ad_39, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch497.i:4  store i18 %tmp_V_91, i18* %layer2_kernel_V_1_ad_39, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch496.i:4  store i18 %tmp_V_91, i18* %layer2_kernel_V_0_ad_39, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch511.i:4  store i18 %tmp_V_91, i18* %layer2_kernel_V_15_a_39, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader142.preheader.i:45  %tmp_223 = or i13 %tmp_304_cast, 5

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="13">
<![CDATA[
.preheader142.preheader.i:46  %tmp_309_cast = zext i13 %tmp_223 to i32

]]></Node>
<StgValue><ssdm name="tmp_309_cast"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:47  %layer2_kernel_V_0_ad_40 = getelementptr [2304 x i18]* %layer2_kernel_V_0, i32 0, i32 %tmp_309_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_40"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:131  %layer2_kernel_V_1_ad_40 = getelementptr [2304 x i18]* %layer2_kernel_V_1, i32 0, i32 %tmp_309_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_40"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:163  %layer2_kernel_V_10_a_40 = getelementptr [2304 x i18]* %layer2_kernel_V_10, i32 0, i32 %tmp_309_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_40"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:195  %layer2_kernel_V_11_a_40 = getelementptr [2304 x i18]* %layer2_kernel_V_11, i32 0, i32 %tmp_309_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_40"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:227  %layer2_kernel_V_12_a_40 = getelementptr [2304 x i18]* %layer2_kernel_V_12, i32 0, i32 %tmp_309_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_40"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:259  %layer2_kernel_V_13_a_40 = getelementptr [2304 x i18]* %layer2_kernel_V_13, i32 0, i32 %tmp_309_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_40"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:291  %layer2_kernel_V_14_a_40 = getelementptr [2304 x i18]* %layer2_kernel_V_14, i32 0, i32 %tmp_309_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_40"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:323  %layer2_kernel_V_15_a_40 = getelementptr [2304 x i18]* %layer2_kernel_V_15, i32 0, i32 %tmp_309_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_40"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:355  %layer2_kernel_V_2_ad_40 = getelementptr [2304 x i18]* %layer2_kernel_V_2, i32 0, i32 %tmp_309_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_40"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:387  %layer2_kernel_V_3_ad_40 = getelementptr [2304 x i18]* %layer2_kernel_V_3, i32 0, i32 %tmp_309_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_40"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:419  %layer2_kernel_V_4_ad_40 = getelementptr [2304 x i18]* %layer2_kernel_V_4, i32 0, i32 %tmp_309_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_40"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:451  %layer2_kernel_V_5_ad_40 = getelementptr [2304 x i18]* %layer2_kernel_V_5, i32 0, i32 %tmp_309_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_40"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:483  %layer2_kernel_V_6_ad_40 = getelementptr [2304 x i18]* %layer2_kernel_V_6, i32 0, i32 %tmp_309_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_40"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:515  %layer2_kernel_V_7_ad_40 = getelementptr [2304 x i18]* %layer2_kernel_V_7, i32 0, i32 %tmp_309_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_40"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:547  %layer2_kernel_V_8_ad_40 = getelementptr [2304 x i18]* %layer2_kernel_V_8, i32 0, i32 %tmp_309_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_40"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:579  %layer2_kernel_V_9_ad_40 = getelementptr [2304 x i18]* %layer2_kernel_V_9, i32 0, i32 %tmp_309_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_40"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader142.preheader.i:610  %tmp_V_92 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V1)

]]></Node>
<StgValue><ssdm name="tmp_V_92"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch510.i:5  store i18 %tmp_V_92, i18* %layer2_kernel_V_14_a_40, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch509.i:5  store i18 %tmp_V_92, i18* %layer2_kernel_V_13_a_40, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch508.i:5  store i18 %tmp_V_92, i18* %layer2_kernel_V_12_a_40, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch507.i:5  store i18 %tmp_V_92, i18* %layer2_kernel_V_11_a_40, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch506.i:5  store i18 %tmp_V_92, i18* %layer2_kernel_V_10_a_40, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch505.i:5  store i18 %tmp_V_92, i18* %layer2_kernel_V_9_ad_40, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch504.i:5  store i18 %tmp_V_92, i18* %layer2_kernel_V_8_ad_40, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch503.i:5  store i18 %tmp_V_92, i18* %layer2_kernel_V_7_ad_40, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch502.i:5  store i18 %tmp_V_92, i18* %layer2_kernel_V_6_ad_40, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch501.i:5  store i18 %tmp_V_92, i18* %layer2_kernel_V_5_ad_40, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch500.i:5  store i18 %tmp_V_92, i18* %layer2_kernel_V_4_ad_40, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch499.i:5  store i18 %tmp_V_92, i18* %layer2_kernel_V_3_ad_40, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch498.i:5  store i18 %tmp_V_92, i18* %layer2_kernel_V_2_ad_40, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch497.i:5  store i18 %tmp_V_92, i18* %layer2_kernel_V_1_ad_40, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch496.i:5  store i18 %tmp_V_92, i18* %layer2_kernel_V_0_ad_40, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch511.i:5  store i18 %tmp_V_92, i18* %layer2_kernel_V_15_a_40, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="305" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader142.preheader.i:48  %tmp_224 = or i13 %tmp_304_cast, 6

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="306" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="13">
<![CDATA[
.preheader142.preheader.i:49  %tmp_310_cast = zext i13 %tmp_224 to i32

]]></Node>
<StgValue><ssdm name="tmp_310_cast"/></StgValue>
</operation>

<operation id="307" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:50  %layer2_kernel_V_0_ad_41 = getelementptr [2304 x i18]* %layer2_kernel_V_0, i32 0, i32 %tmp_310_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_41"/></StgValue>
</operation>

<operation id="308" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:132  %layer2_kernel_V_1_ad_41 = getelementptr [2304 x i18]* %layer2_kernel_V_1, i32 0, i32 %tmp_310_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_41"/></StgValue>
</operation>

<operation id="309" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:164  %layer2_kernel_V_10_a_41 = getelementptr [2304 x i18]* %layer2_kernel_V_10, i32 0, i32 %tmp_310_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_41"/></StgValue>
</operation>

<operation id="310" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:196  %layer2_kernel_V_11_a_41 = getelementptr [2304 x i18]* %layer2_kernel_V_11, i32 0, i32 %tmp_310_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_41"/></StgValue>
</operation>

<operation id="311" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:228  %layer2_kernel_V_12_a_41 = getelementptr [2304 x i18]* %layer2_kernel_V_12, i32 0, i32 %tmp_310_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_41"/></StgValue>
</operation>

<operation id="312" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:260  %layer2_kernel_V_13_a_41 = getelementptr [2304 x i18]* %layer2_kernel_V_13, i32 0, i32 %tmp_310_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_41"/></StgValue>
</operation>

<operation id="313" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:292  %layer2_kernel_V_14_a_41 = getelementptr [2304 x i18]* %layer2_kernel_V_14, i32 0, i32 %tmp_310_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_41"/></StgValue>
</operation>

<operation id="314" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:324  %layer2_kernel_V_15_a_41 = getelementptr [2304 x i18]* %layer2_kernel_V_15, i32 0, i32 %tmp_310_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_41"/></StgValue>
</operation>

<operation id="315" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:356  %layer2_kernel_V_2_ad_41 = getelementptr [2304 x i18]* %layer2_kernel_V_2, i32 0, i32 %tmp_310_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_41"/></StgValue>
</operation>

<operation id="316" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:388  %layer2_kernel_V_3_ad_41 = getelementptr [2304 x i18]* %layer2_kernel_V_3, i32 0, i32 %tmp_310_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_41"/></StgValue>
</operation>

<operation id="317" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:420  %layer2_kernel_V_4_ad_41 = getelementptr [2304 x i18]* %layer2_kernel_V_4, i32 0, i32 %tmp_310_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_41"/></StgValue>
</operation>

<operation id="318" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:452  %layer2_kernel_V_5_ad_41 = getelementptr [2304 x i18]* %layer2_kernel_V_5, i32 0, i32 %tmp_310_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_41"/></StgValue>
</operation>

<operation id="319" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:484  %layer2_kernel_V_6_ad_41 = getelementptr [2304 x i18]* %layer2_kernel_V_6, i32 0, i32 %tmp_310_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_41"/></StgValue>
</operation>

<operation id="320" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:516  %layer2_kernel_V_7_ad_41 = getelementptr [2304 x i18]* %layer2_kernel_V_7, i32 0, i32 %tmp_310_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_41"/></StgValue>
</operation>

<operation id="321" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:548  %layer2_kernel_V_8_ad_41 = getelementptr [2304 x i18]* %layer2_kernel_V_8, i32 0, i32 %tmp_310_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_41"/></StgValue>
</operation>

<operation id="322" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:580  %layer2_kernel_V_9_ad_41 = getelementptr [2304 x i18]* %layer2_kernel_V_9, i32 0, i32 %tmp_310_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_41"/></StgValue>
</operation>

<operation id="323" st_id="9" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader142.preheader.i:611  %tmp_V_93 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V1)

]]></Node>
<StgValue><ssdm name="tmp_V_93"/></StgValue>
</operation>

<operation id="324" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch510.i:6  store i18 %tmp_V_93, i18* %layer2_kernel_V_14_a_41, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch509.i:6  store i18 %tmp_V_93, i18* %layer2_kernel_V_13_a_41, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch508.i:6  store i18 %tmp_V_93, i18* %layer2_kernel_V_12_a_41, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch507.i:6  store i18 %tmp_V_93, i18* %layer2_kernel_V_11_a_41, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch506.i:6  store i18 %tmp_V_93, i18* %layer2_kernel_V_10_a_41, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch505.i:6  store i18 %tmp_V_93, i18* %layer2_kernel_V_9_ad_41, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch504.i:6  store i18 %tmp_V_93, i18* %layer2_kernel_V_8_ad_41, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch503.i:6  store i18 %tmp_V_93, i18* %layer2_kernel_V_7_ad_41, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch502.i:6  store i18 %tmp_V_93, i18* %layer2_kernel_V_6_ad_41, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch501.i:6  store i18 %tmp_V_93, i18* %layer2_kernel_V_5_ad_41, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch500.i:6  store i18 %tmp_V_93, i18* %layer2_kernel_V_4_ad_41, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch499.i:6  store i18 %tmp_V_93, i18* %layer2_kernel_V_3_ad_41, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch498.i:6  store i18 %tmp_V_93, i18* %layer2_kernel_V_2_ad_41, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch497.i:6  store i18 %tmp_V_93, i18* %layer2_kernel_V_1_ad_41, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch496.i:6  store i18 %tmp_V_93, i18* %layer2_kernel_V_0_ad_41, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch511.i:6  store i18 %tmp_V_93, i18* %layer2_kernel_V_15_a_41, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="340" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader142.preheader.i:51  %tmp_225 = or i13 %tmp_304_cast, 7

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="341" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="13">
<![CDATA[
.preheader142.preheader.i:52  %tmp_311_cast = zext i13 %tmp_225 to i32

]]></Node>
<StgValue><ssdm name="tmp_311_cast"/></StgValue>
</operation>

<operation id="342" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:53  %layer2_kernel_V_0_ad_42 = getelementptr [2304 x i18]* %layer2_kernel_V_0, i32 0, i32 %tmp_311_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_42"/></StgValue>
</operation>

<operation id="343" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:133  %layer2_kernel_V_1_ad_42 = getelementptr [2304 x i18]* %layer2_kernel_V_1, i32 0, i32 %tmp_311_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_42"/></StgValue>
</operation>

<operation id="344" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:165  %layer2_kernel_V_10_a_42 = getelementptr [2304 x i18]* %layer2_kernel_V_10, i32 0, i32 %tmp_311_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_42"/></StgValue>
</operation>

<operation id="345" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:197  %layer2_kernel_V_11_a_42 = getelementptr [2304 x i18]* %layer2_kernel_V_11, i32 0, i32 %tmp_311_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_42"/></StgValue>
</operation>

<operation id="346" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:229  %layer2_kernel_V_12_a_42 = getelementptr [2304 x i18]* %layer2_kernel_V_12, i32 0, i32 %tmp_311_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_42"/></StgValue>
</operation>

<operation id="347" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:261  %layer2_kernel_V_13_a_42 = getelementptr [2304 x i18]* %layer2_kernel_V_13, i32 0, i32 %tmp_311_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_42"/></StgValue>
</operation>

<operation id="348" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:293  %layer2_kernel_V_14_a_42 = getelementptr [2304 x i18]* %layer2_kernel_V_14, i32 0, i32 %tmp_311_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_42"/></StgValue>
</operation>

<operation id="349" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:325  %layer2_kernel_V_15_a_42 = getelementptr [2304 x i18]* %layer2_kernel_V_15, i32 0, i32 %tmp_311_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_42"/></StgValue>
</operation>

<operation id="350" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:357  %layer2_kernel_V_2_ad_42 = getelementptr [2304 x i18]* %layer2_kernel_V_2, i32 0, i32 %tmp_311_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_42"/></StgValue>
</operation>

<operation id="351" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:389  %layer2_kernel_V_3_ad_42 = getelementptr [2304 x i18]* %layer2_kernel_V_3, i32 0, i32 %tmp_311_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_42"/></StgValue>
</operation>

<operation id="352" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:421  %layer2_kernel_V_4_ad_42 = getelementptr [2304 x i18]* %layer2_kernel_V_4, i32 0, i32 %tmp_311_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_42"/></StgValue>
</operation>

<operation id="353" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:453  %layer2_kernel_V_5_ad_42 = getelementptr [2304 x i18]* %layer2_kernel_V_5, i32 0, i32 %tmp_311_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_42"/></StgValue>
</operation>

<operation id="354" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:485  %layer2_kernel_V_6_ad_42 = getelementptr [2304 x i18]* %layer2_kernel_V_6, i32 0, i32 %tmp_311_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_42"/></StgValue>
</operation>

<operation id="355" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:517  %layer2_kernel_V_7_ad_42 = getelementptr [2304 x i18]* %layer2_kernel_V_7, i32 0, i32 %tmp_311_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_42"/></StgValue>
</operation>

<operation id="356" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:549  %layer2_kernel_V_8_ad_42 = getelementptr [2304 x i18]* %layer2_kernel_V_8, i32 0, i32 %tmp_311_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_42"/></StgValue>
</operation>

<operation id="357" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:581  %layer2_kernel_V_9_ad_42 = getelementptr [2304 x i18]* %layer2_kernel_V_9, i32 0, i32 %tmp_311_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_42"/></StgValue>
</operation>

<operation id="358" st_id="10" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader142.preheader.i:612  %tmp_V_94 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V1)

]]></Node>
<StgValue><ssdm name="tmp_V_94"/></StgValue>
</operation>

<operation id="359" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch510.i:7  store i18 %tmp_V_94, i18* %layer2_kernel_V_14_a_42, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch509.i:7  store i18 %tmp_V_94, i18* %layer2_kernel_V_13_a_42, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="361" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch508.i:7  store i18 %tmp_V_94, i18* %layer2_kernel_V_12_a_42, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch507.i:7  store i18 %tmp_V_94, i18* %layer2_kernel_V_11_a_42, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch506.i:7  store i18 %tmp_V_94, i18* %layer2_kernel_V_10_a_42, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch505.i:7  store i18 %tmp_V_94, i18* %layer2_kernel_V_9_ad_42, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch504.i:7  store i18 %tmp_V_94, i18* %layer2_kernel_V_8_ad_42, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch503.i:7  store i18 %tmp_V_94, i18* %layer2_kernel_V_7_ad_42, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="367" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch502.i:7  store i18 %tmp_V_94, i18* %layer2_kernel_V_6_ad_42, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="368" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch501.i:7  store i18 %tmp_V_94, i18* %layer2_kernel_V_5_ad_42, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="369" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch500.i:7  store i18 %tmp_V_94, i18* %layer2_kernel_V_4_ad_42, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch499.i:7  store i18 %tmp_V_94, i18* %layer2_kernel_V_3_ad_42, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="371" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch498.i:7  store i18 %tmp_V_94, i18* %layer2_kernel_V_2_ad_42, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch497.i:7  store i18 %tmp_V_94, i18* %layer2_kernel_V_1_ad_42, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch496.i:7  store i18 %tmp_V_94, i18* %layer2_kernel_V_0_ad_42, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch511.i:7  store i18 %tmp_V_94, i18* %layer2_kernel_V_15_a_42, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="375" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader142.preheader.i:54  %tmp_226 = or i13 %tmp_304_cast, 8

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="376" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="13">
<![CDATA[
.preheader142.preheader.i:55  %tmp_312_cast = zext i13 %tmp_226 to i32

]]></Node>
<StgValue><ssdm name="tmp_312_cast"/></StgValue>
</operation>

<operation id="377" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:56  %layer2_kernel_V_0_ad_43 = getelementptr [2304 x i18]* %layer2_kernel_V_0, i32 0, i32 %tmp_312_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_43"/></StgValue>
</operation>

<operation id="378" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:134  %layer2_kernel_V_1_ad_43 = getelementptr [2304 x i18]* %layer2_kernel_V_1, i32 0, i32 %tmp_312_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_43"/></StgValue>
</operation>

<operation id="379" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:166  %layer2_kernel_V_10_a_43 = getelementptr [2304 x i18]* %layer2_kernel_V_10, i32 0, i32 %tmp_312_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_43"/></StgValue>
</operation>

<operation id="380" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:198  %layer2_kernel_V_11_a_43 = getelementptr [2304 x i18]* %layer2_kernel_V_11, i32 0, i32 %tmp_312_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_43"/></StgValue>
</operation>

<operation id="381" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:230  %layer2_kernel_V_12_a_43 = getelementptr [2304 x i18]* %layer2_kernel_V_12, i32 0, i32 %tmp_312_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_43"/></StgValue>
</operation>

<operation id="382" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:262  %layer2_kernel_V_13_a_43 = getelementptr [2304 x i18]* %layer2_kernel_V_13, i32 0, i32 %tmp_312_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_43"/></StgValue>
</operation>

<operation id="383" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:294  %layer2_kernel_V_14_a_43 = getelementptr [2304 x i18]* %layer2_kernel_V_14, i32 0, i32 %tmp_312_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_43"/></StgValue>
</operation>

<operation id="384" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:326  %layer2_kernel_V_15_a_43 = getelementptr [2304 x i18]* %layer2_kernel_V_15, i32 0, i32 %tmp_312_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_43"/></StgValue>
</operation>

<operation id="385" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:358  %layer2_kernel_V_2_ad_43 = getelementptr [2304 x i18]* %layer2_kernel_V_2, i32 0, i32 %tmp_312_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_43"/></StgValue>
</operation>

<operation id="386" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:390  %layer2_kernel_V_3_ad_43 = getelementptr [2304 x i18]* %layer2_kernel_V_3, i32 0, i32 %tmp_312_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_43"/></StgValue>
</operation>

<operation id="387" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:422  %layer2_kernel_V_4_ad_43 = getelementptr [2304 x i18]* %layer2_kernel_V_4, i32 0, i32 %tmp_312_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_43"/></StgValue>
</operation>

<operation id="388" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:454  %layer2_kernel_V_5_ad_43 = getelementptr [2304 x i18]* %layer2_kernel_V_5, i32 0, i32 %tmp_312_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_43"/></StgValue>
</operation>

<operation id="389" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:486  %layer2_kernel_V_6_ad_43 = getelementptr [2304 x i18]* %layer2_kernel_V_6, i32 0, i32 %tmp_312_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_43"/></StgValue>
</operation>

<operation id="390" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:518  %layer2_kernel_V_7_ad_43 = getelementptr [2304 x i18]* %layer2_kernel_V_7, i32 0, i32 %tmp_312_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_43"/></StgValue>
</operation>

<operation id="391" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:550  %layer2_kernel_V_8_ad_43 = getelementptr [2304 x i18]* %layer2_kernel_V_8, i32 0, i32 %tmp_312_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_43"/></StgValue>
</operation>

<operation id="392" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:582  %layer2_kernel_V_9_ad_43 = getelementptr [2304 x i18]* %layer2_kernel_V_9, i32 0, i32 %tmp_312_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_43"/></StgValue>
</operation>

<operation id="393" st_id="11" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader142.preheader.i:613  %tmp_V_95 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V1)

]]></Node>
<StgValue><ssdm name="tmp_V_95"/></StgValue>
</operation>

<operation id="394" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch510.i:8  store i18 %tmp_V_95, i18* %layer2_kernel_V_14_a_43, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="395" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch509.i:8  store i18 %tmp_V_95, i18* %layer2_kernel_V_13_a_43, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch508.i:8  store i18 %tmp_V_95, i18* %layer2_kernel_V_12_a_43, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch507.i:8  store i18 %tmp_V_95, i18* %layer2_kernel_V_11_a_43, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch506.i:8  store i18 %tmp_V_95, i18* %layer2_kernel_V_10_a_43, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="399" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch505.i:8  store i18 %tmp_V_95, i18* %layer2_kernel_V_9_ad_43, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch504.i:8  store i18 %tmp_V_95, i18* %layer2_kernel_V_8_ad_43, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch503.i:8  store i18 %tmp_V_95, i18* %layer2_kernel_V_7_ad_43, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch502.i:8  store i18 %tmp_V_95, i18* %layer2_kernel_V_6_ad_43, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch501.i:8  store i18 %tmp_V_95, i18* %layer2_kernel_V_5_ad_43, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch500.i:8  store i18 %tmp_V_95, i18* %layer2_kernel_V_4_ad_43, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch499.i:8  store i18 %tmp_V_95, i18* %layer2_kernel_V_3_ad_43, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch498.i:8  store i18 %tmp_V_95, i18* %layer2_kernel_V_2_ad_43, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="407" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch497.i:8  store i18 %tmp_V_95, i18* %layer2_kernel_V_1_ad_43, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="408" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch496.i:8  store i18 %tmp_V_95, i18* %layer2_kernel_V_0_ad_43, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch511.i:8  store i18 %tmp_V_95, i18* %layer2_kernel_V_15_a_43, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="410" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader142.preheader.i:57  %tmp_227 = or i13 %tmp_304_cast, 9

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="411" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="13">
<![CDATA[
.preheader142.preheader.i:58  %tmp_313_cast = zext i13 %tmp_227 to i32

]]></Node>
<StgValue><ssdm name="tmp_313_cast"/></StgValue>
</operation>

<operation id="412" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:59  %layer2_kernel_V_0_ad_44 = getelementptr [2304 x i18]* %layer2_kernel_V_0, i32 0, i32 %tmp_313_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_44"/></StgValue>
</operation>

<operation id="413" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:135  %layer2_kernel_V_1_ad_44 = getelementptr [2304 x i18]* %layer2_kernel_V_1, i32 0, i32 %tmp_313_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_44"/></StgValue>
</operation>

<operation id="414" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:167  %layer2_kernel_V_10_a_44 = getelementptr [2304 x i18]* %layer2_kernel_V_10, i32 0, i32 %tmp_313_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_44"/></StgValue>
</operation>

<operation id="415" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:199  %layer2_kernel_V_11_a_44 = getelementptr [2304 x i18]* %layer2_kernel_V_11, i32 0, i32 %tmp_313_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_44"/></StgValue>
</operation>

<operation id="416" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:231  %layer2_kernel_V_12_a_44 = getelementptr [2304 x i18]* %layer2_kernel_V_12, i32 0, i32 %tmp_313_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_44"/></StgValue>
</operation>

<operation id="417" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:263  %layer2_kernel_V_13_a_44 = getelementptr [2304 x i18]* %layer2_kernel_V_13, i32 0, i32 %tmp_313_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_44"/></StgValue>
</operation>

<operation id="418" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:295  %layer2_kernel_V_14_a_44 = getelementptr [2304 x i18]* %layer2_kernel_V_14, i32 0, i32 %tmp_313_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_44"/></StgValue>
</operation>

<operation id="419" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:327  %layer2_kernel_V_15_a_44 = getelementptr [2304 x i18]* %layer2_kernel_V_15, i32 0, i32 %tmp_313_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_44"/></StgValue>
</operation>

<operation id="420" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:359  %layer2_kernel_V_2_ad_44 = getelementptr [2304 x i18]* %layer2_kernel_V_2, i32 0, i32 %tmp_313_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_44"/></StgValue>
</operation>

<operation id="421" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:391  %layer2_kernel_V_3_ad_44 = getelementptr [2304 x i18]* %layer2_kernel_V_3, i32 0, i32 %tmp_313_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_44"/></StgValue>
</operation>

<operation id="422" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:423  %layer2_kernel_V_4_ad_44 = getelementptr [2304 x i18]* %layer2_kernel_V_4, i32 0, i32 %tmp_313_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_44"/></StgValue>
</operation>

<operation id="423" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:455  %layer2_kernel_V_5_ad_44 = getelementptr [2304 x i18]* %layer2_kernel_V_5, i32 0, i32 %tmp_313_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_44"/></StgValue>
</operation>

<operation id="424" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:487  %layer2_kernel_V_6_ad_44 = getelementptr [2304 x i18]* %layer2_kernel_V_6, i32 0, i32 %tmp_313_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_44"/></StgValue>
</operation>

<operation id="425" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:519  %layer2_kernel_V_7_ad_44 = getelementptr [2304 x i18]* %layer2_kernel_V_7, i32 0, i32 %tmp_313_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_44"/></StgValue>
</operation>

<operation id="426" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:551  %layer2_kernel_V_8_ad_44 = getelementptr [2304 x i18]* %layer2_kernel_V_8, i32 0, i32 %tmp_313_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_44"/></StgValue>
</operation>

<operation id="427" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:583  %layer2_kernel_V_9_ad_44 = getelementptr [2304 x i18]* %layer2_kernel_V_9, i32 0, i32 %tmp_313_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_44"/></StgValue>
</operation>

<operation id="428" st_id="12" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader142.preheader.i:614  %tmp_V_96 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V1)

]]></Node>
<StgValue><ssdm name="tmp_V_96"/></StgValue>
</operation>

<operation id="429" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch510.i:9  store i18 %tmp_V_96, i18* %layer2_kernel_V_14_a_44, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch509.i:9  store i18 %tmp_V_96, i18* %layer2_kernel_V_13_a_44, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch508.i:9  store i18 %tmp_V_96, i18* %layer2_kernel_V_12_a_44, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="432" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch507.i:9  store i18 %tmp_V_96, i18* %layer2_kernel_V_11_a_44, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch506.i:9  store i18 %tmp_V_96, i18* %layer2_kernel_V_10_a_44, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch505.i:9  store i18 %tmp_V_96, i18* %layer2_kernel_V_9_ad_44, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch504.i:9  store i18 %tmp_V_96, i18* %layer2_kernel_V_8_ad_44, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch503.i:9  store i18 %tmp_V_96, i18* %layer2_kernel_V_7_ad_44, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="437" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch502.i:9  store i18 %tmp_V_96, i18* %layer2_kernel_V_6_ad_44, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch501.i:9  store i18 %tmp_V_96, i18* %layer2_kernel_V_5_ad_44, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch500.i:9  store i18 %tmp_V_96, i18* %layer2_kernel_V_4_ad_44, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch499.i:9  store i18 %tmp_V_96, i18* %layer2_kernel_V_3_ad_44, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch498.i:9  store i18 %tmp_V_96, i18* %layer2_kernel_V_2_ad_44, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch497.i:9  store i18 %tmp_V_96, i18* %layer2_kernel_V_1_ad_44, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch496.i:9  store i18 %tmp_V_96, i18* %layer2_kernel_V_0_ad_44, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch511.i:9  store i18 %tmp_V_96, i18* %layer2_kernel_V_15_a_44, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="445" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader142.preheader.i:60  %tmp_228 = or i13 %tmp_304_cast, 10

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="446" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="13">
<![CDATA[
.preheader142.preheader.i:61  %tmp_314_cast = zext i13 %tmp_228 to i32

]]></Node>
<StgValue><ssdm name="tmp_314_cast"/></StgValue>
</operation>

<operation id="447" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:62  %layer2_kernel_V_0_ad_45 = getelementptr [2304 x i18]* %layer2_kernel_V_0, i32 0, i32 %tmp_314_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_45"/></StgValue>
</operation>

<operation id="448" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:136  %layer2_kernel_V_1_ad_45 = getelementptr [2304 x i18]* %layer2_kernel_V_1, i32 0, i32 %tmp_314_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_45"/></StgValue>
</operation>

<operation id="449" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:168  %layer2_kernel_V_10_a_45 = getelementptr [2304 x i18]* %layer2_kernel_V_10, i32 0, i32 %tmp_314_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_45"/></StgValue>
</operation>

<operation id="450" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:200  %layer2_kernel_V_11_a_45 = getelementptr [2304 x i18]* %layer2_kernel_V_11, i32 0, i32 %tmp_314_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_45"/></StgValue>
</operation>

<operation id="451" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:232  %layer2_kernel_V_12_a_45 = getelementptr [2304 x i18]* %layer2_kernel_V_12, i32 0, i32 %tmp_314_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_45"/></StgValue>
</operation>

<operation id="452" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:264  %layer2_kernel_V_13_a_45 = getelementptr [2304 x i18]* %layer2_kernel_V_13, i32 0, i32 %tmp_314_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_45"/></StgValue>
</operation>

<operation id="453" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:296  %layer2_kernel_V_14_a_45 = getelementptr [2304 x i18]* %layer2_kernel_V_14, i32 0, i32 %tmp_314_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_45"/></StgValue>
</operation>

<operation id="454" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:328  %layer2_kernel_V_15_a_45 = getelementptr [2304 x i18]* %layer2_kernel_V_15, i32 0, i32 %tmp_314_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_45"/></StgValue>
</operation>

<operation id="455" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:360  %layer2_kernel_V_2_ad_45 = getelementptr [2304 x i18]* %layer2_kernel_V_2, i32 0, i32 %tmp_314_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_45"/></StgValue>
</operation>

<operation id="456" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:392  %layer2_kernel_V_3_ad_45 = getelementptr [2304 x i18]* %layer2_kernel_V_3, i32 0, i32 %tmp_314_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_45"/></StgValue>
</operation>

<operation id="457" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:424  %layer2_kernel_V_4_ad_45 = getelementptr [2304 x i18]* %layer2_kernel_V_4, i32 0, i32 %tmp_314_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_45"/></StgValue>
</operation>

<operation id="458" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:456  %layer2_kernel_V_5_ad_45 = getelementptr [2304 x i18]* %layer2_kernel_V_5, i32 0, i32 %tmp_314_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_45"/></StgValue>
</operation>

<operation id="459" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:488  %layer2_kernel_V_6_ad_45 = getelementptr [2304 x i18]* %layer2_kernel_V_6, i32 0, i32 %tmp_314_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_45"/></StgValue>
</operation>

<operation id="460" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:520  %layer2_kernel_V_7_ad_45 = getelementptr [2304 x i18]* %layer2_kernel_V_7, i32 0, i32 %tmp_314_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_45"/></StgValue>
</operation>

<operation id="461" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:552  %layer2_kernel_V_8_ad_45 = getelementptr [2304 x i18]* %layer2_kernel_V_8, i32 0, i32 %tmp_314_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_45"/></StgValue>
</operation>

<operation id="462" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:584  %layer2_kernel_V_9_ad_45 = getelementptr [2304 x i18]* %layer2_kernel_V_9, i32 0, i32 %tmp_314_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_45"/></StgValue>
</operation>

<operation id="463" st_id="13" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader142.preheader.i:615  %tmp_V_97 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V1)

]]></Node>
<StgValue><ssdm name="tmp_V_97"/></StgValue>
</operation>

<operation id="464" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch510.i:10  store i18 %tmp_V_97, i18* %layer2_kernel_V_14_a_45, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="465" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch509.i:10  store i18 %tmp_V_97, i18* %layer2_kernel_V_13_a_45, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch508.i:10  store i18 %tmp_V_97, i18* %layer2_kernel_V_12_a_45, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="467" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch507.i:10  store i18 %tmp_V_97, i18* %layer2_kernel_V_11_a_45, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="468" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch506.i:10  store i18 %tmp_V_97, i18* %layer2_kernel_V_10_a_45, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch505.i:10  store i18 %tmp_V_97, i18* %layer2_kernel_V_9_ad_45, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch504.i:10  store i18 %tmp_V_97, i18* %layer2_kernel_V_8_ad_45, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch503.i:10  store i18 %tmp_V_97, i18* %layer2_kernel_V_7_ad_45, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="472" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch502.i:10  store i18 %tmp_V_97, i18* %layer2_kernel_V_6_ad_45, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="473" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch501.i:10  store i18 %tmp_V_97, i18* %layer2_kernel_V_5_ad_45, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch500.i:10  store i18 %tmp_V_97, i18* %layer2_kernel_V_4_ad_45, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="475" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch499.i:10  store i18 %tmp_V_97, i18* %layer2_kernel_V_3_ad_45, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="476" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch498.i:10  store i18 %tmp_V_97, i18* %layer2_kernel_V_2_ad_45, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch497.i:10  store i18 %tmp_V_97, i18* %layer2_kernel_V_1_ad_45, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch496.i:10  store i18 %tmp_V_97, i18* %layer2_kernel_V_0_ad_45, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch511.i:10  store i18 %tmp_V_97, i18* %layer2_kernel_V_15_a_45, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="480" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader142.preheader.i:63  %tmp_229 = or i13 %tmp_304_cast, 11

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="481" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="13">
<![CDATA[
.preheader142.preheader.i:64  %tmp_315_cast = zext i13 %tmp_229 to i32

]]></Node>
<StgValue><ssdm name="tmp_315_cast"/></StgValue>
</operation>

<operation id="482" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:65  %layer2_kernel_V_0_ad_46 = getelementptr [2304 x i18]* %layer2_kernel_V_0, i32 0, i32 %tmp_315_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_46"/></StgValue>
</operation>

<operation id="483" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:137  %layer2_kernel_V_1_ad_46 = getelementptr [2304 x i18]* %layer2_kernel_V_1, i32 0, i32 %tmp_315_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_46"/></StgValue>
</operation>

<operation id="484" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:169  %layer2_kernel_V_10_a_46 = getelementptr [2304 x i18]* %layer2_kernel_V_10, i32 0, i32 %tmp_315_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_46"/></StgValue>
</operation>

<operation id="485" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:201  %layer2_kernel_V_11_a_46 = getelementptr [2304 x i18]* %layer2_kernel_V_11, i32 0, i32 %tmp_315_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_46"/></StgValue>
</operation>

<operation id="486" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:233  %layer2_kernel_V_12_a_46 = getelementptr [2304 x i18]* %layer2_kernel_V_12, i32 0, i32 %tmp_315_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_46"/></StgValue>
</operation>

<operation id="487" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:265  %layer2_kernel_V_13_a_46 = getelementptr [2304 x i18]* %layer2_kernel_V_13, i32 0, i32 %tmp_315_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_46"/></StgValue>
</operation>

<operation id="488" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:297  %layer2_kernel_V_14_a_46 = getelementptr [2304 x i18]* %layer2_kernel_V_14, i32 0, i32 %tmp_315_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_46"/></StgValue>
</operation>

<operation id="489" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:329  %layer2_kernel_V_15_a_46 = getelementptr [2304 x i18]* %layer2_kernel_V_15, i32 0, i32 %tmp_315_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_46"/></StgValue>
</operation>

<operation id="490" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:361  %layer2_kernel_V_2_ad_46 = getelementptr [2304 x i18]* %layer2_kernel_V_2, i32 0, i32 %tmp_315_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_46"/></StgValue>
</operation>

<operation id="491" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:393  %layer2_kernel_V_3_ad_46 = getelementptr [2304 x i18]* %layer2_kernel_V_3, i32 0, i32 %tmp_315_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_46"/></StgValue>
</operation>

<operation id="492" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:425  %layer2_kernel_V_4_ad_46 = getelementptr [2304 x i18]* %layer2_kernel_V_4, i32 0, i32 %tmp_315_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_46"/></StgValue>
</operation>

<operation id="493" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:457  %layer2_kernel_V_5_ad_46 = getelementptr [2304 x i18]* %layer2_kernel_V_5, i32 0, i32 %tmp_315_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_46"/></StgValue>
</operation>

<operation id="494" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:489  %layer2_kernel_V_6_ad_46 = getelementptr [2304 x i18]* %layer2_kernel_V_6, i32 0, i32 %tmp_315_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_46"/></StgValue>
</operation>

<operation id="495" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:521  %layer2_kernel_V_7_ad_46 = getelementptr [2304 x i18]* %layer2_kernel_V_7, i32 0, i32 %tmp_315_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_46"/></StgValue>
</operation>

<operation id="496" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:553  %layer2_kernel_V_8_ad_46 = getelementptr [2304 x i18]* %layer2_kernel_V_8, i32 0, i32 %tmp_315_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_46"/></StgValue>
</operation>

<operation id="497" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:585  %layer2_kernel_V_9_ad_46 = getelementptr [2304 x i18]* %layer2_kernel_V_9, i32 0, i32 %tmp_315_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_46"/></StgValue>
</operation>

<operation id="498" st_id="14" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader142.preheader.i:616  %tmp_V_98 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V1)

]]></Node>
<StgValue><ssdm name="tmp_V_98"/></StgValue>
</operation>

<operation id="499" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch510.i:11  store i18 %tmp_V_98, i18* %layer2_kernel_V_14_a_46, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="500" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch509.i:11  store i18 %tmp_V_98, i18* %layer2_kernel_V_13_a_46, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="501" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch508.i:11  store i18 %tmp_V_98, i18* %layer2_kernel_V_12_a_46, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch507.i:11  store i18 %tmp_V_98, i18* %layer2_kernel_V_11_a_46, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="503" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch506.i:11  store i18 %tmp_V_98, i18* %layer2_kernel_V_10_a_46, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="504" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch505.i:11  store i18 %tmp_V_98, i18* %layer2_kernel_V_9_ad_46, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="505" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch504.i:11  store i18 %tmp_V_98, i18* %layer2_kernel_V_8_ad_46, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="506" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch503.i:11  store i18 %tmp_V_98, i18* %layer2_kernel_V_7_ad_46, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="507" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch502.i:11  store i18 %tmp_V_98, i18* %layer2_kernel_V_6_ad_46, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="508" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch501.i:11  store i18 %tmp_V_98, i18* %layer2_kernel_V_5_ad_46, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="509" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch500.i:11  store i18 %tmp_V_98, i18* %layer2_kernel_V_4_ad_46, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="510" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch499.i:11  store i18 %tmp_V_98, i18* %layer2_kernel_V_3_ad_46, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="511" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch498.i:11  store i18 %tmp_V_98, i18* %layer2_kernel_V_2_ad_46, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="512" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch497.i:11  store i18 %tmp_V_98, i18* %layer2_kernel_V_1_ad_46, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="513" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch496.i:11  store i18 %tmp_V_98, i18* %layer2_kernel_V_0_ad_46, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="514" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch511.i:11  store i18 %tmp_V_98, i18* %layer2_kernel_V_15_a_46, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="515" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader142.preheader.i:66  %tmp_230 = or i13 %tmp_304_cast, 12

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="516" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="13">
<![CDATA[
.preheader142.preheader.i:67  %tmp_316_cast = zext i13 %tmp_230 to i32

]]></Node>
<StgValue><ssdm name="tmp_316_cast"/></StgValue>
</operation>

<operation id="517" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:68  %layer2_kernel_V_0_ad_47 = getelementptr [2304 x i18]* %layer2_kernel_V_0, i32 0, i32 %tmp_316_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_47"/></StgValue>
</operation>

<operation id="518" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:138  %layer2_kernel_V_1_ad_47 = getelementptr [2304 x i18]* %layer2_kernel_V_1, i32 0, i32 %tmp_316_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_47"/></StgValue>
</operation>

<operation id="519" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:170  %layer2_kernel_V_10_a_47 = getelementptr [2304 x i18]* %layer2_kernel_V_10, i32 0, i32 %tmp_316_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_47"/></StgValue>
</operation>

<operation id="520" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:202  %layer2_kernel_V_11_a_47 = getelementptr [2304 x i18]* %layer2_kernel_V_11, i32 0, i32 %tmp_316_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_47"/></StgValue>
</operation>

<operation id="521" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:234  %layer2_kernel_V_12_a_47 = getelementptr [2304 x i18]* %layer2_kernel_V_12, i32 0, i32 %tmp_316_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_47"/></StgValue>
</operation>

<operation id="522" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:266  %layer2_kernel_V_13_a_47 = getelementptr [2304 x i18]* %layer2_kernel_V_13, i32 0, i32 %tmp_316_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_47"/></StgValue>
</operation>

<operation id="523" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:298  %layer2_kernel_V_14_a_47 = getelementptr [2304 x i18]* %layer2_kernel_V_14, i32 0, i32 %tmp_316_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_47"/></StgValue>
</operation>

<operation id="524" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:330  %layer2_kernel_V_15_a_47 = getelementptr [2304 x i18]* %layer2_kernel_V_15, i32 0, i32 %tmp_316_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_47"/></StgValue>
</operation>

<operation id="525" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:362  %layer2_kernel_V_2_ad_47 = getelementptr [2304 x i18]* %layer2_kernel_V_2, i32 0, i32 %tmp_316_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_47"/></StgValue>
</operation>

<operation id="526" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:394  %layer2_kernel_V_3_ad_47 = getelementptr [2304 x i18]* %layer2_kernel_V_3, i32 0, i32 %tmp_316_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_47"/></StgValue>
</operation>

<operation id="527" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:426  %layer2_kernel_V_4_ad_47 = getelementptr [2304 x i18]* %layer2_kernel_V_4, i32 0, i32 %tmp_316_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_47"/></StgValue>
</operation>

<operation id="528" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:458  %layer2_kernel_V_5_ad_47 = getelementptr [2304 x i18]* %layer2_kernel_V_5, i32 0, i32 %tmp_316_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_47"/></StgValue>
</operation>

<operation id="529" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:490  %layer2_kernel_V_6_ad_47 = getelementptr [2304 x i18]* %layer2_kernel_V_6, i32 0, i32 %tmp_316_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_47"/></StgValue>
</operation>

<operation id="530" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:522  %layer2_kernel_V_7_ad_47 = getelementptr [2304 x i18]* %layer2_kernel_V_7, i32 0, i32 %tmp_316_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_47"/></StgValue>
</operation>

<operation id="531" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:554  %layer2_kernel_V_8_ad_47 = getelementptr [2304 x i18]* %layer2_kernel_V_8, i32 0, i32 %tmp_316_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_47"/></StgValue>
</operation>

<operation id="532" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:586  %layer2_kernel_V_9_ad_47 = getelementptr [2304 x i18]* %layer2_kernel_V_9, i32 0, i32 %tmp_316_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_47"/></StgValue>
</operation>

<operation id="533" st_id="15" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader142.preheader.i:617  %tmp_V_99 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V1)

]]></Node>
<StgValue><ssdm name="tmp_V_99"/></StgValue>
</operation>

<operation id="534" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch510.i:12  store i18 %tmp_V_99, i18* %layer2_kernel_V_14_a_47, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="535" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch509.i:12  store i18 %tmp_V_99, i18* %layer2_kernel_V_13_a_47, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="536" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch508.i:12  store i18 %tmp_V_99, i18* %layer2_kernel_V_12_a_47, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="537" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch507.i:12  store i18 %tmp_V_99, i18* %layer2_kernel_V_11_a_47, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="538" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch506.i:12  store i18 %tmp_V_99, i18* %layer2_kernel_V_10_a_47, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="539" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch505.i:12  store i18 %tmp_V_99, i18* %layer2_kernel_V_9_ad_47, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="540" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch504.i:12  store i18 %tmp_V_99, i18* %layer2_kernel_V_8_ad_47, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="541" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch503.i:12  store i18 %tmp_V_99, i18* %layer2_kernel_V_7_ad_47, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="542" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch502.i:12  store i18 %tmp_V_99, i18* %layer2_kernel_V_6_ad_47, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="543" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch501.i:12  store i18 %tmp_V_99, i18* %layer2_kernel_V_5_ad_47, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="544" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch500.i:12  store i18 %tmp_V_99, i18* %layer2_kernel_V_4_ad_47, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="545" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch499.i:12  store i18 %tmp_V_99, i18* %layer2_kernel_V_3_ad_47, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="546" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch498.i:12  store i18 %tmp_V_99, i18* %layer2_kernel_V_2_ad_47, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="547" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch497.i:12  store i18 %tmp_V_99, i18* %layer2_kernel_V_1_ad_47, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="548" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch496.i:12  store i18 %tmp_V_99, i18* %layer2_kernel_V_0_ad_47, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="549" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch511.i:12  store i18 %tmp_V_99, i18* %layer2_kernel_V_15_a_47, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="550" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader142.preheader.i:69  %tmp_231 = or i13 %tmp_304_cast, 13

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="551" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="13">
<![CDATA[
.preheader142.preheader.i:70  %tmp_317_cast = zext i13 %tmp_231 to i32

]]></Node>
<StgValue><ssdm name="tmp_317_cast"/></StgValue>
</operation>

<operation id="552" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:71  %layer2_kernel_V_0_ad_48 = getelementptr [2304 x i18]* %layer2_kernel_V_0, i32 0, i32 %tmp_317_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_48"/></StgValue>
</operation>

<operation id="553" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:139  %layer2_kernel_V_1_ad_48 = getelementptr [2304 x i18]* %layer2_kernel_V_1, i32 0, i32 %tmp_317_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_48"/></StgValue>
</operation>

<operation id="554" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:171  %layer2_kernel_V_10_a_48 = getelementptr [2304 x i18]* %layer2_kernel_V_10, i32 0, i32 %tmp_317_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_48"/></StgValue>
</operation>

<operation id="555" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:203  %layer2_kernel_V_11_a_48 = getelementptr [2304 x i18]* %layer2_kernel_V_11, i32 0, i32 %tmp_317_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_48"/></StgValue>
</operation>

<operation id="556" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:235  %layer2_kernel_V_12_a_48 = getelementptr [2304 x i18]* %layer2_kernel_V_12, i32 0, i32 %tmp_317_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_48"/></StgValue>
</operation>

<operation id="557" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:267  %layer2_kernel_V_13_a_48 = getelementptr [2304 x i18]* %layer2_kernel_V_13, i32 0, i32 %tmp_317_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_48"/></StgValue>
</operation>

<operation id="558" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:299  %layer2_kernel_V_14_a_48 = getelementptr [2304 x i18]* %layer2_kernel_V_14, i32 0, i32 %tmp_317_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_48"/></StgValue>
</operation>

<operation id="559" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:331  %layer2_kernel_V_15_a_48 = getelementptr [2304 x i18]* %layer2_kernel_V_15, i32 0, i32 %tmp_317_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_48"/></StgValue>
</operation>

<operation id="560" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:363  %layer2_kernel_V_2_ad_48 = getelementptr [2304 x i18]* %layer2_kernel_V_2, i32 0, i32 %tmp_317_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_48"/></StgValue>
</operation>

<operation id="561" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:395  %layer2_kernel_V_3_ad_48 = getelementptr [2304 x i18]* %layer2_kernel_V_3, i32 0, i32 %tmp_317_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_48"/></StgValue>
</operation>

<operation id="562" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:427  %layer2_kernel_V_4_ad_48 = getelementptr [2304 x i18]* %layer2_kernel_V_4, i32 0, i32 %tmp_317_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_48"/></StgValue>
</operation>

<operation id="563" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:459  %layer2_kernel_V_5_ad_48 = getelementptr [2304 x i18]* %layer2_kernel_V_5, i32 0, i32 %tmp_317_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_48"/></StgValue>
</operation>

<operation id="564" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:491  %layer2_kernel_V_6_ad_48 = getelementptr [2304 x i18]* %layer2_kernel_V_6, i32 0, i32 %tmp_317_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_48"/></StgValue>
</operation>

<operation id="565" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:523  %layer2_kernel_V_7_ad_48 = getelementptr [2304 x i18]* %layer2_kernel_V_7, i32 0, i32 %tmp_317_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_48"/></StgValue>
</operation>

<operation id="566" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:555  %layer2_kernel_V_8_ad_48 = getelementptr [2304 x i18]* %layer2_kernel_V_8, i32 0, i32 %tmp_317_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_48"/></StgValue>
</operation>

<operation id="567" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:587  %layer2_kernel_V_9_ad_48 = getelementptr [2304 x i18]* %layer2_kernel_V_9, i32 0, i32 %tmp_317_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_48"/></StgValue>
</operation>

<operation id="568" st_id="16" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader142.preheader.i:618  %tmp_V_100 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V1)

]]></Node>
<StgValue><ssdm name="tmp_V_100"/></StgValue>
</operation>

<operation id="569" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch510.i:13  store i18 %tmp_V_100, i18* %layer2_kernel_V_14_a_48, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="570" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch509.i:13  store i18 %tmp_V_100, i18* %layer2_kernel_V_13_a_48, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="571" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch508.i:13  store i18 %tmp_V_100, i18* %layer2_kernel_V_12_a_48, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="572" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch507.i:13  store i18 %tmp_V_100, i18* %layer2_kernel_V_11_a_48, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="573" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch506.i:13  store i18 %tmp_V_100, i18* %layer2_kernel_V_10_a_48, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="574" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch505.i:13  store i18 %tmp_V_100, i18* %layer2_kernel_V_9_ad_48, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="575" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch504.i:13  store i18 %tmp_V_100, i18* %layer2_kernel_V_8_ad_48, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="576" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch503.i:13  store i18 %tmp_V_100, i18* %layer2_kernel_V_7_ad_48, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="577" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch502.i:13  store i18 %tmp_V_100, i18* %layer2_kernel_V_6_ad_48, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="578" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch501.i:13  store i18 %tmp_V_100, i18* %layer2_kernel_V_5_ad_48, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="579" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch500.i:13  store i18 %tmp_V_100, i18* %layer2_kernel_V_4_ad_48, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="580" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch499.i:13  store i18 %tmp_V_100, i18* %layer2_kernel_V_3_ad_48, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="581" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch498.i:13  store i18 %tmp_V_100, i18* %layer2_kernel_V_2_ad_48, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="582" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch497.i:13  store i18 %tmp_V_100, i18* %layer2_kernel_V_1_ad_48, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="583" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch496.i:13  store i18 %tmp_V_100, i18* %layer2_kernel_V_0_ad_48, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="584" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch511.i:13  store i18 %tmp_V_100, i18* %layer2_kernel_V_15_a_48, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="585" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader142.preheader.i:72  %tmp_232 = or i13 %tmp_304_cast, 14

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="586" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="13">
<![CDATA[
.preheader142.preheader.i:73  %tmp_318_cast = zext i13 %tmp_232 to i32

]]></Node>
<StgValue><ssdm name="tmp_318_cast"/></StgValue>
</operation>

<operation id="587" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:74  %layer2_kernel_V_0_ad_49 = getelementptr [2304 x i18]* %layer2_kernel_V_0, i32 0, i32 %tmp_318_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_49"/></StgValue>
</operation>

<operation id="588" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:140  %layer2_kernel_V_1_ad_49 = getelementptr [2304 x i18]* %layer2_kernel_V_1, i32 0, i32 %tmp_318_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_49"/></StgValue>
</operation>

<operation id="589" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:172  %layer2_kernel_V_10_a_49 = getelementptr [2304 x i18]* %layer2_kernel_V_10, i32 0, i32 %tmp_318_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_49"/></StgValue>
</operation>

<operation id="590" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:204  %layer2_kernel_V_11_a_49 = getelementptr [2304 x i18]* %layer2_kernel_V_11, i32 0, i32 %tmp_318_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_49"/></StgValue>
</operation>

<operation id="591" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:236  %layer2_kernel_V_12_a_49 = getelementptr [2304 x i18]* %layer2_kernel_V_12, i32 0, i32 %tmp_318_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_49"/></StgValue>
</operation>

<operation id="592" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:268  %layer2_kernel_V_13_a_49 = getelementptr [2304 x i18]* %layer2_kernel_V_13, i32 0, i32 %tmp_318_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_49"/></StgValue>
</operation>

<operation id="593" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:300  %layer2_kernel_V_14_a_49 = getelementptr [2304 x i18]* %layer2_kernel_V_14, i32 0, i32 %tmp_318_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_49"/></StgValue>
</operation>

<operation id="594" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:332  %layer2_kernel_V_15_a_49 = getelementptr [2304 x i18]* %layer2_kernel_V_15, i32 0, i32 %tmp_318_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_49"/></StgValue>
</operation>

<operation id="595" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:364  %layer2_kernel_V_2_ad_49 = getelementptr [2304 x i18]* %layer2_kernel_V_2, i32 0, i32 %tmp_318_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_49"/></StgValue>
</operation>

<operation id="596" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:396  %layer2_kernel_V_3_ad_49 = getelementptr [2304 x i18]* %layer2_kernel_V_3, i32 0, i32 %tmp_318_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_49"/></StgValue>
</operation>

<operation id="597" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:428  %layer2_kernel_V_4_ad_49 = getelementptr [2304 x i18]* %layer2_kernel_V_4, i32 0, i32 %tmp_318_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_49"/></StgValue>
</operation>

<operation id="598" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:460  %layer2_kernel_V_5_ad_49 = getelementptr [2304 x i18]* %layer2_kernel_V_5, i32 0, i32 %tmp_318_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_49"/></StgValue>
</operation>

<operation id="599" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:492  %layer2_kernel_V_6_ad_49 = getelementptr [2304 x i18]* %layer2_kernel_V_6, i32 0, i32 %tmp_318_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_49"/></StgValue>
</operation>

<operation id="600" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:524  %layer2_kernel_V_7_ad_49 = getelementptr [2304 x i18]* %layer2_kernel_V_7, i32 0, i32 %tmp_318_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_49"/></StgValue>
</operation>

<operation id="601" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:556  %layer2_kernel_V_8_ad_49 = getelementptr [2304 x i18]* %layer2_kernel_V_8, i32 0, i32 %tmp_318_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_49"/></StgValue>
</operation>

<operation id="602" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:588  %layer2_kernel_V_9_ad_49 = getelementptr [2304 x i18]* %layer2_kernel_V_9, i32 0, i32 %tmp_318_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_49"/></StgValue>
</operation>

<operation id="603" st_id="17" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader142.preheader.i:619  %tmp_V_101 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V1)

]]></Node>
<StgValue><ssdm name="tmp_V_101"/></StgValue>
</operation>

<operation id="604" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch510.i:14  store i18 %tmp_V_101, i18* %layer2_kernel_V_14_a_49, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="605" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch509.i:14  store i18 %tmp_V_101, i18* %layer2_kernel_V_13_a_49, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="606" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch508.i:14  store i18 %tmp_V_101, i18* %layer2_kernel_V_12_a_49, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="607" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch507.i:14  store i18 %tmp_V_101, i18* %layer2_kernel_V_11_a_49, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="608" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch506.i:14  store i18 %tmp_V_101, i18* %layer2_kernel_V_10_a_49, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="609" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch505.i:14  store i18 %tmp_V_101, i18* %layer2_kernel_V_9_ad_49, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="610" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch504.i:14  store i18 %tmp_V_101, i18* %layer2_kernel_V_8_ad_49, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="611" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch503.i:14  store i18 %tmp_V_101, i18* %layer2_kernel_V_7_ad_49, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="612" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch502.i:14  store i18 %tmp_V_101, i18* %layer2_kernel_V_6_ad_49, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="613" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch501.i:14  store i18 %tmp_V_101, i18* %layer2_kernel_V_5_ad_49, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="614" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch500.i:14  store i18 %tmp_V_101, i18* %layer2_kernel_V_4_ad_49, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="615" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch499.i:14  store i18 %tmp_V_101, i18* %layer2_kernel_V_3_ad_49, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="616" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch498.i:14  store i18 %tmp_V_101, i18* %layer2_kernel_V_2_ad_49, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="617" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch497.i:14  store i18 %tmp_V_101, i18* %layer2_kernel_V_1_ad_49, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="618" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch496.i:14  store i18 %tmp_V_101, i18* %layer2_kernel_V_0_ad_49, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="619" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch511.i:14  store i18 %tmp_V_101, i18* %layer2_kernel_V_15_a_49, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="620" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader142.preheader.i:75  %tmp_233 = or i13 %tmp_304_cast, 15

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="621" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="13">
<![CDATA[
.preheader142.preheader.i:76  %tmp_319_cast = zext i13 %tmp_233 to i32

]]></Node>
<StgValue><ssdm name="tmp_319_cast"/></StgValue>
</operation>

<operation id="622" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:77  %layer2_kernel_V_0_ad_50 = getelementptr [2304 x i18]* %layer2_kernel_V_0, i32 0, i32 %tmp_319_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_50"/></StgValue>
</operation>

<operation id="623" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:141  %layer2_kernel_V_1_ad_50 = getelementptr [2304 x i18]* %layer2_kernel_V_1, i32 0, i32 %tmp_319_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_50"/></StgValue>
</operation>

<operation id="624" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:173  %layer2_kernel_V_10_a_50 = getelementptr [2304 x i18]* %layer2_kernel_V_10, i32 0, i32 %tmp_319_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_50"/></StgValue>
</operation>

<operation id="625" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:205  %layer2_kernel_V_11_a_50 = getelementptr [2304 x i18]* %layer2_kernel_V_11, i32 0, i32 %tmp_319_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_50"/></StgValue>
</operation>

<operation id="626" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:237  %layer2_kernel_V_12_a_50 = getelementptr [2304 x i18]* %layer2_kernel_V_12, i32 0, i32 %tmp_319_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_50"/></StgValue>
</operation>

<operation id="627" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:269  %layer2_kernel_V_13_a_50 = getelementptr [2304 x i18]* %layer2_kernel_V_13, i32 0, i32 %tmp_319_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_50"/></StgValue>
</operation>

<operation id="628" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:301  %layer2_kernel_V_14_a_50 = getelementptr [2304 x i18]* %layer2_kernel_V_14, i32 0, i32 %tmp_319_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_50"/></StgValue>
</operation>

<operation id="629" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:333  %layer2_kernel_V_15_a_50 = getelementptr [2304 x i18]* %layer2_kernel_V_15, i32 0, i32 %tmp_319_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_50"/></StgValue>
</operation>

<operation id="630" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:365  %layer2_kernel_V_2_ad_50 = getelementptr [2304 x i18]* %layer2_kernel_V_2, i32 0, i32 %tmp_319_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_50"/></StgValue>
</operation>

<operation id="631" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:397  %layer2_kernel_V_3_ad_50 = getelementptr [2304 x i18]* %layer2_kernel_V_3, i32 0, i32 %tmp_319_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_50"/></StgValue>
</operation>

<operation id="632" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:429  %layer2_kernel_V_4_ad_50 = getelementptr [2304 x i18]* %layer2_kernel_V_4, i32 0, i32 %tmp_319_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_50"/></StgValue>
</operation>

<operation id="633" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:461  %layer2_kernel_V_5_ad_50 = getelementptr [2304 x i18]* %layer2_kernel_V_5, i32 0, i32 %tmp_319_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_50"/></StgValue>
</operation>

<operation id="634" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:493  %layer2_kernel_V_6_ad_50 = getelementptr [2304 x i18]* %layer2_kernel_V_6, i32 0, i32 %tmp_319_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_50"/></StgValue>
</operation>

<operation id="635" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:525  %layer2_kernel_V_7_ad_50 = getelementptr [2304 x i18]* %layer2_kernel_V_7, i32 0, i32 %tmp_319_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_50"/></StgValue>
</operation>

<operation id="636" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:557  %layer2_kernel_V_8_ad_50 = getelementptr [2304 x i18]* %layer2_kernel_V_8, i32 0, i32 %tmp_319_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_50"/></StgValue>
</operation>

<operation id="637" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:589  %layer2_kernel_V_9_ad_50 = getelementptr [2304 x i18]* %layer2_kernel_V_9, i32 0, i32 %tmp_319_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_50"/></StgValue>
</operation>

<operation id="638" st_id="18" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader142.preheader.i:620  %tmp_V_102 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V1)

]]></Node>
<StgValue><ssdm name="tmp_V_102"/></StgValue>
</operation>

<operation id="639" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch510.i:15  store i18 %tmp_V_102, i18* %layer2_kernel_V_14_a_50, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="640" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch509.i:15  store i18 %tmp_V_102, i18* %layer2_kernel_V_13_a_50, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="641" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch508.i:15  store i18 %tmp_V_102, i18* %layer2_kernel_V_12_a_50, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="642" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch507.i:15  store i18 %tmp_V_102, i18* %layer2_kernel_V_11_a_50, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="643" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch506.i:15  store i18 %tmp_V_102, i18* %layer2_kernel_V_10_a_50, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="644" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch505.i:15  store i18 %tmp_V_102, i18* %layer2_kernel_V_9_ad_50, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="645" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch504.i:15  store i18 %tmp_V_102, i18* %layer2_kernel_V_8_ad_50, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="646" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch503.i:15  store i18 %tmp_V_102, i18* %layer2_kernel_V_7_ad_50, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="647" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch502.i:15  store i18 %tmp_V_102, i18* %layer2_kernel_V_6_ad_50, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="648" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch501.i:15  store i18 %tmp_V_102, i18* %layer2_kernel_V_5_ad_50, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="649" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch500.i:15  store i18 %tmp_V_102, i18* %layer2_kernel_V_4_ad_50, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="650" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch499.i:15  store i18 %tmp_V_102, i18* %layer2_kernel_V_3_ad_50, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="651" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch498.i:15  store i18 %tmp_V_102, i18* %layer2_kernel_V_2_ad_50, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="652" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch497.i:15  store i18 %tmp_V_102, i18* %layer2_kernel_V_1_ad_50, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="653" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch496.i:15  store i18 %tmp_V_102, i18* %layer2_kernel_V_0_ad_50, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="654" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch511.i:15  store i18 %tmp_V_102, i18* %layer2_kernel_V_15_a_50, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="655" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader142.preheader.i:78  %tmp_234 = or i13 %tmp_304_cast, 16

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="656" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="13">
<![CDATA[
.preheader142.preheader.i:79  %tmp_320_cast = zext i13 %tmp_234 to i32

]]></Node>
<StgValue><ssdm name="tmp_320_cast"/></StgValue>
</operation>

<operation id="657" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:80  %layer2_kernel_V_0_ad_51 = getelementptr [2304 x i18]* %layer2_kernel_V_0, i32 0, i32 %tmp_320_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_51"/></StgValue>
</operation>

<operation id="658" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:142  %layer2_kernel_V_1_ad_51 = getelementptr [2304 x i18]* %layer2_kernel_V_1, i32 0, i32 %tmp_320_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_51"/></StgValue>
</operation>

<operation id="659" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:174  %layer2_kernel_V_10_a_51 = getelementptr [2304 x i18]* %layer2_kernel_V_10, i32 0, i32 %tmp_320_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_51"/></StgValue>
</operation>

<operation id="660" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:206  %layer2_kernel_V_11_a_51 = getelementptr [2304 x i18]* %layer2_kernel_V_11, i32 0, i32 %tmp_320_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_51"/></StgValue>
</operation>

<operation id="661" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:238  %layer2_kernel_V_12_a_51 = getelementptr [2304 x i18]* %layer2_kernel_V_12, i32 0, i32 %tmp_320_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_51"/></StgValue>
</operation>

<operation id="662" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:270  %layer2_kernel_V_13_a_51 = getelementptr [2304 x i18]* %layer2_kernel_V_13, i32 0, i32 %tmp_320_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_51"/></StgValue>
</operation>

<operation id="663" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:302  %layer2_kernel_V_14_a_51 = getelementptr [2304 x i18]* %layer2_kernel_V_14, i32 0, i32 %tmp_320_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_51"/></StgValue>
</operation>

<operation id="664" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:334  %layer2_kernel_V_15_a_51 = getelementptr [2304 x i18]* %layer2_kernel_V_15, i32 0, i32 %tmp_320_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_51"/></StgValue>
</operation>

<operation id="665" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:366  %layer2_kernel_V_2_ad_51 = getelementptr [2304 x i18]* %layer2_kernel_V_2, i32 0, i32 %tmp_320_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_51"/></StgValue>
</operation>

<operation id="666" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:398  %layer2_kernel_V_3_ad_51 = getelementptr [2304 x i18]* %layer2_kernel_V_3, i32 0, i32 %tmp_320_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_51"/></StgValue>
</operation>

<operation id="667" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:430  %layer2_kernel_V_4_ad_51 = getelementptr [2304 x i18]* %layer2_kernel_V_4, i32 0, i32 %tmp_320_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_51"/></StgValue>
</operation>

<operation id="668" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:462  %layer2_kernel_V_5_ad_51 = getelementptr [2304 x i18]* %layer2_kernel_V_5, i32 0, i32 %tmp_320_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_51"/></StgValue>
</operation>

<operation id="669" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:494  %layer2_kernel_V_6_ad_51 = getelementptr [2304 x i18]* %layer2_kernel_V_6, i32 0, i32 %tmp_320_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_51"/></StgValue>
</operation>

<operation id="670" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:526  %layer2_kernel_V_7_ad_51 = getelementptr [2304 x i18]* %layer2_kernel_V_7, i32 0, i32 %tmp_320_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_51"/></StgValue>
</operation>

<operation id="671" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:558  %layer2_kernel_V_8_ad_51 = getelementptr [2304 x i18]* %layer2_kernel_V_8, i32 0, i32 %tmp_320_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_51"/></StgValue>
</operation>

<operation id="672" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:590  %layer2_kernel_V_9_ad_51 = getelementptr [2304 x i18]* %layer2_kernel_V_9, i32 0, i32 %tmp_320_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_51"/></StgValue>
</operation>

<operation id="673" st_id="19" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader142.preheader.i:621  %tmp_V_103 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V1)

]]></Node>
<StgValue><ssdm name="tmp_V_103"/></StgValue>
</operation>

<operation id="674" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch510.i:16  store i18 %tmp_V_103, i18* %layer2_kernel_V_14_a_51, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="675" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch509.i:16  store i18 %tmp_V_103, i18* %layer2_kernel_V_13_a_51, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="676" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch508.i:16  store i18 %tmp_V_103, i18* %layer2_kernel_V_12_a_51, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="677" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch507.i:16  store i18 %tmp_V_103, i18* %layer2_kernel_V_11_a_51, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="678" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch506.i:16  store i18 %tmp_V_103, i18* %layer2_kernel_V_10_a_51, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="679" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch505.i:16  store i18 %tmp_V_103, i18* %layer2_kernel_V_9_ad_51, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="680" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch504.i:16  store i18 %tmp_V_103, i18* %layer2_kernel_V_8_ad_51, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="681" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch503.i:16  store i18 %tmp_V_103, i18* %layer2_kernel_V_7_ad_51, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="682" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch502.i:16  store i18 %tmp_V_103, i18* %layer2_kernel_V_6_ad_51, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="683" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch501.i:16  store i18 %tmp_V_103, i18* %layer2_kernel_V_5_ad_51, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="684" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch500.i:16  store i18 %tmp_V_103, i18* %layer2_kernel_V_4_ad_51, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="685" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch499.i:16  store i18 %tmp_V_103, i18* %layer2_kernel_V_3_ad_51, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="686" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch498.i:16  store i18 %tmp_V_103, i18* %layer2_kernel_V_2_ad_51, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="687" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch497.i:16  store i18 %tmp_V_103, i18* %layer2_kernel_V_1_ad_51, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="688" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch496.i:16  store i18 %tmp_V_103, i18* %layer2_kernel_V_0_ad_51, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="689" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch511.i:16  store i18 %tmp_V_103, i18* %layer2_kernel_V_15_a_51, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="690" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader142.preheader.i:81  %tmp_235 = or i13 %tmp_304_cast, 17

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="691" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="13">
<![CDATA[
.preheader142.preheader.i:82  %tmp_321_cast = zext i13 %tmp_235 to i32

]]></Node>
<StgValue><ssdm name="tmp_321_cast"/></StgValue>
</operation>

<operation id="692" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:83  %layer2_kernel_V_0_ad_52 = getelementptr [2304 x i18]* %layer2_kernel_V_0, i32 0, i32 %tmp_321_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_52"/></StgValue>
</operation>

<operation id="693" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:143  %layer2_kernel_V_1_ad_52 = getelementptr [2304 x i18]* %layer2_kernel_V_1, i32 0, i32 %tmp_321_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_52"/></StgValue>
</operation>

<operation id="694" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:175  %layer2_kernel_V_10_a_52 = getelementptr [2304 x i18]* %layer2_kernel_V_10, i32 0, i32 %tmp_321_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_52"/></StgValue>
</operation>

<operation id="695" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:207  %layer2_kernel_V_11_a_52 = getelementptr [2304 x i18]* %layer2_kernel_V_11, i32 0, i32 %tmp_321_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_52"/></StgValue>
</operation>

<operation id="696" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:239  %layer2_kernel_V_12_a_52 = getelementptr [2304 x i18]* %layer2_kernel_V_12, i32 0, i32 %tmp_321_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_52"/></StgValue>
</operation>

<operation id="697" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:271  %layer2_kernel_V_13_a_52 = getelementptr [2304 x i18]* %layer2_kernel_V_13, i32 0, i32 %tmp_321_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_52"/></StgValue>
</operation>

<operation id="698" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:303  %layer2_kernel_V_14_a_52 = getelementptr [2304 x i18]* %layer2_kernel_V_14, i32 0, i32 %tmp_321_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_52"/></StgValue>
</operation>

<operation id="699" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:335  %layer2_kernel_V_15_a_52 = getelementptr [2304 x i18]* %layer2_kernel_V_15, i32 0, i32 %tmp_321_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_52"/></StgValue>
</operation>

<operation id="700" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:367  %layer2_kernel_V_2_ad_52 = getelementptr [2304 x i18]* %layer2_kernel_V_2, i32 0, i32 %tmp_321_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_52"/></StgValue>
</operation>

<operation id="701" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:399  %layer2_kernel_V_3_ad_52 = getelementptr [2304 x i18]* %layer2_kernel_V_3, i32 0, i32 %tmp_321_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_52"/></StgValue>
</operation>

<operation id="702" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:431  %layer2_kernel_V_4_ad_52 = getelementptr [2304 x i18]* %layer2_kernel_V_4, i32 0, i32 %tmp_321_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_52"/></StgValue>
</operation>

<operation id="703" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:463  %layer2_kernel_V_5_ad_52 = getelementptr [2304 x i18]* %layer2_kernel_V_5, i32 0, i32 %tmp_321_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_52"/></StgValue>
</operation>

<operation id="704" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:495  %layer2_kernel_V_6_ad_52 = getelementptr [2304 x i18]* %layer2_kernel_V_6, i32 0, i32 %tmp_321_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_52"/></StgValue>
</operation>

<operation id="705" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:527  %layer2_kernel_V_7_ad_52 = getelementptr [2304 x i18]* %layer2_kernel_V_7, i32 0, i32 %tmp_321_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_52"/></StgValue>
</operation>

<operation id="706" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:559  %layer2_kernel_V_8_ad_52 = getelementptr [2304 x i18]* %layer2_kernel_V_8, i32 0, i32 %tmp_321_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_52"/></StgValue>
</operation>

<operation id="707" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:591  %layer2_kernel_V_9_ad_52 = getelementptr [2304 x i18]* %layer2_kernel_V_9, i32 0, i32 %tmp_321_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_52"/></StgValue>
</operation>

<operation id="708" st_id="20" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader142.preheader.i:622  %tmp_V_104 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V1)

]]></Node>
<StgValue><ssdm name="tmp_V_104"/></StgValue>
</operation>

<operation id="709" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch510.i:17  store i18 %tmp_V_104, i18* %layer2_kernel_V_14_a_52, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="710" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch509.i:17  store i18 %tmp_V_104, i18* %layer2_kernel_V_13_a_52, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="711" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch508.i:17  store i18 %tmp_V_104, i18* %layer2_kernel_V_12_a_52, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="712" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch507.i:17  store i18 %tmp_V_104, i18* %layer2_kernel_V_11_a_52, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="713" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch506.i:17  store i18 %tmp_V_104, i18* %layer2_kernel_V_10_a_52, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="714" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch505.i:17  store i18 %tmp_V_104, i18* %layer2_kernel_V_9_ad_52, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="715" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch504.i:17  store i18 %tmp_V_104, i18* %layer2_kernel_V_8_ad_52, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="716" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch503.i:17  store i18 %tmp_V_104, i18* %layer2_kernel_V_7_ad_52, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="717" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch502.i:17  store i18 %tmp_V_104, i18* %layer2_kernel_V_6_ad_52, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="718" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch501.i:17  store i18 %tmp_V_104, i18* %layer2_kernel_V_5_ad_52, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="719" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch500.i:17  store i18 %tmp_V_104, i18* %layer2_kernel_V_4_ad_52, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="720" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch499.i:17  store i18 %tmp_V_104, i18* %layer2_kernel_V_3_ad_52, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="721" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch498.i:17  store i18 %tmp_V_104, i18* %layer2_kernel_V_2_ad_52, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="722" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch497.i:17  store i18 %tmp_V_104, i18* %layer2_kernel_V_1_ad_52, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="723" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch496.i:17  store i18 %tmp_V_104, i18* %layer2_kernel_V_0_ad_52, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="724" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch511.i:17  store i18 %tmp_V_104, i18* %layer2_kernel_V_15_a_52, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="725" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader142.preheader.i:84  %tmp_236 = or i13 %tmp_304_cast, 18

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="726" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="13">
<![CDATA[
.preheader142.preheader.i:85  %tmp_322_cast = zext i13 %tmp_236 to i32

]]></Node>
<StgValue><ssdm name="tmp_322_cast"/></StgValue>
</operation>

<operation id="727" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:86  %layer2_kernel_V_0_ad_53 = getelementptr [2304 x i18]* %layer2_kernel_V_0, i32 0, i32 %tmp_322_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_53"/></StgValue>
</operation>

<operation id="728" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:144  %layer2_kernel_V_1_ad_53 = getelementptr [2304 x i18]* %layer2_kernel_V_1, i32 0, i32 %tmp_322_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_53"/></StgValue>
</operation>

<operation id="729" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:176  %layer2_kernel_V_10_a_53 = getelementptr [2304 x i18]* %layer2_kernel_V_10, i32 0, i32 %tmp_322_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_53"/></StgValue>
</operation>

<operation id="730" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:208  %layer2_kernel_V_11_a_53 = getelementptr [2304 x i18]* %layer2_kernel_V_11, i32 0, i32 %tmp_322_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_53"/></StgValue>
</operation>

<operation id="731" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:240  %layer2_kernel_V_12_a_53 = getelementptr [2304 x i18]* %layer2_kernel_V_12, i32 0, i32 %tmp_322_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_53"/></StgValue>
</operation>

<operation id="732" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:272  %layer2_kernel_V_13_a_53 = getelementptr [2304 x i18]* %layer2_kernel_V_13, i32 0, i32 %tmp_322_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_53"/></StgValue>
</operation>

<operation id="733" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:304  %layer2_kernel_V_14_a_53 = getelementptr [2304 x i18]* %layer2_kernel_V_14, i32 0, i32 %tmp_322_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_53"/></StgValue>
</operation>

<operation id="734" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:336  %layer2_kernel_V_15_a_53 = getelementptr [2304 x i18]* %layer2_kernel_V_15, i32 0, i32 %tmp_322_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_53"/></StgValue>
</operation>

<operation id="735" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:368  %layer2_kernel_V_2_ad_53 = getelementptr [2304 x i18]* %layer2_kernel_V_2, i32 0, i32 %tmp_322_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_53"/></StgValue>
</operation>

<operation id="736" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:400  %layer2_kernel_V_3_ad_53 = getelementptr [2304 x i18]* %layer2_kernel_V_3, i32 0, i32 %tmp_322_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_53"/></StgValue>
</operation>

<operation id="737" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:432  %layer2_kernel_V_4_ad_53 = getelementptr [2304 x i18]* %layer2_kernel_V_4, i32 0, i32 %tmp_322_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_53"/></StgValue>
</operation>

<operation id="738" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:464  %layer2_kernel_V_5_ad_53 = getelementptr [2304 x i18]* %layer2_kernel_V_5, i32 0, i32 %tmp_322_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_53"/></StgValue>
</operation>

<operation id="739" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:496  %layer2_kernel_V_6_ad_53 = getelementptr [2304 x i18]* %layer2_kernel_V_6, i32 0, i32 %tmp_322_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_53"/></StgValue>
</operation>

<operation id="740" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:528  %layer2_kernel_V_7_ad_53 = getelementptr [2304 x i18]* %layer2_kernel_V_7, i32 0, i32 %tmp_322_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_53"/></StgValue>
</operation>

<operation id="741" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:560  %layer2_kernel_V_8_ad_53 = getelementptr [2304 x i18]* %layer2_kernel_V_8, i32 0, i32 %tmp_322_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_53"/></StgValue>
</operation>

<operation id="742" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:592  %layer2_kernel_V_9_ad_53 = getelementptr [2304 x i18]* %layer2_kernel_V_9, i32 0, i32 %tmp_322_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_53"/></StgValue>
</operation>

<operation id="743" st_id="21" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader142.preheader.i:623  %tmp_V_105 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V1)

]]></Node>
<StgValue><ssdm name="tmp_V_105"/></StgValue>
</operation>

<operation id="744" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch510.i:18  store i18 %tmp_V_105, i18* %layer2_kernel_V_14_a_53, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="745" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch509.i:18  store i18 %tmp_V_105, i18* %layer2_kernel_V_13_a_53, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="746" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch508.i:18  store i18 %tmp_V_105, i18* %layer2_kernel_V_12_a_53, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="747" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch507.i:18  store i18 %tmp_V_105, i18* %layer2_kernel_V_11_a_53, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="748" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch506.i:18  store i18 %tmp_V_105, i18* %layer2_kernel_V_10_a_53, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="749" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch505.i:18  store i18 %tmp_V_105, i18* %layer2_kernel_V_9_ad_53, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="750" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch504.i:18  store i18 %tmp_V_105, i18* %layer2_kernel_V_8_ad_53, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="751" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch503.i:18  store i18 %tmp_V_105, i18* %layer2_kernel_V_7_ad_53, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="752" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch502.i:18  store i18 %tmp_V_105, i18* %layer2_kernel_V_6_ad_53, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="753" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch501.i:18  store i18 %tmp_V_105, i18* %layer2_kernel_V_5_ad_53, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="754" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch500.i:18  store i18 %tmp_V_105, i18* %layer2_kernel_V_4_ad_53, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="755" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch499.i:18  store i18 %tmp_V_105, i18* %layer2_kernel_V_3_ad_53, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="756" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch498.i:18  store i18 %tmp_V_105, i18* %layer2_kernel_V_2_ad_53, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="757" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch497.i:18  store i18 %tmp_V_105, i18* %layer2_kernel_V_1_ad_53, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="758" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch496.i:18  store i18 %tmp_V_105, i18* %layer2_kernel_V_0_ad_53, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="759" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch511.i:18  store i18 %tmp_V_105, i18* %layer2_kernel_V_15_a_53, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="760" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader142.preheader.i:87  %tmp_237 = or i13 %tmp_304_cast, 19

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="761" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="13">
<![CDATA[
.preheader142.preheader.i:88  %tmp_323_cast = zext i13 %tmp_237 to i32

]]></Node>
<StgValue><ssdm name="tmp_323_cast"/></StgValue>
</operation>

<operation id="762" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:89  %layer2_kernel_V_0_ad_54 = getelementptr [2304 x i18]* %layer2_kernel_V_0, i32 0, i32 %tmp_323_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_54"/></StgValue>
</operation>

<operation id="763" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:145  %layer2_kernel_V_1_ad_54 = getelementptr [2304 x i18]* %layer2_kernel_V_1, i32 0, i32 %tmp_323_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_54"/></StgValue>
</operation>

<operation id="764" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:177  %layer2_kernel_V_10_a_54 = getelementptr [2304 x i18]* %layer2_kernel_V_10, i32 0, i32 %tmp_323_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_54"/></StgValue>
</operation>

<operation id="765" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:209  %layer2_kernel_V_11_a_54 = getelementptr [2304 x i18]* %layer2_kernel_V_11, i32 0, i32 %tmp_323_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_54"/></StgValue>
</operation>

<operation id="766" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:241  %layer2_kernel_V_12_a_54 = getelementptr [2304 x i18]* %layer2_kernel_V_12, i32 0, i32 %tmp_323_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_54"/></StgValue>
</operation>

<operation id="767" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:273  %layer2_kernel_V_13_a_54 = getelementptr [2304 x i18]* %layer2_kernel_V_13, i32 0, i32 %tmp_323_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_54"/></StgValue>
</operation>

<operation id="768" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:305  %layer2_kernel_V_14_a_54 = getelementptr [2304 x i18]* %layer2_kernel_V_14, i32 0, i32 %tmp_323_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_54"/></StgValue>
</operation>

<operation id="769" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:337  %layer2_kernel_V_15_a_54 = getelementptr [2304 x i18]* %layer2_kernel_V_15, i32 0, i32 %tmp_323_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_54"/></StgValue>
</operation>

<operation id="770" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:369  %layer2_kernel_V_2_ad_54 = getelementptr [2304 x i18]* %layer2_kernel_V_2, i32 0, i32 %tmp_323_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_54"/></StgValue>
</operation>

<operation id="771" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:401  %layer2_kernel_V_3_ad_54 = getelementptr [2304 x i18]* %layer2_kernel_V_3, i32 0, i32 %tmp_323_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_54"/></StgValue>
</operation>

<operation id="772" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:433  %layer2_kernel_V_4_ad_54 = getelementptr [2304 x i18]* %layer2_kernel_V_4, i32 0, i32 %tmp_323_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_54"/></StgValue>
</operation>

<operation id="773" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:465  %layer2_kernel_V_5_ad_54 = getelementptr [2304 x i18]* %layer2_kernel_V_5, i32 0, i32 %tmp_323_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_54"/></StgValue>
</operation>

<operation id="774" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:497  %layer2_kernel_V_6_ad_54 = getelementptr [2304 x i18]* %layer2_kernel_V_6, i32 0, i32 %tmp_323_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_54"/></StgValue>
</operation>

<operation id="775" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:529  %layer2_kernel_V_7_ad_54 = getelementptr [2304 x i18]* %layer2_kernel_V_7, i32 0, i32 %tmp_323_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_54"/></StgValue>
</operation>

<operation id="776" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:561  %layer2_kernel_V_8_ad_54 = getelementptr [2304 x i18]* %layer2_kernel_V_8, i32 0, i32 %tmp_323_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_54"/></StgValue>
</operation>

<operation id="777" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:593  %layer2_kernel_V_9_ad_54 = getelementptr [2304 x i18]* %layer2_kernel_V_9, i32 0, i32 %tmp_323_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_54"/></StgValue>
</operation>

<operation id="778" st_id="22" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader142.preheader.i:624  %tmp_V_106 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V1)

]]></Node>
<StgValue><ssdm name="tmp_V_106"/></StgValue>
</operation>

<operation id="779" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch510.i:19  store i18 %tmp_V_106, i18* %layer2_kernel_V_14_a_54, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="780" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch509.i:19  store i18 %tmp_V_106, i18* %layer2_kernel_V_13_a_54, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="781" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch508.i:19  store i18 %tmp_V_106, i18* %layer2_kernel_V_12_a_54, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="782" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch507.i:19  store i18 %tmp_V_106, i18* %layer2_kernel_V_11_a_54, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="783" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch506.i:19  store i18 %tmp_V_106, i18* %layer2_kernel_V_10_a_54, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="784" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch505.i:19  store i18 %tmp_V_106, i18* %layer2_kernel_V_9_ad_54, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="785" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch504.i:19  store i18 %tmp_V_106, i18* %layer2_kernel_V_8_ad_54, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="786" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch503.i:19  store i18 %tmp_V_106, i18* %layer2_kernel_V_7_ad_54, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="787" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch502.i:19  store i18 %tmp_V_106, i18* %layer2_kernel_V_6_ad_54, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="788" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch501.i:19  store i18 %tmp_V_106, i18* %layer2_kernel_V_5_ad_54, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="789" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch500.i:19  store i18 %tmp_V_106, i18* %layer2_kernel_V_4_ad_54, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="790" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch499.i:19  store i18 %tmp_V_106, i18* %layer2_kernel_V_3_ad_54, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="791" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch498.i:19  store i18 %tmp_V_106, i18* %layer2_kernel_V_2_ad_54, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="792" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch497.i:19  store i18 %tmp_V_106, i18* %layer2_kernel_V_1_ad_54, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="793" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch496.i:19  store i18 %tmp_V_106, i18* %layer2_kernel_V_0_ad_54, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="794" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch511.i:19  store i18 %tmp_V_106, i18* %layer2_kernel_V_15_a_54, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="795" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader142.preheader.i:90  %tmp_238 = or i13 %tmp_304_cast, 20

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="796" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="13">
<![CDATA[
.preheader142.preheader.i:91  %tmp_324_cast = zext i13 %tmp_238 to i32

]]></Node>
<StgValue><ssdm name="tmp_324_cast"/></StgValue>
</operation>

<operation id="797" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:92  %layer2_kernel_V_0_ad_55 = getelementptr [2304 x i18]* %layer2_kernel_V_0, i32 0, i32 %tmp_324_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_55"/></StgValue>
</operation>

<operation id="798" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:146  %layer2_kernel_V_1_ad_55 = getelementptr [2304 x i18]* %layer2_kernel_V_1, i32 0, i32 %tmp_324_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_55"/></StgValue>
</operation>

<operation id="799" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:178  %layer2_kernel_V_10_a_55 = getelementptr [2304 x i18]* %layer2_kernel_V_10, i32 0, i32 %tmp_324_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_55"/></StgValue>
</operation>

<operation id="800" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:210  %layer2_kernel_V_11_a_55 = getelementptr [2304 x i18]* %layer2_kernel_V_11, i32 0, i32 %tmp_324_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_55"/></StgValue>
</operation>

<operation id="801" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:242  %layer2_kernel_V_12_a_55 = getelementptr [2304 x i18]* %layer2_kernel_V_12, i32 0, i32 %tmp_324_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_55"/></StgValue>
</operation>

<operation id="802" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:274  %layer2_kernel_V_13_a_55 = getelementptr [2304 x i18]* %layer2_kernel_V_13, i32 0, i32 %tmp_324_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_55"/></StgValue>
</operation>

<operation id="803" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:306  %layer2_kernel_V_14_a_55 = getelementptr [2304 x i18]* %layer2_kernel_V_14, i32 0, i32 %tmp_324_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_55"/></StgValue>
</operation>

<operation id="804" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:338  %layer2_kernel_V_15_a_55 = getelementptr [2304 x i18]* %layer2_kernel_V_15, i32 0, i32 %tmp_324_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_55"/></StgValue>
</operation>

<operation id="805" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:370  %layer2_kernel_V_2_ad_55 = getelementptr [2304 x i18]* %layer2_kernel_V_2, i32 0, i32 %tmp_324_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_55"/></StgValue>
</operation>

<operation id="806" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:402  %layer2_kernel_V_3_ad_55 = getelementptr [2304 x i18]* %layer2_kernel_V_3, i32 0, i32 %tmp_324_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_55"/></StgValue>
</operation>

<operation id="807" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:434  %layer2_kernel_V_4_ad_55 = getelementptr [2304 x i18]* %layer2_kernel_V_4, i32 0, i32 %tmp_324_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_55"/></StgValue>
</operation>

<operation id="808" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:466  %layer2_kernel_V_5_ad_55 = getelementptr [2304 x i18]* %layer2_kernel_V_5, i32 0, i32 %tmp_324_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_55"/></StgValue>
</operation>

<operation id="809" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:498  %layer2_kernel_V_6_ad_55 = getelementptr [2304 x i18]* %layer2_kernel_V_6, i32 0, i32 %tmp_324_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_55"/></StgValue>
</operation>

<operation id="810" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:530  %layer2_kernel_V_7_ad_55 = getelementptr [2304 x i18]* %layer2_kernel_V_7, i32 0, i32 %tmp_324_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_55"/></StgValue>
</operation>

<operation id="811" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:562  %layer2_kernel_V_8_ad_55 = getelementptr [2304 x i18]* %layer2_kernel_V_8, i32 0, i32 %tmp_324_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_55"/></StgValue>
</operation>

<operation id="812" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:594  %layer2_kernel_V_9_ad_55 = getelementptr [2304 x i18]* %layer2_kernel_V_9, i32 0, i32 %tmp_324_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_55"/></StgValue>
</operation>

<operation id="813" st_id="23" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader142.preheader.i:625  %tmp_V_107 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V1)

]]></Node>
<StgValue><ssdm name="tmp_V_107"/></StgValue>
</operation>

<operation id="814" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch510.i:20  store i18 %tmp_V_107, i18* %layer2_kernel_V_14_a_55, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="815" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch509.i:20  store i18 %tmp_V_107, i18* %layer2_kernel_V_13_a_55, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="816" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch508.i:20  store i18 %tmp_V_107, i18* %layer2_kernel_V_12_a_55, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="817" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch507.i:20  store i18 %tmp_V_107, i18* %layer2_kernel_V_11_a_55, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="818" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch506.i:20  store i18 %tmp_V_107, i18* %layer2_kernel_V_10_a_55, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="819" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch505.i:20  store i18 %tmp_V_107, i18* %layer2_kernel_V_9_ad_55, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="820" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch504.i:20  store i18 %tmp_V_107, i18* %layer2_kernel_V_8_ad_55, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="821" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch503.i:20  store i18 %tmp_V_107, i18* %layer2_kernel_V_7_ad_55, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="822" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch502.i:20  store i18 %tmp_V_107, i18* %layer2_kernel_V_6_ad_55, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="823" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch501.i:20  store i18 %tmp_V_107, i18* %layer2_kernel_V_5_ad_55, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="824" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch500.i:20  store i18 %tmp_V_107, i18* %layer2_kernel_V_4_ad_55, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="825" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch499.i:20  store i18 %tmp_V_107, i18* %layer2_kernel_V_3_ad_55, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="826" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch498.i:20  store i18 %tmp_V_107, i18* %layer2_kernel_V_2_ad_55, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="827" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch497.i:20  store i18 %tmp_V_107, i18* %layer2_kernel_V_1_ad_55, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="828" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch496.i:20  store i18 %tmp_V_107, i18* %layer2_kernel_V_0_ad_55, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="829" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch511.i:20  store i18 %tmp_V_107, i18* %layer2_kernel_V_15_a_55, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="830" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader142.preheader.i:93  %tmp_239 = or i13 %tmp_304_cast, 21

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="831" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="13">
<![CDATA[
.preheader142.preheader.i:94  %tmp_325_cast = zext i13 %tmp_239 to i32

]]></Node>
<StgValue><ssdm name="tmp_325_cast"/></StgValue>
</operation>

<operation id="832" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:95  %layer2_kernel_V_0_ad_56 = getelementptr [2304 x i18]* %layer2_kernel_V_0, i32 0, i32 %tmp_325_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_56"/></StgValue>
</operation>

<operation id="833" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:147  %layer2_kernel_V_1_ad_56 = getelementptr [2304 x i18]* %layer2_kernel_V_1, i32 0, i32 %tmp_325_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_56"/></StgValue>
</operation>

<operation id="834" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:179  %layer2_kernel_V_10_a_56 = getelementptr [2304 x i18]* %layer2_kernel_V_10, i32 0, i32 %tmp_325_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_56"/></StgValue>
</operation>

<operation id="835" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:211  %layer2_kernel_V_11_a_56 = getelementptr [2304 x i18]* %layer2_kernel_V_11, i32 0, i32 %tmp_325_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_56"/></StgValue>
</operation>

<operation id="836" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:243  %layer2_kernel_V_12_a_56 = getelementptr [2304 x i18]* %layer2_kernel_V_12, i32 0, i32 %tmp_325_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_56"/></StgValue>
</operation>

<operation id="837" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:275  %layer2_kernel_V_13_a_56 = getelementptr [2304 x i18]* %layer2_kernel_V_13, i32 0, i32 %tmp_325_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_56"/></StgValue>
</operation>

<operation id="838" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:307  %layer2_kernel_V_14_a_56 = getelementptr [2304 x i18]* %layer2_kernel_V_14, i32 0, i32 %tmp_325_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_56"/></StgValue>
</operation>

<operation id="839" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:339  %layer2_kernel_V_15_a_56 = getelementptr [2304 x i18]* %layer2_kernel_V_15, i32 0, i32 %tmp_325_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_56"/></StgValue>
</operation>

<operation id="840" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:371  %layer2_kernel_V_2_ad_56 = getelementptr [2304 x i18]* %layer2_kernel_V_2, i32 0, i32 %tmp_325_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_56"/></StgValue>
</operation>

<operation id="841" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:403  %layer2_kernel_V_3_ad_56 = getelementptr [2304 x i18]* %layer2_kernel_V_3, i32 0, i32 %tmp_325_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_56"/></StgValue>
</operation>

<operation id="842" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:435  %layer2_kernel_V_4_ad_56 = getelementptr [2304 x i18]* %layer2_kernel_V_4, i32 0, i32 %tmp_325_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_56"/></StgValue>
</operation>

<operation id="843" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:467  %layer2_kernel_V_5_ad_56 = getelementptr [2304 x i18]* %layer2_kernel_V_5, i32 0, i32 %tmp_325_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_56"/></StgValue>
</operation>

<operation id="844" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:499  %layer2_kernel_V_6_ad_56 = getelementptr [2304 x i18]* %layer2_kernel_V_6, i32 0, i32 %tmp_325_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_56"/></StgValue>
</operation>

<operation id="845" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:531  %layer2_kernel_V_7_ad_56 = getelementptr [2304 x i18]* %layer2_kernel_V_7, i32 0, i32 %tmp_325_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_56"/></StgValue>
</operation>

<operation id="846" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:563  %layer2_kernel_V_8_ad_56 = getelementptr [2304 x i18]* %layer2_kernel_V_8, i32 0, i32 %tmp_325_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_56"/></StgValue>
</operation>

<operation id="847" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:595  %layer2_kernel_V_9_ad_56 = getelementptr [2304 x i18]* %layer2_kernel_V_9, i32 0, i32 %tmp_325_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_56"/></StgValue>
</operation>

<operation id="848" st_id="24" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader142.preheader.i:626  %tmp_V_108 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V1)

]]></Node>
<StgValue><ssdm name="tmp_V_108"/></StgValue>
</operation>

<operation id="849" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch510.i:21  store i18 %tmp_V_108, i18* %layer2_kernel_V_14_a_56, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="850" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch509.i:21  store i18 %tmp_V_108, i18* %layer2_kernel_V_13_a_56, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="851" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch508.i:21  store i18 %tmp_V_108, i18* %layer2_kernel_V_12_a_56, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="852" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch507.i:21  store i18 %tmp_V_108, i18* %layer2_kernel_V_11_a_56, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="853" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch506.i:21  store i18 %tmp_V_108, i18* %layer2_kernel_V_10_a_56, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="854" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch505.i:21  store i18 %tmp_V_108, i18* %layer2_kernel_V_9_ad_56, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="855" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch504.i:21  store i18 %tmp_V_108, i18* %layer2_kernel_V_8_ad_56, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="856" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch503.i:21  store i18 %tmp_V_108, i18* %layer2_kernel_V_7_ad_56, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="857" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch502.i:21  store i18 %tmp_V_108, i18* %layer2_kernel_V_6_ad_56, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="858" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch501.i:21  store i18 %tmp_V_108, i18* %layer2_kernel_V_5_ad_56, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="859" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch500.i:21  store i18 %tmp_V_108, i18* %layer2_kernel_V_4_ad_56, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="860" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch499.i:21  store i18 %tmp_V_108, i18* %layer2_kernel_V_3_ad_56, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="861" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch498.i:21  store i18 %tmp_V_108, i18* %layer2_kernel_V_2_ad_56, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="862" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch497.i:21  store i18 %tmp_V_108, i18* %layer2_kernel_V_1_ad_56, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="863" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch496.i:21  store i18 %tmp_V_108, i18* %layer2_kernel_V_0_ad_56, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="864" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch511.i:21  store i18 %tmp_V_108, i18* %layer2_kernel_V_15_a_56, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="865" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader142.preheader.i:96  %tmp_240 = or i13 %tmp_304_cast, 22

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="866" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="13">
<![CDATA[
.preheader142.preheader.i:97  %tmp_326_cast = zext i13 %tmp_240 to i32

]]></Node>
<StgValue><ssdm name="tmp_326_cast"/></StgValue>
</operation>

<operation id="867" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:98  %layer2_kernel_V_0_ad_57 = getelementptr [2304 x i18]* %layer2_kernel_V_0, i32 0, i32 %tmp_326_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_57"/></StgValue>
</operation>

<operation id="868" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:148  %layer2_kernel_V_1_ad_57 = getelementptr [2304 x i18]* %layer2_kernel_V_1, i32 0, i32 %tmp_326_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_57"/></StgValue>
</operation>

<operation id="869" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:180  %layer2_kernel_V_10_a_57 = getelementptr [2304 x i18]* %layer2_kernel_V_10, i32 0, i32 %tmp_326_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_57"/></StgValue>
</operation>

<operation id="870" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:212  %layer2_kernel_V_11_a_57 = getelementptr [2304 x i18]* %layer2_kernel_V_11, i32 0, i32 %tmp_326_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_57"/></StgValue>
</operation>

<operation id="871" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:244  %layer2_kernel_V_12_a_57 = getelementptr [2304 x i18]* %layer2_kernel_V_12, i32 0, i32 %tmp_326_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_57"/></StgValue>
</operation>

<operation id="872" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:276  %layer2_kernel_V_13_a_57 = getelementptr [2304 x i18]* %layer2_kernel_V_13, i32 0, i32 %tmp_326_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_57"/></StgValue>
</operation>

<operation id="873" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:308  %layer2_kernel_V_14_a_57 = getelementptr [2304 x i18]* %layer2_kernel_V_14, i32 0, i32 %tmp_326_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_57"/></StgValue>
</operation>

<operation id="874" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:340  %layer2_kernel_V_15_a_57 = getelementptr [2304 x i18]* %layer2_kernel_V_15, i32 0, i32 %tmp_326_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_57"/></StgValue>
</operation>

<operation id="875" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:372  %layer2_kernel_V_2_ad_57 = getelementptr [2304 x i18]* %layer2_kernel_V_2, i32 0, i32 %tmp_326_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_57"/></StgValue>
</operation>

<operation id="876" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:404  %layer2_kernel_V_3_ad_57 = getelementptr [2304 x i18]* %layer2_kernel_V_3, i32 0, i32 %tmp_326_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_57"/></StgValue>
</operation>

<operation id="877" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:436  %layer2_kernel_V_4_ad_57 = getelementptr [2304 x i18]* %layer2_kernel_V_4, i32 0, i32 %tmp_326_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_57"/></StgValue>
</operation>

<operation id="878" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:468  %layer2_kernel_V_5_ad_57 = getelementptr [2304 x i18]* %layer2_kernel_V_5, i32 0, i32 %tmp_326_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_57"/></StgValue>
</operation>

<operation id="879" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:500  %layer2_kernel_V_6_ad_57 = getelementptr [2304 x i18]* %layer2_kernel_V_6, i32 0, i32 %tmp_326_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_57"/></StgValue>
</operation>

<operation id="880" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:532  %layer2_kernel_V_7_ad_57 = getelementptr [2304 x i18]* %layer2_kernel_V_7, i32 0, i32 %tmp_326_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_57"/></StgValue>
</operation>

<operation id="881" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:564  %layer2_kernel_V_8_ad_57 = getelementptr [2304 x i18]* %layer2_kernel_V_8, i32 0, i32 %tmp_326_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_57"/></StgValue>
</operation>

<operation id="882" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:596  %layer2_kernel_V_9_ad_57 = getelementptr [2304 x i18]* %layer2_kernel_V_9, i32 0, i32 %tmp_326_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_57"/></StgValue>
</operation>

<operation id="883" st_id="25" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader142.preheader.i:627  %tmp_V_109 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V1)

]]></Node>
<StgValue><ssdm name="tmp_V_109"/></StgValue>
</operation>

<operation id="884" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch510.i:22  store i18 %tmp_V_109, i18* %layer2_kernel_V_14_a_57, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="885" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch509.i:22  store i18 %tmp_V_109, i18* %layer2_kernel_V_13_a_57, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="886" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch508.i:22  store i18 %tmp_V_109, i18* %layer2_kernel_V_12_a_57, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="887" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch507.i:22  store i18 %tmp_V_109, i18* %layer2_kernel_V_11_a_57, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="888" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch506.i:22  store i18 %tmp_V_109, i18* %layer2_kernel_V_10_a_57, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="889" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch505.i:22  store i18 %tmp_V_109, i18* %layer2_kernel_V_9_ad_57, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="890" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch504.i:22  store i18 %tmp_V_109, i18* %layer2_kernel_V_8_ad_57, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="891" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch503.i:22  store i18 %tmp_V_109, i18* %layer2_kernel_V_7_ad_57, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="892" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch502.i:22  store i18 %tmp_V_109, i18* %layer2_kernel_V_6_ad_57, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="893" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch501.i:22  store i18 %tmp_V_109, i18* %layer2_kernel_V_5_ad_57, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="894" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch500.i:22  store i18 %tmp_V_109, i18* %layer2_kernel_V_4_ad_57, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="895" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch499.i:22  store i18 %tmp_V_109, i18* %layer2_kernel_V_3_ad_57, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="896" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch498.i:22  store i18 %tmp_V_109, i18* %layer2_kernel_V_2_ad_57, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="897" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch497.i:22  store i18 %tmp_V_109, i18* %layer2_kernel_V_1_ad_57, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="898" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch496.i:22  store i18 %tmp_V_109, i18* %layer2_kernel_V_0_ad_57, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="899" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch511.i:22  store i18 %tmp_V_109, i18* %layer2_kernel_V_15_a_57, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="900" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader142.preheader.i:99  %tmp_241 = or i13 %tmp_304_cast, 23

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="901" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="13">
<![CDATA[
.preheader142.preheader.i:100  %tmp_327_cast = zext i13 %tmp_241 to i32

]]></Node>
<StgValue><ssdm name="tmp_327_cast"/></StgValue>
</operation>

<operation id="902" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:101  %layer2_kernel_V_0_ad_58 = getelementptr [2304 x i18]* %layer2_kernel_V_0, i32 0, i32 %tmp_327_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_58"/></StgValue>
</operation>

<operation id="903" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:149  %layer2_kernel_V_1_ad_58 = getelementptr [2304 x i18]* %layer2_kernel_V_1, i32 0, i32 %tmp_327_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_58"/></StgValue>
</operation>

<operation id="904" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:181  %layer2_kernel_V_10_a_58 = getelementptr [2304 x i18]* %layer2_kernel_V_10, i32 0, i32 %tmp_327_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_58"/></StgValue>
</operation>

<operation id="905" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:213  %layer2_kernel_V_11_a_58 = getelementptr [2304 x i18]* %layer2_kernel_V_11, i32 0, i32 %tmp_327_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_58"/></StgValue>
</operation>

<operation id="906" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:245  %layer2_kernel_V_12_a_58 = getelementptr [2304 x i18]* %layer2_kernel_V_12, i32 0, i32 %tmp_327_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_58"/></StgValue>
</operation>

<operation id="907" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:277  %layer2_kernel_V_13_a_58 = getelementptr [2304 x i18]* %layer2_kernel_V_13, i32 0, i32 %tmp_327_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_58"/></StgValue>
</operation>

<operation id="908" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:309  %layer2_kernel_V_14_a_58 = getelementptr [2304 x i18]* %layer2_kernel_V_14, i32 0, i32 %tmp_327_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_58"/></StgValue>
</operation>

<operation id="909" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:341  %layer2_kernel_V_15_a_58 = getelementptr [2304 x i18]* %layer2_kernel_V_15, i32 0, i32 %tmp_327_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_58"/></StgValue>
</operation>

<operation id="910" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:373  %layer2_kernel_V_2_ad_58 = getelementptr [2304 x i18]* %layer2_kernel_V_2, i32 0, i32 %tmp_327_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_58"/></StgValue>
</operation>

<operation id="911" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:405  %layer2_kernel_V_3_ad_58 = getelementptr [2304 x i18]* %layer2_kernel_V_3, i32 0, i32 %tmp_327_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_58"/></StgValue>
</operation>

<operation id="912" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:437  %layer2_kernel_V_4_ad_58 = getelementptr [2304 x i18]* %layer2_kernel_V_4, i32 0, i32 %tmp_327_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_58"/></StgValue>
</operation>

<operation id="913" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:469  %layer2_kernel_V_5_ad_58 = getelementptr [2304 x i18]* %layer2_kernel_V_5, i32 0, i32 %tmp_327_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_58"/></StgValue>
</operation>

<operation id="914" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:501  %layer2_kernel_V_6_ad_58 = getelementptr [2304 x i18]* %layer2_kernel_V_6, i32 0, i32 %tmp_327_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_58"/></StgValue>
</operation>

<operation id="915" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:533  %layer2_kernel_V_7_ad_58 = getelementptr [2304 x i18]* %layer2_kernel_V_7, i32 0, i32 %tmp_327_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_58"/></StgValue>
</operation>

<operation id="916" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:565  %layer2_kernel_V_8_ad_58 = getelementptr [2304 x i18]* %layer2_kernel_V_8, i32 0, i32 %tmp_327_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_58"/></StgValue>
</operation>

<operation id="917" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:597  %layer2_kernel_V_9_ad_58 = getelementptr [2304 x i18]* %layer2_kernel_V_9, i32 0, i32 %tmp_327_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_58"/></StgValue>
</operation>

<operation id="918" st_id="26" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader142.preheader.i:628  %tmp_V_110 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V1)

]]></Node>
<StgValue><ssdm name="tmp_V_110"/></StgValue>
</operation>

<operation id="919" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch510.i:23  store i18 %tmp_V_110, i18* %layer2_kernel_V_14_a_58, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="920" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch509.i:23  store i18 %tmp_V_110, i18* %layer2_kernel_V_13_a_58, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="921" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch508.i:23  store i18 %tmp_V_110, i18* %layer2_kernel_V_12_a_58, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="922" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch507.i:23  store i18 %tmp_V_110, i18* %layer2_kernel_V_11_a_58, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="923" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch506.i:23  store i18 %tmp_V_110, i18* %layer2_kernel_V_10_a_58, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="924" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch505.i:23  store i18 %tmp_V_110, i18* %layer2_kernel_V_9_ad_58, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="925" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch504.i:23  store i18 %tmp_V_110, i18* %layer2_kernel_V_8_ad_58, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="926" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch503.i:23  store i18 %tmp_V_110, i18* %layer2_kernel_V_7_ad_58, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="927" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch502.i:23  store i18 %tmp_V_110, i18* %layer2_kernel_V_6_ad_58, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="928" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch501.i:23  store i18 %tmp_V_110, i18* %layer2_kernel_V_5_ad_58, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="929" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch500.i:23  store i18 %tmp_V_110, i18* %layer2_kernel_V_4_ad_58, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="930" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch499.i:23  store i18 %tmp_V_110, i18* %layer2_kernel_V_3_ad_58, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="931" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch498.i:23  store i18 %tmp_V_110, i18* %layer2_kernel_V_2_ad_58, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="932" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch497.i:23  store i18 %tmp_V_110, i18* %layer2_kernel_V_1_ad_58, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="933" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch496.i:23  store i18 %tmp_V_110, i18* %layer2_kernel_V_0_ad_58, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="934" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch511.i:23  store i18 %tmp_V_110, i18* %layer2_kernel_V_15_a_58, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="935" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader142.preheader.i:102  %tmp_242 = or i13 %tmp_304_cast, 24

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="936" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="13">
<![CDATA[
.preheader142.preheader.i:103  %tmp_328_cast = zext i13 %tmp_242 to i32

]]></Node>
<StgValue><ssdm name="tmp_328_cast"/></StgValue>
</operation>

<operation id="937" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:104  %layer2_kernel_V_0_ad_59 = getelementptr [2304 x i18]* %layer2_kernel_V_0, i32 0, i32 %tmp_328_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_59"/></StgValue>
</operation>

<operation id="938" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:150  %layer2_kernel_V_1_ad_59 = getelementptr [2304 x i18]* %layer2_kernel_V_1, i32 0, i32 %tmp_328_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_59"/></StgValue>
</operation>

<operation id="939" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:182  %layer2_kernel_V_10_a_59 = getelementptr [2304 x i18]* %layer2_kernel_V_10, i32 0, i32 %tmp_328_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_59"/></StgValue>
</operation>

<operation id="940" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:214  %layer2_kernel_V_11_a_59 = getelementptr [2304 x i18]* %layer2_kernel_V_11, i32 0, i32 %tmp_328_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_59"/></StgValue>
</operation>

<operation id="941" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:246  %layer2_kernel_V_12_a_59 = getelementptr [2304 x i18]* %layer2_kernel_V_12, i32 0, i32 %tmp_328_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_59"/></StgValue>
</operation>

<operation id="942" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:278  %layer2_kernel_V_13_a_59 = getelementptr [2304 x i18]* %layer2_kernel_V_13, i32 0, i32 %tmp_328_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_59"/></StgValue>
</operation>

<operation id="943" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:310  %layer2_kernel_V_14_a_59 = getelementptr [2304 x i18]* %layer2_kernel_V_14, i32 0, i32 %tmp_328_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_59"/></StgValue>
</operation>

<operation id="944" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:342  %layer2_kernel_V_15_a_59 = getelementptr [2304 x i18]* %layer2_kernel_V_15, i32 0, i32 %tmp_328_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_59"/></StgValue>
</operation>

<operation id="945" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:374  %layer2_kernel_V_2_ad_59 = getelementptr [2304 x i18]* %layer2_kernel_V_2, i32 0, i32 %tmp_328_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_59"/></StgValue>
</operation>

<operation id="946" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:406  %layer2_kernel_V_3_ad_59 = getelementptr [2304 x i18]* %layer2_kernel_V_3, i32 0, i32 %tmp_328_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_59"/></StgValue>
</operation>

<operation id="947" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:438  %layer2_kernel_V_4_ad_59 = getelementptr [2304 x i18]* %layer2_kernel_V_4, i32 0, i32 %tmp_328_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_59"/></StgValue>
</operation>

<operation id="948" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:470  %layer2_kernel_V_5_ad_59 = getelementptr [2304 x i18]* %layer2_kernel_V_5, i32 0, i32 %tmp_328_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_59"/></StgValue>
</operation>

<operation id="949" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:502  %layer2_kernel_V_6_ad_59 = getelementptr [2304 x i18]* %layer2_kernel_V_6, i32 0, i32 %tmp_328_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_59"/></StgValue>
</operation>

<operation id="950" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:534  %layer2_kernel_V_7_ad_59 = getelementptr [2304 x i18]* %layer2_kernel_V_7, i32 0, i32 %tmp_328_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_59"/></StgValue>
</operation>

<operation id="951" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:566  %layer2_kernel_V_8_ad_59 = getelementptr [2304 x i18]* %layer2_kernel_V_8, i32 0, i32 %tmp_328_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_59"/></StgValue>
</operation>

<operation id="952" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:598  %layer2_kernel_V_9_ad_59 = getelementptr [2304 x i18]* %layer2_kernel_V_9, i32 0, i32 %tmp_328_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_59"/></StgValue>
</operation>

<operation id="953" st_id="27" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader142.preheader.i:629  %tmp_V_111 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V1)

]]></Node>
<StgValue><ssdm name="tmp_V_111"/></StgValue>
</operation>

<operation id="954" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch510.i:24  store i18 %tmp_V_111, i18* %layer2_kernel_V_14_a_59, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="955" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch509.i:24  store i18 %tmp_V_111, i18* %layer2_kernel_V_13_a_59, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="956" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch508.i:24  store i18 %tmp_V_111, i18* %layer2_kernel_V_12_a_59, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="957" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch507.i:24  store i18 %tmp_V_111, i18* %layer2_kernel_V_11_a_59, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="958" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch506.i:24  store i18 %tmp_V_111, i18* %layer2_kernel_V_10_a_59, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="959" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch505.i:24  store i18 %tmp_V_111, i18* %layer2_kernel_V_9_ad_59, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="960" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch504.i:24  store i18 %tmp_V_111, i18* %layer2_kernel_V_8_ad_59, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="961" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch503.i:24  store i18 %tmp_V_111, i18* %layer2_kernel_V_7_ad_59, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="962" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch502.i:24  store i18 %tmp_V_111, i18* %layer2_kernel_V_6_ad_59, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="963" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch501.i:24  store i18 %tmp_V_111, i18* %layer2_kernel_V_5_ad_59, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="964" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch500.i:24  store i18 %tmp_V_111, i18* %layer2_kernel_V_4_ad_59, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="965" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch499.i:24  store i18 %tmp_V_111, i18* %layer2_kernel_V_3_ad_59, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="966" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch498.i:24  store i18 %tmp_V_111, i18* %layer2_kernel_V_2_ad_59, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="967" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch497.i:24  store i18 %tmp_V_111, i18* %layer2_kernel_V_1_ad_59, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="968" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch496.i:24  store i18 %tmp_V_111, i18* %layer2_kernel_V_0_ad_59, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="969" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch511.i:24  store i18 %tmp_V_111, i18* %layer2_kernel_V_15_a_59, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="970" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader142.preheader.i:105  %tmp_243 = or i13 %tmp_304_cast, 25

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="971" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="13">
<![CDATA[
.preheader142.preheader.i:106  %tmp_329_cast = zext i13 %tmp_243 to i32

]]></Node>
<StgValue><ssdm name="tmp_329_cast"/></StgValue>
</operation>

<operation id="972" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:107  %layer2_kernel_V_0_ad_60 = getelementptr [2304 x i18]* %layer2_kernel_V_0, i32 0, i32 %tmp_329_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_60"/></StgValue>
</operation>

<operation id="973" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:151  %layer2_kernel_V_1_ad_60 = getelementptr [2304 x i18]* %layer2_kernel_V_1, i32 0, i32 %tmp_329_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_60"/></StgValue>
</operation>

<operation id="974" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:183  %layer2_kernel_V_10_a_60 = getelementptr [2304 x i18]* %layer2_kernel_V_10, i32 0, i32 %tmp_329_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_60"/></StgValue>
</operation>

<operation id="975" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:215  %layer2_kernel_V_11_a_60 = getelementptr [2304 x i18]* %layer2_kernel_V_11, i32 0, i32 %tmp_329_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_60"/></StgValue>
</operation>

<operation id="976" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:247  %layer2_kernel_V_12_a_60 = getelementptr [2304 x i18]* %layer2_kernel_V_12, i32 0, i32 %tmp_329_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_60"/></StgValue>
</operation>

<operation id="977" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:279  %layer2_kernel_V_13_a_60 = getelementptr [2304 x i18]* %layer2_kernel_V_13, i32 0, i32 %tmp_329_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_60"/></StgValue>
</operation>

<operation id="978" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:311  %layer2_kernel_V_14_a_60 = getelementptr [2304 x i18]* %layer2_kernel_V_14, i32 0, i32 %tmp_329_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_60"/></StgValue>
</operation>

<operation id="979" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:343  %layer2_kernel_V_15_a_60 = getelementptr [2304 x i18]* %layer2_kernel_V_15, i32 0, i32 %tmp_329_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_60"/></StgValue>
</operation>

<operation id="980" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:375  %layer2_kernel_V_2_ad_60 = getelementptr [2304 x i18]* %layer2_kernel_V_2, i32 0, i32 %tmp_329_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_60"/></StgValue>
</operation>

<operation id="981" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:407  %layer2_kernel_V_3_ad_60 = getelementptr [2304 x i18]* %layer2_kernel_V_3, i32 0, i32 %tmp_329_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_60"/></StgValue>
</operation>

<operation id="982" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:439  %layer2_kernel_V_4_ad_60 = getelementptr [2304 x i18]* %layer2_kernel_V_4, i32 0, i32 %tmp_329_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_60"/></StgValue>
</operation>

<operation id="983" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:471  %layer2_kernel_V_5_ad_60 = getelementptr [2304 x i18]* %layer2_kernel_V_5, i32 0, i32 %tmp_329_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_60"/></StgValue>
</operation>

<operation id="984" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:503  %layer2_kernel_V_6_ad_60 = getelementptr [2304 x i18]* %layer2_kernel_V_6, i32 0, i32 %tmp_329_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_60"/></StgValue>
</operation>

<operation id="985" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:535  %layer2_kernel_V_7_ad_60 = getelementptr [2304 x i18]* %layer2_kernel_V_7, i32 0, i32 %tmp_329_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_60"/></StgValue>
</operation>

<operation id="986" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:567  %layer2_kernel_V_8_ad_60 = getelementptr [2304 x i18]* %layer2_kernel_V_8, i32 0, i32 %tmp_329_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_60"/></StgValue>
</operation>

<operation id="987" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:599  %layer2_kernel_V_9_ad_60 = getelementptr [2304 x i18]* %layer2_kernel_V_9, i32 0, i32 %tmp_329_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_60"/></StgValue>
</operation>

<operation id="988" st_id="28" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader142.preheader.i:630  %tmp_V_112 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V1)

]]></Node>
<StgValue><ssdm name="tmp_V_112"/></StgValue>
</operation>

<operation id="989" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch510.i:25  store i18 %tmp_V_112, i18* %layer2_kernel_V_14_a_60, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="990" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch509.i:25  store i18 %tmp_V_112, i18* %layer2_kernel_V_13_a_60, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="991" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch508.i:25  store i18 %tmp_V_112, i18* %layer2_kernel_V_12_a_60, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="992" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch507.i:25  store i18 %tmp_V_112, i18* %layer2_kernel_V_11_a_60, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="993" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch506.i:25  store i18 %tmp_V_112, i18* %layer2_kernel_V_10_a_60, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="994" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch505.i:25  store i18 %tmp_V_112, i18* %layer2_kernel_V_9_ad_60, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="995" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch504.i:25  store i18 %tmp_V_112, i18* %layer2_kernel_V_8_ad_60, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="996" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch503.i:25  store i18 %tmp_V_112, i18* %layer2_kernel_V_7_ad_60, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="997" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch502.i:25  store i18 %tmp_V_112, i18* %layer2_kernel_V_6_ad_60, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="998" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch501.i:25  store i18 %tmp_V_112, i18* %layer2_kernel_V_5_ad_60, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="999" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch500.i:25  store i18 %tmp_V_112, i18* %layer2_kernel_V_4_ad_60, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1000" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch499.i:25  store i18 %tmp_V_112, i18* %layer2_kernel_V_3_ad_60, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1001" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch498.i:25  store i18 %tmp_V_112, i18* %layer2_kernel_V_2_ad_60, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1002" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch497.i:25  store i18 %tmp_V_112, i18* %layer2_kernel_V_1_ad_60, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1003" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch496.i:25  store i18 %tmp_V_112, i18* %layer2_kernel_V_0_ad_60, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1004" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch511.i:25  store i18 %tmp_V_112, i18* %layer2_kernel_V_15_a_60, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1005" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader142.preheader.i:108  %tmp_244 = or i13 %tmp_304_cast, 26

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="1006" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="13">
<![CDATA[
.preheader142.preheader.i:109  %tmp_330_cast = zext i13 %tmp_244 to i32

]]></Node>
<StgValue><ssdm name="tmp_330_cast"/></StgValue>
</operation>

<operation id="1007" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:110  %layer2_kernel_V_0_ad_61 = getelementptr [2304 x i18]* %layer2_kernel_V_0, i32 0, i32 %tmp_330_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_61"/></StgValue>
</operation>

<operation id="1008" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:152  %layer2_kernel_V_1_ad_61 = getelementptr [2304 x i18]* %layer2_kernel_V_1, i32 0, i32 %tmp_330_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_61"/></StgValue>
</operation>

<operation id="1009" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:184  %layer2_kernel_V_10_a_61 = getelementptr [2304 x i18]* %layer2_kernel_V_10, i32 0, i32 %tmp_330_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_61"/></StgValue>
</operation>

<operation id="1010" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:216  %layer2_kernel_V_11_a_61 = getelementptr [2304 x i18]* %layer2_kernel_V_11, i32 0, i32 %tmp_330_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_61"/></StgValue>
</operation>

<operation id="1011" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:248  %layer2_kernel_V_12_a_61 = getelementptr [2304 x i18]* %layer2_kernel_V_12, i32 0, i32 %tmp_330_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_61"/></StgValue>
</operation>

<operation id="1012" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:280  %layer2_kernel_V_13_a_61 = getelementptr [2304 x i18]* %layer2_kernel_V_13, i32 0, i32 %tmp_330_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_61"/></StgValue>
</operation>

<operation id="1013" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:312  %layer2_kernel_V_14_a_61 = getelementptr [2304 x i18]* %layer2_kernel_V_14, i32 0, i32 %tmp_330_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_61"/></StgValue>
</operation>

<operation id="1014" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:344  %layer2_kernel_V_15_a_61 = getelementptr [2304 x i18]* %layer2_kernel_V_15, i32 0, i32 %tmp_330_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_61"/></StgValue>
</operation>

<operation id="1015" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:376  %layer2_kernel_V_2_ad_61 = getelementptr [2304 x i18]* %layer2_kernel_V_2, i32 0, i32 %tmp_330_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_61"/></StgValue>
</operation>

<operation id="1016" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:408  %layer2_kernel_V_3_ad_61 = getelementptr [2304 x i18]* %layer2_kernel_V_3, i32 0, i32 %tmp_330_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_61"/></StgValue>
</operation>

<operation id="1017" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:440  %layer2_kernel_V_4_ad_61 = getelementptr [2304 x i18]* %layer2_kernel_V_4, i32 0, i32 %tmp_330_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_61"/></StgValue>
</operation>

<operation id="1018" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:472  %layer2_kernel_V_5_ad_61 = getelementptr [2304 x i18]* %layer2_kernel_V_5, i32 0, i32 %tmp_330_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_61"/></StgValue>
</operation>

<operation id="1019" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:504  %layer2_kernel_V_6_ad_61 = getelementptr [2304 x i18]* %layer2_kernel_V_6, i32 0, i32 %tmp_330_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_61"/></StgValue>
</operation>

<operation id="1020" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:536  %layer2_kernel_V_7_ad_61 = getelementptr [2304 x i18]* %layer2_kernel_V_7, i32 0, i32 %tmp_330_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_61"/></StgValue>
</operation>

<operation id="1021" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:568  %layer2_kernel_V_8_ad_61 = getelementptr [2304 x i18]* %layer2_kernel_V_8, i32 0, i32 %tmp_330_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_61"/></StgValue>
</operation>

<operation id="1022" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:600  %layer2_kernel_V_9_ad_61 = getelementptr [2304 x i18]* %layer2_kernel_V_9, i32 0, i32 %tmp_330_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_61"/></StgValue>
</operation>

<operation id="1023" st_id="29" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader142.preheader.i:631  %tmp_V_113 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V1)

]]></Node>
<StgValue><ssdm name="tmp_V_113"/></StgValue>
</operation>

<operation id="1024" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch510.i:26  store i18 %tmp_V_113, i18* %layer2_kernel_V_14_a_61, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1025" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch509.i:26  store i18 %tmp_V_113, i18* %layer2_kernel_V_13_a_61, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1026" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch508.i:26  store i18 %tmp_V_113, i18* %layer2_kernel_V_12_a_61, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1027" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch507.i:26  store i18 %tmp_V_113, i18* %layer2_kernel_V_11_a_61, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1028" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch506.i:26  store i18 %tmp_V_113, i18* %layer2_kernel_V_10_a_61, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1029" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch505.i:26  store i18 %tmp_V_113, i18* %layer2_kernel_V_9_ad_61, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1030" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch504.i:26  store i18 %tmp_V_113, i18* %layer2_kernel_V_8_ad_61, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1031" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch503.i:26  store i18 %tmp_V_113, i18* %layer2_kernel_V_7_ad_61, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1032" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch502.i:26  store i18 %tmp_V_113, i18* %layer2_kernel_V_6_ad_61, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1033" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch501.i:26  store i18 %tmp_V_113, i18* %layer2_kernel_V_5_ad_61, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1034" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch500.i:26  store i18 %tmp_V_113, i18* %layer2_kernel_V_4_ad_61, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1035" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch499.i:26  store i18 %tmp_V_113, i18* %layer2_kernel_V_3_ad_61, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1036" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch498.i:26  store i18 %tmp_V_113, i18* %layer2_kernel_V_2_ad_61, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1037" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch497.i:26  store i18 %tmp_V_113, i18* %layer2_kernel_V_1_ad_61, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1038" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch496.i:26  store i18 %tmp_V_113, i18* %layer2_kernel_V_0_ad_61, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1039" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch511.i:26  store i18 %tmp_V_113, i18* %layer2_kernel_V_15_a_61, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1040" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader142.preheader.i:111  %tmp_245 = or i13 %tmp_304_cast, 27

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="1041" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="13">
<![CDATA[
.preheader142.preheader.i:112  %tmp_331_cast = zext i13 %tmp_245 to i32

]]></Node>
<StgValue><ssdm name="tmp_331_cast"/></StgValue>
</operation>

<operation id="1042" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:113  %layer2_kernel_V_0_ad_62 = getelementptr [2304 x i18]* %layer2_kernel_V_0, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_62"/></StgValue>
</operation>

<operation id="1043" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:153  %layer2_kernel_V_1_ad_62 = getelementptr [2304 x i18]* %layer2_kernel_V_1, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_62"/></StgValue>
</operation>

<operation id="1044" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:185  %layer2_kernel_V_10_a_62 = getelementptr [2304 x i18]* %layer2_kernel_V_10, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_62"/></StgValue>
</operation>

<operation id="1045" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:217  %layer2_kernel_V_11_a_62 = getelementptr [2304 x i18]* %layer2_kernel_V_11, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_62"/></StgValue>
</operation>

<operation id="1046" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:249  %layer2_kernel_V_12_a_62 = getelementptr [2304 x i18]* %layer2_kernel_V_12, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_62"/></StgValue>
</operation>

<operation id="1047" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:281  %layer2_kernel_V_13_a_62 = getelementptr [2304 x i18]* %layer2_kernel_V_13, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_62"/></StgValue>
</operation>

<operation id="1048" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:313  %layer2_kernel_V_14_a_62 = getelementptr [2304 x i18]* %layer2_kernel_V_14, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_62"/></StgValue>
</operation>

<operation id="1049" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:345  %layer2_kernel_V_15_a_62 = getelementptr [2304 x i18]* %layer2_kernel_V_15, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_62"/></StgValue>
</operation>

<operation id="1050" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:377  %layer2_kernel_V_2_ad_62 = getelementptr [2304 x i18]* %layer2_kernel_V_2, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_62"/></StgValue>
</operation>

<operation id="1051" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:409  %layer2_kernel_V_3_ad_62 = getelementptr [2304 x i18]* %layer2_kernel_V_3, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_62"/></StgValue>
</operation>

<operation id="1052" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:441  %layer2_kernel_V_4_ad_62 = getelementptr [2304 x i18]* %layer2_kernel_V_4, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_62"/></StgValue>
</operation>

<operation id="1053" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:473  %layer2_kernel_V_5_ad_62 = getelementptr [2304 x i18]* %layer2_kernel_V_5, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_62"/></StgValue>
</operation>

<operation id="1054" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:505  %layer2_kernel_V_6_ad_62 = getelementptr [2304 x i18]* %layer2_kernel_V_6, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_62"/></StgValue>
</operation>

<operation id="1055" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:537  %layer2_kernel_V_7_ad_62 = getelementptr [2304 x i18]* %layer2_kernel_V_7, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_62"/></StgValue>
</operation>

<operation id="1056" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:569  %layer2_kernel_V_8_ad_62 = getelementptr [2304 x i18]* %layer2_kernel_V_8, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_62"/></StgValue>
</operation>

<operation id="1057" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:601  %layer2_kernel_V_9_ad_62 = getelementptr [2304 x i18]* %layer2_kernel_V_9, i32 0, i32 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_62"/></StgValue>
</operation>

<operation id="1058" st_id="30" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader142.preheader.i:632  %tmp_V_114 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V1)

]]></Node>
<StgValue><ssdm name="tmp_V_114"/></StgValue>
</operation>

<operation id="1059" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch510.i:27  store i18 %tmp_V_114, i18* %layer2_kernel_V_14_a_62, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1060" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch509.i:27  store i18 %tmp_V_114, i18* %layer2_kernel_V_13_a_62, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1061" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch508.i:27  store i18 %tmp_V_114, i18* %layer2_kernel_V_12_a_62, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1062" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch507.i:27  store i18 %tmp_V_114, i18* %layer2_kernel_V_11_a_62, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1063" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch506.i:27  store i18 %tmp_V_114, i18* %layer2_kernel_V_10_a_62, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1064" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch505.i:27  store i18 %tmp_V_114, i18* %layer2_kernel_V_9_ad_62, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1065" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch504.i:27  store i18 %tmp_V_114, i18* %layer2_kernel_V_8_ad_62, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1066" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch503.i:27  store i18 %tmp_V_114, i18* %layer2_kernel_V_7_ad_62, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1067" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch502.i:27  store i18 %tmp_V_114, i18* %layer2_kernel_V_6_ad_62, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1068" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch501.i:27  store i18 %tmp_V_114, i18* %layer2_kernel_V_5_ad_62, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1069" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch500.i:27  store i18 %tmp_V_114, i18* %layer2_kernel_V_4_ad_62, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1070" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch499.i:27  store i18 %tmp_V_114, i18* %layer2_kernel_V_3_ad_62, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1071" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch498.i:27  store i18 %tmp_V_114, i18* %layer2_kernel_V_2_ad_62, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1072" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch497.i:27  store i18 %tmp_V_114, i18* %layer2_kernel_V_1_ad_62, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1073" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch496.i:27  store i18 %tmp_V_114, i18* %layer2_kernel_V_0_ad_62, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1074" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch511.i:27  store i18 %tmp_V_114, i18* %layer2_kernel_V_15_a_62, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1075" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader142.preheader.i:114  %tmp_246 = or i13 %tmp_304_cast, 28

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="1076" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="13">
<![CDATA[
.preheader142.preheader.i:115  %tmp_332_cast = zext i13 %tmp_246 to i32

]]></Node>
<StgValue><ssdm name="tmp_332_cast"/></StgValue>
</operation>

<operation id="1077" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:116  %layer2_kernel_V_0_ad_63 = getelementptr [2304 x i18]* %layer2_kernel_V_0, i32 0, i32 %tmp_332_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_63"/></StgValue>
</operation>

<operation id="1078" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:154  %layer2_kernel_V_1_ad_63 = getelementptr [2304 x i18]* %layer2_kernel_V_1, i32 0, i32 %tmp_332_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_63"/></StgValue>
</operation>

<operation id="1079" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:186  %layer2_kernel_V_10_a_63 = getelementptr [2304 x i18]* %layer2_kernel_V_10, i32 0, i32 %tmp_332_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_63"/></StgValue>
</operation>

<operation id="1080" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:218  %layer2_kernel_V_11_a_63 = getelementptr [2304 x i18]* %layer2_kernel_V_11, i32 0, i32 %tmp_332_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_63"/></StgValue>
</operation>

<operation id="1081" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:250  %layer2_kernel_V_12_a_63 = getelementptr [2304 x i18]* %layer2_kernel_V_12, i32 0, i32 %tmp_332_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_63"/></StgValue>
</operation>

<operation id="1082" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:282  %layer2_kernel_V_13_a_63 = getelementptr [2304 x i18]* %layer2_kernel_V_13, i32 0, i32 %tmp_332_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_63"/></StgValue>
</operation>

<operation id="1083" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:314  %layer2_kernel_V_14_a_63 = getelementptr [2304 x i18]* %layer2_kernel_V_14, i32 0, i32 %tmp_332_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_63"/></StgValue>
</operation>

<operation id="1084" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:346  %layer2_kernel_V_15_a_63 = getelementptr [2304 x i18]* %layer2_kernel_V_15, i32 0, i32 %tmp_332_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_63"/></StgValue>
</operation>

<operation id="1085" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:378  %layer2_kernel_V_2_ad_63 = getelementptr [2304 x i18]* %layer2_kernel_V_2, i32 0, i32 %tmp_332_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_63"/></StgValue>
</operation>

<operation id="1086" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:410  %layer2_kernel_V_3_ad_63 = getelementptr [2304 x i18]* %layer2_kernel_V_3, i32 0, i32 %tmp_332_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_63"/></StgValue>
</operation>

<operation id="1087" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:442  %layer2_kernel_V_4_ad_63 = getelementptr [2304 x i18]* %layer2_kernel_V_4, i32 0, i32 %tmp_332_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_63"/></StgValue>
</operation>

<operation id="1088" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:474  %layer2_kernel_V_5_ad_63 = getelementptr [2304 x i18]* %layer2_kernel_V_5, i32 0, i32 %tmp_332_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_63"/></StgValue>
</operation>

<operation id="1089" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:506  %layer2_kernel_V_6_ad_63 = getelementptr [2304 x i18]* %layer2_kernel_V_6, i32 0, i32 %tmp_332_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_63"/></StgValue>
</operation>

<operation id="1090" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:538  %layer2_kernel_V_7_ad_63 = getelementptr [2304 x i18]* %layer2_kernel_V_7, i32 0, i32 %tmp_332_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_63"/></StgValue>
</operation>

<operation id="1091" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:570  %layer2_kernel_V_8_ad_63 = getelementptr [2304 x i18]* %layer2_kernel_V_8, i32 0, i32 %tmp_332_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_63"/></StgValue>
</operation>

<operation id="1092" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:602  %layer2_kernel_V_9_ad_63 = getelementptr [2304 x i18]* %layer2_kernel_V_9, i32 0, i32 %tmp_332_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_63"/></StgValue>
</operation>

<operation id="1093" st_id="31" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader142.preheader.i:633  %tmp_V_115 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V1)

]]></Node>
<StgValue><ssdm name="tmp_V_115"/></StgValue>
</operation>

<operation id="1094" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch510.i:28  store i18 %tmp_V_115, i18* %layer2_kernel_V_14_a_63, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1095" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch509.i:28  store i18 %tmp_V_115, i18* %layer2_kernel_V_13_a_63, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1096" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch508.i:28  store i18 %tmp_V_115, i18* %layer2_kernel_V_12_a_63, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1097" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch507.i:28  store i18 %tmp_V_115, i18* %layer2_kernel_V_11_a_63, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1098" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch506.i:28  store i18 %tmp_V_115, i18* %layer2_kernel_V_10_a_63, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1099" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch505.i:28  store i18 %tmp_V_115, i18* %layer2_kernel_V_9_ad_63, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1100" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch504.i:28  store i18 %tmp_V_115, i18* %layer2_kernel_V_8_ad_63, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1101" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch503.i:28  store i18 %tmp_V_115, i18* %layer2_kernel_V_7_ad_63, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1102" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch502.i:28  store i18 %tmp_V_115, i18* %layer2_kernel_V_6_ad_63, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1103" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch501.i:28  store i18 %tmp_V_115, i18* %layer2_kernel_V_5_ad_63, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1104" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch500.i:28  store i18 %tmp_V_115, i18* %layer2_kernel_V_4_ad_63, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1105" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch499.i:28  store i18 %tmp_V_115, i18* %layer2_kernel_V_3_ad_63, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1106" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch498.i:28  store i18 %tmp_V_115, i18* %layer2_kernel_V_2_ad_63, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1107" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch497.i:28  store i18 %tmp_V_115, i18* %layer2_kernel_V_1_ad_63, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1108" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch496.i:28  store i18 %tmp_V_115, i18* %layer2_kernel_V_0_ad_63, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1109" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch511.i:28  store i18 %tmp_V_115, i18* %layer2_kernel_V_15_a_63, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1110" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader142.preheader.i:117  %tmp_247 = or i13 %tmp_304_cast, 29

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="1111" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="13">
<![CDATA[
.preheader142.preheader.i:118  %tmp_333_cast = zext i13 %tmp_247 to i32

]]></Node>
<StgValue><ssdm name="tmp_333_cast"/></StgValue>
</operation>

<operation id="1112" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:119  %layer2_kernel_V_0_ad_64 = getelementptr [2304 x i18]* %layer2_kernel_V_0, i32 0, i32 %tmp_333_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_64"/></StgValue>
</operation>

<operation id="1113" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:155  %layer2_kernel_V_1_ad_64 = getelementptr [2304 x i18]* %layer2_kernel_V_1, i32 0, i32 %tmp_333_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_64"/></StgValue>
</operation>

<operation id="1114" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:187  %layer2_kernel_V_10_a_64 = getelementptr [2304 x i18]* %layer2_kernel_V_10, i32 0, i32 %tmp_333_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_64"/></StgValue>
</operation>

<operation id="1115" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:219  %layer2_kernel_V_11_a_64 = getelementptr [2304 x i18]* %layer2_kernel_V_11, i32 0, i32 %tmp_333_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_64"/></StgValue>
</operation>

<operation id="1116" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:251  %layer2_kernel_V_12_a_64 = getelementptr [2304 x i18]* %layer2_kernel_V_12, i32 0, i32 %tmp_333_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_64"/></StgValue>
</operation>

<operation id="1117" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:283  %layer2_kernel_V_13_a_64 = getelementptr [2304 x i18]* %layer2_kernel_V_13, i32 0, i32 %tmp_333_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_64"/></StgValue>
</operation>

<operation id="1118" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:315  %layer2_kernel_V_14_a_64 = getelementptr [2304 x i18]* %layer2_kernel_V_14, i32 0, i32 %tmp_333_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_64"/></StgValue>
</operation>

<operation id="1119" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:347  %layer2_kernel_V_15_a_64 = getelementptr [2304 x i18]* %layer2_kernel_V_15, i32 0, i32 %tmp_333_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_64"/></StgValue>
</operation>

<operation id="1120" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:379  %layer2_kernel_V_2_ad_64 = getelementptr [2304 x i18]* %layer2_kernel_V_2, i32 0, i32 %tmp_333_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_64"/></StgValue>
</operation>

<operation id="1121" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:411  %layer2_kernel_V_3_ad_64 = getelementptr [2304 x i18]* %layer2_kernel_V_3, i32 0, i32 %tmp_333_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_64"/></StgValue>
</operation>

<operation id="1122" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:443  %layer2_kernel_V_4_ad_64 = getelementptr [2304 x i18]* %layer2_kernel_V_4, i32 0, i32 %tmp_333_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_64"/></StgValue>
</operation>

<operation id="1123" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:475  %layer2_kernel_V_5_ad_64 = getelementptr [2304 x i18]* %layer2_kernel_V_5, i32 0, i32 %tmp_333_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_64"/></StgValue>
</operation>

<operation id="1124" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:507  %layer2_kernel_V_6_ad_64 = getelementptr [2304 x i18]* %layer2_kernel_V_6, i32 0, i32 %tmp_333_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_64"/></StgValue>
</operation>

<operation id="1125" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:539  %layer2_kernel_V_7_ad_64 = getelementptr [2304 x i18]* %layer2_kernel_V_7, i32 0, i32 %tmp_333_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_64"/></StgValue>
</operation>

<operation id="1126" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:571  %layer2_kernel_V_8_ad_64 = getelementptr [2304 x i18]* %layer2_kernel_V_8, i32 0, i32 %tmp_333_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_64"/></StgValue>
</operation>

<operation id="1127" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:603  %layer2_kernel_V_9_ad_64 = getelementptr [2304 x i18]* %layer2_kernel_V_9, i32 0, i32 %tmp_333_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_64"/></StgValue>
</operation>

<operation id="1128" st_id="32" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader142.preheader.i:634  %tmp_V_116 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V1)

]]></Node>
<StgValue><ssdm name="tmp_V_116"/></StgValue>
</operation>

<operation id="1129" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch510.i:29  store i18 %tmp_V_116, i18* %layer2_kernel_V_14_a_64, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1130" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch509.i:29  store i18 %tmp_V_116, i18* %layer2_kernel_V_13_a_64, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1131" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch508.i:29  store i18 %tmp_V_116, i18* %layer2_kernel_V_12_a_64, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1132" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch507.i:29  store i18 %tmp_V_116, i18* %layer2_kernel_V_11_a_64, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1133" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch506.i:29  store i18 %tmp_V_116, i18* %layer2_kernel_V_10_a_64, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1134" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch505.i:29  store i18 %tmp_V_116, i18* %layer2_kernel_V_9_ad_64, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1135" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch504.i:29  store i18 %tmp_V_116, i18* %layer2_kernel_V_8_ad_64, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1136" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch503.i:29  store i18 %tmp_V_116, i18* %layer2_kernel_V_7_ad_64, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1137" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch502.i:29  store i18 %tmp_V_116, i18* %layer2_kernel_V_6_ad_64, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1138" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch501.i:29  store i18 %tmp_V_116, i18* %layer2_kernel_V_5_ad_64, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1139" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch500.i:29  store i18 %tmp_V_116, i18* %layer2_kernel_V_4_ad_64, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1140" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch499.i:29  store i18 %tmp_V_116, i18* %layer2_kernel_V_3_ad_64, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1141" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch498.i:29  store i18 %tmp_V_116, i18* %layer2_kernel_V_2_ad_64, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1142" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch497.i:29  store i18 %tmp_V_116, i18* %layer2_kernel_V_1_ad_64, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1143" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch496.i:29  store i18 %tmp_V_116, i18* %layer2_kernel_V_0_ad_64, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1144" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch511.i:29  store i18 %tmp_V_116, i18* %layer2_kernel_V_15_a_64, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1145" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader142.preheader.i:120  %tmp_248 = or i13 %tmp_304_cast, 30

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="1146" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="13">
<![CDATA[
.preheader142.preheader.i:121  %tmp_334_cast = zext i13 %tmp_248 to i32

]]></Node>
<StgValue><ssdm name="tmp_334_cast"/></StgValue>
</operation>

<operation id="1147" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:122  %layer2_kernel_V_0_ad_65 = getelementptr [2304 x i18]* %layer2_kernel_V_0, i32 0, i32 %tmp_334_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_65"/></StgValue>
</operation>

<operation id="1148" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:156  %layer2_kernel_V_1_ad_65 = getelementptr [2304 x i18]* %layer2_kernel_V_1, i32 0, i32 %tmp_334_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_65"/></StgValue>
</operation>

<operation id="1149" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:188  %layer2_kernel_V_10_a_65 = getelementptr [2304 x i18]* %layer2_kernel_V_10, i32 0, i32 %tmp_334_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_65"/></StgValue>
</operation>

<operation id="1150" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:220  %layer2_kernel_V_11_a_65 = getelementptr [2304 x i18]* %layer2_kernel_V_11, i32 0, i32 %tmp_334_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_65"/></StgValue>
</operation>

<operation id="1151" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:252  %layer2_kernel_V_12_a_65 = getelementptr [2304 x i18]* %layer2_kernel_V_12, i32 0, i32 %tmp_334_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_65"/></StgValue>
</operation>

<operation id="1152" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:284  %layer2_kernel_V_13_a_65 = getelementptr [2304 x i18]* %layer2_kernel_V_13, i32 0, i32 %tmp_334_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_65"/></StgValue>
</operation>

<operation id="1153" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:316  %layer2_kernel_V_14_a_65 = getelementptr [2304 x i18]* %layer2_kernel_V_14, i32 0, i32 %tmp_334_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_65"/></StgValue>
</operation>

<operation id="1154" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:348  %layer2_kernel_V_15_a_65 = getelementptr [2304 x i18]* %layer2_kernel_V_15, i32 0, i32 %tmp_334_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_65"/></StgValue>
</operation>

<operation id="1155" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:380  %layer2_kernel_V_2_ad_65 = getelementptr [2304 x i18]* %layer2_kernel_V_2, i32 0, i32 %tmp_334_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_65"/></StgValue>
</operation>

<operation id="1156" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:412  %layer2_kernel_V_3_ad_65 = getelementptr [2304 x i18]* %layer2_kernel_V_3, i32 0, i32 %tmp_334_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_65"/></StgValue>
</operation>

<operation id="1157" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:444  %layer2_kernel_V_4_ad_65 = getelementptr [2304 x i18]* %layer2_kernel_V_4, i32 0, i32 %tmp_334_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_65"/></StgValue>
</operation>

<operation id="1158" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:476  %layer2_kernel_V_5_ad_65 = getelementptr [2304 x i18]* %layer2_kernel_V_5, i32 0, i32 %tmp_334_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_65"/></StgValue>
</operation>

<operation id="1159" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:508  %layer2_kernel_V_6_ad_65 = getelementptr [2304 x i18]* %layer2_kernel_V_6, i32 0, i32 %tmp_334_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_65"/></StgValue>
</operation>

<operation id="1160" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:540  %layer2_kernel_V_7_ad_65 = getelementptr [2304 x i18]* %layer2_kernel_V_7, i32 0, i32 %tmp_334_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_65"/></StgValue>
</operation>

<operation id="1161" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:572  %layer2_kernel_V_8_ad_65 = getelementptr [2304 x i18]* %layer2_kernel_V_8, i32 0, i32 %tmp_334_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_65"/></StgValue>
</operation>

<operation id="1162" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:604  %layer2_kernel_V_9_ad_65 = getelementptr [2304 x i18]* %layer2_kernel_V_9, i32 0, i32 %tmp_334_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_65"/></StgValue>
</operation>

<operation id="1163" st_id="33" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader142.preheader.i:635  %tmp_V_117 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V1)

]]></Node>
<StgValue><ssdm name="tmp_V_117"/></StgValue>
</operation>

<operation id="1164" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch510.i:30  store i18 %tmp_V_117, i18* %layer2_kernel_V_14_a_65, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1165" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch509.i:30  store i18 %tmp_V_117, i18* %layer2_kernel_V_13_a_65, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1166" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch508.i:30  store i18 %tmp_V_117, i18* %layer2_kernel_V_12_a_65, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1167" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch507.i:30  store i18 %tmp_V_117, i18* %layer2_kernel_V_11_a_65, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1168" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch506.i:30  store i18 %tmp_V_117, i18* %layer2_kernel_V_10_a_65, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1169" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch505.i:30  store i18 %tmp_V_117, i18* %layer2_kernel_V_9_ad_65, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1170" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch504.i:30  store i18 %tmp_V_117, i18* %layer2_kernel_V_8_ad_65, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1171" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch503.i:30  store i18 %tmp_V_117, i18* %layer2_kernel_V_7_ad_65, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1172" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch502.i:30  store i18 %tmp_V_117, i18* %layer2_kernel_V_6_ad_65, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1173" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch501.i:30  store i18 %tmp_V_117, i18* %layer2_kernel_V_5_ad_65, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1174" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch500.i:30  store i18 %tmp_V_117, i18* %layer2_kernel_V_4_ad_65, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1175" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch499.i:30  store i18 %tmp_V_117, i18* %layer2_kernel_V_3_ad_65, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1176" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch498.i:30  store i18 %tmp_V_117, i18* %layer2_kernel_V_2_ad_65, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1177" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch497.i:30  store i18 %tmp_V_117, i18* %layer2_kernel_V_1_ad_65, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1178" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch496.i:30  store i18 %tmp_V_117, i18* %layer2_kernel_V_0_ad_65, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1179" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
<literal name="tmp_215" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch511.i:30  store i18 %tmp_V_117, i18* %layer2_kernel_V_15_a_65, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1180" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader142.preheader.i:1  %empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1152, i64 1152, i64 1152)

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="1181" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader142.preheader.i:23  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1182" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader142.preheader.i:123  %tmp_249 = or i13 %tmp_304_cast, 31

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="1183" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="13">
<![CDATA[
.preheader142.preheader.i:124  %tmp_335_cast = zext i13 %tmp_249 to i32

]]></Node>
<StgValue><ssdm name="tmp_335_cast"/></StgValue>
</operation>

<operation id="1184" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:125  %layer2_kernel_V_0_ad_66 = getelementptr [2304 x i18]* %layer2_kernel_V_0, i32 0, i32 %tmp_335_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_0_ad_66"/></StgValue>
</operation>

<operation id="1185" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:157  %layer2_kernel_V_1_ad_66 = getelementptr [2304 x i18]* %layer2_kernel_V_1, i32 0, i32 %tmp_335_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_1_ad_66"/></StgValue>
</operation>

<operation id="1186" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:189  %layer2_kernel_V_10_a_66 = getelementptr [2304 x i18]* %layer2_kernel_V_10, i32 0, i32 %tmp_335_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_10_a_66"/></StgValue>
</operation>

<operation id="1187" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:221  %layer2_kernel_V_11_a_66 = getelementptr [2304 x i18]* %layer2_kernel_V_11, i32 0, i32 %tmp_335_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_11_a_66"/></StgValue>
</operation>

<operation id="1188" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:253  %layer2_kernel_V_12_a_66 = getelementptr [2304 x i18]* %layer2_kernel_V_12, i32 0, i32 %tmp_335_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_12_a_66"/></StgValue>
</operation>

<operation id="1189" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:285  %layer2_kernel_V_13_a_66 = getelementptr [2304 x i18]* %layer2_kernel_V_13, i32 0, i32 %tmp_335_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_13_a_66"/></StgValue>
</operation>

<operation id="1190" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:317  %layer2_kernel_V_14_a_66 = getelementptr [2304 x i18]* %layer2_kernel_V_14, i32 0, i32 %tmp_335_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_14_a_66"/></StgValue>
</operation>

<operation id="1191" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:349  %layer2_kernel_V_15_a_66 = getelementptr [2304 x i18]* %layer2_kernel_V_15, i32 0, i32 %tmp_335_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_15_a_66"/></StgValue>
</operation>

<operation id="1192" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:381  %layer2_kernel_V_2_ad_66 = getelementptr [2304 x i18]* %layer2_kernel_V_2, i32 0, i32 %tmp_335_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_2_ad_66"/></StgValue>
</operation>

<operation id="1193" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:413  %layer2_kernel_V_3_ad_66 = getelementptr [2304 x i18]* %layer2_kernel_V_3, i32 0, i32 %tmp_335_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_3_ad_66"/></StgValue>
</operation>

<operation id="1194" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:445  %layer2_kernel_V_4_ad_66 = getelementptr [2304 x i18]* %layer2_kernel_V_4, i32 0, i32 %tmp_335_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_4_ad_66"/></StgValue>
</operation>

<operation id="1195" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:477  %layer2_kernel_V_5_ad_66 = getelementptr [2304 x i18]* %layer2_kernel_V_5, i32 0, i32 %tmp_335_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_5_ad_66"/></StgValue>
</operation>

<operation id="1196" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:509  %layer2_kernel_V_6_ad_66 = getelementptr [2304 x i18]* %layer2_kernel_V_6, i32 0, i32 %tmp_335_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_6_ad_66"/></StgValue>
</operation>

<operation id="1197" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:541  %layer2_kernel_V_7_ad_66 = getelementptr [2304 x i18]* %layer2_kernel_V_7, i32 0, i32 %tmp_335_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_7_ad_66"/></StgValue>
</operation>

<operation id="1198" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:573  %layer2_kernel_V_8_ad_66 = getelementptr [2304 x i18]* %layer2_kernel_V_8, i32 0, i32 %tmp_335_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_8_ad_66"/></StgValue>
</operation>

<operation id="1199" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="12" op_0_bw="18" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader142.preheader.i:605  %layer2_kernel_V_9_ad_66 = getelementptr [2304 x i18]* %layer2_kernel_V_9, i32 0, i32 %tmp_335_cast

]]></Node>
<StgValue><ssdm name="layer2_kernel_V_9_ad_66"/></StgValue>
</operation>

<operation id="1200" st_id="34" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader142.preheader.i:636  %tmp_V_118 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %kernel_i_V_V1)

]]></Node>
<StgValue><ssdm name="tmp_V_118"/></StgValue>
</operation>

<operation id="1201" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_215" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch510.i:31  store i18 %tmp_V_118, i18* %layer2_kernel_V_14_a_66, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1202" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="tmp_215" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch509.i:31  store i18 %tmp_V_118, i18* %layer2_kernel_V_13_a_66, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1203" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="tmp_215" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch508.i:31  store i18 %tmp_V_118, i18* %layer2_kernel_V_12_a_66, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1204" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="tmp_215" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch507.i:31  store i18 %tmp_V_118, i18* %layer2_kernel_V_11_a_66, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1205" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="tmp_215" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch506.i:31  store i18 %tmp_V_118, i18* %layer2_kernel_V_10_a_66, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1206" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="tmp_215" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch505.i:31  store i18 %tmp_V_118, i18* %layer2_kernel_V_9_ad_66, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1207" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp_215" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch504.i:31  store i18 %tmp_V_118, i18* %layer2_kernel_V_8_ad_66, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1208" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_215" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch503.i:31  store i18 %tmp_V_118, i18* %layer2_kernel_V_7_ad_66, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1209" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_215" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch502.i:31  store i18 %tmp_V_118, i18* %layer2_kernel_V_6_ad_66, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1210" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="tmp_215" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch501.i:31  store i18 %tmp_V_118, i18* %layer2_kernel_V_5_ad_66, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1211" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="tmp_215" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch500.i:31  store i18 %tmp_V_118, i18* %layer2_kernel_V_4_ad_66, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1212" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="tmp_215" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch499.i:31  store i18 %tmp_V_118, i18* %layer2_kernel_V_3_ad_66, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1213" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="tmp_215" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch498.i:31  store i18 %tmp_V_118, i18* %layer2_kernel_V_2_ad_66, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1214" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="tmp_215" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch497.i:31  store i18 %tmp_V_118, i18* %layer2_kernel_V_1_ad_66, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1215" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp><literal name="tmp_215" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch496.i:31  store i18 %tmp_V_118, i18* %layer2_kernel_V_0_ad_66, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1216" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="tmp_215" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="0" op_0_bw="18" op_1_bw="12">
<![CDATA[
branch511.i:31  store i18 %tmp_V_118, i18* %layer2_kernel_V_15_a_66, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1217" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="0">
<![CDATA[
_wt_kernel_282.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
