The following files were generated for 'endpoint_blk_plus_v1_15_8_lane' in
directory
/home/iu42/hardware/trunk/FPGA/pcie_sniffer/rtl/pcie_cc_endpoint/

Generate XCO file:
   CORE Generator input file containing the parameters used to generate a core.

   * endpoint_blk_plus_v1_15_8_lane.xco

Associated Files Generator:
   Please see the core data sheet.

   * endpoint_blk_plus_v1_15_8_lane/doc/pcie_blk_plus_ds551.pdf
   * endpoint_blk_plus_v1_15_8_lane/doc/pcie_blk_plus_gsg343.pdf
   * endpoint_blk_plus_v1_15_8_lane/doc/pcie_blk_plus_ug341.pdf
   * endpoint_blk_plus_v1_15_8_lane/pcie_blk_plus_v1_15_readme.txt

Implementation Source Generator:
   Generate an implementation source based on the current project options

   * endpoint_blk_plus_v1_15_8_lane.xlpp

All Documents Generator:
   Please see the core data sheet.

   * endpoint_blk_plus_v1_15_8_lane/doc/pcie_blk_plus_ds551.pdf
   * endpoint_blk_plus_v1_15_8_lane/doc/pcie_blk_plus_v1_15_vinfo.html

Generate XMDF file:
   ISE Project Navigator interface file. ISE uses this file to determine how the
   files output by CORE Generator for the core can be integrated into your ISE
   project.

   * endpoint_blk_plus_v1_15_8_lane_xmdf.tcl

Deliver Readme:
   Readme file for the IP.

   * endpoint_blk_plus_v1_15_8_lane_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * endpoint_blk_plus_v1_15_8_lane_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

