<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WINC1500 Weather Client Demo for SAME70 Xplained: dacc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WINC1500 Weather Client Demo for SAME70 Xplained
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7dbb3f8d9b3c7f1bbfe241818c433d10.html">utils</a></li><li class="navelem"><a class="el" href="dir_903ea45345aa10adf0347c1f0518c9d5.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_ce31852ed2135ff3a989ef6e2cbff7f5.html">same70</a></li><li class="navelem"><a class="el" href="dir_aa47084d0f13b69a05b7aeca4035fbf6.html">include</a></li><li class="navelem"><a class="el" href="dir_911de5c7f45415a4c7c31e5b481e7fa8.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">instance/dacc.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2015-2018 Microchip Technology Inc.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="instance_2dacc_8h__dep__incl.gif" border="0" usemap="#adacc_8hdep" alt=""/></div>
</div>
</div>
<p><a href="instance_2dacc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a6479988100f0cd85e477903b6034156f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dacc_8h.html#a6479988100f0cd85e477903b6034156f">REG_DACC_ACR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40040094U)</td></tr>
<tr class="memdesc:a6479988100f0cd85e477903b6034156f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Analog Current Register  <br /></td></tr>
<tr class="separator:a6479988100f0cd85e477903b6034156f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c25835b91854a067932b8ae2d385b79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dacc_8h.html#a9c25835b91854a067932b8ae2d385b79">REG_DACC_CDR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x4004001CU)</td></tr>
<tr class="memdesc:a9c25835b91854a067932b8ae2d385b79"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Conversion Data Register  <br /></td></tr>
<tr class="separator:a9c25835b91854a067932b8ae2d385b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8268f8b4ffba23db50392fa5b3b5cd5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dacc_8h.html#a8268f8b4ffba23db50392fa5b3b5cd5d">REG_DACC_CHDR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40040014U)</td></tr>
<tr class="memdesc:a8268f8b4ffba23db50392fa5b3b5cd5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Channel Disable Register  <br /></td></tr>
<tr class="separator:a8268f8b4ffba23db50392fa5b3b5cd5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34a4fd353f0d4a3667be0c4e878edfe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dacc_8h.html#a34a4fd353f0d4a3667be0c4e878edfe0">REG_DACC_CHER</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40040010U)</td></tr>
<tr class="memdesc:a34a4fd353f0d4a3667be0c4e878edfe0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Channel Enable Register  <br /></td></tr>
<tr class="separator:a34a4fd353f0d4a3667be0c4e878edfe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61c0f6afaa6da868235bfdebc195c85c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dacc_8h.html#a61c0f6afaa6da868235bfdebc195c85c">REG_DACC_CHSR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x40040018U)</td></tr>
<tr class="memdesc:a61c0f6afaa6da868235bfdebc195c85c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Channel Status Register  <br /></td></tr>
<tr class="separator:a61c0f6afaa6da868235bfdebc195c85c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55de928943198b18a2ef335fe9cafa81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dacc_8h.html#a55de928943198b18a2ef335fe9cafa81">REG_DACC_CR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40040000U)</td></tr>
<tr class="memdesc:a55de928943198b18a2ef335fe9cafa81"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Control Register  <br /></td></tr>
<tr class="separator:a55de928943198b18a2ef335fe9cafa81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6238e26c1b91ddf2e7726cfc1d2b7e6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dacc_8h.html#a6238e26c1b91ddf2e7726cfc1d2b7e6a">REG_DACC_IDR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40040028U)</td></tr>
<tr class="memdesc:a6238e26c1b91ddf2e7726cfc1d2b7e6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Interrupt Disable Register  <br /></td></tr>
<tr class="separator:a6238e26c1b91ddf2e7726cfc1d2b7e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01d35ea834560562b4ca73d04bed20d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dacc_8h.html#a01d35ea834560562b4ca73d04bed20d5">REG_DACC_IER</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40040024U)</td></tr>
<tr class="memdesc:a01d35ea834560562b4ca73d04bed20d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Interrupt Enable Register  <br /></td></tr>
<tr class="separator:a01d35ea834560562b4ca73d04bed20d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab32a1900ccbd7d0ea0ce3a9d96bddcb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dacc_8h.html#ab32a1900ccbd7d0ea0ce3a9d96bddcb0">REG_DACC_IMR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x4004002CU)</td></tr>
<tr class="memdesc:ab32a1900ccbd7d0ea0ce3a9d96bddcb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Interrupt Mask Register  <br /></td></tr>
<tr class="separator:ab32a1900ccbd7d0ea0ce3a9d96bddcb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9527715d50c4c52d7044231c9d3d96b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dacc_8h.html#a9527715d50c4c52d7044231c9d3d96b1">REG_DACC_ISR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x40040030U)</td></tr>
<tr class="memdesc:a9527715d50c4c52d7044231c9d3d96b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Interrupt Status Register  <br /></td></tr>
<tr class="separator:a9527715d50c4c52d7044231c9d3d96b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fce91b37537d1ae5a6c34ad403e7955"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dacc_8h.html#a3fce91b37537d1ae5a6c34ad403e7955">REG_DACC_MR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40040004U)</td></tr>
<tr class="memdesc:a3fce91b37537d1ae5a6c34ad403e7955"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Mode Register  <br /></td></tr>
<tr class="separator:a3fce91b37537d1ae5a6c34ad403e7955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d42eb17ce316c00872eaec3d3118c78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dacc_8h.html#a6d42eb17ce316c00872eaec3d3118c78">REG_DACC_TRIGR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40040008U)</td></tr>
<tr class="memdesc:a6d42eb17ce316c00872eaec3d3118c78"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Trigger Register  <br /></td></tr>
<tr class="separator:a6d42eb17ce316c00872eaec3d3118c78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae55bd43cebdb38d573d2a2602a158470"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dacc_8h.html#ae55bd43cebdb38d573d2a2602a158470">REG_DACC_VERSION</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x400400FCU)</td></tr>
<tr class="memdesc:ae55bd43cebdb38d573d2a2602a158470"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Version Register  <br /></td></tr>
<tr class="separator:ae55bd43cebdb38d573d2a2602a158470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bff6dc2451adfd0a93327e8775b5255"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dacc_8h.html#a5bff6dc2451adfd0a93327e8775b5255">REG_DACC_WPMR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x400400E4U)</td></tr>
<tr class="memdesc:a5bff6dc2451adfd0a93327e8775b5255"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Write Protection Mode Register  <br /></td></tr>
<tr class="separator:a5bff6dc2451adfd0a93327e8775b5255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c60fe2c68ac079e8c7f54216c5e78fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2dacc_8h.html#a9c60fe2c68ac079e8c7f54216c5e78fe">REG_DACC_WPSR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x400400E8U)</td></tr>
<tr class="memdesc:a9c60fe2c68ac079e8c7f54216c5e78fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC) Write Protection Status Register  <br /></td></tr>
<tr class="separator:a9c60fe2c68ac079e8c7f54216c5e78fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2015-2018 Microchip Technology Inc. </p>
<p>and its subsidiaries. </p>

<p class="definition">Definition in file <a class="el" href="instance_2dacc_8h_source.html">instance/dacc.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a6479988100f0cd85e477903b6034156f" name="a6479988100f0cd85e477903b6034156f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6479988100f0cd85e477903b6034156f">&#9670;&#160;</a></span>REG_DACC_ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_ACR&#160;&#160;&#160;(*(__IO uint32_t*)0x40040094U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Analog Current Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2dacc_8h_source.html#l00067">67</a> of file <a class="el" href="instance_2dacc_8h_source.html">instance/dacc.h</a>.</p>

</div>
</div>
<a id="a9c25835b91854a067932b8ae2d385b79" name="a9c25835b91854a067932b8ae2d385b79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c25835b91854a067932b8ae2d385b79">&#9670;&#160;</a></span>REG_DACC_CDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_CDR&#160;&#160;&#160;(*(__O  uint32_t*)0x4004001CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Conversion Data Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2dacc_8h_source.html#l00062">62</a> of file <a class="el" href="instance_2dacc_8h_source.html">instance/dacc.h</a>.</p>

</div>
</div>
<a id="a8268f8b4ffba23db50392fa5b3b5cd5d" name="a8268f8b4ffba23db50392fa5b3b5cd5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8268f8b4ffba23db50392fa5b3b5cd5d">&#9670;&#160;</a></span>REG_DACC_CHDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_CHDR&#160;&#160;&#160;(*(__O  uint32_t*)0x40040014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Channel Disable Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2dacc_8h_source.html#l00060">60</a> of file <a class="el" href="instance_2dacc_8h_source.html">instance/dacc.h</a>.</p>

</div>
</div>
<a id="a34a4fd353f0d4a3667be0c4e878edfe0" name="a34a4fd353f0d4a3667be0c4e878edfe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34a4fd353f0d4a3667be0c4e878edfe0">&#9670;&#160;</a></span>REG_DACC_CHER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_CHER&#160;&#160;&#160;(*(__O  uint32_t*)0x40040010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Channel Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2dacc_8h_source.html#l00059">59</a> of file <a class="el" href="instance_2dacc_8h_source.html">instance/dacc.h</a>.</p>

</div>
</div>
<a id="a61c0f6afaa6da868235bfdebc195c85c" name="a61c0f6afaa6da868235bfdebc195c85c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61c0f6afaa6da868235bfdebc195c85c">&#9670;&#160;</a></span>REG_DACC_CHSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_CHSR&#160;&#160;&#160;(*(__I  uint32_t*)0x40040018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Channel Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2dacc_8h_source.html#l00061">61</a> of file <a class="el" href="instance_2dacc_8h_source.html">instance/dacc.h</a>.</p>

</div>
</div>
<a id="a55de928943198b18a2ef335fe9cafa81" name="a55de928943198b18a2ef335fe9cafa81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55de928943198b18a2ef335fe9cafa81">&#9670;&#160;</a></span>REG_DACC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_CR&#160;&#160;&#160;(*(__O  uint32_t*)0x40040000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Control Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2dacc_8h_source.html#l00056">56</a> of file <a class="el" href="instance_2dacc_8h_source.html">instance/dacc.h</a>.</p>

</div>
</div>
<a id="a6238e26c1b91ddf2e7726cfc1d2b7e6a" name="a6238e26c1b91ddf2e7726cfc1d2b7e6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6238e26c1b91ddf2e7726cfc1d2b7e6a">&#9670;&#160;</a></span>REG_DACC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_IDR&#160;&#160;&#160;(*(__O  uint32_t*)0x40040028U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2dacc_8h_source.html#l00064">64</a> of file <a class="el" href="instance_2dacc_8h_source.html">instance/dacc.h</a>.</p>

</div>
</div>
<a id="a01d35ea834560562b4ca73d04bed20d5" name="a01d35ea834560562b4ca73d04bed20d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01d35ea834560562b4ca73d04bed20d5">&#9670;&#160;</a></span>REG_DACC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_IER&#160;&#160;&#160;(*(__O  uint32_t*)0x40040024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2dacc_8h_source.html#l00063">63</a> of file <a class="el" href="instance_2dacc_8h_source.html">instance/dacc.h</a>.</p>

</div>
</div>
<a id="ab32a1900ccbd7d0ea0ce3a9d96bddcb0" name="ab32a1900ccbd7d0ea0ce3a9d96bddcb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab32a1900ccbd7d0ea0ce3a9d96bddcb0">&#9670;&#160;</a></span>REG_DACC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_IMR&#160;&#160;&#160;(*(__I  uint32_t*)0x4004002CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2dacc_8h_source.html#l00065">65</a> of file <a class="el" href="instance_2dacc_8h_source.html">instance/dacc.h</a>.</p>

</div>
</div>
<a id="a9527715d50c4c52d7044231c9d3d96b1" name="a9527715d50c4c52d7044231c9d3d96b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9527715d50c4c52d7044231c9d3d96b1">&#9670;&#160;</a></span>REG_DACC_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_ISR&#160;&#160;&#160;(*(__I  uint32_t*)0x40040030U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Interrupt Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2dacc_8h_source.html#l00066">66</a> of file <a class="el" href="instance_2dacc_8h_source.html">instance/dacc.h</a>.</p>

</div>
</div>
<a id="a3fce91b37537d1ae5a6c34ad403e7955" name="a3fce91b37537d1ae5a6c34ad403e7955"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fce91b37537d1ae5a6c34ad403e7955">&#9670;&#160;</a></span>REG_DACC_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_MR&#160;&#160;&#160;(*(__IO uint32_t*)0x40040004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2dacc_8h_source.html#l00057">57</a> of file <a class="el" href="instance_2dacc_8h_source.html">instance/dacc.h</a>.</p>

</div>
</div>
<a id="a6d42eb17ce316c00872eaec3d3118c78" name="a6d42eb17ce316c00872eaec3d3118c78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d42eb17ce316c00872eaec3d3118c78">&#9670;&#160;</a></span>REG_DACC_TRIGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_TRIGR&#160;&#160;&#160;(*(__IO uint32_t*)0x40040008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Trigger Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2dacc_8h_source.html#l00058">58</a> of file <a class="el" href="instance_2dacc_8h_source.html">instance/dacc.h</a>.</p>

</div>
</div>
<a id="ae55bd43cebdb38d573d2a2602a158470" name="ae55bd43cebdb38d573d2a2602a158470"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae55bd43cebdb38d573d2a2602a158470">&#9670;&#160;</a></span>REG_DACC_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_VERSION&#160;&#160;&#160;(*(__I  uint32_t*)0x400400FCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Version Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2dacc_8h_source.html#l00070">70</a> of file <a class="el" href="instance_2dacc_8h_source.html">instance/dacc.h</a>.</p>

</div>
</div>
<a id="a5bff6dc2451adfd0a93327e8775b5255" name="a5bff6dc2451adfd0a93327e8775b5255"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bff6dc2451adfd0a93327e8775b5255">&#9670;&#160;</a></span>REG_DACC_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_WPMR&#160;&#160;&#160;(*(__IO uint32_t*)0x400400E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Write Protection Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2dacc_8h_source.html#l00068">68</a> of file <a class="el" href="instance_2dacc_8h_source.html">instance/dacc.h</a>.</p>

</div>
</div>
<a id="a9c60fe2c68ac079e8c7f54216c5e78fe" name="a9c60fe2c68ac079e8c7f54216c5e78fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c60fe2c68ac079e8c7f54216c5e78fe">&#9670;&#160;</a></span>REG_DACC_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DACC_WPSR&#160;&#160;&#160;(*(__I  uint32_t*)0x400400E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC) Write Protection Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2dacc_8h_source.html#l00069">69</a> of file <a class="el" href="instance_2dacc_8h_source.html">instance/dacc.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 11 2023 23:19:37 for WINC1500 Weather Client Demo for SAME70 Xplained by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
