# [doc = "Register `EGR` writer"] pub type W = crate :: W < EgrSpec > ; # [doc = "Update generation\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum Ug { # [doc = "1: Re-initializes the timer counter and generates an update of the registers."] Update = 1 , } impl From < Ug > for bool { # [inline (always)] fn from (variant : Ug) -> Self { variant as u8 != 0 } } # [doc = "Field `UG` writer - Update generation"] pub type UgW < 'a , REG > = crate :: BitWriter < 'a , REG , Ug > ; impl < 'a , REG > UgW < 'a , REG > where REG : crate :: Writable + crate :: RegisterSpec , { # [doc = "Re-initializes the timer counter and generates an update of the registers."] # [inline (always)] pub fn update (self) -> & 'a mut crate :: W < REG > { self . variant (Ug :: Update) } } # [doc = "Capture/compare %s generation\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum Cc1gw { # [doc = "1: If CC1 is an output: CC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled. If CC1 is an input: The current value of the counter is captured in TIMx_CCR1 register."] Trigger = 1 , } impl From < Cc1gw > for bool { # [inline (always)] fn from (variant : Cc1gw) -> Self { variant as u8 != 0 } } # [doc = "Field `CCG(1-4)` writer - Capture/compare %s generation"] pub type CcgW < 'a , REG > = crate :: BitWriter < 'a , REG , Cc1gw > ; impl < 'a , REG > CcgW < 'a , REG > where REG : crate :: Writable + crate :: RegisterSpec , { # [doc = "If CC1 is an output: CC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled. If CC1 is an input: The current value of the counter is captured in TIMx_CCR1 register."] # [inline (always)] pub fn trigger (self) -> & 'a mut crate :: W < REG > { self . variant (Cc1gw :: Trigger) } } # [doc = "Capture/Compare control update generation\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum Comgw { # [doc = "1: When CCPC bit is set, it allows CCxE, CCxNE and OCxM bits to be updated"] Trigger = 1 , } impl From < Comgw > for bool { # [inline (always)] fn from (variant : Comgw) -> Self { variant as u8 != 0 } } # [doc = "Field `COMG` writer - Capture/Compare control update generation"] pub type ComgW < 'a , REG > = crate :: BitWriter < 'a , REG , Comgw > ; impl < 'a , REG > ComgW < 'a , REG > where REG : crate :: Writable + crate :: RegisterSpec , { # [doc = "When CCPC bit is set, it allows CCxE, CCxNE and OCxM bits to be updated"] # [inline (always)] pub fn trigger (self) -> & 'a mut crate :: W < REG > { self . variant (Comgw :: Trigger) } } # [doc = "Trigger generation\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum Tgw { # [doc = "1: The TIF flag is set in TIMx_SR register. Related interrupt or DMA transfer can occur if enabled."] Trigger = 1 , } impl From < Tgw > for bool { # [inline (always)] fn from (variant : Tgw) -> Self { variant as u8 != 0 } } # [doc = "Field `TG` writer - Trigger generation"] pub type TgW < 'a , REG > = crate :: BitWriter < 'a , REG , Tgw > ; impl < 'a , REG > TgW < 'a , REG > where REG : crate :: Writable + crate :: RegisterSpec , { # [doc = "The TIF flag is set in TIMx_SR register. Related interrupt or DMA transfer can occur if enabled."] # [inline (always)] pub fn trigger (self) -> & 'a mut crate :: W < REG > { self . variant (Tgw :: Trigger) } } # [doc = "Break generation\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum Bgw { # [doc = "1: A break event is generated. MOE bit is cleared and BIF flag is set. Related interrupt or DMA transfer can occur if enabled"] Trigger = 1 , } impl From < Bgw > for bool { # [inline (always)] fn from (variant : Bgw) -> Self { variant as u8 != 0 } } # [doc = "Field `BG` writer - Break generation"] pub type BgW < 'a , REG > = crate :: BitWriter < 'a , REG , Bgw > ; impl < 'a , REG > BgW < 'a , REG > where REG : crate :: Writable + crate :: RegisterSpec , { # [doc = "A break event is generated. MOE bit is cleared and BIF flag is set. Related interrupt or DMA transfer can occur if enabled"] # [inline (always)] pub fn trigger (self) -> & 'a mut crate :: W < REG > { self . variant (Bgw :: Trigger) } } impl W { # [doc = "Bit 0 - Update generation"] # [inline (always)] pub fn ug (& mut self) -> UgW < EgrSpec > { UgW :: new (self , 0) } # [doc = "Capture/compare (1-4) generation"] # [doc = ""] # [doc = "<div class=\"warning\">`n` is number of field in register. `n == 0` corresponds to `CC1G` field.</div>"] # [inline (always)] pub fn ccg (& mut self , n : u8) -> CcgW < EgrSpec > { # [allow (clippy :: no_effect)] [() ; 4] [n as usize] ; CcgW :: new (self , n + 1) } # [doc = "Bit 1 - Capture/compare 1 generation"] # [inline (always)] pub fn cc1g (& mut self) -> CcgW < EgrSpec > { CcgW :: new (self , 1) } # [doc = "Bit 2 - Capture/compare 2 generation"] # [inline (always)] pub fn cc2g (& mut self) -> CcgW < EgrSpec > { CcgW :: new (self , 2) } # [doc = "Bit 3 - Capture/compare 3 generation"] # [inline (always)] pub fn cc3g (& mut self) -> CcgW < EgrSpec > { CcgW :: new (self , 3) } # [doc = "Bit 4 - Capture/compare 4 generation"] # [inline (always)] pub fn cc4g (& mut self) -> CcgW < EgrSpec > { CcgW :: new (self , 4) } # [doc = "Bit 5 - Capture/Compare control update generation"] # [inline (always)] pub fn comg (& mut self) -> ComgW < EgrSpec > { ComgW :: new (self , 5) } # [doc = "Bit 6 - Trigger generation"] # [inline (always)] pub fn tg (& mut self) -> TgW < EgrSpec > { TgW :: new (self , 6) } # [doc = "Bit 7 - Break generation"] # [inline (always)] pub fn bg (& mut self) -> BgW < EgrSpec > { BgW :: new (self , 7) } } # [doc = "event generation register\n\nYou can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`egr::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api)."] pub struct EgrSpec ; impl crate :: RegisterSpec for EgrSpec { type Ux = u32 ; } # [doc = "`write(|w| ..)` method takes [`egr::W`](W) writer structure"] impl crate :: Writable for EgrSpec { type Safety = crate :: Unsafe ; } # [doc = "`reset()` method sets EGR to value 0"] impl crate :: Resettable for EgrSpec { }