

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Thu Oct 13 01:11:22 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_matrixmul_prj
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.156 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23|  0.230 us|  0.230 us|   24|   24|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       21|       21|         6|          2|          1|     9|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     2|        -|        -|    -|
|Expression           |        -|     -|        0|      166|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|       40|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      123|    -|
|Register             |        -|     -|      122|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|      122|      361|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+----+---+----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+------------------+---------+----+---+----+-----+
    |mul_8s_8s_16_1_1_U1  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    +---------------------+------------------+---------+----+---+----+-----+
    |Total                |                  |        0|   0|  0|  40|    0|
    +---------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    +--------------------------------+-----------------------------+--------------+
    |            Instance            |            Module           |  Expression  |
    +--------------------------------+-----------------------------+--------------+
    |mac_muladd_8s_8s_16s_16_4_1_U2  |mac_muladd_8s_8s_16s_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_2ns_16_4_1_U3  |mac_muladd_8s_8s_2ns_16_4_1  |  i0 * i1 + i2|
    +--------------------------------+-----------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln55_1_fu_285_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln55_2_fu_296_p2     |         +|   0|  0|  12|           4|           2|
    |add_ln55_3_fu_204_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln55_fu_213_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln57_fu_343_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln62_3_fu_315_p2     |         +|   0|  0|  10|           3|           2|
    |add_ln62_4_fu_326_p2     |         +|   0|  0|  12|           4|           3|
    |add_ln62_5_fu_337_p2     |         +|   0|  0|   7|           4|           4|
    |res_d0                   |         +|   0|  0|  23|          16|          16|
    |empty_7_fu_245_p2        |         -|   0|  0|  12|           4|           4|
    |empty_fu_192_p2          |         -|   0|  0|  12|           4|           4|
    |sub_ln62_fu_271_p2       |         -|   0|  0|   7|           4|           4|
    |ap_condition_174         |       and|   0|  0|   2|           1|           1|
    |icmp_ln55_fu_198_p2      |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln57_fu_219_p2      |      icmp|   0|  0|   8|           2|           2|
    |select_ln55_1_fu_251_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln55_2_fu_277_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln55_fu_225_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 166|          66|          59|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |a_address0                            |  14|          3|    4|         12|
    |ap_NS_fsm                             |  14|          3|    1|          3|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1                  |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_j_load               |   9|          2|    2|          4|
    |b_address0                            |  14|          3|    4|         12|
    |i_fu_64                               |   9|          2|    2|          4|
    |indvar_flatten_fu_68                  |   9|          2|    4|          8|
    |j_fu_60                               |   9|          2|    2|          4|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 123|         27|   28|         65|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln62_5_reg_483                |   4|   0|    4|          0|
    |add_ln62_reg_523                  |  16|   0|   16|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_64                           |   2|   0|    2|          0|
    |icmp_ln55_reg_449                 |   1|   0|    1|          0|
    |indvar_flatten_fu_68              |   4|   0|    4|          0|
    |j_fu_60                           |   2|   0|    2|          0|
    |reg_151                           |   8|   0|    8|          0|
    |reg_155                           |   8|   0|    8|          0|
    |select_ln55_2_reg_458             |   4|   0|    4|          0|
    |select_ln55_reg_453               |   2|   0|    2|          0|
    |add_ln62_5_reg_483                |  64|  32|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 122|  32|   62|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|a_address0    |  out|    4|   ap_memory|             a|         array|
|a_ce0         |  out|    1|   ap_memory|             a|         array|
|a_q0          |   in|    8|   ap_memory|             a|         array|
|a_address1    |  out|    4|   ap_memory|             a|         array|
|a_ce1         |  out|    1|   ap_memory|             a|         array|
|a_q1          |   in|    8|   ap_memory|             a|         array|
|b_address0    |  out|    4|   ap_memory|             b|         array|
|b_ce0         |  out|    1|   ap_memory|             b|         array|
|b_q0          |   in|    8|   ap_memory|             b|         array|
|b_address1    |  out|    4|   ap_memory|             b|         array|
|b_ce1         |  out|    1|   ap_memory|             b|         array|
|b_q1          |   in|    8|   ap_memory|             b|         array|
|res_address0  |  out|    4|   ap_memory|           res|         array|
|res_ce0       |  out|    1|   ap_memory|           res|         array|
|res_we0       |  out|    1|   ap_memory|           res|         array|
|res_d0        |  out|   16|   ap_memory|           res|         array|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.15>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln48 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:48]   --->   Operation 12 'spectopmodule' 'spectopmodule_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln55 = store i4 0, i4 %indvar_flatten" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 19 'store' 'store_ln55' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln55 = store i2 0, i2 %i" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 20 'store' 'store_ln55' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln55 = store i2 0, i2 %j" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 21 'store' 'store_ln55' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln55 = br void %for.inc" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 22 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 23 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 24 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_cast = zext i2 %i_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 25 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_1, i2 0" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 26 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.80ns)   --->   "%empty = sub i4 %tmp, i4 %i_cast" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 27 'sub' 'empty' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.72ns)   --->   "%icmp_ln55 = icmp_eq  i4 %indvar_flatten_load, i4 9" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 28 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.80ns)   --->   "%add_ln55_3 = add i4 %indvar_flatten_load, i4 1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 29 'add' 'add_ln55_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %for.inc29, void %for.end31" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 30 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57]   --->   Operation 31 'load' 'j_load' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.62ns)   --->   "%add_ln55 = add i2 %i_1, i2 1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 32 'add' 'add_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.39ns)   --->   "%icmp_ln57 = icmp_eq  i2 %j_load, i2 3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57]   --->   Operation 33 'icmp' 'icmp_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.34ns)   --->   "%select_ln55 = select i1 %icmp_ln57, i2 0, i2 %j_load" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 34 'select' 'select_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%add_ln55_cast = zext i2 %add_ln55" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 35 'zext' 'add_ln55_cast' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %add_ln55, i2 0" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 36 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.80ns)   --->   "%empty_7 = sub i4 %tmp_1, i4 %add_ln55_cast" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 37 'sub' 'empty_7' <Predicate = (!icmp_ln55)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.34ns)   --->   "%select_ln55_1 = select i1 %icmp_ln57, i2 %add_ln55, i2 %i_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 38 'select' 'select_ln55_1' <Predicate = (!icmp_ln55)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i2 %select_ln55_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 39 'zext' 'zext_ln62' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln55_1, i2 0" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 40 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln62 = sub i4 %p_shl3, i4 %zext_ln62" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 41 'sub' 'sub_ln62' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 42 [1/1] (0.18ns)   --->   "%select_ln55_2 = select i1 %icmp_ln57, i4 %empty_7, i4 %empty" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 42 'select' 'select_ln55_2' <Predicate = (!icmp_ln55)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.80ns)   --->   "%add_ln55_1 = add i4 %select_ln55_2, i4 1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 43 'add' 'add_ln55_1' <Predicate = (!icmp_ln55)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add_ln55_1_cast = zext i4 %add_ln55_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 44 'zext' 'add_ln55_1_cast' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i8 %a, i64 0, i64 %add_ln55_1_cast" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 45 'getelementptr' 'a_addr_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (0.73ns)   --->   "%a_load_1 = load i4 %a_addr_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 46 'load' 'a_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 47 [1/1] (0.80ns)   --->   "%add_ln55_2 = add i4 %select_ln55_2, i4 2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 47 'add' 'add_ln55_2' <Predicate = (!icmp_ln55)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add_ln55_2_cast = zext i4 %add_ln55_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 48 'zext' 'add_ln55_2_cast' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr i8 %a, i64 0, i64 %add_ln55_2_cast" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 49 'getelementptr' 'a_addr_2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (0.73ns)   --->   "%a_load_2 = load i4 %a_addr_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 50 'load' 'a_load_2' <Predicate = (!icmp_ln55)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i2 %select_ln55" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 51 'zext' 'zext_ln62_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln62_2 = zext i2 %select_ln55" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 52 'zext' 'zext_ln62_2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.71ns)   --->   "%add_ln62_3 = add i3 %zext_ln62_2, i3 3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 53 'add' 'add_ln62_3' <Predicate = (!icmp_ln55)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln62_3 = zext i3 %add_ln62_3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 54 'zext' 'zext_ln62_3' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr i8 %b, i64 0, i64 %zext_ln62_3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 55 'getelementptr' 'b_addr_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.80ns)   --->   "%add_ln62_4 = add i4 %zext_ln62_1, i4 6" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 56 'add' 'add_ln62_4' <Predicate = (!icmp_ln55)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln62_4 = zext i4 %add_ln62_4" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 57 'zext' 'zext_ln62_4' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr i8 %b, i64 0, i64 %zext_ln62_4" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 58 'getelementptr' 'b_addr_2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.46ns) (root node of TernaryAdder)   --->   "%add_ln62_5 = add i4 %sub_ln62, i4 %zext_ln62_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 59 'add' 'add_ln62_5' <Predicate = (!icmp_ln55)> <Delay = 0.46> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 60 [2/2] (0.73ns)   --->   "%b_load_1 = load i4 %b_addr_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 60 'load' 'b_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 61 [2/2] (0.73ns)   --->   "%b_load_2 = load i4 %b_addr_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 61 'load' 'b_load_2' <Predicate = (!icmp_ln55)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 62 [1/1] (0.62ns)   --->   "%add_ln57 = add i2 %select_ln55, i2 1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57]   --->   Operation 62 'add' 'add_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.46ns)   --->   "%store_ln57 = store i4 %add_ln55_3, i4 %indvar_flatten" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57]   --->   Operation 63 'store' 'store_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.46>
ST_1 : Operation 64 [1/1] (0.46ns)   --->   "%store_ln57 = store i2 %select_ln55_1, i2 %i" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57]   --->   Operation 64 'store' 'store_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.46>
ST_1 : Operation 65 [1/1] (0.46ns)   --->   "%store_ln57 = store i2 %add_ln57, i2 %j" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57]   --->   Operation 65 'store' 'store_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%select_ln55_2_cast = zext i4 %select_ln55_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 66 'zext' 'select_ln55_2_cast' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i8 %a, i64 0, i64 %select_ln55_2_cast" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 67 'getelementptr' 'a_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (0.73ns)   --->   "%a_load = load i4 %a_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 68 'load' 'a_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 69 [1/2] (0.73ns)   --->   "%a_load_1 = load i4 %a_addr_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 69 'load' 'a_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln55_1 = sext i8 %a_load_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 70 'sext' 'sext_ln55_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 71 [1/2] (0.73ns)   --->   "%a_load_2 = load i4 %a_addr_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 71 'load' 'a_load_2' <Predicate = (!icmp_ln55)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i2 %select_ln55" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57]   --->   Operation 72 'zext' 'zext_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i8 %b, i64 0, i64 %zext_ln57" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 73 'getelementptr' 'b_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (0.73ns)   --->   "%b_load = load i4 %b_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 74 'load' 'b_load' <Predicate = (!icmp_ln55)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 75 [1/2] (0.73ns)   --->   "%b_load_1 = load i4 %b_addr_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 75 'load' 'b_load_1' <Predicate = (!icmp_ln55)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln62_1 = sext i8 %b_load_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 76 'sext' 'sext_ln62_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 77 [3/3] (1.08ns) (grouped into DSP with root node add_ln62)   --->   "%mul_ln62_1 = mul i16 %sext_ln62_1, i16 %sext_ln55_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 77 'mul' 'mul_ln62_1' <Predicate = (!icmp_ln55)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 78 [1/2] (0.73ns)   --->   "%b_load_2 = load i4 %b_addr_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 78 'load' 'b_load_2' <Predicate = (!icmp_ln55)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 79 [1/2] (0.73ns)   --->   "%a_load = load i4 %a_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 79 'load' 'a_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln55_2 = sext i8 %a_load_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 80 'sext' 'sext_ln55_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/2] (0.73ns)   --->   "%b_load = load i4 %b_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 81 'load' 'b_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 82 [2/3] (1.08ns) (grouped into DSP with root node add_ln62)   --->   "%mul_ln62_1 = mul i16 %sext_ln62_1, i16 %sext_ln55_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 82 'mul' 'mul_ln62_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln62_2 = sext i8 %b_load_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 83 'sext' 'sext_ln62_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [3/3] (1.08ns) (grouped into DSP with root node add_ln62_1)   --->   "%mul_ln62_2 = mul i16 %sext_ln62_2, i16 %sext_ln55_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 84 'mul' 'mul_ln62_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.52>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i8 %a_load" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:55]   --->   Operation 85 'sext' 'sext_ln55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i8 %b_load" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 86 'sext' 'sext_ln62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (1.69ns)   --->   "%mul_ln62 = mul i16 %sext_ln62, i16 %sext_ln55" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 87 'mul' 'mul_ln62' <Predicate = true> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/3] (0.00ns) (grouped into DSP with root node add_ln62)   --->   "%mul_ln62_1 = mul i16 %sext_ln62_1, i16 %sext_ln55_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 88 'mul' 'mul_ln62_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 89 [2/3] (1.08ns) (grouped into DSP with root node add_ln62_1)   --->   "%mul_ln62_2 = mul i16 %sext_ln62_2, i16 %sext_ln55_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 89 'mul' 'mul_ln62_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 90 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62 = add i16 %mul_ln62, i16 %mul_ln62_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 90 'add' 'add_ln62' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln68 = ret" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:68]   --->   Operation 104 'ret' 'ret_ln68' <Predicate = (icmp_ln55)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.83>
ST_5 : Operation 91 [1/3] (0.00ns) (grouped into DSP with root node add_ln62_1)   --->   "%mul_ln62_2 = mul i16 %sext_ln62_2, i16 %sext_ln55_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 91 'mul' 'mul_ln62_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 92 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62 = add i16 %mul_ln62, i16 %mul_ln62_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 92 'add' 'add_ln62' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 93 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62_1 = add i16 %mul_ln62_2, i16 3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 93 'add' 'add_ln62_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.68>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_Col_str"   --->   Operation 94 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%empty_6 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 95 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln62_5 = zext i4 %add_ln62_5" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 96 'zext' 'zext_ln62_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i16 %res, i64 0, i64 %zext_ln62_5" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 97 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labA/hls_matrixmul_prj/solution3/directives.tcl:7]   --->   Operation 98 'specpipeline' 'specpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57]   --->   Operation 99 'specloopname' 'specloopname_ln57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62_1 = add i16 %mul_ln62_2, i16 3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 100 'add' 'add_ln62_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 101 [1/1] (1.12ns)   --->   "%add_ln62_2 = add i16 %add_ln62_1, i16 %add_ln62" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 101 'add' 'add_ln62_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.73ns)   --->   "%store_ln62 = store i16 %add_ln62_2, i4 %res_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 102 'store' 'store_ln62' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln57 = br void %for.inc" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:57]   --->   Operation 103 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                   (alloca           ) [ 0100000]
i                   (alloca           ) [ 0100000]
indvar_flatten      (alloca           ) [ 0100000]
spectopmodule_ln48  (spectopmodule    ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
store_ln55          (store            ) [ 0000000]
store_ln55          (store            ) [ 0000000]
store_ln55          (store            ) [ 0000000]
br_ln55             (br               ) [ 0000000]
i_1                 (load             ) [ 0000000]
indvar_flatten_load (load             ) [ 0000000]
i_cast              (zext             ) [ 0000000]
tmp                 (bitconcatenate   ) [ 0000000]
empty               (sub              ) [ 0000000]
icmp_ln55           (icmp             ) [ 0111100]
add_ln55_3          (add              ) [ 0000000]
br_ln55             (br               ) [ 0000000]
j_load              (load             ) [ 0000000]
add_ln55            (add              ) [ 0000000]
icmp_ln57           (icmp             ) [ 0000000]
select_ln55         (select           ) [ 0010000]
add_ln55_cast       (zext             ) [ 0000000]
tmp_1               (bitconcatenate   ) [ 0000000]
empty_7             (sub              ) [ 0000000]
select_ln55_1       (select           ) [ 0000000]
zext_ln62           (zext             ) [ 0000000]
p_shl3              (bitconcatenate   ) [ 0000000]
sub_ln62            (sub              ) [ 0000000]
select_ln55_2       (select           ) [ 0010000]
add_ln55_1          (add              ) [ 0000000]
add_ln55_1_cast     (zext             ) [ 0000000]
a_addr_1            (getelementptr    ) [ 0010000]
add_ln55_2          (add              ) [ 0000000]
add_ln55_2_cast     (zext             ) [ 0000000]
a_addr_2            (getelementptr    ) [ 0010000]
zext_ln62_1         (zext             ) [ 0000000]
zext_ln62_2         (zext             ) [ 0000000]
add_ln62_3          (add              ) [ 0000000]
zext_ln62_3         (zext             ) [ 0000000]
b_addr_1            (getelementptr    ) [ 0010000]
add_ln62_4          (add              ) [ 0000000]
zext_ln62_4         (zext             ) [ 0000000]
b_addr_2            (getelementptr    ) [ 0010000]
add_ln62_5          (add              ) [ 0111111]
add_ln57            (add              ) [ 0000000]
store_ln57          (store            ) [ 0000000]
store_ln57          (store            ) [ 0000000]
store_ln57          (store            ) [ 0000000]
select_ln55_2_cast  (zext             ) [ 0000000]
a_addr              (getelementptr    ) [ 0101000]
a_load_1            (load             ) [ 0000000]
sext_ln55_1         (sext             ) [ 0111100]
a_load_2            (load             ) [ 0101000]
zext_ln57           (zext             ) [ 0000000]
b_addr              (getelementptr    ) [ 0101000]
b_load_1            (load             ) [ 0000000]
sext_ln62_1         (sext             ) [ 0111100]
b_load_2            (load             ) [ 0101000]
a_load              (load             ) [ 0010100]
sext_ln55_2         (sext             ) [ 0110110]
b_load              (load             ) [ 0010100]
sext_ln62_2         (sext             ) [ 0110110]
sext_ln55           (sext             ) [ 0000000]
sext_ln62           (sext             ) [ 0000000]
mul_ln62            (mul              ) [ 0100010]
mul_ln62_1          (mul              ) [ 0100010]
mul_ln62_2          (mul              ) [ 0010001]
add_ln62            (add              ) [ 0010001]
specloopname_ln0    (specloopname     ) [ 0000000]
empty_6             (speclooptripcount) [ 0000000]
zext_ln62_5         (zext             ) [ 0000000]
res_addr            (getelementptr    ) [ 0000000]
specpipeline_ln7    (specpipeline     ) [ 0000000]
specloopname_ln57   (specloopname     ) [ 0000000]
add_ln62_1          (add              ) [ 0000000]
add_ln62_2          (add              ) [ 0000000]
store_ln62          (store            ) [ 0000000]
br_ln57             (br               ) [ 0000000]
ret_ln68            (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Col_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="j_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="i_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="indvar_flatten_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="a_addr_1_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="4" slack="0"/>
<pin id="76" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="4" slack="0"/>
<pin id="81" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="0"/>
<pin id="84" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="85" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="86" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="8" slack="1"/>
<pin id="87" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load_1/1 a_load_2/1 a_load/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="a_addr_2_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="4" slack="0"/>
<pin id="93" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_2/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="b_addr_1_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="3" slack="0"/>
<pin id="101" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="b_addr_2_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="4" slack="0"/>
<pin id="108" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_2/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="0"/>
<pin id="113" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="0"/>
<pin id="116" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="117" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="118" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="8" slack="1"/>
<pin id="119" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load_1/1 b_load_2/1 b_load/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="a_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="b_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="2" slack="0"/>
<pin id="134" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="res_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="4" slack="0"/>
<pin id="142" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/6 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln62_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="0"/>
<pin id="147" dir="0" index="1" bw="16" slack="0"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/6 "/>
</bind>
</comp>

<comp id="151" class="1005" name="reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="1"/>
<pin id="153" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_load_2 a_load "/>
</bind>
</comp>

<comp id="155" class="1005" name="reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="1"/>
<pin id="157" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_load_2 b_load "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln55_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="4" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln55_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="2" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln55_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="2" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="i_1_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="2" slack="0"/>
<pin id="176" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="indvar_flatten_load_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="i_cast_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="2" slack="0"/>
<pin id="182" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="0" index="1" bw="2" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="empty_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="0" index="1" bw="2" slack="0"/>
<pin id="195" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln55_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="4" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln55_3_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_3/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="j_load_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="2" slack="0"/>
<pin id="212" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln55_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="2" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="icmp_ln57_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="2" slack="0"/>
<pin id="221" dir="0" index="1" bw="2" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="select_ln55_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="2" slack="0"/>
<pin id="228" dir="0" index="2" bw="2" slack="0"/>
<pin id="229" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="add_ln55_cast_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="2" slack="0"/>
<pin id="235" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_ln55_cast/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="0"/>
<pin id="239" dir="0" index="1" bw="2" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="empty_7_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="0"/>
<pin id="247" dir="0" index="1" bw="2" slack="0"/>
<pin id="248" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_7/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="select_ln55_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="2" slack="0"/>
<pin id="254" dir="0" index="2" bw="2" slack="0"/>
<pin id="255" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55_1/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln62_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="2" slack="0"/>
<pin id="261" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="p_shl3_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="0"/>
<pin id="265" dir="0" index="1" bw="2" slack="0"/>
<pin id="266" dir="0" index="2" bw="1" slack="0"/>
<pin id="267" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="sub_ln62_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="0" index="1" bw="2" slack="0"/>
<pin id="274" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln62/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="select_ln55_2_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="4" slack="0"/>
<pin id="280" dir="0" index="2" bw="4" slack="0"/>
<pin id="281" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55_2/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln55_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_1/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln55_1_cast_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_ln55_1_cast/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="add_ln55_2_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="0"/>
<pin id="298" dir="0" index="1" bw="3" slack="0"/>
<pin id="299" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_2/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln55_2_cast_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_ln55_2_cast/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln62_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="2" slack="0"/>
<pin id="309" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_1/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln62_2_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="2" slack="0"/>
<pin id="313" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_2/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="add_ln62_3_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="2" slack="0"/>
<pin id="317" dir="0" index="1" bw="3" slack="0"/>
<pin id="318" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_3/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln62_3_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="3" slack="0"/>
<pin id="323" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_3/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln62_4_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="2" slack="0"/>
<pin id="328" dir="0" index="1" bw="4" slack="0"/>
<pin id="329" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_4/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln62_4_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4" slack="0"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_4/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="add_ln62_5_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="0"/>
<pin id="339" dir="0" index="1" bw="2" slack="0"/>
<pin id="340" dir="1" index="2" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_5/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="add_ln57_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="2" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln57_store_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="0" index="1" bw="4" slack="0"/>
<pin id="352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln57_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="2" slack="0"/>
<pin id="356" dir="0" index="1" bw="2" slack="0"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln57_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="2" slack="0"/>
<pin id="361" dir="0" index="1" bw="2" slack="0"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="select_ln55_2_cast_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="1"/>
<pin id="366" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln55_2_cast/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="sext_ln55_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_1/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln57_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="2" slack="1"/>
<pin id="374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="sext_ln62_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_1/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="sext_ln55_2_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="1"/>
<pin id="382" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_2/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="sext_ln62_2_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="1"/>
<pin id="386" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_2/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sext_ln55_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="1"/>
<pin id="390" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="sext_ln62_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="1"/>
<pin id="394" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="mul_ln62_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="0"/>
<pin id="398" dir="0" index="1" bw="8" slack="0"/>
<pin id="399" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln62/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln62_5_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="4" slack="5"/>
<pin id="404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_5/6 "/>
</bind>
</comp>

<comp id="406" class="1004" name="add_ln62_2_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="16" slack="0"/>
<pin id="408" dir="0" index="1" bw="16" slack="1"/>
<pin id="409" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_2/6 "/>
</bind>
</comp>

<comp id="411" class="1007" name="grp_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="0"/>
<pin id="413" dir="0" index="1" bw="8" slack="0"/>
<pin id="414" dir="0" index="2" bw="16" slack="0"/>
<pin id="415" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln62_1/2 add_ln62/4 "/>
</bind>
</comp>

<comp id="419" class="1007" name="grp_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="0"/>
<pin id="421" dir="0" index="1" bw="8" slack="0"/>
<pin id="422" dir="0" index="2" bw="2" slack="0"/>
<pin id="423" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln62_2/3 add_ln62_1/5 "/>
</bind>
</comp>

<comp id="428" class="1005" name="j_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="2" slack="0"/>
<pin id="430" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="435" class="1005" name="i_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="2" slack="0"/>
<pin id="437" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="442" class="1005" name="indvar_flatten_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="4" slack="0"/>
<pin id="444" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="449" class="1005" name="icmp_ln55_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="1"/>
<pin id="451" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln55 "/>
</bind>
</comp>

<comp id="453" class="1005" name="select_ln55_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="2" slack="1"/>
<pin id="455" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln55 "/>
</bind>
</comp>

<comp id="458" class="1005" name="select_ln55_2_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="4" slack="1"/>
<pin id="460" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln55_2 "/>
</bind>
</comp>

<comp id="463" class="1005" name="a_addr_1_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="4" slack="1"/>
<pin id="465" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="468" class="1005" name="a_addr_2_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="4" slack="1"/>
<pin id="470" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_2 "/>
</bind>
</comp>

<comp id="473" class="1005" name="b_addr_1_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="4" slack="1"/>
<pin id="475" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_1 "/>
</bind>
</comp>

<comp id="478" class="1005" name="b_addr_2_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="4" slack="1"/>
<pin id="480" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_2 "/>
</bind>
</comp>

<comp id="483" class="1005" name="add_ln62_5_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="4" slack="5"/>
<pin id="485" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="add_ln62_5 "/>
</bind>
</comp>

<comp id="488" class="1005" name="a_addr_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="4" slack="1"/>
<pin id="490" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="493" class="1005" name="sext_ln55_1_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="16" slack="1"/>
<pin id="495" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln55_1 "/>
</bind>
</comp>

<comp id="498" class="1005" name="b_addr_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="4" slack="1"/>
<pin id="500" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="503" class="1005" name="sext_ln62_1_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="16" slack="1"/>
<pin id="505" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln62_1 "/>
</bind>
</comp>

<comp id="508" class="1005" name="sext_ln55_2_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="16" slack="1"/>
<pin id="510" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln55_2 "/>
</bind>
</comp>

<comp id="513" class="1005" name="sext_ln62_2_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="16" slack="1"/>
<pin id="515" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln62_2 "/>
</bind>
</comp>

<comp id="518" class="1005" name="mul_ln62_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="16" slack="1"/>
<pin id="520" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln62 "/>
</bind>
</comp>

<comp id="523" class="1005" name="add_ln62_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="16" slack="1"/>
<pin id="525" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln62 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="38" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="88"><net_src comp="72" pin="3"/><net_sink comp="79" pin=2"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="38" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="96"><net_src comp="89" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="38" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="38" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="120"><net_src comp="97" pin="3"/><net_sink comp="111" pin=2"/></net>

<net id="121"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="38" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="122" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="38" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="130" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="38" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="138" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="79" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="111" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="183"><net_src comp="174" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="174" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="26" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="196"><net_src comp="184" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="180" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="177" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="30" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="177" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="32" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="217"><net_src comp="174" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="34" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="210" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="36" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="230"><net_src comp="219" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="26" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="210" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="236"><net_src comp="213" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="28" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="213" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="26" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="249"><net_src comp="237" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="233" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="256"><net_src comp="219" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="213" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="174" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="262"><net_src comp="251" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="28" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="251" pin="3"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="26" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="275"><net_src comp="263" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="259" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="282"><net_src comp="219" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="245" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="192" pin="2"/><net_sink comp="277" pin=2"/></net>

<net id="289"><net_src comp="277" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="32" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="285" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="300"><net_src comp="277" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="40" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="296" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="310"><net_src comp="225" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="225" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="311" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="42" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="315" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="330"><net_src comp="307" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="44" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="341"><net_src comp="271" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="307" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="225" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="34" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="204" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="251" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="343" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="364" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="371"><net_src comp="79" pin="7"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="372" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="379"><net_src comp="111" pin="7"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="151" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="155" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="151" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="155" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="392" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="388" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="402" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="410"><net_src comp="406" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="416"><net_src comp="376" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="368" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="396" pin="2"/><net_sink comp="411" pin=2"/></net>

<net id="424"><net_src comp="384" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="380" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="46" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="427"><net_src comp="419" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="431"><net_src comp="60" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="434"><net_src comp="428" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="438"><net_src comp="64" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="440"><net_src comp="435" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="441"><net_src comp="435" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="445"><net_src comp="68" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="448"><net_src comp="442" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="452"><net_src comp="198" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="225" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="461"><net_src comp="277" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="466"><net_src comp="72" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="471"><net_src comp="89" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="476"><net_src comp="97" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="481"><net_src comp="104" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="486"><net_src comp="337" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="491"><net_src comp="122" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="496"><net_src comp="368" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="501"><net_src comp="130" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="506"><net_src comp="376" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="511"><net_src comp="380" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="516"><net_src comp="384" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="521"><net_src comp="396" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="526"><net_src comp="411" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="406" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {6 }
 - Input state : 
	Port: matrixmul : a | {1 2 3 }
	Port: matrixmul : b | {1 2 3 }
  - Chain level:
	State 1
		store_ln55 : 1
		store_ln55 : 1
		store_ln55 : 1
		i_1 : 1
		indvar_flatten_load : 1
		i_cast : 2
		tmp : 2
		empty : 3
		icmp_ln55 : 2
		add_ln55_3 : 2
		br_ln55 : 3
		j_load : 1
		add_ln55 : 2
		icmp_ln57 : 2
		select_ln55 : 3
		add_ln55_cast : 3
		tmp_1 : 3
		empty_7 : 4
		select_ln55_1 : 3
		zext_ln62 : 4
		p_shl3 : 4
		sub_ln62 : 5
		select_ln55_2 : 5
		add_ln55_1 : 6
		add_ln55_1_cast : 7
		a_addr_1 : 8
		a_load_1 : 9
		add_ln55_2 : 6
		add_ln55_2_cast : 7
		a_addr_2 : 8
		a_load_2 : 9
		zext_ln62_1 : 4
		zext_ln62_2 : 4
		add_ln62_3 : 5
		zext_ln62_3 : 6
		b_addr_1 : 7
		add_ln62_4 : 5
		zext_ln62_4 : 6
		b_addr_2 : 7
		add_ln62_5 : 6
		b_load_1 : 8
		b_load_2 : 8
		add_ln57 : 4
		store_ln57 : 3
		store_ln57 : 4
		store_ln57 : 5
	State 2
		a_addr : 1
		a_load : 2
		sext_ln55_1 : 1
		b_addr : 1
		b_load : 2
		sext_ln62_1 : 1
		mul_ln62_1 : 2
	State 3
		mul_ln62_2 : 1
	State 4
		mul_ln62 : 1
		add_ln62 : 2
	State 5
		add_ln62_1 : 1
	State 6
		res_addr : 1
		add_ln62_2 : 1
		store_ln62 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |     add_ln55_3_fu_204     |    0    |    0    |    12   |
|          |      add_ln55_fu_213      |    0    |    0    |    9    |
|          |     add_ln55_1_fu_285     |    0    |    0    |    12   |
|          |     add_ln55_2_fu_296     |    0    |    0    |    12   |
|    add   |     add_ln62_3_fu_315     |    0    |    0    |    10   |
|          |     add_ln62_4_fu_326     |    0    |    0    |    12   |
|          |     add_ln62_5_fu_337     |    0    |    0    |    7    |
|          |      add_ln57_fu_343      |    0    |    0    |    9    |
|          |     add_ln62_2_fu_406     |    0    |    0    |    23   |
|----------|---------------------------|---------|---------|---------|
|    mul   |      mul_ln62_fu_396      |    0    |    0    |    40   |
|----------|---------------------------|---------|---------|---------|
|          |        empty_fu_192       |    0    |    0    |    12   |
|    sub   |       empty_7_fu_245      |    0    |    0    |    12   |
|          |      sub_ln62_fu_271      |    0    |    0    |    7    |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      icmp_ln55_fu_198     |    0    |    0    |    9    |
|          |      icmp_ln57_fu_219     |    0    |    0    |    8    |
|----------|---------------------------|---------|---------|---------|
|          |     select_ln55_fu_225    |    0    |    0    |    2    |
|  select  |    select_ln55_1_fu_251   |    0    |    0    |    2    |
|          |    select_ln55_2_fu_277   |    0    |    0    |    4    |
|----------|---------------------------|---------|---------|---------|
|  muladd  |         grp_fu_411        |    1    |    0    |    0    |
|          |         grp_fu_419        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       i_cast_fu_180       |    0    |    0    |    0    |
|          |    add_ln55_cast_fu_233   |    0    |    0    |    0    |
|          |      zext_ln62_fu_259     |    0    |    0    |    0    |
|          |   add_ln55_1_cast_fu_291  |    0    |    0    |    0    |
|          |   add_ln55_2_cast_fu_302  |    0    |    0    |    0    |
|   zext   |     zext_ln62_1_fu_307    |    0    |    0    |    0    |
|          |     zext_ln62_2_fu_311    |    0    |    0    |    0    |
|          |     zext_ln62_3_fu_321    |    0    |    0    |    0    |
|          |     zext_ln62_4_fu_332    |    0    |    0    |    0    |
|          | select_ln55_2_cast_fu_364 |    0    |    0    |    0    |
|          |      zext_ln57_fu_372     |    0    |    0    |    0    |
|          |     zext_ln62_5_fu_402    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |         tmp_fu_184        |    0    |    0    |    0    |
|bitconcatenate|        tmp_1_fu_237       |    0    |    0    |    0    |
|          |       p_shl3_fu_263       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     sext_ln55_1_fu_368    |    0    |    0    |    0    |
|          |     sext_ln62_1_fu_376    |    0    |    0    |    0    |
|   sext   |     sext_ln55_2_fu_380    |    0    |    0    |    0    |
|          |     sext_ln62_2_fu_384    |    0    |    0    |    0    |
|          |      sext_ln55_fu_388     |    0    |    0    |    0    |
|          |      sext_ln62_fu_392     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    2    |    0    |   202   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   a_addr_1_reg_463   |    4   |
|   a_addr_2_reg_468   |    4   |
|    a_addr_reg_488    |    4   |
|  add_ln62_5_reg_483  |    4   |
|   add_ln62_reg_523   |   16   |
|   b_addr_1_reg_473   |    4   |
|   b_addr_2_reg_478   |    4   |
|    b_addr_reg_498    |    4   |
|       i_reg_435      |    2   |
|   icmp_ln55_reg_449  |    1   |
|indvar_flatten_reg_442|    4   |
|       j_reg_428      |    2   |
|   mul_ln62_reg_518   |   16   |
|        reg_151       |    8   |
|        reg_155       |    8   |
| select_ln55_2_reg_458|    4   |
|  select_ln55_reg_453 |    2   |
|  sext_ln55_1_reg_493 |   16   |
|  sext_ln55_2_reg_508 |   16   |
|  sext_ln62_1_reg_503 |   16   |
|  sext_ln62_2_reg_513 |   16   |
+----------------------+--------+
|         Total        |   155  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_79 |  p0  |   4  |   4  |   16   ||    20   |
|  grp_access_fu_79 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_111 |  p0  |   4  |   4  |   16   ||    20   |
| grp_access_fu_111 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_411    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_411    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_419    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_419    |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   104  || 3.89071 ||    99   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   202  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   99   |
|  Register |    -   |    -   |   155  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   155  |   301  |
+-----------+--------+--------+--------+--------+
