Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Nov 24 23:51:12 2023
| Host         : Ganesh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_timing_summary_routed.rpt -pb processor_timing_summary_routed.pb -rpx processor_timing_summary_routed.rpx -warn_on_violation
| Design       : processor
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                1000        
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  576         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5679)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (26112)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5679)
---------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: ps2c (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: PC1_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: PC1_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: PC1_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: PC1_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: PC1_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: PC1_reg[14]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: PC1_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: PC1_reg[16]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: PC1_reg[17]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: PC1_reg[18]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: PC1_reg[19]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: PC1_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: PC1_reg[20]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: PC1_reg[21]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: PC1_reg[22]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: PC1_reg[23]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: PC1_reg[24]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: PC1_reg[25]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: PC1_reg[26]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: PC1_reg[27]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: PC1_reg[28]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: PC1_reg[29]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: PC1_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: PC1_reg[30]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: PC1_reg[31]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: PC1_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: PC1_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: PC1_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: PC1_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: PC1_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: PC1_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: PC1_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[14]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[16]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[17]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[18]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[19]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[20]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[21]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[22]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[23]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[24]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[25]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[26]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[27]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[28]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[29]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[30]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[31]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_2/Q_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[0].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[10].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[11].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[12].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[13].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[14].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[15].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[16].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[17].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[18].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[19].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[1].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[20].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[21].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[22].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[23].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[24].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[25].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[26].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[27].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[28].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[29].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[2].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[30].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[31].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[3].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[4].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[5].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[6].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[7].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[8].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_3/genblk1[9].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[0].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[10].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[11].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[12].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[13].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[14].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[15].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[16].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[17].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[18].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[19].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[1].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[20].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[21].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[22].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[23].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[24].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[25].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[26].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[27].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[28].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[29].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[2].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[30].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[31].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[3].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[4].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[5].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[6].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[7].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[8].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_4/genblk1[9].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[0].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[10].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[11].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[12].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[13].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[14].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[15].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[16].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[17].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[18].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[19].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[1].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[20].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[21].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[22].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[23].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[24].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[25].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[26].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[27].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[28].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[29].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[2].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[30].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[31].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[3].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[4].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[5].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[6].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[7].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[8].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_5/genblk1[9].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[0].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[10].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[11].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[12].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[13].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[14].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[15].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[16].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[17].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[18].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[19].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[1].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[20].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[21].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[22].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[23].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[24].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[25].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[26].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[27].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[28].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[29].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[2].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[30].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[31].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[3].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[4].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[5].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[6].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[7].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[8].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_6/genblk1[9].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[10].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[11].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[12].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[13].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[14].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[15].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[16].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[17].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[18].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[19].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[20].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[21].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[22].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[23].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[24].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[25].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[26].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[27].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[28].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[29].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[30].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[31].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[7].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[8].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: buf_reg_7/genblk1[9].reg1/d/Q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: control_unit/mainDecoder/state_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: control_unit/mainDecoder/state_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: control_unit/mainDecoder/state_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: control_unit/mainDecoder/state_reg[3]/Q (HIGH)

 There are 3720 register/latch pins with no clock driven by root clock pin: count_reg[22]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: current_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ps2_rx_unit/rx_done_tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (26112)
----------------------------------------------------
 There are 26112 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.096        0.000                      0                  176        0.125        0.000                      0                  176        1.500        0.000                       0                   145  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
clk_pin           {0.000 4.000}        8.000           125.000         
  DCM_TMDS_CLKFX  {0.000 2.000}        4.000           250.000         
  MMCM_pix_clock  {0.000 20.000}       40.000          25.000          
  clkfb_in        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin                 4.694        0.000                      0                   23        0.268        0.000                      0                   23        2.000        0.000                       0                    25  
  DCM_TMDS_CLKFX        1.641        0.000                      0                   39        0.260        0.000                      0                   39        1.500        0.000                       0                    37  
  MMCM_pix_clock       22.398        0.000                      0                  114        0.184        0.000                      0                  114       19.500        0.000                       0                    80  
  clkfb_in                                                                                                                                                          5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
MMCM_pix_clock  DCM_TMDS_CLKFX        1.096        0.000                      0                   30        0.125        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group      From Clock      To Clock      
----------      ----------      --------      
(none)                                          
(none)          DCM_TMDS_CLKFX                  
(none)          MMCM_pix_clock                  
(none)          clkfb_in                        
(none)                          MMCM_pix_clock  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.694ns  (required time - arrival time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.929ns (27.878%)  route 2.403ns (72.122%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.672     5.341    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  count_reg[22]/Q
                         net (fo=1, routed)           0.579     6.376    clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.477 r  clk_BUFG_inst/O
                         net (fo=3721, routed)        1.824     8.301    clk_BUFG
    SLICE_X22Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.372     8.673 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.673    count_reg[20]_i_1_n_5
    SLICE_X22Y46         FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.498    12.890    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.450    13.341    
                         clock uncertainty           -0.035    13.305    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)        0.062    13.367    count_reg[22]
  -------------------------------------------------------------------
                         required time                         13.367    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  4.694    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 1.920ns (78.085%)  route 0.539ns (21.915%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.671     5.340    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.335    count_reg_n_0_[1]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.009 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    count_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    count_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.237    count_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.351    count_reg[12]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.465    count_reg[16]_i_1_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.799 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.799    count_reg[20]_i_1_n_6
    SLICE_X22Y46         FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.498    12.890    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.425    13.316    
                         clock uncertainty           -0.035    13.280    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)        0.062    13.342    count_reg[21]
  -------------------------------------------------------------------
                         required time                         13.342    
                         arrival time                          -7.799    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.655ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 1.809ns (77.049%)  route 0.539ns (22.951%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.671     5.340    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.335    count_reg_n_0_[1]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.009 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    count_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    count_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.237    count_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.351    count_reg[12]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.465    count_reg[16]_i_1_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.688 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.688    count_reg[20]_i_1_n_7
    SLICE_X22Y46         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.498    12.890    sysclk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.425    13.316    
                         clock uncertainty           -0.035    13.280    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)        0.062    13.342    count_reg[20]
  -------------------------------------------------------------------
                         required time                         13.342    
                         arrival time                          -7.688    
  -------------------------------------------------------------------
                         slack                                  5.655    

Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 1.806ns (77.020%)  route 0.539ns (22.980%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.671     5.340    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.335    count_reg_n_0_[1]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.009 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    count_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    count_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.237    count_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.351    count_reg[12]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.685 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.685    count_reg[16]_i_1_n_6
    SLICE_X22Y45         FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.498    12.890    sysclk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.425    13.316    
                         clock uncertainty           -0.035    13.280    
    SLICE_X22Y45         FDRE (Setup_fdre_C_D)        0.062    13.342    count_reg[17]
  -------------------------------------------------------------------
                         required time                         13.342    
                         arrival time                          -7.685    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 1.785ns (76.812%)  route 0.539ns (23.188%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.671     5.340    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.335    count_reg_n_0_[1]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.009 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    count_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    count_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.237    count_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.351    count_reg[12]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.664 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.664    count_reg[16]_i_1_n_4
    SLICE_X22Y45         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.498    12.890    sysclk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  count_reg[19]/C
                         clock pessimism              0.425    13.316    
                         clock uncertainty           -0.035    13.280    
    SLICE_X22Y45         FDRE (Setup_fdre_C_D)        0.062    13.342    count_reg[19]
  -------------------------------------------------------------------
                         required time                         13.342    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.753ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 1.711ns (76.049%)  route 0.539ns (23.951%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.671     5.340    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.335    count_reg_n_0_[1]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.009 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    count_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    count_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.237    count_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.351    count_reg[12]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.590 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.590    count_reg[16]_i_1_n_5
    SLICE_X22Y45         FDRE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.498    12.890    sysclk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  count_reg[18]/C
                         clock pessimism              0.425    13.316    
                         clock uncertainty           -0.035    13.280    
    SLICE_X22Y45         FDRE (Setup_fdre_C_D)        0.062    13.342    count_reg[18]
  -------------------------------------------------------------------
                         required time                         13.342    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  5.753    

Slack (MET) :             5.769ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 1.695ns (75.878%)  route 0.539ns (24.122%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.671     5.340    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.335    count_reg_n_0_[1]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.009 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    count_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    count_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.237    count_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.351    count_reg[12]_i_1_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.574 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.574    count_reg[16]_i_1_n_7
    SLICE_X22Y45         FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.498    12.890    sysclk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  count_reg[16]/C
                         clock pessimism              0.425    13.316    
                         clock uncertainty           -0.035    13.280    
    SLICE_X22Y45         FDRE (Setup_fdre_C_D)        0.062    13.342    count_reg[16]
  -------------------------------------------------------------------
                         required time                         13.342    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                  5.769    

Slack (MET) :             5.772ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 1.692ns (75.845%)  route 0.539ns (24.155%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.671     5.340    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.335    count_reg_n_0_[1]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.009 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    count_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    count_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.237    count_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.571 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.571    count_reg[12]_i_1_n_6
    SLICE_X22Y44         FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.498    12.890    sysclk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  count_reg[13]/C
                         clock pessimism              0.425    13.316    
                         clock uncertainty           -0.035    13.280    
    SLICE_X22Y44         FDRE (Setup_fdre_C_D)        0.062    13.342    count_reg[13]
  -------------------------------------------------------------------
                         required time                         13.342    
                         arrival time                          -7.571    
  -------------------------------------------------------------------
                         slack                                  5.772    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 1.671ns (75.616%)  route 0.539ns (24.384%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.671     5.340    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.335    count_reg_n_0_[1]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.009 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    count_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    count_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.237    count_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.550 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.550    count_reg[12]_i_1_n_4
    SLICE_X22Y44         FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.498    12.890    sysclk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  count_reg[15]/C
                         clock pessimism              0.425    13.316    
                         clock uncertainty           -0.035    13.280    
    SLICE_X22Y44         FDRE (Setup_fdre_C_D)        0.062    13.342    count_reg[15]
  -------------------------------------------------------------------
                         required time                         13.342    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.867ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 1.597ns (74.771%)  route 0.539ns (25.229%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.671     5.340    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.335    count_reg_n_0_[1]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.009 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    count_reg[0]_i_1_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    count_reg[4]_i_1_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.237    count_reg[8]_i_1_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.476 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.476    count_reg[12]_i_1_n_5
    SLICE_X22Y44         FDRE                                         r  count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.498    12.890    sysclk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  count_reg[14]/C
                         clock pessimism              0.425    13.316    
                         clock uncertainty           -0.035    13.280    
    SLICE_X22Y44         FDRE (Setup_fdre_C_D)        0.062    13.342    count_reg[14]
  -------------------------------------------------------------------
                         required time                         13.342    
                         arrival time                          -7.476    
  -------------------------------------------------------------------
                         slack                                  5.867    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y43         FDRE                                         r  count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[10]/Q
                         net (fo=1, routed)           0.121     1.737    count_reg_n_0_[10]
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.848 r  count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.848    count_reg[8]_i_1_n_5
    SLICE_X22Y43         FDRE                                         r  count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.830     1.989    sysclk_IBUF_BUFG
    SLICE_X22Y43         FDRE                                         r  count_reg[10]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y43         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[14]/Q
                         net (fo=1, routed)           0.121     1.737    count_reg_n_0_[14]
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.848 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.848    count_reg[12]_i_1_n_5
    SLICE_X22Y44         FDRE                                         r  count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.830     1.989    sysclk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  count_reg[14]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[18]/Q
                         net (fo=1, routed)           0.121     1.737    count_reg_n_0_[18]
    SLICE_X22Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.848 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.848    count_reg[16]_i_1_n_5
    SLICE_X22Y45         FDRE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.830     1.989    sysclk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  count_reg[18]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y45         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.561     1.473    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  count_reg[2]/Q
                         net (fo=1, routed)           0.121     1.736    count_reg_n_0_[2]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.847 r  count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    count_reg[0]_i_1_n_5
    SLICE_X22Y41         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.829     1.988    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X22Y41         FDRE (Hold_fdre_C_D)         0.105     1.578    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.561     1.473    sysclk_IBUF_BUFG
    SLICE_X22Y42         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  count_reg[6]/Q
                         net (fo=1, routed)           0.121     1.736    count_reg_n_0_[6]
    SLICE_X22Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.847 r  count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    count_reg[4]_i_1_n_5
    SLICE_X22Y42         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.829     1.988    sysclk_IBUF_BUFG
    SLICE_X22Y42         FDRE                                         r  count_reg[6]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X22Y42         FDRE (Hold_fdre_C_D)         0.105     1.578    count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y43         FDRE                                         r  count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[10]/Q
                         net (fo=1, routed)           0.121     1.737    count_reg_n_0_[10]
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.881 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    count_reg[8]_i_1_n_4
    SLICE_X22Y43         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.830     1.989    sysclk_IBUF_BUFG
    SLICE_X22Y43         FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y43         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[14]/Q
                         net (fo=1, routed)           0.121     1.737    count_reg_n_0_[14]
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.881 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    count_reg[12]_i_1_n_4
    SLICE_X22Y44         FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.830     1.989    sysclk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.562     1.474    sysclk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[18]/Q
                         net (fo=1, routed)           0.121     1.737    count_reg_n_0_[18]
    SLICE_X22Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.881 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    count_reg[16]_i_1_n_4
    SLICE_X22Y45         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.830     1.989    sysclk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y45         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.561     1.473    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  count_reg[2]/Q
                         net (fo=1, routed)           0.121     1.736    count_reg_n_0_[2]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.880 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    count_reg[0]_i_1_n_4
    SLICE_X22Y41         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.829     1.988    sysclk_IBUF_BUFG
    SLICE_X22Y41         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X22Y41         FDRE (Hold_fdre_C_D)         0.105     1.578    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.561     1.473    sysclk_IBUF_BUFG
    SLICE_X22Y42         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  count_reg[6]/Q
                         net (fo=1, routed)           0.121     1.736    count_reg_n_0_[6]
    SLICE_X22Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.880 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    count_reg[4]_i_1_n_4
    SLICE_X22Y42         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.829     1.988    sysclk_IBUF_BUFG
    SLICE_X22Y42         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X22Y42         FDRE (Hold_fdre_C_D)         0.105     1.578    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   sysclk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X22Y41     count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X22Y43     count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X22Y43     count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X22Y44     count_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X22Y44     count_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X22Y44     count_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X22Y44     count_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X22Y45     count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y41     count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y41     count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y43     count_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y43     count_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y43     count_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y43     count_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y44     count_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y44     count_reg[12]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y41     count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y41     count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y43     count_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y43     count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y43     count_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y43     count_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y44     count_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X22Y44     count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  DCM_TMDS_CLKFX
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack        1.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.580ns (31.113%)  route 1.284ns (68.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 8.964 - 4.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.744     5.416    dispDriver/clk_TMDS
    SLICE_X37Y33         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.456     5.872 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     6.523    dispDriver/TMDS_mod10[2]
    SLICE_X37Y33         LUT4 (Prop_lut4_I0_O)        0.124     6.647 r  dispDriver/p_0_out_inferred__0/i_/O
                         net (fo=5, routed)           0.633     7.280    dispDriver/p_0_out_inferred__0/i__n_0
    SLICE_X37Y33         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.568     8.964    dispDriver/clk_TMDS
    SLICE_X37Y33         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
                         clock pessimism              0.452     9.416    
                         clock uncertainty           -0.066     9.350    
    SLICE_X37Y33         FDRE (Setup_fdre_C_R)       -0.429     8.921    dispDriver/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          8.921    
                         arrival time                          -7.280    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.580ns (31.113%)  route 1.284ns (68.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 8.964 - 4.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.744     5.416    dispDriver/clk_TMDS
    SLICE_X37Y33         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.456     5.872 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     6.523    dispDriver/TMDS_mod10[2]
    SLICE_X37Y33         LUT4 (Prop_lut4_I0_O)        0.124     6.647 r  dispDriver/p_0_out_inferred__0/i_/O
                         net (fo=5, routed)           0.633     7.280    dispDriver/p_0_out_inferred__0/i__n_0
    SLICE_X37Y33         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.568     8.964    dispDriver/clk_TMDS
    SLICE_X37Y33         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
                         clock pessimism              0.452     9.416    
                         clock uncertainty           -0.066     9.350    
    SLICE_X37Y33         FDRE (Setup_fdre_C_R)       -0.429     8.921    dispDriver/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          8.921    
                         arrival time                          -7.280    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.580ns (31.113%)  route 1.284ns (68.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 8.964 - 4.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.744     5.416    dispDriver/clk_TMDS
    SLICE_X37Y33         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.456     5.872 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     6.523    dispDriver/TMDS_mod10[2]
    SLICE_X37Y33         LUT4 (Prop_lut4_I0_O)        0.124     6.647 r  dispDriver/p_0_out_inferred__0/i_/O
                         net (fo=5, routed)           0.633     7.280    dispDriver/p_0_out_inferred__0/i__n_0
    SLICE_X37Y33         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.568     8.964    dispDriver/clk_TMDS
    SLICE_X37Y33         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
                         clock pessimism              0.452     9.416    
                         clock uncertainty           -0.066     9.350    
    SLICE_X37Y33         FDRE (Setup_fdre_C_R)       -0.429     8.921    dispDriver/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          8.921    
                         arrival time                          -7.280    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.580ns (31.113%)  route 1.284ns (68.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 8.964 - 4.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.744     5.416    dispDriver/clk_TMDS
    SLICE_X37Y33         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.456     5.872 f  dispDriver/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     6.523    dispDriver/TMDS_mod10[2]
    SLICE_X37Y33         LUT4 (Prop_lut4_I0_O)        0.124     6.647 r  dispDriver/p_0_out_inferred__0/i_/O
                         net (fo=5, routed)           0.633     7.280    dispDriver/p_0_out_inferred__0/i__n_0
    SLICE_X37Y33         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.568     8.964    dispDriver/clk_TMDS
    SLICE_X37Y33         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/C
                         clock pessimism              0.452     9.416    
                         clock uncertainty           -0.066     9.350    
    SLICE_X37Y33         FDRE (Setup_fdre_C_R)       -0.429     8.921    dispDriver/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          8.921    
                         arrival time                          -7.280    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             2.096ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 0.580ns (33.440%)  route 1.154ns (66.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 8.889 - 4.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.744     5.416    dispDriver/clk_TMDS
    SLICE_X36Y33         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.154     7.026    dispDriver/TMDS_shift_load
    SLICE_X33Y34         LUT3 (Prop_lut3_I1_O)        0.124     7.150 r  dispDriver/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     7.150    dispDriver/TMDS_shift_red[7]_i_1_n_0
    SLICE_X33Y34         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.494     8.889    dispDriver/clk_TMDS
    SLICE_X33Y34         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.391     9.281    
                         clock uncertainty           -0.066     9.215    
    SLICE_X33Y34         FDRE (Setup_fdre_C_D)        0.032     9.247    dispDriver/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          9.247    
                         arrival time                          -7.150    
  -------------------------------------------------------------------
                         slack                                  2.096    

Slack (MET) :             2.114ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.605ns (34.386%)  route 1.154ns (65.614%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 8.889 - 4.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.744     5.416    dispDriver/clk_TMDS
    SLICE_X36Y33         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.154     7.026    dispDriver/TMDS_shift_load
    SLICE_X33Y34         LUT2 (Prop_lut2_I0_O)        0.149     7.175 r  dispDriver/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     7.175    dispDriver/TMDS_shift_red[9]_i_1_n_0
    SLICE_X33Y34         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.494     8.889    dispDriver/clk_TMDS
    SLICE_X33Y34         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.391     9.281    
                         clock uncertainty           -0.066     9.215    
    SLICE_X33Y34         FDRE (Setup_fdre_C_D)        0.075     9.290    dispDriver/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          9.290    
                         arrival time                          -7.175    
  -------------------------------------------------------------------
                         slack                                  2.114    

Slack (MET) :             2.129ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.580ns (33.136%)  route 1.170ns (66.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 8.891 - 4.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.744     5.416    dispDriver/clk_TMDS
    SLICE_X36Y33         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.170     7.042    dispDriver/TMDS_shift_load
    SLICE_X34Y35         LUT3 (Prop_lut3_I1_O)        0.124     7.166 r  dispDriver/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     7.166    dispDriver/TMDS_shift_green[5]_i_1_n_0
    SLICE_X34Y35         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.495     8.891    dispDriver/clk_TMDS
    SLICE_X34Y35         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.391     9.282    
                         clock uncertainty           -0.066     9.216    
    SLICE_X34Y35         FDRE (Setup_fdre_C_D)        0.079     9.295    dispDriver/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          9.295    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                  2.129    

Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 0.612ns (34.337%)  route 1.170ns (65.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 8.891 - 4.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.744     5.416    dispDriver/clk_TMDS
    SLICE_X36Y33         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.170     7.042    dispDriver/TMDS_shift_load
    SLICE_X34Y35         LUT3 (Prop_lut3_I1_O)        0.156     7.198 r  dispDriver/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     7.198    dispDriver/TMDS_shift_green[7]_i_1_n_0
    SLICE_X34Y35         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.495     8.891    dispDriver/clk_TMDS
    SLICE_X34Y35         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.391     9.282    
                         clock uncertainty           -0.066     9.216    
    SLICE_X34Y35         FDRE (Setup_fdre_C_D)        0.118     9.334    dispDriver/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          9.334    
                         arrival time                          -7.198    
  -------------------------------------------------------------------
                         slack                                  2.136    

Slack (MET) :             2.148ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.731ns  (logic 0.580ns (33.500%)  route 1.151ns (66.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 8.891 - 4.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.744     5.416    dispDriver/clk_TMDS
    SLICE_X36Y33         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.151     7.023    dispDriver/TMDS_shift_load
    SLICE_X34Y35         LUT3 (Prop_lut3_I1_O)        0.124     7.147 r  dispDriver/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     7.147    dispDriver/TMDS_shift_green[4]_i_1_n_0
    SLICE_X34Y35         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.495     8.891    dispDriver/clk_TMDS
    SLICE_X34Y35         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.391     9.282    
                         clock uncertainty           -0.066     9.216    
    SLICE_X34Y35         FDRE (Setup_fdre_C_D)        0.079     9.295    dispDriver/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          9.295    
                         arrival time                          -7.147    
  -------------------------------------------------------------------
                         slack                                  2.148    

Slack (MET) :             2.158ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.609ns (34.596%)  route 1.151ns (65.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 8.891 - 4.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.744     5.416    dispDriver/clk_TMDS
    SLICE_X36Y33         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.456     5.872 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.151     7.023    dispDriver/TMDS_shift_load
    SLICE_X34Y35         LUT3 (Prop_lut3_I1_O)        0.153     7.176 r  dispDriver/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     7.176    dispDriver/TMDS_shift_green[6]_i_1_n_0
    SLICE_X34Y35         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.495     8.891    dispDriver/clk_TMDS
    SLICE_X34Y35         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/C
                         clock pessimism              0.391     9.282    
                         clock uncertainty           -0.066     9.216    
    SLICE_X34Y35         FDRE (Setup_fdre_C_D)        0.118     9.334    dispDriver/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          9.334    
                         arrival time                          -7.176    
  -------------------------------------------------------------------
                         slack                                  2.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.184ns (45.163%)  route 0.223ns (54.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.558     1.472    dispDriver/clk_TMDS
    SLICE_X33Y33         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  dispDriver/TMDS_shift_blue_reg[6]/Q
                         net (fo=1, routed)           0.223     1.837    dispDriver/TMDS_shift_blue__0[6]
    SLICE_X32Y35         LUT3 (Prop_lut3_I2_O)        0.043     1.880 r  dispDriver/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.880    dispDriver/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X32Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.826     1.987    dispDriver/clk_TMDS
    SLICE_X32Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X32Y35         FDRE (Hold_fdre_C_D)         0.131     1.619    dispDriver/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.354%)  route 0.224ns (54.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.559     1.473    dispDriver/clk_TMDS
    SLICE_X33Y34         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  dispDriver/TMDS_shift_red_reg[7]/Q
                         net (fo=1, routed)           0.224     1.838    dispDriver/TMDS_shift_red__0[7]
    SLICE_X32Y34         LUT3 (Prop_lut3_I2_O)        0.045     1.883 r  dispDriver/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.883    dispDriver/TMDS_shift_red[6]_i_1_n_0
    SLICE_X32Y34         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.825     1.986    dispDriver/clk_TMDS
    SLICE_X32Y34         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X32Y34         FDRE (Hold_fdre_C_D)         0.131     1.617    dispDriver/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.250ns (62.085%)  route 0.153ns (37.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.559     1.473    dispDriver/clk_TMDS
    SLICE_X34Y35         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.148     1.621 r  dispDriver/TMDS_shift_green_reg[7]/Q
                         net (fo=1, routed)           0.153     1.774    dispDriver/TMDS_shift_green__0[7]
    SLICE_X34Y35         LUT3 (Prop_lut3_I2_O)        0.102     1.876 r  dispDriver/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     1.876    dispDriver/TMDS_shift_green[6]_i_1_n_0
    SLICE_X34Y35         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.827     1.988    dispDriver/clk_TMDS
    SLICE_X34Y35         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X34Y35         FDRE (Hold_fdre_C_D)         0.131     1.604    dispDriver/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.246ns (62.047%)  route 0.150ns (37.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.559     1.473    dispDriver/clk_TMDS
    SLICE_X32Y34         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.148     1.621 r  dispDriver/TMDS_shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.150     1.772    dispDriver/TMDS_shift_blue__0[9]
    SLICE_X32Y34         LUT3 (Prop_lut3_I2_O)        0.098     1.870 r  dispDriver/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     1.870    dispDriver/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X32Y34         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.825     1.986    dispDriver/clk_TMDS
    SLICE_X32Y34         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X32Y34         FDRE (Hold_fdre_C_D)         0.120     1.593    dispDriver/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.211ns (51.416%)  route 0.199ns (48.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.559     1.473    dispDriver/clk_TMDS
    SLICE_X32Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  dispDriver/TMDS_shift_blue_reg[3]/Q
                         net (fo=1, routed)           0.199     1.837    dispDriver/TMDS_shift_blue__0[3]
    SLICE_X32Y35         LUT3 (Prop_lut3_I2_O)        0.047     1.884 r  dispDriver/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.884    dispDriver/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X32Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.826     1.987    dispDriver/clk_TMDS
    SLICE_X32Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[2]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X32Y35         FDRE (Hold_fdre_C_D)         0.131     1.604    dispDriver/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.211ns (51.416%)  route 0.199ns (48.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.559     1.473    dispDriver/clk_TMDS
    SLICE_X34Y35         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  dispDriver/TMDS_shift_green_reg[4]/Q
                         net (fo=1, routed)           0.199     1.837    dispDriver/TMDS_shift_green__0[4]
    SLICE_X34Y35         LUT3 (Prop_lut3_I2_O)        0.047     1.884 r  dispDriver/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.884    dispDriver/TMDS_shift_green[3]_i_1_n_0
    SLICE_X34Y35         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.827     1.988    dispDriver/clk_TMDS
    SLICE_X34Y35         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X34Y35         FDRE (Hold_fdre_C_D)         0.131     1.604    dispDriver/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_blue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.227ns (60.919%)  route 0.146ns (39.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.558     1.472    dispDriver/clk_TMDS
    SLICE_X33Y33         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.128     1.600 r  dispDriver/TMDS_shift_blue_reg[7]/Q
                         net (fo=1, routed)           0.146     1.746    dispDriver/TMDS_shift_blue__0[7]
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.099     1.845 r  dispDriver/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.845    dispDriver/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X33Y33         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.824     1.985    dispDriver/clk_TMDS
    SLICE_X33Y33         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X33Y33         FDRE (Hold_fdre_C_D)         0.091     1.563    dispDriver/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.206ns (49.499%)  route 0.210ns (50.501%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.559     1.473    dispDriver/clk_TMDS
    SLICE_X32Y34         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  dispDriver/TMDS_shift_blue_reg[8]/Q
                         net (fo=1, routed)           0.210     1.847    dispDriver/TMDS_shift_blue__0[8]
    SLICE_X33Y33         LUT3 (Prop_lut3_I2_O)        0.042     1.889 r  dispDriver/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.889    dispDriver/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X33Y33         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.824     1.985    dispDriver/clk_TMDS
    SLICE_X33Y33         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X33Y33         FDRE (Hold_fdre_C_D)         0.107     1.593    dispDriver/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.001%)  route 0.218ns (53.999%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.585     1.499    dispDriver/clk_TMDS
    SLICE_X37Y33         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.218     1.859    dispDriver/TMDS_mod10[0]
    SLICE_X37Y33         LUT4 (Prop_lut4_I1_O)        0.045     1.904 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=1, routed)           0.000     1.904    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X37Y33         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.852     2.013    dispDriver/clk_TMDS
    SLICE_X37Y33         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X37Y33         FDRE (Hold_fdre_C_D)         0.107     1.606    dispDriver/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.187ns (46.134%)  route 0.218ns (53.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.585     1.499    dispDriver/clk_TMDS
    SLICE_X37Y33         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  dispDriver/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.218     1.859    dispDriver/TMDS_mod10[0]
    SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.046     1.905 r  dispDriver/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000     1.905    dispDriver/TMDS_mod10[1]_i_1_n_0
    SLICE_X37Y33         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.852     2.013    dispDriver/clk_TMDS
    SLICE_X37Y33         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X37Y33         FDRE (Hold_fdre_C_D)         0.107     1.606    dispDriver/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.298    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCM_TMDS_CLKFX
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    dispDriver/BUFG_TMDSp/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X37Y33     dispDriver/TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X37Y33     dispDriver/TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X37Y33     dispDriver/TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X37Y33     dispDriver/TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X32Y35     dispDriver/TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X32Y35     dispDriver/TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X32Y35     dispDriver/TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X32Y35     dispDriver/TMDS_shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y33     dispDriver/TMDS_mod10_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y33     dispDriver/TMDS_mod10_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y33     dispDriver/TMDS_mod10_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y33     dispDriver/TMDS_mod10_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y33     dispDriver/TMDS_mod10_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y33     dispDriver/TMDS_mod10_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y33     dispDriver/TMDS_mod10_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y33     dispDriver/TMDS_mod10_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X32Y35     dispDriver/TMDS_shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X32Y35     dispDriver/TMDS_shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y33     dispDriver/TMDS_mod10_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y33     dispDriver/TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y33     dispDriver/TMDS_mod10_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y33     dispDriver/TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y33     dispDriver/TMDS_mod10_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y33     dispDriver/TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y33     dispDriver/TMDS_mod10_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y33     dispDriver/TMDS_mod10_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X32Y35     dispDriver/TMDS_shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X32Y35     dispDriver/TMDS_shift_blue_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  MMCM_pix_clock

Setup :            0  Failing Endpoints,  Worst Slack       22.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.398ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        17.532ns  (logic 3.885ns (22.160%)  route 13.647ns (77.840%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 44.889 - 40.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.666     5.338    dispDriver/pixclk
    SLICE_X27Y34         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y34         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.659     6.453    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X26Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.824 r  dispDriver/memory_reg_0_127_0_0_i_16/O[0]
                         net (fo=2, routed)           0.668     7.492    dispDriver/yoffset[2]
    SLICE_X27Y34         LUT2 (Prop_lut2_I0_O)        0.299     7.791 r  dispDriver/memory_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.000     7.791    dispDriver/memory_reg_0_127_0_0_i_18_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.371 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        5.879    14.250    mem/disMem/memory_reg_1280_1407_4_4/DPRA3
    SLICE_X6Y1           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    14.552 f  mem/disMem/memory_reg_1280_1407_4_4/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.552    mem/disMem/memory_reg_1280_1407_4_4/DPO1
    SLICE_X6Y1           MUXF7 (Prop_muxf7_I1_O)      0.214    14.766 f  mem/disMem/memory_reg_1280_1407_4_4/F7.DP/O
                         net (fo=1, routed)           1.284    16.050    mem/disMem/memory_reg_1280_1407_4_4_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I1_O)        0.297    16.347 f  mem/disMem/genblk1.balance_acc[3]_i_321/O
                         net (fo=1, routed)           0.000    16.347    mem/disMem/genblk1.balance_acc[3]_i_321_n_0
    SLICE_X1Y3           MUXF7 (Prop_muxf7_I0_O)      0.212    16.559 f  mem/disMem/genblk1.balance_acc_reg[3]_i_313/O
                         net (fo=1, routed)           0.000    16.559    mem/disMem/genblk1.balance_acc_reg[3]_i_313_n_0
    SLICE_X1Y3           MUXF8 (Prop_muxf8_I1_O)      0.094    16.653 f  mem/disMem/genblk1.balance_acc_reg[3]_i_286/O
                         net (fo=1, routed)           0.963    17.616    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_2
    SLICE_X5Y14          LUT6 (Prop_lut6_I0_O)        0.316    17.932 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_203/O
                         net (fo=1, routed)           0.382    18.314    dispDriver/encode_R/genblk1.balance_acc[3]_i_203_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I0_O)        0.124    18.438 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           1.041    19.479    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I5_O)        0.124    19.603 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.159    19.762    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I5_O)        0.124    19.886 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.446    20.332    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X23Y14         LUT6 (Prop_lut6_I5_O)        0.124    20.456 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.136    21.592    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I4_O)        0.124    21.716 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.030    22.746    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X34Y34         LUT3 (Prop_lut3_I1_O)        0.124    22.870 r  dispDriver/encode_G/genblk1.TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000    22.870    dispDriver/encode_G/genblk1.TMDS[2]_i_1__0_n_0
    SLICE_X34Y34         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.494    44.889    dispDriver/encode_G/pixclk
    SLICE_X34Y34         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/C
                         clock pessimism              0.391    45.281    
                         clock uncertainty           -0.094    45.187    
    SLICE_X34Y34         FDRE (Setup_fdre_C_D)        0.081    45.268    dispDriver/encode_G/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         45.268    
                         arrival time                         -22.870    
  -------------------------------------------------------------------
                         slack                                 22.398    

Slack (MET) :             22.409ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        17.558ns  (logic 3.911ns (22.275%)  route 13.647ns (77.725%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 44.889 - 40.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.666     5.338    dispDriver/pixclk
    SLICE_X27Y34         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y34         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.659     6.453    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X26Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.824 r  dispDriver/memory_reg_0_127_0_0_i_16/O[0]
                         net (fo=2, routed)           0.668     7.492    dispDriver/yoffset[2]
    SLICE_X27Y34         LUT2 (Prop_lut2_I0_O)        0.299     7.791 r  dispDriver/memory_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.000     7.791    dispDriver/memory_reg_0_127_0_0_i_18_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.371 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        5.879    14.250    mem/disMem/memory_reg_1280_1407_4_4/DPRA3
    SLICE_X6Y1           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    14.552 f  mem/disMem/memory_reg_1280_1407_4_4/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.552    mem/disMem/memory_reg_1280_1407_4_4/DPO1
    SLICE_X6Y1           MUXF7 (Prop_muxf7_I1_O)      0.214    14.766 f  mem/disMem/memory_reg_1280_1407_4_4/F7.DP/O
                         net (fo=1, routed)           1.284    16.050    mem/disMem/memory_reg_1280_1407_4_4_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I1_O)        0.297    16.347 f  mem/disMem/genblk1.balance_acc[3]_i_321/O
                         net (fo=1, routed)           0.000    16.347    mem/disMem/genblk1.balance_acc[3]_i_321_n_0
    SLICE_X1Y3           MUXF7 (Prop_muxf7_I0_O)      0.212    16.559 f  mem/disMem/genblk1.balance_acc_reg[3]_i_313/O
                         net (fo=1, routed)           0.000    16.559    mem/disMem/genblk1.balance_acc_reg[3]_i_313_n_0
    SLICE_X1Y3           MUXF8 (Prop_muxf8_I1_O)      0.094    16.653 f  mem/disMem/genblk1.balance_acc_reg[3]_i_286/O
                         net (fo=1, routed)           0.963    17.616    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_2
    SLICE_X5Y14          LUT6 (Prop_lut6_I0_O)        0.316    17.932 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_203/O
                         net (fo=1, routed)           0.382    18.314    dispDriver/encode_R/genblk1.balance_acc[3]_i_203_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I0_O)        0.124    18.438 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           1.041    19.479    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I5_O)        0.124    19.603 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.159    19.762    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I5_O)        0.124    19.886 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.446    20.332    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X23Y14         LUT6 (Prop_lut6_I5_O)        0.124    20.456 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.136    21.592    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I4_O)        0.124    21.716 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.030    22.746    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X34Y34         LUT3 (Prop_lut3_I1_O)        0.150    22.896 r  dispDriver/encode_G/genblk1.TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000    22.896    dispDriver/encode_G/genblk1.TMDS[5]_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.494    44.889    dispDriver/encode_G/pixclk
    SLICE_X34Y34         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/C
                         clock pessimism              0.391    45.281    
                         clock uncertainty           -0.094    45.187    
    SLICE_X34Y34         FDRE (Setup_fdre_C_D)        0.118    45.305    dispDriver/encode_G/genblk1.TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         45.305    
                         arrival time                         -22.896    
  -------------------------------------------------------------------
                         slack                                 22.409    

Slack (MET) :             22.413ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        17.514ns  (logic 3.885ns (22.183%)  route 13.629ns (77.817%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 44.890 - 40.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.666     5.338    dispDriver/pixclk
    SLICE_X27Y34         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y34         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.659     6.453    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X26Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.824 r  dispDriver/memory_reg_0_127_0_0_i_16/O[0]
                         net (fo=2, routed)           0.668     7.492    dispDriver/yoffset[2]
    SLICE_X27Y34         LUT2 (Prop_lut2_I0_O)        0.299     7.791 r  dispDriver/memory_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.000     7.791    dispDriver/memory_reg_0_127_0_0_i_18_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.371 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        5.879    14.250    mem/disMem/memory_reg_1280_1407_4_4/DPRA3
    SLICE_X6Y1           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    14.552 f  mem/disMem/memory_reg_1280_1407_4_4/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.552    mem/disMem/memory_reg_1280_1407_4_4/DPO1
    SLICE_X6Y1           MUXF7 (Prop_muxf7_I1_O)      0.214    14.766 f  mem/disMem/memory_reg_1280_1407_4_4/F7.DP/O
                         net (fo=1, routed)           1.284    16.050    mem/disMem/memory_reg_1280_1407_4_4_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I1_O)        0.297    16.347 f  mem/disMem/genblk1.balance_acc[3]_i_321/O
                         net (fo=1, routed)           0.000    16.347    mem/disMem/genblk1.balance_acc[3]_i_321_n_0
    SLICE_X1Y3           MUXF7 (Prop_muxf7_I0_O)      0.212    16.559 f  mem/disMem/genblk1.balance_acc_reg[3]_i_313/O
                         net (fo=1, routed)           0.000    16.559    mem/disMem/genblk1.balance_acc_reg[3]_i_313_n_0
    SLICE_X1Y3           MUXF8 (Prop_muxf8_I1_O)      0.094    16.653 f  mem/disMem/genblk1.balance_acc_reg[3]_i_286/O
                         net (fo=1, routed)           0.963    17.616    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_2
    SLICE_X5Y14          LUT6 (Prop_lut6_I0_O)        0.316    17.932 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_203/O
                         net (fo=1, routed)           0.382    18.314    dispDriver/encode_R/genblk1.balance_acc[3]_i_203_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I0_O)        0.124    18.438 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           1.041    19.479    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I5_O)        0.124    19.603 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.159    19.762    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I5_O)        0.124    19.886 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.446    20.332    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X23Y14         LUT6 (Prop_lut6_I5_O)        0.124    20.456 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.136    21.592    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I4_O)        0.124    21.716 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.012    22.728    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X32Y36         LUT5 (Prop_lut5_I4_O)        0.124    22.852 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0/O
                         net (fo=1, routed)           0.000    22.852    dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0_n_0
    SLICE_X32Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.495    44.890    dispDriver/encode_R/pixclk
    SLICE_X32Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
                         clock pessimism              0.391    45.282    
                         clock uncertainty           -0.094    45.188    
    SLICE_X32Y36         FDRE (Setup_fdre_C_D)        0.077    45.265    dispDriver/encode_R/genblk1.balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         45.265    
                         arrival time                         -22.852    
  -------------------------------------------------------------------
                         slack                                 22.413    

Slack (MET) :             22.415ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        17.463ns  (logic 3.885ns (22.247%)  route 13.578ns (77.753%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT6=8 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 44.889 - 40.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.666     5.338    dispDriver/pixclk
    SLICE_X27Y34         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y34         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.659     6.453    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X26Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.824 r  dispDriver/memory_reg_0_127_0_0_i_16/O[0]
                         net (fo=2, routed)           0.668     7.492    dispDriver/yoffset[2]
    SLICE_X27Y34         LUT2 (Prop_lut2_I0_O)        0.299     7.791 r  dispDriver/memory_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.000     7.791    dispDriver/memory_reg_0_127_0_0_i_18_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.371 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        5.879    14.250    mem/disMem/memory_reg_1280_1407_4_4/DPRA3
    SLICE_X6Y1           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    14.552 f  mem/disMem/memory_reg_1280_1407_4_4/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.552    mem/disMem/memory_reg_1280_1407_4_4/DPO1
    SLICE_X6Y1           MUXF7 (Prop_muxf7_I1_O)      0.214    14.766 f  mem/disMem/memory_reg_1280_1407_4_4/F7.DP/O
                         net (fo=1, routed)           1.284    16.050    mem/disMem/memory_reg_1280_1407_4_4_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I1_O)        0.297    16.347 f  mem/disMem/genblk1.balance_acc[3]_i_321/O
                         net (fo=1, routed)           0.000    16.347    mem/disMem/genblk1.balance_acc[3]_i_321_n_0
    SLICE_X1Y3           MUXF7 (Prop_muxf7_I0_O)      0.212    16.559 f  mem/disMem/genblk1.balance_acc_reg[3]_i_313/O
                         net (fo=1, routed)           0.000    16.559    mem/disMem/genblk1.balance_acc_reg[3]_i_313_n_0
    SLICE_X1Y3           MUXF8 (Prop_muxf8_I1_O)      0.094    16.653 f  mem/disMem/genblk1.balance_acc_reg[3]_i_286/O
                         net (fo=1, routed)           0.963    17.616    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_2
    SLICE_X5Y14          LUT6 (Prop_lut6_I0_O)        0.316    17.932 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_203/O
                         net (fo=1, routed)           0.382    18.314    dispDriver/encode_R/genblk1.balance_acc[3]_i_203_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I0_O)        0.124    18.438 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           1.041    19.479    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I5_O)        0.124    19.603 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.159    19.762    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I5_O)        0.124    19.886 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.446    20.332    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X23Y14         LUT6 (Prop_lut6_I5_O)        0.124    20.456 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.136    21.592    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I4_O)        0.124    21.716 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.961    22.677    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124    22.801 r  dispDriver/encode_R/genblk1.TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000    22.801    dispDriver/encode_R/TMDS0[3]
    SLICE_X35Y34         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.494    44.889    dispDriver/encode_R/pixclk
    SLICE_X35Y34         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/C
                         clock pessimism              0.391    45.281    
                         clock uncertainty           -0.094    45.187    
    SLICE_X35Y34         FDRE (Setup_fdre_C_D)        0.029    45.216    dispDriver/encode_R/genblk1.TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         45.216    
                         arrival time                         -22.801    
  -------------------------------------------------------------------
                         slack                                 22.415    

Slack (MET) :             22.420ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        17.511ns  (logic 3.885ns (22.186%)  route 13.626ns (77.814%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=1 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 44.890 - 40.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.666     5.338    dispDriver/pixclk
    SLICE_X27Y34         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y34         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.659     6.453    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X26Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.824 r  dispDriver/memory_reg_0_127_0_0_i_16/O[0]
                         net (fo=2, routed)           0.668     7.492    dispDriver/yoffset[2]
    SLICE_X27Y34         LUT2 (Prop_lut2_I0_O)        0.299     7.791 r  dispDriver/memory_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.000     7.791    dispDriver/memory_reg_0_127_0_0_i_18_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.371 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        5.879    14.250    mem/disMem/memory_reg_1280_1407_4_4/DPRA3
    SLICE_X6Y1           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    14.552 f  mem/disMem/memory_reg_1280_1407_4_4/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.552    mem/disMem/memory_reg_1280_1407_4_4/DPO1
    SLICE_X6Y1           MUXF7 (Prop_muxf7_I1_O)      0.214    14.766 f  mem/disMem/memory_reg_1280_1407_4_4/F7.DP/O
                         net (fo=1, routed)           1.284    16.050    mem/disMem/memory_reg_1280_1407_4_4_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I1_O)        0.297    16.347 f  mem/disMem/genblk1.balance_acc[3]_i_321/O
                         net (fo=1, routed)           0.000    16.347    mem/disMem/genblk1.balance_acc[3]_i_321_n_0
    SLICE_X1Y3           MUXF7 (Prop_muxf7_I0_O)      0.212    16.559 f  mem/disMem/genblk1.balance_acc_reg[3]_i_313/O
                         net (fo=1, routed)           0.000    16.559    mem/disMem/genblk1.balance_acc_reg[3]_i_313_n_0
    SLICE_X1Y3           MUXF8 (Prop_muxf8_I1_O)      0.094    16.653 f  mem/disMem/genblk1.balance_acc_reg[3]_i_286/O
                         net (fo=1, routed)           0.963    17.616    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_2
    SLICE_X5Y14          LUT6 (Prop_lut6_I0_O)        0.316    17.932 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_203/O
                         net (fo=1, routed)           0.382    18.314    dispDriver/encode_R/genblk1.balance_acc[3]_i_203_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I0_O)        0.124    18.438 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           1.041    19.479    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I5_O)        0.124    19.603 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.159    19.762    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I5_O)        0.124    19.886 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.446    20.332    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X23Y14         LUT6 (Prop_lut6_I5_O)        0.124    20.456 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.136    21.592    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I4_O)        0.124    21.716 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.009    22.725    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X32Y36         LUT4 (Prop_lut4_I0_O)        0.124    22.849 r  dispDriver/encode_R/genblk1.balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000    22.849    dispDriver/encode_R/genblk1.balance_acc[1]_i_1__0_n_0
    SLICE_X32Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.495    44.890    dispDriver/encode_R/pixclk
    SLICE_X32Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/C
                         clock pessimism              0.391    45.282    
                         clock uncertainty           -0.094    45.188    
    SLICE_X32Y36         FDRE (Setup_fdre_C_D)        0.081    45.269    dispDriver/encode_R/genblk1.balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         45.269    
                         arrival time                         -22.849    
  -------------------------------------------------------------------
                         slack                                 22.420    

Slack (MET) :             22.428ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        17.540ns  (logic 3.911ns (22.298%)  route 13.629ns (77.702%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 44.890 - 40.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.666     5.338    dispDriver/pixclk
    SLICE_X27Y34         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y34         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.659     6.453    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X26Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.824 r  dispDriver/memory_reg_0_127_0_0_i_16/O[0]
                         net (fo=2, routed)           0.668     7.492    dispDriver/yoffset[2]
    SLICE_X27Y34         LUT2 (Prop_lut2_I0_O)        0.299     7.791 r  dispDriver/memory_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.000     7.791    dispDriver/memory_reg_0_127_0_0_i_18_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.371 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        5.879    14.250    mem/disMem/memory_reg_1280_1407_4_4/DPRA3
    SLICE_X6Y1           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    14.552 f  mem/disMem/memory_reg_1280_1407_4_4/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.552    mem/disMem/memory_reg_1280_1407_4_4/DPO1
    SLICE_X6Y1           MUXF7 (Prop_muxf7_I1_O)      0.214    14.766 f  mem/disMem/memory_reg_1280_1407_4_4/F7.DP/O
                         net (fo=1, routed)           1.284    16.050    mem/disMem/memory_reg_1280_1407_4_4_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I1_O)        0.297    16.347 f  mem/disMem/genblk1.balance_acc[3]_i_321/O
                         net (fo=1, routed)           0.000    16.347    mem/disMem/genblk1.balance_acc[3]_i_321_n_0
    SLICE_X1Y3           MUXF7 (Prop_muxf7_I0_O)      0.212    16.559 f  mem/disMem/genblk1.balance_acc_reg[3]_i_313/O
                         net (fo=1, routed)           0.000    16.559    mem/disMem/genblk1.balance_acc_reg[3]_i_313_n_0
    SLICE_X1Y3           MUXF8 (Prop_muxf8_I1_O)      0.094    16.653 f  mem/disMem/genblk1.balance_acc_reg[3]_i_286/O
                         net (fo=1, routed)           0.963    17.616    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_2
    SLICE_X5Y14          LUT6 (Prop_lut6_I0_O)        0.316    17.932 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_203/O
                         net (fo=1, routed)           0.382    18.314    dispDriver/encode_R/genblk1.balance_acc[3]_i_203_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I0_O)        0.124    18.438 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           1.041    19.479    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I5_O)        0.124    19.603 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.159    19.762    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I5_O)        0.124    19.886 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.446    20.332    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X23Y14         LUT6 (Prop_lut6_I5_O)        0.124    20.456 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.136    21.592    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I4_O)        0.124    21.716 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.012    22.728    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X32Y36         LUT5 (Prop_lut5_I0_O)        0.150    22.878 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000    22.878    dispDriver/encode_R/genblk1.balance_acc[3]_i_2_n_0
    SLICE_X32Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.495    44.890    dispDriver/encode_R/pixclk
    SLICE_X32Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[3]/C
                         clock pessimism              0.391    45.282    
                         clock uncertainty           -0.094    45.188    
    SLICE_X32Y36         FDRE (Setup_fdre_C_D)        0.118    45.306    dispDriver/encode_R/genblk1.balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         45.306    
                         arrival time                         -22.878    
  -------------------------------------------------------------------
                         slack                                 22.428    

Slack (MET) :             22.431ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        17.537ns  (logic 3.911ns (22.302%)  route 13.626ns (77.698%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 44.890 - 40.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.666     5.338    dispDriver/pixclk
    SLICE_X27Y34         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y34         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.659     6.453    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X26Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.824 r  dispDriver/memory_reg_0_127_0_0_i_16/O[0]
                         net (fo=2, routed)           0.668     7.492    dispDriver/yoffset[2]
    SLICE_X27Y34         LUT2 (Prop_lut2_I0_O)        0.299     7.791 r  dispDriver/memory_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.000     7.791    dispDriver/memory_reg_0_127_0_0_i_18_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.371 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        5.879    14.250    mem/disMem/memory_reg_1280_1407_4_4/DPRA3
    SLICE_X6Y1           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    14.552 f  mem/disMem/memory_reg_1280_1407_4_4/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.552    mem/disMem/memory_reg_1280_1407_4_4/DPO1
    SLICE_X6Y1           MUXF7 (Prop_muxf7_I1_O)      0.214    14.766 f  mem/disMem/memory_reg_1280_1407_4_4/F7.DP/O
                         net (fo=1, routed)           1.284    16.050    mem/disMem/memory_reg_1280_1407_4_4_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I1_O)        0.297    16.347 f  mem/disMem/genblk1.balance_acc[3]_i_321/O
                         net (fo=1, routed)           0.000    16.347    mem/disMem/genblk1.balance_acc[3]_i_321_n_0
    SLICE_X1Y3           MUXF7 (Prop_muxf7_I0_O)      0.212    16.559 f  mem/disMem/genblk1.balance_acc_reg[3]_i_313/O
                         net (fo=1, routed)           0.000    16.559    mem/disMem/genblk1.balance_acc_reg[3]_i_313_n_0
    SLICE_X1Y3           MUXF8 (Prop_muxf8_I1_O)      0.094    16.653 f  mem/disMem/genblk1.balance_acc_reg[3]_i_286/O
                         net (fo=1, routed)           0.963    17.616    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_2
    SLICE_X5Y14          LUT6 (Prop_lut6_I0_O)        0.316    17.932 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_203/O
                         net (fo=1, routed)           0.382    18.314    dispDriver/encode_R/genblk1.balance_acc[3]_i_203_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I0_O)        0.124    18.438 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           1.041    19.479    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I5_O)        0.124    19.603 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.159    19.762    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I5_O)        0.124    19.886 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.446    20.332    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X23Y14         LUT6 (Prop_lut6_I5_O)        0.124    20.456 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.136    21.592    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I4_O)        0.124    21.716 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.009    22.725    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X32Y36         LUT5 (Prop_lut5_I0_O)        0.150    22.875 r  dispDriver/encode_R/genblk1.balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000    22.875    dispDriver/encode_R/genblk1.balance_acc[2]_i_1__0_n_0
    SLICE_X32Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.495    44.890    dispDriver/encode_R/pixclk
    SLICE_X32Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/C
                         clock pessimism              0.391    45.282    
                         clock uncertainty           -0.094    45.188    
    SLICE_X32Y36         FDRE (Setup_fdre_C_D)        0.118    45.306    dispDriver/encode_R/genblk1.balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         45.306    
                         arrival time                         -22.875    
  -------------------------------------------------------------------
                         slack                                 22.431    

Slack (MET) :             22.538ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        17.343ns  (logic 3.885ns (22.401%)  route 13.458ns (77.599%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT6=8 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 44.890 - 40.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.666     5.338    dispDriver/pixclk
    SLICE_X27Y34         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y34         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.659     6.453    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X26Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.824 r  dispDriver/memory_reg_0_127_0_0_i_16/O[0]
                         net (fo=2, routed)           0.668     7.492    dispDriver/yoffset[2]
    SLICE_X27Y34         LUT2 (Prop_lut2_I0_O)        0.299     7.791 r  dispDriver/memory_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.000     7.791    dispDriver/memory_reg_0_127_0_0_i_18_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.371 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        5.879    14.250    mem/disMem/memory_reg_1280_1407_4_4/DPRA3
    SLICE_X6Y1           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    14.552 f  mem/disMem/memory_reg_1280_1407_4_4/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.552    mem/disMem/memory_reg_1280_1407_4_4/DPO1
    SLICE_X6Y1           MUXF7 (Prop_muxf7_I1_O)      0.214    14.766 f  mem/disMem/memory_reg_1280_1407_4_4/F7.DP/O
                         net (fo=1, routed)           1.284    16.050    mem/disMem/memory_reg_1280_1407_4_4_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I1_O)        0.297    16.347 f  mem/disMem/genblk1.balance_acc[3]_i_321/O
                         net (fo=1, routed)           0.000    16.347    mem/disMem/genblk1.balance_acc[3]_i_321_n_0
    SLICE_X1Y3           MUXF7 (Prop_muxf7_I0_O)      0.212    16.559 f  mem/disMem/genblk1.balance_acc_reg[3]_i_313/O
                         net (fo=1, routed)           0.000    16.559    mem/disMem/genblk1.balance_acc_reg[3]_i_313_n_0
    SLICE_X1Y3           MUXF8 (Prop_muxf8_I1_O)      0.094    16.653 f  mem/disMem/genblk1.balance_acc_reg[3]_i_286/O
                         net (fo=1, routed)           0.963    17.616    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_2
    SLICE_X5Y14          LUT6 (Prop_lut6_I0_O)        0.316    17.932 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_203/O
                         net (fo=1, routed)           0.382    18.314    dispDriver/encode_R/genblk1.balance_acc[3]_i_203_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I0_O)        0.124    18.438 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           1.041    19.479    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I5_O)        0.124    19.603 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.159    19.762    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I5_O)        0.124    19.886 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.446    20.332    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X23Y14         LUT6 (Prop_lut6_I5_O)        0.124    20.456 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.136    21.592    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I4_O)        0.124    21.716 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.841    22.556    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X33Y35         LUT6 (Prop_lut6_I4_O)        0.124    22.680 r  dispDriver/encode_R/genblk1.TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000    22.680    dispDriver/encode_R/TMDS0[4]
    SLICE_X33Y35         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.495    44.890    dispDriver/encode_R/pixclk
    SLICE_X33Y35         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/C
                         clock pessimism              0.391    45.282    
                         clock uncertainty           -0.094    45.188    
    SLICE_X33Y35         FDRE (Setup_fdre_C_D)        0.031    45.219    dispDriver/encode_R/genblk1.TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                         45.219    
                         arrival time                         -22.680    
  -------------------------------------------------------------------
                         slack                                 22.538    

Slack (MET) :             22.585ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        17.295ns  (logic 3.885ns (22.463%)  route 13.410ns (77.537%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT6=8 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 44.889 - 40.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.666     5.338    dispDriver/pixclk
    SLICE_X27Y34         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y34         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.659     6.453    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X26Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.824 r  dispDriver/memory_reg_0_127_0_0_i_16/O[0]
                         net (fo=2, routed)           0.668     7.492    dispDriver/yoffset[2]
    SLICE_X27Y34         LUT2 (Prop_lut2_I0_O)        0.299     7.791 r  dispDriver/memory_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.000     7.791    dispDriver/memory_reg_0_127_0_0_i_18_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.371 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        5.879    14.250    mem/disMem/memory_reg_1280_1407_4_4/DPRA3
    SLICE_X6Y1           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    14.552 r  mem/disMem/memory_reg_1280_1407_4_4/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.552    mem/disMem/memory_reg_1280_1407_4_4/DPO1
    SLICE_X6Y1           MUXF7 (Prop_muxf7_I1_O)      0.214    14.766 r  mem/disMem/memory_reg_1280_1407_4_4/F7.DP/O
                         net (fo=1, routed)           1.284    16.050    mem/disMem/memory_reg_1280_1407_4_4_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I1_O)        0.297    16.347 r  mem/disMem/genblk1.balance_acc[3]_i_321/O
                         net (fo=1, routed)           0.000    16.347    mem/disMem/genblk1.balance_acc[3]_i_321_n_0
    SLICE_X1Y3           MUXF7 (Prop_muxf7_I0_O)      0.212    16.559 r  mem/disMem/genblk1.balance_acc_reg[3]_i_313/O
                         net (fo=1, routed)           0.000    16.559    mem/disMem/genblk1.balance_acc_reg[3]_i_313_n_0
    SLICE_X1Y3           MUXF8 (Prop_muxf8_I1_O)      0.094    16.653 r  mem/disMem/genblk1.balance_acc_reg[3]_i_286/O
                         net (fo=1, routed)           0.963    17.616    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_2
    SLICE_X5Y14          LUT6 (Prop_lut6_I0_O)        0.316    17.932 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_203/O
                         net (fo=1, routed)           0.382    18.314    dispDriver/encode_R/genblk1.balance_acc[3]_i_203_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I0_O)        0.124    18.438 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           1.041    19.479    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I5_O)        0.124    19.603 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.159    19.762    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I5_O)        0.124    19.886 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.446    20.332    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X23Y14         LUT6 (Prop_lut6_I5_O)        0.124    20.456 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.136    21.592    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I4_O)        0.124    21.716 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.793    22.509    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X35Y34         LUT6 (Prop_lut6_I4_O)        0.124    22.633 r  dispDriver/encode_R/genblk1.TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000    22.633    dispDriver/encode_R/genblk1.TMDS[5]_i_1__0_n_0
    SLICE_X35Y34         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.494    44.889    dispDriver/encode_R/pixclk
    SLICE_X35Y34         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/C
                         clock pessimism              0.391    45.281    
                         clock uncertainty           -0.094    45.187    
    SLICE_X35Y34         FDRE (Setup_fdre_C_D)        0.031    45.218    dispDriver/encode_R/genblk1.TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         45.218    
                         arrival time                         -22.633    
  -------------------------------------------------------------------
                         slack                                 22.585    

Slack (MET) :             22.611ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        17.314ns  (logic 3.885ns (22.439%)  route 13.429ns (77.561%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 44.889 - 40.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.666     5.338    dispDriver/pixclk
    SLICE_X27Y34         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y34         FDRE (Prop_fdre_C_Q)         0.456     5.794 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.659     6.453    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X26Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.824 r  dispDriver/memory_reg_0_127_0_0_i_16/O[0]
                         net (fo=2, routed)           0.668     7.492    dispDriver/yoffset[2]
    SLICE_X27Y34         LUT2 (Prop_lut2_I0_O)        0.299     7.791 r  dispDriver/memory_reg_0_127_0_0_i_18/O
                         net (fo=1, routed)           0.000     7.791    dispDriver/memory_reg_0_127_0_0_i_18_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.371 r  dispDriver/memory_reg_0_127_0_0_i_10/O[2]
                         net (fo=1216, routed)        5.879    14.250    mem/disMem/memory_reg_1280_1407_4_4/DPRA3
    SLICE_X6Y1           RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.302    14.552 f  mem/disMem/memory_reg_1280_1407_4_4/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.552    mem/disMem/memory_reg_1280_1407_4_4/DPO1
    SLICE_X6Y1           MUXF7 (Prop_muxf7_I1_O)      0.214    14.766 f  mem/disMem/memory_reg_1280_1407_4_4/F7.DP/O
                         net (fo=1, routed)           1.284    16.050    mem/disMem/memory_reg_1280_1407_4_4_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I1_O)        0.297    16.347 f  mem/disMem/genblk1.balance_acc[3]_i_321/O
                         net (fo=1, routed)           0.000    16.347    mem/disMem/genblk1.balance_acc[3]_i_321_n_0
    SLICE_X1Y3           MUXF7 (Prop_muxf7_I0_O)      0.212    16.559 f  mem/disMem/genblk1.balance_acc_reg[3]_i_313/O
                         net (fo=1, routed)           0.000    16.559    mem/disMem/genblk1.balance_acc_reg[3]_i_313_n_0
    SLICE_X1Y3           MUXF8 (Prop_muxf8_I1_O)      0.094    16.653 f  mem/disMem/genblk1.balance_acc_reg[3]_i_286/O
                         net (fo=1, routed)           0.963    17.616    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_2
    SLICE_X5Y14          LUT6 (Prop_lut6_I0_O)        0.316    17.932 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_203/O
                         net (fo=1, routed)           0.382    18.314    dispDriver/encode_R/genblk1.balance_acc[3]_i_203_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I0_O)        0.124    18.438 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_100/O
                         net (fo=1, routed)           1.041    19.479    dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I5_O)        0.124    19.603 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_40/O
                         net (fo=1, routed)           0.159    19.762    dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I5_O)        0.124    19.886 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.446    20.332    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X23Y14         LUT6 (Prop_lut6_I5_O)        0.124    20.456 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.136    21.592    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I4_O)        0.124    21.716 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.812    22.527    dispDriver/encode_B/genblk1.TMDS_reg[7]_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124    22.651 r  dispDriver/encode_B/genblk1.TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000    22.651    dispDriver/encode_B/genblk1.TMDS[1]_i_1_n_0
    SLICE_X32Y33         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490    44.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.493    44.889    dispDriver/encode_B/pixclk
    SLICE_X32Y33         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/C
                         clock pessimism              0.391    45.280    
                         clock uncertainty           -0.094    45.186    
    SLICE_X32Y33         FDRE (Setup_fdre_C_D)        0.077    45.263    dispDriver/encode_B/genblk1.TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                         45.263    
                         arrival time                         -22.651    
  -------------------------------------------------------------------
                         slack                                 22.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.079%)  route 0.152ns (44.921%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.557     1.471    dispDriver/pixclk
    SLICE_X26Y32         FDRE                                         r  dispDriver/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  dispDriver/CounterX_reg[8]/Q
                         net (fo=7, routed)           0.152     1.764    dispDriver/CounterX[8]
    SLICE_X28Y33         LUT4 (Prop_lut4_I1_O)        0.045     1.809 r  dispDriver/CounterX[9]_i_2/O
                         net (fo=1, routed)           0.000     1.809    dispDriver/data0[9]
    SLICE_X28Y33         FDRE                                         r  dispDriver/CounterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.824     1.985    dispDriver/pixclk
    SLICE_X28Y33         FDRE                                         r  dispDriver/CounterX_reg[9]/C
                         clock pessimism             -0.480     1.505    
    SLICE_X28Y33         FDRE (Hold_fdre_C_D)         0.120     1.625    dispDriver/CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dispDriver/CounterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.265%)  route 0.084ns (28.735%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.559     1.473    dispDriver/pixclk
    SLICE_X28Y34         FDRE                                         r  dispDriver/CounterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.164     1.637 f  dispDriver/CounterY_reg[2]/Q
                         net (fo=8, routed)           0.084     1.721    dispDriver/CounterY_reg_n_0_[2]
    SLICE_X29Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.766 r  dispDriver/vSync_i_1/O
                         net (fo=1, routed)           0.000     1.766    dispDriver/vSync0
    SLICE_X29Y34         FDRE                                         r  dispDriver/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.825     1.986    dispDriver/pixclk
    SLICE_X29Y34         FDRE                                         r  dispDriver/vSync_reg/C
                         clock pessimism             -0.500     1.486    
    SLICE_X29Y34         FDRE (Hold_fdre_C_D)         0.092     1.578    dispDriver/vSync_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/DrawArea_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.906%)  route 0.147ns (44.094%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.557     1.471    dispDriver/pixclk
    SLICE_X26Y32         FDRE                                         r  dispDriver/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  dispDriver/CounterX_reg[8]/Q
                         net (fo=7, routed)           0.147     1.759    dispDriver/CounterX[8]
    SLICE_X29Y33         LUT5 (Prop_lut5_I0_O)        0.045     1.804 r  dispDriver/DrawArea_i_1/O
                         net (fo=1, routed)           0.000     1.804    dispDriver/DrawArea0
    SLICE_X29Y33         FDRE                                         r  dispDriver/DrawArea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.824     1.985    dispDriver/pixclk
    SLICE_X29Y33         FDRE                                         r  dispDriver/DrawArea_reg/C
                         clock pessimism             -0.480     1.505    
    SLICE_X29Y33         FDRE (Hold_fdre_C_D)         0.091     1.596    dispDriver/DrawArea_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.588%)  route 0.161ns (46.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.557     1.471    dispDriver/pixclk
    SLICE_X26Y32         FDRE                                         r  dispDriver/CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  dispDriver/CounterX_reg[8]/Q
                         net (fo=7, routed)           0.161     1.773    dispDriver/CounterX[8]
    SLICE_X27Y33         LUT6 (Prop_lut6_I3_O)        0.045     1.818 r  dispDriver/hSync_i_1/O
                         net (fo=1, routed)           0.000     1.818    dispDriver/hSync0
    SLICE_X27Y33         FDRE                                         r  dispDriver/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.824     1.985    dispDriver/pixclk
    SLICE_X27Y33         FDRE                                         r  dispDriver/hSync_reg/C
                         clock pessimism             -0.499     1.486    
    SLICE_X27Y33         FDRE (Hold_fdre_C_D)         0.092     1.578    dispDriver/hSync_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.559     1.473    dispDriver/encode_R/pixclk
    SLICE_X32Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/Q
                         net (fo=10, routed)          0.186     1.824    dispDriver/encode_R/genblk1.balance_acc[0]
    SLICE_X32Y36         LUT5 (Prop_lut5_I3_O)        0.043     1.867 r  dispDriver/encode_R/genblk1.balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.867    dispDriver/encode_R/genblk1.balance_acc[2]_i_1__0_n_0
    SLICE_X32Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.826     1.987    dispDriver/encode_R/pixclk
    SLICE_X32Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X32Y36         FDRE (Hold_fdre_C_D)         0.131     1.604    dispDriver/encode_R/genblk1.balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.559     1.473    dispDriver/encode_R/pixclk
    SLICE_X32Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.164     1.637 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]/Q
                         net (fo=10, routed)          0.186     1.824    dispDriver/encode_R/genblk1.balance_acc[0]
    SLICE_X32Y36         LUT5 (Prop_lut5_I3_O)        0.043     1.867 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000     1.867    dispDriver/encode_R/genblk1.balance_acc[3]_i_2_n_0
    SLICE_X32Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.826     1.987    dispDriver/encode_R/pixclk
    SLICE_X32Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[3]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X32Y36         FDRE (Hold_fdre_C_D)         0.131     1.604    dispDriver/encode_R/genblk1.balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.559     1.473    dispDriver/encode_R/pixclk
    SLICE_X32Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/Q
                         net (fo=10, routed)          0.186     1.824    dispDriver/encode_R/genblk1.balance_acc[0]
    SLICE_X32Y36         LUT4 (Prop_lut4_I2_O)        0.045     1.869 r  dispDriver/encode_R/genblk1.balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.869    dispDriver/encode_R/genblk1.balance_acc[1]_i_1__0_n_0
    SLICE_X32Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.826     1.987    dispDriver/encode_R/pixclk
    SLICE_X32Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X32Y36         FDRE (Hold_fdre_C_D)         0.121     1.594    dispDriver/encode_R/genblk1.balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.559     1.473    dispDriver/encode_R/pixclk
    SLICE_X32Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/Q
                         net (fo=10, routed)          0.186     1.824    dispDriver/encode_R/genblk1.balance_acc[0]
    SLICE_X32Y36         LUT5 (Prop_lut5_I2_O)        0.045     1.869 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.869    dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0_n_0
    SLICE_X32Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.826     1.987    dispDriver/encode_R/pixclk
    SLICE_X32Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X32Y36         FDRE (Hold_fdre_C_D)         0.120     1.593    dispDriver/encode_R/genblk1.balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterX_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.326%)  route 0.199ns (51.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.557     1.471    dispDriver/pixclk
    SLICE_X26Y32         FDRE                                         r  dispDriver/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  dispDriver/CounterX_reg[0]/Q
                         net (fo=10, routed)          0.199     1.811    dispDriver/CounterX[0]
    SLICE_X26Y33         LUT6 (Prop_lut6_I3_O)        0.045     1.856 r  dispDriver/CounterX[6]_i_1/O
                         net (fo=17, routed)          0.000     1.856    dispDriver/data0[6]
    SLICE_X26Y33         FDRE                                         r  dispDriver/CounterX_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.824     1.985    dispDriver/pixclk
    SLICE_X26Y33         FDRE                                         r  dispDriver/CounterX_reg[6]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X26Y33         FDRE (Hold_fdre_C_D)         0.092     1.578    dispDriver/CounterX_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dispDriver/vSync_reg/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.190ns (42.382%)  route 0.258ns (57.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.559     1.473    dispDriver/pixclk
    SLICE_X29Y34         FDRE                                         r  dispDriver/vSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  dispDriver/vSync_reg/Q
                         net (fo=1, routed)           0.258     1.872    dispDriver/encode_B/CD[1]
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.049     1.921 r  dispDriver/encode_B/genblk1.TMDS[9]_i_1/O
                         net (fo=1, routed)           0.000     1.921    dispDriver/encode_B/genblk1.TMDS[9]_i_1_n_0
    SLICE_X32Y33         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.824     1.985    dispDriver/encode_B/pixclk
    SLICE_X32Y33         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[9]/C
                         clock pessimism             -0.480     1.505    
    SLICE_X32Y33         FDRE (Hold_fdre_C_D)         0.131     1.636    dispDriver/encode_B/genblk1.TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCM_pix_clock
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    dispDriver/BUFG_pixclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X27Y33     dispDriver/CounterX_reg[-1111111108]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X27Y33     dispDriver/CounterX_reg[-1111111109]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X26Y34     dispDriver/CounterX_reg[-1111111110]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X17Y28     dispDriver/CounterX_reg[-1111111111]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y14     dispDriver/CounterX_reg[-1111111111]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X25Y14     dispDriver/CounterX_reg[-1111111111]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X25Y14     dispDriver/CounterX_reg[-1111111111]_rep__1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y35      dispDriver/CounterX_reg[-1111111111]_rep__10/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X27Y33     dispDriver/CounterX_reg[-1111111108]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X27Y33     dispDriver/CounterX_reg[-1111111108]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X27Y33     dispDriver/CounterX_reg[-1111111109]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X27Y33     dispDriver/CounterX_reg[-1111111109]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y34     dispDriver/CounterX_reg[-1111111110]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y34     dispDriver/CounterX_reg[-1111111110]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X17Y28     dispDriver/CounterX_reg[-1111111111]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X17Y28     dispDriver/CounterX_reg[-1111111111]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y14     dispDriver/CounterX_reg[-1111111111]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y14     dispDriver/CounterX_reg[-1111111111]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X27Y33     dispDriver/CounterX_reg[-1111111108]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X27Y33     dispDriver/CounterX_reg[-1111111108]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X27Y33     dispDriver/CounterX_reg[-1111111109]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X27Y33     dispDriver/CounterX_reg[-1111111109]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y34     dispDriver/CounterX_reg[-1111111110]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y34     dispDriver/CounterX_reg[-1111111110]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X17Y28     dispDriver/CounterX_reg[-1111111111]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X17Y28     dispDriver/CounterX_reg[-1111111111]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y14     dispDriver/CounterX_reg[-1111111111]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y14     dispDriver/CounterX_reg[-1111111111]_rep/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_in
  To Clock:  clkfb_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y4    dispDriver/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack        1.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.096ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.668ns (27.096%)  route 1.797ns (72.904%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 8.891 - 4.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.667     5.339    dispDriver/encode_G/pixclk
    SLICE_X34Y34         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518     5.857 r  dispDriver/encode_G/genblk1.TMDS_reg[3]/Q
                         net (fo=2, routed)           1.797     7.654    dispDriver/encode_G_n_2
    SLICE_X34Y35         LUT3 (Prop_lut3_I0_O)        0.150     7.804 r  dispDriver/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     7.804    dispDriver/TMDS_shift_green[7]_i_1_n_0
    SLICE_X34Y35         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.495     8.891    dispDriver/clk_TMDS
    SLICE_X34Y35         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.106     8.996    
                         clock uncertainty           -0.214     8.782    
    SLICE_X34Y35         FDRE (Setup_fdre_C_D)        0.118     8.900    dispDriver/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          8.900    
                         arrival time                          -7.804    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 0.670ns (27.407%)  route 1.775ns (72.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 8.891 - 4.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.666     5.338    dispDriver/encode_B/pixclk
    SLICE_X32Y33         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.518     5.856 r  dispDriver/encode_B/genblk1.TMDS_reg[2]/Q
                         net (fo=3, routed)           1.775     7.630    dispDriver/encode_B_n_4
    SLICE_X32Y35         LUT3 (Prop_lut3_I0_O)        0.152     7.782 r  dispDriver/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     7.782    dispDriver/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X32Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.495     8.891    dispDriver/clk_TMDS
    SLICE_X32Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.106     8.996    
                         clock uncertainty           -0.214     8.782    
    SLICE_X32Y35         FDRE (Setup_fdre_C_D)        0.118     8.900    dispDriver/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          8.900    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.642ns (27.254%)  route 1.714ns (72.746%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 8.889 - 4.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.666     5.338    dispDriver/encode_B/pixclk
    SLICE_X32Y33         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.518     5.856 r  dispDriver/encode_B/genblk1.TMDS_reg[2]/Q
                         net (fo=3, routed)           1.714     7.569    dispDriver/encode_B_n_4
    SLICE_X32Y34         LUT3 (Prop_lut3_I0_O)        0.124     7.693 r  dispDriver/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     7.693    dispDriver/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X32Y34         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.494     8.889    dispDriver/clk_TMDS
    SLICE_X32Y34         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.106     8.995    
                         clock uncertainty           -0.214     8.781    
    SLICE_X32Y34         FDRE (Setup_fdre_C_D)        0.077     8.858    dispDriver/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          8.858    
                         arrival time                          -7.693    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.779ns (33.819%)  route 1.524ns (66.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 8.889 - 4.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.666     5.338    dispDriver/encode_B/pixclk
    SLICE_X32Y33         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.478     5.816 r  dispDriver/encode_B/genblk1.TMDS_reg[6]/Q
                         net (fo=1, routed)           1.524     7.340    dispDriver/encode_B_n_2
    SLICE_X33Y33         LUT3 (Prop_lut3_I0_O)        0.301     7.641 r  dispDriver/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     7.641    dispDriver/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X33Y33         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.493     8.889    dispDriver/clk_TMDS
    SLICE_X33Y33         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.106     8.994    
                         clock uncertainty           -0.214     8.780    
    SLICE_X33Y33         FDRE (Setup_fdre_C_D)        0.029     8.809    dispDriver/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          8.809    
                         arrival time                          -7.641    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.192ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.642ns (27.567%)  route 1.687ns (72.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 8.891 - 4.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.667     5.339    dispDriver/encode_G/pixclk
    SLICE_X34Y34         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518     5.857 r  dispDriver/encode_G/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           1.687     7.544    dispDriver/encode_G_n_4
    SLICE_X34Y35         LUT3 (Prop_lut3_I0_O)        0.124     7.668 r  dispDriver/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     7.668    dispDriver/TMDS_shift_green[0]_i_1_n_0
    SLICE_X34Y35         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.495     8.891    dispDriver/clk_TMDS
    SLICE_X34Y35         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.106     8.996    
                         clock uncertainty           -0.214     8.782    
    SLICE_X34Y35         FDRE (Setup_fdre_C_D)        0.077     8.859    dispDriver/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          8.859    
                         arrival time                          -7.668    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.207ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 0.668ns (28.367%)  route 1.687ns (71.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 8.891 - 4.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.667     5.339    dispDriver/encode_G/pixclk
    SLICE_X34Y34         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518     5.857 r  dispDriver/encode_G/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           1.687     7.544    dispDriver/encode_G_n_4
    SLICE_X34Y35         LUT3 (Prop_lut3_I0_O)        0.150     7.694 r  dispDriver/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     7.694    dispDriver/TMDS_shift_green[1]_i_1_n_0
    SLICE_X34Y35         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.495     8.891    dispDriver/clk_TMDS
    SLICE_X34Y35         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.106     8.996    
                         clock uncertainty           -0.214     8.782    
    SLICE_X34Y35         FDRE (Setup_fdre_C_D)        0.118     8.900    dispDriver/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          8.900    
                         arrival time                          -7.694    
  -------------------------------------------------------------------
                         slack                                  1.207    

Slack (MET) :             1.293ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.178ns  (logic 0.580ns (26.625%)  route 1.598ns (73.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 8.889 - 4.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.669     5.341    dispDriver/encode_R/pixclk
    SLICE_X33Y35         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  dispDriver/encode_R/genblk1.TMDS_reg[4]/Q
                         net (fo=1, routed)           1.598     7.395    dispDriver/TMDS[4]
    SLICE_X33Y34         LUT3 (Prop_lut3_I0_O)        0.124     7.519 r  dispDriver/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     7.519    dispDriver/TMDS_shift_red[4]_i_1_n_0
    SLICE_X33Y34         FDRE                                         r  dispDriver/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.494     8.889    dispDriver/clk_TMDS
    SLICE_X33Y34         FDRE                                         r  dispDriver/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.106     8.995    
                         clock uncertainty           -0.214     8.781    
    SLICE_X33Y34         FDRE (Setup_fdre_C_D)        0.031     8.812    dispDriver/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          8.812    
                         arrival time                          -7.519    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.294ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.801ns (36.034%)  route 1.422ns (63.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 8.889 - 4.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.666     5.338    dispDriver/encode_B/pixclk
    SLICE_X32Y33         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.478     5.816 r  dispDriver/encode_B/genblk1.TMDS_reg[7]/Q
                         net (fo=1, routed)           1.422     7.238    dispDriver/encode_B_n_1
    SLICE_X33Y33         LUT3 (Prop_lut3_I0_O)        0.323     7.561 r  dispDriver/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     7.561    dispDriver/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X33Y33         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.493     8.889    dispDriver/clk_TMDS
    SLICE_X33Y33         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.106     8.994    
                         clock uncertainty           -0.214     8.780    
    SLICE_X33Y33         FDRE (Setup_fdre_C_D)        0.075     8.855    dispDriver/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          8.855    
                         arrival time                          -7.561    
  -------------------------------------------------------------------
                         slack                                  1.294    

Slack (MET) :             1.300ns  (required time - arrival time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.796ns (35.199%)  route 1.465ns (64.801%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 8.889 - 4.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.666     5.338    dispDriver/encode_B/pixclk
    SLICE_X32Y33         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.478     5.816 r  dispDriver/encode_B/genblk1.TMDS_reg[9]/Q
                         net (fo=1, routed)           1.465     7.281    dispDriver/encode_B_n_0
    SLICE_X32Y34         LUT2 (Prop_lut2_I1_O)        0.318     7.599 r  dispDriver/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     7.599    dispDriver/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X32Y34         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.494     8.889    dispDriver/clk_TMDS
    SLICE_X32Y34         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.106     8.995    
                         clock uncertainty           -0.214     8.781    
    SLICE_X32Y34         FDRE (Setup_fdre_C_D)        0.118     8.899    dispDriver/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          8.899    
                         arrival time                          -7.599    
  -------------------------------------------------------------------
                         slack                                  1.300    

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 0.670ns (30.167%)  route 1.551ns (69.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 8.891 - 4.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.667     5.339    dispDriver/encode_G/pixclk
    SLICE_X34Y34         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518     5.857 r  dispDriver/encode_G/genblk1.TMDS_reg[3]/Q
                         net (fo=2, routed)           1.551     7.408    dispDriver/encode_G_n_2
    SLICE_X34Y35         LUT3 (Prop_lut3_I0_O)        0.152     7.560 r  dispDriver/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     7.560    dispDriver/TMDS_shift_green[3]_i_1_n_0
    SLICE_X34Y35         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     8.882    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.495     8.891    dispDriver/clk_TMDS
    SLICE_X34Y35         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/C
                         clock pessimism              0.106     8.996    
                         clock uncertainty           -0.214     8.782    
    SLICE_X34Y35         FDRE (Setup_fdre_C_D)        0.118     8.900    dispDriver/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          8.900    
                         arrival time                          -7.560    
  -------------------------------------------------------------------
                         slack                                  1.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.208ns (26.397%)  route 0.580ns (73.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.559     1.473    dispDriver/encode_G/pixclk
    SLICE_X34Y34         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  dispDriver/encode_G/genblk1.TMDS_reg[3]/Q
                         net (fo=2, routed)           0.580     2.217    dispDriver/encode_G_n_2
    SLICE_X34Y35         LUT3 (Prop_lut3_I0_O)        0.044     2.261 r  dispDriver/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     2.261    dispDriver/TMDS_shift_green[3]_i_1_n_0
    SLICE_X34Y35         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.827     1.988    dispDriver/clk_TMDS
    SLICE_X34Y35         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/C
                         clock pessimism             -0.198     1.791    
                         clock uncertainty            0.214     2.005    
    SLICE_X34Y35         FDRE (Hold_fdre_C_D)         0.131     2.136    dispDriver/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.190ns (24.105%)  route 0.598ns (75.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.559     1.473    dispDriver/encode_R/pixclk
    SLICE_X33Y35         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  dispDriver/encode_R/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           0.598     2.212    dispDriver/TMDS[0]
    SLICE_X32Y35         LUT3 (Prop_lut3_I0_O)        0.049     2.261 r  dispDriver/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     2.261    dispDriver/TMDS_shift_red[1]_i_1_n_0
    SLICE_X32Y35         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.826     1.987    dispDriver/clk_TMDS
    SLICE_X32Y35         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/C
                         clock pessimism             -0.198     1.790    
                         clock uncertainty            0.214     2.004    
    SLICE_X32Y35         FDRE (Hold_fdre_C_D)         0.131     2.135    dispDriver/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.186ns (24.829%)  route 0.563ns (75.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.559     1.473    dispDriver/encode_R/pixclk
    SLICE_X35Y34         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  dispDriver/encode_R/genblk1.TMDS_reg[5]/Q
                         net (fo=2, routed)           0.563     2.177    dispDriver/TMDS[5]
    SLICE_X33Y34         LUT3 (Prop_lut3_I0_O)        0.045     2.222 r  dispDriver/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     2.222    dispDriver/TMDS_shift_red[7]_i_1_n_0
    SLICE_X33Y34         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.825     1.986    dispDriver/clk_TMDS
    SLICE_X33Y34         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/C
                         clock pessimism             -0.198     1.789    
                         clock uncertainty            0.214     2.003    
    SLICE_X33Y34         FDRE (Hold_fdre_C_D)         0.092     2.095    dispDriver/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.184ns (24.072%)  route 0.580ns (75.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.559     1.473    dispDriver/encode_R/pixclk
    SLICE_X35Y34         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  dispDriver/encode_R/genblk1.TMDS_reg[5]/Q
                         net (fo=2, routed)           0.580     2.195    dispDriver/TMDS[5]
    SLICE_X33Y34         LUT3 (Prop_lut3_I0_O)        0.043     2.238 r  dispDriver/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     2.238    dispDriver/TMDS_shift_red[5]_i_1_n_0
    SLICE_X33Y34         FDRE                                         r  dispDriver/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.825     1.986    dispDriver/clk_TMDS
    SLICE_X33Y34         FDRE                                         r  dispDriver/TMDS_shift_red_reg[5]/C
                         clock pessimism             -0.198     1.789    
                         clock uncertainty            0.214     2.003    
    SLICE_X33Y34         FDRE (Hold_fdre_C_D)         0.107     2.110    dispDriver/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.186ns (24.302%)  route 0.579ns (75.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.559     1.473    dispDriver/encode_R/pixclk
    SLICE_X35Y34         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  dispDriver/encode_R/genblk1.TMDS_reg[3]/Q
                         net (fo=1, routed)           0.579     2.194    dispDriver/TMDS[3]
    SLICE_X33Y34         LUT3 (Prop_lut3_I0_O)        0.045     2.239 r  dispDriver/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     2.239    dispDriver/TMDS_shift_red[3]_i_1_n_0
    SLICE_X33Y34         FDRE                                         r  dispDriver/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.825     1.986    dispDriver/clk_TMDS
    SLICE_X33Y34         FDRE                                         r  dispDriver/TMDS_shift_red_reg[3]/C
                         clock pessimism             -0.198     1.789    
                         clock uncertainty            0.214     2.003    
    SLICE_X33Y34         FDRE (Hold_fdre_C_D)         0.107     2.110    dispDriver/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.209ns (26.719%)  route 0.573ns (73.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.558     1.472    dispDriver/encode_B/pixclk
    SLICE_X32Y33         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  dispDriver/encode_B/genblk1.TMDS_reg[1]/Q
                         net (fo=1, routed)           0.573     2.209    dispDriver/encode_B_n_5
    SLICE_X32Y35         LUT3 (Prop_lut3_I0_O)        0.045     2.254 r  dispDriver/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     2.254    dispDriver/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X32Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.826     1.987    dispDriver/clk_TMDS
    SLICE_X32Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[1]/C
                         clock pessimism             -0.198     1.790    
                         clock uncertainty            0.214     2.004    
    SLICE_X32Y35         FDRE (Hold_fdre_C_D)         0.121     2.125    dispDriver/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.187ns (23.628%)  route 0.604ns (76.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.559     1.473    dispDriver/encode_B/pixclk
    SLICE_X33Y35         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  dispDriver/encode_B/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           0.604     2.219    dispDriver/encode_B_n_6
    SLICE_X32Y35         LUT3 (Prop_lut3_I0_O)        0.046     2.265 r  dispDriver/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     2.265    dispDriver/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X32Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.826     1.987    dispDriver/clk_TMDS
    SLICE_X32Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/C
                         clock pessimism             -0.198     1.790    
                         clock uncertainty            0.214     2.004    
    SLICE_X32Y35         FDRE (Hold_fdre_C_D)         0.131     2.135    dispDriver/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.718%)  route 0.598ns (76.282%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.559     1.473    dispDriver/encode_R/pixclk
    SLICE_X33Y35         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  dispDriver/encode_R/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           0.598     2.212    dispDriver/TMDS[0]
    SLICE_X32Y35         LUT3 (Prop_lut3_I0_O)        0.045     2.257 r  dispDriver/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     2.257    dispDriver/TMDS_shift_red[0]_i_1_n_0
    SLICE_X32Y35         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.826     1.987    dispDriver/clk_TMDS
    SLICE_X32Y35         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
                         clock pessimism             -0.198     1.790    
                         clock uncertainty            0.214     2.004    
    SLICE_X32Y35         FDRE (Hold_fdre_C_D)         0.121     2.125    dispDriver/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.230ns (29.831%)  route 0.541ns (70.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.559     1.473    dispDriver/encode_R/pixclk
    SLICE_X33Y35         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.128     1.601 r  dispDriver/encode_R/genblk1.TMDS_reg[8]/Q
                         net (fo=2, routed)           0.541     2.142    dispDriver/TMDS[8]
    SLICE_X33Y34         LUT3 (Prop_lut3_I0_O)        0.102     2.244 r  dispDriver/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     2.244    dispDriver/TMDS_shift_red[8]_i_1_n_0
    SLICE_X33Y34         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.825     1.986    dispDriver/clk_TMDS
    SLICE_X33Y34         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/C
                         clock pessimism             -0.198     1.789    
                         clock uncertainty            0.214     2.003    
    SLICE_X33Y34         FDRE (Hold_fdre_C_D)         0.107     2.110    dispDriver/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.212ns (26.543%)  route 0.587ns (73.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.559     1.473    dispDriver/encode_R/pixclk
    SLICE_X34Y34         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  dispDriver/encode_R/genblk1.TMDS_reg[2]/Q
                         net (fo=2, routed)           0.587     2.224    dispDriver/TMDS[2]
    SLICE_X32Y34         LUT3 (Prop_lut3_I0_O)        0.048     2.272 r  dispDriver/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     2.272    dispDriver/TMDS_shift_red[6]_i_1_n_0
    SLICE_X32Y34         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.825     1.986    dispDriver/clk_TMDS
    SLICE_X32Y34         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/C
                         clock pessimism             -0.198     1.789    
                         clock uncertainty            0.214     2.003    
    SLICE_X32Y34         FDRE (Hold_fdre_C_D)         0.131     2.134    dispDriver/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.138    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         26116 Endpoints
Min Delay         26116 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buf_reg_3/genblk1[20].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_1920_2047_1_1/DP.HIGH/WADR2
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.066ns  (logic 1.324ns (3.776%)  route 33.742ns (96.224%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[20].reg1/d/Q_reg/C
    SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  buf_reg_3/genblk1[20].reg1/d/Q_reg/Q
                         net (fo=259, routed)         6.783     7.239    mem/disMem/out[19]
    SLICE_X33Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.363 f  mem/disMem/Q_i_11__3/O
                         net (fo=1, routed)           0.342     7.705    control_unit/mainDecoder/Q_i_2__34_1
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.829 r  control_unit/mainDecoder/Q_i_6__31/O
                         net (fo=3, routed)           1.147     8.976    control_unit/mainDecoder/Q_i_6__31_n_0
    SLICE_X37Y18         LUT5 (Prop_lut5_I1_O)        0.124     9.100 f  control_unit/mainDecoder/Q_i_2__34/O
                         net (fo=4, routed)           1.099    10.199    control_unit/mainDecoder/Q_i_2__34_n_0
    SLICE_X35Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.323 r  control_unit/mainDecoder/Q_i_2__32/O
                         net (fo=3, routed)           0.600    10.922    control_unit/mainDecoder/Q_i_2__32_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.046 r  control_unit/mainDecoder/Q_i_1__39/O
                         net (fo=3, routed)           1.024    12.070    control_unit/mainDecoder/ALUResult[4]
    SLICE_X33Y17         LUT5 (Prop_lut5_I2_O)        0.124    12.194 r  control_unit/mainDecoder/register_file_i_29/O
                         net (fo=52, routed)          1.418    13.612    control_unit/mainDecoder/state_reg[0]_0[4]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.124    13.736 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_6/O
                         net (fo=3648, routed)       21.330    35.066    mem/disMem/memory_reg_1920_2047_1_1/A2
    SLICE_X12Y4          RAMD64E                                      r  mem/disMem/memory_reg_1920_2047_1_1/DP.HIGH/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[20].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_1920_2047_1_1/DP.LOW/WADR2
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.066ns  (logic 1.324ns (3.776%)  route 33.742ns (96.224%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[20].reg1/d/Q_reg/C
    SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  buf_reg_3/genblk1[20].reg1/d/Q_reg/Q
                         net (fo=259, routed)         6.783     7.239    mem/disMem/out[19]
    SLICE_X33Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.363 f  mem/disMem/Q_i_11__3/O
                         net (fo=1, routed)           0.342     7.705    control_unit/mainDecoder/Q_i_2__34_1
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.829 r  control_unit/mainDecoder/Q_i_6__31/O
                         net (fo=3, routed)           1.147     8.976    control_unit/mainDecoder/Q_i_6__31_n_0
    SLICE_X37Y18         LUT5 (Prop_lut5_I1_O)        0.124     9.100 f  control_unit/mainDecoder/Q_i_2__34/O
                         net (fo=4, routed)           1.099    10.199    control_unit/mainDecoder/Q_i_2__34_n_0
    SLICE_X35Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.323 r  control_unit/mainDecoder/Q_i_2__32/O
                         net (fo=3, routed)           0.600    10.922    control_unit/mainDecoder/Q_i_2__32_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.046 r  control_unit/mainDecoder/Q_i_1__39/O
                         net (fo=3, routed)           1.024    12.070    control_unit/mainDecoder/ALUResult[4]
    SLICE_X33Y17         LUT5 (Prop_lut5_I2_O)        0.124    12.194 r  control_unit/mainDecoder/register_file_i_29/O
                         net (fo=52, routed)          1.418    13.612    control_unit/mainDecoder/state_reg[0]_0[4]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.124    13.736 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_6/O
                         net (fo=3648, routed)       21.330    35.066    mem/disMem/memory_reg_1920_2047_1_1/A2
    SLICE_X12Y4          RAMD64E                                      r  mem/disMem/memory_reg_1920_2047_1_1/DP.LOW/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[20].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_1920_2047_1_1/SP.HIGH/WADR2
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.066ns  (logic 1.324ns (3.776%)  route 33.742ns (96.224%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[20].reg1/d/Q_reg/C
    SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  buf_reg_3/genblk1[20].reg1/d/Q_reg/Q
                         net (fo=259, routed)         6.783     7.239    mem/disMem/out[19]
    SLICE_X33Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.363 f  mem/disMem/Q_i_11__3/O
                         net (fo=1, routed)           0.342     7.705    control_unit/mainDecoder/Q_i_2__34_1
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.829 r  control_unit/mainDecoder/Q_i_6__31/O
                         net (fo=3, routed)           1.147     8.976    control_unit/mainDecoder/Q_i_6__31_n_0
    SLICE_X37Y18         LUT5 (Prop_lut5_I1_O)        0.124     9.100 f  control_unit/mainDecoder/Q_i_2__34/O
                         net (fo=4, routed)           1.099    10.199    control_unit/mainDecoder/Q_i_2__34_n_0
    SLICE_X35Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.323 r  control_unit/mainDecoder/Q_i_2__32/O
                         net (fo=3, routed)           0.600    10.922    control_unit/mainDecoder/Q_i_2__32_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.046 r  control_unit/mainDecoder/Q_i_1__39/O
                         net (fo=3, routed)           1.024    12.070    control_unit/mainDecoder/ALUResult[4]
    SLICE_X33Y17         LUT5 (Prop_lut5_I2_O)        0.124    12.194 r  control_unit/mainDecoder/register_file_i_29/O
                         net (fo=52, routed)          1.418    13.612    control_unit/mainDecoder/state_reg[0]_0[4]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.124    13.736 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_6/O
                         net (fo=3648, routed)       21.330    35.066    mem/disMem/memory_reg_1920_2047_1_1/A2
    SLICE_X12Y4          RAMD64E                                      r  mem/disMem/memory_reg_1920_2047_1_1/SP.HIGH/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[20].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_1920_2047_1_1/SP.LOW/WADR2
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.066ns  (logic 1.324ns (3.776%)  route 33.742ns (96.224%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[20].reg1/d/Q_reg/C
    SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  buf_reg_3/genblk1[20].reg1/d/Q_reg/Q
                         net (fo=259, routed)         6.783     7.239    mem/disMem/out[19]
    SLICE_X33Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.363 f  mem/disMem/Q_i_11__3/O
                         net (fo=1, routed)           0.342     7.705    control_unit/mainDecoder/Q_i_2__34_1
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.829 r  control_unit/mainDecoder/Q_i_6__31/O
                         net (fo=3, routed)           1.147     8.976    control_unit/mainDecoder/Q_i_6__31_n_0
    SLICE_X37Y18         LUT5 (Prop_lut5_I1_O)        0.124     9.100 f  control_unit/mainDecoder/Q_i_2__34/O
                         net (fo=4, routed)           1.099    10.199    control_unit/mainDecoder/Q_i_2__34_n_0
    SLICE_X35Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.323 r  control_unit/mainDecoder/Q_i_2__32/O
                         net (fo=3, routed)           0.600    10.922    control_unit/mainDecoder/Q_i_2__32_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.046 r  control_unit/mainDecoder/Q_i_1__39/O
                         net (fo=3, routed)           1.024    12.070    control_unit/mainDecoder/ALUResult[4]
    SLICE_X33Y17         LUT5 (Prop_lut5_I2_O)        0.124    12.194 r  control_unit/mainDecoder/register_file_i_29/O
                         net (fo=52, routed)          1.418    13.612    control_unit/mainDecoder/state_reg[0]_0[4]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.124    13.736 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_6/O
                         net (fo=3648, routed)       21.330    35.066    mem/disMem/memory_reg_1920_2047_1_1/A2
    SLICE_X12Y4          RAMD64E                                      r  mem/disMem/memory_reg_1920_2047_1_1/SP.LOW/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[20].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_128_255_2_2/DP.HIGH/WADR2
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.917ns  (logic 1.324ns (3.792%)  route 33.593ns (96.208%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[20].reg1/d/Q_reg/C
    SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  buf_reg_3/genblk1[20].reg1/d/Q_reg/Q
                         net (fo=259, routed)         6.783     7.239    mem/disMem/out[19]
    SLICE_X33Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.363 f  mem/disMem/Q_i_11__3/O
                         net (fo=1, routed)           0.342     7.705    control_unit/mainDecoder/Q_i_2__34_1
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.829 r  control_unit/mainDecoder/Q_i_6__31/O
                         net (fo=3, routed)           1.147     8.976    control_unit/mainDecoder/Q_i_6__31_n_0
    SLICE_X37Y18         LUT5 (Prop_lut5_I1_O)        0.124     9.100 f  control_unit/mainDecoder/Q_i_2__34/O
                         net (fo=4, routed)           1.099    10.199    control_unit/mainDecoder/Q_i_2__34_n_0
    SLICE_X35Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.323 r  control_unit/mainDecoder/Q_i_2__32/O
                         net (fo=3, routed)           0.600    10.922    control_unit/mainDecoder/Q_i_2__32_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.046 r  control_unit/mainDecoder/Q_i_1__39/O
                         net (fo=3, routed)           1.024    12.070    control_unit/mainDecoder/ALUResult[4]
    SLICE_X33Y17         LUT5 (Prop_lut5_I2_O)        0.124    12.194 r  control_unit/mainDecoder/register_file_i_29/O
                         net (fo=52, routed)          1.418    13.612    control_unit/mainDecoder/state_reg[0]_0[4]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.124    13.736 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_6/O
                         net (fo=3648, routed)       21.181    34.917    mem/disMem/memory_reg_128_255_2_2/A2
    SLICE_X12Y3          RAMD64E                                      r  mem/disMem/memory_reg_128_255_2_2/DP.HIGH/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[20].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_128_255_2_2/DP.LOW/WADR2
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.917ns  (logic 1.324ns (3.792%)  route 33.593ns (96.208%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[20].reg1/d/Q_reg/C
    SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  buf_reg_3/genblk1[20].reg1/d/Q_reg/Q
                         net (fo=259, routed)         6.783     7.239    mem/disMem/out[19]
    SLICE_X33Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.363 f  mem/disMem/Q_i_11__3/O
                         net (fo=1, routed)           0.342     7.705    control_unit/mainDecoder/Q_i_2__34_1
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.829 r  control_unit/mainDecoder/Q_i_6__31/O
                         net (fo=3, routed)           1.147     8.976    control_unit/mainDecoder/Q_i_6__31_n_0
    SLICE_X37Y18         LUT5 (Prop_lut5_I1_O)        0.124     9.100 f  control_unit/mainDecoder/Q_i_2__34/O
                         net (fo=4, routed)           1.099    10.199    control_unit/mainDecoder/Q_i_2__34_n_0
    SLICE_X35Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.323 r  control_unit/mainDecoder/Q_i_2__32/O
                         net (fo=3, routed)           0.600    10.922    control_unit/mainDecoder/Q_i_2__32_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.046 r  control_unit/mainDecoder/Q_i_1__39/O
                         net (fo=3, routed)           1.024    12.070    control_unit/mainDecoder/ALUResult[4]
    SLICE_X33Y17         LUT5 (Prop_lut5_I2_O)        0.124    12.194 r  control_unit/mainDecoder/register_file_i_29/O
                         net (fo=52, routed)          1.418    13.612    control_unit/mainDecoder/state_reg[0]_0[4]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.124    13.736 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_6/O
                         net (fo=3648, routed)       21.181    34.917    mem/disMem/memory_reg_128_255_2_2/A2
    SLICE_X12Y3          RAMD64E                                      r  mem/disMem/memory_reg_128_255_2_2/DP.LOW/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[20].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_128_255_2_2/SP.HIGH/WADR2
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.917ns  (logic 1.324ns (3.792%)  route 33.593ns (96.208%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[20].reg1/d/Q_reg/C
    SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  buf_reg_3/genblk1[20].reg1/d/Q_reg/Q
                         net (fo=259, routed)         6.783     7.239    mem/disMem/out[19]
    SLICE_X33Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.363 f  mem/disMem/Q_i_11__3/O
                         net (fo=1, routed)           0.342     7.705    control_unit/mainDecoder/Q_i_2__34_1
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.829 r  control_unit/mainDecoder/Q_i_6__31/O
                         net (fo=3, routed)           1.147     8.976    control_unit/mainDecoder/Q_i_6__31_n_0
    SLICE_X37Y18         LUT5 (Prop_lut5_I1_O)        0.124     9.100 f  control_unit/mainDecoder/Q_i_2__34/O
                         net (fo=4, routed)           1.099    10.199    control_unit/mainDecoder/Q_i_2__34_n_0
    SLICE_X35Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.323 r  control_unit/mainDecoder/Q_i_2__32/O
                         net (fo=3, routed)           0.600    10.922    control_unit/mainDecoder/Q_i_2__32_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.046 r  control_unit/mainDecoder/Q_i_1__39/O
                         net (fo=3, routed)           1.024    12.070    control_unit/mainDecoder/ALUResult[4]
    SLICE_X33Y17         LUT5 (Prop_lut5_I2_O)        0.124    12.194 r  control_unit/mainDecoder/register_file_i_29/O
                         net (fo=52, routed)          1.418    13.612    control_unit/mainDecoder/state_reg[0]_0[4]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.124    13.736 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_6/O
                         net (fo=3648, routed)       21.181    34.917    mem/disMem/memory_reg_128_255_2_2/A2
    SLICE_X12Y3          RAMD64E                                      r  mem/disMem/memory_reg_128_255_2_2/SP.HIGH/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[20].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_128_255_2_2/SP.LOW/WADR2
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.917ns  (logic 1.324ns (3.792%)  route 33.593ns (96.208%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[20].reg1/d/Q_reg/C
    SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  buf_reg_3/genblk1[20].reg1/d/Q_reg/Q
                         net (fo=259, routed)         6.783     7.239    mem/disMem/out[19]
    SLICE_X33Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.363 f  mem/disMem/Q_i_11__3/O
                         net (fo=1, routed)           0.342     7.705    control_unit/mainDecoder/Q_i_2__34_1
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.829 r  control_unit/mainDecoder/Q_i_6__31/O
                         net (fo=3, routed)           1.147     8.976    control_unit/mainDecoder/Q_i_6__31_n_0
    SLICE_X37Y18         LUT5 (Prop_lut5_I1_O)        0.124     9.100 f  control_unit/mainDecoder/Q_i_2__34/O
                         net (fo=4, routed)           1.099    10.199    control_unit/mainDecoder/Q_i_2__34_n_0
    SLICE_X35Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.323 r  control_unit/mainDecoder/Q_i_2__32/O
                         net (fo=3, routed)           0.600    10.922    control_unit/mainDecoder/Q_i_2__32_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.046 r  control_unit/mainDecoder/Q_i_1__39/O
                         net (fo=3, routed)           1.024    12.070    control_unit/mainDecoder/ALUResult[4]
    SLICE_X33Y17         LUT5 (Prop_lut5_I2_O)        0.124    12.194 r  control_unit/mainDecoder/register_file_i_29/O
                         net (fo=52, routed)          1.418    13.612    control_unit/mainDecoder/state_reg[0]_0[4]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.124    13.736 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_6/O
                         net (fo=3648, routed)       21.181    34.917    mem/disMem/memory_reg_128_255_2_2/A2
    SLICE_X12Y3          RAMD64E                                      r  mem/disMem/memory_reg_128_255_2_2/SP.LOW/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[20].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_384_511_2_2/DP.HIGH/WADR2
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.758ns  (logic 1.324ns (3.809%)  route 33.434ns (96.191%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[20].reg1/d/Q_reg/C
    SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  buf_reg_3/genblk1[20].reg1/d/Q_reg/Q
                         net (fo=259, routed)         6.783     7.239    mem/disMem/out[19]
    SLICE_X33Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.363 f  mem/disMem/Q_i_11__3/O
                         net (fo=1, routed)           0.342     7.705    control_unit/mainDecoder/Q_i_2__34_1
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.829 r  control_unit/mainDecoder/Q_i_6__31/O
                         net (fo=3, routed)           1.147     8.976    control_unit/mainDecoder/Q_i_6__31_n_0
    SLICE_X37Y18         LUT5 (Prop_lut5_I1_O)        0.124     9.100 f  control_unit/mainDecoder/Q_i_2__34/O
                         net (fo=4, routed)           1.099    10.199    control_unit/mainDecoder/Q_i_2__34_n_0
    SLICE_X35Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.323 r  control_unit/mainDecoder/Q_i_2__32/O
                         net (fo=3, routed)           0.600    10.922    control_unit/mainDecoder/Q_i_2__32_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.046 r  control_unit/mainDecoder/Q_i_1__39/O
                         net (fo=3, routed)           1.024    12.070    control_unit/mainDecoder/ALUResult[4]
    SLICE_X33Y17         LUT5 (Prop_lut5_I2_O)        0.124    12.194 r  control_unit/mainDecoder/register_file_i_29/O
                         net (fo=52, routed)          1.418    13.612    control_unit/mainDecoder/state_reg[0]_0[4]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.124    13.736 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_6/O
                         net (fo=3648, routed)       21.022    34.758    mem/disMem/memory_reg_384_511_2_2/A2
    SLICE_X12Y2          RAMD64E                                      r  mem/disMem/memory_reg_384_511_2_2/DP.HIGH/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buf_reg_3/genblk1[20].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/disMem/memory_reg_384_511_2_2/DP.LOW/WADR2
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.758ns  (logic 1.324ns (3.809%)  route 33.434ns (96.191%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDRE                         0.000     0.000 r  buf_reg_3/genblk1[20].reg1/d/Q_reg/C
    SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  buf_reg_3/genblk1[20].reg1/d/Q_reg/Q
                         net (fo=259, routed)         6.783     7.239    mem/disMem/out[19]
    SLICE_X33Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.363 f  mem/disMem/Q_i_11__3/O
                         net (fo=1, routed)           0.342     7.705    control_unit/mainDecoder/Q_i_2__34_1
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.829 r  control_unit/mainDecoder/Q_i_6__31/O
                         net (fo=3, routed)           1.147     8.976    control_unit/mainDecoder/Q_i_6__31_n_0
    SLICE_X37Y18         LUT5 (Prop_lut5_I1_O)        0.124     9.100 f  control_unit/mainDecoder/Q_i_2__34/O
                         net (fo=4, routed)           1.099    10.199    control_unit/mainDecoder/Q_i_2__34_n_0
    SLICE_X35Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.323 r  control_unit/mainDecoder/Q_i_2__32/O
                         net (fo=3, routed)           0.600    10.922    control_unit/mainDecoder/Q_i_2__32_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.046 r  control_unit/mainDecoder/Q_i_1__39/O
                         net (fo=3, routed)           1.024    12.070    control_unit/mainDecoder/ALUResult[4]
    SLICE_X33Y17         LUT5 (Prop_lut5_I2_O)        0.124    12.194 r  control_unit/mainDecoder/register_file_i_29/O
                         net (fo=52, routed)          1.418    13.612    control_unit/mainDecoder/state_reg[0]_0[4]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.124    13.736 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_6/O
                         net (fo=3648, routed)       21.022    34.758    mem/disMem/memory_reg_384_511_2_2/A2
    SLICE_X12Y2          RAMD64E                                      r  mem/disMem/memory_reg_384_511_2_2/DP.LOW/WADR2
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PC1_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[17].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.114%)  route 0.135ns (48.886%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE                         0.000     0.000 r  PC1_reg[17]/C
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC1_reg[17]/Q
                         net (fo=3, routed)           0.135     0.276    buf_reg_4/genblk1[17].reg1/d/Q[0]
    SLICE_X32Y10         FDRE                                         r  buf_reg_4/genblk1[17].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[15].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.812%)  route 0.136ns (49.188%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y22         FDRE                         0.000     0.000 r  PC1_reg[15]/C
    SLICE_X27Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC1_reg[15]/Q
                         net (fo=4, routed)           0.136     0.277    buf_reg_4/genblk1[15].reg1/d/Q[0]
    SLICE_X28Y23         FDRE                                         r  buf_reg_4/genblk1[15].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[27][12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_file/register_reg[27][12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.186ns (61.718%)  route 0.115ns (38.282%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y0          FDRE                         0.000     0.000 r  register_file/register_reg[27][12]/C
    SLICE_X13Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  register_file/register_reg[27][12]/Q
                         net (fo=3, routed)           0.115     0.256    register_file/register[27][12]
    SLICE_X13Y0          LUT6 (Prop_lut6_I5_O)        0.045     0.301 r  register_file/register[27][12]_i_1/O
                         net (fo=1, routed)           0.000     0.301    register_file/register_reg[27][12]
    SLICE_X13Y0          FDRE                                         r  register_file/register_reg[27][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buf_reg_4/genblk1[0].reg1/d/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.618%)  route 0.161ns (53.382%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y22         FDRE                         0.000     0.000 r  PC1_reg[0]/C
    SLICE_X26Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC1_reg[0]/Q
                         net (fo=8, routed)           0.161     0.302    buf_reg_4/genblk1[0].reg1/d/Q[0]
    SLICE_X27Y21         FDRE                                         r  buf_reg_4/genblk1[0].reg1/d/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[10][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_file/register_reg[10][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE                         0.000     0.000 r  register_file/register_reg[10][4]/C
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  register_file/register_reg[10][4]/Q
                         net (fo=3, routed)           0.117     0.258    register_file/register[10][4]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.045     0.303 r  register_file/register[10][4]_i_1/O
                         net (fo=1, routed)           0.000     0.303    register_file/register_reg[10][4]
    SLICE_X33Y10         FDRE                                         r  register_file/register_reg[10][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[19][22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_file/register_reg[19][22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE                         0.000     0.000 r  register_file/register_reg[19][22]/C
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  register_file/register_reg[19][22]/Q
                         net (fo=3, routed)           0.117     0.258    register_file/register[19][22]
    SLICE_X39Y0          LUT6 (Prop_lut6_I5_O)        0.045     0.303 r  register_file/register[19][22]_i_1/O
                         net (fo=1, routed)           0.000     0.303    register_file/register_reg[19][22]
    SLICE_X39Y0          FDRE                                         r  register_file/register_reg[19][22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[26][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_file/register_reg[26][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE                         0.000     0.000 r  register_file/register_reg[26][2]/C
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  register_file/register_reg[26][2]/Q
                         net (fo=3, routed)           0.117     0.258    register_file/register[26][2]
    SLICE_X41Y12         LUT6 (Prop_lut6_I5_O)        0.045     0.303 r  register_file/register[26][2]_i_1/O
                         net (fo=1, routed)           0.000     0.303    register_file/register_reg[26][2]
    SLICE_X41Y12         FDRE                                         r  register_file/register_reg[26][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[7][21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_file/register_reg[7][21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE                         0.000     0.000 r  register_file/register_reg[7][21]/C
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  register_file/register_reg[7][21]/Q
                         net (fo=3, routed)           0.117     0.258    register_file/register[7][21]
    SLICE_X43Y7          LUT6 (Prop_lut6_I5_O)        0.045     0.303 r  register_file/register[7][21]_i_1/O
                         net (fo=1, routed)           0.000     0.303    register_file/register_reg[7][21]
    SLICE_X43Y7          FDRE                                         r  register_file/register_reg[7][21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[23][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_file/register_reg[23][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.723%)  route 0.120ns (39.277%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE                         0.000     0.000 r  register_file/register_reg[23][8]/C
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  register_file/register_reg[23][8]/Q
                         net (fo=3, routed)           0.120     0.261    register_file/register[23][8]
    SLICE_X37Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.306 r  register_file/register[23][8]_i_1/O
                         net (fo=1, routed)           0.000     0.306    register_file/register_reg[23][8]
    SLICE_X37Y23         FDRE                                         r  register_file/register_reg[23][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[29][15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_file/register_reg[29][15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.723%)  route 0.120ns (39.277%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE                         0.000     0.000 r  register_file/register_reg[29][15]/C
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  register_file/register_reg[29][15]/Q
                         net (fo=3, routed)           0.120     0.261    register_file/register[29][15]
    SLICE_X1Y27          LUT6 (Prop_lut6_I5_O)        0.045     0.306 r  register_file/register[29][15]_i_1/O
                         net (fo=1, routed)           0.000     0.306    register_file/register_reg[29][15]
    SLICE_X1Y27          FDRE                                         r  register_file/register_reg[29][15]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  DCM_TMDS_CLKFX
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.495ns  (logic 2.382ns (36.676%)  route 4.113ns (63.324%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.669     5.341    dispDriver/clk_TMDS
    SLICE_X32Y35         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.518     5.859 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           4.113     9.971    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_OB)    1.864    11.835 r  dispDriver/genblk1.OBUFDS_red/OB
                         net (fo=0)                   0.000    11.835    TMDSn[2]
    A20                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.494ns  (logic 2.381ns (36.666%)  route 4.113ns (63.334%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.669     5.341    dispDriver/clk_TMDS
    SLICE_X32Y35         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.518     5.859 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           4.113     9.971    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_O)     1.863    11.834 r  dispDriver/genblk1.OBUFDS_red/O
                         net (fo=0)                   0.000    11.834    TMDSp[2]
    B19                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.045ns  (logic 2.377ns (39.322%)  route 3.668ns (60.678%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.669     5.341    dispDriver/clk_TMDS
    SLICE_X34Y35         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     5.859 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           3.668     9.527    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_OB)    1.859    11.386 r  dispDriver/genblk1.OBUFDS_green/OB
                         net (fo=0)                   0.000    11.386    TMDSn[1]
    B20                                                               r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.044ns  (logic 2.376ns (39.312%)  route 3.668ns (60.688%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.669     5.341    dispDriver/clk_TMDS
    SLICE_X34Y35         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     5.859 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           3.668     9.527    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_O)     1.858    11.385 r  dispDriver/genblk1.OBUFDS_green/O
                         net (fo=0)                   0.000    11.385    TMDSp[1]
    C20                                                               r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.817ns  (logic 2.379ns (40.898%)  route 3.438ns (59.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.669     5.341    dispDriver/clk_TMDS
    SLICE_X32Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.518     5.859 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           3.438     9.297    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_OB)    1.861    11.158 r  dispDriver/genblk1.OBUFDS_blue/OB
                         net (fo=0)                   0.000    11.158    TMDSn[0]
    D20                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.816ns  (logic 2.378ns (40.888%)  route 3.438ns (59.112%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     5.349    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.669     5.341    dispDriver/clk_TMDS
    SLICE_X32Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.518     5.859 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           3.438     9.297    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_O)     1.860    11.157 r  dispDriver/genblk1.OBUFDS_blue/O
                         net (fo=0)                   0.000    11.157    TMDSp[0]
    D19                                                               r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 0.973ns (47.555%)  route 1.073ns (52.445%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.559     1.473    dispDriver/clk_TMDS
    SLICE_X32Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           1.073     2.710    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_O)     0.809     3.519 r  dispDriver/genblk1.OBUFDS_blue/O
                         net (fo=0)                   0.000     3.519    TMDSp[0]
    D19                                                               r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.047ns  (logic 0.974ns (47.581%)  route 1.073ns (52.419%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.559     1.473    dispDriver/clk_TMDS
    SLICE_X32Y35         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           1.073     2.710    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_OB)    0.810     3.520 r  dispDriver/genblk1.OBUFDS_blue/OB
                         net (fo=0)                   0.000     3.520    TMDSn[0]
    D20                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.163ns  (logic 0.971ns (44.890%)  route 1.192ns (55.110%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.559     1.473    dispDriver/clk_TMDS
    SLICE_X34Y35         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           1.192     2.829    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_O)     0.807     3.636 r  dispDriver/genblk1.OBUFDS_green/O
                         net (fo=0)                   0.000     3.636    TMDSp[1]
    C20                                                               r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.164ns  (logic 0.972ns (44.915%)  route 1.192ns (55.085%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.559     1.473    dispDriver/clk_TMDS
    SLICE_X34Y35         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           1.192     2.829    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_OB)    0.808     3.637 r  dispDriver/genblk1.OBUFDS_green/OB
                         net (fo=0)                   0.000     3.637    TMDSn[1]
    B20                                                               r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.409ns  (logic 0.976ns (40.498%)  route 1.434ns (59.502%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.559     1.473    dispDriver/clk_TMDS
    SLICE_X32Y35         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           1.434     3.071    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_O)     0.812     3.883 r  dispDriver/genblk1.OBUFDS_red/O
                         net (fo=0)                   0.000     3.883    TMDSp[2]
    B19                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.410ns  (logic 0.977ns (40.523%)  route 1.434ns (59.477%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.559     1.473    dispDriver/clk_TMDS
    SLICE_X32Y35         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           1.434     3.071    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_OB)    0.813     3.884 r  dispDriver/genblk1.OBUFDS_red/OB
                         net (fo=0)                   0.000     3.884    TMDSn[2]
    A20                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MMCM_pix_clock
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.728ns  (logic 1.942ns (28.866%)  route 4.786ns (71.134%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076    23.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.669 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680    25.349    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    21.811 f  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    23.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.672 f  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          3.026    26.698    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_OB)    1.841    28.539 r  dispDriver/genblk1.OBUFDS_clock/OB
                         net (fo=0)                   0.000    28.539    TMDSn_clock
    H17                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.727ns  (logic 1.941ns (28.855%)  route 4.786ns (71.145%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076    23.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.669 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680    25.349    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    21.811 f  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    23.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.672 f  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          3.026    26.698    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_O)     1.840    28.538 f  dispDriver/genblk1.OBUFDS_clock/O
                         net (fo=0)                   0.000    28.538    TMDSp_clock
    H16                                                               f  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 0.815ns (40.182%)  route 1.213ns (59.818%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.731     1.646    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_O)     0.789     2.435 r  dispDriver/genblk1.OBUFDS_clock/O
                         net (fo=0)                   0.000     2.435    TMDSp_clock
    H16                                                               r  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 0.816ns (40.212%)  route 1.213ns (59.788%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.731     1.646    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_OB)    0.790     2.436 r  dispDriver/genblk1.OBUFDS_clock/OB
                         net (fo=0)                   0.000     2.436    TMDSn_clock
    H17                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb_in
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKFBOUT
                            (clock source 'clkfb_in'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/MMCME2_BASE_INST/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_in fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.680     9.349    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     5.811 f  dispDriver/MMCME2_BASE_INST/CLKFBOUT
                         net (fo=1, routed)           1.760     7.571    dispDriver/clkfb_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     7.672 f  dispDriver/BUFG_CLKFB/O
                         net (fo=1, routed)           1.677     9.349    dispDriver/clkfb_out
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  dispDriver/MMCME2_BASE_INST/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKFBOUT
                            (clock source 'clkfb_in'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/MMCME2_BASE_INST/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_in rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.548     1.460    dispDriver/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKFBOUT
                         net (fo=1, routed)           0.482     0.889    dispDriver/clkfb_in
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_CLKFB/O
                         net (fo=1, routed)           0.546     1.460    dispDriver/clkfb_out
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  dispDriver/MMCME2_BASE_INST/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  MMCM_pix_clock

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem/disMem/memory_reg_384_511_31_31/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.880ns  (logic 3.003ns (30.393%)  route 6.877ns (69.607%))
  Logic Levels:           10  (LUT3=1 LUT6=5 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y60         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_384_511_31_31/DP.LOW/CLK
    SLICE_X24Y60         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_384_511_31_31/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_384_511_31_31/DPO0
    SLICE_X24Y60         MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_384_511_31_31/F7.DP/O
                         net (fo=1, routed)           1.363     2.889    mem/disMem/memory_reg_384_511_31_31_n_0
    SLICE_X31Y52         LUT6 (Prop_lut6_I0_O)        0.297     3.186 f  mem/disMem/genblk1.balance_acc[3]_i_276/O
                         net (fo=1, routed)           0.000     3.186    mem/disMem/genblk1.balance_acc[3]_i_276_n_0
    SLICE_X31Y52         MUXF7 (Prop_muxf7_I0_O)      0.238     3.424 f  mem/disMem/genblk1.balance_acc_reg[3]_i_198/O
                         net (fo=1, routed)           0.000     3.424    mem/disMem/genblk1.balance_acc_reg[3]_i_198_n_0
    SLICE_X31Y52         MUXF8 (Prop_muxf8_I0_O)      0.104     3.528 f  mem/disMem/genblk1.balance_acc_reg[3]_i_98/O
                         net (fo=1, routed)           2.092     5.620    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_0
    SLICE_X25Y23         LUT6 (Prop_lut6_I5_O)        0.316     5.936 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_39/O
                         net (fo=1, routed)           0.811     6.746    dispDriver/encode_R/genblk1.balance_acc[3]_i_39_n_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I3_O)        0.124     6.870 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.446     7.317    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X23Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.441 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.136     8.576    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.700 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.030     9.730    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X34Y34         LUT3 (Prop_lut3_I1_O)        0.150     9.880 r  dispDriver/encode_G/genblk1.TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000     9.880    dispDriver/encode_G/genblk1.TMDS[5]_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.494     4.890    dispDriver/encode_G/pixclk
    SLICE_X34Y34         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_384_511_31_31/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.862ns  (logic 3.003ns (30.449%)  route 6.859ns (69.551%))
  Logic Levels:           10  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y60         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_384_511_31_31/DP.LOW/CLK
    SLICE_X24Y60         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_384_511_31_31/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_384_511_31_31/DPO0
    SLICE_X24Y60         MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_384_511_31_31/F7.DP/O
                         net (fo=1, routed)           1.363     2.889    mem/disMem/memory_reg_384_511_31_31_n_0
    SLICE_X31Y52         LUT6 (Prop_lut6_I0_O)        0.297     3.186 f  mem/disMem/genblk1.balance_acc[3]_i_276/O
                         net (fo=1, routed)           0.000     3.186    mem/disMem/genblk1.balance_acc[3]_i_276_n_0
    SLICE_X31Y52         MUXF7 (Prop_muxf7_I0_O)      0.238     3.424 f  mem/disMem/genblk1.balance_acc_reg[3]_i_198/O
                         net (fo=1, routed)           0.000     3.424    mem/disMem/genblk1.balance_acc_reg[3]_i_198_n_0
    SLICE_X31Y52         MUXF8 (Prop_muxf8_I0_O)      0.104     3.528 f  mem/disMem/genblk1.balance_acc_reg[3]_i_98/O
                         net (fo=1, routed)           2.092     5.620    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_0
    SLICE_X25Y23         LUT6 (Prop_lut6_I5_O)        0.316     5.936 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_39/O
                         net (fo=1, routed)           0.811     6.746    dispDriver/encode_R/genblk1.balance_acc[3]_i_39_n_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I3_O)        0.124     6.870 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.446     7.317    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X23Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.441 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.136     8.576    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.700 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.012     9.712    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X32Y36         LUT5 (Prop_lut5_I0_O)        0.150     9.862 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000     9.862    dispDriver/encode_R/genblk1.balance_acc[3]_i_2_n_0
    SLICE_X32Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.495     4.891    dispDriver/encode_R/pixclk
    SLICE_X32Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[3]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_384_511_31_31/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.859ns  (logic 3.003ns (30.458%)  route 6.856ns (69.542%))
  Logic Levels:           10  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y60         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_384_511_31_31/DP.LOW/CLK
    SLICE_X24Y60         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_384_511_31_31/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_384_511_31_31/DPO0
    SLICE_X24Y60         MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_384_511_31_31/F7.DP/O
                         net (fo=1, routed)           1.363     2.889    mem/disMem/memory_reg_384_511_31_31_n_0
    SLICE_X31Y52         LUT6 (Prop_lut6_I0_O)        0.297     3.186 f  mem/disMem/genblk1.balance_acc[3]_i_276/O
                         net (fo=1, routed)           0.000     3.186    mem/disMem/genblk1.balance_acc[3]_i_276_n_0
    SLICE_X31Y52         MUXF7 (Prop_muxf7_I0_O)      0.238     3.424 f  mem/disMem/genblk1.balance_acc_reg[3]_i_198/O
                         net (fo=1, routed)           0.000     3.424    mem/disMem/genblk1.balance_acc_reg[3]_i_198_n_0
    SLICE_X31Y52         MUXF8 (Prop_muxf8_I0_O)      0.104     3.528 f  mem/disMem/genblk1.balance_acc_reg[3]_i_98/O
                         net (fo=1, routed)           2.092     5.620    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_0
    SLICE_X25Y23         LUT6 (Prop_lut6_I5_O)        0.316     5.936 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_39/O
                         net (fo=1, routed)           0.811     6.746    dispDriver/encode_R/genblk1.balance_acc[3]_i_39_n_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I3_O)        0.124     6.870 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.446     7.317    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X23Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.441 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.136     8.576    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.700 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.009     9.709    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X32Y36         LUT5 (Prop_lut5_I0_O)        0.150     9.859 r  dispDriver/encode_R/genblk1.balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.859    dispDriver/encode_R/genblk1.balance_acc[2]_i_1__0_n_0
    SLICE_X32Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.495     4.891    dispDriver/encode_R/pixclk
    SLICE_X32Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_384_511_31_31/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.854ns  (logic 2.977ns (30.210%)  route 6.877ns (69.790%))
  Logic Levels:           10  (LUT3=1 LUT6=5 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y60         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_384_511_31_31/DP.LOW/CLK
    SLICE_X24Y60         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_384_511_31_31/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_384_511_31_31/DPO0
    SLICE_X24Y60         MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_384_511_31_31/F7.DP/O
                         net (fo=1, routed)           1.363     2.889    mem/disMem/memory_reg_384_511_31_31_n_0
    SLICE_X31Y52         LUT6 (Prop_lut6_I0_O)        0.297     3.186 f  mem/disMem/genblk1.balance_acc[3]_i_276/O
                         net (fo=1, routed)           0.000     3.186    mem/disMem/genblk1.balance_acc[3]_i_276_n_0
    SLICE_X31Y52         MUXF7 (Prop_muxf7_I0_O)      0.238     3.424 f  mem/disMem/genblk1.balance_acc_reg[3]_i_198/O
                         net (fo=1, routed)           0.000     3.424    mem/disMem/genblk1.balance_acc_reg[3]_i_198_n_0
    SLICE_X31Y52         MUXF8 (Prop_muxf8_I0_O)      0.104     3.528 f  mem/disMem/genblk1.balance_acc_reg[3]_i_98/O
                         net (fo=1, routed)           2.092     5.620    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_0
    SLICE_X25Y23         LUT6 (Prop_lut6_I5_O)        0.316     5.936 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_39/O
                         net (fo=1, routed)           0.811     6.746    dispDriver/encode_R/genblk1.balance_acc[3]_i_39_n_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I3_O)        0.124     6.870 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.446     7.317    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X23Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.441 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.136     8.576    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.700 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.030     9.730    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X34Y34         LUT3 (Prop_lut3_I1_O)        0.124     9.854 r  dispDriver/encode_G/genblk1.TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.854    dispDriver/encode_G/genblk1.TMDS[2]_i_1__0_n_0
    SLICE_X34Y34         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.494     4.890    dispDriver/encode_G/pixclk
    SLICE_X34Y34         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_384_511_31_31/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.836ns  (logic 2.977ns (30.265%)  route 6.859ns (69.735%))
  Logic Levels:           10  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y60         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_384_511_31_31/DP.LOW/CLK
    SLICE_X24Y60         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_384_511_31_31/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_384_511_31_31/DPO0
    SLICE_X24Y60         MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_384_511_31_31/F7.DP/O
                         net (fo=1, routed)           1.363     2.889    mem/disMem/memory_reg_384_511_31_31_n_0
    SLICE_X31Y52         LUT6 (Prop_lut6_I0_O)        0.297     3.186 f  mem/disMem/genblk1.balance_acc[3]_i_276/O
                         net (fo=1, routed)           0.000     3.186    mem/disMem/genblk1.balance_acc[3]_i_276_n_0
    SLICE_X31Y52         MUXF7 (Prop_muxf7_I0_O)      0.238     3.424 f  mem/disMem/genblk1.balance_acc_reg[3]_i_198/O
                         net (fo=1, routed)           0.000     3.424    mem/disMem/genblk1.balance_acc_reg[3]_i_198_n_0
    SLICE_X31Y52         MUXF8 (Prop_muxf8_I0_O)      0.104     3.528 f  mem/disMem/genblk1.balance_acc_reg[3]_i_98/O
                         net (fo=1, routed)           2.092     5.620    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_0
    SLICE_X25Y23         LUT6 (Prop_lut6_I5_O)        0.316     5.936 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_39/O
                         net (fo=1, routed)           0.811     6.746    dispDriver/encode_R/genblk1.balance_acc[3]_i_39_n_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I3_O)        0.124     6.870 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.446     7.317    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X23Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.441 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.136     8.576    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.700 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.012     9.712    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X32Y36         LUT5 (Prop_lut5_I4_O)        0.124     9.836 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.836    dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0_n_0
    SLICE_X32Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.495     4.891    dispDriver/encode_R/pixclk
    SLICE_X32Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_384_511_31_31/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.833ns  (logic 2.977ns (30.275%)  route 6.856ns (69.725%))
  Logic Levels:           10  (LUT4=1 LUT6=5 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y60         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_384_511_31_31/DP.LOW/CLK
    SLICE_X24Y60         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_384_511_31_31/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_384_511_31_31/DPO0
    SLICE_X24Y60         MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_384_511_31_31/F7.DP/O
                         net (fo=1, routed)           1.363     2.889    mem/disMem/memory_reg_384_511_31_31_n_0
    SLICE_X31Y52         LUT6 (Prop_lut6_I0_O)        0.297     3.186 f  mem/disMem/genblk1.balance_acc[3]_i_276/O
                         net (fo=1, routed)           0.000     3.186    mem/disMem/genblk1.balance_acc[3]_i_276_n_0
    SLICE_X31Y52         MUXF7 (Prop_muxf7_I0_O)      0.238     3.424 f  mem/disMem/genblk1.balance_acc_reg[3]_i_198/O
                         net (fo=1, routed)           0.000     3.424    mem/disMem/genblk1.balance_acc_reg[3]_i_198_n_0
    SLICE_X31Y52         MUXF8 (Prop_muxf8_I0_O)      0.104     3.528 f  mem/disMem/genblk1.balance_acc_reg[3]_i_98/O
                         net (fo=1, routed)           2.092     5.620    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_0
    SLICE_X25Y23         LUT6 (Prop_lut6_I5_O)        0.316     5.936 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_39/O
                         net (fo=1, routed)           0.811     6.746    dispDriver/encode_R/genblk1.balance_acc[3]_i_39_n_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I3_O)        0.124     6.870 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.446     7.317    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X23Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.441 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.136     8.576    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.700 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          1.009     9.709    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X32Y36         LUT4 (Prop_lut4_I0_O)        0.124     9.833 r  dispDriver/encode_R/genblk1.balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.833    dispDriver/encode_R/genblk1.balance_acc[1]_i_1__0_n_0
    SLICE_X32Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.495     4.891    dispDriver/encode_R/pixclk
    SLICE_X32Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_384_511_31_31/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.786ns  (logic 2.977ns (30.422%)  route 6.809ns (69.578%))
  Logic Levels:           10  (LUT6=6 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y60         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_384_511_31_31/DP.LOW/CLK
    SLICE_X24Y60         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_384_511_31_31/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_384_511_31_31/DPO0
    SLICE_X24Y60         MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_384_511_31_31/F7.DP/O
                         net (fo=1, routed)           1.363     2.889    mem/disMem/memory_reg_384_511_31_31_n_0
    SLICE_X31Y52         LUT6 (Prop_lut6_I0_O)        0.297     3.186 f  mem/disMem/genblk1.balance_acc[3]_i_276/O
                         net (fo=1, routed)           0.000     3.186    mem/disMem/genblk1.balance_acc[3]_i_276_n_0
    SLICE_X31Y52         MUXF7 (Prop_muxf7_I0_O)      0.238     3.424 f  mem/disMem/genblk1.balance_acc_reg[3]_i_198/O
                         net (fo=1, routed)           0.000     3.424    mem/disMem/genblk1.balance_acc_reg[3]_i_198_n_0
    SLICE_X31Y52         MUXF8 (Prop_muxf8_I0_O)      0.104     3.528 f  mem/disMem/genblk1.balance_acc_reg[3]_i_98/O
                         net (fo=1, routed)           2.092     5.620    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_0
    SLICE_X25Y23         LUT6 (Prop_lut6_I5_O)        0.316     5.936 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_39/O
                         net (fo=1, routed)           0.811     6.746    dispDriver/encode_R/genblk1.balance_acc[3]_i_39_n_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I3_O)        0.124     6.870 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.446     7.317    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X23Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.441 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.136     8.576    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.700 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.961     9.662    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124     9.786 r  dispDriver/encode_R/genblk1.TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000     9.786    dispDriver/encode_R/TMDS0[3]
    SLICE_X35Y34         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.494     4.890    dispDriver/encode_R/pixclk
    SLICE_X35Y34         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_384_511_31_31/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.665ns  (logic 2.977ns (30.801%)  route 6.688ns (69.199%))
  Logic Levels:           10  (LUT6=6 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y60         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_384_511_31_31/DP.LOW/CLK
    SLICE_X24Y60         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_384_511_31_31/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_384_511_31_31/DPO0
    SLICE_X24Y60         MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_384_511_31_31/F7.DP/O
                         net (fo=1, routed)           1.363     2.889    mem/disMem/memory_reg_384_511_31_31_n_0
    SLICE_X31Y52         LUT6 (Prop_lut6_I0_O)        0.297     3.186 f  mem/disMem/genblk1.balance_acc[3]_i_276/O
                         net (fo=1, routed)           0.000     3.186    mem/disMem/genblk1.balance_acc[3]_i_276_n_0
    SLICE_X31Y52         MUXF7 (Prop_muxf7_I0_O)      0.238     3.424 f  mem/disMem/genblk1.balance_acc_reg[3]_i_198/O
                         net (fo=1, routed)           0.000     3.424    mem/disMem/genblk1.balance_acc_reg[3]_i_198_n_0
    SLICE_X31Y52         MUXF8 (Prop_muxf8_I0_O)      0.104     3.528 f  mem/disMem/genblk1.balance_acc_reg[3]_i_98/O
                         net (fo=1, routed)           2.092     5.620    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_0
    SLICE_X25Y23         LUT6 (Prop_lut6_I5_O)        0.316     5.936 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_39/O
                         net (fo=1, routed)           0.811     6.746    dispDriver/encode_R/genblk1.balance_acc[3]_i_39_n_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I3_O)        0.124     6.870 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.446     7.317    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X23Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.441 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.136     8.576    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.700 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.841     9.541    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X33Y35         LUT6 (Prop_lut6_I4_O)        0.124     9.665 r  dispDriver/encode_R/genblk1.TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000     9.665    dispDriver/encode_R/TMDS0[4]
    SLICE_X33Y35         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.495     4.891    dispDriver/encode_R/pixclk
    SLICE_X33Y35         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_384_511_31_31/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.662ns  (logic 3.003ns (31.080%)  route 6.659ns (68.920%))
  Logic Levels:           10  (LUT3=1 LUT6=5 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y60         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_384_511_31_31/DP.LOW/CLK
    SLICE_X24Y60         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 r  mem/disMem/memory_reg_384_511_31_31/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_384_511_31_31/DPO0
    SLICE_X24Y60         MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 r  mem/disMem/memory_reg_384_511_31_31/F7.DP/O
                         net (fo=1, routed)           1.363     2.889    mem/disMem/memory_reg_384_511_31_31_n_0
    SLICE_X31Y52         LUT6 (Prop_lut6_I0_O)        0.297     3.186 r  mem/disMem/genblk1.balance_acc[3]_i_276/O
                         net (fo=1, routed)           0.000     3.186    mem/disMem/genblk1.balance_acc[3]_i_276_n_0
    SLICE_X31Y52         MUXF7 (Prop_muxf7_I0_O)      0.238     3.424 r  mem/disMem/genblk1.balance_acc_reg[3]_i_198/O
                         net (fo=1, routed)           0.000     3.424    mem/disMem/genblk1.balance_acc_reg[3]_i_198_n_0
    SLICE_X31Y52         MUXF8 (Prop_muxf8_I0_O)      0.104     3.528 r  mem/disMem/genblk1.balance_acc_reg[3]_i_98/O
                         net (fo=1, routed)           2.092     5.620    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_0
    SLICE_X25Y23         LUT6 (Prop_lut6_I5_O)        0.316     5.936 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_39/O
                         net (fo=1, routed)           0.811     6.746    dispDriver/encode_R/genblk1.balance_acc[3]_i_39_n_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I3_O)        0.124     6.870 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.446     7.317    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X23Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.441 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.136     8.576    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.700 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.812     9.512    dispDriver/encode_B/genblk1.TMDS_reg[7]_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.150     9.662 r  dispDriver/encode_B/genblk1.TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000     9.662    dispDriver/encode_B/genblk1.TMDS[7]_i_1_n_0
    SLICE_X32Y33         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.493     4.889    dispDriver/encode_B/pixclk
    SLICE_X32Y33         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_384_511_31_31/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E)
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.636ns  (logic 2.977ns (30.894%)  route 6.659ns (69.106%))
  Logic Levels:           10  (LUT3=1 LUT6=5 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y60         RAMD64E                      0.000     0.000 r  mem/disMem/memory_reg_384_511_31_31/DP.LOW/CLK
    SLICE_X24Y60         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     1.317 f  mem/disMem/memory_reg_384_511_31_31/DP.LOW/O
                         net (fo=1, routed)           0.000     1.317    mem/disMem/memory_reg_384_511_31_31/DPO0
    SLICE_X24Y60         MUXF7 (Prop_muxf7_I0_O)      0.209     1.526 f  mem/disMem/memory_reg_384_511_31_31/F7.DP/O
                         net (fo=1, routed)           1.363     2.889    mem/disMem/memory_reg_384_511_31_31_n_0
    SLICE_X31Y52         LUT6 (Prop_lut6_I0_O)        0.297     3.186 f  mem/disMem/genblk1.balance_acc[3]_i_276/O
                         net (fo=1, routed)           0.000     3.186    mem/disMem/genblk1.balance_acc[3]_i_276_n_0
    SLICE_X31Y52         MUXF7 (Prop_muxf7_I0_O)      0.238     3.424 f  mem/disMem/genblk1.balance_acc_reg[3]_i_198/O
                         net (fo=1, routed)           0.000     3.424    mem/disMem/genblk1.balance_acc_reg[3]_i_198_n_0
    SLICE_X31Y52         MUXF8 (Prop_muxf8_I0_O)      0.104     3.528 f  mem/disMem/genblk1.balance_acc_reg[3]_i_98/O
                         net (fo=1, routed)           2.092     5.620    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_0
    SLICE_X25Y23         LUT6 (Prop_lut6_I5_O)        0.316     5.936 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_39/O
                         net (fo=1, routed)           0.811     6.746    dispDriver/encode_R/genblk1.balance_acc[3]_i_39_n_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I3_O)        0.124     6.870 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_17/O
                         net (fo=1, routed)           0.446     7.317    dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0
    SLICE_X23Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.441 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_7/O
                         net (fo=1, routed)           1.136     8.576    dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.700 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.812     9.512    dispDriver/encode_B/genblk1.TMDS_reg[7]_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.124     9.636 r  dispDriver/encode_B/genblk1.TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000     9.636    dispDriver/encode_B/genblk1.TMDS[1]_i_1_n_0
    SLICE_X32Y33         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.490     4.883    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     1.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599     3.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          1.493     4.889    dispDriver/encode_B/pixclk
    SLICE_X32Y33         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem/disMem/memory_reg_0_31_0_0__20/DP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.092ns  (logic 0.701ns (33.504%)  route 1.391ns (66.496%))
  Logic Levels:           8  (LUT5=1 LUT6=6 RAMD32=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         RAMD32                       0.000     0.000 r  mem/disMem/memory_reg_0_31_0_0__20/DP/CLK
    SLICE_X16Y27         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.386 r  mem/disMem/memory_reg_0_31_0_0__20/DP/O
                         net (fo=1, routed)           0.142     0.528    dispDriver/encode_R/genblk1.balance_acc[3]_i_65_1
    SLICE_X17Y27         LUT5 (Prop_lut5_I3_O)        0.045     0.573 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_142/O
                         net (fo=1, routed)           0.082     0.655    dispDriver/encode_R/genblk1.balance_acc[3]_i_142_n_0
    SLICE_X17Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.700 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_65/O
                         net (fo=1, routed)           0.155     0.855    dispDriver/encode_R/genblk1.balance_acc[3]_i_65_n_0
    SLICE_X17Y27         LUT6 (Prop_lut6_I0_O)        0.045     0.900 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_26/O
                         net (fo=1, routed)           0.195     1.096    dispDriver/encode_R/genblk1.balance_acc[3]_i_26_n_0
    SLICE_X17Y29         LUT6 (Prop_lut6_I1_O)        0.045     1.141 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_12/O
                         net (fo=1, routed)           0.208     1.348    dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I2_O)        0.045     1.393 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.353     1.746    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.791 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.256     2.047    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.045     2.092 r  dispDriver/encode_R/genblk1.TMDS[9]_i_1__0/O
                         net (fo=1, routed)           0.000     2.092    dispDriver/encode_R/TMDS0[9]
    SLICE_X33Y35         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.826     1.987    dispDriver/encode_R/pixclk
    SLICE_X33Y35         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_0_31_0_0__20/DP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.095ns  (logic 0.701ns (33.456%)  route 1.394ns (66.544%))
  Logic Levels:           8  (LUT5=1 LUT6=6 RAMD32=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         RAMD32                       0.000     0.000 r  mem/disMem/memory_reg_0_31_0_0__20/DP/CLK
    SLICE_X16Y27         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.386 f  mem/disMem/memory_reg_0_31_0_0__20/DP/O
                         net (fo=1, routed)           0.142     0.528    dispDriver/encode_R/genblk1.balance_acc[3]_i_65_1
    SLICE_X17Y27         LUT5 (Prop_lut5_I3_O)        0.045     0.573 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_142/O
                         net (fo=1, routed)           0.082     0.655    dispDriver/encode_R/genblk1.balance_acc[3]_i_142_n_0
    SLICE_X17Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.700 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_65/O
                         net (fo=1, routed)           0.155     0.855    dispDriver/encode_R/genblk1.balance_acc[3]_i_65_n_0
    SLICE_X17Y27         LUT6 (Prop_lut6_I0_O)        0.045     0.900 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_26/O
                         net (fo=1, routed)           0.195     1.096    dispDriver/encode_R/genblk1.balance_acc[3]_i_26_n_0
    SLICE_X17Y29         LUT6 (Prop_lut6_I1_O)        0.045     1.141 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_12/O
                         net (fo=1, routed)           0.208     1.348    dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I2_O)        0.045     1.393 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.353     1.746    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.791 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.259     2.050    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X33Y35         LUT6 (Prop_lut6_I4_O)        0.045     2.095 r  dispDriver/encode_R/genblk1.TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.095    dispDriver/encode_R/TMDS0[0]
    SLICE_X33Y35         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.826     1.987    dispDriver/encode_R/pixclk
    SLICE_X33Y35         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_0_31_0_0__20/DP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.146ns  (logic 0.701ns (32.662%)  route 1.445ns (67.338%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=5 RAMD32=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         RAMD32                       0.000     0.000 r  mem/disMem/memory_reg_0_31_0_0__20/DP/CLK
    SLICE_X16Y27         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.386 f  mem/disMem/memory_reg_0_31_0_0__20/DP/O
                         net (fo=1, routed)           0.142     0.528    dispDriver/encode_R/genblk1.balance_acc[3]_i_65_1
    SLICE_X17Y27         LUT5 (Prop_lut5_I3_O)        0.045     0.573 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_142/O
                         net (fo=1, routed)           0.082     0.655    dispDriver/encode_R/genblk1.balance_acc[3]_i_142_n_0
    SLICE_X17Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.700 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_65/O
                         net (fo=1, routed)           0.155     0.855    dispDriver/encode_R/genblk1.balance_acc[3]_i_65_n_0
    SLICE_X17Y27         LUT6 (Prop_lut6_I0_O)        0.045     0.900 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_26/O
                         net (fo=1, routed)           0.195     1.096    dispDriver/encode_R/genblk1.balance_acc[3]_i_26_n_0
    SLICE_X17Y29         LUT6 (Prop_lut6_I1_O)        0.045     1.141 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_12/O
                         net (fo=1, routed)           0.208     1.348    dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I2_O)        0.045     1.393 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.353     1.746    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.791 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.310     2.101    dispDriver/encode_B/genblk1.TMDS_reg[7]_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.045     2.146 r  dispDriver/encode_B/genblk1.TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000     2.146    dispDriver/encode_B/genblk1.TMDS[1]_i_1_n_0
    SLICE_X32Y33         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.824     1.985    dispDriver/encode_B/pixclk
    SLICE_X32Y33         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_0_31_0_0__20/DP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.147ns  (logic 0.702ns (32.694%)  route 1.445ns (67.306%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=5 RAMD32=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         RAMD32                       0.000     0.000 r  mem/disMem/memory_reg_0_31_0_0__20/DP/CLK
    SLICE_X16Y27         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.386 r  mem/disMem/memory_reg_0_31_0_0__20/DP/O
                         net (fo=1, routed)           0.142     0.528    dispDriver/encode_R/genblk1.balance_acc[3]_i_65_1
    SLICE_X17Y27         LUT5 (Prop_lut5_I3_O)        0.045     0.573 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_142/O
                         net (fo=1, routed)           0.082     0.655    dispDriver/encode_R/genblk1.balance_acc[3]_i_142_n_0
    SLICE_X17Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.700 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_65/O
                         net (fo=1, routed)           0.155     0.855    dispDriver/encode_R/genblk1.balance_acc[3]_i_65_n_0
    SLICE_X17Y27         LUT6 (Prop_lut6_I0_O)        0.045     0.900 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_26/O
                         net (fo=1, routed)           0.195     1.096    dispDriver/encode_R/genblk1.balance_acc[3]_i_26_n_0
    SLICE_X17Y29         LUT6 (Prop_lut6_I1_O)        0.045     1.141 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_12/O
                         net (fo=1, routed)           0.208     1.348    dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I2_O)        0.045     1.393 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.353     1.746    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.791 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.310     2.101    dispDriver/encode_B/genblk1.TMDS_reg[7]_0
    SLICE_X32Y33         LUT3 (Prop_lut3_I1_O)        0.046     2.147 r  dispDriver/encode_B/genblk1.TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000     2.147    dispDriver/encode_B/genblk1.TMDS[7]_i_1_n_0
    SLICE_X32Y33         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.824     1.985    dispDriver/encode_B/pixclk
    SLICE_X32Y33         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_0_31_0_0__20/DP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.157ns  (logic 0.701ns (32.502%)  route 1.456ns (67.497%))
  Logic Levels:           8  (LUT5=1 LUT6=6 RAMD32=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         RAMD32                       0.000     0.000 r  mem/disMem/memory_reg_0_31_0_0__20/DP/CLK
    SLICE_X16Y27         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.386 r  mem/disMem/memory_reg_0_31_0_0__20/DP/O
                         net (fo=1, routed)           0.142     0.528    dispDriver/encode_R/genblk1.balance_acc[3]_i_65_1
    SLICE_X17Y27         LUT5 (Prop_lut5_I3_O)        0.045     0.573 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_142/O
                         net (fo=1, routed)           0.082     0.655    dispDriver/encode_R/genblk1.balance_acc[3]_i_142_n_0
    SLICE_X17Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.700 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_65/O
                         net (fo=1, routed)           0.155     0.855    dispDriver/encode_R/genblk1.balance_acc[3]_i_65_n_0
    SLICE_X17Y27         LUT6 (Prop_lut6_I0_O)        0.045     0.900 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_26/O
                         net (fo=1, routed)           0.195     1.096    dispDriver/encode_R/genblk1.balance_acc[3]_i_26_n_0
    SLICE_X17Y29         LUT6 (Prop_lut6_I1_O)        0.045     1.141 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_12/O
                         net (fo=1, routed)           0.208     1.348    dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I2_O)        0.045     1.393 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.353     1.746    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.791 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.320     2.112    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X35Y34         LUT6 (Prop_lut6_I4_O)        0.045     2.157 r  dispDriver/encode_R/genblk1.TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.157    dispDriver/encode_R/genblk1.TMDS[5]_i_1__0_n_0
    SLICE_X35Y34         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.826     1.987    dispDriver/encode_R/pixclk
    SLICE_X35Y34         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_0_31_0_0__20/DP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.162ns  (logic 0.701ns (32.431%)  route 1.461ns (67.569%))
  Logic Levels:           8  (LUT5=1 LUT6=6 RAMD32=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         RAMD32                       0.000     0.000 r  mem/disMem/memory_reg_0_31_0_0__20/DP/CLK
    SLICE_X16Y27         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.386 r  mem/disMem/memory_reg_0_31_0_0__20/DP/O
                         net (fo=1, routed)           0.142     0.528    dispDriver/encode_R/genblk1.balance_acc[3]_i_65_1
    SLICE_X17Y27         LUT5 (Prop_lut5_I3_O)        0.045     0.573 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_142/O
                         net (fo=1, routed)           0.082     0.655    dispDriver/encode_R/genblk1.balance_acc[3]_i_142_n_0
    SLICE_X17Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.700 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_65/O
                         net (fo=1, routed)           0.155     0.855    dispDriver/encode_R/genblk1.balance_acc[3]_i_65_n_0
    SLICE_X17Y27         LUT6 (Prop_lut6_I0_O)        0.045     0.900 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_26/O
                         net (fo=1, routed)           0.195     1.096    dispDriver/encode_R/genblk1.balance_acc[3]_i_26_n_0
    SLICE_X17Y29         LUT6 (Prop_lut6_I1_O)        0.045     1.141 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_12/O
                         net (fo=1, routed)           0.208     1.348    dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I2_O)        0.045     1.393 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.353     1.746    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.791 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.325     2.117    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X34Y34         LUT6 (Prop_lut6_I4_O)        0.045     2.162 r  dispDriver/encode_R/genblk1.TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.162    dispDriver/encode_R/TMDS0[2]
    SLICE_X34Y34         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.826     1.987    dispDriver/encode_R/pixclk
    SLICE_X34Y34         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_0_31_0_0__20/DP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.178ns  (logic 0.701ns (32.181%)  route 1.477ns (67.819%))
  Logic Levels:           8  (LUT5=1 LUT6=6 RAMD32=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         RAMD32                       0.000     0.000 r  mem/disMem/memory_reg_0_31_0_0__20/DP/CLK
    SLICE_X16Y27         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.386 f  mem/disMem/memory_reg_0_31_0_0__20/DP/O
                         net (fo=1, routed)           0.142     0.528    dispDriver/encode_R/genblk1.balance_acc[3]_i_65_1
    SLICE_X17Y27         LUT5 (Prop_lut5_I3_O)        0.045     0.573 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_142/O
                         net (fo=1, routed)           0.082     0.655    dispDriver/encode_R/genblk1.balance_acc[3]_i_142_n_0
    SLICE_X17Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.700 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_65/O
                         net (fo=1, routed)           0.155     0.855    dispDriver/encode_R/genblk1.balance_acc[3]_i_65_n_0
    SLICE_X17Y27         LUT6 (Prop_lut6_I0_O)        0.045     0.900 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_26/O
                         net (fo=1, routed)           0.195     1.096    dispDriver/encode_R/genblk1.balance_acc[3]_i_26_n_0
    SLICE_X17Y29         LUT6 (Prop_lut6_I1_O)        0.045     1.141 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_12/O
                         net (fo=1, routed)           0.208     1.348    dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I2_O)        0.045     1.393 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.353     1.746    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.791 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.342     2.133    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X33Y35         LUT6 (Prop_lut6_I4_O)        0.045     2.178 r  dispDriver/encode_R/genblk1.TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.178    dispDriver/encode_R/TMDS0[4]
    SLICE_X33Y35         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.826     1.987    dispDriver/encode_R/pixclk
    SLICE_X33Y35         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_0_31_0_0__20/DP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.209ns  (logic 0.701ns (31.737%)  route 1.508ns (68.263%))
  Logic Levels:           8  (LUT5=1 LUT6=6 RAMD32=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         RAMD32                       0.000     0.000 r  mem/disMem/memory_reg_0_31_0_0__20/DP/CLK
    SLICE_X16Y27         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.386 f  mem/disMem/memory_reg_0_31_0_0__20/DP/O
                         net (fo=1, routed)           0.142     0.528    dispDriver/encode_R/genblk1.balance_acc[3]_i_65_1
    SLICE_X17Y27         LUT5 (Prop_lut5_I3_O)        0.045     0.573 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_142/O
                         net (fo=1, routed)           0.082     0.655    dispDriver/encode_R/genblk1.balance_acc[3]_i_142_n_0
    SLICE_X17Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.700 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_65/O
                         net (fo=1, routed)           0.155     0.855    dispDriver/encode_R/genblk1.balance_acc[3]_i_65_n_0
    SLICE_X17Y27         LUT6 (Prop_lut6_I0_O)        0.045     0.900 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_26/O
                         net (fo=1, routed)           0.195     1.096    dispDriver/encode_R/genblk1.balance_acc[3]_i_26_n_0
    SLICE_X17Y29         LUT6 (Prop_lut6_I1_O)        0.045     1.141 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_12/O
                         net (fo=1, routed)           0.208     1.348    dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I2_O)        0.045     1.393 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.353     1.746    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.791 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.372     2.164    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.045     2.209 r  dispDriver/encode_R/genblk1.TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000     2.209    dispDriver/encode_R/TMDS0[3]
    SLICE_X35Y34         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.826     1.987    dispDriver/encode_R/pixclk
    SLICE_X35Y34         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_0_31_0_0__20/DP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.246ns  (logic 0.701ns (31.206%)  route 1.545ns (68.794%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 RAMD32=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         RAMD32                       0.000     0.000 r  mem/disMem/memory_reg_0_31_0_0__20/DP/CLK
    SLICE_X16Y27         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.386 f  mem/disMem/memory_reg_0_31_0_0__20/DP/O
                         net (fo=1, routed)           0.142     0.528    dispDriver/encode_R/genblk1.balance_acc[3]_i_65_1
    SLICE_X17Y27         LUT5 (Prop_lut5_I3_O)        0.045     0.573 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_142/O
                         net (fo=1, routed)           0.082     0.655    dispDriver/encode_R/genblk1.balance_acc[3]_i_142_n_0
    SLICE_X17Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.700 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_65/O
                         net (fo=1, routed)           0.155     0.855    dispDriver/encode_R/genblk1.balance_acc[3]_i_65_n_0
    SLICE_X17Y27         LUT6 (Prop_lut6_I0_O)        0.045     0.900 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_26/O
                         net (fo=1, routed)           0.195     1.096    dispDriver/encode_R/genblk1.balance_acc[3]_i_26_n_0
    SLICE_X17Y29         LUT6 (Prop_lut6_I1_O)        0.045     1.141 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_12/O
                         net (fo=1, routed)           0.208     1.348    dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I2_O)        0.045     1.393 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.353     1.746    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.791 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.410     2.201    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X32Y36         LUT4 (Prop_lut4_I0_O)        0.045     2.246 r  dispDriver/encode_R/genblk1.balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.246    dispDriver/encode_R/genblk1.balance_acc[1]_i_1__0_n_0
    SLICE_X32Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.826     1.987    dispDriver/encode_R/pixclk
    SLICE_X32Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/C

Slack:                    inf
  Source:                 mem/disMem/memory_reg_0_31_0_0__20/DP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.247ns  (logic 0.701ns (31.192%)  route 1.546ns (68.808%))
  Logic Levels:           8  (LUT5=2 LUT6=5 RAMD32=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         RAMD32                       0.000     0.000 r  mem/disMem/memory_reg_0_31_0_0__20/DP/CLK
    SLICE_X16Y27         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.386 f  mem/disMem/memory_reg_0_31_0_0__20/DP/O
                         net (fo=1, routed)           0.142     0.528    dispDriver/encode_R/genblk1.balance_acc[3]_i_65_1
    SLICE_X17Y27         LUT5 (Prop_lut5_I3_O)        0.045     0.573 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_142/O
                         net (fo=1, routed)           0.082     0.655    dispDriver/encode_R/genblk1.balance_acc[3]_i_142_n_0
    SLICE_X17Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.700 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_65/O
                         net (fo=1, routed)           0.155     0.855    dispDriver/encode_R/genblk1.balance_acc[3]_i_65_n_0
    SLICE_X17Y27         LUT6 (Prop_lut6_I0_O)        0.045     0.900 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_26/O
                         net (fo=1, routed)           0.195     1.096    dispDriver/encode_R/genblk1.balance_acc[3]_i_26_n_0
    SLICE_X17Y29         LUT6 (Prop_lut6_I1_O)        0.045     1.141 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_12/O
                         net (fo=1, routed)           0.208     1.348    dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I2_O)        0.045     1.393 f  dispDriver/encode_R/genblk1.balance_acc[3]_i_6/O
                         net (fo=1, routed)           0.353     1.746    dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0
    SLICE_X26Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.791 r  dispDriver/encode_R/genblk1.balance_acc[3]_i_3/O
                         net (fo=14, routed)          0.411     2.202    dispDriver/encode_R/CounterX_reg[4]
    SLICE_X32Y36         LUT5 (Prop_lut5_I4_O)        0.045     2.247 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.247    dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0_n_0
    SLICE_X32Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.814     1.973    dispDriver/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=79, routed)          0.826     1.987    dispDriver/encode_R/pixclk
    SLICE_X32Y36         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C





