// Seed: 2247479354
module module_0;
  assign id_1 = id_1;
  wire id_3 = id_2[1];
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    input wand id_2,
    input uwire id_3,
    input wand id_4,
    input tri1 id_5,
    output tri0 id_6,
    output tri1 id_7,
    input wand id_8,
    output supply1 id_9,
    input tri0 id_10,
    input tri1 id_11,
    output wor id_12,
    output wor id_13,
    input wire id_14,
    output tri0 id_15,
    input tri id_16
);
  wire id_18;
  assign id_13 = 1;
  assign id_7  = id_4;
  module_0();
  assign id_15 = 1'b0 - id_16;
endmodule
