Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bfab751081a44c4bb98873d618701ba2 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_test_behav xil_defaultlib.uart_tx_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baud_rate_gen_default
Compiling module xil_defaultlib.transmitter
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.uart_tx_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_test_behav
