{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/RXCLK_1:false|/PCIe_RESETn_1:false|/axi_ad9361_0_rst:false|/RESETn_1:false|/axi_pcie_0_axi_aclk_out:false|/rst_axi_pcie_0_125M_peripheral_aresetn:false|/axi_pcie_0_axi_ctl_aclk_out:false|/util_ds_buf_0_IBUF_OUT:false|/rst_axi_pcie_0_125M_interconnect_aresetn:false|/clk_wiz_0_clk_out1:false|/RXDATA_1:false|/axi_ad9361_0_l_clk:false|/clk_wiz_0_i2s_data_clk:false|/mig_7series_0_ui_clk:false|/axi_dmac_rf_rx_irq:false|/xadc_wiz_0_ip2intc_irpt:false|/axi_dmac_i2s_tx_irq:false|/clk_wiz_0_ddr3_clk:false|/clk_wiz_0_delay_ref_clk:false|/axi_ad9361_0_gps_pps_irq:false|/mig_7series_0_ui_clk_sync_rst:false|/axi_dmac_i2s_rx_irq:false|/axi_quad_spi_0_ip2intc_irpt:false|/axi_dmac_rf_tx_irq:false|/axi_iic_0_iic2intc_irpt:false|/clk_wiz_0_qspi_ext_clk:false|/data_clk_i_0_1:false|/rst_mig_7series_0_166M_peripheral_aresetn:false|/DDR3_CLK_IN_1:false|/rst_mig_7series_0_166M_interconnect_aresetn:false|/axi_quad_spi_1_ip2intc_irpt:false|",
   "Addressing View_ScaleFactor":"1.46706",
   "Addressing View_TopLeft":"1702,-39",
   "Color Coded_Layers":"/RESETn_1:true|/clk_wiz_0_i2s_data_clk:true|/mig_7series_0_ui_clk:true|/axi_dmac_rf_rx_irq:true|/xadc_wiz_0_ip2intc_irpt:true|/axi_dmac_i2s_tx_irq:true|/clk_wiz_0_ddr3_clk:true|/axi_pcie_0_axi_ctl_aclk_out:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_delay_ref_clk:true|/axi_ad9361_0_gps_pps_irq:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_ad9361_0_l_clk:true|/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/mig_7series_0_ui_clk_sync_rst:true|/axi_dmac_i2s_rx_irq:true|/axi_quad_spi_0_ip2intc_irpt:true|/axi_dmac_rf_tx_irq:true|/axi_iic_0_iic2intc_irpt:true|/RXDATA_1:true|/axi_pcie_0_axi_aclk_out:true|/clk_wiz_0_qspi_ext_clk:true|",
   "Color Coded_ScaleFactor":"1.9655",
   "Color Coded_TopLeft":"813,955",
   "Default View_Layers":"/RESETn_1:true|/clk_wiz_0_i2s_data_clk:true|/mig_7series_0_ui_clk:true|/axi_dmac_rf_rx_irq:true|/xadc_wiz_0_ip2intc_irpt:true|/axi_dmac_i2s_tx_irq:true|/clk_wiz_0_ddr3_clk:true|/axi_pcie_0_axi_ctl_aclk_out:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_delay_ref_clk:true|/axi_ad9361_0_gps_pps_irq:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_ad9361_0_l_clk:true|/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/mig_7series_0_ui_clk_sync_rst:true|/axi_dmac_i2s_rx_irq:true|/axi_quad_spi_0_ip2intc_irpt:true|/axi_dmac_rf_tx_irq:true|/axi_iic_0_iic2intc_irpt:true|/RXDATA_1:true|/axi_pcie_0_axi_aclk_out:true|/clk_wiz_0_qspi_ext_clk:true|/data_clk_i_0_1:true|/rst_mig_7series_0_166M_peripheral_aresetn:true|/DDR3_CLK_IN_1:true|/rst_mig_7series_0_166M_interconnect_aresetn:true|/axi_quad_spi_1_ip2intc_irpt:true|",
   "Default View_ScaleFactor":"1.16629",
   "Default View_TopLeft":"849,1025",
   "Display-PortTypeClock":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.103087",
   "Grouping and No Loops_TopLeft":"-3288,-834",
   "Interfaces View_Layers":"/RXCLK_1:false|/PCIe_RESETn_1:false|/axi_ad9361_0_rst:false|/RESETn_1:false|/axi_pcie_0_axi_aclk_out:false|/rst_axi_pcie_0_125M_peripheral_aresetn:false|/axi_pcie_0_axi_ctl_aclk_out:false|/util_ds_buf_0_IBUF_OUT:false|/rst_axi_pcie_0_125M_interconnect_aresetn:false|/clk_wiz_0_clk_out1:false|/RXDATA_1:false|/axi_ad9361_0_l_clk:false|/clk_wiz_0_i2s_data_clk:false|/mig_7series_0_ui_clk:false|/axi_dmac_rf_rx_irq:false|/xadc_wiz_0_ip2intc_irpt:false|/axi_dmac_i2s_tx_irq:false|/clk_wiz_0_ddr3_clk:false|/clk_wiz_0_delay_ref_clk:false|/axi_ad9361_0_gps_pps_irq:false|/mig_7series_0_ui_clk_sync_rst:false|/axi_dmac_i2s_rx_irq:false|/axi_quad_spi_0_ip2intc_irpt:false|/axi_dmac_rf_tx_irq:false|/axi_iic_0_iic2intc_irpt:false|/clk_wiz_0_qspi_ext_clk:false|/rst_mig_7series_0_166M_interconnect_aresetn:false|/DDR3_CLK_IN_1:false|/rst_mig_7series_0_166M_peripheral_aresetn:false|",
   "Interfaces View_Layout":"",
   "Interfaces View_ScaleFactor":"0.407307",
   "Interfaces View_TopLeft":"-137,-199",
   "No Loops_Layers":"/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/RESETn_1:true|/axi_pcie_0_axi_aclk_out:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_pcie_0_axi_ctl_aclk_out:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_clk_out1:true|/RXDATA_1:true|/axi_ad9361_0_l_clk:true|",
   "No Loops_ScaleFactor":"0.181599",
   "No Loops_TopLeft":"-1222,-600",
   "Reduced Jogs_Layers":"/RXCLK_1:true|/PCIe_RESETn_1:true|/axi_ad9361_0_rst:true|/RESETn_1:true|/axi_pcie_0_axi_aclk_out:true|/rst_axi_pcie_0_125M_peripheral_aresetn:true|/axi_pcie_0_axi_ctl_aclk_out:true|/util_ds_buf_0_IBUF_OUT:true|/rst_axi_pcie_0_125M_interconnect_aresetn:true|/clk_wiz_0_clk_out1:true|/RXDATA_1:true|/axi_ad9361_0_l_clk:true|/axi_dmac_rf_tx_irq:true|/rst_mig_7series_0_166M_interconnect_aresetn:true|/clk_wiz_0_i2s_data_clk:true|/axi_dmac_rf_rx_irq:true|/axi_iic_0_iic2intc_irpt:true|/mig_7series_0_ui_clk_sync_rst:true|/axi_dmac_i2s_rx_irq:true|/axi_dmac_i2s_tx_irq:true|/xadc_wiz_0_ip2intc_irpt:true|/DDR3_CLK_IN_1:true|/axi_quad_spi_0_ip2intc_irpt:true|/clk_wiz_0_qspi_ext_clk:true|/mig_7series_0_ui_clk:true|/axi_ad9361_0_gps_pps_irq:true|/rst_mig_7series_0_166M_peripheral_aresetn:true|/clk_wiz_0_delay_ref_clk:true|",
   "Reduced Jogs_ScaleFactor":"1.1256",
   "Reduced Jogs_TopLeft":"1707,845",
   "comment_0":"Build Timestamping IP and connect to 2 AND gates that are currently masked with VCC to apply backpressure to DMA and ADC",
   "comment_1":"For TX, we apply back-pressure by telling the Unpacker that the data from the DMA is not ready.
Since the Unpacker copies the valid signal into the ready signal, there is no need to signal the DMA that the Unpacker is not ready.",
   "comment_2":"For RX, we apply back-pressure by masking the wr_en from the ADC. This way, the ADC keeps spitting out samples that get ignored by the Packer.",
   "commentid":"comment_0|comment_1|comment_2|",
   "fillcolor_comment_0":"",
   "fillcolor_comment_1":"",
   "fillcolor_comment_2":"",
   "font_comment_0":"33",
   "font_comment_1":"33",
   "font_comment_2":"33",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port PCIe_REFCLK -pg 1 -lvl 0 -x -150 -y 2550 -defaultsOSRD
preplace port PCIe -pg 1 -lvl 13 -x 5340 -y 2270 -defaultsOSRD
preplace port GPIO0 -pg 1 -lvl 13 -x 5340 -y 1630 -defaultsOSRD
preplace port GPIO1 -pg 1 -lvl 13 -x 5340 -y 1650 -defaultsOSRD
preplace port AUDIO_I2C -pg 1 -lvl 13 -x 5340 -y 1470 -defaultsOSRD
preplace port FLASH_QSPI -pg 1 -lvl 13 -x 5340 -y 2330 -defaultsOSRD
preplace port CODEC_I2S -pg 1 -lvl 13 -x 5340 -y 1950 -defaultsOSRD
preplace port DDR3 -pg 1 -lvl 13 -x 5340 -y 2790 -defaultsOSRD
preplace port ADCIN_MAIN -pg 1 -lvl 0 -x -150 -y 1540 -defaultsOSRD
preplace port TRX_SPI -pg 1 -lvl 13 -x 5340 -y 2630 -defaultsOSRD
preplace port DDR3_CLK_IN -pg 1 -lvl 0 -x -150 -y 2830 -defaultsOSRD
preplace port SYS_I2C -pg 1 -lvl 13 -x 5340 -y 2170 -defaultsOSRD
preplace port SYNTH_SPI -pg 1 -lvl 13 -x 5340 -y 3150 -defaultsOSRD
preplace port port-id_RESETn -pg 1 -lvl 0 -x -150 -y 3070 -defaultsOSRD
preplace port port-id_TRX_DATA_CLK -pg 1 -lvl 0 -x -150 -y 230 -defaultsOSRD
preplace port port-id_TRX_FBCLK -pg 1 -lvl 13 -x 5340 -y 80 -defaultsOSRD
preplace port port-id_TRX_TXFRAME -pg 1 -lvl 13 -x 5340 -y 100 -defaultsOSRD
preplace port port-id_TRX_RXFRAME -pg 1 -lvl 0 -x -150 -y 250 -defaultsOSRD
preplace port port-id_TRX_EN -pg 1 -lvl 13 -x 5340 -y 140 -defaultsOSRD
preplace port port-id_TRX_TXNRX -pg 1 -lvl 13 -x 5340 -y 160 -defaultsOSRD
preplace port port-id_PCIe_RESETn -pg 1 -lvl 0 -x -150 -y 3090 -defaultsOSRD
preplace port port-id_I2S_BCLK_IN -pg 1 -lvl 0 -x -150 -y 2810 -defaultsOSRD
preplace port port-id_TRX_CLK_OUT -pg 1 -lvl 0 -x -150 -y 40 -defaultsOSRD
preplace portBus TRX_P1_RXDATA -pg 1 -lvl 0 -x -150 -y 270 -defaultsOSRD
preplace portBus TRX_P0_TXDATA -pg 1 -lvl 13 -x 5340 -y 120 -defaultsOSRD
preplace portBus PCIe_CLKREQn -pg 1 -lvl 13 -x 5340 -y 3030 -defaultsOSRD
preplace portBus TRX_CTRL_OUT -pg 1 -lvl 0 -x -150 -y 20 -defaultsOSRD
preplace portBus TRX_CTRL_IN -pg 1 -lvl 13 -x 5340 -y 3210 -defaultsOSRD
preplace portBus TRX_EN_AGC -pg 1 -lvl 13 -x 5340 -y 3050 -defaultsOSRD
preplace portBus TRX_RESETn -pg 1 -lvl 13 -x 5340 -y 3270 -defaultsOSRD
preplace portBus TRX_SYNC_IN -pg 1 -lvl 13 -x 5340 -y 3070 -defaultsOSRD
preplace portBus CODEC_RESETn -pg 1 -lvl 13 -x 5340 -y 1490 -defaultsOSRD
preplace portBus PM_I2C_EN -pg 1 -lvl 13 -x 5340 -y 2210 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 9 -x 3610 -y 2520 -defaultsOSRD
preplace inst axi_i2s_adi_0 -pg 1 -lvl 11 -x 4730 -y 1980 -defaultsOSRD
preplace inst logic_and_0 -pg 1 -lvl 2 -x 490 -y 2620 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 11 -x 4730 -y 2860 -defaultsOSRD
preplace inst rst_mig_7series_0_166M -pg 1 -lvl 6 -x 2390 -y 2970 -defaultsOSRD
preplace inst rst_axi_pcie_0_125M -pg 1 -lvl 11 -x 4730 -y 3360 -swap {0 4 2 3 1 7 9 8 5 6} -defaultsOSRD
preplace inst ad9361_adc_packer -pg 1 -lvl 3 -x 910 -y 980 -swap {0 1 2 3 4 16 14 5 7 9 11 15 12 6 8 10 13} -defaultsOSRD
preplace inst ad9361_dac_unpacker -pg 1 -lvl 5 -x 1990 -y 1100 -defaultsOSRD
preplace inst logic_or_1 -pg 1 -lvl 4 -x 1370 -y 930 -defaultsOSRD
preplace inst logic_or_0 -pg 1 -lvl 1 -x 30 -y 2750 -swap {1 0 2} -defaultsOSRD
preplace inst ext_reset_combiner -pg 1 -lvl 5 -x 1990 -y 3080 -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 10 -x 4080 -y 1780 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 24 25 26 27 28 29 23} -defaultsOSRD
preplace inst irq_concat_0 -pg 1 -lvl 2 -x 490 -y 1990 -defaultsOSRD
preplace inst GND_0 -pg 1 -lvl 12 -x 5150 -y 3090 -defaultsOSRD
preplace inst GND_1 -pg 1 -lvl 12 -x 5150 -y 3210 -defaultsOSRD
preplace inst axi_ad9361 -pg 1 -lvl 10 -x 4080 -y 410 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 8 -x 3220 -y 2520 -defaultsOSRD
preplace inst axi_dmac_rf_rx -pg 1 -lvl 4 -x 1370 -y 1200 -defaultsOSRD
preplace inst axi_dmac_rf_tx -pg 1 -lvl 4 -x 1370 -y 1480 -defaultsOSRD
preplace inst axi_dmac_i2s_tx -pg 1 -lvl 4 -x 1370 -y 1950 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 11 -x 4730 -y 1650 -defaultsOSRD
preplace inst axi_iic_0 -pg 1 -lvl 11 -x 4730 -y 1490 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 28 27} -defaultsOSRD
preplace inst axi_cpu_dma_interconnect -pg 1 -lvl 5 -x 1990 -y 2120 -defaultsOSRD
preplace inst axi_pcie_interconnect -pg 1 -lvl 7 -x 2840 -y 2470 -defaultsOSRD
preplace inst axi_peripheral_interconnect -pg 1 -lvl 9 -x 3610 -y 1700 -defaultsOSRD
preplace inst axi_pcie_0 -pg 1 -lvl 6 -x 2390 -y 2290 -defaultsOSRD
preplace inst axi_protocol_convert_0 -pg 1 -lvl 8 -x 3220 -y 2330 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 11 -x 4730 -y 2400 -defaultsOSRD
preplace inst axi_quad_spi_1 -pg 1 -lvl 11 -x 4730 -y 2640 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 5 -x 1990 -y 2590 -swap {0 1 2 4 3} -defaultsOSRD
preplace inst axi_dmac_i2s_rx -pg 1 -lvl 4 -x 1370 -y 2210 -defaultsOSRD
preplace inst VCC_0 -pg 1 -lvl 1 -x 30 -y 2610 -defaultsOSRD
preplace inst logic_and_2 -pg 1 -lvl 4 -x 1370 -y 2600 -defaultsOSRD
preplace inst SOFT_RESET -pg 1 -lvl 4 -x 1370 -y 3050 -defaultsOSRD
preplace inst int_reset_combiner -pg 1 -lvl 5 -x 1990 -y 2940 -defaultsOSRD
preplace inst picorv32_0 -pg 1 -lvl 4 -x 1370 -y 2440 -defaultsOSRD
preplace inst irq_concat_1 -pg 1 -lvl 3 -x 910 -y 2320 -defaultsOSRD
preplace inst GND_2 -pg 1 -lvl 2 -x 490 -y 2360 -defaultsOSRD
preplace inst rst_mig_7series_0_10M -pg 1 -lvl 12 -x 5150 -y 2930 -defaultsOSRD
preplace inst axi_iic_1 -pg 1 -lvl 11 -x 4730 -y 2190 -defaultsOSRD
preplace inst axi_quad_spi_2 -pg 1 -lvl 11 -x 4730 -y 3160 -defaultsOSRD
preplace netloc CORTEXM3_AXI_0_SYSRESETREQ 1 4 7 1810 2800 NJ 2800 NJ 2800 NJ 2800 NJ 2800 NJ 2800 4270
preplace netloc GND_0_dout 1 1 12 280 1780 650 2220 1110J 2330 1800J 2380 2170 2440 2580J 2160 NJ 2160 NJ 2160 3870 1900 4430J 1830 4980 2450 5320
preplace netloc GND_1_dout 1 12 1 NJ 3210
preplace netloc GND_2_dout 1 2 1 NJ 2360
preplace netloc PCIe_RESETn_1 1 0 5 NJ 3090 NJ 3090 NJ 3090 1070J 3190 1810J
preplace netloc RESETn_1 1 0 5 NJ 3070 NJ 3070 NJ 3070 1170J 3170 1620J
preplace netloc RXCLK_1 1 0 10 NJ 230 NJ 230 NJ 230 NJ 230 NJ 230 NJ 230 NJ 230 NJ 230 NJ 230 NJ
preplace netloc RXDATA_1 1 0 10 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ
preplace netloc RXFRAME_1 1 0 10 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 NJ 250 NJ
preplace netloc VCC_0_dout 1 1 11 210 2690 NJ 2690 1160 2790 1760J 2690 NJ 2690 NJ 2690 NJ 2690 NJ 2690 NJ 2690 4460J 2730 4910
preplace netloc ad9361_adc_packer_fifo_wr_overflow 1 3 7 1070J 810 NJ 810 NJ 810 NJ 810 NJ 810 NJ 810 3760
preplace netloc ad9361_dac_unpacker_fifo_rd_underflow 1 5 5 2160J 860 NJ 860 NJ 860 NJ 860 3850
preplace netloc axi_ad9361_0_adc_data_i0 1 2 9 670 1550 1100J 1650 1600J 870 NJ 870 NJ 870 NJ 870 NJ 870 NJ 870 4320
preplace netloc axi_ad9361_0_adc_data_i1 1 2 9 730 1520 1160J 1620 1590J 880 NJ 880 NJ 880 NJ 880 NJ 880 NJ 880 4260
preplace netloc axi_ad9361_0_adc_data_q0 1 2 9 680 1560 1090J 1660 1680J 1280 2170J 1240 NJ 1240 NJ 1240 NJ 1240 NJ 1240 4380
preplace netloc axi_ad9361_0_adc_data_q1 1 2 9 690 1570 1080J 1670 1640J 890 NJ 890 NJ 890 NJ 890 NJ 890 NJ 890 4250
preplace netloc axi_ad9361_0_adc_enable_i0 1 2 9 710 1140 1070J 1000 1530J 900 NJ 900 NJ 900 NJ 900 NJ 900 NJ 900 4370
preplace netloc axi_ad9361_0_adc_enable_i1 1 2 9 740 1150 1080J 1010 1550J 910 NJ 910 NJ 910 NJ 910 NJ 910 NJ 910 4330
preplace netloc axi_ad9361_0_adc_enable_q0 1 2 9 720 1160 1090J 1020 1570J 920 NJ 920 NJ 920 NJ 920 NJ 920 NJ 920 4350
preplace netloc axi_ad9361_0_adc_enable_q1 1 2 9 750 1170 1170J 1030 1580J 930 NJ 930 NJ 930 NJ 930 NJ 930 NJ 930 4310
preplace netloc axi_ad9361_0_adc_valid_i0 1 0 11 -130 2670 190J 2700 NJ 2700 1150J 2800 1770J 2700 NJ 2700 NJ 2700 NJ 2700 NJ 2700 NJ 2700 4410
preplace netloc axi_ad9361_0_adc_valid_i1 1 0 11 -120 2680 180J 2710 NJ 2710 1140J 2810 1780J 2710 NJ 2710 NJ 2710 NJ 2710 NJ 2710 NJ 2710 4390
preplace netloc axi_ad9361_0_dac_enable_i0 1 4 7 1790 940 NJ 940 NJ 940 NJ 940 NJ 940 NJ 940 4290
preplace netloc axi_ad9361_0_dac_enable_i1 1 4 7 1800 950 NJ 950 NJ 950 NJ 950 NJ 950 NJ 950 4280
preplace netloc axi_ad9361_0_dac_enable_q0 1 4 7 1830 1250 NJ 1250 NJ 1250 NJ 1250 NJ 1250 NJ 1250 4340
preplace netloc axi_ad9361_0_dac_enable_q1 1 4 7 1840 1260 NJ 1260 NJ 1260 NJ 1260 NJ 1260 NJ 1260 4300
preplace netloc axi_ad9361_0_dac_valid_i0 1 3 8 1200 1630 1690J 1530 NJ 1530 NJ 1530 NJ 1530 3370J 1310 NJ 1310 4360
preplace netloc axi_ad9361_0_dac_valid_i1 1 3 8 1210 1600 1620J 960 NJ 960 NJ 960 NJ 960 NJ 960 NJ 960 4270
preplace netloc axi_ad9361_0_enable 1 10 3 NJ 140 NJ 140 NJ
preplace netloc axi_ad9361_0_gps_pps_irq 1 1 10 260 2720 NJ 2720 1130J 2820 1790J 2720 NJ 2720 NJ 2720 NJ 2720 NJ 2720 NJ 2720 4420
preplace netloc axi_ad9361_0_l_clk 1 2 9 760 1210 1170 1610 1560 370 NJ 370 NJ 370 NJ 370 NJ 370 3890 20 4250
preplace netloc axi_ad9361_0_rst 1 2 9 700 1580 1070J 1680 1670 1240 2150J 1230 NJ 1230 NJ 1230 NJ 1230 NJ 1230 4400
preplace netloc axi_ad9361_0_tx_clk_out 1 10 3 NJ 80 NJ 80 NJ
preplace netloc axi_ad9361_0_tx_data_out 1 10 3 NJ 120 NJ 120 NJ
preplace netloc axi_ad9361_0_tx_frame_out 1 10 3 NJ 100 NJ 100 NJ
preplace netloc axi_ad9361_0_txnrx 1 10 3 NJ 160 NJ 160 NJ
preplace netloc axi_dmac_i2s_rx_irq 1 1 4 290 2730 NJ 2730 1120J 2830 1520
preplace netloc axi_dmac_i2s_tx_irq 1 1 4 300 2740 NJ 2740 1110J 2840 1530
preplace netloc axi_dmac_rf_rx_irq 1 1 4 220 2750 NJ 2750 1100J 2850 1550
preplace netloc axi_dmac_rf_tx_irq 1 1 4 230 2760 NJ 2760 1090J 2860 1540
preplace netloc axi_dmac_rf_tx_m_axis_valid 1 3 2 1200 1690 1530
preplace netloc axi_gpio_0_ip2intc_irpt 1 1 11 240 2820 NJ 2820 1070J 2920 1820J 2820 NJ 2820 NJ 2820 NJ 2820 NJ 2820 NJ 2820 4330J 2990 4950
preplace netloc axi_iic_0_gpo 1 11 2 NJ 1490 NJ
preplace netloc axi_iic_0_iic2intc_irpt 1 1 11 340 1770 710J 1970 1070J 2070 1750J 1840 NJ 1840 2610J 2060 NJ 2060 3400J 2130 NJ 2130 4440J 1820 4920
preplace netloc axi_iic_1_gpo 1 11 2 NJ 2210 NJ
preplace netloc axi_iic_1_iic2intc_irpt 1 1 11 250 1730 NJ 1730 1110J 1830 1590J 1730 NJ 1730 2690J 2020 NJ 2020 3430J 2140 NJ 2140 4460J 1840 4930
preplace netloc axi_pcie_0_axi_aclk_out 1 3 8 1190 2340 1830 2490 NJ 2490 2670 2260 3060 2250 3390 1290 3890 1490 4500
preplace netloc axi_pcie_0_axi_ctl_aclk_out 1 6 3 2560J 2010 NJ 2010 3450
preplace netloc axi_pcie_0_interrupt_out 1 1 6 310 2540 NJ 2540 1190J 2670 1730J 2510 NJ 2510 2560
preplace netloc axi_pcie_0_mmcm_lock 1 6 5 2590 2180 NJ 2180 NJ 2180 NJ 2180 4430J
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 1 11 270 1760 NJ 1760 1090J 2060 1760J 1850 NJ 1850 2580J 2070 NJ 2070 3380J 2150 NJ 2150 4480J 1850 4920
preplace netloc axi_quad_spi_1_ip2intc_irpt 1 1 11 340 2210 NJ 2210 1160J 2350 1570J 2450 NJ 2450 2630J 2220 3000J 2210 NJ 2210 NJ 2210 4440J 2540 4900
preplace netloc axi_quad_spi_2_ip2intc_irpt 1 1 11 330 2550 NJ 2550 1080J 2680 1740J 2520 NJ 2520 2650J 2250 3050J 2240 3370J 2430 NJ 2430 4480J 2550 4930
preplace netloc clk_wiz_0_delay_ref_clk 1 9 3 3900 2890 4550 3020 4900
preplace netloc data_clk_i_0_1 1 0 11 -120J 2830 NJ 2830 NJ 2830 1060J 2930 1830J 2830 NJ 2830 NJ 2830 NJ 2830 NJ 2830 NJ 2830 4340J
preplace netloc int_reset_combiner_Res 1 5 7 2140 2840 NJ 2840 NJ 2840 NJ 2840 NJ 2840 4300J 3000 4970
preplace netloc irq_concat_0_dout 1 2 1 640 1990n
preplace netloc irq_concat_1_dout 1 3 1 1090 2320n
preplace netloc logic_and_0_Res 1 2 1 660 1060n
preplace netloc logic_and_2_Res 1 4 1 1700 1040n
preplace netloc logic_or_0_Res 1 1 1 200 2630n
preplace netloc mig_7series_0_mmcm_locked 1 5 7 2160 2850 NJ 2850 NJ 2850 NJ 2850 NJ 2850 4280J 3010 4960
preplace netloc mig_7series_0_ui_addn_clk_2 1 11 1 N 2890
preplace netloc mig_7series_0_ui_clk 1 5 7 2180 2860 2690 2860 NJ 2860 NJ 2860 NJ 2860 4250J 3030 4910
preplace netloc mig_7series_0_ui_clk_sync_rst 1 4 8 1840 3150 NJ 3150 NJ 3150 NJ 3150 NJ 3150 NJ 3150 4280J 3040 4920
preplace netloc rst_axi_pcie_0_125M_interconnect_aresetn 1 3 9 1220 2360 1840 2390 2150 2480 2660 2240 3040 2230 3460 2420 NJ 2420 4380J 2530 4940
preplace netloc rst_axi_pcie_0_125M_peripheral_aresetn 1 3 10 1180 2530 1710J 2460 NJ 2460 2640J 2230 3020 2220 NJ 2220 3860 1510 4490 3070 4980 3270 NJ
preplace netloc rst_mig_7series_0_166M_interconnect_aresetn 1 6 1 2680 2580n
preplace netloc rst_mig_7series_0_166M_peripheral_aresetn 1 6 5 2690 2910 NJ 2910 NJ 2910 NJ 2910 NJ
preplace netloc util_ds_buf_0_IBUF_OUT 1 5 1 2140J 2340n
preplace netloc util_upack2_1_fifo_rd_data_0 1 5 5 2140J 820 NJ 820 NJ 820 NJ 820 3770
preplace netloc util_upack2_1_fifo_rd_data_1 1 5 5 2150J 830 NJ 830 NJ 830 NJ 830 3780
preplace netloc util_upack2_1_fifo_rd_data_2 1 5 5 2170J 840 NJ 840 NJ 840 NJ 840 3820
preplace netloc util_upack2_1_fifo_rd_data_3 1 5 5 2180J 850 NJ 850 NJ 850 NJ 850 3840
preplace netloc util_vector_logic_0_Res 1 4 1 1540 930n
preplace netloc util_vector_logic_2_Res 1 5 7 2150 2870 NJ 2870 NJ 2870 NJ 2870 NJ 2870 4470 3050 4980J
preplace netloc xadc_wiz_0_ip2intc_irpt 1 1 10 320 2420 NJ 2420 1070J 2520 1720J 2470 NJ 2470 2620J 2200 NJ 2200 NJ 2200 NJ 2200 4250
preplace netloc xadc_wiz_0_temp_out 1 10 1 4510 1720n
preplace netloc PCIe_REFCLK_1 1 0 5 NJ 2550 210J 2530 NJ 2530 1170J 2690 1750J
preplace netloc S00_AXI_1 1 4 1 1780 1440n
preplace netloc S01_AXI_1 1 4 1 1790 1190n
preplace netloc S04_AXI_1 1 4 1 1820 2000n
preplace netloc SYS_CLK_0_1 1 0 11 -130J 2820 180J 2810 NJ 2810 1080J 2910 1800J 2810 NJ 2810 NJ 2810 NJ 2810 NJ 2810 NJ 2810 4440J
preplace netloc Vp_Vn_0_1 1 0 10 NJ 1540 NJ 1540 NJ 1540 1110J 1640 1660J 1300 NJ 1300 NJ 1300 NJ 1300 NJ 1300 3840J
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 8 1 NJ 2520
preplace netloc axi_dmac_i2s_rx_m_dest_axi 1 4 1 1810 1980n
preplace netloc axi_dmac_i2s_tx_m_axis 1 4 7 1720J 1830 NJ 1830 2630J 2050 NJ 2050 3410J 2100 NJ 2100 4470
preplace netloc axi_dmac_i2s_tx_m_src_axi 1 4 1 1730 1920n
preplace netloc axi_dmac_rf_tx_m_axis 1 4 1 1610 1020n
preplace netloc axi_gpio_0_GPIO 1 11 2 NJ 1630 NJ
preplace netloc axi_gpio_0_GPIO2 1 11 2 NJ 1650 NJ
preplace netloc axi_i2s_adi_0_i2s 1 11 2 4960J 1950 NJ
preplace netloc axi_i2s_adi_0_m_axis 1 3 9 1220 2090 1740J 1820 NJ 1820 2660J 2040 NJ 2040 3420J 2110 NJ 2110 NJ 2110 4910
preplace netloc axi_iic_0_IIC 1 11 2 NJ 1470 NJ
preplace netloc axi_iic_1_IIC 1 11 2 NJ 2170 NJ
preplace netloc axi_interconnect_0_M01_AXI 1 5 1 2150 2130n
preplace netloc axi_interconnect_1_M00_AXI 1 3 7 1220 1370 1630J 1270 NJ 1270 NJ 1270 NJ 1270 NJ 1270 3770
preplace netloc axi_interconnect_1_M01_AXI 1 3 7 1220 1590 1650J 1490 NJ 1490 NJ 1490 NJ 1490 3380J 1320 3760
preplace netloc axi_interconnect_1_M02_AXI 1 9 1 3810 210n
preplace netloc axi_interconnect_1_M03_AXI 1 9 2 N 1630 NJ
preplace netloc axi_interconnect_1_M04_AXI 1 9 2 3850 1470 NJ
preplace netloc axi_interconnect_1_M05_AXI 1 9 2 3880 1660 4550J
preplace netloc axi_interconnect_1_M06_AXI 1 5 5 2170 2120 NJ 2120 NJ 2120 NJ 2120 3780
preplace netloc axi_mem_interconnect_M00_AXI 1 7 1 3030 2310n
preplace netloc axi_mem_interconnect_M01_AXI 1 7 4 3010J 2170 NJ 2170 NJ 2170 4530
preplace netloc axi_pcie_0_M_AXI 1 6 1 2570 2200n
preplace netloc axi_pcie_0_pcie_7x_mgt 1 6 7 2600J 2210 2990J 2190 NJ 2190 NJ 2190 4280J 2270 NJ 2270 NJ
preplace netloc axi_pcie_interconnect_M00_AXI 1 5 2 NJ 2110 2610
preplace netloc axi_pcie_interconnect_M02_AXI 1 7 4 3070J 2440 NJ 2440 NJ 2440 4470
preplace netloc axi_pcie_interconnect_M03_AXI 1 7 1 N 2500
preplace netloc axi_peripheral_interconnect_M07_AXI 1 3 7 1210 2080 1800J 1860 NJ 1860 2570J 2080 NJ 2080 NJ 2080 3770
preplace netloc axi_peripheral_interconnect_M08_AXI 1 3 7 1220 1840 1630J 1740 NJ 1740 2670J 2030 NJ 2030 3450J 2090 3760
preplace netloc axi_peripheral_interconnect_M09_AXI 1 9 2 3820 1910 NJ
preplace netloc axi_peripheral_interconnect_M10_AXI 1 9 1 3830 1750n
preplace netloc axi_peripheral_interconnect_M11_AXI 1 9 2 3810 2070 4520J
preplace netloc axi_peripheral_interconnect_M12_AXI 1 9 2 3800 2080 4540J
preplace netloc axi_peripheral_interconnect_M13_AXI 1 9 2 3790 2090 4450J
preplace netloc axi_protocol_convert_1_M_AXI 1 8 1 3440 1380n
preplace netloc axi_quad_spi_0_SPI_0 1 11 2 NJ 2330 NJ
preplace netloc axi_quad_spi_1_SPI_0 1 11 2 NJ 2630 NJ
preplace netloc axi_quad_spi_2_SPI_0 1 11 2 NJ 3150 NJ
preplace netloc mig_7series_0_DDR3 1 11 2 NJ 2790 NJ
preplace netloc util_cpack2_0_packed_fifo_wr 1 3 1 1190 970n
preplace cgraphic comment_2 place top 824 -12 textcolor 4 linecolor 3 linewidth 2
preplace cgraphic comment_1 place top 827 -135 textcolor 4 linecolor 3 linewidth 2
preplace cgraphic comment_0 place top 824 -208 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 -150 30 490 910 1370 1990 2390 2840 3220 3610 4080 4730 5150 5340
pagesize -pg 1 -db -bbox -sgen -360 0 5550 3450
",
   "linecolor_comment_0":"",
   "linecolor_comment_1":"",
   "linecolor_comment_2":"",
   "textcolor_comment_0":"",
   "textcolor_comment_1":"",
   "textcolor_comment_2":""
}
{
   """"""""""""""""""""""""""""da_axi4_cnt"""""""""""""""""""""""""""":"1",
   """"""""""""""""""""""""""""da_board_cnt"""""""""""""""""""""""""""":"6",
   """"""""""""""""""""""""""""da_bram_cntlr_cnt"""""""""""""""""""""""""""":"1",
   """"""""""""""""""""""""""""da_clkrst_cnt"""""""""""""""""""""""""""":"23",
   """"""da_clkrst_cnt"""""":"5"
}
{
   "/comment_0":"comment_0",
   "/comment_1":"comment_1",
   "/comment_2":"comment_2"
}