// AMS PLL Project: Phase Frequency Detector (PFD)

`include "constants.vams"
`include "disciplines.vams"

// REF: Reference signal
// FB: Feedback signal
// UP: Up signal (FB late)
// DN: Down signal (FB early)
module PFD(REF,FB,UP,DN);
	// VDD and threshold voltage for digital signals
	parameter real VDD = 1.2;
	parameter real thresh = 0.6;
	// rise/fall/delay times of PFD output
	parameter real trise = 10p, tfall = 10p, td = 0;
	
	input REF,FB;
	output UP,DN;
	
	electrical REF,FB,UP,DN;
	
	// Internal UP and DN signals
	// *** add line here ***
	real DN_i=0 , UP_i=0;
	
	analog begin
	
		// Check DN_i state when REF arrives
		// *** add line here ***
		@(cross(V(REF) - thresh,1))
			if(DN_i < thresh)   
				// *** add line here ***
				UP_i=VDD;
			else begin
				UP_i = 0;
				DN_i = 0;
			end
	
		// Check UP_i state when FB arrives		
		@(cross(V(FB)-thresh,1))
			// *** add line here ***	
			if(UP_i < thresh)
				DN_i = VDD;
			else begin
				// *** add line here ***
				// *** add line here ***
				UP_i = 0;
				DN_i = 0;
			end
	
		V(UP) <+ transition(UP_i,td,trise,tfall);
		// *** add line here ***
		V(DN) <+ transition(DN_i,td,trise,tfall);
	end
endmodule







