# This is the build configuration file for the tutorials.py script.
# All tutorials and their configurations here will be run excluding
# configurations that are not included in **connected**.
#
# Expected Syntax:
#
# connected:
#   scope: <VALID SCOPE NAME (OPENADC, CWNANO)>
#   target: <VALID PLATFORM NAME (CWLITEARM, CWLITEXMEGA, CWNANO)>
#   serial number: <device serial number (optional)>
#
# tutorials:
#   <tutorial file name including extension>:
#     configurations:
#       - scope: <VALID SCOPE NAME>
#         target: <VALID PLATFORM NAME>
#         firmware: <VALID CRYPTO_TARGET NAME (TINYAES128C, AVRCYPTOLIB, MBEDTLS)>
#       - ... any more configurations
#     kwargs:  # extra keyword arguments to nbparameterise (optional)
#       num_traces: <number of traces to capture>
#       sample_size: <sample size>

# NOTES
# Don't run sca101/2_1 on F4 since it's too noisy to work
# Don't run sca101/3_1 on F4 since it takes a long time and the HW aes attack already takes forever

connected:
  - id: 0
    scope: OPENADC
    target: CWLITEARM
    serial number: 50203120324136503330352034313031
    firmware: TINYAES128C
    tutorial type: HARDWARE
    enabled: True
    MPSSE: False
    name: ChipWhisperer-Lite Arm
    short name: CWLITEARM
  - id: 1
    scope: NONE
    target: NONE
    firmware: NONE
    tutorial type: SIMULATED
    enabled: True
    MPSSE: False
    name: Simulation
    short name: SIMULATED
  - id: 2
    scope: OPENADC
    target: CWLITEXMEGA
    serial number: 50203220343043543130382038303034
    firmware: TINYAES128C
    tutorial type: HARDWARE
    enabled: True
    MPSSE: False
    name: ChipWhisperer-Lite XMega
    short name: CWLITEXMEGA
  - id: 3
    scope: CWNANO
    target: CWNANO
    serial number: 53373100383248323030323034333038
    firmware: TINYAES128C
    tutorial type: HARDWARE
    enabled: True
    MPSSE: False
    name: ChipWhisperer-Nano
    short name: CWNANO
  - id: 4
    scope: OPENADC
    target: CW308_STM32F4
    serial number: 50203120355448513030343237313039
    firmware: TINYAES128C
    tutorial type: HARDWARE
    enabled: True
    MPSSE: False
    name: ChipWhisperer-Pro STM32F4
    short name: CW1200
  - id: 5
    scope: OPENADC
    target: CW308_SAM4S
    serial number: 50203120374a38503230343136303038
    firmware: TINYAES128C
    tutorial type: HARDWARE
    enabled: True
    MPSSE: False
    name: ChipWhisperer-Husky
    short name: CWHUSKY
    kwargs: 
        LONG_TEST: "Yes"
  - id: 6
    scope: OPENADC
    target: CW305
    serial number: 44203120394d36433230342038303039
    target serial number: 44203120314854373030353234303039 
    firmware: NONE
    tutorial type: HARDWARE
    enabled: False
    MPSSE: False
    name: ChipWhisperer-Lite CW305
    short name: CW305
    kwargs:
        FPGA_ID: "35t"

# tests/Test CDC.ipynb:
#   configurations:
#     - ssver: SS_VER_2_1
#       ids: [0, 2, 3, 4]
#       Doesn't work for some reason
# courses/sca101/SOLN_Lab 4_1 - Power and Hamming Weight Relationship.ipynb:
#   configurations:
#     - ssver: SS_VER_2_1
#       ids: [0, 1, 2, 3, 4]
tutorials:
  courses/sca101/SOLN_Lab 2_1B - Power Analysis for Password Bypass.ipynb:
    configurations:
      - ssver: SS_VER_2_1
        ids: [0, 1, 2, 3]
  courses/sca101/SOLN_Lab 3_1 - Large Hamming Weight Swings.ipynb:
    configurations:
      - ssver: SS_VER_2_1
        ids: [0, 1, 2, 3]
  courses/sca101/SOLN_Lab 3_2 - Recovering Data from a Single Bit.ipynb:
    configurations:
      - ssver: SS_VER_2_1
        ids: [1]
  courses/sca101/SOLN_Lab 4_2 - CPA on Firmware Implementation of AES.ipynb:
    configurations:
      - ssver: SS_VER_2_1
        ids: [0, 1, 2, 3, 4]
  courses/sca201/SOLN_Lab 2_1 - CPA on 32bit AES.ipynb:
    configurations: 
      - ssver: SS_VER_2_1
        ids: [0, 3, 4]
  courses/sca201/SOLN_Lab 2_2 - CPA on Hardware AES Implementation.ipynb:
    configurations: 
      - ssver: SS_VER_2_1
        ids: [4]
  courses/fault101/SOLN_Fault 1_1 - Introduction to Clock Glitching.ipynb:
    configurations:
      - ssver: SS_VER_2_1
        ids: [0, 2, 4]
  courses/fault101/SOLN_Fault 1_2 - Clock Glitching to Bypass Password.ipynb:
    configurations:
      - ssver: SS_VER_2_1
        ids: [0, 2, 4]
  courses/fault101/SOLN_Fault 1_3 - Clock Glitching to Memory Dump.ipynb:
    configurations:
      - ssver: SS_VER_2_1
        ids: [0, 2]
  courses/fault101/SOLN_Fault 2_1 - Introduction to Voltage Glitching.ipynb:
    configurations:
      - ssver: SS_VER_2_1
        ids: [0, 2]
  courses/fault101/SOLN_Fault 2_2 - Voltage Glitching to Bypass Password.ipynb:
    configurations:
      - ssver: SS_VER_2_1
        ids: [0, 2]
  courses/fault101/SOLN_Fault 2_3 - Voltage Glitching to Memory Dump.ipynb:
    configurations:
      - ssver: SS_VER_2_1
        ids: [0, 2]
  tests/Test Pro.ipynb:
     configurations:
      - ssver: SS_VER_2_1
        ids: [4]
  courses/fault101/SOLN_Fault 2_1B - Introduction to Voltage Glitching with CWNano.ipynb:
    configurations:
      - ssver: SS_VER_2_1
        ids: [3]
  demos/PA_HW_CW305_1-Attacking_AES_on_an_FPGA.ipynb:
    configurations:
      - ssver: SS_VER_2_1
        ids: [6]
      
# courses/fault101/SOLN_Fault 2_2B - Voltage Glitching with CWNano to Bypass Password.ipynb:
#   configurations:
#     - ssver: SS_VER_2_1
#       ids: [3]
#       Unreliable
  # courses/sca201/SOLN_Lab 1_1A - Resynchronizing Traces with Sum of Absolute Difference.ipynb:
  #   configurations:
  #     - ssver: SS_VER_2_1
  #       ids: [0, 1, 2, 3]
      # - scope: OPENADC
      #   target: CWLITEARM
      #   firmware: TINYAES128C
      #   ssver: SS_VER_2_1

      # - scope: OPENADC
      #   target: CWLITEXMEGA
      #   firmware: AVRCRYPTOLIB
      #   ssver: SS_VER_2_1

      # - scope: CWNANO
      #   target: CWNANO
      #   firmware: TINYAES128C
      #   ssver: SS_VER_2_1
