// Generated by CIRCT unknown git version
module add8u_8BB(	// file.cleaned.mlir:2:3
  input  [7:0] A,	// file.cleaned.mlir:2:27
               B,	// file.cleaned.mlir:2:39
  output [8:0] O	// file.cleaned.mlir:2:52
);

  wire       _GEN;	// file.cleaned.mlir:64:11
  wire       _GEN_0;	// file.cleaned.mlir:63:11
  wire       _GEN_1;	// file.cleaned.mlir:62:11
  wire       _GEN_2;	// file.cleaned.mlir:56:11
  wire       _GEN_3;	// file.cleaned.mlir:50:11
  wire       _GEN_4;	// file.cleaned.mlir:47:11
  wire       _GEN_5;	// file.cleaned.mlir:44:11
  wire       _GEN_6;	// file.cleaned.mlir:41:11
  wire [8:0] _GEN_7 =
    {_GEN_0, 8'h0}
    | ({1'h0, _GEN_1, 7'h0}
       | ({2'h0, _GEN_2, 6'h0}
          | ({3'h0, _GEN_3, 5'h0}
             | ({4'h0, _GEN_5, 4'h0}
                | ({5'h0, _GEN, 3'h0} | ({6'h0, _GEN_6, 2'h0} | {8'h1, _GEN_4}) & 9'h1F7)
                & 9'h1EF) & 9'h1DF) & 9'h1BF) & 9'h17F) & 9'hFF;	// file.cleaned.mlir:3:14, :4:14, :5:14, :6:14, :7:14, :8:14, :9:14, :10:14, :11:16, :12:17, :13:16, :14:16, :15:16, :16:15, :17:14, :18:10, :19:10, :20:10, :21:10, :22:10, :23:10, :24:10, :25:10, :26:10, :27:10, :28:11, :29:11, :30:11, :31:11, :32:11, :33:11, :34:11, :35:11, :36:11, :37:11, :38:11, :41:11, :44:11, :47:11, :50:11, :56:11, :62:11, :63:11, :64:11
  assign _GEN_6 = A[2] ^ B[2];	// file.cleaned.mlir:39:11, :40:11, :41:11
  assign _GEN_5 = A[4] | B[4];	// file.cleaned.mlir:42:11, :43:11, :44:11
  assign _GEN_4 = A[0] | B[0];	// file.cleaned.mlir:45:11, :46:11, :47:11
  assign _GEN_3 = A[5] ^ B[5];	// file.cleaned.mlir:48:11, :49:11, :50:11
  wire       sig_47 = A[6] & B[6];	// file.cleaned.mlir:52:11, :53:11, :55:11
  assign _GEN_2 = A[6] ^ B[6] | A[5] & B[5];	// file.cleaned.mlir:48:11, :49:11, :51:11, :52:11, :53:11, :54:11, :56:11
  wire       sig_48 = A[7] ^ B[7];	// file.cleaned.mlir:57:11, :58:11, :59:11
  assign _GEN_1 = sig_48 ^ sig_47;	// file.cleaned.mlir:55:11, :59:11, :62:11
  assign _GEN_0 = A[7] & B[7] | sig_48 & sig_47;	// file.cleaned.mlir:55:11, :57:11, :58:11, :59:11, :60:11, :61:11, :63:11
  assign _GEN = _GEN_7[1];	// file.cleaned.mlir:38:11, :64:11
  assign O = _GEN_7;	// file.cleaned.mlir:38:11, :65:5
endmodule

