#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Mon Aug 19 12:24:57 2019
# Process ID: 10108
# Current directory: P:/19summer/engs031/PG17/final_project/final_project.runs/synth_1
# Command line: vivado.exe -log synth_shell.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source synth_shell.tcl
# Log file: P:/19summer/engs031/PG17/final_project/final_project.runs/synth_1/synth_shell.vds
# Journal file: P:/19summer/engs031/PG17/final_project/final_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source synth_shell.tcl -notrace
Command: synth_design -top synth_shell -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8308 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 419.277 ; gain = 99.551
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'synth_shell' [P:/19summer/engs031/PG17/final_project/final_project.srcs/sources_1/new/synth_shell.vhd:38]
	Parameter M bound to: 36909 - type: integer 
	Parameter PHASE_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'pa' declared at 'P:/19summer/engs031/PG17/final_project/final_project.srcs/sources_1/new/pa.vhd:25' bound to instance 'phase_accumulator' of component 'pa' [P:/19summer/engs031/PG17/final_project/final_project.srcs/sources_1/new/synth_shell.vhd:101]
INFO: [Synth 8-638] synthesizing module 'pa' [P:/19summer/engs031/PG17/final_project/final_project.srcs/sources_1/new/pa.vhd:34]
	Parameter M bound to: 36909 - type: integer 
	Parameter PHASE_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pa' (1#1) [P:/19summer/engs031/PG17/final_project/final_project.srcs/sources_1/new/pa.vhd:34]
	Parameter INPUT_WIDTH bound to: 12 - type: integer 
	Parameter DA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'da_interface' declared at 'P:/19summer/engs031/PG17/final_project/final_project.srcs/sources_1/new/da_interface.vhd:25' bound to instance 'da_converter' of component 'da_interface' [P:/19summer/engs031/PG17/final_project/final_project.srcs/sources_1/new/synth_shell.vhd:112]
INFO: [Synth 8-638] synthesizing module 'da_interface' [P:/19summer/engs031/PG17/final_project/final_project.srcs/sources_1/new/da_interface.vhd:35]
	Parameter INPUT_WIDTH bound to: 12 - type: integer 
	Parameter DA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'da_interface' (2#1) [P:/19summer/engs031/PG17/final_project/final_project.srcs/sources_1/new/da_interface.vhd:35]
INFO: [Synth 8-3491] module 'dds_compiler_0' declared at 'P:/19summer/engs031/PG17/final_project/final_project.runs/synth_1/.Xil/Vivado-10108-mecha-7/realtime/dds_compiler_0_stub.vhdl:5' bound to instance 'sine_lut' of component 'dds_compiler_0' [P:/19summer/engs031/PG17/final_project/final_project.srcs/sources_1/new/synth_shell.vhd:123]
INFO: [Synth 8-638] synthesizing module 'dds_compiler_0' [P:/19summer/engs031/PG17/final_project/final_project.runs/synth_1/.Xil/Vivado-10108-mecha-7/realtime/dds_compiler_0_stub.vhdl:16]
INFO: [Synth 8-113] binding component instance 'slow_clock_buffer' to cell 'BUFG' [P:/19summer/engs031/PG17/final_project/final_project.srcs/sources_1/new/synth_shell.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'synth_shell' (3#1) [P:/19summer/engs031/PG17/final_project/final_project.srcs/sources_1/new/synth_shell.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 476.266 ; gain = 156.539
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 476.266 ; gain = 156.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 476.266 ; gain = 156.539
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [p:/19summer/engs031/PG17/final_project/final_project.srcs/sources_1/ip/dds_compiler_0_2/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'sine_lut'
Finished Parsing XDC File [p:/19summer/engs031/PG17/final_project/final_project.srcs/sources_1/ip/dds_compiler_0_2/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'sine_lut'
Parsing XDC File [P:/19summer/engs031/PG17/final_project/final_project.srcs/constrs_1/new/synth.xdc]
Finished Parsing XDC File [P:/19summer/engs031/PG17/final_project/final_project.srcs/constrs_1/new/synth.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [P:/19summer/engs031/PG17/final_project/final_project.srcs/constrs_1/new/synth.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/synth_shell_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/synth_shell_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [P:/19summer/engs031/PG17/final_project/final_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [P:/19summer/engs031/PG17/final_project/final_project.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 803.004 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 803.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 803.004 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 803.004 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 803.004 ; gain = 483.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 803.004 ; gain = 483.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for sine_lut. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 803.004 ; gain = 483.277
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'da_interface'
INFO: [Synth 8-5546] ROM "tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "take_sample_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_unbuf" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                    load |                              010 |                               01
                   shift |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'da_interface'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 803.004 ; gain = 483.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module synth_shell 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module da_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "clk_unbuf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "da_converter/tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "take_sample_sig" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 803.004 ; gain = 483.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 803.004 ; gain = 483.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 803.004 ; gain = 483.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 812.598 ; gain = 492.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 812.598 ; gain = 492.871
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 812.598 ; gain = 492.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 812.598 ; gain = 492.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 812.598 ; gain = 492.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 812.598 ; gain = 492.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 812.598 ; gain = 492.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dds_compiler_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |dds_compiler_0_bbox_0 |     1|
|2     |BUFG                  |     2|
|3     |CARRY4                |    10|
|4     |LUT1                  |    11|
|5     |LUT2                  |     6|
|6     |LUT3                  |    13|
|7     |LUT4                  |    10|
|8     |LUT5                  |     5|
|9     |LUT6                  |     5|
|10    |FDRE                  |    72|
|11    |IBUF                  |     1|
|12    |OBUF                  |     3|
+------+----------------------+------+

Report Instance Areas: 
+------+--------------------+-------------+------+
|      |Instance            |Module       |Cells |
+------+--------------------+-------------+------+
|1     |top                 |             |   155|
|2     |  da_converter      |da_interface |    60|
|3     |  phase_accumulator |pa           |    35|
+------+--------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 812.598 ; gain = 492.871
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 812.598 ; gain = 166.133
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 812.598 ; gain = 492.871
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 815.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 815.383 ; gain = 507.125
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 815.383 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'P:/19summer/engs031/PG17/final_project/final_project.runs/synth_1/synth_shell.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file synth_shell_utilization_synth.rpt -pb synth_shell_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 19 12:25:44 2019...
