{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 18 18:01:39 2011 " "Info: Processing started: Wed May 18 18:01:39 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off KP -c KP " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off KP -c KP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kyrs_sxem.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file kyrs_sxem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KYRS_sxem " "Info: Found entity 1: KYRS_sxem" {  } { { "KYRS_sxem.bdf" "" { Schematic "C:/Temp/KP_Redact/KP_Redact/KYRS_sxem.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "KYRS_sxem " "Info: Elaborating entity \"KYRS_sxem\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/лабработы на altera quartus ii/series  kp1533/kp1533tb9.bdf 1 1 " "Warning: Using design file /altera/лабработы на altera quartus ii/series  kp1533/kp1533tb9.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 kp1533tb9 " "Info: Found entity 1: kp1533tb9" {  } { { "kp1533tb9.bdf" "" { Schematic "c:/altera/лабработы на altera quartus ii/series  kp1533/kp1533tb9.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP1533TB9 KP1533TB9:inst " "Info: Elaborating entity \"KP1533TB9\" for hierarchy \"KP1533TB9:inst\"" {  } { { "KYRS_sxem.bdf" "inst" { Schematic "C:/Temp/KP_Redact/KP_Redact/KYRS_sxem.bdf" { { 8 248 480 376 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/лабработы на altera quartus ii/series  kp1533/kp1533la24.bdf 1 1 " "Warning: Using design file /altera/лабработы на altera quartus ii/series  kp1533/kp1533la24.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 kp1533la24 " "Info: Found entity 1: kp1533la24" {  } { { "kp1533la24.bdf" "" { Schematic "c:/altera/лабработы на altera quartus ii/series  kp1533/kp1533la24.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP1533LA24 KP1533LA24:inst15 " "Info: Elaborating entity \"KP1533LA24\" for hierarchy \"KP1533LA24:inst15\"" {  } { { "KYRS_sxem.bdf" "inst15" { Schematic "C:/Temp/KP_Redact/KP_Redact/KYRS_sxem.bdf" { { 480 -552 -408 744 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/лабработы на altera quartus ii/series  kp1533/kp1533ln8.bdf 1 1 " "Warning: Using design file /altera/лабработы на altera quartus ii/series  kp1533/kp1533ln8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 kp1533ln8 " "Info: Found entity 1: kp1533ln8" {  } { { "kp1533ln8.bdf" "" { Schematic "c:/altera/лабработы на altera quartus ii/series  kp1533/kp1533ln8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP1533LN8 KP1533LN8:inst13 " "Info: Elaborating entity \"KP1533LN8\" for hierarchy \"KP1533LN8:inst13\"" {  } { { "KYRS_sxem.bdf" "inst13" { Schematic "C:/Temp/KP_Redact/KP_Redact/KYRS_sxem.bdf" { { 944 -560 -432 1192 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "kp1533tb9.bdf" "" { Schematic "c:/altera/лабработы на altera quartus ii/series  kp1533/kp1533tb9.bdf" { { 264 432 496 344 "inst1" "" } } } } { "kp1533tb9.bdf" "" { Schematic "c:/altera/лабработы на altera quartus ii/series  kp1533/kp1533tb9.bdf" { { 64 432 496 144 "inst" "" } } } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "kp1533tb9:inst2\|inst kp1533tb9:inst2\|inst~_emulated kp1533tb9:inst2\|inst~latch " "Warning (13310): Register \"kp1533tb9:inst2\|inst\" is converted into an equivalent circuit using register \"kp1533tb9:inst2\|inst~_emulated\" and latch \"kp1533tb9:inst2\|inst~latch\"" {  } { { "kp1533tb9.bdf" "" { Schematic "c:/altera/лабработы на altera quartus ii/series  kp1533/kp1533tb9.bdf" { { 64 432 496 144 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "kp1533tb9:inst2\|inst1 kp1533tb9:inst2\|inst1~_emulated kp1533tb9:inst2\|inst1~latch " "Warning (13310): Register \"kp1533tb9:inst2\|inst1\" is converted into an equivalent circuit using register \"kp1533tb9:inst2\|inst1~_emulated\" and latch \"kp1533tb9:inst2\|inst1~latch\"" {  } { { "kp1533tb9.bdf" "" { Schematic "c:/altera/лабработы на altera quartus ii/series  kp1533/kp1533tb9.bdf" { { 264 432 496 344 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "kp1533tb9:inst4\|inst kp1533tb9:inst4\|inst~_emulated kp1533tb9:inst2\|inst1~latch " "Warning (13310): Register \"kp1533tb9:inst4\|inst\" is converted into an equivalent circuit using register \"kp1533tb9:inst4\|inst~_emulated\" and latch \"kp1533tb9:inst2\|inst1~latch\"" {  } { { "kp1533tb9.bdf" "" { Schematic "c:/altera/лабработы на altera quartus ii/series  kp1533/kp1533tb9.bdf" { { 64 432 496 144 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "kp1533tb9:inst4\|inst1 kp1533tb9:inst4\|inst1~_emulated kp1533tb9:inst2\|inst1~latch " "Warning (13310): Register \"kp1533tb9:inst4\|inst1\" is converted into an equivalent circuit using register \"kp1533tb9:inst4\|inst1~_emulated\" and latch \"kp1533tb9:inst2\|inst1~latch\"" {  } { { "kp1533tb9.bdf" "" { Schematic "c:/altera/лабработы на altera quartus ii/series  kp1533/kp1533tb9.bdf" { { 264 432 496 344 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "kp1533tb9:inst5\|inst kp1533tb9:inst5\|inst~_emulated kp1533tb9:inst2\|inst~latch " "Warning (13310): Register \"kp1533tb9:inst5\|inst\" is converted into an equivalent circuit using register \"kp1533tb9:inst5\|inst~_emulated\" and latch \"kp1533tb9:inst2\|inst~latch\"" {  } { { "kp1533tb9.bdf" "" { Schematic "c:/altera/лабработы на altera quartus ii/series  kp1533/kp1533tb9.bdf" { { 64 432 496 144 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "kp1533tb9:inst5\|inst1 kp1533tb9:inst5\|inst1~_emulated kp1533tb9:inst2\|inst~latch " "Warning (13310): Register \"kp1533tb9:inst5\|inst1\" is converted into an equivalent circuit using register \"kp1533tb9:inst5\|inst1~_emulated\" and latch \"kp1533tb9:inst2\|inst~latch\"" {  } { { "kp1533tb9.bdf" "" { Schematic "c:/altera/лабработы на altera quartus ii/series  kp1533/kp1533tb9.bdf" { { 264 432 496 344 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "KP " "Warning: Ignored assignments for entity \"KP\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity KP -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity KP -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity KP -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity KP -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Info: Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Info: Implemented 20 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 18 18:01:44 2011 " "Info: Processing ended: Wed May 18 18:01:44 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
