// generated by newgenasym  Tue Oct 14 18:11:56 2014


module \ecl-ttl  (ecl_in, ttl_out);
    input ecl_in;
    output ttl_out;


    initial
        begin
        end

endmodule
