<pre>
<h3>
<a href="http://www.clifford.at/yosys/" target="_blank">yosys</a>
</h3>
description: Tests imported from utd-sv
should_fail: 0
tags: utd-sv
incdirs: 
top_module: 
files: <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>



-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `<a href="../../../../third_party/tests/utd-sv/spu_mast.v.html" target="file-frame">third_party/tests/utd-sv/spu_mast.v</a>' to AST representation.
Generating RTLIL representation for module `\spu_mast'.
Warning: Identifier `\spu_mast_done_set_stack' is implicitly declared at <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-134" target="file-frame">third_party/tests/utd-sv/spu_mast.v:134</a>.
Warning: Identifier `\nxt_idle_state' is implicitly declared at <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-150" target="file-frame">third_party/tests/utd-sv/spu_mast.v:150</a>.
Warning: Identifier `\cur_idle_state' is implicitly declared at <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-151" target="file-frame">third_party/tests/utd-sv/spu_mast.v:151</a>.
Warning: Identifier `\nxt_rdmem_state' is implicitly declared at <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-155" target="file-frame">third_party/tests/utd-sv/spu_mast.v:155</a>.
Warning: Identifier `\cur_rdmem_state' is implicitly declared at <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-156" target="file-frame">third_party/tests/utd-sv/spu_mast.v:156</a>.
Warning: Identifier `\nxt_wait4stdrain_state' is implicitly declared at <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-160" target="file-frame">third_party/tests/utd-sv/spu_mast.v:160</a>.
Warning: Identifier `\cur_wait4stdrain_state' is implicitly declared at <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-161" target="file-frame">third_party/tests/utd-sv/spu_mast.v:161</a>.
Warning: Identifier `\nxt_laststreq_state' is implicitly declared at <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-165" target="file-frame">third_party/tests/utd-sv/spu_mast.v:165</a>.
Warning: Identifier `\cur_laststreq_state' is implicitly declared at <a href="../../../../third_party/tests/utd-sv/spu_mast.v.html#l-166" target="file-frame">third_party/tests/utd-sv/spu_mast.v:166</a>.
Successfully finished Verilog frontend.


</pre>