// Seed: 1795128061
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  logic id_2;
  logic id_3;
  assign id_2 = id_2;
  type_6(
      id_2 == id_2, id_1
  );
endmodule
