( ( nil
  version "2.1"
  mapType "incremental"
  blockName "6T_DataPath_Test"
  repList "$default"
  stopList "spectre spice verilog verilogNetlist"
  globalList "vdd! gnd! vcc!"
  hierDelim "."
  hierPrefix "test.top"
  globalHierPrefix "cds_globals."
  netlistDir "/net/kafka/nfs/rstdenis/Cadence/simulation/6T_DataPath_Test/spectreVerilog/config/netlist/digital"
  busRef   "ORDERED"
  netType   "BUS"
  leftStr  "["
  rangeStr  ":"
  rightStr  "]"
 )
( instViewTable
 )
( defbus
( "~R1_1" 3 0  "cdsbus1" 3 0  )
( "B1_1" 3 0  "B1_1" 3 0  )
( "RDataT" 7 0  "RDataT" 7 0  )
( "WData" 7 0  "WData" 7 0  )
( "WDataT" 7 0  "WDataT" 7 0  )
( "AT" 15 0  "AT" 15 0  )
( "WAck" 1 0  "WAck" 1 0  )
( "net41" 0 1  "net41" 0 1  )
( "net44" 0 7  "net44" 0 7  )
( "net40" 0 1  "net40" 0 1  )
( "W0_1" 3 0  "W0_1" 3 0  )
( "~R0_1" 3 0  "cdsbus0" 3 0  )
( "B0_1" 3 0  "B0_1" 3 0  )
( "net031" 0 15  "net031" 0 15  )
( "net027" 0 7  "net027" 0 7  )
( "RW" 1 0  "RW" 1 0  )
( "net036" 0 1  "net036" 0 1  )
( "RData" 7 0  "RData" 7 0  )
( "RAckT" 1 0  "RAckT" 1 0  )
( "WAckT" 1 0  "WAckT" 1 0  )
( "RAck" 1 0  "RAck" 1 0  )
( "RWT" 1 0  "RWT" 1 0  )
( "S" 7 0  "S" 7 0  )
( "W1_1" 3 0  "W1_1" 3 0  )
( "Aline" 63 0  "Aline" 63 0  )
( "A" 15 0  "A" 15 0  )
 )
( net
( "gnd!" "cds_globals.gnd_" )
( "vcc!" "cds_globals.vcc_" )
( "vdd!" "cds_globals.vdd_" )
 )
( inst
 )
( model
( "16nm_Tests/6T_DataPath_Test/schematic" "cdsModule_12" )
 )
( term
 )
( param
( "vdd" "cds_globals.vdd" )
 )
( "cdsModule_12" "ihnl/cds0/map" )
 )
