Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Jul  4 00:06:19 2025
| Host         : DESKTOP-NDLDA14 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file my_top_control_sets_placed.rpt
| Design       : my_top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             135 |           39 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              55 |           19 |
| Yes          | Yes                   | No                     |               6 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------+---------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                   Enable Signal                   |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------+---------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | u_my_btn_debounce/clean_btn[2]_i_1_n_0            | reset_IBUF                                        |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | u_my_btn_debounce/previous_btn_state[2]_i_1_n_0   | reset_IBUF                                        |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | u_my_btn_debounce/counter[3]_i_1__1_n_0           | reset_IBUF                                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | u_fnd_controller/u_fnd_anim/anim_step             | reset_IBUF                                        |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | u_fnd_controller/u_fnd_digit_select/r_digit_sel_0 | reset_IBUF                                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | u_stopwatch_core/hour_count[4]_i_1_n_0            | reset_IBUF                                        |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | u_stopwatch_core/sec_count[5]_i_1_n_0             | reset_IBUF                                        |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | u_stopwatch_core/min_count[5]_i_1_n_0             | reset_IBUF                                        |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | u_btn_command_controller/stop_idle_sec[5]_i_2_n_0 | u_btn_command_controller/stop_idle_sec[5]_i_1_n_0 |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | u_stopwatch_core/clear_reg                        | reset_IBUF                                        |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | u_btn_command_controller/E[0]                     | reset_IBUF                                        |                3 |             13 |         4.33 |
|  clk_IBUF_BUFG |                                                   | reset_IBUF                                        |               39 |            135 |         3.46 |
+----------------+---------------------------------------------------+---------------------------------------------------+------------------+----------------+--------------+


