
---------- Begin Simulation Statistics ----------
final_tick                               270775890466000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  51218                       # Simulator instruction rate (inst/s)
host_mem_usage                                 805832                       # Number of bytes of host memory used
host_op_rate                                    85533                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   195.24                       # Real time elapsed on the host
host_tick_rate                               44101016                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16699646                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008610                       # Number of seconds simulated
sim_ticks                                  8610412250                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           7                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           1                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           9                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  40                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        12     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        5     27.78%     94.44% # Class of executed instruction
system.cpu.op_class::MemWrite                       1      5.56%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       144607                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        297903                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1223786                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           32                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        60269                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1254736                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       940046                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1223786                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       283740                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1325978                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           35659                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        12368                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6143987                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4083396                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        60338                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1012410                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1373889                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      2178920                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16699628                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     16884441                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.989054                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.353042                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     13399740     79.36%     79.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       948291      5.62%     84.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       119310      0.71%     85.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       191470      1.13%     86.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       479376      2.84%     89.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       254177      1.51%     91.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        68510      0.41%     91.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        49678      0.29%     91.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1373889      8.14%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     16884441                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            9250008                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        18108                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           9386149                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2651089                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        28068      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7077496     42.38%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           15      0.00%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           77      0.00%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       834706      5.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1472440      8.82%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            6      0.00%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        40222      0.24%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1392117      8.34%     64.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        20118      0.12%     65.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1492478      8.94%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1432276      8.58%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       789848      4.73%     87.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       194915      1.17%     88.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1861241     11.15%     99.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        63605      0.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16699628                       # Class of committed instruction
system.switch_cpus.commit.refs                2909609                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16699628                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.722080                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.722080                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      13354340                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       19609563                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1010593                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1892648                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          60523                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        874390                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3016861                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 10878                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              287299                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   611                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1325978                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1490145                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              15595074                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         12323                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               12376661                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           65                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1687                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          121046                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.076999                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1535146                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       975705                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.718704                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     17192495                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.206694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.620000                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         13664435     79.48%     79.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           310905      1.81%     81.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           186664      1.09%     82.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           215833      1.26%     83.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           327984      1.91%     85.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           276705      1.61%     87.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           429961      2.50%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           100948      0.59%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1679060      9.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     17192495                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          16017391                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          9299944                       # number of floating regfile writes
system.switch_cpus.idleCycles                   28309                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        67336                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1088100                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.052136                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3329905                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             287289                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7325763                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3068268                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         4922                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       322975                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     18876616                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3042616                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       110076                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18118620                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          79505                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        704194                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          60523                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        831976                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        20482                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        38185                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          215                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          196                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           32                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       417157                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        64453                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          196                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        19601                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        47735                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          23650581                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              17895092                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.589572                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13943726                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.039155                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               17920476                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         15388135                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         7188623                       # number of integer regfile writes
system.switch_cpus.ipc                       0.580693                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.580693                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        35472      0.19%      0.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       7992628     43.85%     44.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           28      0.00%     44.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            94      0.00%     44.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       898287      4.93%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1536313      8.43%     57.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           14      0.00%     57.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        41316      0.23%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1394801      7.65%     65.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        20126      0.11%     65.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1498709      8.22%     73.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1435964      7.88%     81.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     81.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     81.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     81.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1072480      5.88%     87.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       227803      1.25%     88.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      2010599     11.03%     99.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        64068      0.35%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       18228702                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9744568                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     19307908                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      9412423                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     10129438                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              316381                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017356                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          108733     34.37%     34.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     34.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     34.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     34.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     34.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     34.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     34.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     34.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     34.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     34.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     34.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     34.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     34.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          52412     16.57%     50.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     50.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     50.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     50.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     50.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     50.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     50.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     50.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     50.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     50.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        71237     22.52%     73.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     73.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     73.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        19460      6.15%     79.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     79.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     79.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         3966      1.25%     80.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     80.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     80.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     80.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     80.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     80.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     80.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     80.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     80.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     80.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     80.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     80.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     80.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     80.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          20160      6.37%     87.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          4301      1.36%     88.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        36061     11.40%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           51      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        8765043                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     34691491                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      8482669                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     10924230                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           18876616                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          18228702                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      2176856                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        33125                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      3262846                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     17192495                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.060271                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.912674                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     11597334     67.46%     67.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1414754      8.23%     75.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1060147      6.17%     81.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       885938      5.15%     87.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       756783      4.40%     91.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       531588      3.09%     94.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       453894      2.64%     97.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       309052      1.80%     98.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       183005      1.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     17192495                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.058528                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1490412                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   301                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        43849                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        16753                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3068268                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       322975                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         5594318                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 17220804                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        10597317                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19126939                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1506018                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1365023                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         373615                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        129190                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      46914816                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       19324736                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22269703                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2357079                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         655987                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          60523                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2812552                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3142606                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     16829538                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     16995296                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4547946                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             34389100                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38065839                       # The number of ROB writes
system.switch_cpus.timesIdled                     332                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       183528                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        52933                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       368368                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          52933                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 270775890466000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             142771                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        12744                       # Transaction distribution
system.membus.trans_dist::CleanEvict           131863                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10524                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10524                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        142772                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       451198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       451198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 451198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     10626496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     10626496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10626496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            153296                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  153296    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              153296                       # Request fanout histogram
system.membus.reqLayer2.occupancy           380791000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          819033500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8610412250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270775890466000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 270775890466000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 270775890466000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            172493                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        47280                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          165                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          284977                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12346                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12346                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           452                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       172042                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1069                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       552138                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                553207                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        39488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     14011072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               14050560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          148894                       # Total snoops (count)
system.tol2bus.snoopTraffic                    815616                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           333734                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.158608                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.365311                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 280801     84.14%     84.14% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  52933     15.86%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             333734                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          218882500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         276576000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            675499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 270775890466000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           19                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        31525                       # number of demand (read+write) hits
system.l2.demand_hits::total                    31544                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           19                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        31525                       # number of overall hits
system.l2.overall_hits::total                   31544                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          431                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       152860                       # number of demand (read+write) misses
system.l2.demand_misses::total                 153296                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          431                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       152860                       # number of overall misses
system.l2.overall_misses::total                153296                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     38613500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  12482500000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12521113500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     38613500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  12482500000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12521113500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          450                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       184385                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               184840                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          450                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       184385                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              184840                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.957778                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.829026                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.829344                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.957778                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.829026                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.829344                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 89590.487239                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81659.688604                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81679.323009                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 89590.487239                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81659.688604                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81679.323009                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               12744                       # number of writebacks
system.l2.writebacks::total                     12744                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          431                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       152860                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            153291                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          431                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       152860                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           153291                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     34303500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  10953910000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10988213500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     34303500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  10953910000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10988213500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.957778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.829026                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.829317                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.957778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.829026                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.829317                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 79590.487239                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71659.754023                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71682.052436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 79590.487239                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71659.754023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71682.052436                       # average overall mshr miss latency
system.l2.replacements                         148894                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        34536                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            34536                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        34536                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        34536                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          165                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              165                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          165                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          165                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        48646                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         48646                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1822                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1822                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        10523                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10524                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    837224500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     837224500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        12345                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12346                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.852410                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.852422                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79561.389338                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79553.829342                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        10523                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10523                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    731994500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    731994500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.852410                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.852341                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69561.389338                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69561.389338                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           19                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 19                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          431                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              433                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     38613500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     38613500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          450                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            452                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.957778                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.957965                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 89590.487239                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89176.674365                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          431                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          431                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     34303500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34303500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.957778                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.953540                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 79590.487239                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79590.487239                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        29703                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             29703                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       142337                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          142339                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  11645275500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11645275500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       172040                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        172042                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.827348                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.827350                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81814.816246                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81813.666669                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       142337                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       142337                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  10221915500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  10221915500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.827348                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.827339                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71814.886502                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71814.886502                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 270775890466000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7930.064623                       # Cycle average of tags in use
system.l2.tags.total_refs                      287590                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    148894                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.931508                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              270767280054500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     127.477344                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.122117                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.197425                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     7.311150                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7794.956587                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.015561                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000892                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.951533                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.968025                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          189                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1344                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4133                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2526                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1630558                       # Number of tag accesses
system.l2.tags.data_accesses                  1630558                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 270775890466000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        27584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      9783040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9810944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        27584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         27712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       815616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          815616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          431                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       152860                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              153296                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        12744                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              12744                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             14866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             22299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3203563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1136187178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1139427906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        14866                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3203563                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3218429                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       94724384                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             94724384                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       94724384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            14866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            22299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3203563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1136187178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1234152290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     12744.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       431.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    152665.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000510348250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          784                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          784                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              313131                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              11959                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      153291                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      12744                       # Number of write requests accepted
system.mem_ctrls.readBursts                    153291                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    12744                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    195                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              511                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1798466000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  765480000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4669016000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11747.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30497.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   119250                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7908                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                153291                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                12744                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   91060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   48933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        38649                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    274.538125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   162.824780                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   305.171353                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        16301     42.18%     42.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8895     23.01%     65.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3797      9.82%     75.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2478      6.41%     81.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1292      3.34%     84.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1024      2.65%     87.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          833      2.16%     89.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          523      1.35%     90.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3506      9.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        38649                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          784                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     195.227041                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    303.593534                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           632     80.61%     80.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          126     16.07%     96.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           13      1.66%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            5      0.64%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            4      0.51%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.13%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.13%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           784                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          784                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.219388                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.204875                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.722088                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              705     89.92%     89.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               15      1.91%     91.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               46      5.87%     97.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      1.28%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.77%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.13%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           784                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9798144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  813824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9810624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               815616                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1137.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        94.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1139.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     94.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8610330500                       # Total gap between requests
system.mem_ctrls.avgGap                      51858.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        27584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      9770560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       813824                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3203563.220797006972                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1134737770.540545225143                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 94516264.305463433266                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          431                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       152860                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        12744                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     16533250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4652482750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 201077622250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     38360.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30436.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15778218.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            128027340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             68044350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           512287860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           28402020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     679177200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3747420540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        150409920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5313769230                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        617.132964                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    357749750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    287300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7965352250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            147962220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             78628605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           580817580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           37975500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     679177200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3682027290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        205715520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5412303915                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        628.576630                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    497736750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    287300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7825365250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 270767280053750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8610402000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 270775890466000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1489531                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1489538                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1489531                       # number of overall hits
system.cpu.icache.overall_hits::total         1489538                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          614                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            616                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          614                       # number of overall misses
system.cpu.icache.overall_misses::total           616                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     49399000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     49399000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     49399000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     49399000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1490145                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1490154                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1490145                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1490154                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000412                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000413                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000412                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000413                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 80454.397394                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80193.181818                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 80454.397394                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80193.181818                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           30                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           30                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          165                       # number of writebacks
system.cpu.icache.writebacks::total               165                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          164                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          164                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          164                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          164                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          450                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          450                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          450                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          450                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     39496500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39496500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     39496500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39496500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000302                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000302                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000302                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000302                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        87770                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        87770                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        87770                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        87770                       # average overall mshr miss latency
system.cpu.icache.replacements                    165                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1489531                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1489538                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          614                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           616                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     49399000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     49399000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1490145                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1490154                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000412                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000413                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 80454.397394                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80193.181818                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          164                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          164                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          450                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          450                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     39496500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39496500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000302                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000302                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        87770                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        87770                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 270775890466000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008185                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              405266                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               165                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2456.157576                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000036                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008150                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          287                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          275                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.560547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2980760                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2980760                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270775890466000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270775890466000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270775890466000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 270775890466000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270775890466000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270775890466000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 270775890466000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2476490                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2476493                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2476490                       # number of overall hits
system.cpu.dcache.overall_hits::total         2476493                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       753860                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         753863                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       753860                       # number of overall misses
system.cpu.dcache.overall_misses::total        753863                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  47045271444                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  47045271444                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  47045271444                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  47045271444                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3230350                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3230356                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3230350                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3230356                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.233368                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.233368                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.233368                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.233368                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 62405.846502                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62405.598158                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 62405.846502                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62405.598158                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       739896                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             21614                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.232257                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34536                       # number of writebacks
system.cpu.dcache.writebacks::total             34536                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       569473                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       569473                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       569473                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       569473                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       184387                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       184387                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       184387                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       184387                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  13109022944                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13109022944                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  13109022944                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13109022944                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.057080                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.057079                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.057080                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.057079                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 71095.158249                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71095.158249                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 71095.158249                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71095.158249                       # average overall mshr miss latency
system.cpu.dcache.replacements                 183363                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2230356                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2230359                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       741470                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        741472                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  46156042000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  46156042000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2971826                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2971831                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.249500                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.249500                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 62249.372193                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62249.204286                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       569426                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       569426                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       172044                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       172044                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  12233869500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12233869500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.057892                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.057892                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 71108.957592                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71108.957592                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       246134                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         246134                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        12390                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12391                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    889229444                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    889229444                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       258524                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       258525                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.047926                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047930                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 71769.930912                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71764.138810                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           47                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           47                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        12343                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12343                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    875153444                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    875153444                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.047744                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047744                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 70902.814875                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70902.814875                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270775890466000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.032441                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2581545                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            183363                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.078876                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.032439                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000032                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000032                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          195                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          826                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6645099                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6645099                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               270801844425000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  64236                       # Simulator instruction rate (inst/s)
host_mem_usage                                 816160                       # Number of bytes of host memory used
host_op_rate                                   107595                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   622.70                       # Real time elapsed on the host
host_tick_rate                               41679445                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000007                       # Number of instructions simulated
sim_ops                                      67000057                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.025954                       # Number of seconds simulated
sim_ticks                                 25953959000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       458464                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        917079                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3788385                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       196039                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      3876486                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2890784                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3788385                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       897601                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4115795                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          118471                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        46278                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          18586480                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         12708908                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       196059                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3060063                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4188008                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           45                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      7320166                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999997                       # Number of instructions committed
system.switch_cpus.commit.committedOps       50300411                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     50776801                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.990618                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.362876                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     40392807     79.55%     79.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2720984      5.36%     84.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       436214      0.86%     85.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       634831      1.25%     87.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1300569      2.56%     89.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       697921      1.37%     90.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       231708      0.46%     91.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       173759      0.34%     91.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4188008      8.25%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     50776801                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           27065671                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        65144                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          29074553                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8047941                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        85714      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     21742509     43.23%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          160      0.00%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          211      0.00%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2629773      5.23%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           18      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      4195732      8.34%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         1110      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       124907      0.25%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult           12      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            8      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      4072781      8.10%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        52369      0.10%     65.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4213474      8.38%     73.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv         8328      0.02%     73.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4134332      8.22%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2529110      5.03%     87.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       702923      1.40%     88.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5518831     10.97%     99.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       288109      0.57%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     50300411                       # Class of committed instruction
system.switch_cpus.commit.refs                9038973                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999997                       # Number of Instructions Simulated
system.switch_cpus.committedOps              50300411                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.730264                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.730264                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      39742711                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       60063251                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3302387                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6079333                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         199413                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2481665                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9253917                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 35168                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1183615                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1870                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4115795                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4785164                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              46648837                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         41189                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          497                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               37773950                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          194                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          398826                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.079290                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4956545                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3009255                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.727711                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     51805509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.229970                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.635035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         40985422     79.11%     79.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           867281      1.67%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           601461      1.16%     81.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           680291      1.31%     83.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           976016      1.88%     85.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           961782      1.86%     87.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1328949      2.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           312994      0.60%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5091313      9.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     51805509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          46285106                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         27193697                       # number of floating regfile writes
system.switch_cpus.idleCycles                  102409                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       218799                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3322502                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.064623                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10581681                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1183560                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        21853856                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       9435901                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          159                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        19818                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1311763                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57673901                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9398121                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       357110                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      55262367                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         231009                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1921090                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         199413                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2289774                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        70231                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       130378                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          784                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          639                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          165                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1387960                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       320733                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          639                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        65495                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       153304                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          70520996                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              54487627                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.594559                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          41928876                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.049698                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               54599495                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         48651895                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        22685406                       # number of integer regfile writes
system.switch_cpus.ipc                       0.577946                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.577946                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       142256      0.26%      0.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      24887771     44.75%     45.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          223      0.00%     45.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           349      0.00%     45.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2828740      5.09%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           18      0.00%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4383635      7.88%     57.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         1134      0.00%     57.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       127940      0.23%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult           12      0.00%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            8      0.00%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      4085479      7.35%     65.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        52373      0.09%     65.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4233756      7.61%     73.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         8479      0.02%     73.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4148595      7.46%     80.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3479083      6.26%     86.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       847711      1.52%     88.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6040774     10.86%     99.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       351142      0.63%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       55619478                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        28749016                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     56904915                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     27694495                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     30011885                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1009185                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018144                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          310016     30.72%     30.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     30.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     30.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     30.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     30.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     30.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     30.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     30.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     30.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     30.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     30.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     30.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     30.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         164374     16.29%     47.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     47.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     47.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          1922      0.19%     47.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     47.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     47.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     47.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     47.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       227511     22.54%     69.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        64101      6.35%     76.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     76.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult        11290      1.12%     77.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          77706      7.70%     84.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         20948      2.08%     86.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       127702     12.65%     99.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         3615      0.36%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       27737391                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    107262691                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     26793132                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     35036110                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57673406                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          55619478                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          495                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      7373478                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       113957                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          450                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     10299862                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     51805509                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.073621                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.932739                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     34877464     67.32%     67.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4273250      8.25%     75.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3144241      6.07%     81.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2646655      5.11%     86.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2296286      4.43%     91.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1647578      3.18%     94.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1366611      2.64%     97.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       932311      1.80%     98.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       621113      1.20%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     51805509                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.071503                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4785193                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    56                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       159627                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        66061                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      9435901                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1311763                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        17566900                       # number of misc regfile reads
system.switch_cpus.numCycles                 51907918                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        31944678                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      57617731                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4220162                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4325542                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1225088                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        380075                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     142986458                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       59121328                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     68079843                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7370486                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1707834                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         199413                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7964673                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         10462098                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     48679311                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     53852031                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          717                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           66                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          13025311                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           66                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            104173230                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           116271477                       # The number of ROB writes
system.switch_cpus.timesIdled                    1813                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       572300                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       161886                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1144773                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         161887                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  25953959000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             431002                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        43620                       # Transaction distribution
system.membus.trans_dist::CleanEvict           414843                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27615                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27615                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        431001                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1375696                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1375696                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1375696                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     32143168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     32143168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                32143168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            458616                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  458616    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              458616                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1188284500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2453197000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  25953959000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25953959000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  25953959000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  25953959000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            538495                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       155853                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2844                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          885300                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            33979                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           33978                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3017                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       535477                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         8878                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1708368                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1717246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       375104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     43628096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               44003200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          471697                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2791680                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1044170                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.155042                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.361947                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 882281     84.50%     84.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 161888     15.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1044170                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          687463500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         854184499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4528993                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  25953959000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1501                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       112356                       # number of demand (read+write) hits
system.l2.demand_hits::total                   113857                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1501                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       112356                       # number of overall hits
system.l2.overall_hits::total                  113857                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1516                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       457100                       # number of demand (read+write) misses
system.l2.demand_misses::total                 458616                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1516                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       457100                       # number of overall misses
system.l2.overall_misses::total                458616                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    130818500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  37690335500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      37821154000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    130818500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  37690335500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     37821154000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3017                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       569456                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               572473                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3017                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       569456                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              572473                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.502486                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.802696                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.801114                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.502486                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.802696                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.801114                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 86291.886544                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82455.339094                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82468.021177                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 86291.886544                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82455.339094                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82468.021177                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               43620                       # number of writebacks
system.l2.writebacks::total                     43620                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1516                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       457100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            458616                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1516                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       457100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           458616                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    115658500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  33119325500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  33234984000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    115658500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  33119325500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  33234984000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.502486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.802696                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.801114                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.502486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.802696                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.801114                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 76291.886544                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72455.317217                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72467.999372                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 76291.886544                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72455.317217                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72467.999372                       # average overall mshr miss latency
system.l2.replacements                         471697                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       112233                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           112233                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       112233                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       112233                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2844                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2844                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2844                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2844                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       148654                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        148654                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         6364                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6364                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        27615                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27615                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2222125500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2222125500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        33979                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             33979                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.812708                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.812708                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80468.060837                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80468.060837                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        27615                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27615                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1945975500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1945975500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.812708                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.812708                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70468.060837                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70468.060837                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1501                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1501                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1516                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1516                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    130818500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    130818500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3017                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3017                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.502486                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.502486                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 86291.886544                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86291.886544                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1516                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1516                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    115658500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    115658500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.502486                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.502486                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 76291.886544                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76291.886544                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       105992                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            105992                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       429485                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          429485                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  35468210000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  35468210000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       535477                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        535477                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.802061                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.802061                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82583.116989                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82583.116989                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       429485                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       429485                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  31173350000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  31173350000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.802061                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.802061                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72583.093705                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72583.093705                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  25953959000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                     1028249                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    479889                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.142681                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     160.579240                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    14.485172                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8016.935587                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.019602                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001768                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.978630                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          190                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1190                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4874                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1867                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           71                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5050781                       # Number of tag accesses
system.l2.tags.data_accesses                  5050781                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25953959000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        97024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     29254400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29351424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        97024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         97024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2791680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2791680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1516                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       457100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              458616                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        43620                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              43620                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      3738312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1127165224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1130903536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3738312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3738312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      107562781                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            107562781                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      107562781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3738312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1127165224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1238466316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     43594.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1516.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    456576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000702140500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2696                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2696                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              939052                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              40970                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      458616                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      43620                       # Number of write requests accepted
system.mem_ctrls.readBursts                    458616                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    43620                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    524                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    26                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             30819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             31408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             31433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            26006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            26521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1916                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5727764000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2290460000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14316989000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12503.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31253.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   349927                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   26746                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.35                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                458616                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                43620                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  268853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  147199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   33318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       125010                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    256.842173                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   156.486237                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.466878                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        53528     42.82%     42.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        29541     23.63%     66.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        13064     10.45%     76.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8350      6.68%     83.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4425      3.54%     87.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3104      2.48%     89.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2489      1.99%     91.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1468      1.17%     92.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9041      7.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       125010                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2696                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     169.912092                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    131.235268                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    167.374261                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1420     52.67%     52.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          869     32.23%     84.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          223      8.27%     93.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           96      3.56%     96.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           30      1.11%     97.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           20      0.74%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           11      0.41%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            5      0.19%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            7      0.26%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            6      0.22%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            3      0.11%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            3      0.11%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2696                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2696                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.169139                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.159295                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.587714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2470     91.62%     91.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               33      1.22%     92.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              164      6.08%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               22      0.82%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.22%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2696                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29317888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   33536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2789888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29351424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2791680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1129.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       107.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1130.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    107.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   25953901000                       # Total gap between requests
system.mem_ctrls.avgGap                      51676.70                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        97024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     29220864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2789888                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3738312.139585332945                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1125873089.342554807663                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 107493735.348815187812                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1516                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       457100                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        43620                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     53224750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  14263764250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 635778110750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     35108.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31204.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14575380.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            420303240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            223388880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1551621960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          103716180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2049209760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11309364300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        442644960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        16100249280                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.338858                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1048381750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    866840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  24038737250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            472275300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            251024070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1719154920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          123834060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2049209760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11168890650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        560938560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        16345327320                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        629.781658                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1350484750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    866840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  23736634250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 270767280053750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    34564361000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 270801844425000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6271057                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6271064                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6271057                       # number of overall hits
system.cpu.icache.overall_hits::total         6271064                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4252                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4254                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4252                       # number of overall misses
system.cpu.icache.overall_misses::total          4254                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    235292500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    235292500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    235292500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    235292500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6275309                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6275318                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6275309                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6275318                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000678                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000678                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000678                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000678                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 55336.900282                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55310.883874                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 55336.900282                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55310.883874                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1616                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   134.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3009                       # number of writebacks
system.cpu.icache.writebacks::total              3009                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          785                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          785                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          785                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          785                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3467                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3467                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3467                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3467                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    190726000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    190726000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    190726000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    190726000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000552                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000552                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000552                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000552                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 55011.825786                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55011.825786                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 55011.825786                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55011.825786                       # average overall mshr miss latency
system.cpu.icache.replacements                   3009                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6271057                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6271064                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4252                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4254                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    235292500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    235292500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6275309                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6275318                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000678                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000678                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 55336.900282                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55310.883874                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          785                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          785                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3467                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3467                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    190726000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    190726000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000552                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000552                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 55011.825786                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55011.825786                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 270801844425000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.047014                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6274533                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3469                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1808.744018                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000103                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.046910                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000092                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000092                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          137                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          322                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12554105                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12554105                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270801844425000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270801844425000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270801844425000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 270801844425000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270801844425000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270801844425000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 270801844425000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10294268                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10294271                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10310398                       # number of overall hits
system.cpu.dcache.overall_hits::total        10310401                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3008950                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3008953                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3009228                       # number of overall misses
system.cpu.dcache.overall_misses::total       3009231                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 190462500081                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 190462500081                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 190462500081                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 190462500081                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13303218                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13303224                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13319626                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13319632                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.226182                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.226182                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.225924                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.225924                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 63298.659028                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63298.595917                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 63292.811339                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63292.748241                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3143401                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           54                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             96141                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.695739                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           54                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       146769                       # number of writebacks
system.cpu.dcache.writebacks::total            146769                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2255268                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2255268                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2255268                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2255268                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       753682                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       753682                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       753841                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       753841                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  52898584583                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  52898584583                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  52905980083                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  52905980083                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.056654                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.056654                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.056596                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.056596                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 70186.875344                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70186.875344                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 70181.881966                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70181.881966                       # average overall mshr miss latency
system.cpu.dcache.replacements                 752819                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9091216                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9091219                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2962409                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2962411                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 187190690500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 187190690500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12053625                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12053630                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.245769                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.245769                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 63188.671956                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63188.629296                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2255041                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2255041                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       707368                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       707368                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  49682913500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  49682913500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.058685                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.058685                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 70236.303452                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70236.303452                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1203052                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1203052                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        46541                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        46542                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3271809581                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3271809581                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1249593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1249594                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.037245                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037246                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 70299.511850                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70298.001397                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          227                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          227                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        46314                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        46314                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3215671083                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3215671083                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.037063                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037063                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 69431.944617                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69431.944617                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        16130                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         16130                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data          278                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          278                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        16408                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16408                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.016943                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.016943                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data          159                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          159                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      7395500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      7395500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.009690                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.009690                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 46512.578616                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 46512.578616                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270801844425000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.130579                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11064244                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            753843                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.677120                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.130577                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000128                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000128                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          189                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          832                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          27393107                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         27393107                       # Number of data accesses

---------- End Simulation Statistics   ----------
