# half_adder
Verilog implementation of a Half Adder using Vivado. Includes RTL design, testbench for functional simulation, and XDC constraints file. The design performs binary addition of two inputs and generates Sum and Carry outputs. Suitable for FPGA implementation and basic digital logic learning.
