TimeQuest Timing Analyzer report for test2021
Thu Nov 25 22:34:28 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'CP'
 12. Slow 1200mV 85C Model Setup: 'ALU_Z_latch'
 13. Slow 1200mV 85C Model Setup: 'ALU_A_latch'
 14. Slow 1200mV 85C Model Hold: 'CP'
 15. Slow 1200mV 85C Model Hold: 'ALU_A_latch'
 16. Slow 1200mV 85C Model Hold: 'ALU_Z_latch'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'CP'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'ALU_A_latch'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'ALU_Z_latch'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'shiyan03_gate'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Propagation Delay
 26. Minimum Propagation Delay
 27. Slow 1200mV 85C Model Metastability Report
 28. Slow 1200mV 0C Model Fmax Summary
 29. Slow 1200mV 0C Model Setup Summary
 30. Slow 1200mV 0C Model Hold Summary
 31. Slow 1200mV 0C Model Recovery Summary
 32. Slow 1200mV 0C Model Removal Summary
 33. Slow 1200mV 0C Model Minimum Pulse Width Summary
 34. Slow 1200mV 0C Model Setup: 'CP'
 35. Slow 1200mV 0C Model Setup: 'ALU_Z_latch'
 36. Slow 1200mV 0C Model Setup: 'ALU_A_latch'
 37. Slow 1200mV 0C Model Hold: 'CP'
 38. Slow 1200mV 0C Model Hold: 'ALU_A_latch'
 39. Slow 1200mV 0C Model Hold: 'ALU_Z_latch'
 40. Slow 1200mV 0C Model Minimum Pulse Width: 'CP'
 41. Slow 1200mV 0C Model Minimum Pulse Width: 'ALU_A_latch'
 42. Slow 1200mV 0C Model Minimum Pulse Width: 'ALU_Z_latch'
 43. Slow 1200mV 0C Model Minimum Pulse Width: 'shiyan03_gate'
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Propagation Delay
 49. Minimum Propagation Delay
 50. Slow 1200mV 0C Model Metastability Report
 51. Fast 1200mV 0C Model Setup Summary
 52. Fast 1200mV 0C Model Hold Summary
 53. Fast 1200mV 0C Model Recovery Summary
 54. Fast 1200mV 0C Model Removal Summary
 55. Fast 1200mV 0C Model Minimum Pulse Width Summary
 56. Fast 1200mV 0C Model Setup: 'CP'
 57. Fast 1200mV 0C Model Setup: 'ALU_Z_latch'
 58. Fast 1200mV 0C Model Setup: 'ALU_A_latch'
 59. Fast 1200mV 0C Model Hold: 'CP'
 60. Fast 1200mV 0C Model Hold: 'ALU_A_latch'
 61. Fast 1200mV 0C Model Hold: 'ALU_Z_latch'
 62. Fast 1200mV 0C Model Minimum Pulse Width: 'CP'
 63. Fast 1200mV 0C Model Minimum Pulse Width: 'ALU_A_latch'
 64. Fast 1200mV 0C Model Minimum Pulse Width: 'ALU_Z_latch'
 65. Fast 1200mV 0C Model Minimum Pulse Width: 'shiyan03_gate'
 66. Setup Times
 67. Hold Times
 68. Clock to Output Times
 69. Minimum Clock to Output Times
 70. Propagation Delay
 71. Minimum Propagation Delay
 72. Fast 1200mV 0C Model Metastability Report
 73. Multicorner Timing Analysis Summary
 74. Setup Times
 75. Hold Times
 76. Clock to Output Times
 77. Minimum Clock to Output Times
 78. Progagation Delay
 79. Minimum Progagation Delay
 80. Board Trace Model Assignments
 81. Input Transition Times
 82. Slow Corner Signal Integrity Metrics
 83. Fast Corner Signal Integrity Metrics
 84. Setup Transfers
 85. Hold Transfers
 86. Report TCCS
 87. Report RSKM
 88. Unconstrained Paths
 89. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                   ;
+--------------------+----------------------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition ;
; Revision Name      ; test2021                                                       ;
; Device Family      ; Cyclone III                                                    ;
; Device Name        ; EP3C16Q240C8                                                   ;
; Timing Models      ; Final                                                          ;
; Delay Model        ; Combined                                                       ;
; Rise/Fall Delays   ; Enabled                                                        ;
+--------------------+----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                       ;
+---------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------+
; Clock Name    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets           ;
+---------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------+
; ALU_A_latch   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ALU_A_latch }   ;
; ALU_Z_latch   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ALU_Z_latch }   ;
; CP            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CP }            ;
; shiyan03_gate ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { shiyan03_gate } ;
+---------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 128.19 MHz ; 128.19 MHz      ; CP         ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow 1200mV 85C Model Setup Summary  ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; CP          ; -6.801 ; -247.828      ;
; ALU_Z_latch ; -6.172 ; -46.350       ;
; ALU_A_latch ; -3.078 ; -21.768       ;
+-------------+--------+---------------+


+-------------------------------------+
; Slow 1200mV 85C Model Hold Summary  ;
+-------------+-------+---------------+
; Clock       ; Slack ; End Point TNS ;
+-------------+-------+---------------+
; CP          ; 0.667 ; 0.000         ;
; ALU_A_latch ; 1.279 ; 0.000         ;
; ALU_Z_latch ; 1.742 ; 0.000         ;
+-------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------+--------+--------------------------+
; Clock         ; Slack  ; End Point TNS            ;
+---------------+--------+--------------------------+
; CP            ; -3.201 ; -75.284                  ;
; ALU_A_latch   ; -3.000 ; -3.000                   ;
; ALU_Z_latch   ; -3.000 ; -3.000                   ;
; shiyan03_gate ; -3.000 ; -3.000                   ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CP'                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                                                                                                                        ; Launch Clock  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------+------------+------------+
; -6.801 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                                ; CP            ; CP          ; 1.000        ; -0.477     ; 7.325      ;
; -6.763 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                                ; CP            ; CP          ; 1.000        ; -0.477     ; 7.287      ;
; -6.711 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                                ; CP            ; CP          ; 1.000        ; -0.477     ; 7.235      ;
; -6.693 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                                ; CP            ; CP          ; 1.000        ; -0.477     ; 7.217      ;
; -6.620 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                                ; CP            ; CP          ; 1.000        ; -0.477     ; 7.144      ;
; -6.590 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                                ; CP            ; CP          ; 1.000        ; -0.501     ; 7.090      ;
; -6.589 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                                ; CP            ; CP          ; 1.000        ; -0.501     ; 7.089      ;
; -6.555 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                                ; CP            ; CP          ; 1.000        ; -0.477     ; 7.079      ;
; -6.504 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                                ; CP            ; CP          ; 1.000        ; -0.477     ; 7.028      ;
; -6.488 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                                ; CP            ; CP          ; 1.000        ; -0.477     ; 7.012      ;
; -6.486 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                                ; CP            ; CP          ; 1.000        ; -0.477     ; 7.010      ;
; -6.441 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                                ; CP            ; CP          ; 1.000        ; -0.488     ; 6.954      ;
; -6.441 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                                ; CP            ; CP          ; 1.000        ; -0.488     ; 6.954      ;
; -6.440 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ; CP            ; CP          ; 1.000        ; -0.477     ; 6.964      ;
; -6.401 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                                ; CP            ; CP          ; 1.000        ; -0.477     ; 6.925      ;
; -6.389 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                                ; CP            ; CP          ; 1.000        ; -0.477     ; 6.913      ;
; -6.360 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                                ; CP            ; CP          ; 1.000        ; -0.477     ; 6.884      ;
; -6.319 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                                ; CP            ; CP          ; 1.000        ; -0.488     ; 6.832      ;
; -6.281 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                                ; CP            ; CP          ; 1.000        ; -0.501     ; 6.781      ;
; -6.280 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                                ; CP            ; CP          ; 1.000        ; -0.501     ; 6.780      ;
; -6.278 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ; CP            ; CP          ; 1.000        ; -0.477     ; 6.802      ;
; -6.198 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                                ; CP            ; CP          ; 1.000        ; -0.488     ; 6.711      ;
; -6.109 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                                ; CP            ; CP          ; 1.000        ; -0.477     ; 6.633      ;
; -6.106 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                                ; CP            ; CP          ; 1.000        ; -0.501     ; 6.606      ;
; -6.105 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                                ; CP            ; CP          ; 1.000        ; -0.501     ; 6.605      ;
; -6.091 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                                ; CP            ; CP          ; 1.000        ; -0.501     ; 6.591      ;
; -6.089 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                                ; CP            ; CP          ; 1.000        ; -0.501     ; 6.589      ;
; -6.077 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                                ; CP            ; CP          ; 1.000        ; -0.477     ; 6.601      ;
; -6.031 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                                ; CP            ; CP          ; 1.000        ; -0.488     ; 6.544      ;
; -6.027 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                                ; CP            ; CP          ; 1.000        ; -0.488     ; 6.540      ;
; -5.952 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                                ; CP            ; CP          ; 1.000        ; -0.488     ; 6.465      ;
; -5.952 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                                ; CP            ; CP          ; 1.000        ; -0.488     ; 6.465      ;
; -5.892 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                                ; CP            ; CP          ; 1.000        ; -0.488     ; 6.405      ;
; -5.863 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                                ; CP            ; CP          ; 1.000        ; -0.489     ; 6.375      ;
; -5.861 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                                ; CP            ; CP          ; 1.000        ; -0.489     ; 6.373      ;
; -5.857 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                                ; CP            ; CP          ; 1.000        ; -0.501     ; 6.357      ;
; -5.856 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                                ; CP            ; CP          ; 1.000        ; -0.501     ; 6.356      ;
; -5.854 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                                ; CP            ; CP          ; 1.000        ; -0.488     ; 6.367      ;
; -5.851 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                                ; CP            ; CP          ; 1.000        ; -0.488     ; 6.364      ;
; -5.851 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                                ; CP            ; CP          ; 1.000        ; -0.488     ; 6.364      ;
; -5.832 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                                ; CP            ; CP          ; 1.000        ; -0.501     ; 6.332      ;
; -5.831 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                                ; CP            ; CP          ; 1.000        ; -0.488     ; 6.344      ;
; -5.831 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                                ; CP            ; CP          ; 1.000        ; -0.488     ; 6.344      ;
; -5.830 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                                ; CP            ; CP          ; 1.000        ; -0.501     ; 6.330      ;
; -5.769 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                                ; CP            ; CP          ; 1.000        ; -0.488     ; 6.282      ;
; -5.766 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; CP            ; CP          ; 1.000        ; -0.489     ; 6.278      ;
; -5.731 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                                ; CP            ; CP          ; 1.000        ; -0.488     ; 6.244      ;
; -5.720 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                                ; CP            ; CP          ; 1.000        ; -0.488     ; 6.233      ;
; -5.716 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                                ; CP            ; CP          ; 1.000        ; -0.488     ; 6.229      ;
; -5.684 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                ; CP            ; CP          ; 1.000        ; -0.489     ; 6.196      ;
; -5.637 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; CP            ; CP          ; 1.000        ; -0.489     ; 6.149      ;
; -5.608 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                                ; CP            ; CP          ; 1.000        ; -0.488     ; 6.121      ;
; -5.516 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; CP            ; CP          ; 1.000        ; -0.489     ; 6.028      ;
; -5.507 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; CP            ; CP          ; 1.000        ; -0.488     ; 6.020      ;
; -5.498 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                                 ; CP            ; CP          ; 1.000        ; -0.488     ; 6.011      ;
; -5.466 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                                ; CP            ; CP          ; 1.000        ; -0.488     ; 5.979      ;
; -5.451 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                                ; CP            ; CP          ; 1.000        ; -0.488     ; 5.964      ;
; -5.439 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; CP            ; CP          ; 1.000        ; -0.488     ; 5.952      ;
; -5.410 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; CP            ; CP          ; 1.000        ; -0.488     ; 5.923      ;
; -5.375 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                                ; CP            ; CP          ; 1.000        ; -0.489     ; 5.887      ;
; -5.373 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                ; CP            ; CP          ; 1.000        ; -0.489     ; 5.885      ;
; -5.337 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                                 ; CP            ; CP          ; 1.000        ; -0.488     ; 5.850      ;
; -5.306 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                                ; CP            ; CP          ; 1.000        ; -0.489     ; 5.818      ;
; -5.304 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                                ; CP            ; CP          ; 1.000        ; -0.489     ; 5.816      ;
; -5.297 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                                ; CP            ; CP          ; 1.000        ; -0.488     ; 5.810      ;
; -5.258 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; CP            ; CP          ; 1.000        ; -0.488     ; 5.771      ;
; -5.217 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                                ; CP            ; CP          ; 1.000        ; -0.488     ; 5.730      ;
; -5.192 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                                ; CP            ; CP          ; 1.000        ; -0.488     ; 5.705      ;
; -5.177 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                ; CP            ; CP          ; 1.000        ; -0.489     ; 5.689      ;
; -5.176 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; CP            ; CP          ; 1.000        ; -0.489     ; 5.688      ;
; -5.151 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; CP            ; CP          ; 1.000        ; -0.488     ; 5.664      ;
; -5.066 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                                ; CP            ; CP          ; 1.000        ; -0.489     ; 5.578      ;
; -4.932 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; CP            ; CP          ; 1.000        ; -0.489     ; 5.444      ;
; -4.882 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; CP            ; CP          ; 1.000        ; -0.488     ; 5.395      ;
; -4.859 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                                 ; CP            ; CP          ; 1.000        ; -0.489     ; 5.371      ;
; -4.662 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                ; CP            ; CP          ; 1.000        ; -0.488     ; 5.175      ;
; -4.623 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; CP            ; CP          ; 1.000        ; -0.489     ; 5.135      ;
; -4.587 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                ; CP            ; CP          ; 1.000        ; -0.489     ; 5.099      ;
; -4.548 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                                 ; CP            ; CP          ; 1.000        ; -0.489     ; 5.060      ;
; -4.501 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                ; CP            ; CP          ; 1.000        ; -0.488     ; 5.014      ;
; -2.940 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                                ; shiyan03_gate ; CP          ; 0.500        ; -0.225     ; 3.196      ;
; -2.939 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                                ; shiyan03_gate ; CP          ; 0.500        ; -0.225     ; 3.195      ;
; -2.828 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                                ; shiyan03_gate ; CP          ; 0.500        ; -0.212     ; 3.097      ;
; -2.804 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                                ; shiyan03_gate ; CP          ; 0.500        ; -0.201     ; 3.084      ;
; -2.783 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                                ; shiyan03_gate ; CP          ; 0.500        ; -0.201     ; 3.063      ;
; -2.761 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                                ; shiyan03_gate ; CP          ; 0.500        ; -0.201     ; 3.041      ;
; -2.722 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                                ; shiyan03_gate ; CP          ; 0.500        ; -0.201     ; 3.002      ;
; -2.707 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                                ; shiyan03_gate ; CP          ; 0.500        ; -0.201     ; 2.987      ;
; -2.691 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ; shiyan03_gate ; CP          ; 0.500        ; -0.201     ; 2.971      ;
; -2.637 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                                ; shiyan03_gate ; CP          ; 0.500        ; -0.201     ; 2.917      ;
; -2.628 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg       ; shiyan03_gate ; CP          ; 0.500        ; 0.198      ; 3.354      ;
; -2.628 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_address_reg0 ; shiyan03_gate ; CP          ; 0.500        ; 0.198      ; 3.354      ;
; -2.627 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_datain_reg0  ; shiyan03_gate ; CP          ; 0.500        ; 0.205      ; 3.360      ;
; -2.606 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                                ; shiyan03_gate ; CP          ; 0.500        ; -0.201     ; 2.886      ;
; -2.461 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                                ; shiyan03_gate ; CP          ; 0.500        ; -0.212     ; 2.730      ;
; -2.461 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                                ; shiyan03_gate ; CP          ; 0.500        ; -0.212     ; 2.730      ;
; -2.457 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                                ; shiyan03_gate ; CP          ; 0.500        ; -0.212     ; 2.726      ;
; -2.453 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                                ; shiyan03_gate ; CP          ; 0.500        ; -0.212     ; 2.722      ;
; -2.292 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[7]                                                     ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0   ; shiyan03_gate ; CP          ; 0.500        ; 0.198      ; 3.018      ;
; -2.258 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[7]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg       ; shiyan03_gate ; CP          ; 0.500        ; 0.198      ; 2.984      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ALU_Z_latch'                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.172 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.008      ; 5.517      ;
; -6.137 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.038      ; 5.502      ;
; -6.121 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.008      ; 5.466      ;
; -6.118 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.038      ; 5.483      ;
; -6.020 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.038      ; 5.385      ;
; -6.011 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.008      ; 5.356      ;
; -6.008 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.008      ; 5.353      ;
; -5.981 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.038      ; 5.346      ;
; -5.980 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.038      ; 5.345      ;
; -5.972 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.008      ; 5.317      ;
; -5.970 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.008      ; 5.315      ;
; -5.934 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.038      ; 5.299      ;
; -5.932 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.008      ; 5.277      ;
; -5.906 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.038      ; 5.271      ;
; -5.842 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.038      ; 5.207      ;
; -5.833 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.008      ; 5.178      ;
; -5.830 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_Z_latch ; 0.500        ; -0.137     ; 5.192      ;
; -5.826 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; 0.500        ; 0.039      ; 5.194      ;
; -5.809 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_Z_latch ; 0.500        ; -0.169     ; 5.128      ;
; -5.805 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.038      ; 5.170      ;
; -5.800 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.008      ; 5.145      ;
; -5.800 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.038      ; 5.165      ;
; -5.796 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.008      ; 5.141      ;
; -5.791 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_Z_latch ; 0.500        ; -0.137     ; 5.153      ;
; -5.787 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; 0.500        ; 0.039      ; 5.155      ;
; -5.771 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_Z_latch ; 0.500        ; -0.169     ; 5.090      ;
; -5.770 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.038      ; 5.135      ;
; -5.761 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.008      ; 5.106      ;
; -5.717 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; 0.500        ; -0.137     ; 5.066      ;
; -5.712 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; 0.500        ; 0.039      ; 5.080      ;
; -5.700 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.026      ; 5.063      ;
; -5.695 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.008      ; 5.040      ;
; -5.681 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.038      ; 5.046      ;
; -5.676 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.008      ; 5.021      ;
; -5.656 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.026      ; 5.019      ;
; -5.650 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.038      ; 5.015      ;
; -5.649 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.026      ; 5.012      ;
; -5.648 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; 0.500        ; 0.039      ; 5.016      ;
; -5.637 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.026      ; 5.000      ;
; -5.615 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.038      ; 4.980      ;
; -5.611 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; 0.500        ; 0.039      ; 4.979      ;
; -5.607 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; 0.500        ; -0.137     ; 4.956      ;
; -5.606 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; 0.500        ; 0.039      ; 4.974      ;
; -5.604 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; 0.500        ; -0.137     ; 4.953      ;
; -5.602 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.008      ; 4.947      ;
; -5.580 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_Z_latch ; 0.500        ; -0.137     ; 4.942      ;
; -5.576 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; 0.500        ; 0.039      ; 4.944      ;
; -5.568 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; 0.500        ; -0.137     ; 4.917      ;
; -5.566 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; 0.500        ; -0.137     ; 4.915      ;
; -5.539 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.026      ; 4.902      ;
; -5.536 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.026      ; 4.899      ;
; -5.528 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; 0.500        ; -0.137     ; 4.877      ;
; -5.520 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.038      ; 4.885      ;
; -5.500 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.026      ; 4.863      ;
; -5.498 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.026      ; 4.861      ;
; -5.495 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_Z_latch ; 0.500        ; -0.137     ; 4.857      ;
; -5.492 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.008      ; 4.837      ;
; -5.487 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; 0.500        ; 0.039      ; 4.855      ;
; -5.464 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.021      ; 4.822      ;
; -5.460 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.026      ; 4.823      ;
; -5.460 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_Z_latch ; 0.500        ; -0.137     ; 4.822      ;
; -5.456 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; 0.500        ; 0.039      ; 4.824      ;
; -5.453 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.026      ; 4.816      ;
; -5.412 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_Z_latch ; 0.500        ; -0.169     ; 4.731      ;
; -5.410 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.038      ; 4.775      ;
; -5.397 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.021      ; 4.755      ;
; -5.373 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_Z_latch ; 0.500        ; -0.169     ; 4.692      ;
; -5.361 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.026      ; 4.724      ;
; -5.357 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; 0.500        ; -0.137     ; 4.706      ;
; -5.354 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.038      ; 4.719      ;
; -5.345 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.008      ; 4.690      ;
; -5.328 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.026      ; 4.691      ;
; -5.324 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.026      ; 4.687      ;
; -5.289 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.026      ; 4.652      ;
; -5.279 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; 0.500        ; 0.039      ; 4.647      ;
; -5.260 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.051      ; 4.638      ;
; -5.251 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.021      ; 4.609      ;
; -5.249 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.051      ; 4.627      ;
; -5.249 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.026      ; 4.612      ;
; -5.243 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.026      ; 4.606      ;
; -5.236 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_Z_latch ; 0.500        ; -0.156     ; 4.568      ;
; -5.233 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_Z_latch ; 0.500        ; -0.137     ; 4.595      ;
; -5.217 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.038      ; 4.582      ;
; -5.205 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.026      ; 4.568      ;
; -5.188 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.008      ; 4.533      ;
; -5.164 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_Z_latch ; 0.500        ; -0.137     ; 4.526      ;
; -5.162 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_Z_latch ; 0.500        ; -0.169     ; 4.481      ;
; -5.160 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; 0.500        ; 0.039      ; 4.528      ;
; -5.159 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0] ; CP           ; ALU_Z_latch ; 0.500        ; -0.171     ; 4.667      ;
; -5.144 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.038      ; 4.509      ;
; -5.130 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.026      ; 4.493      ;
; -5.127 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_Z_latch ; 0.500        ; -0.137     ; 4.489      ;
; -5.121 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0] ; CP           ; ALU_Z_latch ; 0.500        ; -0.171     ; 4.629      ;
; -5.108 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.051      ; 4.486      ;
; -5.078 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.008      ; 4.423      ;
; -5.066 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; 0.500        ; 0.052      ; 4.447      ;
; -5.060 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; 0.500        ; -0.124     ; 4.422      ;
; -5.055 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; 0.500        ; 0.052      ; 4.436      ;
; -5.050 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.021      ; 4.408      ;
; -5.039 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.026      ; 4.402      ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ALU_A_latch'                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.078 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_A_latch ; 0.500        ; 0.042      ; 2.434      ;
; -2.883 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_A_latch ; 0.500        ; 0.053      ; 2.239      ;
; -2.860 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_A_latch ; 0.500        ; 0.042      ; 2.216      ;
; -2.819 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_A_latch ; 0.500        ; 0.032      ; 2.165      ;
; -2.800 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0] ; CP           ; ALU_A_latch ; 0.500        ; 0.042      ; 2.145      ;
; -2.779 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_A_latch ; 0.500        ; 0.052      ; 2.154      ;
; -2.754 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0] ; CP           ; ALU_A_latch ; 0.500        ; 0.042      ; 2.099      ;
; -2.751 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_A_latch ; 0.500        ; 0.053      ; 2.107      ;
; -2.732 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_A_latch ; 0.500        ; 0.052      ; 2.107      ;
; -2.487 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_A_latch ; 0.500        ; 0.032      ; 1.822      ;
; -2.483 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_A_latch ; 0.500        ; 0.041      ; 1.840      ;
; -2.439 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_A_latch ; 0.500        ; 0.034      ; 1.798      ;
; -2.424 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_A_latch ; 0.500        ; 0.032      ; 1.770      ;
; -2.421 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_A_latch ; 0.500        ; 0.032      ; 1.756      ;
; -2.417 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_A_latch ; 0.500        ; 0.041      ; 1.774      ;
; -2.391 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_A_latch ; 0.500        ; 0.034      ; 1.750      ;
; -2.252 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_A_latch ; 0.500        ; 0.032      ; 1.587      ;
; -2.249 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_A_latch ; 0.500        ; 0.032      ; 1.595      ;
; -2.236 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_A_latch ; 0.500        ; 0.034      ; 1.595      ;
; -2.235 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_A_latch ; 0.500        ; 0.041      ; 1.590      ;
; -2.233 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_A_latch ; 0.500        ; 0.041      ; 1.590      ;
; -2.227 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0] ; CP           ; ALU_A_latch ; 0.500        ; 0.055      ; 1.585      ;
; -2.226 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_A_latch ; 0.500        ; 0.066      ; 1.595      ;
; -2.197 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_A_latch ; 0.500        ; 0.065      ; 1.585      ;
; -1.836 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_A_latch ; 0.500        ; 0.032      ; 1.171      ;
; -1.835 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_A_latch ; 0.500        ; 0.032      ; 1.181      ;
; -1.827 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[7] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_A_latch ; 0.500        ; 0.041      ; 1.182      ;
; -1.822 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_A_latch ; 0.500        ; 0.034      ; 1.181      ;
; -1.817 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_A_latch ; 0.500        ; 0.041      ; 1.174      ;
; -1.813 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0] ; CP           ; ALU_A_latch ; 0.500        ; 0.055      ; 1.171      ;
; -1.812 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_A_latch ; 0.500        ; 0.066      ; 1.181      ;
; -1.783 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_A_latch ; 0.500        ; 0.065      ; 1.171      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CP'                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                    ; To Node                                                                                                                        ; Launch Clock  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------+------------+------------+
; 0.667 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ; CP            ; CP          ; 0.000        ; 0.080      ; 0.979      ;
; 0.742 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                                ; CP            ; CP          ; 0.000        ; 0.080      ; 1.054      ;
; 0.745 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                                ; CP            ; CP          ; 0.000        ; 0.080      ; 1.057      ;
; 0.745 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                                ; CP            ; CP          ; 0.000        ; 0.080      ; 1.057      ;
; 0.746 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                                ; CP            ; CP          ; 0.000        ; 0.080      ; 1.058      ;
; 0.747 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                                ; CP            ; CP          ; 0.000        ; 0.080      ; 1.059      ;
; 0.928 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[4]                                                     ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0   ; shiyan03_gate ; CP          ; -0.500       ; 0.337      ; 1.059      ;
; 0.936 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[4]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_address_reg0 ; shiyan03_gate ; CP          ; -0.500       ; 0.337      ; 1.067      ;
; 0.937 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]                                                     ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0   ; shiyan03_gate ; CP          ; -0.500       ; 0.337      ; 1.068      ;
; 0.941 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                                ; CP            ; CP          ; 0.000        ; 0.080      ; 1.253      ;
; 0.981 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[5]                                                     ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0   ; shiyan03_gate ; CP          ; -0.500       ; 0.383      ; 1.158      ;
; 0.984 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_address_reg0 ; shiyan03_gate ; CP          ; -0.500       ; 0.340      ; 1.118      ;
; 0.990 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_address_reg0 ; shiyan03_gate ; CP          ; -0.500       ; 0.340      ; 1.124      ;
; 0.993 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]                                                     ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0   ; shiyan03_gate ; CP          ; -0.500       ; 0.340      ; 1.127      ;
; 0.999 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]                                                     ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0   ; shiyan03_gate ; CP          ; -0.500       ; 0.339      ; 1.132      ;
; 1.036 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                                                     ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0   ; shiyan03_gate ; CP          ; -0.500       ; 0.340      ; 1.170      ;
; 1.040 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_address_reg0 ; shiyan03_gate ; CP          ; -0.500       ; 0.339      ; 1.173      ;
; 1.090 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_address_reg0 ; shiyan03_gate ; CP          ; -0.500       ; 0.337      ; 1.221      ;
; 1.097 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                                ; CP            ; CP          ; 0.000        ; 0.080      ; 1.409      ;
; 1.099 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                                ; CP            ; CP          ; 0.000        ; 0.080      ; 1.411      ;
; 1.106 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                                ; CP            ; CP          ; 0.000        ; 0.080      ; 1.418      ;
; 1.107 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ; CP            ; CP          ; 0.000        ; 0.080      ; 1.419      ;
; 1.108 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                                ; CP            ; CP          ; 0.000        ; 0.080      ; 1.420      ;
; 1.115 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                                ; CP            ; CP          ; 0.000        ; 0.080      ; 1.427      ;
; 1.117 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                                ; CP            ; CP          ; 0.000        ; 0.080      ; 1.429      ;
; 1.228 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                                ; CP            ; CP          ; 0.000        ; 0.080      ; 1.540      ;
; 1.230 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ; CP            ; CP          ; 0.000        ; 0.080      ; 1.542      ;
; 1.237 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                                ; CP            ; CP          ; 0.000        ; 0.080      ; 1.549      ;
; 1.246 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                                ; CP            ; CP          ; 0.000        ; 0.080      ; 1.558      ;
; 1.248 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ; CP            ; CP          ; 0.000        ; 0.080      ; 1.560      ;
; 1.255 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                                ; CP            ; CP          ; 0.000        ; 0.080      ; 1.567      ;
; 1.269 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                                ; CP            ; CP          ; 0.000        ; 0.080      ; 1.581      ;
; 1.279 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                                ; CP            ; CP          ; 0.000        ; 0.080      ; 1.591      ;
; 1.294 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                                ; CP            ; CP          ; 0.000        ; 0.080      ; 1.606      ;
; 1.299 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[5]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_address_reg0 ; shiyan03_gate ; CP          ; -0.500       ; 0.383      ; 1.476      ;
; 1.324 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.020     ; 1.056      ;
; 1.363 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.021     ; 1.094      ;
; 1.368 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                                ; CP            ; CP          ; 0.000        ; 0.080      ; 1.680      ;
; 1.377 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                                ; CP            ; CP          ; 0.000        ; 0.080      ; 1.689      ;
; 1.386 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ; CP            ; CP          ; 0.000        ; 0.080      ; 1.698      ;
; 1.419 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                                ; CP            ; CP          ; 0.000        ; 0.080      ; 1.731      ;
; 1.434 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                                ; CP            ; CP          ; 0.000        ; 0.080      ; 1.746      ;
; 1.508 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ; CP            ; CP          ; 0.000        ; 0.080      ; 1.820      ;
; 1.559 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                                ; CP            ; CP          ; 0.000        ; 0.080      ; 1.871      ;
; 1.574 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                                ; CP            ; CP          ; 0.000        ; 0.080      ; 1.886      ;
; 1.624 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                                ; CP            ; CP          ; 0.000        ; 0.080      ; 1.936      ;
; 1.682 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                                ; CP            ; CP          ; 0.000        ; 0.080      ; 1.994      ;
; 1.683 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; shiyan03_gate ; CP          ; -0.500       ; -0.021     ; 1.414      ;
; 1.688 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                                 ; shiyan03_gate ; CP          ; -0.500       ; -0.021     ; 1.419      ;
; 1.699 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ; CP            ; CP          ; 0.000        ; 0.080      ; 2.011      ;
; 1.732 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; shiyan03_gate ; CP          ; -0.500       ; -0.021     ; 1.463      ;
; 1.764 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                                ; CP            ; CP          ; 0.000        ; 0.080      ; 2.076      ;
; 1.822 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ; CP            ; CP          ; 0.000        ; 0.080      ; 2.134      ;
; 1.859 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.021     ; 1.590      ;
; 1.861 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; shiyan03_gate ; CP          ; -0.500       ; -0.021     ; 1.592      ;
; 1.917 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; shiyan03_gate ; CP          ; -0.500       ; -0.021     ; 1.648      ;
; 1.920 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.021     ; 1.651      ;
; 1.943 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; shiyan03_gate ; CP          ; -0.500       ; -0.021     ; 1.674      ;
; 2.075 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0   ; shiyan03_gate ; CP          ; -0.500       ; 0.388      ; 2.257      ;
; 2.108 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.021     ; 1.839      ;
; 2.122 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                                 ; shiyan03_gate ; CP          ; -0.500       ; -0.021     ; 1.853      ;
; 2.128 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.021     ; 1.859      ;
; 2.146 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.021     ; 1.877      ;
; 2.150 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.021     ; 1.881      ;
; 2.298 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[7]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_datain_reg0  ; shiyan03_gate ; CP          ; -0.500       ; 0.394      ; 2.486      ;
; 2.301 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[7]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg       ; shiyan03_gate ; CP          ; -0.500       ; 0.387      ; 2.482      ;
; 2.301 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[7]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_address_reg0 ; shiyan03_gate ; CP          ; -0.500       ; 0.387      ; 2.482      ;
; 2.350 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[7]                                                     ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0   ; shiyan03_gate ; CP          ; -0.500       ; 0.387      ; 2.531      ;
; 2.370 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.020     ; 2.102      ;
; 2.425 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.034     ; 2.143      ;
; 2.425 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.034     ; 2.143      ;
; 2.459 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.034     ; 2.177      ;
; 2.459 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.034     ; 2.177      ;
; 2.477 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.021     ; 2.208      ;
; 2.478 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.021     ; 2.209      ;
; 2.512 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.021     ; 2.243      ;
; 2.513 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.021     ; 2.244      ;
; 2.529 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; shiyan03_gate ; CP          ; -0.500       ; -0.021     ; 2.260      ;
; 2.676 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_datain_reg0  ; shiyan03_gate ; CP          ; -0.500       ; 0.395      ; 2.865      ;
; 2.679 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg       ; shiyan03_gate ; CP          ; -0.500       ; 0.388      ; 2.861      ;
; 2.679 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_address_reg0 ; shiyan03_gate ; CP          ; -0.500       ; 0.388      ; 2.861      ;
; 2.785 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.021     ; 2.516      ;
; 2.789 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.021     ; 2.520      ;
; 2.795 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.021     ; 2.526      ;
; 2.795 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.021     ; 2.526      ;
; 2.838 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                                ; shiyan03_gate ; CP          ; -0.500       ; -0.009     ; 2.581      ;
; 2.860 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                                ; shiyan03_gate ; CP          ; -0.500       ; -0.009     ; 2.603      ;
; 2.895 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                                ; shiyan03_gate ; CP          ; -0.500       ; -0.009     ; 2.638      ;
; 2.916 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ; shiyan03_gate ; CP          ; -0.500       ; -0.009     ; 2.659      ;
; 2.955 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                                ; shiyan03_gate ; CP          ; -0.500       ; -0.009     ; 2.698      ;
; 2.980 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                                ; shiyan03_gate ; CP          ; -0.500       ; -0.009     ; 2.723      ;
; 3.017 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                                ; shiyan03_gate ; CP          ; -0.500       ; -0.009     ; 2.760      ;
; 3.060 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                                ; shiyan03_gate ; CP          ; -0.500       ; -0.009     ; 2.803      ;
; 3.075 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.021     ; 2.806      ;
; 3.205 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.034     ; 2.923      ;
; 3.205 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.034     ; 2.923      ;
; 4.736 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                ; CP            ; CP          ; 0.000        ; -0.330     ; 4.638      ;
; 4.837 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                                 ; CP            ; CP          ; 0.000        ; -0.331     ; 4.738      ;
; 4.851 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                ; CP            ; CP          ; 0.000        ; -0.331     ; 4.752      ;
; 4.886 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; CP            ; CP          ; 0.000        ; -0.331     ; 4.787      ;
+-------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ALU_A_latch'                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.279 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_A_latch ; -0.500       ; 0.257      ; 1.076      ;
; 1.291 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0] ; CP           ; ALU_A_latch ; -0.500       ; 0.246      ; 1.077      ;
; 1.295 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_A_latch ; -0.500       ; 0.257      ; 1.092      ;
; 1.307 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_A_latch ; -0.500       ; 0.233      ; 1.080      ;
; 1.315 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_A_latch ; -0.500       ; 0.222      ; 1.077      ;
; 1.318 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[7] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_A_latch ; -0.500       ; 0.233      ; 1.091      ;
; 1.324 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_A_latch ; -0.500       ; 0.224      ; 1.088      ;
; 1.327 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_A_latch ; -0.500       ; 0.222      ; 1.089      ;
; 1.658 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_A_latch ; -0.500       ; 0.257      ; 1.455      ;
; 1.667 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_A_latch ; -0.500       ; 0.233      ; 1.440      ;
; 1.669 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0] ; CP           ; ALU_A_latch ; -0.500       ; 0.246      ; 1.455      ;
; 1.673 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_A_latch ; -0.500       ; 0.257      ; 1.470      ;
; 1.686 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_A_latch ; -0.500       ; 0.233      ; 1.459      ;
; 1.695 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_A_latch ; -0.500       ; 0.222      ; 1.457      ;
; 1.702 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_A_latch ; -0.500       ; 0.224      ; 1.466      ;
; 1.705 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_A_latch ; -0.500       ; 0.222      ; 1.467      ;
; 1.873 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_A_latch ; -0.500       ; 0.225      ; 1.638      ;
; 1.898 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_A_latch ; -0.500       ; 0.223      ; 1.661      ;
; 1.906 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_A_latch ; -0.500       ; 0.232      ; 1.678      ;
; 1.911 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_A_latch ; -0.500       ; 0.223      ; 1.674      ;
; 1.923 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_A_latch ; -0.500       ; 0.225      ; 1.688      ;
; 1.941 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_A_latch ; -0.500       ; 0.223      ; 1.704      ;
; 1.949 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_A_latch ; -0.500       ; 0.232      ; 1.721      ;
; 2.185 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_A_latch ; -0.500       ; 0.244      ; 1.969      ;
; 2.191 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_A_latch ; -0.500       ; 0.233      ; 1.964      ;
; 2.199 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0] ; CP           ; ALU_A_latch ; -0.500       ; 0.234      ; 1.973      ;
; 2.204 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_A_latch ; -0.500       ; 0.244      ; 1.988      ;
; 2.209 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_A_latch ; -0.500       ; 0.244      ; 1.993      ;
; 2.212 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0] ; CP           ; ALU_A_latch ; -0.500       ; 0.234      ; 1.986      ;
; 2.234 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_A_latch ; -0.500       ; 0.222      ; 1.996      ;
; 2.277 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_A_latch ; -0.500       ; 0.244      ; 2.061      ;
; 2.426 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_A_latch ; -0.500       ; 0.233      ; 2.199      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ALU_Z_latch'                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.742 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; -0.132     ; 1.650      ;
; 1.807 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.094      ; 1.941      ;
; 1.837 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; -0.110     ; 1.767      ;
; 2.064 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[7]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.070      ; 2.174      ;
; 2.111 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.060      ; 2.211      ;
; 2.133 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; -0.111     ; 2.062      ;
; 2.170 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[6]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.093      ; 2.303      ;
; 2.202 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.074      ; 2.316      ;
; 2.226 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[5]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.078      ; 2.344      ;
; 2.237 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.059      ; 2.336      ;
; 2.262 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[6]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.080      ; 2.382      ;
; 2.274 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[5]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.060      ; 2.374      ;
; 2.315 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.073      ; 2.428      ;
; 2.321 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.070      ; 2.431      ;
; 2.360 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.080      ; 2.480      ;
; 2.374 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.073      ; 2.487      ;
; 2.409 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.084      ; 2.533      ;
; 2.452 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; -0.111     ; 2.381      ;
; 2.476 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[5]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.091      ; 2.607      ;
; 2.477 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.042      ; 2.559      ;
; 2.487 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.072      ; 2.599      ;
; 2.492 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; -0.135     ; 2.397      ;
; 2.529 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.071      ; 2.640      ;
; 2.536 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; -0.100     ; 2.476      ;
; 2.574 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; -0.500       ; 0.230      ; 2.344      ;
; 2.581 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.083      ; 2.704      ;
; 2.603 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.041      ; 2.684      ;
; 2.607 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.085      ; 2.732      ;
; 2.610 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.093      ; 2.743      ;
; 2.614 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; -0.100     ; 2.554      ;
; 2.687 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.052      ; 2.779      ;
; 2.726 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.062      ; 2.828      ;
; 2.737 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; -0.133     ; 2.644      ;
; 2.744 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; -0.099     ; 2.685      ;
; 2.779 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.084      ; 2.903      ;
; 2.812 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; -0.099     ; 2.753      ;
; 2.895 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.053      ; 2.988      ;
; 2.952 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; -0.500       ; 0.230      ; 2.722      ;
; 3.096 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_Z_latch ; -0.500       ; 0.059      ; 2.695      ;
; 3.158 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; -0.500       ; 0.231      ; 2.929      ;
; 3.191 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[7] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.216      ; 2.947      ;
; 3.277 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; -0.500       ; 0.198      ; 3.015      ;
; 3.374 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; -0.500       ; 0.059      ; 2.973      ;
; 3.400 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_Z_latch ; -0.500       ; 0.014      ; 2.954      ;
; 3.474 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_Z_latch ; -0.500       ; 0.059      ; 3.073      ;
; 3.481 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; -0.500       ; 0.230      ; 3.251      ;
; 3.493 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.229      ; 3.262      ;
; 3.498 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0] ; CP           ; ALU_Z_latch ; -0.500       ; 0.024      ; 3.062      ;
; 3.517 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.216      ; 3.273      ;
; 3.524 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.229      ; 3.293      ;
; 3.571 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; -0.500       ; 0.243      ; 3.354      ;
; 3.582 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; -0.500       ; 0.229      ; 3.351      ;
; 3.616 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.229      ; 3.385      ;
; 3.622 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; -0.500       ; 0.243      ; 3.405      ;
; 3.630 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.216      ; 3.386      ;
; 3.655 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; -0.500       ; 0.198      ; 3.393      ;
; 3.694 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; -0.500       ; 0.243      ; 3.477      ;
; 3.739 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; -0.500       ; 0.059      ; 3.338      ;
; 3.743 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; -0.500       ; 0.242      ; 3.525      ;
; 3.750 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.216      ; 3.506      ;
; 3.753 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; -0.500       ; 0.059      ; 3.352      ;
; 3.779 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_Z_latch ; -0.500       ; 0.014      ; 3.333      ;
; 3.794 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; -0.500       ; 0.242      ; 3.576      ;
; 3.827 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_Z_latch ; -0.500       ; 0.059      ; 3.426      ;
; 3.831 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; -0.500       ; 0.059      ; 3.430      ;
; 3.852 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; -0.500       ; 0.199      ; 3.591      ;
; 3.859 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; -0.500       ; 0.211      ; 3.610      ;
; 3.866 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; -0.500       ; 0.242      ; 3.648      ;
; 3.872 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.229      ; 3.641      ;
; 3.876 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0] ; CP           ; ALU_Z_latch ; -0.500       ; 0.024      ; 3.440      ;
; 3.876 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; -0.500       ; 0.199      ; 3.615      ;
; 3.890 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; -0.500       ; 0.211      ; 3.641      ;
; 3.902 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.229      ; 3.671      ;
; 3.940 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_Z_latch ; -0.500       ; 0.026      ; 3.506      ;
; 3.950 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; -0.500       ; 0.243      ; 3.733      ;
; 3.952 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.217      ; 3.709      ;
; 3.962 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; -0.500       ; 0.229      ; 3.731      ;
; 3.982 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; -0.500       ; 0.211      ; 3.733      ;
; 3.994 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.229      ; 3.763      ;
; 3.999 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_Z_latch ; -0.500       ; 0.013      ; 3.552      ;
; 4.000 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; -0.500       ; 0.243      ; 3.783      ;
; 4.000 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; -0.500       ; 0.229      ; 3.769      ;
; 4.010 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_Z_latch ; -0.500       ; 0.046      ; 3.596      ;
; 4.010 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.216      ; 3.766      ;
; 4.030 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; -0.500       ; 0.231      ; 3.801      ;
; 4.042 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_Z_latch ; -0.500       ; 0.013      ; 3.595      ;
; 4.064 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.216      ; 3.820      ;
; 4.064 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.216      ; 3.820      ;
; 4.072 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; -0.500       ; 0.243      ; 3.855      ;
; 4.078 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_Z_latch ; -0.500       ; 0.046      ; 3.664      ;
; 4.116 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; -0.500       ; 0.198      ; 3.854      ;
; 4.117 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; -0.500       ; 0.059      ; 3.716      ;
; 4.122 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; -0.500       ; 0.242      ; 3.904      ;
; 4.128 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.216      ; 3.884      ;
; 4.155 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; -0.500       ; 0.230      ; 3.925      ;
; 4.167 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; -0.500       ; 0.047      ; 3.754      ;
; 4.172 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; -0.500       ; 0.242      ; 3.954      ;
; 4.202 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; -0.500       ; 0.230      ; 3.972      ;
; 4.203 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.217      ; 3.960      ;
; 4.205 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_Z_latch ; -0.500       ; 0.059      ; 3.804      ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CP'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CP    ; Rise       ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CP    ; Rise       ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CP    ; Rise       ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CP    ; Rise       ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CP    ; Rise       ; CP                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                                 ;
; 0.188  ; 0.423        ; 0.235          ; Low Pulse Width  ; CP    ; Rise       ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 0.190  ; 0.425        ; 0.235          ; Low Pulse Width  ; CP    ; Rise       ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.190  ; 0.425        ; 0.235          ; Low Pulse Width  ; CP    ; Rise       ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.192  ; 0.427        ; 0.235          ; Low Pulse Width  ; CP    ; Rise       ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                                ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                                ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                                ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                                ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                                ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                                ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                                ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                                 ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                                                 ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                                                 ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                                 ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                                ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                                ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                                ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                                ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                                ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                                ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                                ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                                ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                                ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                                ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                                ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                                ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                                ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                                ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                                ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                                ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                                ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                                ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                                ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                                ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                                ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                                 ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                                 ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]                                                                 ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                                 ;
; 0.319  ; 0.554        ; 0.235          ; High Pulse Width ; CP    ; Rise       ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.322  ; 0.557        ; 0.235          ; High Pulse Width ; CP    ; Rise       ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.322  ; 0.557        ; 0.235          ; High Pulse Width ; CP    ; Rise       ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.323  ; 0.558        ; 0.235          ; High Pulse Width ; CP    ; Rise       ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 0.329  ; 0.517        ; 0.188          ; Low Pulse Width  ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                                ;
; 0.329  ; 0.517        ; 0.188          ; Low Pulse Width  ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                                ;
; 0.329  ; 0.517        ; 0.188          ; Low Pulse Width  ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                                ;
; 0.329  ; 0.517        ; 0.188          ; Low Pulse Width  ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                                ;
; 0.329  ; 0.517        ; 0.188          ; Low Pulse Width  ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                                ;
; 0.329  ; 0.517        ; 0.188          ; Low Pulse Width  ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                                ;
; 0.329  ; 0.517        ; 0.188          ; Low Pulse Width  ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ALU_A_latch'                                                                                         ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; ALU_A_latch ; Rise       ; ALU_A_latch                                               ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Rise       ; ALU_A_latch~input|o                                       ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Rise       ; ALU_A_latch~inputclkctrl|inclk[0]                         ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Rise       ; ALU_A_latch~inputclkctrl|outclk                           ;
; 0.482  ; 0.482        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[4]|datac                ;
; 0.482  ; 0.482        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[5]|datac                ;
; 0.482  ; 0.482        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[6]|datac                ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1] ;
; 0.490  ; 0.490        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4] ;
; 0.490  ; 0.490        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[5] ;
; 0.490  ; 0.490        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[6] ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[7] ;
; 0.492  ; 0.492        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0] ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2] ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3] ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[2]|datac                ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[3]|datac                ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[1]|datac                ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[7]|datac                ;
; 0.499  ; 0.499        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[0]|datac                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Rise       ; ALU_A_latch~input|i                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Rise       ; ALU_A_latch~input|i                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[0]|datac                ;
; 0.501  ; 0.501        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[1]|datac                ;
; 0.502  ; 0.502        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[2]|datac                ;
; 0.502  ; 0.502        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[7]|datac                ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[3]|datac                ;
; 0.505  ; 0.505        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2] ;
; 0.505  ; 0.505        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3] ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0] ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1] ;
; 0.509  ; 0.509        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4] ;
; 0.509  ; 0.509        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[5] ;
; 0.509  ; 0.509        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[6] ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[7] ;
; 0.517  ; 0.517        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[4]|datac                ;
; 0.517  ; 0.517        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[5]|datac                ;
; 0.517  ; 0.517        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[6]|datac                ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Rise       ; ALU_A_latch~inputclkctrl|inclk[0]                         ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Rise       ; ALU_A_latch~inputclkctrl|outclk                           ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Rise       ; ALU_A_latch~input|o                                       ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ALU_Z_latch'                                                                                          ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; ALU_Z_latch ; Rise       ; ALU_Z_latch                                                ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Rise       ; ALU_Z_latch~input|o                                        ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0] ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Rise       ; ALU_Z_latch~inputclkctrl|inclk[0]                          ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Rise       ; ALU_Z_latch~inputclkctrl|outclk                            ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[4]|datac                ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[6]|datac                ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[7]|datac                ;
; 0.489  ; 0.489        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[5]|datac                ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ;
; 0.489  ; 0.489        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[2]|datad                ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[3]|datad                ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[0]|datad                ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[1]|datad                ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Rise       ; ALU_Z_latch~input|i                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Rise       ; ALU_Z_latch~input|i                                        ;
; 0.502  ; 0.502        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[0]|datad                ;
; 0.502  ; 0.502        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[1]|datad                ;
; 0.503  ; 0.503        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ;
; 0.507  ; 0.507        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[2]|datad                ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[3]|datad                ;
; 0.511  ; 0.511        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[5]|datac                ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[7]|datac                ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[4]|datac                ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[6]|datac                ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Rise       ; ALU_Z_latch~inputclkctrl|inclk[0]                          ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Rise       ; ALU_Z_latch~inputclkctrl|outclk                            ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0] ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Rise       ; ALU_Z_latch~input|o                                        ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'shiyan03_gate'                                                                                                        ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                                                                   ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; shiyan03_gate ; Rise       ; shiyan03_gate                                                            ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Rise       ; shiyan03_gate~input|o                                                    ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[0]|datac                         ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[1]|datac                         ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[2]|datac                         ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[3]|datac                         ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[4]|datac                         ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Rise       ; shiyan03_gate~inputclkctrl|inclk[0]                                      ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Rise       ; shiyan03_gate~inputclkctrl|outclk                                        ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[5]|datac                         ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[4] ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[7]|datac                         ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[6]|datac                         ;
; 0.495  ; 0.495        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6] ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[5] ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Rise       ; shiyan03_gate~input|i                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Rise       ; shiyan03_gate~input|i                                                    ;
; 0.502  ; 0.502        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[7] ;
; 0.503  ; 0.503        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[5] ;
; 0.503  ; 0.503        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6] ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[6]|datac                         ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[7]|datac                         ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[5]|datac                         ;
; 0.516  ; 0.516        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ;
; 0.516  ; 0.516        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ;
; 0.516  ; 0.516        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ;
; 0.516  ; 0.516        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ;
; 0.516  ; 0.516        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[4] ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Rise       ; shiyan03_gate~inputclkctrl|inclk[0]                                      ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Rise       ; shiyan03_gate~inputclkctrl|outclk                                        ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[0]|datac                         ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[1]|datac                         ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[2]|datac                         ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[3]|datac                         ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[4]|datac                         ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Rise       ; shiyan03_gate~input|o                                                    ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+-----------------+---------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+---------------+-------+-------+------------+-----------------+
; sel[*]          ; ALU_A_latch   ; 5.188 ; 5.382 ; Fall       ; ALU_A_latch     ;
;  sel[0]         ; ALU_A_latch   ; 5.188 ; 5.382 ; Fall       ; ALU_A_latch     ;
;  sel[1]         ; ALU_A_latch   ; 4.904 ; 5.128 ; Fall       ; ALU_A_latch     ;
; OP[*]           ; ALU_Z_latch   ; 7.422 ; 7.493 ; Fall       ; ALU_Z_latch     ;
;  OP[0]          ; ALU_Z_latch   ; 7.422 ; 7.487 ; Fall       ; ALU_Z_latch     ;
;  OP[1]          ; ALU_Z_latch   ; 7.258 ; 7.493 ; Fall       ; ALU_Z_latch     ;
; sel[*]          ; ALU_Z_latch   ; 8.277 ; 8.495 ; Fall       ; ALU_Z_latch     ;
;  sel[0]         ; ALU_Z_latch   ; 8.277 ; 8.495 ; Fall       ; ALU_Z_latch     ;
;  sel[1]         ; ALU_Z_latch   ; 7.986 ; 8.245 ; Fall       ; ALU_Z_latch     ;
; A[*]            ; CP            ; 4.778 ; 5.124 ; Rise       ; CP              ;
;  A[0]           ; CP            ; 4.242 ; 4.529 ; Rise       ; CP              ;
;  A[1]           ; CP            ; 4.778 ; 5.124 ; Rise       ; CP              ;
; BUS_input[*]    ; CP            ; 3.784 ; 3.776 ; Rise       ; CP              ;
;  BUS_input[0]   ; CP            ; 2.512 ; 2.640 ; Rise       ; CP              ;
;  BUS_input[1]   ; CP            ; 2.520 ; 2.631 ; Rise       ; CP              ;
;  BUS_input[2]   ; CP            ; 0.094 ; 0.146 ; Rise       ; CP              ;
;  BUS_input[3]   ; CP            ; 0.205 ; 0.268 ; Rise       ; CP              ;
;  BUS_input[4]   ; CP            ; 2.514 ; 2.712 ; Rise       ; CP              ;
;  BUS_input[5]   ; CP            ; 3.105 ; 3.122 ; Rise       ; CP              ;
;  BUS_input[6]   ; CP            ; 0.656 ; 0.646 ; Rise       ; CP              ;
;  BUS_input[7]   ; CP            ; 3.784 ; 3.776 ; Rise       ; CP              ;
; CLR             ; CP            ; 3.755 ; 3.956 ; Rise       ; CP              ;
; Load            ; CP            ; 4.653 ; 4.805 ; Rise       ; CP              ;
; ZF_input        ; CP            ; 3.561 ; 3.701 ; Rise       ; CP              ;
; input_bus       ; CP            ; 0.897 ; 1.212 ; Rise       ; CP              ;
; register_enable ; CP            ; 4.391 ; 4.379 ; Rise       ; CP              ;
; shiyan03_input  ; CP            ; 3.913 ; 4.295 ; Rise       ; CP              ;
; shiyan03_outout ; CP            ; 5.500 ; 5.744 ; Rise       ; CP              ;
; shiyan03_wren   ; CP            ; 1.758 ; 1.936 ; Rise       ; CP              ;
; BUS_input[*]    ; shiyan03_gate ; 4.719 ; 4.704 ; Fall       ; shiyan03_gate   ;
;  BUS_input[0]   ; shiyan03_gate ; 3.445 ; 3.650 ; Fall       ; shiyan03_gate   ;
;  BUS_input[1]   ; shiyan03_gate ; 3.443 ; 3.654 ; Fall       ; shiyan03_gate   ;
;  BUS_input[2]   ; shiyan03_gate ; 1.044 ; 1.195 ; Fall       ; shiyan03_gate   ;
;  BUS_input[3]   ; shiyan03_gate ; 1.089 ; 1.249 ; Fall       ; shiyan03_gate   ;
;  BUS_input[4]   ; shiyan03_gate ; 3.424 ; 3.700 ; Fall       ; shiyan03_gate   ;
;  BUS_input[5]   ; shiyan03_gate ; 4.719 ; 4.704 ; Fall       ; shiyan03_gate   ;
;  BUS_input[6]   ; shiyan03_gate ; 1.337 ; 1.504 ; Fall       ; shiyan03_gate   ;
;  BUS_input[7]   ; shiyan03_gate ; 4.048 ; 4.230 ; Fall       ; shiyan03_gate   ;
; input_bus       ; shiyan03_gate ; 2.479 ; 2.826 ; Fall       ; shiyan03_gate   ;
; shiyan03_input  ; shiyan03_gate ; 5.495 ; 5.909 ; Fall       ; shiyan03_gate   ;
+-----------------+---------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+-----------------+---------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port    ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+---------------+--------+--------+------------+-----------------+
; sel[*]          ; ALU_A_latch   ; -2.187 ; -2.385 ; Fall       ; ALU_A_latch     ;
;  sel[0]         ; ALU_A_latch   ; -2.187 ; -2.385 ; Fall       ; ALU_A_latch     ;
;  sel[1]         ; ALU_A_latch   ; -2.261 ; -2.454 ; Fall       ; ALU_A_latch     ;
; OP[*]           ; ALU_Z_latch   ; -2.480 ; -2.717 ; Fall       ; ALU_Z_latch     ;
;  OP[0]          ; ALU_Z_latch   ; -2.911 ; -3.129 ; Fall       ; ALU_Z_latch     ;
;  OP[1]          ; ALU_Z_latch   ; -2.480 ; -2.717 ; Fall       ; ALU_Z_latch     ;
; sel[*]          ; ALU_Z_latch   ; -3.643 ; -3.905 ; Fall       ; ALU_Z_latch     ;
;  sel[0]         ; ALU_Z_latch   ; -4.105 ; -4.265 ; Fall       ; ALU_Z_latch     ;
;  sel[1]         ; ALU_Z_latch   ; -3.643 ; -3.905 ; Fall       ; ALU_Z_latch     ;
; A[*]            ; CP            ; -2.874 ; -3.148 ; Rise       ; CP              ;
;  A[0]           ; CP            ; -2.874 ; -3.148 ; Rise       ; CP              ;
;  A[1]           ; CP            ; -3.368 ; -3.626 ; Rise       ; CP              ;
; BUS_input[*]    ; CP            ; 0.316  ; 0.274  ; Rise       ; CP              ;
;  BUS_input[0]   ; CP            ; -2.019 ; -2.138 ; Rise       ; CP              ;
;  BUS_input[1]   ; CP            ; -2.026 ; -2.130 ; Rise       ; CP              ;
;  BUS_input[2]   ; CP            ; 0.316  ; 0.274  ; Rise       ; CP              ;
;  BUS_input[3]   ; CP            ; 0.211  ; 0.158  ; Rise       ; CP              ;
;  BUS_input[4]   ; CP            ; -1.994 ; -2.177 ; Rise       ; CP              ;
;  BUS_input[5]   ; CP            ; -2.588 ; -2.602 ; Rise       ; CP              ;
;  BUS_input[6]   ; CP            ; -0.241 ; -0.233 ; Rise       ; CP              ;
;  BUS_input[7]   ; CP            ; -3.239 ; -3.228 ; Rise       ; CP              ;
; CLR             ; CP            ; -2.544 ; -2.846 ; Rise       ; CP              ;
; Load            ; CP            ; -3.972 ; -4.175 ; Rise       ; CP              ;
; ZF_input        ; CP            ; -2.937 ; -3.138 ; Rise       ; CP              ;
; input_bus       ; CP            ; 0.711  ; 0.495  ; Rise       ; CP              ;
; register_enable ; CP            ; -3.019 ; -3.126 ; Rise       ; CP              ;
; shiyan03_input  ; CP            ; -2.319 ; -2.655 ; Rise       ; CP              ;
; shiyan03_outout ; CP            ; -2.259 ; -2.508 ; Rise       ; CP              ;
; shiyan03_wren   ; CP            ; -1.274 ; -1.443 ; Rise       ; CP              ;
; BUS_input[*]    ; shiyan03_gate ; 0.099  ; -0.057 ; Fall       ; shiyan03_gate   ;
;  BUS_input[0]   ; shiyan03_gate ; -2.308 ; -2.495 ; Fall       ; shiyan03_gate   ;
;  BUS_input[1]   ; shiyan03_gate ; -2.304 ; -2.489 ; Fall       ; shiyan03_gate   ;
;  BUS_input[2]   ; shiyan03_gate ; 0.013  ; -0.111 ; Fall       ; shiyan03_gate   ;
;  BUS_input[3]   ; shiyan03_gate ; -0.029 ; -0.161 ; Fall       ; shiyan03_gate   ;
;  BUS_input[4]   ; shiyan03_gate ; -2.260 ; -2.512 ; Fall       ; shiyan03_gate   ;
;  BUS_input[5]   ; shiyan03_gate ; -3.537 ; -3.514 ; Fall       ; shiyan03_gate   ;
;  BUS_input[6]   ; shiyan03_gate ; 0.099  ; -0.057 ; Fall       ; shiyan03_gate   ;
;  BUS_input[7]   ; shiyan03_gate ; -2.889 ; -3.054 ; Fall       ; shiyan03_gate   ;
; input_bus       ; shiyan03_gate ; 0.332  ; 0.192  ; Fall       ; shiyan03_gate   ;
; shiyan03_input  ; shiyan03_gate ; -2.698 ; -2.958 ; Fall       ; shiyan03_gate   ;
+-----------------+---------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Clock to Output Times                                                           ;
+----------------+---------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port    ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+---------------+--------+--------+------------+-----------------+
; BUS_OUTPUT[*]  ; ALU_Z_latch   ; 13.167 ; 12.693 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[0] ; ALU_Z_latch   ; 9.317  ; 9.263  ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[1] ; ALU_Z_latch   ; 8.924  ; 8.667  ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[2] ; ALU_Z_latch   ; 10.839 ; 10.356 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[3] ; ALU_Z_latch   ; 12.022 ; 11.609 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[4] ; ALU_Z_latch   ; 10.642 ; 10.474 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[5] ; ALU_Z_latch   ; 9.310  ; 9.065  ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[6] ; ALU_Z_latch   ; 13.167 ; 12.693 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[7] ; ALU_Z_latch   ; 9.723  ; 9.376  ; Fall       ; ALU_Z_latch     ;
; BUS_OUTPUT[*]  ; CP            ; 18.169 ; 17.533 ; Rise       ; CP              ;
;  BUS_OUTPUT[0] ; CP            ; 14.337 ; 14.024 ; Rise       ; CP              ;
;  BUS_OUTPUT[1] ; CP            ; 14.338 ; 13.815 ; Rise       ; CP              ;
;  BUS_OUTPUT[2] ; CP            ; 15.274 ; 14.700 ; Rise       ; CP              ;
;  BUS_OUTPUT[3] ; CP            ; 15.468 ; 15.014 ; Rise       ; CP              ;
;  BUS_OUTPUT[4] ; CP            ; 16.847 ; 16.495 ; Rise       ; CP              ;
;  BUS_OUTPUT[5] ; CP            ; 15.009 ; 14.522 ; Rise       ; CP              ;
;  BUS_OUTPUT[6] ; CP            ; 18.169 ; 17.533 ; Rise       ; CP              ;
;  BUS_OUTPUT[7] ; CP            ; 13.688 ; 13.367 ; Rise       ; CP              ;
; JNZ_output[*]  ; CP            ; 9.134  ; 8.849  ; Rise       ; CP              ;
;  JNZ_output[0] ; CP            ; 9.134  ; 8.748  ; Rise       ; CP              ;
;  JNZ_output[1] ; CP            ; 8.875  ; 8.849  ; Rise       ; CP              ;
;  JNZ_output[2] ; CP            ; 7.740  ; 7.494  ; Rise       ; CP              ;
;  JNZ_output[3] ; CP            ; 8.525  ; 8.335  ; Rise       ; CP              ;
;  JNZ_output[4] ; CP            ; 7.390  ; 7.227  ; Rise       ; CP              ;
;  JNZ_output[5] ; CP            ; 8.245  ; 8.075  ; Rise       ; CP              ;
;  JNZ_output[6] ; CP            ; 7.435  ; 7.301  ; Rise       ; CP              ;
;  JNZ_output[7] ; CP            ; 7.777  ; 7.548  ; Rise       ; CP              ;
; BUS_OUTPUT[*]  ; shiyan03_gate ; 13.665 ; 13.183 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[0] ; shiyan03_gate ; 9.774  ; 9.632  ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[1] ; shiyan03_gate ; 10.029 ; 9.812  ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[2] ; shiyan03_gate ; 10.946 ; 10.690 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[3] ; shiyan03_gate ; 11.010 ; 10.776 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[4] ; shiyan03_gate ; 12.331 ; 12.144 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[5] ; shiyan03_gate ; 10.514 ; 10.182 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[6] ; shiyan03_gate ; 13.665 ; 13.183 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[7] ; shiyan03_gate ; 9.394  ; 9.177  ; Fall       ; shiyan03_gate   ;
+----------------+---------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                   ;
+----------------+---------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port    ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+---------------+--------+--------+------------+-----------------+
; BUS_OUTPUT[*]  ; ALU_Z_latch   ; 8.628  ; 8.353  ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[0] ; ALU_Z_latch   ; 8.944  ; 8.849  ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[1] ; ALU_Z_latch   ; 8.628  ; 8.353  ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[2] ; ALU_Z_latch   ; 10.543 ; 10.077 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[3] ; ALU_Z_latch   ; 11.577 ; 11.155 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[4] ; ALU_Z_latch   ; 10.332 ; 10.157 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[5] ; ALU_Z_latch   ; 8.975  ; 8.720  ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[6] ; ALU_Z_latch   ; 12.820 ; 12.367 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[7] ; ALU_Z_latch   ; 9.391  ; 9.043  ; Fall       ; ALU_Z_latch     ;
; BUS_OUTPUT[*]  ; CP            ; 9.814  ; 9.501  ; Rise       ; CP              ;
;  BUS_OUTPUT[0] ; CP            ; 10.196 ; 9.963  ; Rise       ; CP              ;
;  BUS_OUTPUT[1] ; CP            ; 10.166 ; 9.817  ; Rise       ; CP              ;
;  BUS_OUTPUT[2] ; CP            ; 11.522 ; 11.054 ; Rise       ; CP              ;
;  BUS_OUTPUT[3] ; CP            ; 12.784 ; 12.273 ; Rise       ; CP              ;
;  BUS_OUTPUT[4] ; CP            ; 10.837 ; 10.704 ; Rise       ; CP              ;
;  BUS_OUTPUT[5] ; CP            ; 9.814  ; 9.501  ; Rise       ; CP              ;
;  BUS_OUTPUT[6] ; CP            ; 13.012 ; 12.591 ; Rise       ; CP              ;
;  BUS_OUTPUT[7] ; CP            ; 10.639 ; 10.220 ; Rise       ; CP              ;
; JNZ_output[*]  ; CP            ; 7.223  ; 7.063  ; Rise       ; CP              ;
;  JNZ_output[0] ; CP            ; 8.897  ; 8.524  ; Rise       ; CP              ;
;  JNZ_output[1] ; CP            ; 8.707  ; 8.683  ; Rise       ; CP              ;
;  JNZ_output[2] ; CP            ; 7.559  ; 7.319  ; Rise       ; CP              ;
;  JNZ_output[3] ; CP            ; 8.312  ; 8.127  ; Rise       ; CP              ;
;  JNZ_output[4] ; CP            ; 7.223  ; 7.063  ; Rise       ; CP              ;
;  JNZ_output[5] ; CP            ; 8.043  ; 7.877  ; Rise       ; CP              ;
;  JNZ_output[6] ; CP            ; 7.265  ; 7.134  ; Rise       ; CP              ;
;  JNZ_output[7] ; CP            ; 7.595  ; 7.372  ; Rise       ; CP              ;
; BUS_OUTPUT[*]  ; shiyan03_gate ; 9.070  ; 8.914  ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[0] ; shiyan03_gate ; 9.459  ; 9.311  ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[1] ; shiyan03_gate ; 9.736  ; 9.381  ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[2] ; shiyan03_gate ; 10.614 ; 10.222 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[3] ; shiyan03_gate ; 10.625 ; 10.369 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[4] ; shiyan03_gate ; 11.968 ; 11.782 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[5] ; shiyan03_gate ; 10.171 ; 9.841  ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[6] ; shiyan03_gate ; 13.257 ; 12.789 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[7] ; shiyan03_gate ; 9.070  ; 8.914  ; Fall       ; shiyan03_gate   ;
+----------------+---------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------+
; Propagation Delay                                                   ;
+-----------------+---------------+--------+--------+--------+--------+
; Input Port      ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+-----------------+---------------+--------+--------+--------+--------+
; ALU_Z_bus       ; BUS_OUTPUT[0] ; 10.905 ; 11.850 ; 12.034 ; 10.644 ;
; ALU_Z_bus       ; BUS_OUTPUT[1] ; 10.915 ; 10.915 ; 11.176 ; 10.654 ;
; ALU_Z_bus       ; BUS_OUTPUT[2] ; 11.850 ; 13.002 ; 13.600 ; 11.533 ;
; ALU_Z_bus       ; BUS_OUTPUT[3] ; 11.556 ; 13.000 ; 13.611 ; 11.262 ;
; ALU_Z_bus       ; BUS_OUTPUT[4] ; 10.481 ; 11.851 ; 12.076 ; 10.265 ;
; ALU_Z_bus       ; BUS_OUTPUT[5] ; 10.481 ; 10.481 ; 10.402 ; 10.265 ;
; ALU_Z_bus       ; BUS_OUTPUT[6] ; 13.427 ; 13.427 ; 13.833 ; 12.976 ;
; ALU_Z_bus       ; BUS_OUTPUT[7] ; 10.491 ; 10.730 ; 11.124 ; 10.275 ;
; PC_Bus          ; JNZ_output[0] ; 7.329  ; 7.329  ; 7.492  ; 7.355  ;
; PC_Bus          ; JNZ_output[1] ; 7.520  ; 7.520  ; 7.764  ; 7.627  ;
; PC_Bus          ; JNZ_output[2] ; 7.494  ; 7.494  ; 7.750  ; 7.613  ;
; PC_Bus          ; JNZ_output[3] ; 7.498  ; 7.498  ; 7.637  ; 7.500  ;
; PC_Bus          ; JNZ_output[4] ; 7.520  ; 7.520  ; 7.764  ; 7.627  ;
; PC_Bus          ; JNZ_output[5] ; 7.500  ; 7.500  ; 7.654  ; 7.517  ;
; PC_Bus          ; JNZ_output[6] ; 7.514  ; 7.514  ; 7.755  ; 7.618  ;
; PC_Bus          ; JNZ_output[7] ; 7.494  ; 7.494  ; 7.750  ; 7.613  ;
; register_bus    ; BUS_OUTPUT[0] ; 10.851 ; 11.456 ; 11.666 ; 10.635 ;
; register_bus    ; BUS_OUTPUT[1] ; 10.861 ; 10.861 ; 11.219 ; 10.645 ;
; register_bus    ; BUS_OUTPUT[2] ; 11.796 ; 12.275 ; 12.908 ; 11.524 ;
; register_bus    ; BUS_OUTPUT[3] ; 11.502 ; 13.005 ; 13.534 ; 11.253 ;
; register_bus    ; BUS_OUTPUT[4] ; 10.427 ; 11.199 ; 11.429 ; 10.256 ;
; register_bus    ; BUS_OUTPUT[5] ; 10.427 ; 10.427 ; 10.393 ; 10.256 ;
; register_bus    ; BUS_OUTPUT[6] ; 13.373 ; 13.373 ; 13.568 ; 12.967 ;
; register_bus    ; BUS_OUTPUT[7] ; 10.437 ; 10.437 ; 10.480 ; 10.266 ;
; sel[0]          ; BUS_OUTPUT[0] ; 12.541 ; 12.322 ; 12.739 ; 12.520 ;
; sel[0]          ; BUS_OUTPUT[1] ; 12.439 ; 12.112 ; 12.674 ; 12.347 ;
; sel[0]          ; BUS_OUTPUT[2] ; 14.174 ; 13.664 ; 14.350 ; 13.840 ;
; sel[0]          ; BUS_OUTPUT[3] ; 15.576 ; 15.043 ; 15.752 ; 15.219 ;
; sel[0]          ; BUS_OUTPUT[4] ; 13.566 ; 13.417 ; 13.787 ; 13.638 ;
; sel[0]          ; BUS_OUTPUT[5] ; 12.558 ; 12.227 ; 12.776 ; 12.445 ;
; sel[0]          ; BUS_OUTPUT[6] ; 15.746 ; 15.279 ; 15.965 ; 15.498 ;
; sel[0]          ; BUS_OUTPUT[7] ; 14.028 ; 13.588 ; 14.222 ; 13.782 ;
; sel[1]          ; BUS_OUTPUT[0] ; 12.776 ; 12.556 ; 12.861 ; 12.709 ;
; sel[1]          ; BUS_OUTPUT[1] ; 12.466 ; 12.139 ; 12.708 ; 12.381 ;
; sel[1]          ; BUS_OUTPUT[2] ; 13.899 ; 13.389 ; 14.147 ; 13.637 ;
; sel[1]          ; BUS_OUTPUT[3] ; 15.296 ; 14.763 ; 15.546 ; 15.013 ;
; sel[1]          ; BUS_OUTPUT[4] ; 13.276 ; 13.127 ; 13.537 ; 13.388 ;
; sel[1]          ; BUS_OUTPUT[5] ; 12.267 ; 11.936 ; 12.526 ; 12.195 ;
; sel[1]          ; BUS_OUTPUT[6] ; 15.455 ; 14.988 ; 15.713 ; 15.246 ;
; sel[1]          ; BUS_OUTPUT[7] ; 13.744 ; 13.304 ; 13.968 ; 13.528 ;
; shiyan03_bus    ; BUS_OUTPUT[0] ; 11.061 ; 11.061 ; 10.968 ; 10.831 ;
; shiyan03_bus    ; BUS_OUTPUT[1] ; 11.071 ; 11.071 ; 10.978 ; 10.841 ;
; shiyan03_bus    ; BUS_OUTPUT[2] ; 12.006 ; 12.006 ; 11.857 ; 11.720 ;
; shiyan03_bus    ; BUS_OUTPUT[3] ; 11.712 ; 11.712 ; 11.586 ; 11.449 ;
; shiyan03_bus    ; BUS_OUTPUT[4] ; 10.637 ; 10.751 ; 11.017 ; 10.452 ;
; shiyan03_bus    ; BUS_OUTPUT[5] ; 10.637 ; 10.637 ; 10.589 ; 10.452 ;
; shiyan03_bus    ; BUS_OUTPUT[6] ; 13.583 ; 13.583 ; 13.331 ; 13.163 ;
; shiyan03_bus    ; BUS_OUTPUT[7] ; 10.647 ; 10.647 ; 10.599 ; 10.462 ;
; shiyan03_outout ; BUS_OUTPUT[0] ; 11.254 ; 11.254 ; 11.506 ; 11.010 ;
; shiyan03_outout ; BUS_OUTPUT[1] ; 11.264 ; 11.264 ; 11.157 ; 11.020 ;
; shiyan03_outout ; BUS_OUTPUT[2] ; 12.199 ; 12.199 ; 12.036 ; 11.899 ;
; shiyan03_outout ; BUS_OUTPUT[3] ; 11.905 ; 11.905 ; 11.765 ; 11.628 ;
; shiyan03_outout ; BUS_OUTPUT[4] ; 10.830 ; 10.855 ; 11.137 ; 10.631 ;
; shiyan03_outout ; BUS_OUTPUT[5] ; 10.830 ; 10.830 ; 10.768 ; 10.631 ;
; shiyan03_outout ; BUS_OUTPUT[6] ; 13.776 ; 13.776 ; 13.591 ; 13.342 ;
; shiyan03_outout ; BUS_OUTPUT[7] ; 10.840 ; 10.840 ; 10.778 ; 10.641 ;
+-----------------+---------------+--------+--------+--------+--------+


+---------------------------------------------------------------------+
; Minimum Propagation Delay                                           ;
+-----------------+---------------+--------+--------+--------+--------+
; Input Port      ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+-----------------+---------------+--------+--------+--------+--------+
; ALU_Z_bus       ; BUS_OUTPUT[0] ; 10.052 ; 10.118 ; 9.929  ; 9.929  ;
; ALU_Z_bus       ; BUS_OUTPUT[1] ; 10.062 ; 10.128 ; 9.939  ; 9.939  ;
; ALU_Z_bus       ; BUS_OUTPUT[2] ; 10.958 ; 11.024 ; 10.783 ; 10.783 ;
; ALU_Z_bus       ; BUS_OUTPUT[3] ; 10.677 ; 10.743 ; 10.523 ; 10.523 ;
; ALU_Z_bus       ; BUS_OUTPUT[4] ; 9.645  ; 9.711  ; 9.566  ; 9.566  ;
; ALU_Z_bus       ; BUS_OUTPUT[5] ; 9.645  ; 9.614  ; 9.566  ; 9.566  ;
; ALU_Z_bus       ; BUS_OUTPUT[6] ; 12.484 ; 12.544 ; 12.173 ; 12.173 ;
; ALU_Z_bus       ; BUS_OUTPUT[7] ; 9.655  ; 9.721  ; 9.576  ; 9.576  ;
; PC_Bus          ; JNZ_output[0] ; 6.613  ; 6.679  ; 6.769  ; 6.769  ;
; PC_Bus          ; JNZ_output[1] ; 6.796  ; 6.862  ; 7.031  ; 7.031  ;
; PC_Bus          ; JNZ_output[2] ; 6.771  ; 6.837  ; 7.018  ; 7.018  ;
; PC_Bus          ; JNZ_output[3] ; 6.775  ; 6.841  ; 6.909  ; 6.909  ;
; PC_Bus          ; JNZ_output[4] ; 6.796  ; 6.862  ; 7.031  ; 7.031  ;
; PC_Bus          ; JNZ_output[5] ; 6.777  ; 6.843  ; 6.925  ; 6.925  ;
; PC_Bus          ; JNZ_output[6] ; 6.790  ; 6.856  ; 7.022  ; 7.022  ;
; PC_Bus          ; JNZ_output[7] ; 6.771  ; 6.837  ; 7.018  ; 7.018  ;
; register_bus    ; BUS_OUTPUT[0] ; 9.978  ; 10.044 ; 9.863  ; 9.863  ;
; register_bus    ; BUS_OUTPUT[1] ; 9.988  ; 10.054 ; 9.873  ; 9.873  ;
; register_bus    ; BUS_OUTPUT[2] ; 10.884 ; 10.950 ; 10.717 ; 10.717 ;
; register_bus    ; BUS_OUTPUT[3] ; 10.603 ; 10.669 ; 10.457 ; 10.457 ;
; register_bus    ; BUS_OUTPUT[4] ; 9.571  ; 9.637  ; 9.500  ; 9.500  ;
; register_bus    ; BUS_OUTPUT[5] ; 9.571  ; 9.377  ; 9.500  ; 9.500  ;
; register_bus    ; BUS_OUTPUT[6] ; 12.410 ; 12.470 ; 12.107 ; 12.107 ;
; register_bus    ; BUS_OUTPUT[7] ; 9.581  ; 9.647  ; 9.510  ; 9.510  ;
; sel[0]          ; BUS_OUTPUT[0] ; 12.012 ; 11.780 ; 12.182 ; 11.942 ;
; sel[0]          ; BUS_OUTPUT[1] ; 11.508 ; 11.157 ; 11.666 ; 11.391 ;
; sel[0]          ; BUS_OUTPUT[2] ; 13.604 ; 13.137 ; 13.744 ; 13.269 ;
; sel[0]          ; BUS_OUTPUT[3] ; 14.193 ; 13.679 ; 14.349 ; 13.902 ;
; sel[0]          ; BUS_OUTPUT[4] ; 12.986 ; 12.854 ; 13.179 ; 13.039 ;
; sel[0]          ; BUS_OUTPUT[5] ; 11.615 ; 11.299 ; 11.768 ; 11.519 ;
; sel[0]          ; BUS_OUTPUT[6] ; 15.165 ; 14.745 ; 15.356 ; 14.928 ;
; sel[0]          ; BUS_OUTPUT[7] ; 12.015 ; 11.594 ; 12.161 ; 11.816 ;
; sel[1]          ; BUS_OUTPUT[0] ; 12.107 ; 11.867 ; 12.287 ; 12.055 ;
; sel[1]          ; BUS_OUTPUT[1] ; 11.879 ; 11.531 ; 12.091 ; 11.735 ;
; sel[1]          ; BUS_OUTPUT[2] ; 12.950 ; 12.480 ; 13.109 ; 12.715 ;
; sel[1]          ; BUS_OUTPUT[3] ; 14.587 ; 14.077 ; 14.809 ; 14.291 ;
; sel[1]          ; BUS_OUTPUT[4] ; 12.368 ; 12.233 ; 12.554 ; 12.495 ;
; sel[1]          ; BUS_OUTPUT[5] ; 11.694 ; 11.382 ; 11.915 ; 11.595 ;
; sel[1]          ; BUS_OUTPUT[6] ; 14.543 ; 14.120 ; 14.728 ; 14.381 ;
; sel[1]          ; BUS_OUTPUT[7] ; 13.088 ; 12.662 ; 13.235 ; 12.809 ;
; shiyan03_bus    ; BUS_OUTPUT[0] ; 10.202 ; 10.081 ; 10.109 ; 10.109 ;
; shiyan03_bus    ; BUS_OUTPUT[1] ; 10.212 ; 9.816  ; 10.119 ; 10.119 ;
; shiyan03_bus    ; BUS_OUTPUT[2] ; 11.108 ; 10.709 ; 10.963 ; 10.963 ;
; shiyan03_bus    ; BUS_OUTPUT[3] ; 10.827 ; 10.567 ; 10.703 ; 10.703 ;
; shiyan03_bus    ; BUS_OUTPUT[4] ; 9.795  ; 9.861  ; 9.746  ; 9.746  ;
; shiyan03_bus    ; BUS_OUTPUT[5] ; 9.795  ; 9.042  ; 9.432  ; 9.746  ;
; shiyan03_bus    ; BUS_OUTPUT[6] ; 12.634 ; 12.441 ; 12.353 ; 12.353 ;
; shiyan03_bus    ; BUS_OUTPUT[7] ; 9.805  ; 9.368  ; 9.756  ; 9.756  ;
; shiyan03_outout ; BUS_OUTPUT[0] ; 10.387 ; 10.453 ; 10.280 ; 10.280 ;
; shiyan03_outout ; BUS_OUTPUT[1] ; 10.397 ; 10.256 ; 10.290 ; 10.290 ;
; shiyan03_outout ; BUS_OUTPUT[2] ; 11.293 ; 11.129 ; 11.134 ; 11.134 ;
; shiyan03_outout ; BUS_OUTPUT[3] ; 11.012 ; 10.823 ; 10.874 ; 10.874 ;
; shiyan03_outout ; BUS_OUTPUT[4] ; 9.980  ; 10.046 ; 9.917  ; 9.917  ;
; shiyan03_outout ; BUS_OUTPUT[5] ; 9.980  ; 9.137  ; 9.547  ; 9.917  ;
; shiyan03_outout ; BUS_OUTPUT[6] ; 12.819 ; 12.678 ; 12.524 ; 12.524 ;
; shiyan03_outout ; BUS_OUTPUT[7] ; 9.990  ; 9.468  ; 9.901  ; 9.927  ;
+-----------------+---------------+--------+--------+--------+--------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 137.27 MHz ; 137.27 MHz      ; CP         ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow 1200mV 0C Model Setup Summary   ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; CP          ; -6.285 ; -227.233      ;
; ALU_Z_latch ; -5.752 ; -43.173       ;
; ALU_A_latch ; -2.889 ; -20.296       ;
+-------------+--------+---------------+


+-------------------------------------+
; Slow 1200mV 0C Model Hold Summary   ;
+-------------+-------+---------------+
; Clock       ; Slack ; End Point TNS ;
+-------------+-------+---------------+
; CP          ; 0.602 ; 0.000         ;
; ALU_A_latch ; 1.211 ; 0.000         ;
; ALU_Z_latch ; 1.609 ; 0.000         ;
+-------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------+--------+-------------------------+
; Clock         ; Slack  ; End Point TNS           ;
+---------------+--------+-------------------------+
; CP            ; -3.201 ; -75.284                 ;
; ALU_A_latch   ; -3.000 ; -3.000                  ;
; ALU_Z_latch   ; -3.000 ; -3.000                  ;
; shiyan03_gate ; -3.000 ; -3.000                  ;
+---------------+--------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CP'                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                                                                                                                        ; Launch Clock  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------+------------+------------+
; -6.285 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                                ; CP            ; CP          ; 1.000        ; -0.422     ; 6.865      ;
; -6.215 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                                ; CP            ; CP          ; 1.000        ; -0.422     ; 6.795      ;
; -6.162 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                                ; CP            ; CP          ; 1.000        ; -0.422     ; 6.742      ;
; -6.148 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                                ; CP            ; CP          ; 1.000        ; -0.422     ; 6.728      ;
; -6.123 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                                ; CP            ; CP          ; 1.000        ; -0.419     ; 6.706      ;
; -6.067 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                                ; CP            ; CP          ; 1.000        ; -0.443     ; 6.626      ;
; -6.066 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                                ; CP            ; CP          ; 1.000        ; -0.443     ; 6.625      ;
; -6.046 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                                ; CP            ; CP          ; 1.000        ; -0.419     ; 6.629      ;
; -5.975 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                                ; CP            ; CP          ; 1.000        ; -0.419     ; 6.558      ;
; -5.957 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                                ; CP            ; CP          ; 1.000        ; -0.419     ; 6.540      ;
; -5.956 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                                ; CP            ; CP          ; 1.000        ; -0.419     ; 6.539      ;
; -5.953 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ; CP            ; CP          ; 1.000        ; -0.419     ; 6.536      ;
; -5.928 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                                ; CP            ; CP          ; 1.000        ; -0.435     ; 6.495      ;
; -5.927 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                                ; CP            ; CP          ; 1.000        ; -0.435     ; 6.494      ;
; -5.890 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                                ; CP            ; CP          ; 1.000        ; -0.419     ; 6.473      ;
; -5.875 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                                ; CP            ; CP          ; 1.000        ; -0.419     ; 6.458      ;
; -5.868 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                                ; CP            ; CP          ; 1.000        ; -0.422     ; 6.448      ;
; -5.820 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                                ; CP            ; CP          ; 1.000        ; -0.432     ; 6.390      ;
; -5.802 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ; CP            ; CP          ; 1.000        ; -0.422     ; 6.382      ;
; -5.760 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                                ; CP            ; CP          ; 1.000        ; -0.440     ; 6.322      ;
; -5.759 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                                ; CP            ; CP          ; 1.000        ; -0.440     ; 6.321      ;
; -5.700 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                                ; CP            ; CP          ; 1.000        ; -0.429     ; 6.273      ;
; -5.611 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                                ; CP            ; CP          ; 1.000        ; -0.422     ; 6.191      ;
; -5.595 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                                ; CP            ; CP          ; 1.000        ; -0.439     ; 6.158      ;
; -5.592 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                                ; CP            ; CP          ; 1.000        ; -0.439     ; 6.155      ;
; -5.586 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                                ; CP            ; CP          ; 1.000        ; -0.439     ; 6.149      ;
; -5.584 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                                ; CP            ; CP          ; 1.000        ; -0.439     ; 6.147      ;
; -5.575 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                                ; CP            ; CP          ; 1.000        ; -0.422     ; 6.155      ;
; -5.534 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                                ; CP            ; CP          ; 1.000        ; -0.435     ; 6.101      ;
; -5.531 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                                ; CP            ; CP          ; 1.000        ; -0.435     ; 6.098      ;
; -5.457 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                                ; CP            ; CP          ; 1.000        ; -0.435     ; 6.024      ;
; -5.457 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                                ; CP            ; CP          ; 1.000        ; -0.435     ; 6.024      ;
; -5.405 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                                ; CP            ; CP          ; 1.000        ; -0.432     ; 5.975      ;
; -5.361 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                                ; CP            ; CP          ; 1.000        ; -0.442     ; 5.921      ;
; -5.360 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                                ; CP            ; CP          ; 1.000        ; -0.432     ; 5.930      ;
; -5.359 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                                ; CP            ; CP          ; 1.000        ; -0.432     ; 5.929      ;
; -5.358 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                                ; CP            ; CP          ; 1.000        ; -0.442     ; 5.918      ;
; -5.353 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                                ; CP            ; CP          ; 1.000        ; -0.430     ; 5.925      ;
; -5.353 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                                ; CP            ; CP          ; 1.000        ; -0.430     ; 5.925      ;
; -5.348 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                                ; CP            ; CP          ; 1.000        ; -0.429     ; 5.921      ;
; -5.337 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                                ; CP            ; CP          ; 1.000        ; -0.432     ; 5.907      ;
; -5.337 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                                ; CP            ; CP          ; 1.000        ; -0.432     ; 5.907      ;
; -5.333 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                                ; CP            ; CP          ; 1.000        ; -0.442     ; 5.893      ;
; -5.331 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                                ; CP            ; CP          ; 1.000        ; -0.442     ; 5.891      ;
; -5.283 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                                ; CP            ; CP          ; 1.000        ; -0.429     ; 5.856      ;
; -5.271 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; CP            ; CP          ; 1.000        ; -0.436     ; 5.837      ;
; -5.255 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                                ; CP            ; CP          ; 1.000        ; -0.435     ; 5.822      ;
; -5.229 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                                ; CP            ; CP          ; 1.000        ; -0.432     ; 5.799      ;
; -5.226 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                                ; CP            ; CP          ; 1.000        ; -0.432     ; 5.796      ;
; -5.207 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                ; CP            ; CP          ; 1.000        ; -0.436     ; 5.773      ;
; -5.155 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; CP            ; CP          ; 1.000        ; -0.436     ; 5.721      ;
; -5.133 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                                ; CP            ; CP          ; 1.000        ; -0.432     ; 5.703      ;
; -5.035 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; CP            ; CP          ; 1.000        ; -0.433     ; 5.604      ;
; -5.031 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                                 ; CP            ; CP          ; 1.000        ; -0.429     ; 5.604      ;
; -5.012 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; CP            ; CP          ; 1.000        ; -0.429     ; 5.585      ;
; -4.981 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                                ; CP            ; CP          ; 1.000        ; -0.429     ; 5.554      ;
; -4.962 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                                ; CP            ; CP          ; 1.000        ; -0.429     ; 5.535      ;
; -4.953 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; CP            ; CP          ; 1.000        ; -0.429     ; 5.526      ;
; -4.932 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; CP            ; CP          ; 1.000        ; -0.429     ; 5.505      ;
; -4.912 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                                ; CP            ; CP          ; 1.000        ; -0.436     ; 5.478      ;
; -4.902 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                ; CP            ; CP          ; 1.000        ; -0.433     ; 5.471      ;
; -4.881 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                                 ; CP            ; CP          ; 1.000        ; -0.432     ; 5.451      ;
; -4.837 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                                ; CP            ; CP          ; 1.000        ; -0.433     ; 5.406      ;
; -4.837 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                                ; CP            ; CP          ; 1.000        ; -0.433     ; 5.406      ;
; -4.832 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                                ; CP            ; CP          ; 1.000        ; -0.432     ; 5.402      ;
; -4.778 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; CP            ; CP          ; 1.000        ; -0.432     ; 5.348      ;
; -4.747 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                                ; CP            ; CP          ; 1.000        ; -0.432     ; 5.317      ;
; -4.717 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                ; CP            ; CP          ; 1.000        ; -0.436     ; 5.283      ;
; -4.709 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                                ; CP            ; CP          ; 1.000        ; -0.432     ; 5.279      ;
; -4.703 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; CP            ; CP          ; 1.000        ; -0.433     ; 5.272      ;
; -4.679 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; CP            ; CP          ; 1.000        ; -0.432     ; 5.249      ;
; -4.605 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                                ; CP            ; CP          ; 1.000        ; -0.433     ; 5.174      ;
; -4.494 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; CP            ; CP          ; 1.000        ; -0.436     ; 5.060      ;
; -4.437 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; CP            ; CP          ; 1.000        ; -0.432     ; 5.007      ;
; -4.418 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                                 ; CP            ; CP          ; 1.000        ; -0.436     ; 4.984      ;
; -4.225 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                ; CP            ; CP          ; 1.000        ; -0.429     ; 4.798      ;
; -4.187 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; CP            ; CP          ; 1.000        ; -0.433     ; 4.756      ;
; -4.149 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                ; CP            ; CP          ; 1.000        ; -0.433     ; 4.718      ;
; -4.113 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                                 ; CP            ; CP          ; 1.000        ; -0.433     ; 4.682      ;
; -4.075 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                ; CP            ; CP          ; 1.000        ; -0.432     ; 4.645      ;
; -2.750 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                                ; shiyan03_gate ; CP          ; 0.500        ; -0.191     ; 3.041      ;
; -2.749 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                                ; shiyan03_gate ; CP          ; 0.500        ; -0.191     ; 3.040      ;
; -2.662 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                                ; shiyan03_gate ; CP          ; 0.500        ; -0.180     ; 2.964      ;
; -2.641 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                                ; shiyan03_gate ; CP          ; 0.500        ; -0.170     ; 2.953      ;
; -2.638 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                                ; shiyan03_gate ; CP          ; 0.500        ; -0.170     ; 2.950      ;
; -2.598 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                                ; shiyan03_gate ; CP          ; 0.500        ; -0.170     ; 2.910      ;
; -2.558 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ; shiyan03_gate ; CP          ; 0.500        ; -0.170     ; 2.870      ;
; -2.554 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                                ; shiyan03_gate ; CP          ; 0.500        ; -0.170     ; 2.866      ;
; -2.500 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                                ; shiyan03_gate ; CP          ; 0.500        ; -0.170     ; 2.812      ;
; -2.485 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                                ; shiyan03_gate ; CP          ; 0.500        ; -0.170     ; 2.797      ;
; -2.450 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                                ; shiyan03_gate ; CP          ; 0.500        ; -0.170     ; 2.762      ;
; -2.447 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_datain_reg0  ; shiyan03_gate ; CP          ; 0.500        ; 0.186      ; 3.152      ;
; -2.446 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg       ; shiyan03_gate ; CP          ; 0.500        ; 0.181      ; 3.146      ;
; -2.446 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_address_reg0 ; shiyan03_gate ; CP          ; 0.500        ; 0.181      ; 3.146      ;
; -2.299 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                                ; shiyan03_gate ; CP          ; 0.500        ; -0.183     ; 2.598      ;
; -2.299 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                                ; shiyan03_gate ; CP          ; 0.500        ; -0.183     ; 2.598      ;
; -2.296 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                                ; shiyan03_gate ; CP          ; 0.500        ; -0.183     ; 2.595      ;
; -2.293 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                                ; shiyan03_gate ; CP          ; 0.500        ; -0.183     ; 2.592      ;
; -2.118 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                                ; shiyan03_gate ; CP          ; 0.500        ; -0.183     ; 2.417      ;
; -2.117 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                                ; shiyan03_gate ; CP          ; 0.500        ; -0.183     ; 2.416      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ALU_Z_latch'                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.752 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.029      ; 5.202      ;
; -5.715 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.001      ; 5.143      ;
; -5.670 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.001      ; 5.098      ;
; -5.655 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.029      ; 5.105      ;
; -5.623 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.001      ; 5.051      ;
; -5.618 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.025      ; 5.064      ;
; -5.611 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.025      ; 5.057      ;
; -5.543 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.001      ; 4.971      ;
; -5.538 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.025      ; 4.984      ;
; -5.533 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.025      ; 4.979      ;
; -5.530 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.001      ; 4.958      ;
; -5.526 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.028      ; 4.975      ;
; -5.521 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.005      ; 4.953      ;
; -5.490 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.001      ; 4.918      ;
; -5.485 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.025      ; 4.931      ;
; -5.470 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.005      ; 4.902      ;
; -5.457 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_Z_latch ; 0.500        ; -0.138     ; 4.894      ;
; -5.443 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; 0.500        ; 0.026      ; 4.891      ;
; -5.421 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.001      ; 4.849      ;
; -5.416 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.025      ; 4.862      ;
; -5.393 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.025      ; 4.839      ;
; -5.392 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_Z_latch ; 0.500        ; -0.160     ; 4.799      ;
; -5.377 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_Z_latch ; 0.500        ; -0.138     ; 4.814      ;
; -5.376 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.005      ; 4.808      ;
; -5.363 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; 0.500        ; 0.026      ; 4.811      ;
; -5.358 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; 0.500        ; 0.026      ; 4.806      ;
; -5.349 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.002      ; 4.778      ;
; -5.344 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.026      ; 4.791      ;
; -5.341 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_Z_latch ; 0.500        ; -0.160     ; 4.748      ;
; -5.320 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.005      ; 4.752      ;
; -5.310 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; 0.500        ; 0.026      ; 4.758      ;
; -5.300 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; 0.500        ; -0.138     ; 4.725      ;
; -5.282 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.019      ; 4.729      ;
; -5.280 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.029      ; 4.730      ;
; -5.279 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.005      ; 4.711      ;
; -5.253 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; 0.500        ; -0.138     ; 4.678      ;
; -5.241 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; 0.500        ; 0.026      ; 4.689      ;
; -5.240 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.015      ; 4.683      ;
; -5.229 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.029      ; 4.679      ;
; -5.218 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; 0.500        ; 0.026      ; 4.666      ;
; -5.216 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.029      ; 4.666      ;
; -5.195 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.015      ; 4.638      ;
; -5.185 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.019      ; 4.632      ;
; -5.183 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_Z_latch ; 0.500        ; -0.137     ; 4.621      ;
; -5.173 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; 0.500        ; -0.138     ; 4.598      ;
; -5.169 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; 0.500        ; 0.027      ; 4.618      ;
; -5.160 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; 0.500        ; -0.138     ; 4.585      ;
; -5.151 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; 0.500        ; -0.134     ; 4.580      ;
; -5.150 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.004      ; 4.581      ;
; -5.148 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.015      ; 4.591      ;
; -5.138 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.004      ; 4.569      ;
; -5.133 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.028      ; 4.582      ;
; -5.119 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_Z_latch ; 0.500        ; -0.134     ; 4.560      ;
; -5.108 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_Z_latch ; 0.500        ; -0.164     ; 4.511      ;
; -5.105 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; 0.500        ; 0.030      ; 4.557      ;
; -5.100 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; 0.500        ; -0.134     ; 4.529      ;
; -5.068 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.015      ; 4.511      ;
; -5.068 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_Z_latch ; 0.500        ; -0.134     ; 4.509      ;
; -5.056 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.018      ; 4.502      ;
; -5.055 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.015      ; 4.498      ;
; -5.054 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; 0.500        ; 0.030      ; 4.506      ;
; -5.046 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.019      ; 4.493      ;
; -5.034 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.028      ; 4.483      ;
; -5.028 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_Z_latch ; 0.500        ; -0.164     ; 4.431      ;
; -5.015 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.015      ; 4.458      ;
; -5.010 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.012      ; 4.449      ;
; -4.995 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.019      ; 4.442      ;
; -4.984 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.015      ; 4.427      ;
; -4.979 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; 0.500        ; -0.137     ; 4.405      ;
; -4.956 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.002      ; 4.385      ;
; -4.951 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.026      ; 4.398      ;
; -4.948 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.029      ; 4.398      ;
; -4.946 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.013      ; 4.386      ;
; -4.946 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; 0.500        ; 0.026      ; 4.394      ;
; -4.946 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.015      ; 4.389      ;
; -4.888 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.012      ; 4.327      ;
; -4.886 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_Z_latch ; 0.500        ; -0.138     ; 4.323      ;
; -4.883 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.036      ; 4.340      ;
; -4.874 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.016      ; 4.318      ;
; -4.873 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.036      ; 4.330      ;
; -4.868 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.029      ; 4.318      ;
; -4.845 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.019      ; 4.292      ;
; -4.834 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_Z_latch ; 0.500        ; -0.163     ; 4.238      ;
; -4.832 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0] ; CP           ; ALU_Z_latch ; 0.500        ; -0.161     ; 4.407      ;
; -4.827 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.019      ; 4.274      ;
; -4.817 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_Z_latch ; 0.500        ; -0.152     ; 4.232      ;
; -4.790 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_Z_latch ; 0.500        ; -0.137     ; 4.228      ;
; -4.781 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0] ; CP           ; ALU_Z_latch ; 0.500        ; -0.161     ; 4.356      ;
; -4.776 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; 0.500        ; 0.027      ; 4.225      ;
; -4.757 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.004      ; 4.188      ;
; -4.747 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.019      ; 4.194      ;
; -4.746 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.004      ; 4.177      ;
; -4.746 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_Z_latch ; 0.500        ; -0.138     ; 4.183      ;
; -4.739 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.018      ; 4.185      ;
; -4.734 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; 0.500        ; -0.138     ; 4.159      ;
; -4.708 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; 0.500        ; 0.037      ; 4.167      ;
; -4.705 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.037      ; 4.163      ;
; -4.698 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; 0.500        ; 0.037      ; 4.157      ;
; -4.688 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.028      ; 4.137      ;
; -4.665 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; 0.500        ; -0.138     ; 4.090      ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ALU_A_latch'                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.889 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_A_latch ; 0.500        ; 0.028      ; 2.327      ;
; -2.692 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_A_latch ; 0.500        ; 0.038      ; 2.129      ;
; -2.644 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_A_latch ; 0.500        ; 0.031      ; 2.085      ;
; -2.623 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_A_latch ; 0.500        ; 0.021      ; 2.052      ;
; -2.608 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_A_latch ; 0.500        ; 0.038      ; 2.062      ;
; -2.607 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0] ; CP           ; ALU_A_latch ; 0.500        ; 0.032      ; 2.038      ;
; -2.556 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0] ; CP           ; ALU_A_latch ; 0.500        ; 0.032      ; 1.987      ;
; -2.552 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_A_latch ; 0.500        ; 0.038      ; 1.989      ;
; -2.539 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_A_latch ; 0.500        ; 0.038      ; 1.993      ;
; -2.308 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_A_latch ; 0.500        ; 0.027      ; 1.746      ;
; -2.308 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_A_latch ; 0.500        ; 0.025      ; 1.732      ;
; -2.261 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_A_latch ; 0.500        ; 0.027      ; 1.705      ;
; -2.228 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_A_latch ; 0.500        ; 0.025      ; 1.661      ;
; -2.228 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_A_latch ; 0.500        ; 0.027      ; 1.666      ;
; -2.228 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_A_latch ; 0.500        ; 0.025      ; 1.652      ;
; -2.164 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_A_latch ; 0.500        ; 0.027      ; 1.608      ;
; -2.048 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_A_latch ; 0.500        ; 0.024      ; 1.471      ;
; -2.046 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_A_latch ; 0.500        ; 0.024      ; 1.478      ;
; -2.035 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_A_latch ; 0.500        ; 0.026      ; 1.478      ;
; -2.034 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_A_latch ; 0.500        ; 0.028      ; 1.473      ;
; -2.032 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_A_latch ; 0.500        ; 0.049      ; 1.480      ;
; -2.032 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0] ; CP           ; ALU_A_latch ; 0.500        ; 0.040      ; 1.471      ;
; -2.006 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_A_latch ; 0.500        ; 0.049      ; 1.471      ;
; -1.997 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_A_latch ; 0.500        ; 0.028      ; 1.435      ;
; -1.654 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_A_latch ; 0.500        ; 0.024      ; 1.086      ;
; -1.654 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_A_latch ; 0.500        ; 0.024      ; 1.077      ;
; -1.648 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[7] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_A_latch ; 0.500        ; 0.028      ; 1.086      ;
; -1.642 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_A_latch ; 0.500        ; 0.026      ; 1.085      ;
; -1.641 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_A_latch ; 0.500        ; 0.028      ; 1.080      ;
; -1.639 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_A_latch ; 0.500        ; 0.049      ; 1.087      ;
; -1.639 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0] ; CP           ; ALU_A_latch ; 0.500        ; 0.040      ; 1.078      ;
; -1.612 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_A_latch ; 0.500        ; 0.049      ; 1.077      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CP'                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                    ; To Node                                                                                                                        ; Launch Clock  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------+------------+------------+
; 0.602 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ; CP            ; CP          ; 0.000        ; 0.071      ; 0.888      ;
; 0.688 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                                ; CP            ; CP          ; 0.000        ; 0.071      ; 0.974      ;
; 0.690 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                                ; CP            ; CP          ; 0.000        ; 0.071      ; 0.976      ;
; 0.691 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                                ; CP            ; CP          ; 0.000        ; 0.071      ; 0.977      ;
; 0.694 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                                ; CP            ; CP          ; 0.000        ; 0.071      ; 0.980      ;
; 0.694 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                                ; CP            ; CP          ; 0.000        ; 0.071      ; 0.980      ;
; 0.862 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                                ; CP            ; CP          ; 0.000        ; 0.071      ; 1.148      ;
; 0.873 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[4]                                                     ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0   ; shiyan03_gate ; CP          ; -0.500       ; 0.309      ; 0.952      ;
; 0.886 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[4]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_address_reg0 ; shiyan03_gate ; CP          ; -0.500       ; 0.306      ; 0.962      ;
; 0.886 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]                                                     ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0   ; shiyan03_gate ; CP          ; -0.500       ; 0.309      ; 0.965      ;
; 0.932 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_address_reg0 ; shiyan03_gate ; CP          ; -0.500       ; 0.309      ; 1.011      ;
; 0.934 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]                                                     ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0   ; shiyan03_gate ; CP          ; -0.500       ; 0.312      ; 1.016      ;
; 0.948 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[5]                                                     ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0   ; shiyan03_gate ; CP          ; -0.500       ; 0.348      ; 1.066      ;
; 0.950 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]                                                     ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0   ; shiyan03_gate ; CP          ; -0.500       ; 0.312      ; 1.032      ;
; 0.953 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_address_reg0 ; shiyan03_gate ; CP          ; -0.500       ; 0.309      ; 1.032      ;
; 0.972 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                                                     ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0   ; shiyan03_gate ; CP          ; -0.500       ; 0.312      ; 1.054      ;
; 1.000 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_address_reg0 ; shiyan03_gate ; CP          ; -0.500       ; 0.309      ; 1.079      ;
; 1.009 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                                ; CP            ; CP          ; 0.000        ; 0.071      ; 1.295      ;
; 1.010 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                                ; CP            ; CP          ; 0.000        ; 0.071      ; 1.296      ;
; 1.011 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                                ; CP            ; CP          ; 0.000        ; 0.071      ; 1.297      ;
; 1.012 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ; CP            ; CP          ; 0.000        ; 0.071      ; 1.298      ;
; 1.015 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                                ; CP            ; CP          ; 0.000        ; 0.071      ; 1.301      ;
; 1.024 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                                ; CP            ; CP          ; 0.000        ; 0.071      ; 1.310      ;
; 1.027 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_address_reg0 ; shiyan03_gate ; CP          ; -0.500       ; 0.306      ; 1.103      ;
; 1.028 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                                ; CP            ; CP          ; 0.000        ; 0.071      ; 1.314      ;
; 1.103 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                                ; CP            ; CP          ; 0.000        ; 0.071      ; 1.389      ;
; 1.109 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ; CP            ; CP          ; 0.000        ; 0.071      ; 1.395      ;
; 1.127 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                                ; CP            ; CP          ; 0.000        ; 0.071      ; 1.413      ;
; 1.131 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                                ; CP            ; CP          ; 0.000        ; 0.071      ; 1.417      ;
; 1.132 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                                ; CP            ; CP          ; 0.000        ; 0.071      ; 1.418      ;
; 1.133 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ; CP            ; CP          ; 0.000        ; 0.071      ; 1.419      ;
; 1.144 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                                ; CP            ; CP          ; 0.000        ; 0.071      ; 1.430      ;
; 1.146 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                                ; CP            ; CP          ; 0.000        ; 0.071      ; 1.432      ;
; 1.210 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.010     ; 0.935      ;
; 1.211 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                                ; CP            ; CP          ; 0.000        ; 0.071      ; 1.497      ;
; 1.217 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[5]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_address_reg0 ; shiyan03_gate ; CP          ; -0.500       ; 0.345      ; 1.332      ;
; 1.225 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                                ; CP            ; CP          ; 0.000        ; 0.071      ; 1.511      ;
; 1.250 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.014     ; 0.971      ;
; 1.253 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ; CP            ; CP          ; 0.000        ; 0.071      ; 1.539      ;
; 1.254 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                                ; CP            ; CP          ; 0.000        ; 0.071      ; 1.540      ;
; 1.266 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                                ; CP            ; CP          ; 0.000        ; 0.071      ; 1.552      ;
; 1.333 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                                ; CP            ; CP          ; 0.000        ; 0.071      ; 1.619      ;
; 1.347 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ; CP            ; CP          ; 0.000        ; 0.071      ; 1.633      ;
; 1.388 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                                ; CP            ; CP          ; 0.000        ; 0.071      ; 1.674      ;
; 1.455 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                                ; CP            ; CP          ; 0.000        ; 0.071      ; 1.741      ;
; 1.487 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                                ; CP            ; CP          ; 0.000        ; 0.071      ; 1.773      ;
; 1.502 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                                ; CP            ; CP          ; 0.000        ; 0.071      ; 1.788      ;
; 1.510 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ; CP            ; CP          ; 0.000        ; 0.071      ; 1.796      ;
; 1.534 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; shiyan03_gate ; CP          ; -0.500       ; -0.014     ; 1.255      ;
; 1.538 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                                 ; shiyan03_gate ; CP          ; -0.500       ; -0.014     ; 1.259      ;
; 1.592 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; shiyan03_gate ; CP          ; -0.500       ; -0.010     ; 1.317      ;
; 1.609 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                                ; CP            ; CP          ; 0.000        ; 0.071      ; 1.895      ;
; 1.624 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ; CP            ; CP          ; 0.000        ; 0.071      ; 1.910      ;
; 1.721 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.010     ; 1.446      ;
; 1.727 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; shiyan03_gate ; CP          ; -0.500       ; -0.010     ; 1.452      ;
; 1.775 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; shiyan03_gate ; CP          ; -0.500       ; -0.014     ; 1.496      ;
; 1.785 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; shiyan03_gate ; CP          ; -0.500       ; -0.010     ; 1.510      ;
; 1.790 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.010     ; 1.515      ;
; 1.928 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.014     ; 1.649      ;
; 1.928 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                                 ; shiyan03_gate ; CP          ; -0.500       ; -0.010     ; 1.653      ;
; 1.936 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0   ; shiyan03_gate ; CP          ; -0.500       ; 0.351      ; 2.057      ;
; 1.962 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.010     ; 1.687      ;
; 1.981 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.011     ; 1.705      ;
; 1.984 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.011     ; 1.708      ;
; 2.133 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[7]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_datain_reg0  ; shiyan03_gate ; CP          ; -0.500       ; 0.354      ; 2.257      ;
; 2.136 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[7]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg       ; shiyan03_gate ; CP          ; -0.500       ; 0.348      ; 2.254      ;
; 2.136 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[7]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_address_reg0 ; shiyan03_gate ; CP          ; -0.500       ; 0.348      ; 2.254      ;
; 2.164 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.010     ; 1.889      ;
; 2.197 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[7]                                                     ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0   ; shiyan03_gate ; CP          ; -0.500       ; 0.351      ; 2.318      ;
; 2.204 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.021     ; 1.918      ;
; 2.204 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.021     ; 1.918      ;
; 2.236 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.021     ; 1.950      ;
; 2.236 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.021     ; 1.950      ;
; 2.253 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.014     ; 1.974      ;
; 2.259 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.013     ; 1.981      ;
; 2.286 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.013     ; 2.008      ;
; 2.287 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.013     ; 2.009      ;
; 2.312 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; shiyan03_gate ; CP          ; -0.500       ; -0.014     ; 2.033      ;
; 2.457 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_datain_reg0  ; shiyan03_gate ; CP          ; -0.500       ; 0.354      ; 2.581      ;
; 2.460 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg       ; shiyan03_gate ; CP          ; -0.500       ; 0.348      ; 2.578      ;
; 2.460 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_address_reg0 ; shiyan03_gate ; CP          ; -0.500       ; 0.348      ; 2.578      ;
; 2.533 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.013     ; 2.255      ;
; 2.538 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.013     ; 2.260      ;
; 2.543 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.013     ; 2.265      ;
; 2.543 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.013     ; 2.265      ;
; 2.574 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                                ; shiyan03_gate ; CP          ; -0.500       ; 0.000      ; 2.309      ;
; 2.594 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                                ; shiyan03_gate ; CP          ; -0.500       ; 0.000      ; 2.329      ;
; 2.621 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                                ; shiyan03_gate ; CP          ; -0.500       ; 0.000      ; 2.356      ;
; 2.644 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ; shiyan03_gate ; CP          ; -0.500       ; 0.000      ; 2.379      ;
; 2.675 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                                ; shiyan03_gate ; CP          ; -0.500       ; 0.000      ; 2.410      ;
; 2.716 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                                ; shiyan03_gate ; CP          ; -0.500       ; 0.000      ; 2.451      ;
; 2.747 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                                ; shiyan03_gate ; CP          ; -0.500       ; 0.000      ; 2.482      ;
; 2.775 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.010     ; 2.500      ;
; 2.781 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                                ; shiyan03_gate ; CP          ; -0.500       ; 0.000      ; 2.516      ;
; 2.902 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.022     ; 2.615      ;
; 2.902 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.022     ; 2.615      ;
; 4.268 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                ; CP            ; CP          ; 0.000        ; -0.293     ; 4.190      ;
; 4.360 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                                 ; CP            ; CP          ; 0.000        ; -0.294     ; 4.281      ;
; 4.376 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                ; CP            ; CP          ; 0.000        ; -0.294     ; 4.297      ;
; 4.404 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; CP            ; CP          ; 0.000        ; -0.294     ; 4.325      ;
+-------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ALU_A_latch'                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.211 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_A_latch ; -0.500       ; 0.217      ; 0.968      ;
; 1.220 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0] ; CP           ; ALU_A_latch ; -0.500       ; 0.208      ; 0.968      ;
; 1.223 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_A_latch ; -0.500       ; 0.217      ; 0.980      ;
; 1.235 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_A_latch ; -0.500       ; 0.197      ; 0.972      ;
; 1.236 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_A_latch ; -0.500       ; 0.192      ; 0.968      ;
; 1.244 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_A_latch ; -0.500       ; 0.194      ; 0.978      ;
; 1.244 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[7] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_A_latch ; -0.500       ; 0.197      ; 0.981      ;
; 1.247 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_A_latch ; -0.500       ; 0.192      ; 0.979      ;
; 1.552 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_A_latch ; -0.500       ; 0.217      ; 1.309      ;
; 1.560 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0] ; CP           ; ALU_A_latch ; -0.500       ; 0.208      ; 1.308      ;
; 1.563 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_A_latch ; -0.500       ; 0.217      ; 1.320      ;
; 1.575 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_A_latch ; -0.500       ; 0.197      ; 1.312      ;
; 1.578 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_A_latch ; -0.500       ; 0.192      ; 1.310      ;
; 1.584 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_A_latch ; -0.500       ; 0.194      ; 1.318      ;
; 1.587 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_A_latch ; -0.500       ; 0.192      ; 1.319      ;
; 1.606 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_A_latch ; -0.500       ; 0.197      ; 1.343      ;
; 1.756 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_A_latch ; -0.500       ; 0.193      ; 1.489      ;
; 1.760 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_A_latch ; -0.500       ; 0.195      ; 1.495      ;
; 1.768 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_A_latch ; -0.500       ; 0.193      ; 1.501      ;
; 1.774 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_A_latch ; -0.500       ; 0.196      ; 1.510      ;
; 1.780 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_A_latch ; -0.500       ; 0.195      ; 1.515      ;
; 1.794 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_A_latch ; -0.500       ; 0.193      ; 1.527      ;
; 1.811 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_A_latch ; -0.500       ; 0.196      ; 1.547      ;
; 2.013 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_A_latch ; -0.500       ; 0.200      ; 1.753      ;
; 2.017 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_A_latch ; -0.500       ; 0.207      ; 1.764      ;
; 2.038 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_A_latch ; -0.500       ; 0.207      ; 1.785      ;
; 2.038 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0] ; CP           ; ALU_A_latch ; -0.500       ; 0.201      ; 1.779      ;
; 2.039 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_A_latch ; -0.500       ; 0.207      ; 1.786      ;
; 2.052 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0] ; CP           ; ALU_A_latch ; -0.500       ; 0.201      ; 1.793      ;
; 2.062 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_A_latch ; -0.500       ; 0.189      ; 1.791      ;
; 2.098 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_A_latch ; -0.500       ; 0.207      ; 1.845      ;
; 2.227 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_A_latch ; -0.500       ; 0.197      ; 1.964      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ALU_Z_latch'                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.609 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; -0.123     ; 1.526      ;
; 1.618 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.080      ; 1.738      ;
; 1.680 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; -0.106     ; 1.614      ;
; 1.841 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[7]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.062      ; 1.943      ;
; 1.889 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.052      ; 1.981      ;
; 1.912 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; -0.106     ; 1.846      ;
; 1.943 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[6]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.079      ; 2.062      ;
; 1.968 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.063      ; 2.071      ;
; 1.991 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[5]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.067      ; 2.098      ;
; 1.991 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.052      ; 2.083      ;
; 2.027 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[6]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.069      ; 2.136      ;
; 2.042 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[5]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.052      ; 2.134      ;
; 2.070 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.063      ; 2.173      ;
; 2.071 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.062      ; 2.173      ;
; 2.113 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.069      ; 2.222      ;
; 2.116 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.062      ; 2.218      ;
; 2.150 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.073      ; 2.263      ;
; 2.195 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; -0.106     ; 2.129      ;
; 2.218 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[5]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.077      ; 2.335      ;
; 2.218 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.062      ; 2.320      ;
; 2.221 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.037      ; 2.298      ;
; 2.231 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; -0.125     ; 2.146      ;
; 2.244 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.063      ; 2.347      ;
; 2.275 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; -0.096     ; 2.219      ;
; 2.298 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.072      ; 2.410      ;
; 2.323 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.074      ; 2.437      ;
; 2.323 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.037      ; 2.400      ;
; 2.340 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.079      ; 2.459      ;
; 2.345 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; -0.096     ; 2.289      ;
; 2.366 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; -0.500       ; 0.197      ; 2.103      ;
; 2.403 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.047      ; 2.490      ;
; 2.445 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.054      ; 2.539      ;
; 2.448 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; -0.095     ; 2.393      ;
; 2.456 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; -0.124     ; 2.372      ;
; 2.471 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.073      ; 2.584      ;
; 2.518 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; -0.095     ; 2.463      ;
; 2.576 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.048      ; 2.664      ;
; 2.706 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; -0.500       ; 0.197      ; 2.443      ;
; 2.842 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_Z_latch ; -0.500       ; 0.035      ; 2.417      ;
; 2.887 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; -0.500       ; 0.198      ; 2.625      ;
; 2.911 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[7] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.183      ; 2.634      ;
; 3.001 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; -0.500       ; 0.171      ; 2.712      ;
; 3.099 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; -0.500       ; 0.035      ; 2.674      ;
; 3.114 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_Z_latch ; -0.500       ; -0.002     ; 2.652      ;
; 3.177 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.193      ; 2.910      ;
; 3.181 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; -0.500       ; 0.194      ; 2.915      ;
; 3.182 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_Z_latch ; -0.500       ; 0.035      ; 2.757      ;
; 3.209 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0] ; CP           ; ALU_Z_latch ; -0.500       ; 0.007      ; 2.756      ;
; 3.226 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.194      ; 2.960      ;
; 3.249 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.183      ; 2.972      ;
; 3.256 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; -0.500       ; 0.204      ; 3.000      ;
; 3.273 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; -0.500       ; 0.196      ; 3.009      ;
; 3.290 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.193      ; 3.023      ;
; 3.305 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; -0.500       ; 0.205      ; 3.050      ;
; 3.315 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.186      ; 3.041      ;
; 3.341 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; -0.500       ; 0.171      ; 3.052      ;
; 3.369 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; -0.500       ; 0.204      ; 3.113      ;
; 3.404 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; -0.500       ; 0.203      ; 3.147      ;
; 3.414 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.186      ; 3.140      ;
; 3.430 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; -0.500       ; 0.036      ; 3.006      ;
; 3.440 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; -0.500       ; 0.035      ; 3.015      ;
; 3.453 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; -0.500       ; 0.204      ; 3.197      ;
; 3.454 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_Z_latch ; -0.500       ; -0.002     ; 2.992      ;
; 3.494 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; -0.500       ; 0.035      ; 3.069      ;
; 3.500 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_Z_latch ; -0.500       ; 0.036      ; 3.076      ;
; 3.509 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; -0.500       ; 0.178      ; 3.227      ;
; 3.517 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; -0.500       ; 0.172      ; 3.229      ;
; 3.517 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; -0.500       ; 0.203      ; 3.260      ;
; 3.518 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.193      ; 3.251      ;
; 3.537 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; -0.500       ; 0.172      ; 3.249      ;
; 3.549 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0] ; CP           ; ALU_Z_latch ; -0.500       ; 0.007      ; 3.096      ;
; 3.558 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; -0.500       ; 0.179      ; 3.277      ;
; 3.566 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.194      ; 3.300      ;
; 3.580 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.184      ; 3.304      ;
; 3.597 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; -0.500       ; 0.204      ; 3.341      ;
; 3.611 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_Z_latch ; -0.500       ; 0.008      ; 3.159      ;
; 3.615 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; -0.500       ; 0.196      ; 3.351      ;
; 3.622 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; -0.500       ; 0.178      ; 3.340      ;
; 3.630 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.193      ; 3.363      ;
; 3.641 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; -0.500       ; 0.196      ; 3.377      ;
; 3.645 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; -0.500       ; 0.205      ; 3.390      ;
; 3.653 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_Z_latch ; -0.500       ; -0.003     ; 3.190      ;
; 3.657 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.186      ; 3.383      ;
; 3.658 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_Z_latch ; -0.500       ; 0.025      ; 3.223      ;
; 3.659 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; -0.500       ; 0.195      ; 3.394      ;
; 3.680 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.186      ; 3.406      ;
; 3.690 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_Z_latch ; -0.500       ; -0.003     ; 3.227      ;
; 3.699 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.186      ; 3.425      ;
; 3.709 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; -0.500       ; 0.204      ; 3.453      ;
; 3.717 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_Z_latch ; -0.500       ; 0.025      ; 3.282      ;
; 3.745 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; -0.500       ; 0.203      ; 3.488      ;
; 3.746 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; -0.500       ; 0.171      ; 3.457      ;
; 3.754 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.186      ; 3.480      ;
; 3.770 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; -0.500       ; 0.036      ; 3.346      ;
; 3.784 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; -0.500       ; 0.026      ; 3.350      ;
; 3.793 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; -0.500       ; 0.197      ; 3.530      ;
; 3.793 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; -0.500       ; 0.204      ; 3.537      ;
; 3.807 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; -0.500       ; 0.194      ; 3.541      ;
; 3.831 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; -0.500       ; 0.197      ; 3.568      ;
; 3.834 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; -0.500       ; 0.035      ; 3.409      ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CP'                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CP    ; Rise       ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CP    ; Rise       ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CP    ; Rise       ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CP    ; Rise       ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CP    ; Rise       ; CP                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                                 ;
; 0.176  ; 0.406        ; 0.230          ; Low Pulse Width  ; CP    ; Rise       ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.176  ; 0.406        ; 0.230          ; Low Pulse Width  ; CP    ; Rise       ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.177  ; 0.407        ; 0.230          ; Low Pulse Width  ; CP    ; Rise       ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 0.178  ; 0.408        ; 0.230          ; Low Pulse Width  ; CP    ; Rise       ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                                ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                                ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                                ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                                ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                                ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                                ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                                ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                                ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                                ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                                ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                                ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                                ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                                ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                                ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                                ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                                ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                                ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                                 ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                                 ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]                                                                 ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                                 ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                                ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                                ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                                ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                                ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                                ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                                ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                                ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                                ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                                ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                                ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                                ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                                 ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                                                 ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                                                 ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                                 ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                                ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                                 ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                                                 ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                                                 ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                                 ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                                ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                                ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                                ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ALU_A_latch'                                                                                          ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; ALU_A_latch ; Rise       ; ALU_A_latch                                               ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Rise       ; ALU_A_latch~input|o                                       ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Rise       ; ALU_A_latch~inputclkctrl|inclk[0]                         ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Rise       ; ALU_A_latch~inputclkctrl|outclk                           ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0] ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[7] ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1] ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2] ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3] ;
; 0.481  ; 0.481        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[0]|datac                ;
; 0.481  ; 0.481        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[7]|datac                ;
; 0.482  ; 0.482        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[1]|datac                ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[2]|datac                ;
; 0.484  ; 0.484        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[3]|datac                ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[4]|datac                ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[5]|datac                ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[6]|datac                ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4] ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[5] ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[6] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Rise       ; ALU_A_latch~input|i                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Rise       ; ALU_A_latch~input|i                                       ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[4]|datac                ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[5]|datac                ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[6]|datac                ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4] ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[5] ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[6] ;
; 0.514  ; 0.514        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[2]|datac                ;
; 0.514  ; 0.514        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[3]|datac                ;
; 0.517  ; 0.517        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[0]|datac                ;
; 0.517  ; 0.517        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[1]|datac                ;
; 0.517  ; 0.517        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[7]|datac                ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2] ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3] ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0] ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1] ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[7] ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Rise       ; ALU_A_latch~inputclkctrl|inclk[0]                         ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Rise       ; ALU_A_latch~inputclkctrl|outclk                           ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Rise       ; ALU_A_latch~input|o                                       ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ALU_Z_latch'                                                                                           ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; ALU_Z_latch ; Rise       ; ALU_Z_latch                                                ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0] ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Rise       ; ALU_Z_latch~input|o                                        ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Rise       ; ALU_Z_latch~inputclkctrl|inclk[0]                          ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Rise       ; ALU_Z_latch~inputclkctrl|outclk                            ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ;
; 0.489  ; 0.489        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ;
; 0.492  ; 0.492        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[4]|datac                ;
; 0.492  ; 0.492        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[6]|datac                ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[1]|datad                ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[7]|datac                ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[5]|datac                ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[0]|datad                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Rise       ; ALU_Z_latch~input|i                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Rise       ; ALU_Z_latch~input|i                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[2]|datad                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[2]|datad                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[3]|datad                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[3]|datad                ;
; 0.503  ; 0.503        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[0]|datad                ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[5]|datac                ;
; 0.504  ; 0.504        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[1]|datad                ;
; 0.505  ; 0.505        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[7]|datac                ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[4]|datac                ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[6]|datac                ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ;
; 0.511  ; 0.511        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Rise       ; ALU_Z_latch~inputclkctrl|inclk[0]                          ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Rise       ; ALU_Z_latch~inputclkctrl|outclk                            ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Rise       ; ALU_Z_latch~input|o                                        ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0] ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'shiyan03_gate'                                                                                                         ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                                                                   ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; shiyan03_gate ; Rise       ; shiyan03_gate                                                            ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Rise       ; shiyan03_gate~input|o                                                    ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Rise       ; shiyan03_gate~inputclkctrl|inclk[0]                                      ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Rise       ; shiyan03_gate~inputclkctrl|outclk                                        ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[5] ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[4] ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[7] ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6] ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[6]|datac                         ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[0]|datac                         ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[1]|datac                         ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[2]|datac                         ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[4]|datac                         ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[5]|datac                         ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[7]|datac                         ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[3]|datac                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Rise       ; shiyan03_gate~input|i                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Rise       ; shiyan03_gate~input|i                                                    ;
; 0.502  ; 0.502        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[0]|datac                         ;
; 0.502  ; 0.502        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[1]|datac                         ;
; 0.502  ; 0.502        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[2]|datac                         ;
; 0.502  ; 0.502        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[3]|datac                         ;
; 0.502  ; 0.502        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[4]|datac                         ;
; 0.502  ; 0.502        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[5]|datac                         ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[6]|datac                         ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[7]|datac                         ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6] ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[4] ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[7] ;
; 0.517  ; 0.517        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ;
; 0.522  ; 0.522        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[5] ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Rise       ; shiyan03_gate~inputclkctrl|inclk[0]                                      ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Rise       ; shiyan03_gate~inputclkctrl|outclk                                        ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Rise       ; shiyan03_gate~input|o                                                    ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+-----------------+---------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+---------------+-------+-------+------------+-----------------+
; sel[*]          ; ALU_A_latch   ; 4.798 ; 4.817 ; Fall       ; ALU_A_latch     ;
;  sel[0]         ; ALU_A_latch   ; 4.798 ; 4.817 ; Fall       ; ALU_A_latch     ;
;  sel[1]         ; ALU_A_latch   ; 4.532 ; 4.591 ; Fall       ; ALU_A_latch     ;
; OP[*]           ; ALU_Z_latch   ; 6.929 ; 6.800 ; Fall       ; ALU_Z_latch     ;
;  OP[0]          ; ALU_Z_latch   ; 6.929 ; 6.800 ; Fall       ; ALU_Z_latch     ;
;  OP[1]          ; ALU_Z_latch   ; 6.734 ; 6.795 ; Fall       ; ALU_Z_latch     ;
; sel[*]          ; ALU_Z_latch   ; 7.685 ; 7.720 ; Fall       ; ALU_Z_latch     ;
;  sel[0]         ; ALU_Z_latch   ; 7.685 ; 7.720 ; Fall       ; ALU_Z_latch     ;
;  sel[1]         ; ALU_Z_latch   ; 7.413 ; 7.497 ; Fall       ; ALU_Z_latch     ;
; A[*]            ; CP            ; 4.405 ; 4.582 ; Rise       ; CP              ;
;  A[0]           ; CP            ; 3.881 ; 4.065 ; Rise       ; CP              ;
;  A[1]           ; CP            ; 4.405 ; 4.582 ; Rise       ; CP              ;
; BUS_input[*]    ; CP            ; 3.535 ; 3.277 ; Rise       ; CP              ;
;  BUS_input[0]   ; CP            ; 2.325 ; 2.265 ; Rise       ; CP              ;
;  BUS_input[1]   ; CP            ; 2.328 ; 2.258 ; Rise       ; CP              ;
;  BUS_input[2]   ; CP            ; 0.183 ; 0.262 ; Rise       ; CP              ;
;  BUS_input[3]   ; CP            ; 0.291 ; 0.368 ; Rise       ; CP              ;
;  BUS_input[4]   ; CP            ; 2.309 ; 2.332 ; Rise       ; CP              ;
;  BUS_input[5]   ; CP            ; 2.911 ; 2.701 ; Rise       ; CP              ;
;  BUS_input[6]   ; CP            ; 0.753 ; 0.701 ; Rise       ; CP              ;
;  BUS_input[7]   ; CP            ; 3.535 ; 3.277 ; Rise       ; CP              ;
; CLR             ; CP            ; 3.423 ; 3.455 ; Rise       ; CP              ;
; Load            ; CP            ; 4.304 ; 4.181 ; Rise       ; CP              ;
; ZF_input        ; CP            ; 3.260 ; 3.202 ; Rise       ; CP              ;
; input_bus       ; CP            ; 0.830 ; 1.344 ; Rise       ; CP              ;
; register_enable ; CP            ; 4.055 ; 3.843 ; Rise       ; CP              ;
; shiyan03_input  ; CP            ; 3.547 ; 3.841 ; Rise       ; CP              ;
; shiyan03_outout ; CP            ; 5.026 ; 5.113 ; Rise       ; CP              ;
; shiyan03_wren   ; CP            ; 1.549 ; 1.649 ; Rise       ; CP              ;
; BUS_input[*]    ; shiyan03_gate ; 4.411 ; 4.125 ; Fall       ; shiyan03_gate   ;
;  BUS_input[0]   ; shiyan03_gate ; 3.157 ; 3.190 ; Fall       ; shiyan03_gate   ;
;  BUS_input[1]   ; shiyan03_gate ; 3.151 ; 3.194 ; Fall       ; shiyan03_gate   ;
;  BUS_input[2]   ; shiyan03_gate ; 1.031 ; 1.219 ; Fall       ; shiyan03_gate   ;
;  BUS_input[3]   ; shiyan03_gate ; 1.073 ; 1.267 ; Fall       ; shiyan03_gate   ;
;  BUS_input[4]   ; shiyan03_gate ; 3.120 ; 3.238 ; Fall       ; shiyan03_gate   ;
;  BUS_input[5]   ; shiyan03_gate ; 4.411 ; 4.125 ; Fall       ; shiyan03_gate   ;
;  BUS_input[6]   ; shiyan03_gate ; 1.286 ; 1.485 ; Fall       ; shiyan03_gate   ;
;  BUS_input[7]   ; shiyan03_gate ; 3.711 ; 3.705 ; Fall       ; shiyan03_gate   ;
; input_bus       ; shiyan03_gate ; 2.254 ; 2.844 ; Fall       ; shiyan03_gate   ;
; shiyan03_input  ; shiyan03_gate ; 4.971 ; 5.341 ; Fall       ; shiyan03_gate   ;
+-----------------+---------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+-----------------+---------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port    ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+---------------+--------+--------+------------+-----------------+
; sel[*]          ; ALU_A_latch   ; -1.969 ; -2.046 ; Fall       ; ALU_A_latch     ;
;  sel[0]         ; ALU_A_latch   ; -1.969 ; -2.046 ; Fall       ; ALU_A_latch     ;
;  sel[1]         ; ALU_A_latch   ; -2.037 ; -2.106 ; Fall       ; ALU_A_latch     ;
; OP[*]           ; ALU_Z_latch   ; -2.261 ; -2.348 ; Fall       ; ALU_Z_latch     ;
;  OP[0]          ; ALU_Z_latch   ; -2.618 ; -2.729 ; Fall       ; ALU_Z_latch     ;
;  OP[1]          ; ALU_Z_latch   ; -2.261 ; -2.348 ; Fall       ; ALU_Z_latch     ;
; sel[*]          ; ALU_Z_latch   ; -3.295 ; -3.391 ; Fall       ; ALU_Z_latch     ;
;  sel[0]         ; ALU_Z_latch   ; -3.684 ; -3.715 ; Fall       ; ALU_Z_latch     ;
;  sel[1]         ; ALU_Z_latch   ; -3.295 ; -3.391 ; Fall       ; ALU_Z_latch     ;
; A[*]            ; CP            ; -2.588 ; -2.746 ; Rise       ; CP              ;
;  A[0]           ; CP            ; -2.588 ; -2.746 ; Rise       ; CP              ;
;  A[1]           ; CP            ; -3.078 ; -3.164 ; Rise       ; CP              ;
; BUS_input[*]    ; CP            ; 0.198  ; 0.123  ; Rise       ; CP              ;
;  BUS_input[0]   ; CP            ; -1.880 ; -1.820 ; Rise       ; CP              ;
;  BUS_input[1]   ; CP            ; -1.884 ; -1.813 ; Rise       ; CP              ;
;  BUS_input[2]   ; CP            ; 0.198  ; 0.123  ; Rise       ; CP              ;
;  BUS_input[3]   ; CP            ; 0.095  ; 0.021  ; Rise       ; CP              ;
;  BUS_input[4]   ; CP            ; -1.834 ; -1.855 ; Rise       ; CP              ;
;  BUS_input[5]   ; CP            ; -2.442 ; -2.238 ; Rise       ; CP              ;
;  BUS_input[6]   ; CP            ; -0.372 ; -0.324 ; Rise       ; CP              ;
;  BUS_input[7]   ; CP            ; -3.039 ; -2.790 ; Rise       ; CP              ;
; CLR             ; CP            ; -2.317 ; -2.460 ; Rise       ; CP              ;
; Load            ; CP            ; -3.685 ; -3.612 ; Rise       ; CP              ;
; ZF_input        ; CP            ; -2.701 ; -2.693 ; Rise       ; CP              ;
; input_bus       ; CP            ; 0.602  ; 0.285  ; Rise       ; CP              ;
; register_enable ; CP            ; -2.749 ; -2.729 ; Rise       ; CP              ;
; shiyan03_input  ; CP            ; -2.105 ; -2.347 ; Rise       ; CP              ;
; shiyan03_outout ; CP            ; -2.044 ; -2.119 ; Rise       ; CP              ;
; shiyan03_wren   ; CP            ; -1.115 ; -1.208 ; Rise       ; CP              ;
; BUS_input[*]    ; shiyan03_gate ; 0.035  ; -0.157 ; Fall       ; shiyan03_gate   ;
;  BUS_input[0]   ; shiyan03_gate ; -2.110 ; -2.138 ; Fall       ; shiyan03_gate   ;
;  BUS_input[1]   ; shiyan03_gate ; -2.102 ; -2.132 ; Fall       ; shiyan03_gate   ;
;  BUS_input[2]   ; shiyan03_gate ; -0.046 ; -0.218 ; Fall       ; shiyan03_gate   ;
;  BUS_input[3]   ; shiyan03_gate ; -0.085 ; -0.262 ; Fall       ; shiyan03_gate   ;
;  BUS_input[4]   ; shiyan03_gate ; -2.043 ; -2.154 ; Fall       ; shiyan03_gate   ;
;  BUS_input[5]   ; shiyan03_gate ; -3.319 ; -3.040 ; Fall       ; shiyan03_gate   ;
;  BUS_input[6]   ; shiyan03_gate ; 0.035  ; -0.157 ; Fall       ; shiyan03_gate   ;
;  BUS_input[7]   ; shiyan03_gate ; -2.643 ; -2.634 ; Fall       ; shiyan03_gate   ;
; input_bus       ; shiyan03_gate ; 0.265  ; 0.041  ; Fall       ; shiyan03_gate   ;
; shiyan03_input  ; shiyan03_gate ; -2.442 ; -2.591 ; Fall       ; shiyan03_gate   ;
+-----------------+---------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Clock to Output Times                                                           ;
+----------------+---------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port    ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+---------------+--------+--------+------------+-----------------+
; BUS_OUTPUT[*]  ; ALU_Z_latch   ; 12.746 ; 11.882 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[0] ; ALU_Z_latch   ; 8.909  ; 8.629  ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[1] ; ALU_Z_latch   ; 8.556  ; 8.141  ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[2] ; ALU_Z_latch   ; 10.451 ; 9.609  ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[3] ; ALU_Z_latch   ; 11.551 ; 10.686 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[4] ; ALU_Z_latch   ; 10.268 ; 9.865  ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[5] ; ALU_Z_latch   ; 8.913  ; 8.458  ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[6] ; ALU_Z_latch   ; 12.746 ; 11.882 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[7] ; ALU_Z_latch   ; 9.297  ; 8.760  ; Fall       ; ALU_Z_latch     ;
; BUS_OUTPUT[*]  ; CP            ; 17.357 ; 16.260 ; Rise       ; CP              ;
;  BUS_OUTPUT[0] ; CP            ; 13.558 ; 12.941 ; Rise       ; CP              ;
;  BUS_OUTPUT[1] ; CP            ; 13.571 ; 12.791 ; Rise       ; CP              ;
;  BUS_OUTPUT[2] ; CP            ; 14.495 ; 13.553 ; Rise       ; CP              ;
;  BUS_OUTPUT[3] ; CP            ; 14.674 ; 13.791 ; Rise       ; CP              ;
;  BUS_OUTPUT[4] ; CP            ; 16.033 ; 15.319 ; Rise       ; CP              ;
;  BUS_OUTPUT[5] ; CP            ; 14.194 ; 13.385 ; Rise       ; CP              ;
;  BUS_OUTPUT[6] ; CP            ; 17.357 ; 16.260 ; Rise       ; CP              ;
;  BUS_OUTPUT[7] ; CP            ; 12.911 ; 12.382 ; Rise       ; CP              ;
; JNZ_output[*]  ; CP            ; 8.796  ; 8.468  ; Rise       ; CP              ;
;  JNZ_output[0] ; CP            ; 8.796  ; 8.194  ; Rise       ; CP              ;
;  JNZ_output[1] ; CP            ; 8.554  ; 8.468  ; Rise       ; CP              ;
;  JNZ_output[2] ; CP            ; 7.410  ; 7.071  ; Rise       ; CP              ;
;  JNZ_output[3] ; CP            ; 8.187  ; 7.842  ; Rise       ; CP              ;
;  JNZ_output[4] ; CP            ; 7.079  ; 6.855  ; Rise       ; CP              ;
;  JNZ_output[5] ; CP            ; 7.920  ; 7.585  ; Rise       ; CP              ;
;  JNZ_output[6] ; CP            ; 7.126  ; 6.891  ; Rise       ; CP              ;
;  JNZ_output[7] ; CP            ; 7.446  ; 7.126  ; Rise       ; CP              ;
; BUS_OUTPUT[*]  ; shiyan03_gate ; 13.238 ; 12.392 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[0] ; shiyan03_gate ; 9.372  ; 9.041  ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[1] ; shiyan03_gate ; 9.624  ; 9.258  ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[2] ; shiyan03_gate ; 10.528 ; 10.010 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[3] ; shiyan03_gate ; 10.509 ; 10.026 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[4] ; shiyan03_gate ; 11.897 ; 11.456 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[5] ; shiyan03_gate ; 10.088 ; 9.532  ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[6] ; shiyan03_gate ; 13.238 ; 12.392 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[7] ; shiyan03_gate ; 8.974  ; 8.650  ; Fall       ; shiyan03_gate   ;
+----------------+---------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                   ;
+----------------+---------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port    ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+---------------+--------+--------+------------+-----------------+
; BUS_OUTPUT[*]  ; ALU_Z_latch   ; 8.280  ; 7.855  ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[0] ; ALU_Z_latch   ; 8.564  ; 8.252  ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[1] ; ALU_Z_latch   ; 8.280  ; 7.855  ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[2] ; ALU_Z_latch   ; 10.172 ; 9.360  ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[3] ; ALU_Z_latch   ; 11.123 ; 10.276 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[4] ; ALU_Z_latch   ; 9.980  ; 9.582  ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[5] ; ALU_Z_latch   ; 8.594  ; 8.147  ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[6] ; ALU_Z_latch   ; 12.413 ; 11.591 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[7] ; ALU_Z_latch   ; 8.986  ; 8.457  ; Fall       ; ALU_Z_latch     ;
; BUS_OUTPUT[*]  ; CP            ; 9.385  ; 8.852  ; Rise       ; CP              ;
;  BUS_OUTPUT[0] ; CP            ; 9.759  ; 9.276  ; Rise       ; CP              ;
;  BUS_OUTPUT[1] ; CP            ; 9.743  ; 9.167  ; Rise       ; CP              ;
;  BUS_OUTPUT[2] ; CP            ; 11.079 ; 10.256 ; Rise       ; CP              ;
;  BUS_OUTPUT[3] ; CP            ; 12.273 ; 11.295 ; Rise       ; CP              ;
;  BUS_OUTPUT[4] ; CP            ; 10.426 ; 10.081 ; Rise       ; CP              ;
;  BUS_OUTPUT[5] ; CP            ; 9.385  ; 8.852  ; Rise       ; CP              ;
;  BUS_OUTPUT[6] ; CP            ; 12.581 ; 11.803 ; Rise       ; CP              ;
;  BUS_OUTPUT[7] ; CP            ; 10.194 ; 9.514  ; Rise       ; CP              ;
; JNZ_output[*]  ; CP            ; 6.926  ; 6.708  ; Rise       ; CP              ;
;  JNZ_output[0] ; CP            ; 8.574  ; 7.994  ; Rise       ; CP              ;
;  JNZ_output[1] ; CP            ; 8.401  ; 8.321  ; Rise       ; CP              ;
;  JNZ_output[2] ; CP            ; 7.244  ; 6.915  ; Rise       ; CP              ;
;  JNZ_output[3] ; CP            ; 7.989  ; 7.655  ; Rise       ; CP              ;
;  JNZ_output[4] ; CP            ; 6.926  ; 6.708  ; Rise       ; CP              ;
;  JNZ_output[5] ; CP            ; 7.733  ; 7.409  ; Rise       ; CP              ;
;  JNZ_output[6] ; CP            ; 6.971  ; 6.742  ; Rise       ; CP              ;
;  JNZ_output[7] ; CP            ; 7.278  ; 6.969  ; Rise       ; CP              ;
; BUS_OUTPUT[*]  ; shiyan03_gate ; 8.599  ; 8.346  ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[0] ; shiyan03_gate ; 8.997  ; 8.669  ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[1] ; shiyan03_gate ; 9.258  ; 8.769  ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[2] ; shiyan03_gate ; 10.124 ; 9.490  ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[3] ; shiyan03_gate ; 10.195 ; 9.596  ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[4] ; shiyan03_gate ; 11.474 ; 11.046 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[5] ; shiyan03_gate ; 9.683  ; 9.140  ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[6] ; shiyan03_gate ; 12.770 ; 11.954 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[7] ; shiyan03_gate ; 8.599  ; 8.346  ; Fall       ; shiyan03_gate   ;
+----------------+---------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------+
; Propagation Delay                                                   ;
+-----------------+---------------+--------+--------+--------+--------+
; Input Port      ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+-----------------+---------------+--------+--------+--------+--------+
; ALU_Z_bus       ; BUS_OUTPUT[0] ; 9.970  ; 11.046 ; 11.190 ; 9.426  ;
; ALU_Z_bus       ; BUS_OUTPUT[1] ; 9.980  ; 10.039 ; 10.447 ; 9.436  ;
; ALU_Z_bus       ; BUS_OUTPUT[2] ; 10.906 ; 12.058 ; 12.785 ; 10.215 ;
; ALU_Z_bus       ; BUS_OUTPUT[3] ; 10.607 ; 11.967 ; 12.810 ; 9.973  ;
; ALU_Z_bus       ; BUS_OUTPUT[4] ; 9.555  ; 11.157 ; 11.341 ; 9.072  ;
; ALU_Z_bus       ; BUS_OUTPUT[5] ; 9.555  ; 9.555  ; 9.662  ; 9.072  ;
; ALU_Z_bus       ; BUS_OUTPUT[6] ; 12.418 ; 12.426 ; 13.121 ; 11.522 ;
; ALU_Z_bus       ; BUS_OUTPUT[7] ; 9.565  ; 10.027 ; 10.333 ; 9.082  ;
; PC_Bus          ; JNZ_output[0] ; 6.528  ; 6.528  ; 6.546  ; 6.413  ;
; PC_Bus          ; JNZ_output[1] ; 6.705  ; 6.705  ; 6.806  ; 6.673  ;
; PC_Bus          ; JNZ_output[2] ; 6.679  ; 6.679  ; 6.778  ; 6.645  ;
; PC_Bus          ; JNZ_output[3] ; 6.669  ; 6.669  ; 6.683  ; 6.550  ;
; PC_Bus          ; JNZ_output[4] ; 6.705  ; 6.705  ; 6.806  ; 6.673  ;
; PC_Bus          ; JNZ_output[5] ; 6.678  ; 6.678  ; 6.705  ; 6.572  ;
; PC_Bus          ; JNZ_output[6] ; 6.699  ; 6.699  ; 6.792  ; 6.659  ;
; PC_Bus          ; JNZ_output[7] ; 6.679  ; 6.679  ; 6.778  ; 6.645  ;
; register_bus    ; BUS_OUTPUT[0] ; 9.892  ; 10.652 ; 10.892 ; 9.438  ;
; register_bus    ; BUS_OUTPUT[1] ; 9.902  ; 10.053 ; 10.486 ; 9.448  ;
; register_bus    ; BUS_OUTPUT[2] ; 10.828 ; 11.353 ; 12.189 ; 10.227 ;
; register_bus    ; BUS_OUTPUT[3] ; 10.529 ; 11.969 ; 12.745 ; 9.985  ;
; register_bus    ; BUS_OUTPUT[4] ; 9.477  ; 10.523 ; 10.791 ; 9.084  ;
; register_bus    ; BUS_OUTPUT[5] ; 9.477  ; 9.477  ; 9.449  ; 9.084  ;
; register_bus    ; BUS_OUTPUT[6] ; 12.340 ; 12.340 ; 12.907 ; 11.534 ;
; register_bus    ; BUS_OUTPUT[7] ; 9.487  ; 9.487  ; 9.787  ; 9.094  ;
; sel[0]          ; BUS_OUTPUT[0] ; 11.876 ; 11.396 ; 11.918 ; 11.438 ;
; sel[0]          ; BUS_OUTPUT[1] ; 11.793 ; 11.236 ; 11.878 ; 11.317 ;
; sel[0]          ; BUS_OUTPUT[2] ; 13.504 ; 12.633 ; 13.501 ; 12.626 ;
; sel[0]          ; BUS_OUTPUT[3] ; 14.832 ; 13.817 ; 14.828 ; 13.809 ;
; sel[0]          ; BUS_OUTPUT[4] ; 12.923 ; 12.551 ; 12.960 ; 12.588 ;
; sel[0]          ; BUS_OUTPUT[5] ; 11.898 ; 11.334 ; 11.933 ; 11.369 ;
; sel[0]          ; BUS_OUTPUT[6] ; 15.085 ; 14.248 ; 15.120 ; 14.283 ;
; sel[0]          ; BUS_OUTPUT[7] ; 13.344 ; 12.631 ; 13.363 ; 12.650 ;
; sel[1]          ; BUS_OUTPUT[0] ; 12.124 ; 11.645 ; 12.013 ; 11.604 ;
; sel[1]          ; BUS_OUTPUT[1] ; 11.821 ; 11.260 ; 11.907 ; 11.346 ;
; sel[1]          ; BUS_OUTPUT[2] ; 13.218 ; 12.343 ; 13.322 ; 12.447 ;
; sel[1]          ; BUS_OUTPUT[3] ; 14.543 ; 13.524 ; 14.647 ; 13.628 ;
; sel[1]          ; BUS_OUTPUT[4] ; 12.654 ; 12.285 ; 12.738 ; 12.366 ;
; sel[1]          ; BUS_OUTPUT[5] ; 11.626 ; 11.066 ; 11.710 ; 11.146 ;
; sel[1]          ; BUS_OUTPUT[6] ; 14.814 ; 13.980 ; 14.896 ; 14.059 ;
; sel[1]          ; BUS_OUTPUT[7] ; 13.078 ; 12.365 ; 13.137 ; 12.424 ;
; shiyan03_bus    ; BUS_OUTPUT[0] ; 10.104 ; 10.104 ; 9.960  ; 9.609  ;
; shiyan03_bus    ; BUS_OUTPUT[1] ; 10.114 ; 10.114 ; 9.831  ; 9.619  ;
; shiyan03_bus    ; BUS_OUTPUT[2] ; 11.040 ; 11.040 ; 10.847 ; 10.398 ;
; shiyan03_bus    ; BUS_OUTPUT[3] ; 10.741 ; 10.741 ; 10.533 ; 10.156 ;
; shiyan03_bus    ; BUS_OUTPUT[4] ; 9.689  ; 10.153 ; 10.356 ; 9.255  ;
; shiyan03_bus    ; BUS_OUTPUT[5] ; 9.689  ; 9.689  ; 9.388  ; 9.255  ;
; shiyan03_bus    ; BUS_OUTPUT[6] ; 12.552 ; 12.552 ; 12.636 ; 11.705 ;
; shiyan03_bus    ; BUS_OUTPUT[7] ; 9.699  ; 9.699  ; 9.398  ; 9.265  ;
; shiyan03_outout ; BUS_OUTPUT[0] ; 10.290 ; 10.440 ; 10.707 ; 9.762  ;
; shiyan03_outout ; BUS_OUTPUT[1] ; 10.300 ; 10.300 ; 10.236 ; 9.772  ;
; shiyan03_outout ; BUS_OUTPUT[2] ; 11.226 ; 11.226 ; 11.227 ; 10.551 ;
; shiyan03_outout ; BUS_OUTPUT[3] ; 10.927 ; 10.927 ; 10.811 ; 10.309 ;
; shiyan03_outout ; BUS_OUTPUT[4] ; 9.875  ; 10.246 ; 10.482 ; 9.408  ;
; shiyan03_outout ; BUS_OUTPUT[5] ; 9.875  ; 9.875  ; 9.541  ; 9.408  ;
; shiyan03_outout ; BUS_OUTPUT[6] ; 12.738 ; 12.738 ; 12.879 ; 11.858 ;
; shiyan03_outout ; BUS_OUTPUT[7] ; 9.885  ; 9.885  ; 9.551  ; 9.418  ;
+-----------------+---------------+--------+--------+--------+--------+


+---------------------------------------------------------------------+
; Minimum Propagation Delay                                           ;
+-----------------+---------------+--------+--------+--------+--------+
; Input Port      ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+-----------------+---------------+--------+--------+--------+--------+
; ALU_Z_bus       ; BUS_OUTPUT[0] ; 9.476  ; 9.469  ; 9.072  ; 9.072  ;
; ALU_Z_bus       ; BUS_OUTPUT[1] ; 9.486  ; 9.479  ; 9.082  ; 9.082  ;
; ALU_Z_bus       ; BUS_OUTPUT[2] ; 10.375 ; 10.368 ; 9.829  ; 9.829  ;
; ALU_Z_bus       ; BUS_OUTPUT[3] ; 10.087 ; 10.080 ; 9.597  ; 9.597  ;
; ALU_Z_bus       ; BUS_OUTPUT[4] ; 9.078  ; 9.071  ; 8.733  ; 8.733  ;
; ALU_Z_bus       ; BUS_OUTPUT[5] ; 9.078  ; 8.987  ; 8.733  ; 8.733  ;
; ALU_Z_bus       ; BUS_OUTPUT[6] ; 11.835 ; 11.831 ; 11.084 ; 11.084 ;
; ALU_Z_bus       ; BUS_OUTPUT[7] ; 9.088  ; 9.081  ; 8.743  ; 8.743  ;
; PC_Bus          ; JNZ_output[0] ; 6.167  ; 6.160  ; 6.179  ; 6.179  ;
; PC_Bus          ; JNZ_output[1] ; 6.337  ; 6.330  ; 6.429  ; 6.429  ;
; PC_Bus          ; JNZ_output[2] ; 6.312  ; 6.305  ; 6.402  ; 6.402  ;
; PC_Bus          ; JNZ_output[3] ; 6.302  ; 6.295  ; 6.311  ; 6.311  ;
; PC_Bus          ; JNZ_output[4] ; 6.337  ; 6.330  ; 6.429  ; 6.429  ;
; PC_Bus          ; JNZ_output[5] ; 6.310  ; 6.303  ; 6.331  ; 6.331  ;
; PC_Bus          ; JNZ_output[6] ; 6.330  ; 6.323  ; 6.415  ; 6.415  ;
; PC_Bus          ; JNZ_output[7] ; 6.312  ; 6.305  ; 6.402  ; 6.402  ;
; register_bus    ; BUS_OUTPUT[0] ; 9.373  ; 9.366  ; 9.030  ; 9.030  ;
; register_bus    ; BUS_OUTPUT[1] ; 9.383  ; 9.376  ; 9.040  ; 9.040  ;
; register_bus    ; BUS_OUTPUT[2] ; 10.272 ; 10.265 ; 9.787  ; 9.787  ;
; register_bus    ; BUS_OUTPUT[3] ; 9.984  ; 9.977  ; 9.555  ; 9.555  ;
; register_bus    ; BUS_OUTPUT[4] ; 8.975  ; 8.968  ; 8.691  ; 8.691  ;
; register_bus    ; BUS_OUTPUT[5] ; 8.975  ; 8.741  ; 8.691  ; 8.691  ;
; register_bus    ; BUS_OUTPUT[6] ; 11.732 ; 11.728 ; 11.042 ; 11.042 ;
; register_bus    ; BUS_OUTPUT[7] ; 8.985  ; 8.978  ; 8.701  ; 8.701  ;
; sel[0]          ; BUS_OUTPUT[0] ; 11.396 ; 10.915 ; 11.409 ; 10.923 ;
; sel[0]          ; BUS_OUTPUT[1] ; 10.928 ; 10.361 ; 10.954 ; 10.456 ;
; sel[0]          ; BUS_OUTPUT[2] ; 12.976 ; 12.155 ; 12.937 ; 12.111 ;
; sel[0]          ; BUS_OUTPUT[3] ; 13.520 ; 12.548 ; 13.541 ; 12.630 ;
; sel[0]          ; BUS_OUTPUT[4] ; 12.390 ; 12.047 ; 12.398 ; 12.050 ;
; sel[0]          ; BUS_OUTPUT[5] ; 11.016 ; 10.489 ; 11.005 ; 10.539 ;
; sel[0]          ; BUS_OUTPUT[6] ; 14.548 ; 13.772 ; 14.555 ; 13.774 ;
; sel[0]          ; BUS_OUTPUT[7] ; 11.418 ; 10.747 ; 11.425 ; 10.823 ;
; sel[1]          ; BUS_OUTPUT[0] ; 11.467 ; 10.981 ; 11.523 ; 11.042 ;
; sel[1]          ; BUS_OUTPUT[1] ; 11.286 ; 10.712 ; 11.339 ; 10.760 ;
; sel[1]          ; BUS_OUTPUT[2] ; 12.344 ; 11.530 ; 12.364 ; 11.619 ;
; sel[1]          ; BUS_OUTPUT[3] ; 13.886 ; 12.910 ; 13.960 ; 12.979 ;
; sel[1]          ; BUS_OUTPUT[4] ; 11.806 ; 11.470 ; 11.833 ; 11.566 ;
; sel[1]          ; BUS_OUTPUT[5] ; 11.095 ; 10.564 ; 11.140 ; 10.604 ;
; sel[1]          ; BUS_OUTPUT[6] ; 13.960 ; 13.191 ; 13.986 ; 13.286 ;
; sel[1]          ; BUS_OUTPUT[7] ; 12.394 ; 11.711 ; 12.378 ; 11.695 ;
; shiyan03_bus    ; BUS_OUTPUT[0] ; 9.604  ; 9.412  ; 9.248  ; 9.248  ;
; shiyan03_bus    ; BUS_OUTPUT[1] ; 9.614  ; 9.212  ; 9.258  ; 9.258  ;
; shiyan03_bus    ; BUS_OUTPUT[2] ; 10.503 ; 9.984  ; 10.005 ; 10.005 ;
; shiyan03_bus    ; BUS_OUTPUT[3] ; 10.215 ; 9.814  ; 9.773  ; 9.773  ;
; shiyan03_bus    ; BUS_OUTPUT[4] ; 9.206  ; 9.199  ; 8.909  ; 8.909  ;
; shiyan03_bus    ; BUS_OUTPUT[5] ; 9.206  ; 8.471  ; 8.779  ; 8.909  ;
; shiyan03_bus    ; BUS_OUTPUT[6] ; 11.963 ; 11.692 ; 11.260 ; 11.260 ;
; shiyan03_bus    ; BUS_OUTPUT[7] ; 9.216  ; 8.787  ; 8.919  ; 8.919  ;
; shiyan03_outout ; BUS_OUTPUT[0] ; 9.783  ; 9.776  ; 9.394  ; 9.394  ;
; shiyan03_outout ; BUS_OUTPUT[1] ; 9.793  ; 9.629  ; 9.404  ; 9.404  ;
; shiyan03_outout ; BUS_OUTPUT[2] ; 10.682 ; 10.390 ; 10.151 ; 10.151 ;
; shiyan03_outout ; BUS_OUTPUT[3] ; 10.394 ; 10.050 ; 9.919  ; 9.919  ;
; shiyan03_outout ; BUS_OUTPUT[4] ; 9.385  ; 9.378  ; 9.055  ; 9.055  ;
; shiyan03_outout ; BUS_OUTPUT[5] ; 9.385  ; 8.558  ; 8.901  ; 9.055  ;
; shiyan03_outout ; BUS_OUTPUT[6] ; 12.142 ; 11.917 ; 11.406 ; 11.406 ;
; shiyan03_outout ; BUS_OUTPUT[7] ; 9.395  ; 8.878  ; 9.065  ; 9.065  ;
+-----------------+---------------+--------+--------+--------+--------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------+
; Fast 1200mV 0C Model Setup Summary   ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; CP          ; -2.173 ; -76.537       ;
; ALU_Z_latch ; -2.057 ; -14.725       ;
; ALU_A_latch ; -0.673 ; -4.241        ;
+-------------+--------+---------------+


+-------------------------------------+
; Fast 1200mV 0C Model Hold Summary   ;
+-------------+-------+---------------+
; Clock       ; Slack ; End Point TNS ;
+-------------+-------+---------------+
; CP          ; 0.245 ; 0.000         ;
; ALU_A_latch ; 0.417 ; 0.000         ;
; ALU_Z_latch ; 0.663 ; 0.000         ;
+-------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------+--------+-------------------------+
; Clock         ; Slack  ; End Point TNS           ;
+---------------+--------+-------------------------+
; CP            ; -3.000 ; -49.789                 ;
; ALU_A_latch   ; -3.000 ; -3.000                  ;
; ALU_Z_latch   ; -3.000 ; -3.000                  ;
; shiyan03_gate ; -3.000 ; -3.000                  ;
+---------------+--------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CP'                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                                                                                                                        ; Launch Clock  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------+------------+------------+
; -2.173 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                                ; CP            ; CP          ; 1.000        ; -0.222     ; 2.938      ;
; -2.140 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                                ; CP            ; CP          ; 1.000        ; -0.222     ; 2.905      ;
; -2.134 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                                ; CP            ; CP          ; 1.000        ; -0.222     ; 2.899      ;
; -2.113 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                                ; CP            ; CP          ; 1.000        ; -0.222     ; 2.878      ;
; -2.084 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                                ; CP            ; CP          ; 1.000        ; -0.233     ; 2.838      ;
; -2.083 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                                ; CP            ; CP          ; 1.000        ; -0.233     ; 2.837      ;
; -2.069 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                                ; CP            ; CP          ; 1.000        ; -0.220     ; 2.836      ;
; -2.057 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                                ; CP            ; CP          ; 1.000        ; -0.220     ; 2.824      ;
; -2.042 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                                ; CP            ; CP          ; 1.000        ; -0.220     ; 2.809      ;
; -2.038 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                                ; CP            ; CP          ; 1.000        ; -0.220     ; 2.805      ;
; -2.014 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                                ; CP            ; CP          ; 1.000        ; -0.229     ; 2.772      ;
; -2.014 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                                ; CP            ; CP          ; 1.000        ; -0.229     ; 2.772      ;
; -2.010 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                                ; CP            ; CP          ; 1.000        ; -0.220     ; 2.777      ;
; -1.971 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                                ; CP            ; CP          ; 1.000        ; -0.227     ; 2.731      ;
; -1.968 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ; CP            ; CP          ; 1.000        ; -0.220     ; 2.735      ;
; -1.956 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                                ; CP            ; CP          ; 1.000        ; -0.220     ; 2.723      ;
; -1.945 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                                ; CP            ; CP          ; 1.000        ; -0.220     ; 2.712      ;
; -1.941 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                                ; CP            ; CP          ; 1.000        ; -0.231     ; 2.697      ;
; -1.940 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                                ; CP            ; CP          ; 1.000        ; -0.231     ; 2.696      ;
; -1.922 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                                ; CP            ; CP          ; 1.000        ; -0.222     ; 2.687      ;
; -1.915 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                                ; CP            ; CP          ; 1.000        ; -0.225     ; 2.677      ;
; -1.884 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ; CP            ; CP          ; 1.000        ; -0.222     ; 2.649      ;
; -1.853 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                                ; CP            ; CP          ; 1.000        ; -0.230     ; 2.610      ;
; -1.852 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                                ; CP            ; CP          ; 1.000        ; -0.230     ; 2.609      ;
; -1.845 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                                ; CP            ; CP          ; 1.000        ; -0.230     ; 2.602      ;
; -1.845 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                                ; CP            ; CP          ; 1.000        ; -0.230     ; 2.602      ;
; -1.813 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                                ; CP            ; CP          ; 1.000        ; -0.222     ; 2.578      ;
; -1.811 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                                ; CP            ; CP          ; 1.000        ; -0.229     ; 2.569      ;
; -1.807 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                                ; CP            ; CP          ; 1.000        ; -0.222     ; 2.572      ;
; -1.806 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                                ; CP            ; CP          ; 1.000        ; -0.229     ; 2.564      ;
; -1.785 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                                ; CP            ; CP          ; 1.000        ; -0.229     ; 2.543      ;
; -1.784 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                                ; CP            ; CP          ; 1.000        ; -0.229     ; 2.542      ;
; -1.766 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                                ; CP            ; CP          ; 1.000        ; -0.227     ; 2.526      ;
; -1.759 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; CP            ; CP          ; 1.000        ; -0.230     ; 2.516      ;
; -1.750 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                                ; CP            ; CP          ; 1.000        ; -0.226     ; 2.511      ;
; -1.746 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                                ; CP            ; CP          ; 1.000        ; -0.226     ; 2.507      ;
; -1.735 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                                ; CP            ; CP          ; 1.000        ; -0.225     ; 2.497      ;
; -1.732 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                                ; CP            ; CP          ; 1.000        ; -0.232     ; 2.487      ;
; -1.731 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                                ; CP            ; CP          ; 1.000        ; -0.227     ; 2.491      ;
; -1.731 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                                ; CP            ; CP          ; 1.000        ; -0.227     ; 2.491      ;
; -1.731 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                                ; CP            ; CP          ; 1.000        ; -0.232     ; 2.486      ;
; -1.729 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                                ; CP            ; CP          ; 1.000        ; -0.227     ; 2.489      ;
; -1.728 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                                ; CP            ; CP          ; 1.000        ; -0.227     ; 2.488      ;
; -1.726 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                                ; CP            ; CP          ; 1.000        ; -0.232     ; 2.481      ;
; -1.726 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                                ; CP            ; CP          ; 1.000        ; -0.232     ; 2.481      ;
; -1.691 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                                ; CP            ; CP          ; 1.000        ; -0.225     ; 2.453      ;
; -1.687 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                ; CP            ; CP          ; 1.000        ; -0.230     ; 2.444      ;
; -1.685 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                                ; CP            ; CP          ; 1.000        ; -0.227     ; 2.445      ;
; -1.684 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                                ; CP            ; CP          ; 1.000        ; -0.229     ; 2.442      ;
; -1.680 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                                ; CP            ; CP          ; 1.000        ; -0.227     ; 2.440      ;
; -1.647 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; CP            ; CP          ; 1.000        ; -0.230     ; 2.404      ;
; -1.609 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                                ; CP            ; CP          ; 1.000        ; -0.227     ; 2.369      ;
; -1.607 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                                ; CP            ; CP          ; 1.000        ; -0.225     ; 2.369      ;
; -1.607 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                                 ; CP            ; CP          ; 1.000        ; -0.225     ; 2.369      ;
; -1.600 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; CP            ; CP          ; 1.000        ; -0.225     ; 2.362      ;
; -1.591 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; CP            ; CP          ; 1.000        ; -0.228     ; 2.350      ;
; -1.588 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; CP            ; CP          ; 1.000        ; -0.225     ; 2.350      ;
; -1.587 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; CP            ; CP          ; 1.000        ; -0.225     ; 2.349      ;
; -1.580 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                                ; CP            ; CP          ; 1.000        ; -0.225     ; 2.342      ;
; -1.561 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                                ; CP            ; CP          ; 1.000        ; -0.230     ; 2.318      ;
; -1.561 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                ; CP            ; CP          ; 1.000        ; -0.228     ; 2.320      ;
; -1.525 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                                 ; CP            ; CP          ; 1.000        ; -0.227     ; 2.285      ;
; -1.503 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                ; CP            ; CP          ; 1.000        ; -0.230     ; 2.260      ;
; -1.492 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                                ; CP            ; CP          ; 1.000        ; -0.228     ; 2.251      ;
; -1.488 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                                ; CP            ; CP          ; 1.000        ; -0.228     ; 2.247      ;
; -1.486 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                                ; CP            ; CP          ; 1.000        ; -0.227     ; 2.246      ;
; -1.479 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; CP            ; CP          ; 1.000        ; -0.227     ; 2.239      ;
; -1.477 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                                ; CP            ; CP          ; 1.000        ; -0.227     ; 2.237      ;
; -1.476 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; CP            ; CP          ; 1.000        ; -0.228     ; 2.235      ;
; -1.469 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; CP            ; CP          ; 1.000        ; -0.227     ; 2.229      ;
; -1.461 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                                ; CP            ; CP          ; 1.000        ; -0.227     ; 2.221      ;
; -1.418 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                                ; CP            ; CP          ; 1.000        ; -0.228     ; 2.177      ;
; -1.414 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                                ; shiyan03_gate ; CP          ; 0.500        ; -0.471     ; 1.410      ;
; -1.413 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                                ; shiyan03_gate ; CP          ; 0.500        ; -0.471     ; 1.409      ;
; -1.376 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                                ; shiyan03_gate ; CP          ; 0.500        ; -0.465     ; 1.378      ;
; -1.375 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; CP            ; CP          ; 1.000        ; -0.230     ; 2.132      ;
; -1.357 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                                ; shiyan03_gate ; CP          ; 0.500        ; -0.460     ; 1.364      ;
; -1.333 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                                ; shiyan03_gate ; CP          ; 0.500        ; -0.460     ; 1.340      ;
; -1.330 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                                 ; CP            ; CP          ; 1.000        ; -0.230     ; 2.087      ;
; -1.329 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; CP            ; CP          ; 1.000        ; -0.227     ; 2.089      ;
; -1.299 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                                ; shiyan03_gate ; CP          ; 0.500        ; -0.460     ; 1.306      ;
; -1.294 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg       ; shiyan03_gate ; CP          ; 0.500        ; -0.283     ; 1.500      ;
; -1.294 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_address_reg0 ; shiyan03_gate ; CP          ; 0.500        ; -0.283     ; 1.500      ;
; -1.292 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_datain_reg0  ; shiyan03_gate ; CP          ; 0.500        ; -0.280     ; 1.501      ;
; -1.269 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                                ; shiyan03_gate ; CP          ; 0.500        ; -0.460     ; 1.276      ;
; -1.253 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                ; CP            ; CP          ; 1.000        ; -0.225     ; 2.015      ;
; -1.232 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; CP            ; CP          ; 1.000        ; -0.228     ; 1.991      ;
; -1.227 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ; shiyan03_gate ; CP          ; 0.500        ; -0.460     ; 1.234      ;
; -1.220 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                ; CP            ; CP          ; 1.000        ; -0.228     ; 1.979      ;
; -1.216 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                                ; shiyan03_gate ; CP          ; 0.500        ; -0.460     ; 1.223      ;
; -1.211 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                                ; shiyan03_gate ; CP          ; 0.500        ; -0.460     ; 1.218      ;
; -1.204 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                                 ; CP            ; CP          ; 1.000        ; -0.228     ; 1.963      ;
; -1.197 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                                ; shiyan03_gate ; CP          ; 0.500        ; -0.460     ; 1.204      ;
; -1.195 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                                ; shiyan03_gate ; CP          ; 0.500        ; -0.467     ; 1.195      ;
; -1.190 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                                ; shiyan03_gate ; CP          ; 0.500        ; -0.467     ; 1.190      ;
; -1.190 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                                ; shiyan03_gate ; CP          ; 0.500        ; -0.467     ; 1.190      ;
; -1.189 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                                ; shiyan03_gate ; CP          ; 0.500        ; -0.467     ; 1.189      ;
; -1.171 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                ; CP            ; CP          ; 1.000        ; -0.227     ; 1.931      ;
; -1.081 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[7]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg       ; shiyan03_gate ; CP          ; 0.500        ; -0.283     ; 1.287      ;
; -1.081 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[7]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_address_reg0 ; shiyan03_gate ; CP          ; 0.500        ; -0.283     ; 1.287      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ALU_Z_latch'                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.057 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.369      ; 2.404      ;
; -2.008 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.369      ; 2.355      ;
; -1.997 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.369      ; 2.344      ;
; -1.953 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.384      ; 2.314      ;
; -1.950 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.371      ; 2.299      ;
; -1.941 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.369      ; 2.288      ;
; -1.941 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.369      ; 2.288      ;
; -1.930 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.371      ; 2.279      ;
; -1.904 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.384      ; 2.265      ;
; -1.899 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.371      ; 2.248      ;
; -1.893 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.384      ; 2.254      ;
; -1.892 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.386      ; 2.255      ;
; -1.891 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.386      ; 2.254      ;
; -1.873 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_Z_latch ; 0.500        ; 0.300      ; 2.217      ;
; -1.864 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.384      ; 2.225      ;
; -1.864 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.384      ; 2.225      ;
; -1.861 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.369      ; 2.208      ;
; -1.853 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_Z_latch ; 0.500        ; 0.300      ; 2.197      ;
; -1.849 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.378      ; 2.205      ;
; -1.846 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.386      ; 2.209      ;
; -1.829 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.369      ; 2.176      ;
; -1.826 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.386      ; 2.189      ;
; -1.824 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.369      ; 2.171      ;
; -1.817 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; 0.500        ; 0.316      ; 2.173      ;
; -1.816 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; 0.500        ; 0.385      ; 2.179      ;
; -1.810 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.384      ; 2.171      ;
; -1.806 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; 0.500        ; 0.316      ; 2.162      ;
; -1.805 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; 0.500        ; 0.385      ; 2.168      ;
; -1.800 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.378      ; 2.156      ;
; -1.799 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.386      ; 2.162      ;
; -1.795 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.371      ; 2.144      ;
; -1.795 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.386      ; 2.158      ;
; -1.794 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.371      ; 2.143      ;
; -1.791 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.371      ; 2.140      ;
; -1.789 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.378      ; 2.145      ;
; -1.777 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_Z_latch ; 0.500        ; 0.316      ; 2.139      ;
; -1.777 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_Z_latch ; 0.500        ; 0.316      ; 2.139      ;
; -1.776 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; 0.500        ; 0.385      ; 2.139      ;
; -1.776 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; 0.500        ; 0.385      ; 2.139      ;
; -1.773 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.384      ; 2.134      ;
; -1.765 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.380      ; 2.123      ;
; -1.764 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.380      ; 2.122      ;
; -1.759 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; 0.500        ; 0.318      ; 2.117      ;
; -1.759 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_Z_latch ; 0.500        ; 0.318      ; 2.123      ;
; -1.758 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; 0.500        ; 0.387      ; 2.123      ;
; -1.752 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.384      ; 2.113      ;
; -1.750 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; 0.500        ; 0.316      ; 2.106      ;
; -1.750 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; 0.500        ; 0.316      ; 2.106      ;
; -1.742 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.380      ; 2.100      ;
; -1.739 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; 0.500        ; 0.318      ; 2.097      ;
; -1.739 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_Z_latch ; 0.500        ; 0.318      ; 2.103      ;
; -1.738 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; 0.500        ; 0.387      ; 2.103      ;
; -1.733 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.378      ; 2.089      ;
; -1.733 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.378      ; 2.089      ;
; -1.722 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; 0.500        ; 0.385      ; 2.085      ;
; -1.722 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.380      ; 2.080      ;
; -1.706 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.374      ; 2.058      ;
; -1.702 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.371      ; 2.051      ;
; -1.691 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.380      ; 2.049      ;
; -1.687 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.386      ; 2.050      ;
; -1.685 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; 0.500        ; 0.385      ; 2.048      ;
; -1.682 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_Z_latch ; 0.500        ; 0.298      ; 2.024      ;
; -1.682 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_Z_latch ; 0.500        ; 0.298      ; 2.024      ;
; -1.672 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.380      ; 2.030      ;
; -1.665 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.375      ; 2.018      ;
; -1.665 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_Z_latch ; 0.500        ; 0.316      ; 2.027      ;
; -1.664 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; 0.500        ; 0.385      ; 2.027      ;
; -1.657 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.369      ; 2.004      ;
; -1.653 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.378      ; 2.009      ;
; -1.638 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; 0.500        ; 0.316      ; 1.994      ;
; -1.631 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.380      ; 1.989      ;
; -1.630 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.380      ; 1.988      ;
; -1.629 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.386      ; 1.992      ;
; -1.621 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.371      ; 1.970      ;
; -1.621 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.378      ; 1.977      ;
; -1.616 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.378      ; 1.972      ;
; -1.612 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; 0.500        ; 0.385      ; 1.975      ;
; -1.602 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.389      ; 1.968      ;
; -1.589 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.378      ; 1.945      ;
; -1.588 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_Z_latch ; 0.500        ; 0.304      ; 1.936      ;
; -1.583 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0] ; CP           ; ALU_Z_latch ; 0.500        ; 0.299      ; 2.021      ;
; -1.583 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.380      ; 1.941      ;
; -1.581 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.374      ; 1.933      ;
; -1.580 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.384      ; 1.941      ;
; -1.577 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.386      ; 1.940      ;
; -1.576 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.386      ; 1.939      ;
; -1.575 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_Z_latch ; 0.500        ; 0.316      ; 1.937      ;
; -1.570 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_Z_latch ; 0.500        ; 0.298      ; 1.912      ;
; -1.564 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_Z_latch ; 0.500        ; 0.316      ; 1.926      ;
; -1.563 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0] ; CP           ; ALU_Z_latch ; 0.500        ; 0.299      ; 2.001      ;
; -1.561 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.390      ; 1.928      ;
; -1.536 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.374      ; 1.888      ;
; -1.532 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; 0.500        ; 0.371      ; 1.881      ;
; -1.530 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.389      ; 1.896      ;
; -1.527 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.380      ; 1.885      ;
; -1.517 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; 0.500        ; 0.386      ; 1.880      ;
; -1.515 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; 0.500        ; 0.321      ; 1.876      ;
; -1.514 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; 0.500        ; 0.390      ; 1.882      ;
; -1.502 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.380      ; 1.860      ;
; -1.498 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; 0.500        ; 0.383      ; 1.859      ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ALU_A_latch'                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.673 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_A_latch ; 0.500        ; 0.386      ; 1.030      ;
; -0.602 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_A_latch ; 0.500        ; 0.392      ; 0.960      ;
; -0.591 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_A_latch ; 0.500        ; 0.392      ; 0.949      ;
; -0.583 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0] ; CP           ; ALU_A_latch ; 0.500        ; 0.387      ; 0.936      ;
; -0.576 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_A_latch ; 0.500        ; 0.381      ; 0.928      ;
; -0.569 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_A_latch ; 0.500        ; 0.392      ; 0.933      ;
; -0.569 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_A_latch ; 0.500        ; 0.388      ; 0.928      ;
; -0.563 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0] ; CP           ; ALU_A_latch ; 0.500        ; 0.387      ; 0.916      ;
; -0.532 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_A_latch ; 0.500        ; 0.392      ; 0.896      ;
; -0.420 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_A_latch ; 0.500        ; 0.384      ; 0.776      ;
; -0.420 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_A_latch ; 0.500        ; 0.384      ; 0.776      ;
; -0.418 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_A_latch ; 0.500        ; 0.383      ; 0.772      ;
; -0.416 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_A_latch ; 0.500        ; 0.383      ; 0.764      ;
; -0.415 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_A_latch ; 0.500        ; 0.383      ; 0.763      ;
; -0.402 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_A_latch ; 0.500        ; 0.384      ; 0.757      ;
; -0.401 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_A_latch ; 0.500        ; 0.384      ; 0.756      ;
; -0.327 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_A_latch ; 0.500        ; 0.385      ; 0.683      ;
; -0.312 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_A_latch ; 0.500        ; 0.383      ; 0.660      ;
; -0.310 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_A_latch ; 0.500        ; 0.383      ; 0.664      ;
; -0.309 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_A_latch ; 0.500        ; 0.384      ; 0.664      ;
; -0.308 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_A_latch ; 0.500        ; 0.384      ; 0.664      ;
; -0.300 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_A_latch ; 0.500        ; 0.397      ; 0.663      ;
; -0.298 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0] ; CP           ; ALU_A_latch ; 0.500        ; 0.391      ; 0.655      ;
; -0.289 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_A_latch ; 0.500        ; 0.397      ; 0.658      ;
; -0.140 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_A_latch ; 0.500        ; 0.383      ; 0.494      ;
; -0.139 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_A_latch ; 0.500        ; 0.383      ; 0.487      ;
; -0.139 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_A_latch ; 0.500        ; 0.384      ; 0.494      ;
; -0.137 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[7] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_A_latch ; 0.500        ; 0.385      ; 0.493      ;
; -0.136 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_A_latch ; 0.500        ; 0.384      ; 0.492      ;
; -0.130 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_A_latch ; 0.500        ; 0.397      ; 0.493      ;
; -0.129 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0] ; CP           ; ALU_A_latch ; 0.500        ; 0.391      ; 0.486      ;
; -0.118 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_A_latch ; 0.500        ; 0.397      ; 0.487      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CP'                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                    ; To Node                                                                                                                        ; Launch Clock  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------+------------+------------+
; 0.245 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ; CP            ; CP          ; 0.000        ; 0.035      ; 0.384      ;
; 0.286 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                                ; CP            ; CP          ; 0.000        ; 0.035      ; 0.425      ;
; 0.287 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                                ; CP            ; CP          ; 0.000        ; 0.035      ; 0.426      ;
; 0.288 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                                ; CP            ; CP          ; 0.000        ; 0.035      ; 0.427      ;
; 0.288 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                                ; CP            ; CP          ; 0.000        ; 0.035      ; 0.427      ;
; 0.289 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                                ; CP            ; CP          ; 0.000        ; 0.035      ; 0.428      ;
; 0.355 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                                ; CP            ; CP          ; 0.000        ; 0.035      ; 0.494      ;
; 0.435 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                                ; CP            ; CP          ; 0.000        ; 0.035      ; 0.574      ;
; 0.437 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                                ; CP            ; CP          ; 0.000        ; 0.035      ; 0.576      ;
; 0.445 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                                ; CP            ; CP          ; 0.000        ; 0.035      ; 0.584      ;
; 0.446 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                                ; CP            ; CP          ; 0.000        ; 0.035      ; 0.585      ;
; 0.447 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ; CP            ; CP          ; 0.000        ; 0.035      ; 0.586      ;
; 0.448 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                                ; CP            ; CP          ; 0.000        ; 0.035      ; 0.587      ;
; 0.449 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                                ; CP            ; CP          ; 0.000        ; 0.035      ; 0.588      ;
; 0.481 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                                ; CP            ; CP          ; 0.000        ; 0.035      ; 0.620      ;
; 0.498 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                                ; CP            ; CP          ; 0.000        ; 0.035      ; 0.637      ;
; 0.500 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ; CP            ; CP          ; 0.000        ; 0.035      ; 0.639      ;
; 0.501 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                                ; CP            ; CP          ; 0.000        ; 0.035      ; 0.640      ;
; 0.504 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                                ; CP            ; CP          ; 0.000        ; 0.035      ; 0.643      ;
; 0.507 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                                ; CP            ; CP          ; 0.000        ; 0.035      ; 0.646      ;
; 0.511 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                                ; CP            ; CP          ; 0.000        ; 0.035      ; 0.650      ;
; 0.512 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ; CP            ; CP          ; 0.000        ; 0.035      ; 0.651      ;
; 0.514 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                                ; CP            ; CP          ; 0.000        ; 0.035      ; 0.653      ;
; 0.564 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                                ; CP            ; CP          ; 0.000        ; 0.035      ; 0.703      ;
; 0.567 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                                ; CP            ; CP          ; 0.000        ; 0.035      ; 0.706      ;
; 0.570 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                                ; CP            ; CP          ; 0.000        ; 0.035      ; 0.709      ;
; 0.573 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                                ; CP            ; CP          ; 0.000        ; 0.035      ; 0.712      ;
; 0.577 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ; CP            ; CP          ; 0.000        ; 0.035      ; 0.716      ;
; 0.630 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                                ; CP            ; CP          ; 0.000        ; 0.035      ; 0.769      ;
; 0.630 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ; CP            ; CP          ; 0.000        ; 0.035      ; 0.769      ;
; 0.636 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                                ; CP            ; CP          ; 0.000        ; 0.035      ; 0.775      ;
; 0.639 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                                ; CP            ; CP          ; 0.000        ; 0.035      ; 0.778      ;
; 0.693 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                                ; CP            ; CP          ; 0.000        ; 0.035      ; 0.832      ;
; 0.696 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                                ; CP            ; CP          ; 0.000        ; 0.035      ; 0.835      ;
; 0.702 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ; CP            ; CP          ; 0.000        ; 0.035      ; 0.841      ;
; 0.759 ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                              ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ; CP            ; CP          ; 0.000        ; 0.035      ; 0.898      ;
; 1.021 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[4]                                                     ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0   ; shiyan03_gate ; CP          ; -0.500       ; -0.210     ; 0.455      ;
; 1.024 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]                                                     ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0   ; shiyan03_gate ; CP          ; -0.500       ; -0.210     ; 0.458      ;
; 1.028 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[4]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_address_reg0 ; shiyan03_gate ; CP          ; -0.500       ; -0.212     ; 0.460      ;
; 1.045 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_address_reg0 ; shiyan03_gate ; CP          ; -0.500       ; -0.209     ; 0.480      ;
; 1.055 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]                                                     ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0   ; shiyan03_gate ; CP          ; -0.500       ; -0.207     ; 0.492      ;
; 1.056 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[5]                                                     ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0   ; shiyan03_gate ; CP          ; -0.500       ; -0.187     ; 0.513      ;
; 1.059 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_address_reg0 ; shiyan03_gate ; CP          ; -0.500       ; -0.209     ; 0.494      ;
; 1.073 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]                                                     ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0   ; shiyan03_gate ; CP          ; -0.500       ; -0.208     ; 0.509      ;
; 1.078 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                                                     ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0   ; shiyan03_gate ; CP          ; -0.500       ; -0.207     ; 0.515      ;
; 1.097 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_address_reg0 ; shiyan03_gate ; CP          ; -0.500       ; -0.212     ; 0.529      ;
; 1.100 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_address_reg0 ; shiyan03_gate ; CP          ; -0.500       ; -0.210     ; 0.534      ;
; 1.175 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.375     ; 0.424      ;
; 1.200 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[5]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_address_reg0 ; shiyan03_gate ; CP          ; -0.500       ; -0.189     ; 0.655      ;
; 1.212 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.378     ; 0.458      ;
; 1.331 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; shiyan03_gate ; CP          ; -0.500       ; -0.378     ; 0.577      ;
; 1.338 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                                 ; shiyan03_gate ; CP          ; -0.500       ; -0.378     ; 0.584      ;
; 1.339 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; shiyan03_gate ; CP          ; -0.500       ; -0.376     ; 0.587      ;
; 1.380 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.376     ; 0.628      ;
; 1.382 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; shiyan03_gate ; CP          ; -0.500       ; -0.376     ; 0.630      ;
; 1.395 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; shiyan03_gate ; CP          ; -0.500       ; -0.376     ; 0.643      ;
; 1.396 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.376     ; 0.644      ;
; 1.435 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; shiyan03_gate ; CP          ; -0.500       ; -0.378     ; 0.681      ;
; 1.477 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                                 ; shiyan03_gate ; CP          ; -0.500       ; -0.376     ; 0.725      ;
; 1.485 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.376     ; 0.733      ;
; 1.488 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.376     ; 0.736      ;
; 1.491 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.376     ; 0.739      ;
; 1.498 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.378     ; 0.744      ;
; 1.562 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0   ; shiyan03_gate ; CP          ; -0.500       ; -0.184     ; 1.022      ;
; 1.578 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.375     ; 0.827      ;
; 1.617 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.381     ; 0.860      ;
; 1.619 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.381     ; 0.862      ;
; 1.630 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.381     ; 0.873      ;
; 1.630 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.381     ; 0.873      ;
; 1.632 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.378     ; 0.878      ;
; 1.647 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.378     ; 0.893      ;
; 1.652 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; shiyan03_gate ; CP          ; -0.500       ; -0.378     ; 0.898      ;
; 1.665 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[7]                                                     ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0   ; shiyan03_gate ; CP          ; -0.500       ; -0.184     ; 1.125      ;
; 1.673 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.378     ; 0.919      ;
; 1.674 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.378     ; 0.920      ;
; 1.705 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[7]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg       ; shiyan03_gate ; CP          ; -0.500       ; -0.186     ; 1.163      ;
; 1.705 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[7]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_datain_reg0  ; shiyan03_gate ; CP          ; -0.500       ; -0.184     ; 1.165      ;
; 1.705 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[7]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_address_reg0 ; shiyan03_gate ; CP          ; -0.500       ; -0.186     ; 1.163      ;
; 1.770 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.378     ; 1.016      ;
; 1.770 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.378     ; 1.016      ;
; 1.773 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.378     ; 1.019      ;
; 1.777 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.378     ; 1.023      ;
; 1.785 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                ; CP            ; CP          ; 0.000        ; -0.147     ; 1.742      ;
; 1.788 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                                ; shiyan03_gate ; CP          ; -0.500       ; -0.371     ; 1.041      ;
; 1.800 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                                ; shiyan03_gate ; CP          ; -0.500       ; -0.371     ; 1.053      ;
; 1.812 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                                ; shiyan03_gate ; CP          ; -0.500       ; -0.371     ; 1.065      ;
; 1.818 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                                 ; CP            ; CP          ; 0.000        ; -0.149     ; 1.773      ;
; 1.820 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                ; CP            ; CP          ; 0.000        ; -0.149     ; 1.775      ;
; 1.824 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg       ; shiyan03_gate ; CP          ; -0.500       ; -0.186     ; 1.282      ;
; 1.824 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_datain_reg0  ; shiyan03_gate ; CP          ; -0.500       ; -0.184     ; 1.284      ;
; 1.824 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_address_reg0 ; shiyan03_gate ; CP          ; -0.500       ; -0.186     ; 1.282      ;
; 1.825 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ; shiyan03_gate ; CP          ; -0.500       ; -0.371     ; 1.078      ;
; 1.832 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; CP            ; CP          ; 0.000        ; -0.149     ; 1.787      ;
; 1.842 ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                ; CP            ; CP          ; 0.000        ; -0.146     ; 1.800      ;
; 1.858 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                                ; shiyan03_gate ; CP          ; -0.500       ; -0.371     ; 1.111      ;
; 1.879 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                                ; shiyan03_gate ; CP          ; -0.500       ; -0.371     ; 1.132      ;
; 1.891 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                                ; shiyan03_gate ; CP          ; -0.500       ; -0.371     ; 1.144      ;
; 1.901 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                                ; shiyan03_gate ; CP          ; -0.500       ; -0.371     ; 1.154      ;
; 1.903 ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6]                                                     ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                                ; shiyan03_gate ; CP          ; -0.500       ; -0.376     ; 1.151      ;
; 1.926 ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; CP            ; CP          ; 0.000        ; -0.148     ; 1.882      ;
+-------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ALU_A_latch'                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.417 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_A_latch ; -0.500       ; 0.486      ; 0.443      ;
; 0.421 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_A_latch ; -0.500       ; 0.487      ; 0.448      ;
; 0.423 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0] ; CP           ; ALU_A_latch ; -0.500       ; 0.480      ; 0.443      ;
; 0.430 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_A_latch ; -0.500       ; 0.472      ; 0.442      ;
; 0.432 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_A_latch ; -0.500       ; 0.474      ; 0.446      ;
; 0.433 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_A_latch ; -0.500       ; 0.474      ; 0.447      ;
; 0.433 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[7] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_A_latch ; -0.500       ; 0.475      ; 0.448      ;
; 0.437 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_A_latch ; -0.500       ; 0.472      ; 0.449      ;
; 0.561 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_A_latch ; -0.500       ; 0.475      ; 0.576      ;
; 0.569 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_A_latch ; -0.500       ; 0.486      ; 0.595      ;
; 0.573 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_A_latch ; -0.500       ; 0.487      ; 0.600      ;
; 0.574 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0] ; CP           ; ALU_A_latch ; -0.500       ; 0.480      ; 0.594      ;
; 0.584 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_A_latch ; -0.500       ; 0.472      ; 0.596      ;
; 0.585 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_A_latch ; -0.500       ; 0.474      ; 0.599      ;
; 0.585 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_A_latch ; -0.500       ; 0.474      ; 0.599      ;
; 0.588 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_A_latch ; -0.500       ; 0.472      ; 0.600      ;
; 0.625 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_A_latch ; -0.500       ; 0.475      ; 0.640      ;
; 0.634 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_A_latch ; -0.500       ; 0.473      ; 0.647      ;
; 0.643 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_A_latch ; -0.500       ; 0.473      ; 0.656      ;
; 0.644 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_A_latch ; -0.500       ; 0.473      ; 0.657      ;
; 0.652 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_A_latch ; -0.500       ; 0.475      ; 0.667      ;
; 0.659 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_A_latch ; -0.500       ; 0.473      ; 0.672      ;
; 0.667 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_A_latch ; -0.500       ; 0.473      ; 0.680      ;
; 0.769 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_A_latch ; -0.500       ; 0.481      ; 0.790      ;
; 0.772 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_A_latch ; -0.500       ; 0.481      ; 0.793      ;
; 0.776 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_A_latch ; -0.500       ; 0.482      ; 0.798      ;
; 0.782 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0] ; CP           ; ALU_A_latch ; -0.500       ; 0.477      ; 0.799      ;
; 0.790 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0] ; CP           ; ALU_A_latch ; -0.500       ; 0.477      ; 0.807      ;
; 0.801 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_A_latch ; -0.500       ; 0.470      ; 0.811      ;
; 0.806 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_A_latch ; -0.500       ; 0.477      ; 0.823      ;
; 0.813 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_A_latch ; -0.500       ; 0.482      ; 0.835      ;
; 0.883 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]  ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_A_latch ; -0.500       ; 0.475      ; 0.898      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ALU_Z_latch'                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.663 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; -0.050     ; 0.653      ;
; 0.700 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; -0.039     ; 0.701      ;
; 0.728 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.044      ; 0.812      ;
; 0.812 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.026      ; 0.878      ;
; 0.815 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; -0.039     ; 0.816      ;
; 0.824 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[7]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.032      ; 0.896      ;
; 0.863 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.033      ; 0.936      ;
; 0.875 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.026      ; 0.941      ;
; 0.876 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[6]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.044      ; 0.960      ;
; 0.877 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[5]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.036      ; 0.953      ;
; 0.890 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[6]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.037      ; 0.967      ;
; 0.919 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.033      ; 0.992      ;
; 0.926 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.033      ; 0.999      ;
; 0.935 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; -0.039     ; 0.936      ;
; 0.942 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.037      ; 1.019      ;
; 0.943 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.033      ; 1.016      ;
; 0.952 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[5]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.026      ; 1.018      ;
; 0.965 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; -0.500       ; 0.476      ; 0.981      ;
; 0.970 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.040      ; 1.050      ;
; 0.979 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; -0.032     ; 0.987      ;
; 0.983 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.016      ; 1.039      ;
; 0.993 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.034      ; 1.067      ;
; 1.000 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; -0.052     ; 0.988      ;
; 1.006 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.033      ; 1.079      ;
; 1.008 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[5]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.043      ; 1.091      ;
; 1.035 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; -0.032     ; 1.043      ;
; 1.044 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.041      ; 1.125      ;
; 1.046 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.016      ; 1.102      ;
; 1.050 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.040      ; 1.130      ;
; 1.053 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; -0.031     ; 1.062      ;
; 1.072 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; -0.051     ; 1.061      ;
; 1.073 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.044      ; 1.157      ;
; 1.090 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.023      ; 1.153      ;
; 1.109 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; -0.031     ; 1.118      ;
; 1.113 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.027      ; 1.180      ;
; 1.116 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; -0.500       ; 0.476      ; 1.132      ;
; 1.124 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.041      ; 1.205      ;
; 1.134 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_Z_latch ; -0.500       ; 0.407      ; 1.081      ;
; 1.164 ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1]       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; ALU_A_latch  ; ALU_Z_latch ; 0.000        ; 0.024      ; 1.228      ;
; 1.171 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; -0.500       ; 0.477      ; 1.188      ;
; 1.211 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[7] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.467      ; 1.218      ;
; 1.247 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_Z_latch ; -0.500       ; 0.384      ; 1.171      ;
; 1.248 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; -0.500       ; 0.407      ; 1.195      ;
; 1.268 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; -0.500       ; 0.459      ; 1.267      ;
; 1.286 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_Z_latch ; -0.500       ; 0.407      ; 1.233      ;
; 1.295 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.472      ; 1.307      ;
; 1.312 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0] ; CP           ; ALU_Z_latch ; -0.500       ; 0.388      ; 1.240      ;
; 1.329 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; -0.500       ; 0.474      ; 1.343      ;
; 1.332 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.473      ; 1.345      ;
; 1.339 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.467      ; 1.346      ;
; 1.346 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; -0.500       ; 0.479      ; 1.365      ;
; 1.358 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; -0.500       ; 0.476      ; 1.374      ;
; 1.362 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.472      ; 1.374      ;
; 1.372 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.469      ; 1.381      ;
; 1.383 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; -0.500       ; 0.480      ; 1.403      ;
; 1.392 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; -0.500       ; 0.408      ; 1.340      ;
; 1.400 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_Z_latch ; -0.500       ; 0.384      ; 1.324      ;
; 1.400 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; -0.500       ; 0.407      ; 1.347      ;
; 1.413 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; -0.500       ; 0.479      ; 1.432      ;
; 1.420 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; -0.500       ; 0.459      ; 1.419      ;
; 1.422 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; -0.500       ; 0.407      ; 1.369      ;
; 1.426 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; -0.500       ; 0.479      ; 1.445      ;
; 1.428 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.469      ; 1.437      ;
; 1.447 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.472      ; 1.459      ;
; 1.448 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_Z_latch ; -0.500       ; 0.408      ; 1.396      ;
; 1.459 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_Z_latch ; -0.500       ; 0.383      ; 1.382      ;
; 1.460 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; -0.500       ; 0.460      ; 1.460      ;
; 1.463 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0] ; CP           ; ALU_Z_latch ; -0.500       ; 0.388      ; 1.391      ;
; 1.463 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; -0.500       ; 0.480      ; 1.483      ;
; 1.466 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; -0.500       ; 0.462      ; 1.468      ;
; 1.482 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_Z_latch ; -0.500       ; 0.383      ; 1.405      ;
; 1.483 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.473      ; 1.496      ;
; 1.485 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ; CP           ; ALU_Z_latch ; -0.500       ; 0.389      ; 1.414      ;
; 1.487 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; -0.500       ; 0.460      ; 1.487      ;
; 1.489 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_Z_latch ; -0.500       ; 0.402      ; 1.431      ;
; 1.493 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; -0.500       ; 0.479      ; 1.512      ;
; 1.498 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; -0.500       ; 0.479      ; 1.517      ;
; 1.503 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; -0.500       ; 0.463      ; 1.506      ;
; 1.509 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.468      ; 1.517      ;
; 1.512 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; -0.500       ; 0.476      ; 1.528      ;
; 1.514 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.472      ; 1.526      ;
; 1.526 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_Z_latch ; -0.500       ; 0.402      ; 1.468      ;
; 1.526 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.469      ; 1.535      ;
; 1.533 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; -0.500       ; 0.462      ; 1.535      ;
; 1.534 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; -0.500       ; 0.480      ; 1.554      ;
; 1.543 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; -0.500       ; 0.408      ; 1.491      ;
; 1.552 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.469      ; 1.561      ;
; 1.559 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; -0.500       ; 0.476      ; 1.575      ;
; 1.560 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; -0.500       ; 0.475      ; 1.575      ;
; 1.562 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; -0.500       ; 0.477      ; 1.579      ;
; 1.565 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ; CP           ; ALU_Z_latch ; -0.500       ; 0.479      ; 1.584      ;
; 1.569 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; -0.500       ; 0.403      ; 1.512      ;
; 1.574 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ; CP           ; ALU_Z_latch ; -0.500       ; 0.407      ; 1.521      ;
; 1.576 ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.470      ; 1.586      ;
; 1.578 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; -0.500       ; 0.479      ; 1.597      ;
; 1.579 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.469      ; 1.588      ;
; 1.584 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ; CP           ; ALU_Z_latch ; -0.500       ; 0.469      ; 1.593      ;
; 1.587 ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ; CP           ; ALU_Z_latch ; -0.500       ; 0.477      ; 1.604      ;
; 1.599 ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ; CP           ; ALU_Z_latch ; -0.500       ; 0.408      ; 1.547      ;
; 1.599 ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4] ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ; CP           ; ALU_Z_latch ; -0.500       ; 0.459      ; 1.598      ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CP'                                                                                                                                                                 ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; CP    ; Rise       ; CP                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                                 ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width ; CP    ; Rise       ; shiyan03:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_dra1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -0.122 ; 0.108        ; 0.230          ; Low Pulse Width ; CP    ; Rise       ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.122 ; 0.108        ; 0.230          ; Low Pulse Width ; CP    ; Rise       ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_we_reg       ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; CP    ; Rise       ; shiyan03:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_frg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[0]                                ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[1]                                ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[2]                                ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[3]                                ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[4]                                ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[5]                                ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[6]                                ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CP    ; Rise       ; lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_66j:auto_generated|counter_reg_bit[7]                                ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[4]                                                                ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                                ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[6]                                                                ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[7]                                                                ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                                ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                                ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                                ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                                ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                                ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                                ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6]                                                                ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]                                                                ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[4]                                                                ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[5]                                                                ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[6]                                                                ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[7]                                                                ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                                 ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                                 ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                                 ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]                                                                 ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]                                                                 ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]                                                                 ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                                 ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                                 ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                                ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                                ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                                ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                                ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[2]                                                                ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[3]                                                                ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                                ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; CP    ; Rise       ; test202101:inst4|lpm_dff1:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                                ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width ; CP    ; Rise       ; CP~input|o                                                                                                                     ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width ; CP    ; Rise       ; inst1|inst1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width ; CP    ; Rise       ; inst4|inst1|lpm_ff_component|dffs[1]|clk                                                                                       ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width ; CP    ; Rise       ; inst4|inst1|lpm_ff_component|dffs[7]|clk                                                                                       ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width ; CP    ; Rise       ; inst4|inst2|lpm_ff_component|dffs[0]|clk                                                                                       ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width ; CP    ; Rise       ; inst4|inst2|lpm_ff_component|dffs[5]|clk                                                                                       ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width ; CP    ; Rise       ; inst4|inst2|lpm_ff_component|dffs[6]|clk                                                                                       ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width ; CP    ; Rise       ; inst4|inst2|lpm_ff_component|dffs[7]|clk                                                                                       ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width ; CP    ; Rise       ; inst4|inst3|lpm_ff_component|dffs[1]|clk                                                                                       ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width ; CP    ; Rise       ; inst4|inst|lpm_ff_component|dffs[0]|clk                                                                                        ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width ; CP    ; Rise       ; inst4|inst|lpm_ff_component|dffs[4]|clk                                                                                        ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ALU_A_latch'                                                                                          ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; ALU_A_latch ; Rise       ; ALU_A_latch                                               ;
; 0.092  ; 0.092        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2] ;
; 0.092  ; 0.092        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3] ;
; 0.092  ; 0.092        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4] ;
; 0.092  ; 0.092        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[5] ;
; 0.092  ; 0.092        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[6] ;
; 0.093  ; 0.093        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[7] ;
; 0.094  ; 0.094        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0] ;
; 0.094  ; 0.094        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1] ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[2]|datac                ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[3]|datac                ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[4]|datac                ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[5]|datac                ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[6]|datac                ;
; 0.096  ; 0.096        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[7]|datac                ;
; 0.097  ; 0.097        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[0]|datac                ;
; 0.097  ; 0.097        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[1]|datac                ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Rise       ; ALU_A_latch~input|o                                       ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Rise       ; ALU_A_latch~inputclkctrl|inclk[0]                         ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Rise       ; ALU_A_latch~inputclkctrl|outclk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Rise       ; ALU_A_latch~input|i                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Rise       ; ALU_A_latch~input|i                                       ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Rise       ; ALU_A_latch~inputclkctrl|inclk[0]                         ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Rise       ; ALU_A_latch~inputclkctrl|outclk                           ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Rise       ; ALU_A_latch~input|o                                       ;
; 0.903  ; 0.903        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[0]|datac                ;
; 0.903  ; 0.903        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[1]|datac                ;
; 0.904  ; 0.904        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[2]|datac                ;
; 0.904  ; 0.904        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[4]|datac                ;
; 0.904  ; 0.904        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[5]|datac                ;
; 0.904  ; 0.904        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[6]|datac                ;
; 0.904  ; 0.904        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[7]|datac                ;
; 0.905  ; 0.905        ; 0.000          ; High Pulse Width ; ALU_A_latch ; Rise       ; inst3|lpm_latch_component|latches[3]|datac                ;
; 0.906  ; 0.906        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[0] ;
; 0.906  ; 0.906        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[1] ;
; 0.907  ; 0.907        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[2] ;
; 0.907  ; 0.907        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[4] ;
; 0.907  ; 0.907        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[5] ;
; 0.907  ; 0.907        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[6] ;
; 0.907  ; 0.907        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[7] ;
; 0.908  ; 0.908        ; 0.000          ; Low Pulse Width  ; ALU_A_latch ; Fall       ; lpm_latch1:inst3|lpm_latch:lpm_latch_component|latches[3] ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ALU_Z_latch'                                                                                           ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; ALU_Z_latch ; Rise       ; ALU_Z_latch                                                ;
; 0.092  ; 0.092        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ;
; 0.093  ; 0.093        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[6]|datac                ;
; 0.095  ; 0.095        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ;
; 0.096  ; 0.096        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[4]|datac                ;
; 0.096  ; 0.096        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ;
; 0.098  ; 0.098        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[7]|datac                ;
; 0.099  ; 0.099        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[5]|datac                ;
; 0.100  ; 0.100        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[2]|datad                ;
; 0.100  ; 0.100        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[3]|datad                ;
; 0.103  ; 0.103        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[0]|datad                ;
; 0.104  ; 0.104        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[1]|datad                ;
; 0.104  ; 0.104        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ;
; 0.104  ; 0.104        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ;
; 0.107  ; 0.107        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0] ;
; 0.108  ; 0.108        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Rise       ; ALU_Z_latch~input|o                                        ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Rise       ; ALU_Z_latch~inputclkctrl|inclk[0]                          ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Rise       ; ALU_Z_latch~inputclkctrl|outclk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Rise       ; ALU_Z_latch~input|i                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Rise       ; ALU_Z_latch~input|i                                        ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Rise       ; ALU_Z_latch~inputclkctrl|inclk[0]                          ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Rise       ; ALU_Z_latch~inputclkctrl|outclk                            ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Rise       ; ALU_Z_latch~input|o                                        ;
; 0.891  ; 0.891        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[0] ;
; 0.891  ; 0.891        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[1] ;
; 0.895  ; 0.895        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[2] ;
; 0.895  ; 0.895        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[3] ;
; 0.896  ; 0.896        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[0]|datad                ;
; 0.896  ; 0.896        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[1]|datad                ;
; 0.900  ; 0.900        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[2]|datad                ;
; 0.900  ; 0.900        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[3]|datad                ;
; 0.901  ; 0.901        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[5]|datac                ;
; 0.902  ; 0.902        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[7]|datac                ;
; 0.903  ; 0.903        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[6]|datac                ;
; 0.904  ; 0.904        ; 0.000          ; High Pulse Width ; ALU_Z_latch ; Rise       ; inst10|lpm_latch_component|latches[4]|datac                ;
; 0.904  ; 0.904        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[5] ;
; 0.905  ; 0.905        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[7] ;
; 0.906  ; 0.906        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[6] ;
; 0.907  ; 0.907        ; 0.000          ; Low Pulse Width  ; ALU_Z_latch ; Fall       ; lpm_latch1:inst10|lpm_latch:lpm_latch_component|latches[4] ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'shiyan03_gate'                                                                                                         ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                                                                   ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; shiyan03_gate ; Rise       ; shiyan03_gate                                                            ;
; 0.089  ; 0.089        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ;
; 0.089  ; 0.089        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ;
; 0.089  ; 0.089        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ;
; 0.089  ; 0.089        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ;
; 0.089  ; 0.089        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[4] ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[0]|datac                         ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[1]|datac                         ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[2]|datac                         ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[3]|datac                         ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[4]|datac                         ;
; 0.094  ; 0.094        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6] ;
; 0.095  ; 0.095        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[7] ;
; 0.096  ; 0.096        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[5] ;
; 0.097  ; 0.097        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[6]|datac                         ;
; 0.098  ; 0.098        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[7]|datac                         ;
; 0.099  ; 0.099        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[5]|datac                         ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Rise       ; shiyan03_gate~input|o                                                    ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Rise       ; shiyan03_gate~inputclkctrl|inclk[0]                                      ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Rise       ; shiyan03_gate~inputclkctrl|outclk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Rise       ; shiyan03_gate~input|i                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Rise       ; shiyan03_gate~input|i                                                    ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Rise       ; shiyan03_gate~inputclkctrl|inclk[0]                                      ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Rise       ; shiyan03_gate~inputclkctrl|outclk                                        ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Rise       ; shiyan03_gate~input|o                                                    ;
; 0.901  ; 0.901        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[5]|datac                         ;
; 0.902  ; 0.902        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[6]|datac                         ;
; 0.902  ; 0.902        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[7]|datac                         ;
; 0.904  ; 0.904        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[5] ;
; 0.905  ; 0.905        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[6] ;
; 0.905  ; 0.905        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[7] ;
; 0.907  ; 0.907        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[0]|datac                         ;
; 0.907  ; 0.907        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[1]|datac                         ;
; 0.907  ; 0.907        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[2]|datac                         ;
; 0.907  ; 0.907        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[3]|datac                         ;
; 0.907  ; 0.907        ; 0.000          ; High Pulse Width ; shiyan03_gate ; Rise       ; inst1|inst2|lpm_latch_component|latches[4]|datac                         ;
; 0.910  ; 0.910        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0] ;
; 0.910  ; 0.910        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1] ;
; 0.910  ; 0.910        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2] ;
; 0.910  ; 0.910        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3] ;
; 0.910  ; 0.910        ; 0.000          ; Low Pulse Width  ; shiyan03_gate ; Fall       ; shiyan03:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[4] ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Setup Times                                                                     ;
+-----------------+---------------+--------+-------+------------+-----------------+
; Data Port       ; Clock Port    ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+---------------+--------+-------+------------+-----------------+
; sel[*]          ; ALU_A_latch   ; 1.894  ; 2.553 ; Fall       ; ALU_A_latch     ;
;  sel[0]         ; ALU_A_latch   ; 1.894  ; 2.553 ; Fall       ; ALU_A_latch     ;
;  sel[1]         ; ALU_A_latch   ; 1.775  ; 2.412 ; Fall       ; ALU_A_latch     ;
; OP[*]           ; ALU_Z_latch   ; 2.774  ; 3.389 ; Fall       ; ALU_Z_latch     ;
;  OP[0]          ; ALU_Z_latch   ; 2.730  ; 3.338 ; Fall       ; ALU_Z_latch     ;
;  OP[1]          ; ALU_Z_latch   ; 2.774  ; 3.389 ; Fall       ; ALU_Z_latch     ;
; sel[*]          ; ALU_Z_latch   ; 3.122  ; 3.781 ; Fall       ; ALU_Z_latch     ;
;  sel[0]         ; ALU_Z_latch   ; 3.122  ; 3.781 ; Fall       ; ALU_Z_latch     ;
;  sel[1]         ; ALU_Z_latch   ; 3.004  ; 3.640 ; Fall       ; ALU_Z_latch     ;
; A[*]            ; CP            ; 2.142  ; 2.840 ; Rise       ; CP              ;
;  A[0]           ; CP            ; 1.907  ; 2.589 ; Rise       ; CP              ;
;  A[1]           ; CP            ; 2.142  ; 2.840 ; Rise       ; CP              ;
; BUS_input[*]    ; CP            ; 1.617  ; 2.324 ; Rise       ; CP              ;
;  BUS_input[0]   ; CP            ; 1.092  ; 1.722 ; Rise       ; CP              ;
;  BUS_input[1]   ; CP            ; 1.094  ; 1.722 ; Rise       ; CP              ;
;  BUS_input[2]   ; CP            ; -0.006 ; 0.366 ; Rise       ; CP              ;
;  BUS_input[3]   ; CP            ; 0.036  ; 0.408 ; Rise       ; CP              ;
;  BUS_input[4]   ; CP            ; 1.113  ; 1.779 ; Rise       ; CP              ;
;  BUS_input[5]   ; CP            ; 1.331  ; 2.013 ; Rise       ; CP              ;
;  BUS_input[6]   ; CP            ; 0.198  ; 0.637 ; Rise       ; CP              ;
;  BUS_input[7]   ; CP            ; 1.617  ; 2.324 ; Rise       ; CP              ;
; CLR             ; CP            ; 1.667  ; 2.326 ; Rise       ; CP              ;
; Load            ; CP            ; 2.007  ; 2.712 ; Rise       ; CP              ;
; ZF_input        ; CP            ; 1.546  ; 2.197 ; Rise       ; CP              ;
; input_bus       ; CP            ; 0.496  ; 0.712 ; Rise       ; CP              ;
; register_enable ; CP            ; 1.913  ; 2.571 ; Rise       ; CP              ;
; shiyan03_input  ; CP            ; 1.847  ; 2.430 ; Rise       ; CP              ;
; shiyan03_outout ; CP            ; 2.469  ; 3.096 ; Rise       ; CP              ;
; shiyan03_wren   ; CP            ; 0.882  ; 1.415 ; Rise       ; CP              ;
; BUS_input[*]    ; shiyan03_gate ; 1.614  ; 2.308 ; Fall       ; shiyan03_gate   ;
;  BUS_input[0]   ; shiyan03_gate ; 1.119  ; 1.739 ; Fall       ; shiyan03_gate   ;
;  BUS_input[1]   ; shiyan03_gate ; 1.117  ; 1.729 ; Fall       ; shiyan03_gate   ;
;  BUS_input[2]   ; shiyan03_gate ; 0.024  ; 0.382 ; Fall       ; shiyan03_gate   ;
;  BUS_input[3]   ; shiyan03_gate ; 0.043  ; 0.398 ; Fall       ; shiyan03_gate   ;
;  BUS_input[4]   ; shiyan03_gate ; 1.128  ; 1.778 ; Fall       ; shiyan03_gate   ;
;  BUS_input[5]   ; shiyan03_gate ; 1.614  ; 2.308 ; Fall       ; shiyan03_gate   ;
;  BUS_input[6]   ; shiyan03_gate ; 0.158  ; 0.535 ; Fall       ; shiyan03_gate   ;
;  BUS_input[7]   ; shiyan03_gate ; 1.379  ; 2.040 ; Fall       ; shiyan03_gate   ;
; input_bus       ; shiyan03_gate ; 0.791  ; 0.995 ; Fall       ; shiyan03_gate   ;
; shiyan03_input  ; shiyan03_gate ; 2.142  ; 2.713 ; Fall       ; shiyan03_gate   ;
+-----------------+---------------+--------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+-----------------+---------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port    ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+---------------+--------+--------+------------+-----------------+
; sel[*]          ; ALU_A_latch   ; -0.602 ; -1.182 ; Fall       ; ALU_A_latch     ;
;  sel[0]         ; ALU_A_latch   ; -0.602 ; -1.182 ; Fall       ; ALU_A_latch     ;
;  sel[1]         ; ALU_A_latch   ; -0.630 ; -1.216 ; Fall       ; ALU_A_latch     ;
; OP[*]           ; ALU_Z_latch   ; -0.758 ; -1.378 ; Fall       ; ALU_Z_latch     ;
;  OP[0]          ; ALU_Z_latch   ; -0.887 ; -1.473 ; Fall       ; ALU_Z_latch     ;
;  OP[1]          ; ALU_Z_latch   ; -0.758 ; -1.378 ; Fall       ; ALU_Z_latch     ;
; sel[*]          ; ALU_Z_latch   ; -1.234 ; -1.832 ; Fall       ; ALU_Z_latch     ;
;  sel[0]         ; ALU_Z_latch   ; -1.395 ; -1.974 ; Fall       ; ALU_Z_latch     ;
;  sel[1]         ; ALU_Z_latch   ; -1.234 ; -1.832 ; Fall       ; ALU_Z_latch     ;
; A[*]            ; CP            ; -1.324 ; -1.948 ; Rise       ; CP              ;
;  A[0]           ; CP            ; -1.324 ; -1.948 ; Rise       ; CP              ;
;  A[1]           ; CP            ; -1.526 ; -2.180 ; Rise       ; CP              ;
; BUS_input[*]    ; CP            ; 0.188  ; -0.175 ; Rise       ; CP              ;
;  BUS_input[0]   ; CP            ; -0.868 ; -1.488 ; Rise       ; CP              ;
;  BUS_input[1]   ; CP            ; -0.870 ; -1.489 ; Rise       ; CP              ;
;  BUS_input[2]   ; CP            ; 0.188  ; -0.175 ; Rise       ; CP              ;
;  BUS_input[3]   ; CP            ; 0.147  ; -0.215 ; Rise       ; CP              ;
;  BUS_input[4]   ; CP            ; -0.882 ; -1.527 ; Rise       ; CP              ;
;  BUS_input[5]   ; CP            ; -1.096 ; -1.768 ; Rise       ; CP              ;
;  BUS_input[6]   ; CP            ; -0.012 ; -0.450 ; Rise       ; CP              ;
;  BUS_input[7]   ; CP            ; -1.370 ; -2.065 ; Rise       ; CP              ;
; CLR             ; CP            ; -1.170 ; -1.809 ; Rise       ; CP              ;
; Load            ; CP            ; -1.720 ; -2.431 ; Rise       ; CP              ;
; ZF_input        ; CP            ; -1.284 ; -1.954 ; Rise       ; CP              ;
; input_bus       ; CP            ; 0.281  ; -0.004 ; Rise       ; CP              ;
; register_enable ; CP            ; -1.345 ; -1.941 ; Rise       ; CP              ;
; shiyan03_input  ; CP            ; -1.110 ; -1.700 ; Rise       ; CP              ;
; shiyan03_outout ; CP            ; -1.045 ; -1.667 ; Rise       ; CP              ;
; shiyan03_wren   ; CP            ; -0.653 ; -1.184 ; Rise       ; CP              ;
; BUS_input[*]    ; shiyan03_gate ; 0.460  ; 0.092  ; Fall       ; shiyan03_gate   ;
;  BUS_input[0]   ; shiyan03_gate ; -0.640 ; -1.242 ; Fall       ; shiyan03_gate   ;
;  BUS_input[1]   ; shiyan03_gate ; -0.636 ; -1.235 ; Fall       ; shiyan03_gate   ;
;  BUS_input[2]   ; shiyan03_gate ; 0.414  ; 0.071  ; Fall       ; shiyan03_gate   ;
;  BUS_input[3]   ; shiyan03_gate ; 0.396  ; 0.054  ; Fall       ; shiyan03_gate   ;
;  BUS_input[4]   ; shiyan03_gate ; -0.643 ; -1.263 ; Fall       ; shiyan03_gate   ;
;  BUS_input[5]   ; shiyan03_gate ; -1.117 ; -1.791 ; Fall       ; shiyan03_gate   ;
;  BUS_input[6]   ; shiyan03_gate ; 0.460  ; 0.092  ; Fall       ; shiyan03_gate   ;
;  BUS_input[7]   ; shiyan03_gate ; -0.891 ; -1.534 ; Fall       ; shiyan03_gate   ;
; input_bus       ; shiyan03_gate ; 0.527  ; 0.222  ; Fall       ; shiyan03_gate   ;
; shiyan03_input  ; shiyan03_gate ; -0.861 ; -1.474 ; Fall       ; shiyan03_gate   ;
+-----------------+---------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+----------------+---------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+---------------+-------+-------+------------+-----------------+
; BUS_OUTPUT[*]  ; ALU_Z_latch   ; 6.552 ; 6.913 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[0] ; ALU_Z_latch   ; 4.685 ; 4.930 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[1] ; ALU_Z_latch   ; 4.511 ; 4.678 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[2] ; ALU_Z_latch   ; 5.276 ; 5.570 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[3] ; ALU_Z_latch   ; 5.767 ; 6.121 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[4] ; ALU_Z_latch   ; 5.511 ; 5.757 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[5] ; ALU_Z_latch   ; 4.637 ; 4.825 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[6] ; ALU_Z_latch   ; 6.552 ; 6.913 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[7] ; ALU_Z_latch   ; 4.827 ; 4.988 ; Fall       ; ALU_Z_latch     ;
; BUS_OUTPUT[*]  ; CP            ; 8.083 ; 8.500 ; Rise       ; CP              ;
;  BUS_OUTPUT[0] ; CP            ; 6.213 ; 6.469 ; Rise       ; CP              ;
;  BUS_OUTPUT[1] ; CP            ; 6.183 ; 6.412 ; Rise       ; CP              ;
;  BUS_OUTPUT[2] ; CP            ; 6.572 ; 6.872 ; Rise       ; CP              ;
;  BUS_OUTPUT[3] ; CP            ; 6.683 ; 6.991 ; Rise       ; CP              ;
;  BUS_OUTPUT[4] ; CP            ; 7.580 ; 7.981 ; Rise       ; CP              ;
;  BUS_OUTPUT[5] ; CP            ; 6.436 ; 6.719 ; Rise       ; CP              ;
;  BUS_OUTPUT[6] ; CP            ; 8.083 ; 8.500 ; Rise       ; CP              ;
;  BUS_OUTPUT[7] ; CP            ; 5.953 ; 6.160 ; Rise       ; CP              ;
; JNZ_output[*]  ; CP            ; 4.469 ; 4.652 ; Rise       ; CP              ;
;  JNZ_output[0] ; CP            ; 4.225 ; 4.435 ; Rise       ; CP              ;
;  JNZ_output[1] ; CP            ; 4.469 ; 4.652 ; Rise       ; CP              ;
;  JNZ_output[2] ; CP            ; 3.661 ; 3.776 ; Rise       ; CP              ;
;  JNZ_output[3] ; CP            ; 4.012 ; 4.176 ; Rise       ; CP              ;
;  JNZ_output[4] ; CP            ; 3.525 ; 3.607 ; Rise       ; CP              ;
;  JNZ_output[5] ; CP            ; 3.883 ; 4.026 ; Rise       ; CP              ;
;  JNZ_output[6] ; CP            ; 3.525 ; 3.641 ; Rise       ; CP              ;
;  JNZ_output[7] ; CP            ; 3.659 ; 3.764 ; Rise       ; CP              ;
; BUS_OUTPUT[*]  ; shiyan03_gate ; 6.813 ; 7.150 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[0] ; shiyan03_gate ; 4.919 ; 5.091 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[1] ; shiyan03_gate ; 5.019 ; 5.133 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[2] ; shiyan03_gate ; 5.404 ; 5.590 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[3] ; shiyan03_gate ; 5.430 ; 5.631 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[4] ; shiyan03_gate ; 6.299 ; 6.612 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[5] ; shiyan03_gate ; 5.177 ; 5.378 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[6] ; shiyan03_gate ; 6.813 ; 7.150 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[7] ; shiyan03_gate ; 4.754 ; 4.885 ; Fall       ; shiyan03_gate   ;
+----------------+---------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                 ;
+----------------+---------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+---------------+-------+-------+------------+-----------------+
; BUS_OUTPUT[*]  ; ALU_Z_latch   ; 4.385 ; 4.531 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[0] ; ALU_Z_latch   ; 4.525 ; 4.742 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[1] ; ALU_Z_latch   ; 4.385 ; 4.531 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[2] ; ALU_Z_latch   ; 5.153 ; 5.435 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[3] ; ALU_Z_latch   ; 5.583 ; 5.904 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[4] ; ALU_Z_latch   ; 5.382 ; 5.609 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[5] ; ALU_Z_latch   ; 4.499 ; 4.660 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[6] ; ALU_Z_latch   ; 6.409 ; 6.753 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[7] ; ALU_Z_latch   ; 4.687 ; 4.834 ; Fall       ; ALU_Z_latch     ;
; BUS_OUTPUT[*]  ; CP            ; 4.461 ; 4.637 ; Rise       ; CP              ;
;  BUS_OUTPUT[0] ; CP            ; 4.650 ; 4.879 ; Rise       ; CP              ;
;  BUS_OUTPUT[1] ; CP            ; 4.606 ; 4.806 ; Rise       ; CP              ;
;  BUS_OUTPUT[2] ; CP            ; 5.175 ; 5.471 ; Rise       ; CP              ;
;  BUS_OUTPUT[3] ; CP            ; 5.680 ; 6.030 ; Rise       ; CP              ;
;  BUS_OUTPUT[4] ; CP            ; 5.220 ; 5.454 ; Rise       ; CP              ;
;  BUS_OUTPUT[5] ; CP            ; 4.461 ; 4.637 ; Rise       ; CP              ;
;  BUS_OUTPUT[6] ; CP            ; 6.110 ; 6.461 ; Rise       ; CP              ;
;  BUS_OUTPUT[7] ; CP            ; 4.809 ; 4.992 ; Rise       ; CP              ;
; JNZ_output[*]  ; CP            ; 3.449 ; 3.529 ; Rise       ; CP              ;
;  JNZ_output[0] ; CP            ; 4.122 ; 4.323 ; Rise       ; CP              ;
;  JNZ_output[1] ; CP            ; 4.394 ; 4.573 ; Rise       ; CP              ;
;  JNZ_output[2] ; CP            ; 3.580 ; 3.691 ; Rise       ; CP              ;
;  JNZ_output[3] ; CP            ; 3.918 ; 4.075 ; Rise       ; CP              ;
;  JNZ_output[4] ; CP            ; 3.450 ; 3.529 ; Rise       ; CP              ;
;  JNZ_output[5] ; CP            ; 3.793 ; 3.930 ; Rise       ; CP              ;
;  JNZ_output[6] ; CP            ; 3.449 ; 3.561 ; Rise       ; CP              ;
;  JNZ_output[7] ; CP            ; 3.579 ; 3.680 ; Rise       ; CP              ;
; BUS_OUTPUT[*]  ; shiyan03_gate ; 4.607 ; 4.710 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[0] ; shiyan03_gate ; 4.746 ; 4.919 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[1] ; shiyan03_gate ; 4.807 ; 4.977 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[2] ; shiyan03_gate ; 5.176 ; 5.415 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[3] ; shiyan03_gate ; 5.210 ; 5.461 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[4] ; shiyan03_gate ; 6.111 ; 6.421 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[5] ; shiyan03_gate ; 4.995 ; 5.195 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[6] ; shiyan03_gate ; 6.603 ; 6.940 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[7] ; shiyan03_gate ; 4.607 ; 4.710 ; Fall       ; shiyan03_gate   ;
+----------------+---------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------+
; Propagation Delay                                               ;
+-----------------+---------------+-------+-------+-------+-------+
; Input Port      ; Output Port   ; RR    ; RF    ; FR    ; FF    ;
+-----------------+---------------+-------+-------+-------+-------+
; ALU_Z_bus       ; BUS_OUTPUT[0] ; 5.826 ; 5.823 ; 6.606 ; 6.606 ;
; ALU_Z_bus       ; BUS_OUTPUT[1] ; 5.836 ; 5.833 ; 6.616 ; 6.616 ;
; ALU_Z_bus       ; BUS_OUTPUT[2] ; 6.231 ; 6.351 ; 7.070 ; 7.070 ;
; ALU_Z_bus       ; BUS_OUTPUT[3] ; 6.106 ; 6.413 ; 6.935 ; 6.935 ;
; ALU_Z_bus       ; BUS_OUTPUT[4] ; 5.653 ; 5.979 ; 6.417 ; 6.392 ;
; ALU_Z_bus       ; BUS_OUTPUT[5] ; 5.653 ; 5.650 ; 6.392 ; 6.392 ;
; ALU_Z_bus       ; BUS_OUTPUT[6] ; 6.901 ; 6.897 ; 7.844 ; 7.844 ;
; ALU_Z_bus       ; BUS_OUTPUT[7] ; 5.663 ; 5.660 ; 6.402 ; 6.402 ;
; PC_Bus          ; JNZ_output[0] ; 4.357 ; 4.354 ; 4.926 ; 4.926 ;
; PC_Bus          ; JNZ_output[1] ; 4.463 ; 4.460 ; 5.069 ; 5.069 ;
; PC_Bus          ; JNZ_output[2] ; 4.457 ; 4.454 ; 5.064 ; 5.064 ;
; PC_Bus          ; JNZ_output[3] ; 4.409 ; 4.406 ; 4.982 ; 4.982 ;
; PC_Bus          ; JNZ_output[4] ; 4.463 ; 4.460 ; 5.069 ; 5.069 ;
; PC_Bus          ; JNZ_output[5] ; 4.440 ; 4.437 ; 5.022 ; 5.022 ;
; PC_Bus          ; JNZ_output[6] ; 4.448 ; 4.445 ; 5.056 ; 5.056 ;
; PC_Bus          ; JNZ_output[7] ; 4.457 ; 4.454 ; 5.064 ; 5.064 ;
; register_bus    ; BUS_OUTPUT[0] ; 5.820 ; 5.817 ; 6.579 ; 6.579 ;
; register_bus    ; BUS_OUTPUT[1] ; 5.830 ; 5.827 ; 6.589 ; 6.589 ;
; register_bus    ; BUS_OUTPUT[2] ; 6.225 ; 6.222 ; 7.043 ; 7.043 ;
; register_bus    ; BUS_OUTPUT[3] ; 6.100 ; 6.375 ; 6.908 ; 6.908 ;
; register_bus    ; BUS_OUTPUT[4] ; 5.647 ; 5.722 ; 6.365 ; 6.365 ;
; register_bus    ; BUS_OUTPUT[5] ; 5.647 ; 5.644 ; 6.365 ; 6.365 ;
; register_bus    ; BUS_OUTPUT[6] ; 6.895 ; 6.891 ; 7.817 ; 7.817 ;
; register_bus    ; BUS_OUTPUT[7] ; 5.657 ; 5.654 ; 6.375 ; 6.375 ;
; sel[0]          ; BUS_OUTPUT[0] ; 5.702 ; 5.944 ; 6.314 ; 6.556 ;
; sel[0]          ; BUS_OUTPUT[1] ; 5.639 ; 5.853 ; 6.256 ; 6.470 ;
; sel[0]          ; BUS_OUTPUT[2] ; 6.343 ; 6.633 ; 6.959 ; 7.249 ;
; sel[0]          ; BUS_OUTPUT[3] ; 6.908 ; 7.266 ; 7.523 ; 7.881 ;
; sel[0]          ; BUS_OUTPUT[4] ; 6.453 ; 6.688 ; 7.112 ; 7.347 ;
; sel[0]          ; BUS_OUTPUT[5] ; 5.699 ; 5.876 ; 6.358 ; 6.535 ;
; sel[0]          ; BUS_OUTPUT[6] ; 7.345 ; 7.686 ; 8.004 ; 8.345 ;
; sel[0]          ; BUS_OUTPUT[7] ; 6.329 ; 6.510 ; 6.988 ; 7.169 ;
; sel[1]          ; BUS_OUTPUT[0] ; 5.784 ; 6.022 ; 6.419 ; 6.685 ;
; sel[1]          ; BUS_OUTPUT[1] ; 5.658 ; 5.872 ; 6.279 ; 6.493 ;
; sel[1]          ; BUS_OUTPUT[2] ; 6.257 ; 6.547 ; 6.881 ; 7.171 ;
; sel[1]          ; BUS_OUTPUT[3] ; 6.817 ; 7.175 ; 7.441 ; 7.799 ;
; sel[1]          ; BUS_OUTPUT[4] ; 6.336 ; 6.571 ; 6.972 ; 7.207 ;
; sel[1]          ; BUS_OUTPUT[5] ; 5.581 ; 5.758 ; 6.217 ; 6.394 ;
; sel[1]          ; BUS_OUTPUT[6] ; 7.227 ; 7.568 ; 7.864 ; 8.205 ;
; sel[1]          ; BUS_OUTPUT[7] ; 6.210 ; 6.391 ; 6.847 ; 7.028 ;
; shiyan03_bus    ; BUS_OUTPUT[0] ; 5.901 ; 5.898 ; 6.677 ; 6.677 ;
; shiyan03_bus    ; BUS_OUTPUT[1] ; 5.911 ; 5.908 ; 6.687 ; 6.687 ;
; shiyan03_bus    ; BUS_OUTPUT[2] ; 6.306 ; 6.303 ; 7.141 ; 7.141 ;
; shiyan03_bus    ; BUS_OUTPUT[3] ; 6.181 ; 6.178 ; 7.006 ; 7.006 ;
; shiyan03_bus    ; BUS_OUTPUT[4] ; 5.728 ; 5.725 ; 6.463 ; 6.463 ;
; shiyan03_bus    ; BUS_OUTPUT[5] ; 5.728 ; 5.725 ; 6.463 ; 6.463 ;
; shiyan03_bus    ; BUS_OUTPUT[6] ; 6.976 ; 6.972 ; 7.915 ; 7.915 ;
; shiyan03_bus    ; BUS_OUTPUT[7] ; 5.738 ; 5.735 ; 6.473 ; 6.473 ;
; shiyan03_outout ; BUS_OUTPUT[0] ; 5.993 ; 5.990 ; 6.762 ; 6.762 ;
; shiyan03_outout ; BUS_OUTPUT[1] ; 6.003 ; 6.000 ; 6.772 ; 6.772 ;
; shiyan03_outout ; BUS_OUTPUT[2] ; 6.398 ; 6.395 ; 7.226 ; 7.226 ;
; shiyan03_outout ; BUS_OUTPUT[3] ; 6.273 ; 6.270 ; 7.091 ; 7.091 ;
; shiyan03_outout ; BUS_OUTPUT[4] ; 5.820 ; 5.817 ; 6.548 ; 6.548 ;
; shiyan03_outout ; BUS_OUTPUT[5] ; 5.820 ; 5.817 ; 6.548 ; 6.548 ;
; shiyan03_outout ; BUS_OUTPUT[6] ; 7.068 ; 7.064 ; 8.000 ; 8.000 ;
; shiyan03_outout ; BUS_OUTPUT[7] ; 5.830 ; 5.827 ; 6.558 ; 6.558 ;
+-----------------+---------------+-------+-------+-------+-------+


+-----------------------------------------------------------------+
; Minimum Propagation Delay                                       ;
+-----------------+---------------+-------+-------+-------+-------+
; Input Port      ; Output Port   ; RR    ; RF    ; FR    ; FF    ;
+-----------------+---------------+-------+-------+-------+-------+
; ALU_Z_bus       ; BUS_OUTPUT[0] ; 4.852 ; 4.852 ; 5.684 ; 5.618 ;
; ALU_Z_bus       ; BUS_OUTPUT[1] ; 4.862 ; 4.862 ; 5.519 ; 5.628 ;
; ALU_Z_bus       ; BUS_OUTPUT[2] ; 5.241 ; 5.241 ; 6.130 ; 6.064 ;
; ALU_Z_bus       ; BUS_OUTPUT[3] ; 5.121 ; 5.121 ; 6.000 ; 5.934 ;
; ALU_Z_bus       ; BUS_OUTPUT[4] ; 4.686 ; 4.686 ; 5.480 ; 5.414 ;
; ALU_Z_bus       ; BUS_OUTPUT[5] ; 4.686 ; 4.686 ; 5.213 ; 5.414 ;
; ALU_Z_bus       ; BUS_OUTPUT[6] ; 5.881 ; 5.881 ; 6.862 ; 6.804 ;
; ALU_Z_bus       ; BUS_OUTPUT[7] ; 4.696 ; 4.696 ; 5.490 ; 5.424 ;
; PC_Bus          ; JNZ_output[0] ; 3.444 ; 3.444 ; 4.070 ; 4.004 ;
; PC_Bus          ; JNZ_output[1] ; 3.545 ; 3.545 ; 4.208 ; 4.142 ;
; PC_Bus          ; JNZ_output[2] ; 3.539 ; 3.539 ; 4.202 ; 4.136 ;
; PC_Bus          ; JNZ_output[3] ; 3.493 ; 3.493 ; 4.124 ; 4.058 ;
; PC_Bus          ; JNZ_output[4] ; 3.545 ; 3.545 ; 4.208 ; 4.142 ;
; PC_Bus          ; JNZ_output[5] ; 3.523 ; 3.523 ; 4.162 ; 4.096 ;
; PC_Bus          ; JNZ_output[6] ; 3.530 ; 3.530 ; 4.195 ; 4.129 ;
; PC_Bus          ; JNZ_output[7] ; 3.539 ; 3.539 ; 4.202 ; 4.136 ;
; register_bus    ; BUS_OUTPUT[0] ; 4.840 ; 4.840 ; 5.633 ; 5.567 ;
; register_bus    ; BUS_OUTPUT[1] ; 4.850 ; 4.850 ; 5.544 ; 5.577 ;
; register_bus    ; BUS_OUTPUT[2] ; 5.229 ; 5.229 ; 6.079 ; 6.013 ;
; register_bus    ; BUS_OUTPUT[3] ; 5.109 ; 5.109 ; 5.949 ; 5.883 ;
; register_bus    ; BUS_OUTPUT[4] ; 4.674 ; 4.674 ; 5.429 ; 5.363 ;
; register_bus    ; BUS_OUTPUT[5] ; 4.674 ; 4.607 ; 5.072 ; 5.363 ;
; register_bus    ; BUS_OUTPUT[6] ; 5.869 ; 5.869 ; 6.811 ; 6.753 ;
; register_bus    ; BUS_OUTPUT[7] ; 4.684 ; 4.684 ; 5.247 ; 5.373 ;
; sel[0]          ; BUS_OUTPUT[0] ; 5.461 ; 5.686 ; 6.065 ; 6.283 ;
; sel[0]          ; BUS_OUTPUT[1] ; 5.237 ; 5.419 ; 5.816 ; 6.036 ;
; sel[0]          ; BUS_OUTPUT[2] ; 6.086 ; 6.378 ; 6.696 ; 6.981 ;
; sel[0]          ; BUS_OUTPUT[3] ; 6.345 ; 6.678 ; 6.917 ; 7.289 ;
; sel[0]          ; BUS_OUTPUT[4] ; 6.189 ; 6.419 ; 6.840 ; 7.063 ;
; sel[0]          ; BUS_OUTPUT[5] ; 5.298 ; 5.457 ; 5.914 ; 6.112 ;
; sel[0]          ; BUS_OUTPUT[6] ; 7.084 ; 7.431 ; 7.734 ; 8.074 ;
; sel[0]          ; BUS_OUTPUT[7] ; 5.453 ; 5.618 ; 6.032 ; 6.235 ;
; sel[1]          ; BUS_OUTPUT[0] ; 5.525 ; 5.746 ; 6.116 ; 6.341 ;
; sel[1]          ; BUS_OUTPUT[1] ; 5.389 ; 5.585 ; 6.002 ; 6.191 ;
; sel[1]          ; BUS_OUTPUT[2] ; 5.845 ; 6.123 ; 6.430 ; 6.746 ;
; sel[1]          ; BUS_OUTPUT[3] ; 6.503 ; 6.849 ; 7.120 ; 7.459 ;
; sel[1]          ; BUS_OUTPUT[4] ; 5.949 ; 6.165 ; 6.547 ; 6.801 ;
; sel[1]          ; BUS_OUTPUT[5] ; 5.321 ; 5.493 ; 5.950 ; 6.115 ;
; sel[1]          ; BUS_OUTPUT[6] ; 6.841 ; 7.174 ; 7.441 ; 7.812 ;
; sel[1]          ; BUS_OUTPUT[7] ; 5.891 ; 6.070 ; 6.533 ; 6.712 ;
; shiyan03_bus    ; BUS_OUTPUT[0] ; 4.924 ; 4.924 ; 5.410 ; 5.686 ;
; shiyan03_bus    ; BUS_OUTPUT[1] ; 4.934 ; 4.833 ; 5.343 ; 5.696 ;
; shiyan03_bus    ; BUS_OUTPUT[2] ; 5.313 ; 5.291 ; 5.741 ; 6.132 ;
; shiyan03_bus    ; BUS_OUTPUT[3] ; 5.193 ; 5.193 ; 5.651 ; 6.002 ;
; shiyan03_bus    ; BUS_OUTPUT[4] ; 4.758 ; 4.758 ; 5.548 ; 5.482 ;
; shiyan03_bus    ; BUS_OUTPUT[5] ; 4.758 ; 4.447 ; 4.989 ; 5.482 ;
; shiyan03_bus    ; BUS_OUTPUT[6] ; 5.953 ; 5.953 ; 6.778 ; 6.872 ;
; shiyan03_bus    ; BUS_OUTPUT[7] ; 4.768 ; 4.621 ; 5.163 ; 5.492 ;
; shiyan03_outout ; BUS_OUTPUT[0] ; 5.013 ; 5.013 ; 5.812 ; 5.766 ;
; shiyan03_outout ; BUS_OUTPUT[1] ; 5.023 ; 5.003 ; 5.530 ; 5.776 ;
; shiyan03_outout ; BUS_OUTPUT[2] ; 5.402 ; 5.402 ; 5.909 ; 6.212 ;
; shiyan03_outout ; BUS_OUTPUT[3] ; 5.282 ; 5.282 ; 5.778 ; 6.082 ;
; shiyan03_outout ; BUS_OUTPUT[4] ; 4.847 ; 4.847 ; 5.628 ; 5.562 ;
; shiyan03_outout ; BUS_OUTPUT[5] ; 4.847 ; 4.503 ; 5.025 ; 5.562 ;
; shiyan03_outout ; BUS_OUTPUT[6] ; 6.042 ; 6.042 ; 6.884 ; 6.952 ;
; shiyan03_outout ; BUS_OUTPUT[7] ; 4.857 ; 4.681 ; 5.202 ; 5.572 ;
+-----------------+---------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -6.801   ; 0.245 ; N/A      ; N/A     ; -3.201              ;
;  ALU_A_latch     ; -3.078   ; 0.417 ; N/A      ; N/A     ; -3.000              ;
;  ALU_Z_latch     ; -6.172   ; 0.663 ; N/A      ; N/A     ; -3.000              ;
;  CP              ; -6.801   ; 0.245 ; N/A      ; N/A     ; -3.201              ;
;  shiyan03_gate   ; N/A      ; N/A   ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -315.946 ; 0.0   ; 0.0      ; 0.0     ; -84.284             ;
;  ALU_A_latch     ; -21.768  ; 0.000 ; N/A      ; N/A     ; -3.000              ;
;  ALU_Z_latch     ; -46.350  ; 0.000 ; N/A      ; N/A     ; -3.000              ;
;  CP              ; -247.828 ; 0.000 ; N/A      ; N/A     ; -75.284             ;
;  shiyan03_gate   ; N/A      ; N/A   ; N/A      ; N/A     ; -3.000              ;
+------------------+----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+-----------------+---------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+---------------+-------+-------+------------+-----------------+
; sel[*]          ; ALU_A_latch   ; 5.188 ; 5.382 ; Fall       ; ALU_A_latch     ;
;  sel[0]         ; ALU_A_latch   ; 5.188 ; 5.382 ; Fall       ; ALU_A_latch     ;
;  sel[1]         ; ALU_A_latch   ; 4.904 ; 5.128 ; Fall       ; ALU_A_latch     ;
; OP[*]           ; ALU_Z_latch   ; 7.422 ; 7.493 ; Fall       ; ALU_Z_latch     ;
;  OP[0]          ; ALU_Z_latch   ; 7.422 ; 7.487 ; Fall       ; ALU_Z_latch     ;
;  OP[1]          ; ALU_Z_latch   ; 7.258 ; 7.493 ; Fall       ; ALU_Z_latch     ;
; sel[*]          ; ALU_Z_latch   ; 8.277 ; 8.495 ; Fall       ; ALU_Z_latch     ;
;  sel[0]         ; ALU_Z_latch   ; 8.277 ; 8.495 ; Fall       ; ALU_Z_latch     ;
;  sel[1]         ; ALU_Z_latch   ; 7.986 ; 8.245 ; Fall       ; ALU_Z_latch     ;
; A[*]            ; CP            ; 4.778 ; 5.124 ; Rise       ; CP              ;
;  A[0]           ; CP            ; 4.242 ; 4.529 ; Rise       ; CP              ;
;  A[1]           ; CP            ; 4.778 ; 5.124 ; Rise       ; CP              ;
; BUS_input[*]    ; CP            ; 3.784 ; 3.776 ; Rise       ; CP              ;
;  BUS_input[0]   ; CP            ; 2.512 ; 2.640 ; Rise       ; CP              ;
;  BUS_input[1]   ; CP            ; 2.520 ; 2.631 ; Rise       ; CP              ;
;  BUS_input[2]   ; CP            ; 0.183 ; 0.366 ; Rise       ; CP              ;
;  BUS_input[3]   ; CP            ; 0.291 ; 0.408 ; Rise       ; CP              ;
;  BUS_input[4]   ; CP            ; 2.514 ; 2.712 ; Rise       ; CP              ;
;  BUS_input[5]   ; CP            ; 3.105 ; 3.122 ; Rise       ; CP              ;
;  BUS_input[6]   ; CP            ; 0.753 ; 0.701 ; Rise       ; CP              ;
;  BUS_input[7]   ; CP            ; 3.784 ; 3.776 ; Rise       ; CP              ;
; CLR             ; CP            ; 3.755 ; 3.956 ; Rise       ; CP              ;
; Load            ; CP            ; 4.653 ; 4.805 ; Rise       ; CP              ;
; ZF_input        ; CP            ; 3.561 ; 3.701 ; Rise       ; CP              ;
; input_bus       ; CP            ; 0.897 ; 1.344 ; Rise       ; CP              ;
; register_enable ; CP            ; 4.391 ; 4.379 ; Rise       ; CP              ;
; shiyan03_input  ; CP            ; 3.913 ; 4.295 ; Rise       ; CP              ;
; shiyan03_outout ; CP            ; 5.500 ; 5.744 ; Rise       ; CP              ;
; shiyan03_wren   ; CP            ; 1.758 ; 1.936 ; Rise       ; CP              ;
; BUS_input[*]    ; shiyan03_gate ; 4.719 ; 4.704 ; Fall       ; shiyan03_gate   ;
;  BUS_input[0]   ; shiyan03_gate ; 3.445 ; 3.650 ; Fall       ; shiyan03_gate   ;
;  BUS_input[1]   ; shiyan03_gate ; 3.443 ; 3.654 ; Fall       ; shiyan03_gate   ;
;  BUS_input[2]   ; shiyan03_gate ; 1.044 ; 1.219 ; Fall       ; shiyan03_gate   ;
;  BUS_input[3]   ; shiyan03_gate ; 1.089 ; 1.267 ; Fall       ; shiyan03_gate   ;
;  BUS_input[4]   ; shiyan03_gate ; 3.424 ; 3.700 ; Fall       ; shiyan03_gate   ;
;  BUS_input[5]   ; shiyan03_gate ; 4.719 ; 4.704 ; Fall       ; shiyan03_gate   ;
;  BUS_input[6]   ; shiyan03_gate ; 1.337 ; 1.504 ; Fall       ; shiyan03_gate   ;
;  BUS_input[7]   ; shiyan03_gate ; 4.048 ; 4.230 ; Fall       ; shiyan03_gate   ;
; input_bus       ; shiyan03_gate ; 2.479 ; 2.844 ; Fall       ; shiyan03_gate   ;
; shiyan03_input  ; shiyan03_gate ; 5.495 ; 5.909 ; Fall       ; shiyan03_gate   ;
+-----------------+---------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+-----------------+---------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port    ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+---------------+--------+--------+------------+-----------------+
; sel[*]          ; ALU_A_latch   ; -0.602 ; -1.182 ; Fall       ; ALU_A_latch     ;
;  sel[0]         ; ALU_A_latch   ; -0.602 ; -1.182 ; Fall       ; ALU_A_latch     ;
;  sel[1]         ; ALU_A_latch   ; -0.630 ; -1.216 ; Fall       ; ALU_A_latch     ;
; OP[*]           ; ALU_Z_latch   ; -0.758 ; -1.378 ; Fall       ; ALU_Z_latch     ;
;  OP[0]          ; ALU_Z_latch   ; -0.887 ; -1.473 ; Fall       ; ALU_Z_latch     ;
;  OP[1]          ; ALU_Z_latch   ; -0.758 ; -1.378 ; Fall       ; ALU_Z_latch     ;
; sel[*]          ; ALU_Z_latch   ; -1.234 ; -1.832 ; Fall       ; ALU_Z_latch     ;
;  sel[0]         ; ALU_Z_latch   ; -1.395 ; -1.974 ; Fall       ; ALU_Z_latch     ;
;  sel[1]         ; ALU_Z_latch   ; -1.234 ; -1.832 ; Fall       ; ALU_Z_latch     ;
; A[*]            ; CP            ; -1.324 ; -1.948 ; Rise       ; CP              ;
;  A[0]           ; CP            ; -1.324 ; -1.948 ; Rise       ; CP              ;
;  A[1]           ; CP            ; -1.526 ; -2.180 ; Rise       ; CP              ;
; BUS_input[*]    ; CP            ; 0.316  ; 0.274  ; Rise       ; CP              ;
;  BUS_input[0]   ; CP            ; -0.868 ; -1.488 ; Rise       ; CP              ;
;  BUS_input[1]   ; CP            ; -0.870 ; -1.489 ; Rise       ; CP              ;
;  BUS_input[2]   ; CP            ; 0.316  ; 0.274  ; Rise       ; CP              ;
;  BUS_input[3]   ; CP            ; 0.211  ; 0.158  ; Rise       ; CP              ;
;  BUS_input[4]   ; CP            ; -0.882 ; -1.527 ; Rise       ; CP              ;
;  BUS_input[5]   ; CP            ; -1.096 ; -1.768 ; Rise       ; CP              ;
;  BUS_input[6]   ; CP            ; -0.012 ; -0.233 ; Rise       ; CP              ;
;  BUS_input[7]   ; CP            ; -1.370 ; -2.065 ; Rise       ; CP              ;
; CLR             ; CP            ; -1.170 ; -1.809 ; Rise       ; CP              ;
; Load            ; CP            ; -1.720 ; -2.431 ; Rise       ; CP              ;
; ZF_input        ; CP            ; -1.284 ; -1.954 ; Rise       ; CP              ;
; input_bus       ; CP            ; 0.711  ; 0.495  ; Rise       ; CP              ;
; register_enable ; CP            ; -1.345 ; -1.941 ; Rise       ; CP              ;
; shiyan03_input  ; CP            ; -1.110 ; -1.700 ; Rise       ; CP              ;
; shiyan03_outout ; CP            ; -1.045 ; -1.667 ; Rise       ; CP              ;
; shiyan03_wren   ; CP            ; -0.653 ; -1.184 ; Rise       ; CP              ;
; BUS_input[*]    ; shiyan03_gate ; 0.460  ; 0.092  ; Fall       ; shiyan03_gate   ;
;  BUS_input[0]   ; shiyan03_gate ; -0.640 ; -1.242 ; Fall       ; shiyan03_gate   ;
;  BUS_input[1]   ; shiyan03_gate ; -0.636 ; -1.235 ; Fall       ; shiyan03_gate   ;
;  BUS_input[2]   ; shiyan03_gate ; 0.414  ; 0.071  ; Fall       ; shiyan03_gate   ;
;  BUS_input[3]   ; shiyan03_gate ; 0.396  ; 0.054  ; Fall       ; shiyan03_gate   ;
;  BUS_input[4]   ; shiyan03_gate ; -0.643 ; -1.263 ; Fall       ; shiyan03_gate   ;
;  BUS_input[5]   ; shiyan03_gate ; -1.117 ; -1.791 ; Fall       ; shiyan03_gate   ;
;  BUS_input[6]   ; shiyan03_gate ; 0.460  ; 0.092  ; Fall       ; shiyan03_gate   ;
;  BUS_input[7]   ; shiyan03_gate ; -0.891 ; -1.534 ; Fall       ; shiyan03_gate   ;
; input_bus       ; shiyan03_gate ; 0.527  ; 0.222  ; Fall       ; shiyan03_gate   ;
; shiyan03_input  ; shiyan03_gate ; -0.861 ; -1.474 ; Fall       ; shiyan03_gate   ;
+-----------------+---------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Clock to Output Times                                                           ;
+----------------+---------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port    ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+---------------+--------+--------+------------+-----------------+
; BUS_OUTPUT[*]  ; ALU_Z_latch   ; 13.167 ; 12.693 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[0] ; ALU_Z_latch   ; 9.317  ; 9.263  ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[1] ; ALU_Z_latch   ; 8.924  ; 8.667  ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[2] ; ALU_Z_latch   ; 10.839 ; 10.356 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[3] ; ALU_Z_latch   ; 12.022 ; 11.609 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[4] ; ALU_Z_latch   ; 10.642 ; 10.474 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[5] ; ALU_Z_latch   ; 9.310  ; 9.065  ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[6] ; ALU_Z_latch   ; 13.167 ; 12.693 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[7] ; ALU_Z_latch   ; 9.723  ; 9.376  ; Fall       ; ALU_Z_latch     ;
; BUS_OUTPUT[*]  ; CP            ; 18.169 ; 17.533 ; Rise       ; CP              ;
;  BUS_OUTPUT[0] ; CP            ; 14.337 ; 14.024 ; Rise       ; CP              ;
;  BUS_OUTPUT[1] ; CP            ; 14.338 ; 13.815 ; Rise       ; CP              ;
;  BUS_OUTPUT[2] ; CP            ; 15.274 ; 14.700 ; Rise       ; CP              ;
;  BUS_OUTPUT[3] ; CP            ; 15.468 ; 15.014 ; Rise       ; CP              ;
;  BUS_OUTPUT[4] ; CP            ; 16.847 ; 16.495 ; Rise       ; CP              ;
;  BUS_OUTPUT[5] ; CP            ; 15.009 ; 14.522 ; Rise       ; CP              ;
;  BUS_OUTPUT[6] ; CP            ; 18.169 ; 17.533 ; Rise       ; CP              ;
;  BUS_OUTPUT[7] ; CP            ; 13.688 ; 13.367 ; Rise       ; CP              ;
; JNZ_output[*]  ; CP            ; 9.134  ; 8.849  ; Rise       ; CP              ;
;  JNZ_output[0] ; CP            ; 9.134  ; 8.748  ; Rise       ; CP              ;
;  JNZ_output[1] ; CP            ; 8.875  ; 8.849  ; Rise       ; CP              ;
;  JNZ_output[2] ; CP            ; 7.740  ; 7.494  ; Rise       ; CP              ;
;  JNZ_output[3] ; CP            ; 8.525  ; 8.335  ; Rise       ; CP              ;
;  JNZ_output[4] ; CP            ; 7.390  ; 7.227  ; Rise       ; CP              ;
;  JNZ_output[5] ; CP            ; 8.245  ; 8.075  ; Rise       ; CP              ;
;  JNZ_output[6] ; CP            ; 7.435  ; 7.301  ; Rise       ; CP              ;
;  JNZ_output[7] ; CP            ; 7.777  ; 7.548  ; Rise       ; CP              ;
; BUS_OUTPUT[*]  ; shiyan03_gate ; 13.665 ; 13.183 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[0] ; shiyan03_gate ; 9.774  ; 9.632  ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[1] ; shiyan03_gate ; 10.029 ; 9.812  ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[2] ; shiyan03_gate ; 10.946 ; 10.690 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[3] ; shiyan03_gate ; 11.010 ; 10.776 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[4] ; shiyan03_gate ; 12.331 ; 12.144 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[5] ; shiyan03_gate ; 10.514 ; 10.182 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[6] ; shiyan03_gate ; 13.665 ; 13.183 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[7] ; shiyan03_gate ; 9.394  ; 9.177  ; Fall       ; shiyan03_gate   ;
+----------------+---------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                 ;
+----------------+---------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port    ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+---------------+-------+-------+------------+-----------------+
; BUS_OUTPUT[*]  ; ALU_Z_latch   ; 4.385 ; 4.531 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[0] ; ALU_Z_latch   ; 4.525 ; 4.742 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[1] ; ALU_Z_latch   ; 4.385 ; 4.531 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[2] ; ALU_Z_latch   ; 5.153 ; 5.435 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[3] ; ALU_Z_latch   ; 5.583 ; 5.904 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[4] ; ALU_Z_latch   ; 5.382 ; 5.609 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[5] ; ALU_Z_latch   ; 4.499 ; 4.660 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[6] ; ALU_Z_latch   ; 6.409 ; 6.753 ; Fall       ; ALU_Z_latch     ;
;  BUS_OUTPUT[7] ; ALU_Z_latch   ; 4.687 ; 4.834 ; Fall       ; ALU_Z_latch     ;
; BUS_OUTPUT[*]  ; CP            ; 4.461 ; 4.637 ; Rise       ; CP              ;
;  BUS_OUTPUT[0] ; CP            ; 4.650 ; 4.879 ; Rise       ; CP              ;
;  BUS_OUTPUT[1] ; CP            ; 4.606 ; 4.806 ; Rise       ; CP              ;
;  BUS_OUTPUT[2] ; CP            ; 5.175 ; 5.471 ; Rise       ; CP              ;
;  BUS_OUTPUT[3] ; CP            ; 5.680 ; 6.030 ; Rise       ; CP              ;
;  BUS_OUTPUT[4] ; CP            ; 5.220 ; 5.454 ; Rise       ; CP              ;
;  BUS_OUTPUT[5] ; CP            ; 4.461 ; 4.637 ; Rise       ; CP              ;
;  BUS_OUTPUT[6] ; CP            ; 6.110 ; 6.461 ; Rise       ; CP              ;
;  BUS_OUTPUT[7] ; CP            ; 4.809 ; 4.992 ; Rise       ; CP              ;
; JNZ_output[*]  ; CP            ; 3.449 ; 3.529 ; Rise       ; CP              ;
;  JNZ_output[0] ; CP            ; 4.122 ; 4.323 ; Rise       ; CP              ;
;  JNZ_output[1] ; CP            ; 4.394 ; 4.573 ; Rise       ; CP              ;
;  JNZ_output[2] ; CP            ; 3.580 ; 3.691 ; Rise       ; CP              ;
;  JNZ_output[3] ; CP            ; 3.918 ; 4.075 ; Rise       ; CP              ;
;  JNZ_output[4] ; CP            ; 3.450 ; 3.529 ; Rise       ; CP              ;
;  JNZ_output[5] ; CP            ; 3.793 ; 3.930 ; Rise       ; CP              ;
;  JNZ_output[6] ; CP            ; 3.449 ; 3.561 ; Rise       ; CP              ;
;  JNZ_output[7] ; CP            ; 3.579 ; 3.680 ; Rise       ; CP              ;
; BUS_OUTPUT[*]  ; shiyan03_gate ; 4.607 ; 4.710 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[0] ; shiyan03_gate ; 4.746 ; 4.919 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[1] ; shiyan03_gate ; 4.807 ; 4.977 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[2] ; shiyan03_gate ; 5.176 ; 5.415 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[3] ; shiyan03_gate ; 5.210 ; 5.461 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[4] ; shiyan03_gate ; 6.111 ; 6.421 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[5] ; shiyan03_gate ; 4.995 ; 5.195 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[6] ; shiyan03_gate ; 6.603 ; 6.940 ; Fall       ; shiyan03_gate   ;
;  BUS_OUTPUT[7] ; shiyan03_gate ; 4.607 ; 4.710 ; Fall       ; shiyan03_gate   ;
+----------------+---------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------+
; Progagation Delay                                                   ;
+-----------------+---------------+--------+--------+--------+--------+
; Input Port      ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+-----------------+---------------+--------+--------+--------+--------+
; ALU_Z_bus       ; BUS_OUTPUT[0] ; 10.905 ; 11.850 ; 12.034 ; 10.644 ;
; ALU_Z_bus       ; BUS_OUTPUT[1] ; 10.915 ; 10.915 ; 11.176 ; 10.654 ;
; ALU_Z_bus       ; BUS_OUTPUT[2] ; 11.850 ; 13.002 ; 13.600 ; 11.533 ;
; ALU_Z_bus       ; BUS_OUTPUT[3] ; 11.556 ; 13.000 ; 13.611 ; 11.262 ;
; ALU_Z_bus       ; BUS_OUTPUT[4] ; 10.481 ; 11.851 ; 12.076 ; 10.265 ;
; ALU_Z_bus       ; BUS_OUTPUT[5] ; 10.481 ; 10.481 ; 10.402 ; 10.265 ;
; ALU_Z_bus       ; BUS_OUTPUT[6] ; 13.427 ; 13.427 ; 13.833 ; 12.976 ;
; ALU_Z_bus       ; BUS_OUTPUT[7] ; 10.491 ; 10.730 ; 11.124 ; 10.275 ;
; PC_Bus          ; JNZ_output[0] ; 7.329  ; 7.329  ; 7.492  ; 7.355  ;
; PC_Bus          ; JNZ_output[1] ; 7.520  ; 7.520  ; 7.764  ; 7.627  ;
; PC_Bus          ; JNZ_output[2] ; 7.494  ; 7.494  ; 7.750  ; 7.613  ;
; PC_Bus          ; JNZ_output[3] ; 7.498  ; 7.498  ; 7.637  ; 7.500  ;
; PC_Bus          ; JNZ_output[4] ; 7.520  ; 7.520  ; 7.764  ; 7.627  ;
; PC_Bus          ; JNZ_output[5] ; 7.500  ; 7.500  ; 7.654  ; 7.517  ;
; PC_Bus          ; JNZ_output[6] ; 7.514  ; 7.514  ; 7.755  ; 7.618  ;
; PC_Bus          ; JNZ_output[7] ; 7.494  ; 7.494  ; 7.750  ; 7.613  ;
; register_bus    ; BUS_OUTPUT[0] ; 10.851 ; 11.456 ; 11.666 ; 10.635 ;
; register_bus    ; BUS_OUTPUT[1] ; 10.861 ; 10.861 ; 11.219 ; 10.645 ;
; register_bus    ; BUS_OUTPUT[2] ; 11.796 ; 12.275 ; 12.908 ; 11.524 ;
; register_bus    ; BUS_OUTPUT[3] ; 11.502 ; 13.005 ; 13.534 ; 11.253 ;
; register_bus    ; BUS_OUTPUT[4] ; 10.427 ; 11.199 ; 11.429 ; 10.256 ;
; register_bus    ; BUS_OUTPUT[5] ; 10.427 ; 10.427 ; 10.393 ; 10.256 ;
; register_bus    ; BUS_OUTPUT[6] ; 13.373 ; 13.373 ; 13.568 ; 12.967 ;
; register_bus    ; BUS_OUTPUT[7] ; 10.437 ; 10.437 ; 10.480 ; 10.266 ;
; sel[0]          ; BUS_OUTPUT[0] ; 12.541 ; 12.322 ; 12.739 ; 12.520 ;
; sel[0]          ; BUS_OUTPUT[1] ; 12.439 ; 12.112 ; 12.674 ; 12.347 ;
; sel[0]          ; BUS_OUTPUT[2] ; 14.174 ; 13.664 ; 14.350 ; 13.840 ;
; sel[0]          ; BUS_OUTPUT[3] ; 15.576 ; 15.043 ; 15.752 ; 15.219 ;
; sel[0]          ; BUS_OUTPUT[4] ; 13.566 ; 13.417 ; 13.787 ; 13.638 ;
; sel[0]          ; BUS_OUTPUT[5] ; 12.558 ; 12.227 ; 12.776 ; 12.445 ;
; sel[0]          ; BUS_OUTPUT[6] ; 15.746 ; 15.279 ; 15.965 ; 15.498 ;
; sel[0]          ; BUS_OUTPUT[7] ; 14.028 ; 13.588 ; 14.222 ; 13.782 ;
; sel[1]          ; BUS_OUTPUT[0] ; 12.776 ; 12.556 ; 12.861 ; 12.709 ;
; sel[1]          ; BUS_OUTPUT[1] ; 12.466 ; 12.139 ; 12.708 ; 12.381 ;
; sel[1]          ; BUS_OUTPUT[2] ; 13.899 ; 13.389 ; 14.147 ; 13.637 ;
; sel[1]          ; BUS_OUTPUT[3] ; 15.296 ; 14.763 ; 15.546 ; 15.013 ;
; sel[1]          ; BUS_OUTPUT[4] ; 13.276 ; 13.127 ; 13.537 ; 13.388 ;
; sel[1]          ; BUS_OUTPUT[5] ; 12.267 ; 11.936 ; 12.526 ; 12.195 ;
; sel[1]          ; BUS_OUTPUT[6] ; 15.455 ; 14.988 ; 15.713 ; 15.246 ;
; sel[1]          ; BUS_OUTPUT[7] ; 13.744 ; 13.304 ; 13.968 ; 13.528 ;
; shiyan03_bus    ; BUS_OUTPUT[0] ; 11.061 ; 11.061 ; 10.968 ; 10.831 ;
; shiyan03_bus    ; BUS_OUTPUT[1] ; 11.071 ; 11.071 ; 10.978 ; 10.841 ;
; shiyan03_bus    ; BUS_OUTPUT[2] ; 12.006 ; 12.006 ; 11.857 ; 11.720 ;
; shiyan03_bus    ; BUS_OUTPUT[3] ; 11.712 ; 11.712 ; 11.586 ; 11.449 ;
; shiyan03_bus    ; BUS_OUTPUT[4] ; 10.637 ; 10.751 ; 11.017 ; 10.452 ;
; shiyan03_bus    ; BUS_OUTPUT[5] ; 10.637 ; 10.637 ; 10.589 ; 10.452 ;
; shiyan03_bus    ; BUS_OUTPUT[6] ; 13.583 ; 13.583 ; 13.331 ; 13.163 ;
; shiyan03_bus    ; BUS_OUTPUT[7] ; 10.647 ; 10.647 ; 10.599 ; 10.462 ;
; shiyan03_outout ; BUS_OUTPUT[0] ; 11.254 ; 11.254 ; 11.506 ; 11.010 ;
; shiyan03_outout ; BUS_OUTPUT[1] ; 11.264 ; 11.264 ; 11.157 ; 11.020 ;
; shiyan03_outout ; BUS_OUTPUT[2] ; 12.199 ; 12.199 ; 12.036 ; 11.899 ;
; shiyan03_outout ; BUS_OUTPUT[3] ; 11.905 ; 11.905 ; 11.765 ; 11.628 ;
; shiyan03_outout ; BUS_OUTPUT[4] ; 10.830 ; 10.855 ; 11.137 ; 10.631 ;
; shiyan03_outout ; BUS_OUTPUT[5] ; 10.830 ; 10.830 ; 10.768 ; 10.631 ;
; shiyan03_outout ; BUS_OUTPUT[6] ; 13.776 ; 13.776 ; 13.591 ; 13.342 ;
; shiyan03_outout ; BUS_OUTPUT[7] ; 10.840 ; 10.840 ; 10.778 ; 10.641 ;
+-----------------+---------------+--------+--------+--------+--------+


+-----------------------------------------------------------------+
; Minimum Progagation Delay                                       ;
+-----------------+---------------+-------+-------+-------+-------+
; Input Port      ; Output Port   ; RR    ; RF    ; FR    ; FF    ;
+-----------------+---------------+-------+-------+-------+-------+
; ALU_Z_bus       ; BUS_OUTPUT[0] ; 4.852 ; 4.852 ; 5.684 ; 5.618 ;
; ALU_Z_bus       ; BUS_OUTPUT[1] ; 4.862 ; 4.862 ; 5.519 ; 5.628 ;
; ALU_Z_bus       ; BUS_OUTPUT[2] ; 5.241 ; 5.241 ; 6.130 ; 6.064 ;
; ALU_Z_bus       ; BUS_OUTPUT[3] ; 5.121 ; 5.121 ; 6.000 ; 5.934 ;
; ALU_Z_bus       ; BUS_OUTPUT[4] ; 4.686 ; 4.686 ; 5.480 ; 5.414 ;
; ALU_Z_bus       ; BUS_OUTPUT[5] ; 4.686 ; 4.686 ; 5.213 ; 5.414 ;
; ALU_Z_bus       ; BUS_OUTPUT[6] ; 5.881 ; 5.881 ; 6.862 ; 6.804 ;
; ALU_Z_bus       ; BUS_OUTPUT[7] ; 4.696 ; 4.696 ; 5.490 ; 5.424 ;
; PC_Bus          ; JNZ_output[0] ; 3.444 ; 3.444 ; 4.070 ; 4.004 ;
; PC_Bus          ; JNZ_output[1] ; 3.545 ; 3.545 ; 4.208 ; 4.142 ;
; PC_Bus          ; JNZ_output[2] ; 3.539 ; 3.539 ; 4.202 ; 4.136 ;
; PC_Bus          ; JNZ_output[3] ; 3.493 ; 3.493 ; 4.124 ; 4.058 ;
; PC_Bus          ; JNZ_output[4] ; 3.545 ; 3.545 ; 4.208 ; 4.142 ;
; PC_Bus          ; JNZ_output[5] ; 3.523 ; 3.523 ; 4.162 ; 4.096 ;
; PC_Bus          ; JNZ_output[6] ; 3.530 ; 3.530 ; 4.195 ; 4.129 ;
; PC_Bus          ; JNZ_output[7] ; 3.539 ; 3.539 ; 4.202 ; 4.136 ;
; register_bus    ; BUS_OUTPUT[0] ; 4.840 ; 4.840 ; 5.633 ; 5.567 ;
; register_bus    ; BUS_OUTPUT[1] ; 4.850 ; 4.850 ; 5.544 ; 5.577 ;
; register_bus    ; BUS_OUTPUT[2] ; 5.229 ; 5.229 ; 6.079 ; 6.013 ;
; register_bus    ; BUS_OUTPUT[3] ; 5.109 ; 5.109 ; 5.949 ; 5.883 ;
; register_bus    ; BUS_OUTPUT[4] ; 4.674 ; 4.674 ; 5.429 ; 5.363 ;
; register_bus    ; BUS_OUTPUT[5] ; 4.674 ; 4.607 ; 5.072 ; 5.363 ;
; register_bus    ; BUS_OUTPUT[6] ; 5.869 ; 5.869 ; 6.811 ; 6.753 ;
; register_bus    ; BUS_OUTPUT[7] ; 4.684 ; 4.684 ; 5.247 ; 5.373 ;
; sel[0]          ; BUS_OUTPUT[0] ; 5.461 ; 5.686 ; 6.065 ; 6.283 ;
; sel[0]          ; BUS_OUTPUT[1] ; 5.237 ; 5.419 ; 5.816 ; 6.036 ;
; sel[0]          ; BUS_OUTPUT[2] ; 6.086 ; 6.378 ; 6.696 ; 6.981 ;
; sel[0]          ; BUS_OUTPUT[3] ; 6.345 ; 6.678 ; 6.917 ; 7.289 ;
; sel[0]          ; BUS_OUTPUT[4] ; 6.189 ; 6.419 ; 6.840 ; 7.063 ;
; sel[0]          ; BUS_OUTPUT[5] ; 5.298 ; 5.457 ; 5.914 ; 6.112 ;
; sel[0]          ; BUS_OUTPUT[6] ; 7.084 ; 7.431 ; 7.734 ; 8.074 ;
; sel[0]          ; BUS_OUTPUT[7] ; 5.453 ; 5.618 ; 6.032 ; 6.235 ;
; sel[1]          ; BUS_OUTPUT[0] ; 5.525 ; 5.746 ; 6.116 ; 6.341 ;
; sel[1]          ; BUS_OUTPUT[1] ; 5.389 ; 5.585 ; 6.002 ; 6.191 ;
; sel[1]          ; BUS_OUTPUT[2] ; 5.845 ; 6.123 ; 6.430 ; 6.746 ;
; sel[1]          ; BUS_OUTPUT[3] ; 6.503 ; 6.849 ; 7.120 ; 7.459 ;
; sel[1]          ; BUS_OUTPUT[4] ; 5.949 ; 6.165 ; 6.547 ; 6.801 ;
; sel[1]          ; BUS_OUTPUT[5] ; 5.321 ; 5.493 ; 5.950 ; 6.115 ;
; sel[1]          ; BUS_OUTPUT[6] ; 6.841 ; 7.174 ; 7.441 ; 7.812 ;
; sel[1]          ; BUS_OUTPUT[7] ; 5.891 ; 6.070 ; 6.533 ; 6.712 ;
; shiyan03_bus    ; BUS_OUTPUT[0] ; 4.924 ; 4.924 ; 5.410 ; 5.686 ;
; shiyan03_bus    ; BUS_OUTPUT[1] ; 4.934 ; 4.833 ; 5.343 ; 5.696 ;
; shiyan03_bus    ; BUS_OUTPUT[2] ; 5.313 ; 5.291 ; 5.741 ; 6.132 ;
; shiyan03_bus    ; BUS_OUTPUT[3] ; 5.193 ; 5.193 ; 5.651 ; 6.002 ;
; shiyan03_bus    ; BUS_OUTPUT[4] ; 4.758 ; 4.758 ; 5.548 ; 5.482 ;
; shiyan03_bus    ; BUS_OUTPUT[5] ; 4.758 ; 4.447 ; 4.989 ; 5.482 ;
; shiyan03_bus    ; BUS_OUTPUT[6] ; 5.953 ; 5.953 ; 6.778 ; 6.872 ;
; shiyan03_bus    ; BUS_OUTPUT[7] ; 4.768 ; 4.621 ; 5.163 ; 5.492 ;
; shiyan03_outout ; BUS_OUTPUT[0] ; 5.013 ; 5.013 ; 5.812 ; 5.766 ;
; shiyan03_outout ; BUS_OUTPUT[1] ; 5.023 ; 5.003 ; 5.530 ; 5.776 ;
; shiyan03_outout ; BUS_OUTPUT[2] ; 5.402 ; 5.402 ; 5.909 ; 6.212 ;
; shiyan03_outout ; BUS_OUTPUT[3] ; 5.282 ; 5.282 ; 5.778 ; 6.082 ;
; shiyan03_outout ; BUS_OUTPUT[4] ; 4.847 ; 4.847 ; 5.628 ; 5.562 ;
; shiyan03_outout ; BUS_OUTPUT[5] ; 4.847 ; 4.503 ; 5.025 ; 5.562 ;
; shiyan03_outout ; BUS_OUTPUT[6] ; 6.042 ; 6.042 ; 6.884 ; 6.952 ;
; shiyan03_outout ; BUS_OUTPUT[7] ; 4.857 ; 4.681 ; 5.202 ; 5.572 ;
+-----------------+---------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; BUS_OUTPUT[7] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BUS_OUTPUT[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BUS_OUTPUT[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BUS_OUTPUT[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BUS_OUTPUT[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BUS_OUTPUT[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BUS_OUTPUT[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BUS_OUTPUT[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; JNZ_output[7] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; JNZ_output[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; JNZ_output[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; JNZ_output[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; JNZ_output[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; JNZ_output[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; JNZ_output[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; JNZ_output[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sel[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sel[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; register_bus            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ALU_Z_bus               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; shiyan03_outout         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; shiyan03_bus            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_Bus                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OP[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OP[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ALU_Z_latch             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CP                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RST                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; register_enable         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; A[1]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; A[0]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; shiyan03_wren           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BUS_input[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; shiyan03_input          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input_bus               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BUS_input[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; shiyan03_gate           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BUS_input[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BUS_input[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BUS_input[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BUS_input[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BUS_input[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BUS_input[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLR                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ZF_input                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Load                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ALU_A_latch             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; BUS_OUTPUT[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; BUS_OUTPUT[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-007 V                  ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-009 s                 ; 3.76e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-007 V                 ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-009 s                ; 3.76e-009 s                ; Yes                       ; Yes                       ;
; BUS_OUTPUT[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; BUS_OUTPUT[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; BUS_OUTPUT[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; BUS_OUTPUT[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; BUS_OUTPUT[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; BUS_OUTPUT[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; JNZ_output[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; JNZ_output[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; JNZ_output[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; JNZ_output[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; JNZ_output[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; JNZ_output[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; JNZ_output[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-009 s                 ; 3.59e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-009 s                ; 3.59e-009 s                ; Yes                       ; Yes                       ;
; JNZ_output[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-007 V                   ; 2.35 V              ; -0.00115 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-010 s                 ; 4.97e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-007 V                  ; 2.35 V             ; -0.00115 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-010 s                ; 4.97e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-007 V                  ; 2.34 V              ; -0.00834 V          ; 0.106 V                              ; 0.015 V                              ; 6.53e-010 s                 ; 5.54e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-007 V                 ; 2.34 V             ; -0.00834 V         ; 0.106 V                             ; 0.015 V                             ; 6.53e-010 s                ; 5.54e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-007 V                  ; 2.34 V              ; -0.0034 V           ; 0.118 V                              ; 0.019 V                              ; 8.67e-010 s                 ; 1.08e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-007 V                 ; 2.34 V             ; -0.0034 V          ; 0.118 V                             ; 0.019 V                             ; 8.67e-010 s                ; 1.08e-009 s                ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; BUS_OUTPUT[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; BUS_OUTPUT[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-009 s                 ; 2.37e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-009 s                ; 2.37e-009 s                ; No                        ; Yes                       ;
; BUS_OUTPUT[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; BUS_OUTPUT[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; BUS_OUTPUT[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; BUS_OUTPUT[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; BUS_OUTPUT[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; BUS_OUTPUT[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; JNZ_output[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; JNZ_output[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; JNZ_output[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; JNZ_output[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; JNZ_output[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; JNZ_output[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; JNZ_output[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; JNZ_output[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-008 V                  ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-010 s                  ; 3.01e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-008 V                 ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-010 s                 ; 3.01e-010 s                ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-008 V                  ; 2.7 V               ; -0.0208 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-010 s                 ; 6.71e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-008 V                 ; 2.7 V              ; -0.0208 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-010 s                ; 6.71e-010 s                ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------+
; Setup Transfers                                                         ;
+---------------+-------------+----------+----------+----------+----------+
; From Clock    ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------+-------------+----------+----------+----------+----------+
; CP            ; ALU_A_latch ; 0        ; 0        ; 32       ; 0        ;
; ALU_A_latch   ; ALU_Z_latch ; 0        ; 0        ; 0        ; 44       ;
; CP            ; ALU_Z_latch ; 0        ; 0        ; 176      ; 0        ;
; CP            ; CP          ; 116      ; 0        ; 0        ; 0        ;
; shiyan03_gate ; CP          ; 0        ; 60       ; 0        ; 0        ;
+---------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------+
; Hold Transfers                                                          ;
+---------------+-------------+----------+----------+----------+----------+
; From Clock    ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------+-------------+----------+----------+----------+----------+
; CP            ; ALU_A_latch ; 0        ; 0        ; 32       ; 0        ;
; ALU_A_latch   ; ALU_Z_latch ; 0        ; 0        ; 0        ; 44       ;
; CP            ; ALU_Z_latch ; 0        ; 0        ; 176      ; 0        ;
; CP            ; CP          ; 116      ; 0        ; 0        ; 0        ;
; shiyan03_gate ; CP          ; 0        ; 60       ; 0        ; 0        ;
+---------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 27    ; 27   ;
; Unconstrained Input Port Paths  ; 331   ; 331  ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 128   ; 128  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Nov 25 22:34:26 2021
Info: Command: quartus_sta test2021 -c test2021
Info: qsta_default_script.tcl version: #1
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inst1|inst2|lpm_latch_component|latches[0]|combout" is a latch
    Warning: Node "inst1|inst2|lpm_latch_component|latches[1]|combout" is a latch
    Warning: Node "inst1|inst2|lpm_latch_component|latches[2]|combout" is a latch
    Warning: Node "inst1|inst2|lpm_latch_component|latches[3]|combout" is a latch
    Warning: Node "inst1|inst2|lpm_latch_component|latches[4]|combout" is a latch
    Warning: Node "inst1|inst2|lpm_latch_component|latches[5]|combout" is a latch
    Warning: Node "inst1|inst2|lpm_latch_component|latches[6]|combout" is a latch
    Warning: Node "inst1|inst2|lpm_latch_component|latches[7]|combout" is a latch
    Warning: Node "inst3|lpm_latch_component|latches[0]|combout" is a latch
    Warning: Node "inst3|lpm_latch_component|latches[1]|combout" is a latch
    Warning: Node "inst3|lpm_latch_component|latches[2]|combout" is a latch
    Warning: Node "inst3|lpm_latch_component|latches[3]|combout" is a latch
    Warning: Node "inst3|lpm_latch_component|latches[4]|combout" is a latch
    Warning: Node "inst3|lpm_latch_component|latches[5]|combout" is a latch
    Warning: Node "inst3|lpm_latch_component|latches[6]|combout" is a latch
    Warning: Node "inst3|lpm_latch_component|latches[7]|combout" is a latch
    Warning: Node "inst10|lpm_latch_component|latches[7]|combout" is a latch
    Warning: Node "inst10|lpm_latch_component|latches[6]|combout" is a latch
    Warning: Node "inst10|lpm_latch_component|latches[5]|combout" is a latch
    Warning: Node "inst10|lpm_latch_component|latches[4]|combout" is a latch
    Warning: Node "inst10|lpm_latch_component|latches[3]|combout" is a latch
    Warning: Node "inst10|lpm_latch_component|latches[2]|combout" is a latch
    Warning: Node "inst10|lpm_latch_component|latches[1]|combout" is a latch
    Warning: Node "inst10|lpm_latch_component|latches[0]|combout" is a latch
Critical Warning: Synopsys Design Constraints File file not found: 'test2021.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name CP CP
    Info: create_clock -period 1.000 -name shiyan03_gate shiyan03_gate
    Info: create_clock -period 1.000 -name ALU_A_latch ALU_A_latch
    Info: create_clock -period 1.000 -name ALU_Z_latch ALU_Z_latch
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {shiyan03_gate}] -rise_to [get_clocks {CP}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {shiyan03_gate}] -fall_to [get_clocks {CP}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {shiyan03_gate}] -rise_to [get_clocks {CP}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {shiyan03_gate}] -fall_to [get_clocks {CP}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {shiyan03_gate}] -rise_to [get_clocks {CP}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {shiyan03_gate}] -fall_to [get_clocks {CP}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {shiyan03_gate}] -rise_to [get_clocks {CP}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {shiyan03_gate}] -fall_to [get_clocks {CP}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -rise_to [get_clocks {CP}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -fall_to [get_clocks {CP}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -rise_to [get_clocks {CP}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -fall_to [get_clocks {CP}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -rise_to [get_clocks {CP}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -fall_to [get_clocks {CP}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -rise_to [get_clocks {CP}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -fall_to [get_clocks {CP}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -rise_to [get_clocks {ALU_Z_latch}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -fall_to [get_clocks {ALU_Z_latch}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -rise_to [get_clocks {ALU_Z_latch}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -fall_to [get_clocks {ALU_Z_latch}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -rise_to [get_clocks {ALU_Z_latch}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -fall_to [get_clocks {ALU_Z_latch}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -rise_to [get_clocks {ALU_Z_latch}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -fall_to [get_clocks {ALU_Z_latch}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -rise_to [get_clocks {ALU_A_latch}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -fall_to [get_clocks {ALU_A_latch}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -rise_to [get_clocks {ALU_A_latch}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -fall_to [get_clocks {ALU_A_latch}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -rise_to [get_clocks {ALU_A_latch}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -fall_to [get_clocks {ALU_A_latch}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -rise_to [get_clocks {ALU_A_latch}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -fall_to [get_clocks {ALU_A_latch}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {ALU_A_latch}] -rise_to [get_clocks {ALU_Z_latch}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {ALU_A_latch}] -fall_to [get_clocks {ALU_Z_latch}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {ALU_A_latch}] -rise_to [get_clocks {ALU_Z_latch}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {ALU_A_latch}] -fall_to [get_clocks {ALU_Z_latch}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {ALU_A_latch}] -rise_to [get_clocks {ALU_Z_latch}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {ALU_A_latch}] -fall_to [get_clocks {ALU_Z_latch}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {ALU_A_latch}] -rise_to [get_clocks {ALU_Z_latch}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {ALU_A_latch}] -fall_to [get_clocks {ALU_Z_latch}] -hold 0.040
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -6.801
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -6.801      -247.828 CP 
    Info:    -6.172       -46.350 ALU_Z_latch 
    Info:    -3.078       -21.768 ALU_A_latch 
Info: Worst-case hold slack is 0.667
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.667         0.000 CP 
    Info:     1.279         0.000 ALU_A_latch 
    Info:     1.742         0.000 ALU_Z_latch 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -3.201
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.201       -75.284 CP 
    Info:    -3.000        -3.000 ALU_A_latch 
    Info:    -3.000        -3.000 ALU_Z_latch 
    Info:    -3.000        -3.000 shiyan03_gate 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {shiyan03_gate}] -rise_to [get_clocks {CP}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {shiyan03_gate}] -fall_to [get_clocks {CP}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {shiyan03_gate}] -rise_to [get_clocks {CP}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {shiyan03_gate}] -fall_to [get_clocks {CP}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {shiyan03_gate}] -rise_to [get_clocks {CP}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {shiyan03_gate}] -fall_to [get_clocks {CP}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {shiyan03_gate}] -rise_to [get_clocks {CP}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {shiyan03_gate}] -fall_to [get_clocks {CP}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -rise_to [get_clocks {CP}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -fall_to [get_clocks {CP}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -rise_to [get_clocks {CP}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -fall_to [get_clocks {CP}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -rise_to [get_clocks {CP}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -fall_to [get_clocks {CP}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -rise_to [get_clocks {CP}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -fall_to [get_clocks {CP}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -rise_to [get_clocks {ALU_Z_latch}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -fall_to [get_clocks {ALU_Z_latch}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -rise_to [get_clocks {ALU_Z_latch}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -fall_to [get_clocks {ALU_Z_latch}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -rise_to [get_clocks {ALU_Z_latch}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -fall_to [get_clocks {ALU_Z_latch}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -rise_to [get_clocks {ALU_Z_latch}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -fall_to [get_clocks {ALU_Z_latch}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -rise_to [get_clocks {ALU_A_latch}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -fall_to [get_clocks {ALU_A_latch}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -rise_to [get_clocks {ALU_A_latch}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -fall_to [get_clocks {ALU_A_latch}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -rise_to [get_clocks {ALU_A_latch}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -fall_to [get_clocks {ALU_A_latch}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -rise_to [get_clocks {ALU_A_latch}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -fall_to [get_clocks {ALU_A_latch}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {ALU_A_latch}] -rise_to [get_clocks {ALU_Z_latch}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {ALU_A_latch}] -fall_to [get_clocks {ALU_Z_latch}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {ALU_A_latch}] -rise_to [get_clocks {ALU_Z_latch}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {ALU_A_latch}] -fall_to [get_clocks {ALU_Z_latch}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {ALU_A_latch}] -rise_to [get_clocks {ALU_Z_latch}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {ALU_A_latch}] -fall_to [get_clocks {ALU_Z_latch}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {ALU_A_latch}] -rise_to [get_clocks {ALU_Z_latch}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {ALU_A_latch}] -fall_to [get_clocks {ALU_Z_latch}] -hold 0.040
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -6.285
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -6.285      -227.233 CP 
    Info:    -5.752       -43.173 ALU_Z_latch 
    Info:    -2.889       -20.296 ALU_A_latch 
Info: Worst-case hold slack is 0.602
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.602         0.000 CP 
    Info:     1.211         0.000 ALU_A_latch 
    Info:     1.609         0.000 ALU_Z_latch 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -3.201
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.201       -75.284 CP 
    Info:    -3.000        -3.000 ALU_A_latch 
    Info:    -3.000        -3.000 ALU_Z_latch 
    Info:    -3.000        -3.000 shiyan03_gate 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {shiyan03_gate}] -rise_to [get_clocks {CP}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {shiyan03_gate}] -fall_to [get_clocks {CP}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {shiyan03_gate}] -rise_to [get_clocks {CP}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {shiyan03_gate}] -fall_to [get_clocks {CP}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {shiyan03_gate}] -rise_to [get_clocks {CP}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {shiyan03_gate}] -fall_to [get_clocks {CP}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {shiyan03_gate}] -rise_to [get_clocks {CP}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {shiyan03_gate}] -fall_to [get_clocks {CP}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -rise_to [get_clocks {CP}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -fall_to [get_clocks {CP}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -rise_to [get_clocks {CP}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -fall_to [get_clocks {CP}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -rise_to [get_clocks {CP}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -fall_to [get_clocks {CP}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -rise_to [get_clocks {CP}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -fall_to [get_clocks {CP}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -rise_to [get_clocks {ALU_Z_latch}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -fall_to [get_clocks {ALU_Z_latch}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -rise_to [get_clocks {ALU_Z_latch}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -fall_to [get_clocks {ALU_Z_latch}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -rise_to [get_clocks {ALU_Z_latch}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -fall_to [get_clocks {ALU_Z_latch}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -rise_to [get_clocks {ALU_Z_latch}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -fall_to [get_clocks {ALU_Z_latch}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -rise_to [get_clocks {ALU_A_latch}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -fall_to [get_clocks {ALU_A_latch}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -rise_to [get_clocks {ALU_A_latch}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -fall_to [get_clocks {ALU_A_latch}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -rise_to [get_clocks {ALU_A_latch}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {CP}] -fall_to [get_clocks {ALU_A_latch}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -rise_to [get_clocks {ALU_A_latch}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {CP}] -fall_to [get_clocks {ALU_A_latch}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {ALU_A_latch}] -rise_to [get_clocks {ALU_Z_latch}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {ALU_A_latch}] -fall_to [get_clocks {ALU_Z_latch}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {ALU_A_latch}] -rise_to [get_clocks {ALU_Z_latch}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {ALU_A_latch}] -fall_to [get_clocks {ALU_Z_latch}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {ALU_A_latch}] -rise_to [get_clocks {ALU_Z_latch}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {ALU_A_latch}] -fall_to [get_clocks {ALU_Z_latch}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {ALU_A_latch}] -rise_to [get_clocks {ALU_Z_latch}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {ALU_A_latch}] -fall_to [get_clocks {ALU_Z_latch}] -hold 0.040
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -2.173
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.173       -76.537 CP 
    Info:    -2.057       -14.725 ALU_Z_latch 
    Info:    -0.673        -4.241 ALU_A_latch 
Info: Worst-case hold slack is 0.245
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.245         0.000 CP 
    Info:     0.417         0.000 ALU_A_latch 
    Info:     0.663         0.000 ALU_Z_latch 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000       -49.789 CP 
    Info:    -3.000        -3.000 ALU_A_latch 
    Info:    -3.000        -3.000 ALU_Z_latch 
    Info:    -3.000        -3.000 shiyan03_gate 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 261 megabytes
    Info: Processing ended: Thu Nov 25 22:34:28 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


