// Seed: 2644893524
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input wor id_2,
    input wor id_3,
    output supply1 id_4,
    output wire id_5,
    input tri1 id_6,
    input uwire id_7,
    input wor id_8
);
  wire id_10;
  logic [7:0] id_11;
  assign id_11[1] = $display;
  wire id_12;
endmodule
module module_1 (
    input wire id_0,
    output tri id_1,
    input tri id_2,
    input wire id_3,
    output tri0 id_4,
    input supply0 id_5
    , id_7
);
  assign id_7 = id_0;
  wire id_8;
  module_0(
      id_2, id_5, id_5, id_0, id_7, id_4, id_5, id_7, id_3
  );
  always #1 begin
    id_1 = 1;
  end
endmodule
