// Seed: 509182613
module module_0 (
    output logic id_0,
    input id_1,
    output reg id_2,
    input logic id_3,
    output id_4
);
  always @(1 == 1) begin
    id_0 = 1;
    id_2 <= id_3 == id_3;
  end
endmodule
