{
  "Top": "ImageProcess",
  "RtlTop": "ImageProcess",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "2919044",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "ImageProcess",
    "Version": "1.0",
    "DisplayName": "Imageprocess",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/core.cpp"],
    "Vhdl": [
      "impl\/vhdl\/ImageProcess_CRTL_BUS_s_axi.vhd",
      "impl\/vhdl\/ImageProcess_KERNEL_BUS_s_axi.vhd",
      "impl\/vhdl\/ImageProcess_linebkb.vhd",
      "impl\/vhdl\/ImageProcess_mux_eOg.vhd",
      "impl\/vhdl\/ImageProcess_mux_fYi.vhd",
      "impl\/vhdl\/ImageProcess.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/ImageProcess_CRTL_BUS_s_axi.v",
      "impl\/verilog\/ImageProcess_KERNEL_BUS_s_axi.v",
      "impl\/verilog\/ImageProcess_linebkb.v",
      "impl\/verilog\/ImageProcess_mux_eOg.v",
      "impl\/verilog\/ImageProcess_mux_fYi.v",
      "impl\/verilog\/ImageProcess.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/ImageProcess_v1_0\/data\/ImageProcess.mdd",
      "impl\/misc\/drivers\/ImageProcess_v1_0\/data\/ImageProcess.tcl",
      "impl\/misc\/drivers\/ImageProcess_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/ImageProcess_v1_0\/src\/ximageprocess.c",
      "impl\/misc\/drivers\/ImageProcess_v1_0\/src\/ximageprocess.h",
      "impl\/misc\/drivers\/ImageProcess_v1_0\/src\/ximageprocess_hw.h",
      "impl\/misc\/drivers\/ImageProcess_v1_0\/src\/ximageprocess_linux.c",
      "impl\/misc\/drivers\/ImageProcess_v1_0\/src\/ximageprocess_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_CRTL_BUS s_axi_KERNEL_BUS inStream outStream",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "inStream": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "inStream",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "5"
        }
      },
      "port_width": {
        "TDATA": "8",
        "TDEST": "6",
        "TID": "5",
        "TKEEP": "1",
        "TLAST": "1",
        "TSTRB": "1",
        "TUSER": "2"
      }
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "outStream": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "outStream",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "8"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "5"
        }
      },
      "port_width": {
        "TDATA": "8",
        "TDEST": "6",
        "TID": "5",
        "TKEEP": "1",
        "TLAST": "1",
        "TSTRB": "1",
        "TUSER": "2"
      }
    },
    "s_axi_CRTL_BUS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_CRTL_BUS",
      "param_prefix": "C_S_AXI_CRTL_BUS",
      "addr_bits": "5",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "operation",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of operation",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "operation",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of operation"
            }]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "5",
        "AWADDR": "5",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    },
    "s_axi_KERNEL_BUS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_KERNEL_BUS",
      "param_prefix": "C_S_AXI_KERNEL_BUS",
      "addr_bits": "5",
      "registers": [],
      "memories": "kernel {base_address 16 range 16}",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "8"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "8"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "5",
        "AWADDR": "5",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_CRTL_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_CRTL_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CRTL_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CRTL_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_CRTL_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CRTL_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CRTL_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_KERNEL_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_KERNEL_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_KERNEL_BUS_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_KERNEL_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_KERNEL_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_KERNEL_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_KERNEL_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_KERNEL_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_KERNEL_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_KERNEL_BUS_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_KERNEL_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_KERNEL_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_KERNEL_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_KERNEL_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_KERNEL_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_KERNEL_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_KERNEL_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "inStream_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "inStream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "inStream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "inStream_TDEST": {
      "dir": "in",
      "width": "6"
    },
    "inStream_TKEEP": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "inStream_TSTRB": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "inStream_TUSER": {
      "dir": "in",
      "width": "2"
    },
    "inStream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "inStream_TID": {
      "dir": "in",
      "width": "5"
    },
    "outStream_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "outStream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "outStream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "outStream_TDEST": {
      "dir": "out",
      "width": "6"
    },
    "outStream_TKEEP": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "outStream_TSTRB": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "outStream_TUSER": {
      "dir": "out",
      "width": "2"
    },
    "outStream_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "outStream_TID": {
      "dir": "out",
      "width": "5"
    }
  },
  "CPorts": {
    "operation": {
      "interfaceRef": "s_axi_CRTL_BUS",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CRTL_BUS"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_CRTL_BUS",
      "dir": "in",
      "offset": "0"
    },
    "kernel": {
      "interfaceRef": "s_axi_KERNEL_BUS",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "Object": "KERNEL_BUS"
    },
    "inStream_V_data_V": {
      "interfaceRef": "inStream",
      "dir": "in"
    },
    "inStream_V_dest_V": {
      "interfaceRef": "inStream",
      "dir": "in"
    },
    "inStream_V_keep_V": {
      "interfaceRef": "inStream",
      "dir": "in"
    },
    "inStream_V_strb_V": {
      "interfaceRef": "inStream",
      "dir": "in"
    },
    "inStream_V_user_V": {
      "interfaceRef": "inStream",
      "dir": "in"
    },
    "inStream_V_last_V": {
      "interfaceRef": "inStream",
      "dir": "in"
    },
    "inStream_V_id_V": {
      "interfaceRef": "inStream",
      "dir": "in"
    },
    "outStream_V_data_V": {
      "interfaceRef": "outStream",
      "dir": "out",
      "firstOutLatency": "2"
    },
    "outStream_V_dest_V": {
      "interfaceRef": "outStream",
      "dir": "out",
      "firstOutLatency": "2"
    },
    "outStream_V_keep_V": {
      "interfaceRef": "outStream",
      "dir": "out",
      "firstOutLatency": "2"
    },
    "outStream_V_strb_V": {
      "interfaceRef": "outStream",
      "dir": "out",
      "firstOutLatency": "2"
    },
    "outStream_V_user_V": {
      "interfaceRef": "outStream",
      "dir": "out",
      "firstOutLatency": "2"
    },
    "outStream_V_last_V": {
      "interfaceRef": "outStream",
      "dir": "out",
      "firstOutLatency": "2"
    },
    "outStream_V_id_V": {
      "interfaceRef": "outStream",
      "dir": "out",
      "firstOutLatency": "2"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "ImageProcess"},
    "Metrics": {"ImageProcess": {
        "Latency": {
          "LatencyBest": "2919044",
          "LatencyAvg": "3379844",
          "LatencyWorst": "4147844",
          "PipelineIIMin": "2919045",
          "PipelineIIMax": "4147845",
          "PipelineII": "2919045 ~ 4147845",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.089"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "76800",
            "LatencyMin": "2918400",
            "LatencyMax": "4147200",
            "Latency": "2918400 ~ 4147200",
            "PipelineII": "",
            "PipelineDepthMin": "38",
            "PipelineDepthMax": "54",
            "PipelineDepth": "38 ~ 54",
            "Loops": [
              {
                "Name": "Loop 1.1",
                "TripCount": "3",
                "Latency": "33",
                "PipelineII": "",
                "PipelineDepth": "11",
                "Loops": [{
                    "Name": "Loop 1.1.1",
                    "TripCount": "3",
                    "Latency": "9",
                    "PipelineII": "",
                    "PipelineDepth": "3"
                  }]
              },
              {
                "Name": "Loop 1.2",
                "TripCount": "3",
                "Latency": "15",
                "PipelineII": "",
                "PipelineDepth": "5",
                "Loops": [{
                    "Name": "Loop 1.2.1",
                    "TripCount": "3",
                    "Latency": "3",
                    "PipelineII": "",
                    "PipelineDepth": "1"
                  }]
              },
              {
                "Name": "Loop 1.3",
                "TripCount": "3",
                "Latency": "15",
                "PipelineII": "",
                "PipelineDepth": "5",
                "Loops": [{
                    "Name": "Loop 1.3.1",
                    "TripCount": "3",
                    "Latency": "3",
                    "PipelineII": "",
                    "PipelineDepth": "1"
                  }]
              },
              {
                "Name": "Loop 1.4",
                "TripCount": "3",
                "Latency": "15",
                "PipelineII": "",
                "PipelineDepth": "5",
                "Loops": [{
                    "Name": "Loop 1.4.1",
                    "TripCount": "3",
                    "Latency": "3",
                    "PipelineII": "",
                    "PipelineDepth": "1"
                  }]
              }
            ]
          },
          {
            "Name": "Loop 2",
            "TripCount": "321",
            "Latency": "642",
            "PipelineII": "",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "5",
          "DSP48E": "0",
          "FF": "1000",
          "LUT": "2158"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2023-07-11 15:32:41 PKT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
