
MontyHallGame.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006044  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00406044  00406044  0000e044  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000008d4  20000000  0040604c  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000000d4  200008d4  00406920  000108d4  2**2
                  ALLOC
  4 .stack        00003000  200009a8  004069f4  000108d4  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  000108d4  2**0
                  CONTENTS, READONLY
  6 .comment      00000071  00000000  00000000  000108fe  2**0
                  CONTENTS, READONLY
  7 .debug_info   0001bc1f  00000000  00000000  0001096f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000052b2  00000000  00000000  0002c58e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000d092  00000000  00000000  00031840  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000c50  00000000  00000000  0003e8d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000009a8  00000000  00000000  0003f528  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00006c48  00000000  00000000  0003fed0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000117a4  00000000  00000000  00046b18  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00052e40  00000000  00000000  000582bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001ad0  00000000  00000000  000ab0fc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	200039a8 	.word	0x200039a8
  400004:	00400d51 	.word	0x00400d51
  400008:	00400d4d 	.word	0x00400d4d
  40000c:	00400d4d 	.word	0x00400d4d
  400010:	00400d4d 	.word	0x00400d4d
  400014:	00400d4d 	.word	0x00400d4d
  400018:	00400d4d 	.word	0x00400d4d
	...
  40002c:	00400d4d 	.word	0x00400d4d
  400030:	00400d4d 	.word	0x00400d4d
  400034:	00000000 	.word	0x00000000
  400038:	00400d4d 	.word	0x00400d4d
  40003c:	00400d4d 	.word	0x00400d4d
  400040:	00400d4d 	.word	0x00400d4d
  400044:	00400d4d 	.word	0x00400d4d
  400048:	00400d4d 	.word	0x00400d4d
  40004c:	00400d4d 	.word	0x00400d4d
  400050:	00400d4d 	.word	0x00400d4d
  400054:	00400d4d 	.word	0x00400d4d
  400058:	00400d4d 	.word	0x00400d4d
  40005c:	00400d4d 	.word	0x00400d4d
  400060:	00400d4d 	.word	0x00400d4d
  400064:	00400d4d 	.word	0x00400d4d
  400068:	00000000 	.word	0x00000000
  40006c:	00400941 	.word	0x00400941
  400070:	00400955 	.word	0x00400955
  400074:	00400969 	.word	0x00400969
  400078:	00400d4d 	.word	0x00400d4d
  40007c:	00400d4d 	.word	0x00400d4d
	...
  400088:	00400d4d 	.word	0x00400d4d
  40008c:	00400d4d 	.word	0x00400d4d
  400090:	00400d4d 	.word	0x00400d4d
  400094:	00400d4d 	.word	0x00400d4d
  400098:	00400d4d 	.word	0x00400d4d
  40009c:	00400d4d 	.word	0x00400d4d
  4000a0:	00400d4d 	.word	0x00400d4d
  4000a4:	00400d4d 	.word	0x00400d4d
  4000a8:	00400d4d 	.word	0x00400d4d
  4000ac:	00400d4d 	.word	0x00400d4d
  4000b0:	00400d4d 	.word	0x00400d4d
  4000b4:	00400d4d 	.word	0x00400d4d
  4000b8:	00400d4d 	.word	0x00400d4d
  4000bc:	00400d4d 	.word	0x00400d4d
  4000c0:	00400d4d 	.word	0x00400d4d
  4000c4:	00400d4d 	.word	0x00400d4d
  4000c8:	00400d4d 	.word	0x00400d4d

004000cc <deregister_tm_clones>:
  4000cc:	b508      	push	{r3, lr}
  4000ce:	4805      	ldr	r0, [pc, #20]	; (4000e4 <deregister_tm_clones+0x18>)
  4000d0:	4b05      	ldr	r3, [pc, #20]	; (4000e8 <deregister_tm_clones+0x1c>)
  4000d2:	1a1b      	subs	r3, r3, r0
  4000d4:	2b06      	cmp	r3, #6
  4000d6:	d800      	bhi.n	4000da <deregister_tm_clones+0xe>
  4000d8:	bd08      	pop	{r3, pc}
  4000da:	4b04      	ldr	r3, [pc, #16]	; (4000ec <deregister_tm_clones+0x20>)
  4000dc:	2b00      	cmp	r3, #0
  4000de:	d0fb      	beq.n	4000d8 <deregister_tm_clones+0xc>
  4000e0:	4798      	blx	r3
  4000e2:	e7f9      	b.n	4000d8 <deregister_tm_clones+0xc>
  4000e4:	0040604c 	.word	0x0040604c
  4000e8:	0040604f 	.word	0x0040604f
  4000ec:	00000000 	.word	0x00000000

004000f0 <register_tm_clones>:
  4000f0:	b508      	push	{r3, lr}
  4000f2:	4807      	ldr	r0, [pc, #28]	; (400110 <register_tm_clones+0x20>)
  4000f4:	4b07      	ldr	r3, [pc, #28]	; (400114 <register_tm_clones+0x24>)
  4000f6:	1a1b      	subs	r3, r3, r0
  4000f8:	109b      	asrs	r3, r3, #2
  4000fa:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
  4000fe:	1059      	asrs	r1, r3, #1
  400100:	d100      	bne.n	400104 <register_tm_clones+0x14>
  400102:	bd08      	pop	{r3, pc}
  400104:	4a04      	ldr	r2, [pc, #16]	; (400118 <register_tm_clones+0x28>)
  400106:	2a00      	cmp	r2, #0
  400108:	d0fb      	beq.n	400102 <register_tm_clones+0x12>
  40010a:	4790      	blx	r2
  40010c:	e7f9      	b.n	400102 <register_tm_clones+0x12>
  40010e:	bf00      	nop
  400110:	0040604c 	.word	0x0040604c
  400114:	0040604c 	.word	0x0040604c
  400118:	00000000 	.word	0x00000000

0040011c <__do_global_dtors_aux>:
  40011c:	b510      	push	{r4, lr}
  40011e:	4c06      	ldr	r4, [pc, #24]	; (400138 <__do_global_dtors_aux+0x1c>)
  400120:	7823      	ldrb	r3, [r4, #0]
  400122:	b943      	cbnz	r3, 400136 <__do_global_dtors_aux+0x1a>
  400124:	f7ff ffd2 	bl	4000cc <deregister_tm_clones>
  400128:	4b04      	ldr	r3, [pc, #16]	; (40013c <__do_global_dtors_aux+0x20>)
  40012a:	b113      	cbz	r3, 400132 <__do_global_dtors_aux+0x16>
  40012c:	4804      	ldr	r0, [pc, #16]	; (400140 <__do_global_dtors_aux+0x24>)
  40012e:	f3af 8000 	nop.w
  400132:	2301      	movs	r3, #1
  400134:	7023      	strb	r3, [r4, #0]
  400136:	bd10      	pop	{r4, pc}
  400138:	200008d4 	.word	0x200008d4
  40013c:	00000000 	.word	0x00000000
  400140:	0040604c 	.word	0x0040604c

00400144 <frame_dummy>:
  400144:	b508      	push	{r3, lr}
  400146:	4b08      	ldr	r3, [pc, #32]	; (400168 <frame_dummy+0x24>)
  400148:	b11b      	cbz	r3, 400152 <frame_dummy+0xe>
  40014a:	4808      	ldr	r0, [pc, #32]	; (40016c <frame_dummy+0x28>)
  40014c:	4908      	ldr	r1, [pc, #32]	; (400170 <frame_dummy+0x2c>)
  40014e:	f3af 8000 	nop.w
  400152:	4808      	ldr	r0, [pc, #32]	; (400174 <frame_dummy+0x30>)
  400154:	6803      	ldr	r3, [r0, #0]
  400156:	b113      	cbz	r3, 40015e <frame_dummy+0x1a>
  400158:	4b07      	ldr	r3, [pc, #28]	; (400178 <frame_dummy+0x34>)
  40015a:	b103      	cbz	r3, 40015e <frame_dummy+0x1a>
  40015c:	4798      	blx	r3
  40015e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  400162:	f7ff bfc5 	b.w	4000f0 <register_tm_clones>
  400166:	bf00      	nop
  400168:	00000000 	.word	0x00000000
  40016c:	0040604c 	.word	0x0040604c
  400170:	200008d8 	.word	0x200008d8
  400174:	0040604c 	.word	0x0040604c
  400178:	00000000 	.word	0x00000000

0040017c <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
static void ssd1306_write_command(uint8_t command)
{
  40017c:	b570      	push	{r4, r5, r6, lr}
  40017e:	b082      	sub	sp, #8
  400180:	4606      	mov	r6, r0
	usart_spi_select_device(SSD1306_USART_SPI, &device);
	ssd1306_sel_cmd();
	usart_spi_transmit(SSD1306_USART_SPI, command);
	usart_spi_deselect_device(SSD1306_USART_SPI, &device);
#elif defined(SSD1306_SPI_INTERFACE)
	struct spi_device device = {.id = SSD1306_CS_PIN};
  400182:	ac02      	add	r4, sp, #8
  400184:	2302      	movs	r3, #2
  400186:	f844 3d04 	str.w	r3, [r4, #-4]!
	spi_select_device(SSD1306_SPI, &device);
  40018a:	4d09      	ldr	r5, [pc, #36]	; (4001b0 <ssd1306_write_command+0x34>)
  40018c:	4628      	mov	r0, r5
  40018e:	4621      	mov	r1, r4
  400190:	4b08      	ldr	r3, [pc, #32]	; (4001b4 <ssd1306_write_command+0x38>)
  400192:	4798      	blx	r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400194:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400198:	4b07      	ldr	r3, [pc, #28]	; (4001b8 <ssd1306_write_command+0x3c>)
  40019a:	635a      	str	r2, [r3, #52]	; 0x34
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(Spi *p_spi, uint16_t data)
{
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  40019c:	60ee      	str	r6, [r5, #12]
	ssd1306_sel_cmd();
	spi_write_single(SSD1306_SPI, command);
	delay_us(SSD1306_LATENCY); // At least 3us
  40019e:	2056      	movs	r0, #86	; 0x56
  4001a0:	4b06      	ldr	r3, [pc, #24]	; (4001bc <ssd1306_write_command+0x40>)
  4001a2:	4798      	blx	r3
	spi_deselect_device(SSD1306_SPI, &device);
  4001a4:	4628      	mov	r0, r5
  4001a6:	4621      	mov	r1, r4
  4001a8:	4b05      	ldr	r3, [pc, #20]	; (4001c0 <ssd1306_write_command+0x44>)
  4001aa:	4798      	blx	r3
#endif
}
  4001ac:	b002      	add	sp, #8
  4001ae:	bd70      	pop	{r4, r5, r6, pc}
  4001b0:	40008000 	.word	0x40008000
  4001b4:	004003e9 	.word	0x004003e9
  4001b8:	400e1200 	.word	0x400e1200
  4001bc:	20000001 	.word	0x20000001
  4001c0:	00400419 	.word	0x00400419

004001c4 <ssd1306_init>:
 * Call this function to initialize the hardware interface and the OLED
 * controller. When initialization is done the display is turned on and ready
 * to receive data.
 */
void ssd1306_init(void)
{
  4001c4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4001c6:	b085      	sub	sp, #20
  4001c8:	4d25      	ldr	r5, [pc, #148]	; (400260 <ssd1306_init+0x9c>)
  4001ca:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
  4001ce:	636e      	str	r6, [r5, #52]	; 0x34
 * function, this command will control the RST pin.
 */
static inline void ssd1306_hard_reset(void)
{
	arch_ioport_set_pin_level(SSD1306_RES_PIN, false);
	delay_us(SSD1306_LATENCY); // At least 3us
  4001d0:	2056      	movs	r0, #86	; 0x56
  4001d2:	4c24      	ldr	r4, [pc, #144]	; (400264 <ssd1306_init+0xa0>)
  4001d4:	47a0      	blx	r4
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4001d6:	632e      	str	r6, [r5, #48]	; 0x30
	arch_ioport_set_pin_level(SSD1306_RES_PIN, true);
	delay_us(SSD1306_LATENCY); // At least 3us
  4001d8:	2056      	movs	r0, #86	; 0x56
  4001da:	47a0      	blx	r4
	};
	usart_spi_init(SSD1306_USART_SPI);
	usart_spi_setup_device(SSD1306_USART_SPI, &device, spi_flags,
			SSD1306_CLOCK_SPEED, spi_select_id);
#elif defined(SSD1306_SPI_INTERFACE)
	struct spi_device device = {
  4001dc:	2702      	movs	r7, #2
  4001de:	ae04      	add	r6, sp, #16
  4001e0:	f846 7d04 	str.w	r7, [r6, #-4]!
		.id = SSD1306_CS_PIN,
	};
	spi_master_init(SSD1306_SPI);
  4001e4:	4c20      	ldr	r4, [pc, #128]	; (400268 <ssd1306_init+0xa4>)
  4001e6:	4620      	mov	r0, r4
  4001e8:	4b20      	ldr	r3, [pc, #128]	; (40026c <ssd1306_init+0xa8>)
  4001ea:	4798      	blx	r3
	spi_master_setup_device(SSD1306_SPI, &device, spi_flags,
  4001ec:	2500      	movs	r5, #0
  4001ee:	9500      	str	r5, [sp, #0]
  4001f0:	4620      	mov	r0, r4
  4001f2:	4631      	mov	r1, r6
  4001f4:	462a      	mov	r2, r5
  4001f6:	4b1e      	ldr	r3, [pc, #120]	; (400270 <ssd1306_init+0xac>)
  4001f8:	4e1e      	ldr	r6, [pc, #120]	; (400274 <ssd1306_init+0xb0>)
  4001fa:	47b0      	blx	r6
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  4001fc:	2301      	movs	r3, #1
  4001fe:	6023      	str	r3, [r4, #0]

	// Initialize the interface
	ssd1306_interface_init();

	// 1/32 Duty (0x0F~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  400200:	20a8      	movs	r0, #168	; 0xa8
  400202:	4c1d      	ldr	r4, [pc, #116]	; (400278 <ssd1306_init+0xb4>)
  400204:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  400206:	201f      	movs	r0, #31
  400208:	47a0      	blx	r4

	// Shift Mapping RAM Counter (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  40020a:	20d3      	movs	r0, #211	; 0xd3
  40020c:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  40020e:	4628      	mov	r0, r5
  400210:	47a0      	blx	r4

	// Set Mapping RAM Display Start Line (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_START_LINE(0x00));
  400212:	2040      	movs	r0, #64	; 0x40
  400214:	47a0      	blx	r4

	// Set Column Address 0 Mapped to SEG0
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  400216:	20a1      	movs	r0, #161	; 0xa1
  400218:	47a0      	blx	r4

	// Set COM/Row Scan Scan from COM63 to 0
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  40021a:	20c8      	movs	r0, #200	; 0xc8
  40021c:	47a0      	blx	r4

	// Set COM Pins hardware configuration
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  40021e:	20da      	movs	r0, #218	; 0xda
  400220:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  400222:	4638      	mov	r0, r7
  400224:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  400226:	2081      	movs	r0, #129	; 0x81
  400228:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  40022a:	208f      	movs	r0, #143	; 0x8f
  40022c:	47a0      	blx	r4

	ssd1306_set_contrast(0x8F);

	// Disable Entire display On
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  40022e:	20a4      	movs	r0, #164	; 0xa4
  400230:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  400232:	20a6      	movs	r0, #166	; 0xa6
  400234:	47a0      	blx	r4

	ssd1306_display_invert_disable();

	// Set Display Clock Divide Ratio / Oscillator Frequency (Default => 0x80)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  400236:	20d5      	movs	r0, #213	; 0xd5
  400238:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  40023a:	2080      	movs	r0, #128	; 0x80
  40023c:	47a0      	blx	r4

	// Enable charge pump regulator
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  40023e:	208d      	movs	r0, #141	; 0x8d
  400240:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  400242:	2014      	movs	r0, #20
  400244:	47a0      	blx	r4

	// Set VCOMH Deselect Level
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  400246:	20db      	movs	r0, #219	; 0xdb
  400248:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  40024a:	2040      	movs	r0, #64	; 0x40
  40024c:	47a0      	blx	r4

	// Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  40024e:	20d9      	movs	r0, #217	; 0xd9
  400250:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  400252:	20f1      	movs	r0, #241	; 0xf1
  400254:	47a0      	blx	r4
 *
 * This function will turn on the OLED.
 */
static inline void ssd1306_display_on(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  400256:	20af      	movs	r0, #175	; 0xaf
  400258:	47a0      	blx	r4

	ssd1306_display_on();
}
  40025a:	b005      	add	sp, #20
  40025c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40025e:	bf00      	nop
  400260:	400e1200 	.word	0x400e1200
  400264:	20000001 	.word	0x20000001
  400268:	40008000 	.word	0x40008000
  40026c:	00400319 	.word	0x00400319
  400270:	004c4b40 	.word	0x004c4b40
  400274:	0040036d 	.word	0x0040036d
  400278:	0040017d 	.word	0x0040017d

0040027c <at30tse_init>:

/**
 * \brief Initialize the TWI instance used for AT30TSE75x.
 */
void at30tse_init(void)
{
  40027c:	b500      	push	{lr}
  40027e:	b085      	sub	sp, #20
	twi_options_t opts = {
  400280:	2300      	movs	r3, #0
  400282:	9303      	str	r3, [sp, #12]
  400284:	4b07      	ldr	r3, [pc, #28]	; (4002a4 <at30tse_init+0x28>)
  400286:	9301      	str	r3, [sp, #4]
  400288:	f242 7310 	movw	r3, #10000	; 0x2710
  40028c:	9302      	str	r3, [sp, #8]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  40028e:	2013      	movs	r0, #19
  400290:	4b05      	ldr	r3, [pc, #20]	; (4002a8 <at30tse_init+0x2c>)
  400292:	4798      	blx	r3
		.speed = BOARD_TWI_SPEED,
		.smbus = 0
	};

	sysclk_enable_peripheral_clock(BOARD_AT30TSE_TWI_ID);
	twi_master_init(BOARD_AT30TSE_TWI, &opts);
  400294:	4805      	ldr	r0, [pc, #20]	; (4002ac <at30tse_init+0x30>)
  400296:	a901      	add	r1, sp, #4
  400298:	4b05      	ldr	r3, [pc, #20]	; (4002b0 <at30tse_init+0x34>)
  40029a:	4798      	blx	r3
}
  40029c:	b005      	add	sp, #20
  40029e:	f85d fb04 	ldr.w	pc, [sp], #4
  4002a2:	bf00      	nop
  4002a4:	07270e00 	.word	0x07270e00
  4002a8:	00400af1 	.word	0x00400af1
  4002ac:	40018000 	.word	0x40018000
  4002b0:	00400ca9 	.word	0x00400ca9

004002b4 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4002b4:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4002b6:	480e      	ldr	r0, [pc, #56]	; (4002f0 <sysclk_init+0x3c>)
  4002b8:	4b0e      	ldr	r3, [pc, #56]	; (4002f4 <sysclk_init+0x40>)
  4002ba:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4002bc:	2000      	movs	r0, #0
  4002be:	213e      	movs	r1, #62	; 0x3e
  4002c0:	4b0d      	ldr	r3, [pc, #52]	; (4002f8 <sysclk_init+0x44>)
  4002c2:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4002c4:	4c0d      	ldr	r4, [pc, #52]	; (4002fc <sysclk_init+0x48>)
  4002c6:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4002c8:	2800      	cmp	r0, #0
  4002ca:	d0fc      	beq.n	4002c6 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4002cc:	4b0c      	ldr	r3, [pc, #48]	; (400300 <sysclk_init+0x4c>)
  4002ce:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4002d0:	4a0c      	ldr	r2, [pc, #48]	; (400304 <sysclk_init+0x50>)
  4002d2:	4b0d      	ldr	r3, [pc, #52]	; (400308 <sysclk_init+0x54>)
  4002d4:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  4002d6:	4c0d      	ldr	r4, [pc, #52]	; (40030c <sysclk_init+0x58>)
  4002d8:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4002da:	2800      	cmp	r0, #0
  4002dc:	d0fc      	beq.n	4002d8 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4002de:	2010      	movs	r0, #16
  4002e0:	4b0b      	ldr	r3, [pc, #44]	; (400310 <sysclk_init+0x5c>)
  4002e2:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4002e4:	4b0b      	ldr	r3, [pc, #44]	; (400314 <sysclk_init+0x60>)
  4002e6:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4002e8:	4801      	ldr	r0, [pc, #4]	; (4002f0 <sysclk_init+0x3c>)
  4002ea:	4b02      	ldr	r3, [pc, #8]	; (4002f4 <sysclk_init+0x40>)
  4002ec:	4798      	blx	r3
  4002ee:	bd10      	pop	{r4, pc}
  4002f0:	07270e00 	.word	0x07270e00
  4002f4:	00400f19 	.word	0x00400f19
  4002f8:	00400a6d 	.word	0x00400a6d
  4002fc:	00400ac1 	.word	0x00400ac1
  400300:	00400ad1 	.word	0x00400ad1
  400304:	20133f01 	.word	0x20133f01
  400308:	400e0400 	.word	0x400e0400
  40030c:	00400ae1 	.word	0x00400ae1
  400310:	00400a09 	.word	0x00400a09
  400314:	00400e05 	.word	0x00400e05

00400318 <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  400318:	b510      	push	{r4, lr}
  40031a:	4604      	mov	r4, r0
	spi_enable_clock(p_spi);
  40031c:	4b10      	ldr	r3, [pc, #64]	; (400360 <spi_master_init+0x48>)
  40031e:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  400320:	2380      	movs	r3, #128	; 0x80
  400322:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400324:	6863      	ldr	r3, [r4, #4]
  400326:	f043 0301 	orr.w	r3, r3, #1
  40032a:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  40032c:	6863      	ldr	r3, [r4, #4]
  40032e:	f043 0310 	orr.w	r3, r3, #16
  400332:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400334:	6863      	ldr	r3, [r4, #4]
  400336:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40033a:	6063      	str	r3, [r4, #4]
	spi_reset(p_spi);
	spi_set_master_mode(p_spi);
	spi_disable_mode_fault_detect(p_spi);
	spi_disable_loopback(p_spi);
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  40033c:	4620      	mov	r0, r4
  40033e:	2100      	movs	r1, #0
  400340:	4b08      	ldr	r3, [pc, #32]	; (400364 <spi_master_init+0x4c>)
  400342:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_fixed_peripheral_select(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400344:	6863      	ldr	r3, [r4, #4]
  400346:	f023 0302 	bic.w	r3, r3, #2
  40034a:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_peripheral_select_decode(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  40034c:	6863      	ldr	r3, [r4, #4]
  40034e:	f023 0304 	bic.w	r3, r3, #4
  400352:	6063      	str	r3, [r4, #4]
	spi_set_fixed_peripheral_select(p_spi);
	spi_disable_peripheral_select_decode(p_spi);
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  400354:	4620      	mov	r0, r4
  400356:	2100      	movs	r1, #0
  400358:	4b03      	ldr	r3, [pc, #12]	; (400368 <spi_master_init+0x50>)
  40035a:	4798      	blx	r3
  40035c:	bd10      	pop	{r4, pc}
  40035e:	bf00      	nop
  400360:	00400b49 	.word	0x00400b49
  400364:	00400b59 	.word	0x00400b59
  400368:	00400b71 	.word	0x00400b71

0040036c <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  40036c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40036e:	4605      	mov	r5, r0
  400370:	460c      	mov	r4, r1
  400372:	4616      	mov	r6, r2
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_cpu_hz());
  400374:	4618      	mov	r0, r3
  400376:	4914      	ldr	r1, [pc, #80]	; (4003c8 <spi_master_setup_device+0x5c>)
  400378:	4b14      	ldr	r3, [pc, #80]	; (4003cc <spi_master_setup_device+0x60>)
  40037a:	4798      	blx	r3
  40037c:	4607      	mov	r7, r0
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  40037e:	4628      	mov	r0, r5
  400380:	6821      	ldr	r1, [r4, #0]
  400382:	2200      	movs	r2, #0
  400384:	4613      	mov	r3, r2
  400386:	f8df c05c 	ldr.w	ip, [pc, #92]	; 4003e4 <spi_master_setup_device+0x78>
  40038a:	47e0      	blx	ip
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  40038c:	4628      	mov	r0, r5
  40038e:	6821      	ldr	r1, [r4, #0]
  400390:	2208      	movs	r2, #8
  400392:	4b0f      	ldr	r3, [pc, #60]	; (4003d0 <spi_master_setup_device+0x64>)
  400394:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  400396:	4628      	mov	r0, r5
  400398:	6821      	ldr	r1, [r4, #0]
  40039a:	b2fa      	uxtb	r2, r7
  40039c:	4b0d      	ldr	r3, [pc, #52]	; (4003d4 <spi_master_setup_device+0x68>)
  40039e:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  4003a0:	4628      	mov	r0, r5
  4003a2:	6821      	ldr	r1, [r4, #0]
  4003a4:	2208      	movs	r2, #8
  4003a6:	4b0c      	ldr	r3, [pc, #48]	; (4003d8 <spi_master_setup_device+0x6c>)
  4003a8:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  4003aa:	4628      	mov	r0, r5
  4003ac:	6821      	ldr	r1, [r4, #0]
  4003ae:	0872      	lsrs	r2, r6, #1
  4003b0:	4b0a      	ldr	r3, [pc, #40]	; (4003dc <spi_master_setup_device+0x70>)
  4003b2:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  4003b4:	f086 0201 	eor.w	r2, r6, #1
  4003b8:	4628      	mov	r0, r5
  4003ba:	6821      	ldr	r1, [r4, #0]
  4003bc:	f002 0201 	and.w	r2, r2, #1
  4003c0:	4b07      	ldr	r3, [pc, #28]	; (4003e0 <spi_master_setup_device+0x74>)
  4003c2:	4798      	blx	r3
  4003c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4003c6:	bf00      	nop
  4003c8:	07270e00 	.word	0x07270e00
  4003cc:	00400c1d 	.word	0x00400c1d
  4003d0:	00400c09 	.word	0x00400c09
  4003d4:	00400c35 	.word	0x00400c35
  4003d8:	00400bc5 	.word	0x00400bc5
  4003dc:	00400b85 	.word	0x00400b85
  4003e0:	00400ba5 	.word	0x00400ba5
  4003e4:	00400c4d 	.word	0x00400c4d

004003e8 <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  4003e8:	b508      	push	{r3, lr}
 *
 * \return 1 for decode mode, 0 for direct mode.
 */
static inline uint32_t spi_get_peripheral_select_decode_setting(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  4003ea:	6843      	ldr	r3, [r0, #4]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  4003ec:	f013 0f04 	tst.w	r3, #4
  4003f0:	d005      	beq.n	4003fe <spi_select_device+0x16>
		if (device->id < MAX_NUM_WITH_DECODER) {
  4003f2:	6809      	ldr	r1, [r1, #0]
  4003f4:	290f      	cmp	r1, #15
  4003f6:	d80b      	bhi.n	400410 <spi_select_device+0x28>
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  4003f8:	4b06      	ldr	r3, [pc, #24]	; (400414 <spi_select_device+0x2c>)
  4003fa:	4798      	blx	r3
  4003fc:	bd08      	pop	{r3, pc}
		}
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  4003fe:	680b      	ldr	r3, [r1, #0]
  400400:	2b03      	cmp	r3, #3
  400402:	d805      	bhi.n	400410 <spi_select_device+0x28>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  400404:	2201      	movs	r2, #1
  400406:	fa02 f103 	lsl.w	r1, r2, r3
  40040a:	43c9      	mvns	r1, r1
  40040c:	4b01      	ldr	r3, [pc, #4]	; (400414 <spi_select_device+0x2c>)
  40040e:	4798      	blx	r3
  400410:	bd08      	pop	{r3, pc}
  400412:	bf00      	nop
  400414:	00400b59 	.word	0x00400b59

00400418 <spi_deselect_device>:
 * \param device  SPI device.
 *
 * \pre SPI device must be selected with spi_select_device() first.
 */
void spi_deselect_device(Spi *p_spi, struct spi_device *device)
{
  400418:	b510      	push	{r4, lr}
  40041a:	4604      	mov	r4, r0
 * \retval 1 if transmissions are complete.
 * \retval 0 if transmissions are not complete.
 */
static inline uint32_t spi_is_tx_empty(Spi *p_spi)
{
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
  40041c:	6923      	ldr	r3, [r4, #16]
	/* avoid Cppcheck Warning */
	UNUSED(device);
	while (!spi_is_tx_empty(p_spi)) {
  40041e:	f413 7f00 	tst.w	r3, #512	; 0x200
  400422:	d0fb      	beq.n	40041c <spi_deselect_device+0x4>
	}

	// Assert all lines; no peripheral is selected.
	spi_set_peripheral_chip_select_value(p_spi, NONE_CHIP_SELECT_ID);
  400424:	4620      	mov	r0, r4
  400426:	210f      	movs	r1, #15
  400428:	4b02      	ldr	r3, [pc, #8]	; (400434 <spi_deselect_device+0x1c>)
  40042a:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_lastxfer(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_LASTXFER;
  40042c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  400430:	6023      	str	r3, [r4, #0]
  400432:	bd10      	pop	{r4, pc}
  400434:	00400b59 	.word	0x00400b59

00400438 <board_init>:
 * \addtogroup sam4s_xplained_pro_group
 * @{
 */

void board_init(void)
{
  400438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	wdt_disable(WDT);
  40043a:	4838      	ldr	r0, [pc, #224]	; (40051c <board_init+0xe4>)
  40043c:	4b38      	ldr	r3, [pc, #224]	; (400520 <board_init+0xe8>)
  40043e:	4798      	blx	r3
  400440:	200b      	movs	r0, #11
  400442:	4c38      	ldr	r4, [pc, #224]	; (400524 <board_init+0xec>)
  400444:	47a0      	blx	r4
  400446:	200c      	movs	r0, #12
  400448:	47a0      	blx	r4
  40044a:	200d      	movs	r0, #13
  40044c:	47a0      	blx	r4
  40044e:	4b36      	ldr	r3, [pc, #216]	; (400528 <board_init+0xf0>)
  400450:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  400454:	631a      	str	r2, [r3, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400456:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400458:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40045c:	4c33      	ldr	r4, [pc, #204]	; (40052c <board_init+0xf4>)
  40045e:	2504      	movs	r5, #4
  400460:	6165      	str	r5, [r4, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400462:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
  400466:	6665      	str	r5, [r4, #100]	; 0x64

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400468:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  40046c:	6565      	str	r5, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  40046e:	6265      	str	r5, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400470:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400474:	6f22      	ldr	r2, [r4, #112]	; 0x70
  400476:	f022 0204 	bic.w	r2, r2, #4
  40047a:	6722      	str	r2, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  40047c:	6f62      	ldr	r2, [r4, #116]	; 0x74
  40047e:	f022 0204 	bic.w	r2, r2, #4
  400482:	6762      	str	r2, [r4, #116]	; 0x74
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400484:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  400488:	631a      	str	r2, [r3, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40048a:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40048c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400490:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  400494:	6322      	str	r2, [r4, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400496:	6122      	str	r2, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400498:	f8c4 20a0 	str.w	r2, [r4, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40049c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4004a0:	631a      	str	r2, [r3, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4004a2:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4004a4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ioport_set_pin_level(IO1_LED3_PIN, !IO1_LED3_ACTIVE);
	ioport_set_pin_dir(IO1_LED3_PIN, IOPORT_DIR_OUTPUT);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART1_PIO, PINS_UART1, PINS_UART1_FLAGS);
  4004a8:	4821      	ldr	r0, [pc, #132]	; (400530 <board_init+0xf8>)
  4004aa:	210c      	movs	r1, #12
  4004ac:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  4004b0:	4b20      	ldr	r3, [pc, #128]	; (400534 <board_init+0xfc>)
  4004b2:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_TWI0
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  4004b4:	4f20      	ldr	r7, [pc, #128]	; (400538 <board_init+0x100>)
  4004b6:	2003      	movs	r0, #3
  4004b8:	4639      	mov	r1, r7
  4004ba:	4e20      	ldr	r6, [pc, #128]	; (40053c <board_init+0x104>)
  4004bc:	47b0      	blx	r6
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  4004be:	4628      	mov	r0, r5
  4004c0:	4639      	mov	r1, r7
  4004c2:	47b0      	blx	r6
#endif

	/* Configure SPI pins */
#ifdef CONF_BOARD_SPI
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  4004c4:	200c      	movs	r0, #12
  4004c6:	4639      	mov	r1, r7
  4004c8:	47b0      	blx	r6
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  4004ca:	200d      	movs	r0, #13
  4004cc:	4639      	mov	r1, r7
  4004ce:	47b0      	blx	r6
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  4004d0:	200e      	movs	r0, #14
  4004d2:	4639      	mov	r1, r7
  4004d4:	47b0      	blx	r6

#ifdef CONF_BOARD_SPI_NPCS1
#if defined(CONF_BOARD_SPI_NPCS1_GPIO) && defined(CONF_BOARD_SPI_NPCS1_FLAGS)
	gpio_configure_pin(CONF_BOARD_SPI_NPCS1_GPIO, CONF_BOARD_SPI_NPCS1_FLAGS);
#else
	gpio_configure_pin(SPI_NPCS1_PA9_GPIO, SPI_NPCS1_PA9_FLAGS);
  4004d6:	2009      	movs	r0, #9
  4004d8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4004dc:	47b0      	blx	r6

#ifdef CONF_BOARD_SPI_NPCS2
#if defined(CONF_BOARD_SPI_NPCS2_GPIO) && defined(CONF_BOARD_SPI_NPCS2_FLAGS)
	gpio_configure_pin(CONF_BOARD_SPI_NPCS2_GPIO, CONF_BOARD_SPI_NPCS2_FLAGS);
#else
	gpio_configure_pin(SPI_NPCS2_PA10_GPIO, SPI_NPCS2_PA10_FLAGS);
  4004de:	200a      	movs	r0, #10
  4004e0:	4917      	ldr	r1, [pc, #92]	; (400540 <board_init+0x108>)
  4004e2:	47b0      	blx	r6
#endif
#endif
#endif /* CONF_BOARD_SPI */

#ifdef CONF_BOARD_OLED_UG_2832HSWEG04
	gpio_configure_pin(UG_2832HSWEG04_DATA_CMD_GPIO, UG_2832HSWEG04_DATA_CMD_FLAGS);
  4004e4:	f107 5740 	add.w	r7, r7, #805306368	; 0x30000000
  4004e8:	2055      	movs	r0, #85	; 0x55
  4004ea:	4639      	mov	r1, r7
  4004ec:	47b0      	blx	r6
	gpio_configure_pin(UG_2832HSWEG04_RESET_GPIO, UG_2832HSWEG04_RESET_FLAGS);
  4004ee:	205f      	movs	r0, #95	; 0x5f
  4004f0:	4639      	mov	r1, r7
  4004f2:	47b0      	blx	r6
#endif

#ifdef CONF_BOARD_SD_MMC_SPI
	gpio_configure_pin(SD_MMC_0_CD_GPIO, SD_MMC_0_CD_FLAGS);
  4004f4:	205b      	movs	r0, #91	; 0x5b
  4004f6:	4913      	ldr	r1, [pc, #76]	; (400544 <board_init+0x10c>)
  4004f8:	47b0      	blx	r6
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
  4004fa:	6665      	str	r5, [r4, #100]	; 0x64

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  4004fc:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400500:	6565      	str	r5, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400502:	6265      	str	r5, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400504:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400508:	6f23      	ldr	r3, [r4, #112]	; 0x70
  40050a:	f023 0304 	bic.w	r3, r3, #4
  40050e:	6723      	str	r3, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400510:	6f63      	ldr	r3, [r4, #116]	; 0x74
  400512:	f023 0304 	bic.w	r3, r3, #4
  400516:	6763      	str	r3, [r4, #116]	; 0x74
  400518:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40051a:	bf00      	nop
  40051c:	400e1450 	.word	0x400e1450
  400520:	00400d45 	.word	0x00400d45
  400524:	00400af1 	.word	0x00400af1
  400528:	400e1200 	.word	0x400e1200
  40052c:	400e0e00 	.word	0x400e0e00
  400530:	400e1000 	.word	0x400e1000
  400534:	004007b9 	.word	0x004007b9
  400538:	08000001 	.word	0x08000001
  40053c:	00400695 	.word	0x00400695
  400540:	10000001 	.word	0x10000001
  400544:	28000001 	.word	0x28000001

00400548 <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  400548:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  40054c:	0052      	lsls	r2, r2, #1
  40054e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400552:	fbb3 f3f2 	udiv	r3, r3, r2
  400556:	3b01      	subs	r3, #1
  400558:	f3c3 030d 	ubfx	r3, r3, #0, #14
  40055c:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  400560:	4770      	bx	lr
  400562:	bf00      	nop

00400564 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  400564:	b410      	push	{r4}
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400566:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	switch (ul_type) {
  400568:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  40056c:	d02e      	beq.n	4005cc <pio_set_peripheral+0x68>
  40056e:	d808      	bhi.n	400582 <pio_set_peripheral+0x1e>
  400570:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400574:	d014      	beq.n	4005a0 <pio_set_peripheral+0x3c>
  400576:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  40057a:	d01d      	beq.n	4005b8 <pio_set_peripheral+0x54>
  40057c:	2900      	cmp	r1, #0
  40057e:	d135      	bne.n	4005ec <pio_set_peripheral+0x88>
  400580:	e035      	b.n	4005ee <pio_set_peripheral+0x8a>
  400582:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400586:	d032      	beq.n	4005ee <pio_set_peripheral+0x8a>
  400588:	d803      	bhi.n	400592 <pio_set_peripheral+0x2e>
  40058a:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  40058e:	d027      	beq.n	4005e0 <pio_set_peripheral+0x7c>
  400590:	e02c      	b.n	4005ec <pio_set_peripheral+0x88>
  400592:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400596:	d02a      	beq.n	4005ee <pio_set_peripheral+0x8a>
  400598:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  40059c:	d027      	beq.n	4005ee <pio_set_peripheral+0x8a>
  40059e:	e025      	b.n	4005ec <pio_set_peripheral+0x88>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4005a0:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4005a2:	6f04      	ldr	r4, [r0, #112]	; 0x70
  4005a4:	43d3      	mvns	r3, r2
  4005a6:	4021      	ands	r1, r4
  4005a8:	4019      	ands	r1, r3
  4005aa:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4005ac:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4005ae:	6f44      	ldr	r4, [r0, #116]	; 0x74
  4005b0:	4021      	ands	r1, r4
  4005b2:	400b      	ands	r3, r1
  4005b4:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4005b6:	e019      	b.n	4005ec <pio_set_peripheral+0x88>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4005b8:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4005ba:	4313      	orrs	r3, r2
  4005bc:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4005be:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4005c0:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4005c2:	400b      	ands	r3, r1
  4005c4:	ea23 0302 	bic.w	r3, r3, r2
  4005c8:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4005ca:	e00f      	b.n	4005ec <pio_set_peripheral+0x88>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4005cc:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4005ce:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4005d0:	400b      	ands	r3, r1
  4005d2:	ea23 0302 	bic.w	r3, r3, r2
  4005d6:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4005d8:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4005da:	4313      	orrs	r3, r2
  4005dc:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4005de:	e005      	b.n	4005ec <pio_set_peripheral+0x88>

	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4005e0:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4005e2:	4313      	orrs	r3, r2
  4005e4:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4005e6:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4005e8:	4313      	orrs	r3, r2
  4005ea:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4005ec:	6042      	str	r2, [r0, #4]
}
  4005ee:	f85d 4b04 	ldr.w	r4, [sp], #4
  4005f2:	4770      	bx	lr

004005f4 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4005f4:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4005f6:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  4005fa:	bf14      	ite	ne
  4005fc:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4005fe:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400600:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400604:	bf14      	ite	ne
  400606:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400608:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  40060a:	f012 0f02 	tst.w	r2, #2
  40060e:	d002      	beq.n	400616 <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  400610:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400614:	e004      	b.n	400620 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  400616:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  40061a:	bf18      	it	ne
  40061c:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400620:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400622:	6001      	str	r1, [r0, #0]
  400624:	4770      	bx	lr
  400626:	bf00      	nop

00400628 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400628:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  40062a:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40062c:	9c01      	ldr	r4, [sp, #4]
  40062e:	b10c      	cbz	r4, 400634 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  400630:	6641      	str	r1, [r0, #100]	; 0x64
  400632:	e000      	b.n	400636 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400634:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  400636:	b10b      	cbz	r3, 40063c <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  400638:	6501      	str	r1, [r0, #80]	; 0x50
  40063a:	e000      	b.n	40063e <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40063c:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  40063e:	b10a      	cbz	r2, 400644 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  400640:	6301      	str	r1, [r0, #48]	; 0x30
  400642:	e000      	b.n	400646 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400644:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400646:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400648:	6001      	str	r1, [r0, #0]
}
  40064a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40064e:	4770      	bx	lr

00400650 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  400650:	f012 0f10 	tst.w	r2, #16
  400654:	d010      	beq.n	400678 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  400656:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  40065a:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  40065e:	bf14      	ite	ne
  400660:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  400664:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  400668:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  40066c:	bf14      	ite	ne
  40066e:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  400672:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  400676:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  400678:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  40067c:	4770      	bx	lr
  40067e:	bf00      	nop

00400680 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
  400680:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  400682:	6401      	str	r1, [r0, #64]	; 0x40
  400684:	4770      	bx	lr
  400686:	bf00      	nop

00400688 <pio_disable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400688:	6441      	str	r1, [r0, #68]	; 0x44
  40068a:	4770      	bx	lr

0040068c <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  40068c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  40068e:	4770      	bx	lr

00400690 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400690:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400692:	4770      	bx	lr

00400694 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  400694:	b570      	push	{r4, r5, r6, lr}
  400696:	b082      	sub	sp, #8
  400698:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40069a:	0944      	lsrs	r4, r0, #5
  40069c:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
  4006a0:	f204 7407 	addw	r4, r4, #1799	; 0x707
  4006a4:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4006a6:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
  4006aa:	f1b4 5f00 	cmp.w	r4, #536870912	; 0x20000000
  4006ae:	d047      	beq.n	400740 <pio_configure_pin+0xac>
  4006b0:	d809      	bhi.n	4006c6 <pio_configure_pin+0x32>
  4006b2:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
  4006b6:	d021      	beq.n	4006fc <pio_configure_pin+0x68>
  4006b8:	f1b4 5fc0 	cmp.w	r4, #402653184	; 0x18000000
  4006bc:	d02f      	beq.n	40071e <pio_configure_pin+0x8a>
  4006be:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
  4006c2:	d16f      	bne.n	4007a4 <pio_configure_pin+0x110>
  4006c4:	e009      	b.n	4006da <pio_configure_pin+0x46>
  4006c6:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
  4006ca:	d055      	beq.n	400778 <pio_configure_pin+0xe4>
  4006cc:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  4006d0:	d052      	beq.n	400778 <pio_configure_pin+0xe4>
  4006d2:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
  4006d6:	d044      	beq.n	400762 <pio_configure_pin+0xce>
  4006d8:	e064      	b.n	4007a4 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4006da:	f000 001f 	and.w	r0, r0, #31
  4006de:	2401      	movs	r4, #1
  4006e0:	4084      	lsls	r4, r0
  4006e2:	4630      	mov	r0, r6
  4006e4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4006e8:	4622      	mov	r2, r4
  4006ea:	4b30      	ldr	r3, [pc, #192]	; (4007ac <pio_configure_pin+0x118>)
  4006ec:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4006ee:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4006f2:	bf14      	ite	ne
  4006f4:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4006f6:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4006f8:	2001      	movs	r0, #1
  4006fa:	e054      	b.n	4007a6 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  4006fc:	f000 001f 	and.w	r0, r0, #31
  400700:	2401      	movs	r4, #1
  400702:	4084      	lsls	r4, r0
  400704:	4630      	mov	r0, r6
  400706:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40070a:	4622      	mov	r2, r4
  40070c:	4b27      	ldr	r3, [pc, #156]	; (4007ac <pio_configure_pin+0x118>)
  40070e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400710:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400714:	bf14      	ite	ne
  400716:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400718:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40071a:	2001      	movs	r0, #1
  40071c:	e043      	b.n	4007a6 <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  40071e:	f000 001f 	and.w	r0, r0, #31
  400722:	2401      	movs	r4, #1
  400724:	4084      	lsls	r4, r0
  400726:	4630      	mov	r0, r6
  400728:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40072c:	4622      	mov	r2, r4
  40072e:	4b1f      	ldr	r3, [pc, #124]	; (4007ac <pio_configure_pin+0x118>)
  400730:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400732:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400736:	bf14      	ite	ne
  400738:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40073a:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40073c:	2001      	movs	r0, #1
  40073e:	e032      	b.n	4007a6 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400740:	f000 001f 	and.w	r0, r0, #31
  400744:	2401      	movs	r4, #1
  400746:	4084      	lsls	r4, r0
  400748:	4630      	mov	r0, r6
  40074a:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40074e:	4622      	mov	r2, r4
  400750:	4b16      	ldr	r3, [pc, #88]	; (4007ac <pio_configure_pin+0x118>)
  400752:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400754:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400758:	bf14      	ite	ne
  40075a:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40075c:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40075e:	2001      	movs	r0, #1
  400760:	e021      	b.n	4007a6 <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400762:	f000 011f 	and.w	r1, r0, #31
  400766:	2401      	movs	r4, #1
  400768:	4630      	mov	r0, r6
  40076a:	fa04 f101 	lsl.w	r1, r4, r1
  40076e:	462a      	mov	r2, r5
  400770:	4b0f      	ldr	r3, [pc, #60]	; (4007b0 <pio_configure_pin+0x11c>)
  400772:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  400774:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  400776:	e016      	b.n	4007a6 <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400778:	f000 011f 	and.w	r1, r0, #31
  40077c:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  40077e:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400782:	ea05 0304 	and.w	r3, r5, r4
  400786:	9300      	str	r3, [sp, #0]
  400788:	4630      	mov	r0, r6
  40078a:	fa04 f101 	lsl.w	r1, r4, r1
  40078e:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400792:	bf14      	ite	ne
  400794:	2200      	movne	r2, #0
  400796:	2201      	moveq	r2, #1
  400798:	f3c5 0380 	ubfx	r3, r5, #2, #1
  40079c:	4d05      	ldr	r5, [pc, #20]	; (4007b4 <pio_configure_pin+0x120>)
  40079e:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
  4007a0:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  4007a2:	e000      	b.n	4007a6 <pio_configure_pin+0x112>

	default:
		return 0;
  4007a4:	2000      	movs	r0, #0
	}

	return 1;
}
  4007a6:	b002      	add	sp, #8
  4007a8:	bd70      	pop	{r4, r5, r6, pc}
  4007aa:	bf00      	nop
  4007ac:	00400565 	.word	0x00400565
  4007b0:	004005f5 	.word	0x004005f5
  4007b4:	00400629 	.word	0x00400629

004007b8 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  4007b8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4007ba:	b083      	sub	sp, #12
  4007bc:	4607      	mov	r7, r0
  4007be:	460e      	mov	r6, r1
  4007c0:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4007c2:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
  4007c6:	f1b4 5f00 	cmp.w	r4, #536870912	; 0x20000000
  4007ca:	d038      	beq.n	40083e <pio_configure_pin_group+0x86>
  4007cc:	d809      	bhi.n	4007e2 <pio_configure_pin_group+0x2a>
  4007ce:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
  4007d2:	d01c      	beq.n	40080e <pio_configure_pin_group+0x56>
  4007d4:	f1b4 5fc0 	cmp.w	r4, #402653184	; 0x18000000
  4007d8:	d025      	beq.n	400826 <pio_configure_pin_group+0x6e>
  4007da:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
  4007de:	d150      	bne.n	400882 <pio_configure_pin_group+0xca>
  4007e0:	e009      	b.n	4007f6 <pio_configure_pin_group+0x3e>
  4007e2:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
  4007e6:	d03a      	beq.n	40085e <pio_configure_pin_group+0xa6>
  4007e8:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  4007ec:	d037      	beq.n	40085e <pio_configure_pin_group+0xa6>
  4007ee:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
  4007f2:	d030      	beq.n	400856 <pio_configure_pin_group+0x9e>
  4007f4:	e045      	b.n	400882 <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  4007f6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4007fa:	4632      	mov	r2, r6
  4007fc:	4b22      	ldr	r3, [pc, #136]	; (400888 <pio_configure_pin_group+0xd0>)
  4007fe:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400800:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400804:	bf14      	ite	ne
  400806:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400808:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40080a:	2001      	movs	r0, #1
  40080c:	e03a      	b.n	400884 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  40080e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400812:	4632      	mov	r2, r6
  400814:	4b1c      	ldr	r3, [pc, #112]	; (400888 <pio_configure_pin_group+0xd0>)
  400816:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400818:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40081c:	bf14      	ite	ne
  40081e:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400820:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400822:	2001      	movs	r0, #1
  400824:	e02e      	b.n	400884 <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  400826:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40082a:	4632      	mov	r2, r6
  40082c:	4b16      	ldr	r3, [pc, #88]	; (400888 <pio_configure_pin_group+0xd0>)
  40082e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400830:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400834:	bf14      	ite	ne
  400836:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400838:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40083a:	2001      	movs	r0, #1
  40083c:	e022      	b.n	400884 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  40083e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400842:	4632      	mov	r2, r6
  400844:	4b10      	ldr	r3, [pc, #64]	; (400888 <pio_configure_pin_group+0xd0>)
  400846:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400848:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40084c:	bf14      	ite	ne
  40084e:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400850:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400852:	2001      	movs	r0, #1
  400854:	e016      	b.n	400884 <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  400856:	4b0d      	ldr	r3, [pc, #52]	; (40088c <pio_configure_pin_group+0xd4>)
  400858:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  40085a:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  40085c:	e012      	b.n	400884 <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  40085e:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  400862:	f005 0301 	and.w	r3, r5, #1
  400866:	9300      	str	r3, [sp, #0]
  400868:	4638      	mov	r0, r7
  40086a:	4631      	mov	r1, r6
  40086c:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400870:	bf14      	ite	ne
  400872:	2200      	movne	r2, #0
  400874:	2201      	moveq	r2, #1
  400876:	f3c5 0380 	ubfx	r3, r5, #2, #1
  40087a:	4c05      	ldr	r4, [pc, #20]	; (400890 <pio_configure_pin_group+0xd8>)
  40087c:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  40087e:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400880:	e000      	b.n	400884 <pio_configure_pin_group+0xcc>

	default:
		return 0;
  400882:	2000      	movs	r0, #0
	}

	return 1;
}
  400884:	b003      	add	sp, #12
  400886:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400888:	00400565 	.word	0x00400565
  40088c:	004005f5 	.word	0x004005f5
  400890:	00400629 	.word	0x00400629

00400894 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400894:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400898:	4681      	mov	r9, r0
  40089a:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  40089c:	4b14      	ldr	r3, [pc, #80]	; (4008f0 <pio_handler_process+0x5c>)
  40089e:	4798      	blx	r3
  4008a0:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4008a2:	4648      	mov	r0, r9
  4008a4:	4b13      	ldr	r3, [pc, #76]	; (4008f4 <pio_handler_process+0x60>)
  4008a6:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4008a8:	4005      	ands	r5, r0
  4008aa:	d017      	beq.n	4008dc <pio_handler_process+0x48>
  4008ac:	4f12      	ldr	r7, [pc, #72]	; (4008f8 <pio_handler_process+0x64>)
  4008ae:	f107 040c 	add.w	r4, r7, #12
  4008b2:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4008b4:	f854 3c0c 	ldr.w	r3, [r4, #-12]
  4008b8:	42b3      	cmp	r3, r6
  4008ba:	d10a      	bne.n	4008d2 <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4008bc:	f854 1c08 	ldr.w	r1, [r4, #-8]
  4008c0:	4229      	tst	r1, r5
  4008c2:	d006      	beq.n	4008d2 <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4008c4:	6823      	ldr	r3, [r4, #0]
  4008c6:	4630      	mov	r0, r6
  4008c8:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4008ca:	f854 3c08 	ldr.w	r3, [r4, #-8]
  4008ce:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4008d2:	42bc      	cmp	r4, r7
  4008d4:	d002      	beq.n	4008dc <pio_handler_process+0x48>
  4008d6:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  4008d8:	2d00      	cmp	r5, #0
  4008da:	d1eb      	bne.n	4008b4 <pio_handler_process+0x20>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  4008dc:	4b07      	ldr	r3, [pc, #28]	; (4008fc <pio_handler_process+0x68>)
  4008de:	681b      	ldr	r3, [r3, #0]
  4008e0:	b123      	cbz	r3, 4008ec <pio_handler_process+0x58>
		if (pio_capture_handler) {
  4008e2:	4b07      	ldr	r3, [pc, #28]	; (400900 <pio_handler_process+0x6c>)
  4008e4:	681b      	ldr	r3, [r3, #0]
  4008e6:	b10b      	cbz	r3, 4008ec <pio_handler_process+0x58>
			pio_capture_handler(p_pio);
  4008e8:	4648      	mov	r0, r9
  4008ea:	4798      	blx	r3
  4008ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4008f0:	0040068d 	.word	0x0040068d
  4008f4:	00400691 	.word	0x00400691
  4008f8:	200008f8 	.word	0x200008f8
  4008fc:	200009a0 	.word	0x200009a0
  400900:	200008f4 	.word	0x200008f4

00400904 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400906:	4c0b      	ldr	r4, [pc, #44]	; (400934 <pio_handler_set+0x30>)
  400908:	6824      	ldr	r4, [r4, #0]
  40090a:	2c06      	cmp	r4, #6
  40090c:	d810      	bhi.n	400930 <pio_handler_set+0x2c>
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
  40090e:	4f0a      	ldr	r7, [pc, #40]	; (400938 <pio_handler_set+0x34>)
  400910:	0126      	lsls	r6, r4, #4
  400912:	19bd      	adds	r5, r7, r6
	pSource->id = ul_id;
  400914:	51b9      	str	r1, [r7, r6]
	pSource->mask = ul_mask;
  400916:	606a      	str	r2, [r5, #4]
	pSource->attr = ul_attr;
  400918:	60ab      	str	r3, [r5, #8]
	pSource->handler = p_handler;
  40091a:	9906      	ldr	r1, [sp, #24]
  40091c:	60e9      	str	r1, [r5, #12]
	gs_ul_nb_sources++;
  40091e:	3401      	adds	r4, #1
  400920:	4904      	ldr	r1, [pc, #16]	; (400934 <pio_handler_set+0x30>)
  400922:	600c      	str	r4, [r1, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400924:	4611      	mov	r1, r2
  400926:	461a      	mov	r2, r3
  400928:	4b04      	ldr	r3, [pc, #16]	; (40093c <pio_handler_set+0x38>)
  40092a:	4798      	blx	r3

	return 0;
  40092c:	2000      	movs	r0, #0
  40092e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
  400930:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
  400932:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400934:	200008f0 	.word	0x200008f0
  400938:	200008f8 	.word	0x200008f8
  40093c:	00400651 	.word	0x00400651

00400940 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400940:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400942:	4802      	ldr	r0, [pc, #8]	; (40094c <PIOA_Handler+0xc>)
  400944:	210b      	movs	r1, #11
  400946:	4b02      	ldr	r3, [pc, #8]	; (400950 <PIOA_Handler+0x10>)
  400948:	4798      	blx	r3
  40094a:	bd08      	pop	{r3, pc}
  40094c:	400e0e00 	.word	0x400e0e00
  400950:	00400895 	.word	0x00400895

00400954 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400954:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400956:	4802      	ldr	r0, [pc, #8]	; (400960 <PIOB_Handler+0xc>)
  400958:	210c      	movs	r1, #12
  40095a:	4b02      	ldr	r3, [pc, #8]	; (400964 <PIOB_Handler+0x10>)
  40095c:	4798      	blx	r3
  40095e:	bd08      	pop	{r3, pc}
  400960:	400e1000 	.word	0x400e1000
  400964:	00400895 	.word	0x00400895

00400968 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400968:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  40096a:	4802      	ldr	r0, [pc, #8]	; (400974 <PIOC_Handler+0xc>)
  40096c:	210d      	movs	r1, #13
  40096e:	4b02      	ldr	r3, [pc, #8]	; (400978 <PIOC_Handler+0x10>)
  400970:	4798      	blx	r3
  400972:	bd08      	pop	{r3, pc}
  400974:	400e1200 	.word	0x400e1200
  400978:	00400895 	.word	0x00400895

0040097c <pio_handler_set_priority>:
 * \param p_pio PIO controller base address.
 * \param ul_irqn NVIC line number.
 * \param ul_priority PIO controller interrupts priority.
 */
void pio_handler_set_priority(Pio *p_pio, IRQn_Type ul_irqn, uint32_t ul_priority)
{
  40097c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400980:	4605      	mov	r5, r0
  400982:	460c      	mov	r4, r1
  400984:	4691      	mov	r9, r2
	uint32_t bitmask = 0;

	bitmask = pio_get_interrupt_mask(p_pio);
  400986:	4b1b      	ldr	r3, [pc, #108]	; (4009f4 <pio_handler_set_priority+0x78>)
  400988:	4798      	blx	r3
  40098a:	4680      	mov	r8, r0
	pio_disable_interrupt(p_pio, 0xFFFFFFFF);
  40098c:	4628      	mov	r0, r5
  40098e:	f04f 31ff 	mov.w	r1, #4294967295
  400992:	4b19      	ldr	r3, [pc, #100]	; (4009f8 <pio_handler_set_priority+0x7c>)
  400994:	4798      	blx	r3
	pio_get_interrupt_status(p_pio);
  400996:	4628      	mov	r0, r5
  400998:	4b18      	ldr	r3, [pc, #96]	; (4009fc <pio_handler_set_priority+0x80>)
  40099a:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  40099c:	b2e7      	uxtb	r7, r4
  40099e:	f007 031f 	and.w	r3, r7, #31
  4009a2:	2601      	movs	r6, #1
  4009a4:	409e      	lsls	r6, r3
  4009a6:	0963      	lsrs	r3, r4, #5
  4009a8:	009b      	lsls	r3, r3, #2
  4009aa:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
  4009ae:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
  4009b2:	f8c3 6080 	str.w	r6, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4009b6:	f8c3 6180 	str.w	r6, [r3, #384]	; 0x180
    \param [in]      IRQn  Interrupt number. 
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
  4009ba:	2c00      	cmp	r4, #0
  4009bc:	da09      	bge.n	4009d2 <pio_handler_set_priority+0x56>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4009be:	f007 070f 	and.w	r7, r7, #15
  4009c2:	ea4f 1909 	mov.w	r9, r9, lsl #4
  4009c6:	fa5f f989 	uxtb.w	r9, r9
  4009ca:	4a0d      	ldr	r2, [pc, #52]	; (400a00 <pio_handler_set_priority+0x84>)
  4009cc:	f802 9007 	strb.w	r9, [r2, r7]
  4009d0:	e009      	b.n	4009e6 <pio_handler_set_priority+0x6a>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  4009d2:	ea4f 1909 	mov.w	r9, r9, lsl #4
  4009d6:	fa5f f989 	uxtb.w	r9, r9
  4009da:	f104 4460 	add.w	r4, r4, #3758096384	; 0xe0000000
  4009de:	f504 4461 	add.w	r4, r4, #57600	; 0xe100
  4009e2:	f884 9300 	strb.w	r9, [r4, #768]	; 0x300
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4009e6:	601e      	str	r6, [r3, #0]
	NVIC_DisableIRQ(ul_irqn);
	NVIC_ClearPendingIRQ(ul_irqn);
	NVIC_SetPriority(ul_irqn, ul_priority);
	NVIC_EnableIRQ(ul_irqn);
	pio_enable_interrupt(p_pio, bitmask);
  4009e8:	4628      	mov	r0, r5
  4009ea:	4641      	mov	r1, r8
  4009ec:	4b05      	ldr	r3, [pc, #20]	; (400a04 <pio_handler_set_priority+0x88>)
  4009ee:	4798      	blx	r3
  4009f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4009f4:	00400691 	.word	0x00400691
  4009f8:	00400689 	.word	0x00400689
  4009fc:	0040068d 	.word	0x0040068d
  400a00:	e000ed14 	.word	0xe000ed14
  400a04:	00400681 	.word	0x00400681

00400a08 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400a08:	4b17      	ldr	r3, [pc, #92]	; (400a68 <pmc_switch_mck_to_pllack+0x60>)
  400a0a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400a0c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  400a10:	4310      	orrs	r0, r2
  400a12:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400a14:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400a16:	f013 0f08 	tst.w	r3, #8
  400a1a:	d109      	bne.n	400a30 <pmc_switch_mck_to_pllack+0x28>
  400a1c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400a20:	4911      	ldr	r1, [pc, #68]	; (400a68 <pmc_switch_mck_to_pllack+0x60>)
  400a22:	e001      	b.n	400a28 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400a24:	3b01      	subs	r3, #1
  400a26:	d019      	beq.n	400a5c <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400a28:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400a2a:	f012 0f08 	tst.w	r2, #8
  400a2e:	d0f9      	beq.n	400a24 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400a30:	4b0d      	ldr	r3, [pc, #52]	; (400a68 <pmc_switch_mck_to_pllack+0x60>)
  400a32:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400a34:	f022 0203 	bic.w	r2, r2, #3
  400a38:	f042 0202 	orr.w	r2, r2, #2
  400a3c:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400a3e:	6e98      	ldr	r0, [r3, #104]	; 0x68
  400a40:	f010 0008 	ands.w	r0, r0, #8
  400a44:	d10c      	bne.n	400a60 <pmc_switch_mck_to_pllack+0x58>
  400a46:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400a4a:	4907      	ldr	r1, [pc, #28]	; (400a68 <pmc_switch_mck_to_pllack+0x60>)
  400a4c:	e001      	b.n	400a52 <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400a4e:	3b01      	subs	r3, #1
  400a50:	d008      	beq.n	400a64 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400a52:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400a54:	f012 0f08 	tst.w	r2, #8
  400a58:	d0f9      	beq.n	400a4e <pmc_switch_mck_to_pllack+0x46>
  400a5a:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  400a5c:	2001      	movs	r0, #1
  400a5e:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  400a60:	2000      	movs	r0, #0
  400a62:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  400a64:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400a66:	4770      	bx	lr
  400a68:	400e0400 	.word	0x400e0400

00400a6c <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400a6c:	b138      	cbz	r0, 400a7e <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400a6e:	4911      	ldr	r1, [pc, #68]	; (400ab4 <pmc_switch_mainck_to_xtal+0x48>)
  400a70:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400a72:	4a11      	ldr	r2, [pc, #68]	; (400ab8 <pmc_switch_mainck_to_xtal+0x4c>)
  400a74:	401a      	ands	r2, r3
  400a76:	4b11      	ldr	r3, [pc, #68]	; (400abc <pmc_switch_mainck_to_xtal+0x50>)
  400a78:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400a7a:	620b      	str	r3, [r1, #32]
  400a7c:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400a7e:	4a0d      	ldr	r2, [pc, #52]	; (400ab4 <pmc_switch_mainck_to_xtal+0x48>)
  400a80:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400a82:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400a86:	f023 0303 	bic.w	r3, r3, #3
  400a8a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400a8e:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400a92:	0209      	lsls	r1, r1, #8
  400a94:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400a96:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400a98:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400a9a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400a9c:	f013 0f01 	tst.w	r3, #1
  400aa0:	d0fb      	beq.n	400a9a <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400aa2:	4a04      	ldr	r2, [pc, #16]	; (400ab4 <pmc_switch_mainck_to_xtal+0x48>)
  400aa4:	6a13      	ldr	r3, [r2, #32]
  400aa6:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  400aaa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400aae:	6213      	str	r3, [r2, #32]
  400ab0:	4770      	bx	lr
  400ab2:	bf00      	nop
  400ab4:	400e0400 	.word	0x400e0400
  400ab8:	fec8fffc 	.word	0xfec8fffc
  400abc:	01370002 	.word	0x01370002

00400ac0 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400ac0:	4b02      	ldr	r3, [pc, #8]	; (400acc <pmc_osc_is_ready_mainck+0xc>)
  400ac2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400ac4:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400ac8:	4770      	bx	lr
  400aca:	bf00      	nop
  400acc:	400e0400 	.word	0x400e0400

00400ad0 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400ad0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400ad4:	4b01      	ldr	r3, [pc, #4]	; (400adc <pmc_disable_pllack+0xc>)
  400ad6:	629a      	str	r2, [r3, #40]	; 0x28
  400ad8:	4770      	bx	lr
  400ada:	bf00      	nop
  400adc:	400e0400 	.word	0x400e0400

00400ae0 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400ae0:	4b02      	ldr	r3, [pc, #8]	; (400aec <pmc_is_locked_pllack+0xc>)
  400ae2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400ae4:	f000 0002 	and.w	r0, r0, #2
  400ae8:	4770      	bx	lr
  400aea:	bf00      	nop
  400aec:	400e0400 	.word	0x400e0400

00400af0 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400af0:	2822      	cmp	r0, #34	; 0x22
  400af2:	d820      	bhi.n	400b36 <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
  400af4:	281f      	cmp	r0, #31
  400af6:	d80d      	bhi.n	400b14 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400af8:	4b12      	ldr	r3, [pc, #72]	; (400b44 <pmc_enable_periph_clk+0x54>)
  400afa:	699a      	ldr	r2, [r3, #24]
  400afc:	2301      	movs	r3, #1
  400afe:	4083      	lsls	r3, r0
  400b00:	401a      	ands	r2, r3
  400b02:	4293      	cmp	r3, r2
  400b04:	d019      	beq.n	400b3a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
  400b06:	2301      	movs	r3, #1
  400b08:	fa03 f000 	lsl.w	r0, r3, r0
  400b0c:	4b0d      	ldr	r3, [pc, #52]	; (400b44 <pmc_enable_periph_clk+0x54>)
  400b0e:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400b10:	2000      	movs	r0, #0
  400b12:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400b14:	4b0b      	ldr	r3, [pc, #44]	; (400b44 <pmc_enable_periph_clk+0x54>)
  400b16:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP)
	} else {
		ul_id -= 32;
  400b1a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400b1c:	2301      	movs	r3, #1
  400b1e:	4083      	lsls	r3, r0
  400b20:	401a      	ands	r2, r3
  400b22:	4293      	cmp	r3, r2
  400b24:	d00b      	beq.n	400b3e <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
  400b26:	2301      	movs	r3, #1
  400b28:	fa03 f000 	lsl.w	r0, r3, r0
  400b2c:	4b05      	ldr	r3, [pc, #20]	; (400b44 <pmc_enable_periph_clk+0x54>)
  400b2e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
  400b32:	2000      	movs	r0, #0
  400b34:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  400b36:	2001      	movs	r0, #1
  400b38:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400b3a:	2000      	movs	r0, #0
  400b3c:	4770      	bx	lr
  400b3e:	2000      	movs	r0, #0
}
  400b40:	4770      	bx	lr
  400b42:	bf00      	nop
  400b44:	400e0400 	.word	0x400e0400

00400b48 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400b48:	b508      	push	{r3, lr}
  400b4a:	2015      	movs	r0, #21
  400b4c:	4b01      	ldr	r3, [pc, #4]	; (400b54 <spi_enable_clock+0xc>)
  400b4e:	4798      	blx	r3
  400b50:	bd08      	pop	{r3, pc}
  400b52:	bf00      	nop
  400b54:	00400af1 	.word	0x00400af1

00400b58 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  400b58:	6843      	ldr	r3, [r0, #4]
  400b5a:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  400b5e:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  400b60:	6843      	ldr	r3, [r0, #4]
  400b62:	0409      	lsls	r1, r1, #16
  400b64:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  400b68:	430b      	orrs	r3, r1
  400b6a:	6043      	str	r3, [r0, #4]
  400b6c:	4770      	bx	lr
  400b6e:	bf00      	nop

00400b70 <spi_set_delay_between_chip_select>:
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  400b70:	6843      	ldr	r3, [r0, #4]
  400b72:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  400b76:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  400b78:	6843      	ldr	r3, [r0, #4]
  400b7a:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
  400b7e:	6041      	str	r1, [r0, #4]
  400b80:	4770      	bx	lr
  400b82:	bf00      	nop

00400b84 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  400b84:	b132      	cbz	r2, 400b94 <spi_set_clock_polarity+0x10>
  400b86:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  400b8a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400b8c:	f043 0301 	orr.w	r3, r3, #1
  400b90:	6303      	str	r3, [r0, #48]	; 0x30
  400b92:	4770      	bx	lr
  400b94:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  400b98:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400b9a:	f023 0301 	bic.w	r3, r3, #1
  400b9e:	6303      	str	r3, [r0, #48]	; 0x30
  400ba0:	4770      	bx	lr
  400ba2:	bf00      	nop

00400ba4 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400ba4:	b132      	cbz	r2, 400bb4 <spi_set_clock_phase+0x10>
  400ba6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400baa:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400bac:	f043 0302 	orr.w	r3, r3, #2
  400bb0:	6303      	str	r3, [r0, #48]	; 0x30
  400bb2:	4770      	bx	lr
  400bb4:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  400bb8:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400bba:	f023 0302 	bic.w	r3, r3, #2
  400bbe:	6303      	str	r3, [r0, #48]	; 0x30
  400bc0:	4770      	bx	lr
  400bc2:	bf00      	nop

00400bc4 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  400bc4:	2a04      	cmp	r2, #4
  400bc6:	d10a      	bne.n	400bde <spi_configure_cs_behavior+0x1a>
  400bc8:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400bcc:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400bce:	f023 0308 	bic.w	r3, r3, #8
  400bd2:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  400bd4:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400bd6:	f043 0304 	orr.w	r3, r3, #4
  400bda:	6303      	str	r3, [r0, #48]	; 0x30
  400bdc:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400bde:	b952      	cbnz	r2, 400bf6 <spi_configure_cs_behavior+0x32>
  400be0:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400be4:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400be6:	f023 0308 	bic.w	r3, r3, #8
  400bea:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  400bec:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400bee:	f023 0304 	bic.w	r3, r3, #4
  400bf2:	6303      	str	r3, [r0, #48]	; 0x30
  400bf4:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400bf6:	2a08      	cmp	r2, #8
  400bf8:	d105      	bne.n	400c06 <spi_configure_cs_behavior+0x42>
  400bfa:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  400bfe:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400c00:	f043 0308 	orr.w	r3, r3, #8
  400c04:	6303      	str	r3, [r0, #48]	; 0x30
  400c06:	4770      	bx	lr

00400c08 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400c08:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  400c0c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400c0e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  400c12:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  400c14:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400c16:	431a      	orrs	r2, r3
  400c18:	630a      	str	r2, [r1, #48]	; 0x30
  400c1a:	4770      	bx	lr

00400c1c <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  400c1c:	1e43      	subs	r3, r0, #1
  400c1e:	4419      	add	r1, r3
  400c20:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  400c24:	1e43      	subs	r3, r0, #1
  400c26:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  400c28:	bf94      	ite	ls
  400c2a:	b280      	uxthls	r0, r0
{
	int baud_div = div_ceil(mck, baudrate);

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
		return -1;
  400c2c:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
	}

	return baud_div;
}
  400c30:	b200      	sxth	r0, r0
  400c32:	4770      	bx	lr

00400c34 <spi_set_baudrate_div>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param uc_baudrate_divider Baudrate divider from MCK.
 */
void spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  400c34:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  400c38:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400c3a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  400c3e:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  400c40:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400c42:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
  400c46:	630a      	str	r2, [r1, #48]	; 0x30
  400c48:	4770      	bx	lr
  400c4a:	bf00      	nop

00400c4c <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  400c4c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  400c50:	6b08      	ldr	r0, [r1, #48]	; 0x30
  400c52:	b280      	uxth	r0, r0
  400c54:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  400c56:	6b08      	ldr	r0, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
  400c58:	ea40 6303 	orr.w	r3, r0, r3, lsl #24
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  400c5c:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  400c60:	630a      	str	r2, [r1, #48]	; 0x30
  400c62:	4770      	bx	lr

00400c64 <twi_set_speed>:
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  400c64:	4b0f      	ldr	r3, [pc, #60]	; (400ca4 <twi_set_speed+0x40>)
  400c66:	4299      	cmp	r1, r3
  400c68:	d819      	bhi.n	400c9e <twi_set_speed+0x3a>
		return FAIL;
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  400c6a:	0049      	lsls	r1, r1, #1
  400c6c:	fbb2 f2f1 	udiv	r2, r2, r1
  400c70:	3a04      	subs	r2, #4

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400c72:	2aff      	cmp	r2, #255	; 0xff
  400c74:	d907      	bls.n	400c86 <twi_set_speed+0x22>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  400c76:	2300      	movs	r3, #0
	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
		/* Increase clock divider */
		ckdiv++;
  400c78:	3301      	adds	r3, #1
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  400c7a:	0852      	lsrs	r2, r2, #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400c7c:	2aff      	cmp	r2, #255	; 0xff
  400c7e:	d903      	bls.n	400c88 <twi_set_speed+0x24>
  400c80:	2b07      	cmp	r3, #7
  400c82:	d1f9      	bne.n	400c78 <twi_set_speed+0x14>
  400c84:	e000      	b.n	400c88 <twi_set_speed+0x24>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  400c86:	2300      	movs	r3, #0
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  400c88:	0211      	lsls	r1, r2, #8
  400c8a:	b289      	uxth	r1, r1
			TWI_CWGR_CKDIV(ckdiv);
  400c8c:	041b      	lsls	r3, r3, #16
  400c8e:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  400c92:	430b      	orrs	r3, r1
  400c94:	b2d2      	uxtb	r2, r2
  400c96:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
  400c98:	6102      	str	r2, [r0, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
  400c9a:	2000      	movs	r0, #0
  400c9c:	4770      	bx	lr
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
  400c9e:	2001      	movs	r0, #1
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
}
  400ca0:	4770      	bx	lr
  400ca2:	bf00      	nop
  400ca4:	00061a80 	.word	0x00061a80

00400ca8 <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
  400ca8:	b538      	push	{r3, r4, r5, lr}
  400caa:	4604      	mov	r4, r0
  400cac:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
  400cae:	f04f 33ff 	mov.w	r3, #4294967295
  400cb2:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
  400cb4:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  400cb6:	2380      	movs	r3, #128	; 0x80
  400cb8:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
  400cba:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  400cbc:	2308      	movs	r3, #8
  400cbe:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  400cc0:	2320      	movs	r3, #32
  400cc2:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  400cc4:	2304      	movs	r3, #4
  400cc6:	6003      	str	r3, [r0, #0]
	twi_reset(p_twi);

	twi_enable_master_mode(p_twi);

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  400cc8:	6849      	ldr	r1, [r1, #4]
  400cca:	682a      	ldr	r2, [r5, #0]
  400ccc:	4b05      	ldr	r3, [pc, #20]	; (400ce4 <twi_master_init+0x3c>)
  400cce:	4798      	blx	r3
  400cd0:	2801      	cmp	r0, #1
  400cd2:	bf14      	ite	ne
  400cd4:	2000      	movne	r0, #0
  400cd6:	2001      	moveq	r0, #1
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
  400cd8:	7a6b      	ldrb	r3, [r5, #9]
  400cda:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
  400cdc:	bf04      	itt	eq
  400cde:	2340      	moveq	r3, #64	; 0x40
  400ce0:	6023      	streq	r3, [r4, #0]
	}

	return status;
}
  400ce2:	bd38      	pop	{r3, r4, r5, pc}
  400ce4:	00400c65 	.word	0x00400c65

00400ce8 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400ce8:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400cea:	23ac      	movs	r3, #172	; 0xac
  400cec:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400cee:	680a      	ldr	r2, [r1, #0]
  400cf0:	684b      	ldr	r3, [r1, #4]
  400cf2:	fbb2 f3f3 	udiv	r3, r2, r3
  400cf6:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400cf8:	1e5c      	subs	r4, r3, #1
  400cfa:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  400cfe:	4294      	cmp	r4, r2
  400d00:	d80a      	bhi.n	400d18 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  400d02:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400d04:	688b      	ldr	r3, [r1, #8]
  400d06:	6043      	str	r3, [r0, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  400d08:	f240 2302 	movw	r3, #514	; 0x202
  400d0c:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400d10:	2350      	movs	r3, #80	; 0x50
  400d12:	6003      	str	r3, [r0, #0]

	return 0;
  400d14:	2000      	movs	r0, #0
  400d16:	e000      	b.n	400d1a <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  400d18:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  400d1a:	f85d 4b04 	ldr.w	r4, [sp], #4
  400d1e:	4770      	bx	lr

00400d20 <uart_enable_tx>:
 * \param p_uart Pointer to a UART instance.
 */
void uart_enable_tx(Uart *p_uart)
{
	/* Enable transmitter */
	p_uart->UART_CR = UART_CR_TXEN;
  400d20:	2340      	movs	r3, #64	; 0x40
  400d22:	6003      	str	r3, [r0, #0]
  400d24:	4770      	bx	lr
  400d26:	bf00      	nop

00400d28 <uart_enable>:
 * \param p_uart Pointer to a UART instance.
 */
void uart_enable(Uart *p_uart)
{
	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400d28:	2350      	movs	r3, #80	; 0x50
  400d2a:	6003      	str	r3, [r0, #0]
  400d2c:	4770      	bx	lr
  400d2e:	bf00      	nop

00400d30 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400d30:	6943      	ldr	r3, [r0, #20]
  400d32:	f013 0f02 	tst.w	r3, #2
  400d36:	d002      	beq.n	400d3e <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400d38:	61c1      	str	r1, [r0, #28]
	return 0;
  400d3a:	2000      	movs	r0, #0
  400d3c:	4770      	bx	lr
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  400d3e:	2001      	movs	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  400d40:	4770      	bx	lr
  400d42:	bf00      	nop

00400d44 <wdt_disable>:
/**
 * \brief Disable the watchdog timer.
 */
void wdt_disable(Wdt *p_wdt)
{
	p_wdt->WDT_MR = WDT_MR_WDDIS;
  400d44:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400d48:	6043      	str	r3, [r0, #4]
  400d4a:	4770      	bx	lr

00400d4c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400d4c:	e7fe      	b.n	400d4c <Dummy_Handler>
  400d4e:	bf00      	nop

00400d50 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  400d50:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
  400d52:	4b20      	ldr	r3, [pc, #128]	; (400dd4 <Reset_Handler+0x84>)
  400d54:	4a20      	ldr	r2, [pc, #128]	; (400dd8 <Reset_Handler+0x88>)
  400d56:	429a      	cmp	r2, r3
  400d58:	d912      	bls.n	400d80 <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
  400d5a:	4b20      	ldr	r3, [pc, #128]	; (400ddc <Reset_Handler+0x8c>)
  400d5c:	4a1d      	ldr	r2, [pc, #116]	; (400dd4 <Reset_Handler+0x84>)
  400d5e:	429a      	cmp	r2, r3
  400d60:	d21f      	bcs.n	400da2 <Reset_Handler+0x52>
  400d62:	1d13      	adds	r3, r2, #4
  400d64:	4c1e      	ldr	r4, [pc, #120]	; (400de0 <Reset_Handler+0x90>)
  400d66:	1ae4      	subs	r4, r4, r3
  400d68:	f024 0403 	bic.w	r4, r4, #3
  400d6c:	3404      	adds	r4, #4
  400d6e:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
  400d70:	4610      	mov	r0, r2
  400d72:	4919      	ldr	r1, [pc, #100]	; (400dd8 <Reset_Handler+0x88>)
  400d74:	585a      	ldr	r2, [r3, r1]
  400d76:	501a      	str	r2, [r3, r0]
  400d78:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  400d7a:	42a3      	cmp	r3, r4
  400d7c:	d1fa      	bne.n	400d74 <Reset_Handler+0x24>
  400d7e:	e010      	b.n	400da2 <Reset_Handler+0x52>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  400d80:	4b14      	ldr	r3, [pc, #80]	; (400dd4 <Reset_Handler+0x84>)
  400d82:	4a15      	ldr	r2, [pc, #84]	; (400dd8 <Reset_Handler+0x88>)
  400d84:	429a      	cmp	r2, r3
  400d86:	d20c      	bcs.n	400da2 <Reset_Handler+0x52>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  400d88:	4a14      	ldr	r2, [pc, #80]	; (400ddc <Reset_Handler+0x8c>)
  400d8a:	4619      	mov	r1, r3
  400d8c:	1ad3      	subs	r3, r2, r3
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  400d8e:	4815      	ldr	r0, [pc, #84]	; (400de4 <Reset_Handler+0x94>)
  400d90:	4418      	add	r0, r3
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  400d92:	b133      	cbz	r3, 400da2 <Reset_Handler+0x52>
  400d94:	4613      	mov	r3, r2
  400d96:	1a9c      	subs	r4, r3, r2
			*pDest-- = *pSrc--;
  400d98:	5824      	ldr	r4, [r4, r0]
  400d9a:	f843 4d04 	str.w	r4, [r3, #-4]!
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  400d9e:	4299      	cmp	r1, r3
  400da0:	d1f9      	bne.n	400d96 <Reset_Handler+0x46>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  400da2:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400da4:	4b10      	ldr	r3, [pc, #64]	; (400de8 <Reset_Handler+0x98>)
  400da6:	4a11      	ldr	r2, [pc, #68]	; (400dec <Reset_Handler+0x9c>)
  400da8:	429a      	cmp	r2, r3
  400daa:	d20b      	bcs.n	400dc4 <Reset_Handler+0x74>
  400dac:	1f13      	subs	r3, r2, #4
  400dae:	4910      	ldr	r1, [pc, #64]	; (400df0 <Reset_Handler+0xa0>)
  400db0:	1ac9      	subs	r1, r1, r3
  400db2:	f021 0103 	bic.w	r1, r1, #3
  400db6:	1d1a      	adds	r2, r3, #4
  400db8:	4411      	add	r1, r2
		*pDest++ = 0;
  400dba:	2200      	movs	r2, #0
  400dbc:	f843 2f04 	str.w	r2, [r3, #4]!
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400dc0:	428b      	cmp	r3, r1
  400dc2:	d1fb      	bne.n	400dbc <Reset_Handler+0x6c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc);
  400dc4:	4b0b      	ldr	r3, [pc, #44]	; (400df4 <Reset_Handler+0xa4>)
  400dc6:	4a0c      	ldr	r2, [pc, #48]	; (400df8 <Reset_Handler+0xa8>)
  400dc8:	609a      	str	r2, [r3, #8]

	/* Initialize the C library */
	__libc_init_array();
  400dca:	4b0c      	ldr	r3, [pc, #48]	; (400dfc <Reset_Handler+0xac>)
  400dcc:	4798      	blx	r3

	/* Branch to main function */
	main();
  400dce:	4b0c      	ldr	r3, [pc, #48]	; (400e00 <Reset_Handler+0xb0>)
  400dd0:	4798      	blx	r3
  400dd2:	e7fe      	b.n	400dd2 <Reset_Handler+0x82>
  400dd4:	20000000 	.word	0x20000000
  400dd8:	0040604c 	.word	0x0040604c
  400ddc:	200008d4 	.word	0x200008d4
  400de0:	200008d7 	.word	0x200008d7
  400de4:	00406048 	.word	0x00406048
  400de8:	200009a8 	.word	0x200009a8
  400dec:	200008d4 	.word	0x200008d4
  400df0:	200009a3 	.word	0x200009a3
  400df4:	e000ed00 	.word	0xe000ed00
  400df8:	00400000 	.word	0x00400000
  400dfc:	00401c49 	.word	0x00401c49
  400e00:	00401211 	.word	0x00401211

00400e04 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  400e04:	4b3d      	ldr	r3, [pc, #244]	; (400efc <SystemCoreClockUpdate+0xf8>)
  400e06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400e08:	f003 0303 	and.w	r3, r3, #3
  400e0c:	2b03      	cmp	r3, #3
  400e0e:	d85d      	bhi.n	400ecc <SystemCoreClockUpdate+0xc8>
  400e10:	e8df f003 	tbb	[pc, r3]
  400e14:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  400e18:	4b39      	ldr	r3, [pc, #228]	; (400f00 <SystemCoreClockUpdate+0xfc>)
  400e1a:	695b      	ldr	r3, [r3, #20]
  400e1c:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400e20:	bf14      	ite	ne
  400e22:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400e26:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400e2a:	4b36      	ldr	r3, [pc, #216]	; (400f04 <SystemCoreClockUpdate+0x100>)
  400e2c:	601a      	str	r2, [r3, #0]
  400e2e:	e04d      	b.n	400ecc <SystemCoreClockUpdate+0xc8>
			}
		break;
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400e30:	4b32      	ldr	r3, [pc, #200]	; (400efc <SystemCoreClockUpdate+0xf8>)
  400e32:	6a1b      	ldr	r3, [r3, #32]
  400e34:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400e38:	d003      	beq.n	400e42 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL;
  400e3a:	4a33      	ldr	r2, [pc, #204]	; (400f08 <SystemCoreClockUpdate+0x104>)
  400e3c:	4b31      	ldr	r3, [pc, #196]	; (400f04 <SystemCoreClockUpdate+0x100>)
  400e3e:	601a      	str	r2, [r3, #0]
  400e40:	e044      	b.n	400ecc <SystemCoreClockUpdate+0xc8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400e42:	4a32      	ldr	r2, [pc, #200]	; (400f0c <SystemCoreClockUpdate+0x108>)
  400e44:	4b2f      	ldr	r3, [pc, #188]	; (400f04 <SystemCoreClockUpdate+0x100>)
  400e46:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400e48:	4b2c      	ldr	r3, [pc, #176]	; (400efc <SystemCoreClockUpdate+0xf8>)
  400e4a:	6a1b      	ldr	r3, [r3, #32]
  400e4c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400e50:	2b10      	cmp	r3, #16
  400e52:	d002      	beq.n	400e5a <SystemCoreClockUpdate+0x56>
  400e54:	2b20      	cmp	r3, #32
  400e56:	d004      	beq.n	400e62 <SystemCoreClockUpdate+0x5e>
  400e58:	e038      	b.n	400ecc <SystemCoreClockUpdate+0xc8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			break;
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400e5a:	4a2d      	ldr	r2, [pc, #180]	; (400f10 <SystemCoreClockUpdate+0x10c>)
  400e5c:	4b29      	ldr	r3, [pc, #164]	; (400f04 <SystemCoreClockUpdate+0x100>)
  400e5e:	601a      	str	r2, [r3, #0]
			break;
  400e60:	e034      	b.n	400ecc <SystemCoreClockUpdate+0xc8>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400e62:	4a29      	ldr	r2, [pc, #164]	; (400f08 <SystemCoreClockUpdate+0x104>)
  400e64:	4b27      	ldr	r3, [pc, #156]	; (400f04 <SystemCoreClockUpdate+0x100>)
  400e66:	601a      	str	r2, [r3, #0]
			break;
  400e68:	e030      	b.n	400ecc <SystemCoreClockUpdate+0xc8>
		}
		break;
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400e6a:	4b24      	ldr	r3, [pc, #144]	; (400efc <SystemCoreClockUpdate+0xf8>)
  400e6c:	6a1b      	ldr	r3, [r3, #32]
  400e6e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400e72:	d003      	beq.n	400e7c <SystemCoreClockUpdate+0x78>
				SystemCoreClock = CHIP_FREQ_XTAL;
  400e74:	4a24      	ldr	r2, [pc, #144]	; (400f08 <SystemCoreClockUpdate+0x104>)
  400e76:	4b23      	ldr	r3, [pc, #140]	; (400f04 <SystemCoreClockUpdate+0x100>)
  400e78:	601a      	str	r2, [r3, #0]
  400e7a:	e012      	b.n	400ea2 <SystemCoreClockUpdate+0x9e>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400e7c:	4a23      	ldr	r2, [pc, #140]	; (400f0c <SystemCoreClockUpdate+0x108>)
  400e7e:	4b21      	ldr	r3, [pc, #132]	; (400f04 <SystemCoreClockUpdate+0x100>)
  400e80:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400e82:	4b1e      	ldr	r3, [pc, #120]	; (400efc <SystemCoreClockUpdate+0xf8>)
  400e84:	6a1b      	ldr	r3, [r3, #32]
  400e86:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400e8a:	2b10      	cmp	r3, #16
  400e8c:	d002      	beq.n	400e94 <SystemCoreClockUpdate+0x90>
  400e8e:	2b20      	cmp	r3, #32
  400e90:	d004      	beq.n	400e9c <SystemCoreClockUpdate+0x98>
  400e92:	e006      	b.n	400ea2 <SystemCoreClockUpdate+0x9e>
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
					break;
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400e94:	4a1e      	ldr	r2, [pc, #120]	; (400f10 <SystemCoreClockUpdate+0x10c>)
  400e96:	4b1b      	ldr	r3, [pc, #108]	; (400f04 <SystemCoreClockUpdate+0x100>)
  400e98:	601a      	str	r2, [r3, #0]
					break;
  400e9a:	e002      	b.n	400ea2 <SystemCoreClockUpdate+0x9e>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400e9c:	4a1a      	ldr	r2, [pc, #104]	; (400f08 <SystemCoreClockUpdate+0x104>)
  400e9e:	4b19      	ldr	r3, [pc, #100]	; (400f04 <SystemCoreClockUpdate+0x100>)
  400ea0:	601a      	str	r2, [r3, #0]
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  400ea2:	4b16      	ldr	r3, [pc, #88]	; (400efc <SystemCoreClockUpdate+0xf8>)
  400ea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400ea6:	f003 0303 	and.w	r3, r3, #3
  400eaa:	2b02      	cmp	r3, #2
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  400eac:	4b13      	ldr	r3, [pc, #76]	; (400efc <SystemCoreClockUpdate+0xf8>)
  400eae:	bf07      	ittee	eq
  400eb0:	6a98      	ldreq	r0, [r3, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  400eb2:	6a99      	ldreq	r1, [r3, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400eb4:	6ad8      	ldrne	r0, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400eb6:	6ad9      	ldrne	r1, [r3, #44]	; 0x2c
  400eb8:	4b12      	ldr	r3, [pc, #72]	; (400f04 <SystemCoreClockUpdate+0x100>)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  400eba:	f3c0 400a 	ubfx	r0, r0, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400ebe:	681a      	ldr	r2, [r3, #0]
  400ec0:	fb00 2202 	mla	r2, r0, r2, r2
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
  400ec4:	b2c9      	uxtb	r1, r1
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400ec6:	fbb2 f2f1 	udiv	r2, r2, r1
  400eca:	601a      	str	r2, [r3, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  400ecc:	4b0b      	ldr	r3, [pc, #44]	; (400efc <SystemCoreClockUpdate+0xf8>)
  400ece:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400ed0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400ed4:	2b70      	cmp	r3, #112	; 0x70
  400ed6:	d107      	bne.n	400ee8 <SystemCoreClockUpdate+0xe4>
		SystemCoreClock /= 3U;
  400ed8:	4b0a      	ldr	r3, [pc, #40]	; (400f04 <SystemCoreClockUpdate+0x100>)
  400eda:	681a      	ldr	r2, [r3, #0]
  400edc:	490d      	ldr	r1, [pc, #52]	; (400f14 <SystemCoreClockUpdate+0x110>)
  400ede:	fba1 0202 	umull	r0, r2, r1, r2
  400ee2:	0852      	lsrs	r2, r2, #1
  400ee4:	601a      	str	r2, [r3, #0]
  400ee6:	4770      	bx	lr
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400ee8:	4b04      	ldr	r3, [pc, #16]	; (400efc <SystemCoreClockUpdate+0xf8>)
  400eea:	6b19      	ldr	r1, [r3, #48]	; 0x30
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  400eec:	4b05      	ldr	r3, [pc, #20]	; (400f04 <SystemCoreClockUpdate+0x100>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400eee:	f3c1 1102 	ubfx	r1, r1, #4, #3
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  400ef2:	681a      	ldr	r2, [r3, #0]
  400ef4:	40ca      	lsrs	r2, r1
  400ef6:	601a      	str	r2, [r3, #0]
  400ef8:	4770      	bx	lr
  400efa:	bf00      	nop
  400efc:	400e0400 	.word	0x400e0400
  400f00:	400e1410 	.word	0x400e1410
  400f04:	2000000c 	.word	0x2000000c
  400f08:	00b71b00 	.word	0x00b71b00
  400f0c:	003d0900 	.word	0x003d0900
  400f10:	007a1200 	.word	0x007a1200
  400f14:	aaaaaaab 	.word	0xaaaaaaab

00400f18 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  400f18:	4b1a      	ldr	r3, [pc, #104]	; (400f84 <system_init_flash+0x6c>)
  400f1a:	4298      	cmp	r0, r3
  400f1c:	d807      	bhi.n	400f2e <system_init_flash+0x16>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400f1e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  400f22:	4a19      	ldr	r2, [pc, #100]	; (400f88 <system_init_flash+0x70>)
  400f24:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400f26:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400f2a:	6013      	str	r3, [r2, #0]
  400f2c:	4770      	bx	lr
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  400f2e:	4b17      	ldr	r3, [pc, #92]	; (400f8c <system_init_flash+0x74>)
  400f30:	4298      	cmp	r0, r3
  400f32:	d806      	bhi.n	400f42 <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400f34:	4b16      	ldr	r3, [pc, #88]	; (400f90 <system_init_flash+0x78>)
  400f36:	4a14      	ldr	r2, [pc, #80]	; (400f88 <system_init_flash+0x70>)
  400f38:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400f3a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400f3e:	6013      	str	r3, [r2, #0]
  400f40:	4770      	bx	lr
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  400f42:	4b14      	ldr	r3, [pc, #80]	; (400f94 <system_init_flash+0x7c>)
  400f44:	4298      	cmp	r0, r3
  400f46:	d806      	bhi.n	400f56 <system_init_flash+0x3e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400f48:	4b13      	ldr	r3, [pc, #76]	; (400f98 <system_init_flash+0x80>)
  400f4a:	4a0f      	ldr	r2, [pc, #60]	; (400f88 <system_init_flash+0x70>)
  400f4c:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400f4e:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400f52:	6013      	str	r3, [r2, #0]
  400f54:	4770      	bx	lr
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  400f56:	4b11      	ldr	r3, [pc, #68]	; (400f9c <system_init_flash+0x84>)
  400f58:	4298      	cmp	r0, r3
  400f5a:	d806      	bhi.n	400f6a <system_init_flash+0x52>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400f5c:	4b10      	ldr	r3, [pc, #64]	; (400fa0 <system_init_flash+0x88>)
  400f5e:	4a0a      	ldr	r2, [pc, #40]	; (400f88 <system_init_flash+0x70>)
  400f60:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400f62:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400f66:	6013      	str	r3, [r2, #0]
  400f68:	4770      	bx	lr
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  400f6a:	4b0e      	ldr	r3, [pc, #56]	; (400fa4 <system_init_flash+0x8c>)
  400f6c:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400f6e:	bf94      	ite	ls
  400f70:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400f74:	4b0c      	ldrhi	r3, [pc, #48]	; (400fa8 <system_init_flash+0x90>)
  400f76:	4a04      	ldr	r2, [pc, #16]	; (400f88 <system_init_flash+0x70>)
  400f78:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400f7a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400f7e:	6013      	str	r3, [r2, #0]
  400f80:	4770      	bx	lr
  400f82:	bf00      	nop
  400f84:	01312cff 	.word	0x01312cff
  400f88:	400e0a00 	.word	0x400e0a00
  400f8c:	026259ff 	.word	0x026259ff
  400f90:	04000100 	.word	0x04000100
  400f94:	039386ff 	.word	0x039386ff
  400f98:	04000200 	.word	0x04000200
  400f9c:	04c4b3ff 	.word	0x04c4b3ff
  400fa0:	04000300 	.word	0x04000300
  400fa4:	05f5e0ff 	.word	0x05f5e0ff
  400fa8:	04000500 	.word	0x04000500

00400fac <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400fac:	4b09      	ldr	r3, [pc, #36]	; (400fd4 <_sbrk+0x28>)
  400fae:	681b      	ldr	r3, [r3, #0]
  400fb0:	b913      	cbnz	r3, 400fb8 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  400fb2:	4a09      	ldr	r2, [pc, #36]	; (400fd8 <_sbrk+0x2c>)
  400fb4:	4b07      	ldr	r3, [pc, #28]	; (400fd4 <_sbrk+0x28>)
  400fb6:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  400fb8:	4b06      	ldr	r3, [pc, #24]	; (400fd4 <_sbrk+0x28>)
  400fba:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400fbc:	181a      	adds	r2, r3, r0
  400fbe:	4907      	ldr	r1, [pc, #28]	; (400fdc <_sbrk+0x30>)
  400fc0:	4291      	cmp	r1, r2
  400fc2:	db04      	blt.n	400fce <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  400fc4:	4610      	mov	r0, r2
  400fc6:	4a03      	ldr	r2, [pc, #12]	; (400fd4 <_sbrk+0x28>)
  400fc8:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400fca:	4618      	mov	r0, r3
  400fcc:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  400fce:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  400fd2:	4770      	bx	lr
  400fd4:	20000968 	.word	0x20000968
  400fd8:	200039a8 	.word	0x200039a8
  400fdc:	20027ffc 	.word	0x20027ffc

00400fe0 <Button1_Handler>:
 * \param id The button ID.
 * \param mask The button mask.
 */
static void Button1_Handler(uint32_t id, uint32_t mask)
{
	if ((PIN_PUSHBUTTON_1_ID == id) && (PIN_PUSHBUTTON_1_MASK == mask))
  400fe0:	280b      	cmp	r0, #11
  400fe2:	d104      	bne.n	400fee <Button1_Handler+0xe>
  400fe4:	2901      	cmp	r1, #1
  400fe6:	d102      	bne.n	400fee <Button1_Handler+0xe>
static void ProcessButtonEvt(uint8_t uc_button)
{
	if ((uc_button >= DOOR_PRESSED_MIN) && 
	    (uc_button <= DOOR_PRESSED_MAX))
	{
		g_door_pressed = uc_button;
  400fe8:	2201      	movs	r2, #1
  400fea:	4b01      	ldr	r3, [pc, #4]	; (400ff0 <Button1_Handler+0x10>)
  400fec:	601a      	str	r2, [r3, #0]
  400fee:	4770      	bx	lr
  400ff0:	20000010 	.word	0x20000010

00400ff4 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
static void ssd1306_write_command(uint8_t command)
{
  400ff4:	b570      	push	{r4, r5, r6, lr}
  400ff6:	b082      	sub	sp, #8
  400ff8:	4606      	mov	r6, r0
	usart_spi_select_device(SSD1306_USART_SPI, &device);
	ssd1306_sel_cmd();
	usart_spi_transmit(SSD1306_USART_SPI, command);
	usart_spi_deselect_device(SSD1306_USART_SPI, &device);
#elif defined(SSD1306_SPI_INTERFACE)
	struct spi_device device = {.id = SSD1306_CS_PIN};
  400ffa:	ac02      	add	r4, sp, #8
  400ffc:	2302      	movs	r3, #2
  400ffe:	f844 3d04 	str.w	r3, [r4, #-4]!
	spi_select_device(SSD1306_SPI, &device);
  401002:	4d09      	ldr	r5, [pc, #36]	; (401028 <ssd1306_write_command+0x34>)
  401004:	4628      	mov	r0, r5
  401006:	4621      	mov	r1, r4
  401008:	4b08      	ldr	r3, [pc, #32]	; (40102c <ssd1306_write_command+0x38>)
  40100a:	4798      	blx	r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40100c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401010:	4b07      	ldr	r3, [pc, #28]	; (401030 <ssd1306_write_command+0x3c>)
  401012:	635a      	str	r2, [r3, #52]	; 0x34
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(Spi *p_spi, uint16_t data)
{
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  401014:	60ee      	str	r6, [r5, #12]
	ssd1306_sel_cmd();
	spi_write_single(SSD1306_SPI, command);
	delay_us(SSD1306_LATENCY); // At least 3us
  401016:	2056      	movs	r0, #86	; 0x56
  401018:	4b06      	ldr	r3, [pc, #24]	; (401034 <ssd1306_write_command+0x40>)
  40101a:	4798      	blx	r3
	spi_deselect_device(SSD1306_SPI, &device);
  40101c:	4628      	mov	r0, r5
  40101e:	4621      	mov	r1, r4
  401020:	4b05      	ldr	r3, [pc, #20]	; (401038 <ssd1306_write_command+0x44>)
  401022:	4798      	blx	r3
#endif
}
  401024:	b002      	add	sp, #8
  401026:	bd70      	pop	{r4, r5, r6, pc}
  401028:	40008000 	.word	0x40008000
  40102c:	004003e9 	.word	0x004003e9
  401030:	400e1200 	.word	0x400e1200
  401034:	20000001 	.word	0x20000001
  401038:	00400419 	.word	0x00400419

0040103c <Button3_Handler>:
 * \param id The button ID.
 * \param mask The button mask.
 */
static void Button3_Handler(uint32_t id, uint32_t mask)
{
	if ((PIN_PUSHBUTTON_3_ID == id) && (PIN_PUSHBUTTON_3_MASK == mask))
  40103c:	280d      	cmp	r0, #13
  40103e:	d105      	bne.n	40104c <Button3_Handler+0x10>
  401040:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
  401044:	d102      	bne.n	40104c <Button3_Handler+0x10>
static void ProcessButtonEvt(uint8_t uc_button)
{
	if ((uc_button >= DOOR_PRESSED_MIN) && 
	    (uc_button <= DOOR_PRESSED_MAX))
	{
		g_door_pressed = uc_button;
  401046:	2203      	movs	r2, #3
  401048:	4b01      	ldr	r3, [pc, #4]	; (401050 <Button3_Handler+0x14>)
  40104a:	601a      	str	r2, [r3, #0]
  40104c:	4770      	bx	lr
  40104e:	bf00      	nop
  401050:	20000010 	.word	0x20000010

00401054 <Button2_Handler>:
 * \param id The button ID.
 * \param mask The button mask.
 */
static void Button2_Handler(uint32_t id, uint32_t mask)
{
	if ((PIN_PUSHBUTTON_2_ID == id) && (PIN_PUSHBUTTON_2_MASK == mask))
  401054:	280d      	cmp	r0, #13
  401056:	d105      	bne.n	401064 <Button2_Handler+0x10>
  401058:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  40105c:	d102      	bne.n	401064 <Button2_Handler+0x10>
static void ProcessButtonEvt(uint8_t uc_button)
{
	if ((uc_button >= DOOR_PRESSED_MIN) && 
	    (uc_button <= DOOR_PRESSED_MAX))
	{
		g_door_pressed = uc_button;
  40105e:	2202      	movs	r2, #2
  401060:	4b01      	ldr	r3, [pc, #4]	; (401068 <Button2_Handler+0x14>)
  401062:	601a      	str	r2, [r3, #0]
  401064:	4770      	bx	lr
  401066:	bf00      	nop
  401068:	20000010 	.word	0x20000010

0040106c <pick_open_door>:
	uint32_t winning_door;
	
} monty_hall_state;
	
uint32_t pick_open_door( uint32_t winning_door, uint32_t first_door )
{
  40106c:	b538      	push	{r3, r4, r5, lr}
  40106e:	460c      	mov	r4, r1
	uint32_t open_door = DOOR_NOT_PRESSED;
	if( first_door != winning_door )
  401070:	4281      	cmp	r1, r0
  401072:	d014      	beq.n	40109e <pick_open_door+0x32>
	{
		// Since the winning door is not the selected door,
		//  we need simply pick the opposite unselected door
		//  There is probably a more efficient algorithm for this,
		//  but this will work for now.
		if (first_door == 1)
  401074:	2901      	cmp	r1, #1
  401076:	d104      	bne.n	401082 <pick_open_door+0x16>
		{
			if (winning_door == 2)
			{
				open_door = 3;
  401078:	2802      	cmp	r0, #2
  40107a:	bf14      	ite	ne
  40107c:	2502      	movne	r5, #2
  40107e:	2503      	moveq	r5, #3
  401080:	e01c      	b.n	4010bc <pick_open_door+0x50>
			else
			{
				open_door = 2;
			}
		}
		else if (first_door == 2)
  401082:	2902      	cmp	r1, #2
  401084:	d104      	bne.n	401090 <pick_open_door+0x24>
		{
			if (winning_door == 3)
			{
				open_door = 1;
  401086:	2803      	cmp	r0, #3
  401088:	bf14      	ite	ne
  40108a:	2503      	movne	r5, #3
  40108c:	2501      	moveq	r5, #1
  40108e:	e015      	b.n	4010bc <pick_open_door+0x50>
			else
			{
				open_door = 3;
			}
		}
		else if (first_door == 3)
  401090:	2903      	cmp	r1, #3
  401092:	d112      	bne.n	4010ba <pick_open_door+0x4e>
		{
			if (winning_door == 1)
			{
				open_door = 2;
  401094:	2801      	cmp	r0, #1
  401096:	bf14      	ite	ne
  401098:	2501      	movne	r5, #1
  40109a:	2502      	moveq	r5, #2
  40109c:	e00e      	b.n	4010bc <pick_open_door+0x50>
			}
		}
	}
	else
	{
		open_door = 1;
  40109e:	2901      	cmp	r1, #1
  4010a0:	bf0c      	ite	eq
  4010a2:	2502      	moveq	r5, #2
  4010a4:	2501      	movne	r5, #1
			open_door++;
		}
		
		// Since Monty can open either door, we need to randomly select
		//  a door.
		int random_value = rand();
  4010a6:	4b06      	ldr	r3, [pc, #24]	; (4010c0 <pick_open_door+0x54>)
  4010a8:	4798      	blx	r3
		if( random_value & 0x1 )
  4010aa:	f010 0f01 	tst.w	r0, #1
		{
			open_door++;
  4010ae:	bf18      	it	ne
  4010b0:	3501      	addne	r5, #1
		}
		if( open_door == winning_door )
  4010b2:	42a5      	cmp	r5, r4
  4010b4:	d102      	bne.n	4010bc <pick_open_door+0x50>
		{
			// we can't pick this door, since it is the winning one
			open_door++;
  4010b6:	3501      	adds	r5, #1
  4010b8:	e000      	b.n	4010bc <pick_open_door+0x50>
	
} monty_hall_state;
	
uint32_t pick_open_door( uint32_t winning_door, uint32_t first_door )
{
	uint32_t open_door = DOOR_NOT_PRESSED;
  4010ba:	2504      	movs	r5, #4
			// we can't pick this door, since it is the winning one
			open_door++;
		}
	}
	return open_door;
}
  4010bc:	4628      	mov	r0, r5
  4010be:	bd38      	pop	{r3, r4, r5, pc}
  4010c0:	00401cb5 	.word	0x00401cb5

004010c4 <handle_door_press>:

int32_t handle_door_press( monty_hall_state *p_game_state, uint32_t new_door_press )
{
  4010c4:	b538      	push	{r3, r4, r5, lr}
  4010c6:	460d      	mov	r5, r1
	if( p_game_state == NULL )
  4010c8:	4604      	mov	r4, r0
  4010ca:	2800      	cmp	r0, #0
  4010cc:	d03b      	beq.n	401146 <handle_door_press+0x82>
	{
		return -1;
	}
	
	switch( p_game_state->state )
  4010ce:	7c03      	ldrb	r3, [r0, #16]
  4010d0:	b113      	cbz	r3, 4010d8 <handle_door_press+0x14>
  4010d2:	2b01      	cmp	r3, #1
  4010d4:	d015      	beq.n	401102 <handle_door_press+0x3e>
  4010d6:	e033      	b.n	401140 <handle_door_press+0x7c>
	{
		case MONTY_GAME_STARTED:
		{
			p_game_state->winning_door = (rand() % 3) + 1;
  4010d8:	4b1e      	ldr	r3, [pc, #120]	; (401154 <handle_door_press+0x90>)
  4010da:	4798      	blx	r3
  4010dc:	4b1e      	ldr	r3, [pc, #120]	; (401158 <handle_door_press+0x94>)
  4010de:	fb83 2300 	smull	r2, r3, r3, r0
  4010e2:	eba3 73e0 	sub.w	r3, r3, r0, asr #31
  4010e6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  4010ea:	1ac0      	subs	r0, r0, r3
  4010ec:	3001      	adds	r0, #1
  4010ee:	61e0      	str	r0, [r4, #28]
			p_game_state->first_door = new_door_press;
  4010f0:	6165      	str	r5, [r4, #20]
			p_game_state->state = FIRST_DOOR_OPEN;
  4010f2:	2301      	movs	r3, #1
  4010f4:	7423      	strb	r3, [r4, #16]
			p_game_state->open_door = pick_open_door( p_game_state->winning_door, new_door_press );
  4010f6:	4629      	mov	r1, r5
  4010f8:	4b18      	ldr	r3, [pc, #96]	; (40115c <handle_door_press+0x98>)
  4010fa:	4798      	blx	r3
  4010fc:	61a0      	str	r0, [r4, #24]
		{
			p_game_state->state = MONTY_GAME_STARTED;
			break;
		}
	}
	return 0;
  4010fe:	2000      	movs	r0, #0
		{
			p_game_state->winning_door = (rand() % 3) + 1;
			p_game_state->first_door = new_door_press;
			p_game_state->state = FIRST_DOOR_OPEN;
			p_game_state->open_door = pick_open_door( p_game_state->winning_door, new_door_press );
			break;
  401100:	bd38      	pop	{r3, r4, r5, pc}
		}
		case FIRST_DOOR_OPEN:
		{
			if( p_game_state->open_door == new_door_press )
  401102:	6983      	ldr	r3, [r0, #24]
  401104:	428b      	cmp	r3, r1
  401106:	d021      	beq.n	40114c <handle_door_press+0x88>
			{
				// Invalid button press, stay in this state and wait for another press
				return -1;
			}
			if( p_game_state->winning_door == new_door_press )
  401108:	69c3      	ldr	r3, [r0, #28]
  40110a:	428b      	cmp	r3, r1
  40110c:	d105      	bne.n	40111a <handle_door_press+0x56>
			{
				p_game_state->state = GAME_OVER_WON;
  40110e:	2302      	movs	r3, #2
  401110:	7403      	strb	r3, [r0, #16]
				p_game_state->times_won++;
  401112:	68c3      	ldr	r3, [r0, #12]
  401114:	3301      	adds	r3, #1
  401116:	60c3      	str	r3, [r0, #12]
  401118:	e001      	b.n	40111e <handle_door_press+0x5a>
			}
			else
			{
				p_game_state->state = GAME_OVER_LOST;
  40111a:	2303      	movs	r3, #3
  40111c:	7403      	strb	r3, [r0, #16]
			}
			if( p_game_state->first_door != new_door_press )
  40111e:	6963      	ldr	r3, [r4, #20]
  401120:	42ab      	cmp	r3, r5
  401122:	d008      	beq.n	401136 <handle_door_press+0x72>
			{
				p_game_state->times_switched++;
  401124:	6863      	ldr	r3, [r4, #4]
  401126:	3301      	adds	r3, #1
  401128:	6063      	str	r3, [r4, #4]
				if( p_game_state->state == GAME_OVER_WON )
  40112a:	7c23      	ldrb	r3, [r4, #16]
  40112c:	2b02      	cmp	r3, #2
  40112e:	d102      	bne.n	401136 <handle_door_press+0x72>
				{
					p_game_state->times_switched_won++;
  401130:	68a3      	ldr	r3, [r4, #8]
  401132:	3301      	adds	r3, #1
  401134:	60a3      	str	r3, [r4, #8]
				}
			}
			p_game_state->number_of_games++;
  401136:	6823      	ldr	r3, [r4, #0]
  401138:	3301      	adds	r3, #1
  40113a:	6023      	str	r3, [r4, #0]
		{
			p_game_state->state = MONTY_GAME_STARTED;
			break;
		}
	}
	return 0;
  40113c:	2000      	movs	r0, #0
				{
					p_game_state->times_switched_won++;
				}
			}
			p_game_state->number_of_games++;
			break;
  40113e:	bd38      	pop	{r3, r4, r5, pc}
		}
		default:
		case GAME_OVER_LOST:
		case GAME_OVER_WON:
		{
			p_game_state->state = MONTY_GAME_STARTED;
  401140:	2000      	movs	r0, #0
  401142:	7420      	strb	r0, [r4, #16]
			break;
  401144:	bd38      	pop	{r3, r4, r5, pc}

int32_t handle_door_press( monty_hall_state *p_game_state, uint32_t new_door_press )
{
	if( p_game_state == NULL )
	{
		return -1;
  401146:	f04f 30ff 	mov.w	r0, #4294967295
  40114a:	bd38      	pop	{r3, r4, r5, pc}
		case FIRST_DOOR_OPEN:
		{
			if( p_game_state->open_door == new_door_press )
			{
				// Invalid button press, stay in this state and wait for another press
				return -1;
  40114c:	f04f 30ff 	mov.w	r0, #4294967295
			p_game_state->state = MONTY_GAME_STARTED;
			break;
		}
	}
	return 0;
}
  401150:	bd38      	pop	{r3, r4, r5, pc}
  401152:	bf00      	nop
  401154:	00401cb5 	.word	0x00401cb5
  401158:	55555556 	.word	0x55555556
  40115c:	0040106d 	.word	0x0040106d

00401160 <sam4s_console_uart_init>:

/**
 * \brief Initializes the UART for transmitting characters
 */
sam4s_console_uart_init()
{
  401160:	b510      	push	{r4, lr}
  401162:	b084      	sub	sp, #16
	pmc_enable_periph_clk(ID_UART1);
  401164:	2009      	movs	r0, #9
  401166:	4b0b      	ldr	r3, [pc, #44]	; (401194 <sam4s_console_uart_init+0x34>)
  401168:	4798      	blx	r3
    const sam_uart_opt_t uart_console_settings = {
  40116a:	4b0b      	ldr	r3, [pc, #44]	; (401198 <sam4s_console_uart_init+0x38>)
  40116c:	9301      	str	r3, [sp, #4]
  40116e:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  401172:	9302      	str	r3, [sp, #8]
  401174:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401178:	9303      	str	r3, [sp, #12]
        sysclk_get_cpu_hz(),
        9600,
        UART_MR_PAR_NO
    };

    uart_init(UART1,&uart_console_settings);
  40117a:	4c08      	ldr	r4, [pc, #32]	; (40119c <sam4s_console_uart_init+0x3c>)
  40117c:	4620      	mov	r0, r4
  40117e:	a901      	add	r1, sp, #4
  401180:	4b07      	ldr	r3, [pc, #28]	; (4011a0 <sam4s_console_uart_init+0x40>)
  401182:	4798      	blx	r3
    uart_enable_tx(UART1);                 
  401184:	4620      	mov	r0, r4
  401186:	4b07      	ldr	r3, [pc, #28]	; (4011a4 <sam4s_console_uart_init+0x44>)
  401188:	4798      	blx	r3
    uart_enable(UART1);
  40118a:	4620      	mov	r0, r4
  40118c:	4b06      	ldr	r3, [pc, #24]	; (4011a8 <sam4s_console_uart_init+0x48>)
  40118e:	4798      	blx	r3
}
  401190:	b004      	add	sp, #16
  401192:	bd10      	pop	{r4, pc}
  401194:	00400af1 	.word	0x00400af1
  401198:	07270e00 	.word	0x07270e00
  40119c:	400e0800 	.word	0x400e0800
  4011a0:	00400ce9 	.word	0x00400ce9
  4011a4:	00400d21 	.word	0x00400d21
  4011a8:	00400d29 	.word	0x00400d29

004011ac <print_uart>:
 * \param p_string - buffer of characters to transmit
 * \param max_len - maximum number of characters that may be in the buffer
 * \param uart_timeout_cnt - number of times to try to write to the UART before timing out
 */
void print_uart( char * p_string, uint32_t max_len, uint32_t uart_timeout_cnt )
{
  4011ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4011b0:	4607      	mov	r7, r0
  4011b2:	4616      	mov	r6, r2
    uint32_t len = strnlen(p_string, max_len);
  4011b4:	4b13      	ldr	r3, [pc, #76]	; (401204 <print_uart+0x58>)
  4011b6:	4798      	blx	r3
    for( uint32_t i = 0; i < len; i++ )
  4011b8:	4682      	mov	sl, r0
  4011ba:	b198      	cbz	r0, 4011e4 <print_uart+0x38>
  4011bc:	2500      	movs	r5, #0
    {
        for( uint32_t count = 0; count < uart_timeout_cnt; count++ )
        {
            if( uart_write(UART1, p_string[i]) == 0 )
  4011be:	f8df 9048 	ldr.w	r9, [pc, #72]	; 401208 <print_uart+0x5c>
  4011c2:	f8df 8048 	ldr.w	r8, [pc, #72]	; 40120c <print_uart+0x60>
  4011c6:	e009      	b.n	4011dc <print_uart+0x30>
  4011c8:	4640      	mov	r0, r8
  4011ca:	5d79      	ldrb	r1, [r7, r5]
  4011cc:	47c8      	blx	r9
  4011ce:	b110      	cbz	r0, 4011d6 <print_uart+0x2a>
void print_uart( char * p_string, uint32_t max_len, uint32_t uart_timeout_cnt )
{
    uint32_t len = strnlen(p_string, max_len);
    for( uint32_t i = 0; i < len; i++ )
    {
        for( uint32_t count = 0; count < uart_timeout_cnt; count++ )
  4011d0:	3401      	adds	r4, #1
  4011d2:	42b4      	cmp	r4, r6
  4011d4:	d1f8      	bne.n	4011c8 <print_uart+0x1c>
 * \param uart_timeout_cnt - number of times to try to write to the UART before timing out
 */
void print_uart( char * p_string, uint32_t max_len, uint32_t uart_timeout_cnt )
{
    uint32_t len = strnlen(p_string, max_len);
    for( uint32_t i = 0; i < len; i++ )
  4011d6:	3501      	adds	r5, #1
  4011d8:	4555      	cmp	r5, sl
  4011da:	d003      	beq.n	4011e4 <print_uart+0x38>
    {
        for( uint32_t count = 0; count < uart_timeout_cnt; count++ )
  4011dc:	2e00      	cmp	r6, #0
  4011de:	d0fa      	beq.n	4011d6 <print_uart+0x2a>
  4011e0:	2400      	movs	r4, #0
  4011e2:	e7f1      	b.n	4011c8 <print_uart+0x1c>
            {
                break;
            }
        }
    }
    for( uint32_t count = 0; count < uart_timeout_cnt; count++ )
  4011e4:	b15e      	cbz	r6, 4011fe <print_uart+0x52>
  4011e6:	2400      	movs	r4, #0
    {
        if( uart_write(UART1, '\n') == 0 )
  4011e8:	f8df 8020 	ldr.w	r8, [pc, #32]	; 40120c <print_uart+0x60>
  4011ec:	270a      	movs	r7, #10
  4011ee:	4d06      	ldr	r5, [pc, #24]	; (401208 <print_uart+0x5c>)
  4011f0:	4640      	mov	r0, r8
  4011f2:	4639      	mov	r1, r7
  4011f4:	47a8      	blx	r5
  4011f6:	b110      	cbz	r0, 4011fe <print_uart+0x52>
            {
                break;
            }
        }
    }
    for( uint32_t count = 0; count < uart_timeout_cnt; count++ )
  4011f8:	3401      	adds	r4, #1
  4011fa:	42b4      	cmp	r4, r6
  4011fc:	d1f8      	bne.n	4011f0 <print_uart+0x44>
  4011fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401202:	bf00      	nop
  401204:	00401d89 	.word	0x00401d89
  401208:	00400d31 	.word	0x00400d31
  40120c:	400e0800 	.word	0x400e0800

00401210 <main>:
    }
}


int main(void)
{
  401210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401214:	b0ab      	sub	sp, #172	; 0xac
	const uint32_t max_disp_string = 120;
    const uint32_t max_uart_tries  = 1000000;
    char result_disp[max_disp_string];

	// Initialize clocks.
	sysclk_init();
  401216:	4b85      	ldr	r3, [pc, #532]	; (40142c <main+0x21c>)
  401218:	4798      	blx	r3

	// Initialize GPIO states.
	board_init();
  40121a:	4b85      	ldr	r3, [pc, #532]	; (401430 <main+0x220>)
  40121c:	4798      	blx	r3

	// Initialize at30tse.
	at30tse_init();
  40121e:	4b85      	ldr	r3, [pc, #532]	; (401434 <main+0x224>)
  401220:	4798      	blx	r3
 * pressed or released.
 */
static void configure_buttons(void)
{
	/* Configure Pushbutton 1. */
	pmc_enable_periph_clk(PIN_PUSHBUTTON_1_ID);
  401222:	200b      	movs	r0, #11
  401224:	f8df a278 	ldr.w	sl, [pc, #632]	; 4014a0 <main+0x290>
  401228:	47d0      	blx	sl
	pio_set_debounce_filter(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, 10);
  40122a:	4c83      	ldr	r4, [pc, #524]	; (401438 <main+0x228>)
  40122c:	4620      	mov	r0, r4
  40122e:	2101      	movs	r1, #1
  401230:	220a      	movs	r2, #10
  401232:	f8df 9270 	ldr.w	r9, [pc, #624]	; 4014a4 <main+0x294>
  401236:	47c8      	blx	r9
	pio_handler_set(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_ID,
  401238:	4b80      	ldr	r3, [pc, #512]	; (40143c <main+0x22c>)
  40123a:	9300      	str	r3, [sp, #0]
  40123c:	4620      	mov	r0, r4
  40123e:	210b      	movs	r1, #11
  401240:	2201      	movs	r2, #1
  401242:	2379      	movs	r3, #121	; 0x79
  401244:	f8df 8260 	ldr.w	r8, [pc, #608]	; 4014a8 <main+0x298>
  401248:	47c0      	blx	r8
  40124a:	4f7d      	ldr	r7, [pc, #500]	; (401440 <main+0x230>)
  40124c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401250:	603b      	str	r3, [r7, #0]
			PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR, Button1_Handler);
	NVIC_EnableIRQ((IRQn_Type) PIN_PUSHBUTTON_1_ID);
	pio_handler_set_priority(PIN_PUSHBUTTON_1_PIO, (IRQn_Type) PIN_PUSHBUTTON_1_ID, IRQ_PRIOR_PIO);
  401252:	4620      	mov	r0, r4
  401254:	210b      	movs	r1, #11
  401256:	2200      	movs	r2, #0
  401258:	4e7a      	ldr	r6, [pc, #488]	; (401444 <main+0x234>)
  40125a:	47b0      	blx	r6
	pio_enable_interrupt(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK);
  40125c:	4620      	mov	r0, r4
  40125e:	2101      	movs	r1, #1
  401260:	4d79      	ldr	r5, [pc, #484]	; (401448 <main+0x238>)
  401262:	47a8      	blx	r5

	/* Configure Pushbutton 2. */
	pmc_enable_periph_clk(PIN_PUSHBUTTON_2_ID);
  401264:	200d      	movs	r0, #13
  401266:	47d0      	blx	sl
	pio_set_debounce_filter(PIN_PUSHBUTTON_2_PIO, PIN_PUSHBUTTON_2_MASK, 10);
  401268:	f504 6480 	add.w	r4, r4, #1024	; 0x400
  40126c:	4620      	mov	r0, r4
  40126e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401272:	220a      	movs	r2, #10
  401274:	47c8      	blx	r9
	pio_handler_set(PIN_PUSHBUTTON_2_PIO, PIN_PUSHBUTTON_2_ID,
  401276:	4b75      	ldr	r3, [pc, #468]	; (40144c <main+0x23c>)
  401278:	9300      	str	r3, [sp, #0]
  40127a:	4620      	mov	r0, r4
  40127c:	210d      	movs	r1, #13
  40127e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401282:	2379      	movs	r3, #121	; 0x79
  401284:	47c0      	blx	r8
  401286:	f44f 5b00 	mov.w	fp, #8192	; 0x2000
  40128a:	f8c7 b000 	str.w	fp, [r7]
			PIN_PUSHBUTTON_2_MASK, PIN_PUSHBUTTON_2_ATTR, Button2_Handler);
	NVIC_EnableIRQ((IRQn_Type) PIN_PUSHBUTTON_2_ID);
	pio_handler_set_priority(PIN_PUSHBUTTON_2_PIO, (IRQn_Type) PIN_PUSHBUTTON_2_ID, IRQ_PRIOR_PIO);
  40128e:	4620      	mov	r0, r4
  401290:	210d      	movs	r1, #13
  401292:	2200      	movs	r2, #0
  401294:	47b0      	blx	r6
	pio_enable_interrupt(PIN_PUSHBUTTON_2_PIO, PIN_PUSHBUTTON_2_MASK);
  401296:	4620      	mov	r0, r4
  401298:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40129c:	47a8      	blx	r5

	/* Configure Pushbutton 3. */
	pmc_enable_periph_clk(PIN_PUSHBUTTON_3_ID);
  40129e:	200d      	movs	r0, #13
  4012a0:	47d0      	blx	sl
	pio_set_debounce_filter(PIN_PUSHBUTTON_3_PIO, PIN_PUSHBUTTON_3_MASK, 10);
  4012a2:	4620      	mov	r0, r4
  4012a4:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4012a8:	220a      	movs	r2, #10
  4012aa:	47c8      	blx	r9
	pio_handler_set(PIN_PUSHBUTTON_3_PIO, PIN_PUSHBUTTON_3_ID,
  4012ac:	4b68      	ldr	r3, [pc, #416]	; (401450 <main+0x240>)
  4012ae:	9300      	str	r3, [sp, #0]
  4012b0:	4620      	mov	r0, r4
  4012b2:	210d      	movs	r1, #13
  4012b4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  4012b8:	2379      	movs	r3, #121	; 0x79
  4012ba:	47c0      	blx	r8
  4012bc:	f8c7 b000 	str.w	fp, [r7]
			PIN_PUSHBUTTON_3_MASK, PIN_PUSHBUTTON_3_ATTR, Button3_Handler);
	NVIC_EnableIRQ((IRQn_Type) PIN_PUSHBUTTON_3_ID);
	pio_handler_set_priority(PIN_PUSHBUTTON_3_PIO, (IRQn_Type) PIN_PUSHBUTTON_3_ID, IRQ_PRIOR_PIO);
  4012c0:	4620      	mov	r0, r4
  4012c2:	210d      	movs	r1, #13
  4012c4:	2200      	movs	r2, #0
  4012c6:	47b0      	blx	r6
	pio_enable_interrupt(PIN_PUSHBUTTON_3_PIO, PIN_PUSHBUTTON_3_MASK);
  4012c8:	4620      	mov	r0, r4
  4012ca:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4012ce:	47a8      	blx	r5

	// Configure IO1 buttons.
	configure_buttons();

	// Start the UART
	sam4s_console_uart_init();
  4012d0:	4b60      	ldr	r3, [pc, #384]	; (401454 <main+0x244>)
  4012d2:	4798      	blx	r3
	
	// Initialize SPI and SSD1306 controller.
	ssd1306_init();
  4012d4:	4b60      	ldr	r3, [pc, #384]	; (401458 <main+0x248>)
  4012d6:	4798      	blx	r3
  4012d8:	f04f 0a00 	mov.w	sl, #0
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  4012dc:	f8df b1cc 	ldr.w	fp, [pc, #460]	; 4014ac <main+0x29c>
	usart_spi_transmit(SSD1306_USART_SPI, data);
	ssd1306_sel_cmd();
	usart_spi_deselect_device(SSD1306_USART_SPI, &device);
#elif defined(SSD1306_SPI_INTERFACE)
	struct spi_device device = {.id = SSD1306_CS_PIN};
	spi_select_device(SSD1306_SPI, &device);
  4012e0:	4f5e      	ldr	r7, [pc, #376]	; (40145c <main+0x24c>)
  4012e2:	f8df 91cc 	ldr.w	r9, [pc, #460]	; 4014b0 <main+0x2a0>
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4012e6:	46a0      	mov	r8, r4
  4012e8:	463e      	mov	r6, r7
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  4012ea:	f00a 0007 	and.w	r0, sl, #7
  4012ee:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  4012f2:	47d8      	blx	fp
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_SET_HIGH_COL(address >> 4));
  4012f4:	2010      	movs	r0, #16
  4012f6:	47d8      	blx	fp
	ssd1306_write_command(SSD1306_CMD_SET_LOW_COL(address & 0x0F));
  4012f8:	2000      	movs	r0, #0
  4012fa:	47d8      	blx	fp
  4012fc:	2580      	movs	r5, #128	; 0x80
	arch_ioport_set_pin_level(SSD1306_DC_PIN, true);
	usart_spi_transmit(SSD1306_USART_SPI, data);
	ssd1306_sel_cmd();
	usart_spi_deselect_device(SSD1306_USART_SPI, &device);
#elif defined(SSD1306_SPI_INTERFACE)
	struct spi_device device = {.id = SSD1306_CS_PIN};
  4012fe:	ac2a      	add	r4, sp, #168	; 0xa8
  401300:	2302      	movs	r3, #2
  401302:	f844 3d9c 	str.w	r3, [r4, #-156]!
	spi_select_device(SSD1306_SPI, &device);
  401306:	4630      	mov	r0, r6
  401308:	4621      	mov	r1, r4
  40130a:	47c8      	blx	r9
  40130c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
  401310:	f8c8 3030 	str.w	r3, [r8, #48]	; 0x30
  401314:	2300      	movs	r3, #0
  401316:	60fb      	str	r3, [r7, #12]
	ssd1306_sel_data();
	spi_write_single(SSD1306_SPI, data);
	delay_us(SSD1306_LATENCY); // At least 3us
  401318:	2056      	movs	r0, #86	; 0x56
  40131a:	4b51      	ldr	r3, [pc, #324]	; (401460 <main+0x250>)
  40131c:	4798      	blx	r3
	spi_deselect_device(SSD1306_SPI, &device);
  40131e:	4630      	mov	r0, r6
  401320:	4621      	mov	r1, r4
  401322:	4b50      	ldr	r3, [pc, #320]	; (401464 <main+0x254>)
  401324:	4798      	blx	r3

	for (page = 0; page < 4; ++page)
	{
		ssd1306_set_page_address(page);
		ssd1306_set_column_address(0);
		for (col = 0; col < 128; ++col)
  401326:	3d01      	subs	r5, #1
  401328:	d1e9      	bne.n	4012fe <main+0xee>
  40132a:	f10a 0a01 	add.w	sl, sl, #1
static inline void ssd1306_clear(void)
{
	uint8_t page = 0;
	uint8_t col = 0;

	for (page = 0; page < 4; ++page)
  40132e:	f1ba 0f04 	cmp.w	sl, #4
  401332:	d1da      	bne.n	4012ea <main+0xda>
	ssd1306_clear();


	monty_hall_state game_state = { 0, 0, 0, 0, MONTY_GAME_STARTED,
  401334:	ac04      	add	r4, sp, #16
  401336:	4d4c      	ldr	r5, [pc, #304]	; (401468 <main+0x258>)
  401338:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40133a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  40133c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
  401340:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
								DOOR_NOT_PRESSED, DOOR_NOT_PRESSED, DOOR_NOT_PRESSED };
								
    print_uart( "Press a button", max_disp_string, max_uart_tries );
  401344:	4849      	ldr	r0, [pc, #292]	; (40146c <main+0x25c>)
  401346:	2178      	movs	r1, #120	; 0x78
  401348:	4a49      	ldr	r2, [pc, #292]	; (401470 <main+0x260>)
  40134a:	4b4a      	ldr	r3, [pc, #296]	; (401474 <main+0x264>)
  40134c:	4798      	blx	r3
	
	for( ;; )
	{
		int32_t result = 0;
		if( g_door_pressed != DOOR_NOT_PRESSED )
  40134e:	4c4a      	ldr	r4, [pc, #296]	; (401478 <main+0x268>)
		{
			uint32_t game_over = false;
			result = handle_door_press( &game_state, g_door_pressed );
  401350:	4d4a      	ldr	r5, [pc, #296]	; (40147c <main+0x26c>)
			{
				uint32_t win_pct = (game_state.times_won * 100) / game_state.number_of_games;
				uint32_t switching_win_pct = (game_state.times_switched_won * 100) / game_state.times_switched;
				uint32_t staying_win_pct = ((game_state.times_won-game_state.times_switched_won) * 100) 
				                           / (game_state.number_of_games-game_state.times_switched);
				sprintf( result_disp, "Games Played: %d, Games Win %d\%, Switch Win %d\% Stay Win %d\%",
  401352:	4e4b      	ldr	r6, [pc, #300]	; (401480 <main+0x270>)
    print_uart( "Press a button", max_disp_string, max_uart_tries );
	
	for( ;; )
	{
		int32_t result = 0;
		if( g_door_pressed != DOOR_NOT_PRESSED )
  401354:	6823      	ldr	r3, [r4, #0]
  401356:	2b04      	cmp	r3, #4
  401358:	d03c      	beq.n	4013d4 <main+0x1c4>
		{
			uint32_t game_over = false;
			result = handle_door_press( &game_state, g_door_pressed );
  40135a:	6821      	ldr	r1, [r4, #0]
  40135c:	a804      	add	r0, sp, #16
  40135e:	47a8      	blx	r5
			g_door_pressed = DOOR_NOT_PRESSED;
  401360:	2304      	movs	r3, #4
  401362:	6023      	str	r3, [r4, #0]
			if( game_state.state == FIRST_DOOR_OPEN )
  401364:	f89d 3020 	ldrb.w	r3, [sp, #32]
  401368:	2b01      	cmp	r3, #1
  40136a:	d10d      	bne.n	401388 <main+0x178>
			{
				sprintf( result_disp, "Game State %d: selected door %d open door %d", 
  40136c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40136e:	9300      	str	r3, [sp, #0]
  401370:	a80c      	add	r0, sp, #48	; 0x30
  401372:	4944      	ldr	r1, [pc, #272]	; (401484 <main+0x274>)
  401374:	2201      	movs	r2, #1
  401376:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401378:	4f43      	ldr	r7, [pc, #268]	; (401488 <main+0x278>)
  40137a:	47b8      	blx	r7
				         game_state.state,
						 game_state.first_door,
						 game_state.open_door );
				print_uart( result_disp, max_disp_string, max_uart_tries );
  40137c:	a80c      	add	r0, sp, #48	; 0x30
  40137e:	2178      	movs	r1, #120	; 0x78
  401380:	4a3b      	ldr	r2, [pc, #236]	; (401470 <main+0x260>)
  401382:	4b3c      	ldr	r3, [pc, #240]	; (401474 <main+0x264>)
  401384:	4798      	blx	r3
  401386:	e025      	b.n	4013d4 <main+0x1c4>
			}
			else if( game_state.state == GAME_OVER_WON )
  401388:	2b02      	cmp	r3, #2
  40138a:	d10d      	bne.n	4013a8 <main+0x198>
			{
				sprintf( result_disp, "Won: Game State %d: selected door %d open door %d", 
  40138c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40138e:	9300      	str	r3, [sp, #0]
  401390:	a80c      	add	r0, sp, #48	; 0x30
  401392:	493e      	ldr	r1, [pc, #248]	; (40148c <main+0x27c>)
  401394:	2202      	movs	r2, #2
  401396:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401398:	4f3b      	ldr	r7, [pc, #236]	; (401488 <main+0x278>)
  40139a:	47b8      	blx	r7
				         game_state.state,
						 game_state.first_door,
						 game_state.open_door );
				print_uart( result_disp, max_disp_string, max_uart_tries );
  40139c:	a80c      	add	r0, sp, #48	; 0x30
  40139e:	2178      	movs	r1, #120	; 0x78
  4013a0:	4a33      	ldr	r2, [pc, #204]	; (401470 <main+0x260>)
  4013a2:	4b34      	ldr	r3, [pc, #208]	; (401474 <main+0x264>)
  4013a4:	4798      	blx	r3
  4013a6:	e019      	b.n	4013dc <main+0x1cc>
				game_over = true;
			}
			else if( game_state.state == GAME_OVER_LOST )
  4013a8:	2b03      	cmp	r3, #3
  4013aa:	d10d      	bne.n	4013c8 <main+0x1b8>
			{
				sprintf( result_disp, "Lost: Game State %d: selected door %d open door %d", 
  4013ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4013ae:	9300      	str	r3, [sp, #0]
  4013b0:	a80c      	add	r0, sp, #48	; 0x30
  4013b2:	4937      	ldr	r1, [pc, #220]	; (401490 <main+0x280>)
  4013b4:	2203      	movs	r2, #3
  4013b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4013b8:	4f33      	ldr	r7, [pc, #204]	; (401488 <main+0x278>)
  4013ba:	47b8      	blx	r7
				         game_state.state,
						 game_state.first_door,
						 game_state.open_door );
				print_uart( result_disp, max_disp_string, max_uart_tries );
  4013bc:	a80c      	add	r0, sp, #48	; 0x30
  4013be:	2178      	movs	r1, #120	; 0x78
  4013c0:	4a2b      	ldr	r2, [pc, #172]	; (401470 <main+0x260>)
  4013c2:	4b2c      	ldr	r3, [pc, #176]	; (401474 <main+0x264>)
  4013c4:	4798      	blx	r3
  4013c6:	e009      	b.n	4013dc <main+0x1cc>
				game_over = true;
			}
			else if( game_state.state == MONTY_GAME_STARTED )
  4013c8:	b923      	cbnz	r3, 4013d4 <main+0x1c4>
			{
				print_uart( "Press a button to select a door", max_disp_string, max_uart_tries );
  4013ca:	4832      	ldr	r0, [pc, #200]	; (401494 <main+0x284>)
  4013cc:	2178      	movs	r1, #120	; 0x78
  4013ce:	4a28      	ldr	r2, [pc, #160]	; (401470 <main+0x260>)
  4013d0:	4b28      	ldr	r3, [pc, #160]	; (401474 <main+0x264>)
  4013d2:	4798      	blx	r3
			ssd1306_draw_graph(0, 1, BUFFER_SIZE, 3, temperature);
		}
#endif

		/* Wait and stop screen flickers. */
		delay_ms(50);
  4013d4:	4830      	ldr	r0, [pc, #192]	; (401498 <main+0x288>)
  4013d6:	4b22      	ldr	r3, [pc, #136]	; (401460 <main+0x250>)
  4013d8:	4798      	blx	r3
	}
  4013da:	e7bb      	b.n	401354 <main+0x144>
				print_uart( "Press a button to select a door", max_disp_string, max_uart_tries );

			}
			if( game_over )
			{
				uint32_t win_pct = (game_state.times_won * 100) / game_state.number_of_games;
  4013dc:	9f07      	ldr	r7, [sp, #28]
  4013de:	9b04      	ldr	r3, [sp, #16]
				uint32_t switching_win_pct = (game_state.times_switched_won * 100) / game_state.times_switched;
  4013e0:	9806      	ldr	r0, [sp, #24]
  4013e2:	9905      	ldr	r1, [sp, #20]
				print_uart( "Press a button to select a door", max_disp_string, max_uart_tries );

			}
			if( game_over )
			{
				uint32_t win_pct = (game_state.times_won * 100) / game_state.number_of_games;
  4013e4:	2264      	movs	r2, #100	; 0x64
  4013e6:	fb02 fe07 	mul.w	lr, r2, r7
				uint32_t switching_win_pct = (game_state.times_switched_won * 100) / game_state.times_switched;
  4013ea:	fb02 fc00 	mul.w	ip, r2, r0
  4013ee:	fbbc fcf1 	udiv	ip, ip, r1
				uint32_t staying_win_pct = ((game_state.times_won-game_state.times_switched_won) * 100) 
				                           / (game_state.number_of_games-game_state.times_switched);
				sprintf( result_disp, "Games Played: %d, Games Win %d\%, Switch Win %d\% Stay Win %d\%",
  4013f2:	f8cd c000 	str.w	ip, [sp]
			}
			if( game_over )
			{
				uint32_t win_pct = (game_state.times_won * 100) / game_state.number_of_games;
				uint32_t switching_win_pct = (game_state.times_switched_won * 100) / game_state.times_switched;
				uint32_t staying_win_pct = ((game_state.times_won-game_state.times_switched_won) * 100) 
  4013f6:	1a38      	subs	r0, r7, r0
  4013f8:	fb02 f200 	mul.w	r2, r2, r0
				                           / (game_state.number_of_games-game_state.times_switched);
  4013fc:	1a59      	subs	r1, r3, r1
			}
			if( game_over )
			{
				uint32_t win_pct = (game_state.times_won * 100) / game_state.number_of_games;
				uint32_t switching_win_pct = (game_state.times_switched_won * 100) / game_state.times_switched;
				uint32_t staying_win_pct = ((game_state.times_won-game_state.times_switched_won) * 100) 
  4013fe:	fbb2 f2f1 	udiv	r2, r2, r1
				                           / (game_state.number_of_games-game_state.times_switched);
				sprintf( result_disp, "Games Played: %d, Games Win %d\%, Switch Win %d\% Stay Win %d\%",
  401402:	9201      	str	r2, [sp, #4]
  401404:	a80c      	add	r0, sp, #48	; 0x30
  401406:	4631      	mov	r1, r6
  401408:	461a      	mov	r2, r3
  40140a:	fbbe f3f3 	udiv	r3, lr, r3
  40140e:	4f1e      	ldr	r7, [pc, #120]	; (401488 <main+0x278>)
  401410:	47b8      	blx	r7
				         game_state.number_of_games,
						 win_pct,
						 switching_win_pct,
						 staying_win_pct );
				print_uart( result_disp, max_disp_string, max_uart_tries );
  401412:	f8df 805c 	ldr.w	r8, [pc, #92]	; 401470 <main+0x260>
  401416:	a80c      	add	r0, sp, #48	; 0x30
  401418:	2178      	movs	r1, #120	; 0x78
  40141a:	4642      	mov	r2, r8
  40141c:	4f15      	ldr	r7, [pc, #84]	; (401474 <main+0x264>)
  40141e:	47b8      	blx	r7
				print_uart( "Press a button to play again", max_disp_string, max_uart_tries );
  401420:	481e      	ldr	r0, [pc, #120]	; (40149c <main+0x28c>)
  401422:	2178      	movs	r1, #120	; 0x78
  401424:	4642      	mov	r2, r8
  401426:	47b8      	blx	r7
  401428:	e7d4      	b.n	4013d4 <main+0x1c4>
  40142a:	bf00      	nop
  40142c:	004002b5 	.word	0x004002b5
  401430:	00400439 	.word	0x00400439
  401434:	0040027d 	.word	0x0040027d
  401438:	400e0e00 	.word	0x400e0e00
  40143c:	00400fe1 	.word	0x00400fe1
  401440:	e000e100 	.word	0xe000e100
  401444:	0040097d 	.word	0x0040097d
  401448:	00400681 	.word	0x00400681
  40144c:	00401055 	.word	0x00401055
  401450:	0040103d 	.word	0x0040103d
  401454:	00401161 	.word	0x00401161
  401458:	004001c5 	.word	0x004001c5
  40145c:	40008000 	.word	0x40008000
  401460:	20000001 	.word	0x20000001
  401464:	00400419 	.word	0x00400419
  401468:	00405d1c 	.word	0x00405d1c
  40146c:	00405d3c 	.word	0x00405d3c
  401470:	000f4240 	.word	0x000f4240
  401474:	004011ad 	.word	0x004011ad
  401478:	20000010 	.word	0x20000010
  40147c:	004010c5 	.word	0x004010c5
  401480:	00405e04 	.word	0x00405e04
  401484:	00405d4c 	.word	0x00405d4c
  401488:	00401d31 	.word	0x00401d31
  40148c:	00405d7c 	.word	0x00405d7c
  401490:	00405db0 	.word	0x00405db0
  401494:	00405de4 	.word	0x00405de4
  401498:	00068a1c 	.word	0x00068a1c
  40149c:	00405e44 	.word	0x00405e44
  4014a0:	00400af1 	.word	0x00400af1
  4014a4:	00400549 	.word	0x00400549
  4014a8:	00400905 	.word	0x00400905
  4014ac:	00400ff5 	.word	0x00400ff5
  4014b0:	004003e9 	.word	0x004003e9

004014b4 <__aeabi_drsub>:
  4014b4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4014b8:	e002      	b.n	4014c0 <__adddf3>
  4014ba:	bf00      	nop

004014bc <__aeabi_dsub>:
  4014bc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004014c0 <__adddf3>:
  4014c0:	b530      	push	{r4, r5, lr}
  4014c2:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4014c6:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4014ca:	ea94 0f05 	teq	r4, r5
  4014ce:	bf08      	it	eq
  4014d0:	ea90 0f02 	teqeq	r0, r2
  4014d4:	bf1f      	itttt	ne
  4014d6:	ea54 0c00 	orrsne.w	ip, r4, r0
  4014da:	ea55 0c02 	orrsne.w	ip, r5, r2
  4014de:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4014e2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4014e6:	f000 80e2 	beq.w	4016ae <__adddf3+0x1ee>
  4014ea:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4014ee:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4014f2:	bfb8      	it	lt
  4014f4:	426d      	neglt	r5, r5
  4014f6:	dd0c      	ble.n	401512 <__adddf3+0x52>
  4014f8:	442c      	add	r4, r5
  4014fa:	ea80 0202 	eor.w	r2, r0, r2
  4014fe:	ea81 0303 	eor.w	r3, r1, r3
  401502:	ea82 0000 	eor.w	r0, r2, r0
  401506:	ea83 0101 	eor.w	r1, r3, r1
  40150a:	ea80 0202 	eor.w	r2, r0, r2
  40150e:	ea81 0303 	eor.w	r3, r1, r3
  401512:	2d36      	cmp	r5, #54	; 0x36
  401514:	bf88      	it	hi
  401516:	bd30      	pophi	{r4, r5, pc}
  401518:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40151c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401520:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  401524:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  401528:	d002      	beq.n	401530 <__adddf3+0x70>
  40152a:	4240      	negs	r0, r0
  40152c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401530:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  401534:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401538:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  40153c:	d002      	beq.n	401544 <__adddf3+0x84>
  40153e:	4252      	negs	r2, r2
  401540:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  401544:	ea94 0f05 	teq	r4, r5
  401548:	f000 80a7 	beq.w	40169a <__adddf3+0x1da>
  40154c:	f1a4 0401 	sub.w	r4, r4, #1
  401550:	f1d5 0e20 	rsbs	lr, r5, #32
  401554:	db0d      	blt.n	401572 <__adddf3+0xb2>
  401556:	fa02 fc0e 	lsl.w	ip, r2, lr
  40155a:	fa22 f205 	lsr.w	r2, r2, r5
  40155e:	1880      	adds	r0, r0, r2
  401560:	f141 0100 	adc.w	r1, r1, #0
  401564:	fa03 f20e 	lsl.w	r2, r3, lr
  401568:	1880      	adds	r0, r0, r2
  40156a:	fa43 f305 	asr.w	r3, r3, r5
  40156e:	4159      	adcs	r1, r3
  401570:	e00e      	b.n	401590 <__adddf3+0xd0>
  401572:	f1a5 0520 	sub.w	r5, r5, #32
  401576:	f10e 0e20 	add.w	lr, lr, #32
  40157a:	2a01      	cmp	r2, #1
  40157c:	fa03 fc0e 	lsl.w	ip, r3, lr
  401580:	bf28      	it	cs
  401582:	f04c 0c02 	orrcs.w	ip, ip, #2
  401586:	fa43 f305 	asr.w	r3, r3, r5
  40158a:	18c0      	adds	r0, r0, r3
  40158c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  401590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401594:	d507      	bpl.n	4015a6 <__adddf3+0xe6>
  401596:	f04f 0e00 	mov.w	lr, #0
  40159a:	f1dc 0c00 	rsbs	ip, ip, #0
  40159e:	eb7e 0000 	sbcs.w	r0, lr, r0
  4015a2:	eb6e 0101 	sbc.w	r1, lr, r1
  4015a6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4015aa:	d31b      	bcc.n	4015e4 <__adddf3+0x124>
  4015ac:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4015b0:	d30c      	bcc.n	4015cc <__adddf3+0x10c>
  4015b2:	0849      	lsrs	r1, r1, #1
  4015b4:	ea5f 0030 	movs.w	r0, r0, rrx
  4015b8:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4015bc:	f104 0401 	add.w	r4, r4, #1
  4015c0:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4015c4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4015c8:	f080 809a 	bcs.w	401700 <__adddf3+0x240>
  4015cc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4015d0:	bf08      	it	eq
  4015d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4015d6:	f150 0000 	adcs.w	r0, r0, #0
  4015da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4015de:	ea41 0105 	orr.w	r1, r1, r5
  4015e2:	bd30      	pop	{r4, r5, pc}
  4015e4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4015e8:	4140      	adcs	r0, r0
  4015ea:	eb41 0101 	adc.w	r1, r1, r1
  4015ee:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4015f2:	f1a4 0401 	sub.w	r4, r4, #1
  4015f6:	d1e9      	bne.n	4015cc <__adddf3+0x10c>
  4015f8:	f091 0f00 	teq	r1, #0
  4015fc:	bf04      	itt	eq
  4015fe:	4601      	moveq	r1, r0
  401600:	2000      	moveq	r0, #0
  401602:	fab1 f381 	clz	r3, r1
  401606:	bf08      	it	eq
  401608:	3320      	addeq	r3, #32
  40160a:	f1a3 030b 	sub.w	r3, r3, #11
  40160e:	f1b3 0220 	subs.w	r2, r3, #32
  401612:	da0c      	bge.n	40162e <__adddf3+0x16e>
  401614:	320c      	adds	r2, #12
  401616:	dd08      	ble.n	40162a <__adddf3+0x16a>
  401618:	f102 0c14 	add.w	ip, r2, #20
  40161c:	f1c2 020c 	rsb	r2, r2, #12
  401620:	fa01 f00c 	lsl.w	r0, r1, ip
  401624:	fa21 f102 	lsr.w	r1, r1, r2
  401628:	e00c      	b.n	401644 <__adddf3+0x184>
  40162a:	f102 0214 	add.w	r2, r2, #20
  40162e:	bfd8      	it	le
  401630:	f1c2 0c20 	rsble	ip, r2, #32
  401634:	fa01 f102 	lsl.w	r1, r1, r2
  401638:	fa20 fc0c 	lsr.w	ip, r0, ip
  40163c:	bfdc      	itt	le
  40163e:	ea41 010c 	orrle.w	r1, r1, ip
  401642:	4090      	lslle	r0, r2
  401644:	1ae4      	subs	r4, r4, r3
  401646:	bfa2      	ittt	ge
  401648:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40164c:	4329      	orrge	r1, r5
  40164e:	bd30      	popge	{r4, r5, pc}
  401650:	ea6f 0404 	mvn.w	r4, r4
  401654:	3c1f      	subs	r4, #31
  401656:	da1c      	bge.n	401692 <__adddf3+0x1d2>
  401658:	340c      	adds	r4, #12
  40165a:	dc0e      	bgt.n	40167a <__adddf3+0x1ba>
  40165c:	f104 0414 	add.w	r4, r4, #20
  401660:	f1c4 0220 	rsb	r2, r4, #32
  401664:	fa20 f004 	lsr.w	r0, r0, r4
  401668:	fa01 f302 	lsl.w	r3, r1, r2
  40166c:	ea40 0003 	orr.w	r0, r0, r3
  401670:	fa21 f304 	lsr.w	r3, r1, r4
  401674:	ea45 0103 	orr.w	r1, r5, r3
  401678:	bd30      	pop	{r4, r5, pc}
  40167a:	f1c4 040c 	rsb	r4, r4, #12
  40167e:	f1c4 0220 	rsb	r2, r4, #32
  401682:	fa20 f002 	lsr.w	r0, r0, r2
  401686:	fa01 f304 	lsl.w	r3, r1, r4
  40168a:	ea40 0003 	orr.w	r0, r0, r3
  40168e:	4629      	mov	r1, r5
  401690:	bd30      	pop	{r4, r5, pc}
  401692:	fa21 f004 	lsr.w	r0, r1, r4
  401696:	4629      	mov	r1, r5
  401698:	bd30      	pop	{r4, r5, pc}
  40169a:	f094 0f00 	teq	r4, #0
  40169e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4016a2:	bf06      	itte	eq
  4016a4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4016a8:	3401      	addeq	r4, #1
  4016aa:	3d01      	subne	r5, #1
  4016ac:	e74e      	b.n	40154c <__adddf3+0x8c>
  4016ae:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4016b2:	bf18      	it	ne
  4016b4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4016b8:	d029      	beq.n	40170e <__adddf3+0x24e>
  4016ba:	ea94 0f05 	teq	r4, r5
  4016be:	bf08      	it	eq
  4016c0:	ea90 0f02 	teqeq	r0, r2
  4016c4:	d005      	beq.n	4016d2 <__adddf3+0x212>
  4016c6:	ea54 0c00 	orrs.w	ip, r4, r0
  4016ca:	bf04      	itt	eq
  4016cc:	4619      	moveq	r1, r3
  4016ce:	4610      	moveq	r0, r2
  4016d0:	bd30      	pop	{r4, r5, pc}
  4016d2:	ea91 0f03 	teq	r1, r3
  4016d6:	bf1e      	ittt	ne
  4016d8:	2100      	movne	r1, #0
  4016da:	2000      	movne	r0, #0
  4016dc:	bd30      	popne	{r4, r5, pc}
  4016de:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4016e2:	d105      	bne.n	4016f0 <__adddf3+0x230>
  4016e4:	0040      	lsls	r0, r0, #1
  4016e6:	4149      	adcs	r1, r1
  4016e8:	bf28      	it	cs
  4016ea:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4016ee:	bd30      	pop	{r4, r5, pc}
  4016f0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4016f4:	bf3c      	itt	cc
  4016f6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4016fa:	bd30      	popcc	{r4, r5, pc}
  4016fc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401700:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  401704:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401708:	f04f 0000 	mov.w	r0, #0
  40170c:	bd30      	pop	{r4, r5, pc}
  40170e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401712:	bf1a      	itte	ne
  401714:	4619      	movne	r1, r3
  401716:	4610      	movne	r0, r2
  401718:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  40171c:	bf1c      	itt	ne
  40171e:	460b      	movne	r3, r1
  401720:	4602      	movne	r2, r0
  401722:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  401726:	bf06      	itte	eq
  401728:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  40172c:	ea91 0f03 	teqeq	r1, r3
  401730:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  401734:	bd30      	pop	{r4, r5, pc}
  401736:	bf00      	nop

00401738 <__aeabi_ui2d>:
  401738:	f090 0f00 	teq	r0, #0
  40173c:	bf04      	itt	eq
  40173e:	2100      	moveq	r1, #0
  401740:	4770      	bxeq	lr
  401742:	b530      	push	{r4, r5, lr}
  401744:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401748:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40174c:	f04f 0500 	mov.w	r5, #0
  401750:	f04f 0100 	mov.w	r1, #0
  401754:	e750      	b.n	4015f8 <__adddf3+0x138>
  401756:	bf00      	nop

00401758 <__aeabi_i2d>:
  401758:	f090 0f00 	teq	r0, #0
  40175c:	bf04      	itt	eq
  40175e:	2100      	moveq	r1, #0
  401760:	4770      	bxeq	lr
  401762:	b530      	push	{r4, r5, lr}
  401764:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401768:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40176c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  401770:	bf48      	it	mi
  401772:	4240      	negmi	r0, r0
  401774:	f04f 0100 	mov.w	r1, #0
  401778:	e73e      	b.n	4015f8 <__adddf3+0x138>
  40177a:	bf00      	nop

0040177c <__aeabi_f2d>:
  40177c:	0042      	lsls	r2, r0, #1
  40177e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  401782:	ea4f 0131 	mov.w	r1, r1, rrx
  401786:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40178a:	bf1f      	itttt	ne
  40178c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  401790:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401794:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  401798:	4770      	bxne	lr
  40179a:	f092 0f00 	teq	r2, #0
  40179e:	bf14      	ite	ne
  4017a0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4017a4:	4770      	bxeq	lr
  4017a6:	b530      	push	{r4, r5, lr}
  4017a8:	f44f 7460 	mov.w	r4, #896	; 0x380
  4017ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4017b0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4017b4:	e720      	b.n	4015f8 <__adddf3+0x138>
  4017b6:	bf00      	nop

004017b8 <__aeabi_ul2d>:
  4017b8:	ea50 0201 	orrs.w	r2, r0, r1
  4017bc:	bf08      	it	eq
  4017be:	4770      	bxeq	lr
  4017c0:	b530      	push	{r4, r5, lr}
  4017c2:	f04f 0500 	mov.w	r5, #0
  4017c6:	e00a      	b.n	4017de <__aeabi_l2d+0x16>

004017c8 <__aeabi_l2d>:
  4017c8:	ea50 0201 	orrs.w	r2, r0, r1
  4017cc:	bf08      	it	eq
  4017ce:	4770      	bxeq	lr
  4017d0:	b530      	push	{r4, r5, lr}
  4017d2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4017d6:	d502      	bpl.n	4017de <__aeabi_l2d+0x16>
  4017d8:	4240      	negs	r0, r0
  4017da:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4017de:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4017e2:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4017e6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4017ea:	f43f aedc 	beq.w	4015a6 <__adddf3+0xe6>
  4017ee:	f04f 0203 	mov.w	r2, #3
  4017f2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4017f6:	bf18      	it	ne
  4017f8:	3203      	addne	r2, #3
  4017fa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4017fe:	bf18      	it	ne
  401800:	3203      	addne	r2, #3
  401802:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  401806:	f1c2 0320 	rsb	r3, r2, #32
  40180a:	fa00 fc03 	lsl.w	ip, r0, r3
  40180e:	fa20 f002 	lsr.w	r0, r0, r2
  401812:	fa01 fe03 	lsl.w	lr, r1, r3
  401816:	ea40 000e 	orr.w	r0, r0, lr
  40181a:	fa21 f102 	lsr.w	r1, r1, r2
  40181e:	4414      	add	r4, r2
  401820:	e6c1      	b.n	4015a6 <__adddf3+0xe6>
  401822:	bf00      	nop

00401824 <__aeabi_dmul>:
  401824:	b570      	push	{r4, r5, r6, lr}
  401826:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40182a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40182e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  401832:	bf1d      	ittte	ne
  401834:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  401838:	ea94 0f0c 	teqne	r4, ip
  40183c:	ea95 0f0c 	teqne	r5, ip
  401840:	f000 f8de 	bleq	401a00 <__aeabi_dmul+0x1dc>
  401844:	442c      	add	r4, r5
  401846:	ea81 0603 	eor.w	r6, r1, r3
  40184a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40184e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  401852:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  401856:	bf18      	it	ne
  401858:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40185c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401860:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  401864:	d038      	beq.n	4018d8 <__aeabi_dmul+0xb4>
  401866:	fba0 ce02 	umull	ip, lr, r0, r2
  40186a:	f04f 0500 	mov.w	r5, #0
  40186e:	fbe1 e502 	umlal	lr, r5, r1, r2
  401872:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  401876:	fbe0 e503 	umlal	lr, r5, r0, r3
  40187a:	f04f 0600 	mov.w	r6, #0
  40187e:	fbe1 5603 	umlal	r5, r6, r1, r3
  401882:	f09c 0f00 	teq	ip, #0
  401886:	bf18      	it	ne
  401888:	f04e 0e01 	orrne.w	lr, lr, #1
  40188c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  401890:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  401894:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  401898:	d204      	bcs.n	4018a4 <__aeabi_dmul+0x80>
  40189a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40189e:	416d      	adcs	r5, r5
  4018a0:	eb46 0606 	adc.w	r6, r6, r6
  4018a4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4018a8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4018ac:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4018b0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4018b4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4018b8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4018bc:	bf88      	it	hi
  4018be:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4018c2:	d81e      	bhi.n	401902 <__aeabi_dmul+0xde>
  4018c4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4018c8:	bf08      	it	eq
  4018ca:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4018ce:	f150 0000 	adcs.w	r0, r0, #0
  4018d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4018d6:	bd70      	pop	{r4, r5, r6, pc}
  4018d8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4018dc:	ea46 0101 	orr.w	r1, r6, r1
  4018e0:	ea40 0002 	orr.w	r0, r0, r2
  4018e4:	ea81 0103 	eor.w	r1, r1, r3
  4018e8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4018ec:	bfc2      	ittt	gt
  4018ee:	ebd4 050c 	rsbsgt	r5, r4, ip
  4018f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4018f6:	bd70      	popgt	{r4, r5, r6, pc}
  4018f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4018fc:	f04f 0e00 	mov.w	lr, #0
  401900:	3c01      	subs	r4, #1
  401902:	f300 80ab 	bgt.w	401a5c <__aeabi_dmul+0x238>
  401906:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40190a:	bfde      	ittt	le
  40190c:	2000      	movle	r0, #0
  40190e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  401912:	bd70      	pople	{r4, r5, r6, pc}
  401914:	f1c4 0400 	rsb	r4, r4, #0
  401918:	3c20      	subs	r4, #32
  40191a:	da35      	bge.n	401988 <__aeabi_dmul+0x164>
  40191c:	340c      	adds	r4, #12
  40191e:	dc1b      	bgt.n	401958 <__aeabi_dmul+0x134>
  401920:	f104 0414 	add.w	r4, r4, #20
  401924:	f1c4 0520 	rsb	r5, r4, #32
  401928:	fa00 f305 	lsl.w	r3, r0, r5
  40192c:	fa20 f004 	lsr.w	r0, r0, r4
  401930:	fa01 f205 	lsl.w	r2, r1, r5
  401934:	ea40 0002 	orr.w	r0, r0, r2
  401938:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40193c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401940:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401944:	fa21 f604 	lsr.w	r6, r1, r4
  401948:	eb42 0106 	adc.w	r1, r2, r6
  40194c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401950:	bf08      	it	eq
  401952:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401956:	bd70      	pop	{r4, r5, r6, pc}
  401958:	f1c4 040c 	rsb	r4, r4, #12
  40195c:	f1c4 0520 	rsb	r5, r4, #32
  401960:	fa00 f304 	lsl.w	r3, r0, r4
  401964:	fa20 f005 	lsr.w	r0, r0, r5
  401968:	fa01 f204 	lsl.w	r2, r1, r4
  40196c:	ea40 0002 	orr.w	r0, r0, r2
  401970:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401974:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401978:	f141 0100 	adc.w	r1, r1, #0
  40197c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401980:	bf08      	it	eq
  401982:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401986:	bd70      	pop	{r4, r5, r6, pc}
  401988:	f1c4 0520 	rsb	r5, r4, #32
  40198c:	fa00 f205 	lsl.w	r2, r0, r5
  401990:	ea4e 0e02 	orr.w	lr, lr, r2
  401994:	fa20 f304 	lsr.w	r3, r0, r4
  401998:	fa01 f205 	lsl.w	r2, r1, r5
  40199c:	ea43 0302 	orr.w	r3, r3, r2
  4019a0:	fa21 f004 	lsr.w	r0, r1, r4
  4019a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4019a8:	fa21 f204 	lsr.w	r2, r1, r4
  4019ac:	ea20 0002 	bic.w	r0, r0, r2
  4019b0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4019b4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4019b8:	bf08      	it	eq
  4019ba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4019be:	bd70      	pop	{r4, r5, r6, pc}
  4019c0:	f094 0f00 	teq	r4, #0
  4019c4:	d10f      	bne.n	4019e6 <__aeabi_dmul+0x1c2>
  4019c6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4019ca:	0040      	lsls	r0, r0, #1
  4019cc:	eb41 0101 	adc.w	r1, r1, r1
  4019d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4019d4:	bf08      	it	eq
  4019d6:	3c01      	subeq	r4, #1
  4019d8:	d0f7      	beq.n	4019ca <__aeabi_dmul+0x1a6>
  4019da:	ea41 0106 	orr.w	r1, r1, r6
  4019de:	f095 0f00 	teq	r5, #0
  4019e2:	bf18      	it	ne
  4019e4:	4770      	bxne	lr
  4019e6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4019ea:	0052      	lsls	r2, r2, #1
  4019ec:	eb43 0303 	adc.w	r3, r3, r3
  4019f0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4019f4:	bf08      	it	eq
  4019f6:	3d01      	subeq	r5, #1
  4019f8:	d0f7      	beq.n	4019ea <__aeabi_dmul+0x1c6>
  4019fa:	ea43 0306 	orr.w	r3, r3, r6
  4019fe:	4770      	bx	lr
  401a00:	ea94 0f0c 	teq	r4, ip
  401a04:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  401a08:	bf18      	it	ne
  401a0a:	ea95 0f0c 	teqne	r5, ip
  401a0e:	d00c      	beq.n	401a2a <__aeabi_dmul+0x206>
  401a10:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401a14:	bf18      	it	ne
  401a16:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401a1a:	d1d1      	bne.n	4019c0 <__aeabi_dmul+0x19c>
  401a1c:	ea81 0103 	eor.w	r1, r1, r3
  401a20:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401a24:	f04f 0000 	mov.w	r0, #0
  401a28:	bd70      	pop	{r4, r5, r6, pc}
  401a2a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401a2e:	bf06      	itte	eq
  401a30:	4610      	moveq	r0, r2
  401a32:	4619      	moveq	r1, r3
  401a34:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401a38:	d019      	beq.n	401a6e <__aeabi_dmul+0x24a>
  401a3a:	ea94 0f0c 	teq	r4, ip
  401a3e:	d102      	bne.n	401a46 <__aeabi_dmul+0x222>
  401a40:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  401a44:	d113      	bne.n	401a6e <__aeabi_dmul+0x24a>
  401a46:	ea95 0f0c 	teq	r5, ip
  401a4a:	d105      	bne.n	401a58 <__aeabi_dmul+0x234>
  401a4c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  401a50:	bf1c      	itt	ne
  401a52:	4610      	movne	r0, r2
  401a54:	4619      	movne	r1, r3
  401a56:	d10a      	bne.n	401a6e <__aeabi_dmul+0x24a>
  401a58:	ea81 0103 	eor.w	r1, r1, r3
  401a5c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401a60:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  401a64:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401a68:	f04f 0000 	mov.w	r0, #0
  401a6c:	bd70      	pop	{r4, r5, r6, pc}
  401a6e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  401a72:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  401a76:	bd70      	pop	{r4, r5, r6, pc}

00401a78 <__aeabi_ddiv>:
  401a78:	b570      	push	{r4, r5, r6, lr}
  401a7a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  401a7e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  401a82:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  401a86:	bf1d      	ittte	ne
  401a88:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  401a8c:	ea94 0f0c 	teqne	r4, ip
  401a90:	ea95 0f0c 	teqne	r5, ip
  401a94:	f000 f8a7 	bleq	401be6 <__aeabi_ddiv+0x16e>
  401a98:	eba4 0405 	sub.w	r4, r4, r5
  401a9c:	ea81 0e03 	eor.w	lr, r1, r3
  401aa0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  401aa4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401aa8:	f000 8088 	beq.w	401bbc <__aeabi_ddiv+0x144>
  401aac:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401ab0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  401ab4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  401ab8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  401abc:	ea4f 2202 	mov.w	r2, r2, lsl #8
  401ac0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  401ac4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  401ac8:	ea4f 2600 	mov.w	r6, r0, lsl #8
  401acc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  401ad0:	429d      	cmp	r5, r3
  401ad2:	bf08      	it	eq
  401ad4:	4296      	cmpeq	r6, r2
  401ad6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  401ada:	f504 7440 	add.w	r4, r4, #768	; 0x300
  401ade:	d202      	bcs.n	401ae6 <__aeabi_ddiv+0x6e>
  401ae0:	085b      	lsrs	r3, r3, #1
  401ae2:	ea4f 0232 	mov.w	r2, r2, rrx
  401ae6:	1ab6      	subs	r6, r6, r2
  401ae8:	eb65 0503 	sbc.w	r5, r5, r3
  401aec:	085b      	lsrs	r3, r3, #1
  401aee:	ea4f 0232 	mov.w	r2, r2, rrx
  401af2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  401af6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  401afa:	ebb6 0e02 	subs.w	lr, r6, r2
  401afe:	eb75 0e03 	sbcs.w	lr, r5, r3
  401b02:	bf22      	ittt	cs
  401b04:	1ab6      	subcs	r6, r6, r2
  401b06:	4675      	movcs	r5, lr
  401b08:	ea40 000c 	orrcs.w	r0, r0, ip
  401b0c:	085b      	lsrs	r3, r3, #1
  401b0e:	ea4f 0232 	mov.w	r2, r2, rrx
  401b12:	ebb6 0e02 	subs.w	lr, r6, r2
  401b16:	eb75 0e03 	sbcs.w	lr, r5, r3
  401b1a:	bf22      	ittt	cs
  401b1c:	1ab6      	subcs	r6, r6, r2
  401b1e:	4675      	movcs	r5, lr
  401b20:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  401b24:	085b      	lsrs	r3, r3, #1
  401b26:	ea4f 0232 	mov.w	r2, r2, rrx
  401b2a:	ebb6 0e02 	subs.w	lr, r6, r2
  401b2e:	eb75 0e03 	sbcs.w	lr, r5, r3
  401b32:	bf22      	ittt	cs
  401b34:	1ab6      	subcs	r6, r6, r2
  401b36:	4675      	movcs	r5, lr
  401b38:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  401b3c:	085b      	lsrs	r3, r3, #1
  401b3e:	ea4f 0232 	mov.w	r2, r2, rrx
  401b42:	ebb6 0e02 	subs.w	lr, r6, r2
  401b46:	eb75 0e03 	sbcs.w	lr, r5, r3
  401b4a:	bf22      	ittt	cs
  401b4c:	1ab6      	subcs	r6, r6, r2
  401b4e:	4675      	movcs	r5, lr
  401b50:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  401b54:	ea55 0e06 	orrs.w	lr, r5, r6
  401b58:	d018      	beq.n	401b8c <__aeabi_ddiv+0x114>
  401b5a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  401b5e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  401b62:	ea4f 1606 	mov.w	r6, r6, lsl #4
  401b66:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  401b6a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  401b6e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  401b72:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  401b76:	d1c0      	bne.n	401afa <__aeabi_ddiv+0x82>
  401b78:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401b7c:	d10b      	bne.n	401b96 <__aeabi_ddiv+0x11e>
  401b7e:	ea41 0100 	orr.w	r1, r1, r0
  401b82:	f04f 0000 	mov.w	r0, #0
  401b86:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  401b8a:	e7b6      	b.n	401afa <__aeabi_ddiv+0x82>
  401b8c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401b90:	bf04      	itt	eq
  401b92:	4301      	orreq	r1, r0
  401b94:	2000      	moveq	r0, #0
  401b96:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401b9a:	bf88      	it	hi
  401b9c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  401ba0:	f63f aeaf 	bhi.w	401902 <__aeabi_dmul+0xde>
  401ba4:	ebb5 0c03 	subs.w	ip, r5, r3
  401ba8:	bf04      	itt	eq
  401baa:	ebb6 0c02 	subseq.w	ip, r6, r2
  401bae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  401bb2:	f150 0000 	adcs.w	r0, r0, #0
  401bb6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401bba:	bd70      	pop	{r4, r5, r6, pc}
  401bbc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  401bc0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  401bc4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  401bc8:	bfc2      	ittt	gt
  401bca:	ebd4 050c 	rsbsgt	r5, r4, ip
  401bce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  401bd2:	bd70      	popgt	{r4, r5, r6, pc}
  401bd4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401bd8:	f04f 0e00 	mov.w	lr, #0
  401bdc:	3c01      	subs	r4, #1
  401bde:	e690      	b.n	401902 <__aeabi_dmul+0xde>
  401be0:	ea45 0e06 	orr.w	lr, r5, r6
  401be4:	e68d      	b.n	401902 <__aeabi_dmul+0xde>
  401be6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  401bea:	ea94 0f0c 	teq	r4, ip
  401bee:	bf08      	it	eq
  401bf0:	ea95 0f0c 	teqeq	r5, ip
  401bf4:	f43f af3b 	beq.w	401a6e <__aeabi_dmul+0x24a>
  401bf8:	ea94 0f0c 	teq	r4, ip
  401bfc:	d10a      	bne.n	401c14 <__aeabi_ddiv+0x19c>
  401bfe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  401c02:	f47f af34 	bne.w	401a6e <__aeabi_dmul+0x24a>
  401c06:	ea95 0f0c 	teq	r5, ip
  401c0a:	f47f af25 	bne.w	401a58 <__aeabi_dmul+0x234>
  401c0e:	4610      	mov	r0, r2
  401c10:	4619      	mov	r1, r3
  401c12:	e72c      	b.n	401a6e <__aeabi_dmul+0x24a>
  401c14:	ea95 0f0c 	teq	r5, ip
  401c18:	d106      	bne.n	401c28 <__aeabi_ddiv+0x1b0>
  401c1a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  401c1e:	f43f aefd 	beq.w	401a1c <__aeabi_dmul+0x1f8>
  401c22:	4610      	mov	r0, r2
  401c24:	4619      	mov	r1, r3
  401c26:	e722      	b.n	401a6e <__aeabi_dmul+0x24a>
  401c28:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401c2c:	bf18      	it	ne
  401c2e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401c32:	f47f aec5 	bne.w	4019c0 <__aeabi_dmul+0x19c>
  401c36:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  401c3a:	f47f af0d 	bne.w	401a58 <__aeabi_dmul+0x234>
  401c3e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  401c42:	f47f aeeb 	bne.w	401a1c <__aeabi_dmul+0x1f8>
  401c46:	e712      	b.n	401a6e <__aeabi_dmul+0x24a>

00401c48 <__libc_init_array>:
  401c48:	b570      	push	{r4, r5, r6, lr}
  401c4a:	4b0e      	ldr	r3, [pc, #56]	; (401c84 <__libc_init_array+0x3c>)
  401c4c:	4d0e      	ldr	r5, [pc, #56]	; (401c88 <__libc_init_array+0x40>)
  401c4e:	1aed      	subs	r5, r5, r3
  401c50:	10ad      	asrs	r5, r5, #2
  401c52:	2400      	movs	r4, #0
  401c54:	461e      	mov	r6, r3
  401c56:	42ac      	cmp	r4, r5
  401c58:	d004      	beq.n	401c64 <__libc_init_array+0x1c>
  401c5a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
  401c5e:	4790      	blx	r2
  401c60:	3401      	adds	r4, #1
  401c62:	e7f8      	b.n	401c56 <__libc_init_array+0xe>
  401c64:	f004 f9dc 	bl	406020 <_init>
  401c68:	4d08      	ldr	r5, [pc, #32]	; (401c8c <__libc_init_array+0x44>)
  401c6a:	4b09      	ldr	r3, [pc, #36]	; (401c90 <__libc_init_array+0x48>)
  401c6c:	1aed      	subs	r5, r5, r3
  401c6e:	10ad      	asrs	r5, r5, #2
  401c70:	2400      	movs	r4, #0
  401c72:	461e      	mov	r6, r3
  401c74:	42ac      	cmp	r4, r5
  401c76:	d004      	beq.n	401c82 <__libc_init_array+0x3a>
  401c78:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
  401c7c:	4790      	blx	r2
  401c7e:	3401      	adds	r4, #1
  401c80:	e7f8      	b.n	401c74 <__libc_init_array+0x2c>
  401c82:	bd70      	pop	{r4, r5, r6, pc}
  401c84:	0040602c 	.word	0x0040602c
  401c88:	0040602c 	.word	0x0040602c
  401c8c:	00406034 	.word	0x00406034
  401c90:	0040602c 	.word	0x0040602c

00401c94 <memset>:
  401c94:	4402      	add	r2, r0
  401c96:	4603      	mov	r3, r0
  401c98:	4293      	cmp	r3, r2
  401c9a:	d002      	beq.n	401ca2 <memset+0xe>
  401c9c:	f803 1b01 	strb.w	r1, [r3], #1
  401ca0:	e7fa      	b.n	401c98 <memset+0x4>
  401ca2:	4770      	bx	lr

00401ca4 <srand>:
  401ca4:	4b02      	ldr	r3, [pc, #8]	; (401cb0 <srand+0xc>)
  401ca6:	681b      	ldr	r3, [r3, #0]
  401ca8:	2100      	movs	r1, #0
  401caa:	e9c3 012a 	strd	r0, r1, [r3, #168]	; 0xa8
  401cae:	4770      	bx	lr
  401cb0:	20000018 	.word	0x20000018

00401cb4 <rand>:
  401cb4:	b510      	push	{r4, lr}
  401cb6:	4b0b      	ldr	r3, [pc, #44]	; (401ce4 <rand+0x30>)
  401cb8:	4c0b      	ldr	r4, [pc, #44]	; (401ce8 <rand+0x34>)
  401cba:	6819      	ldr	r1, [r3, #0]
  401cbc:	4b0b      	ldr	r3, [pc, #44]	; (401cec <rand+0x38>)
  401cbe:	f8d1 20a8 	ldr.w	r2, [r1, #168]	; 0xa8
  401cc2:	f8d1 00ac 	ldr.w	r0, [r1, #172]	; 0xac
  401cc6:	4354      	muls	r4, r2
  401cc8:	fb03 4000 	mla	r0, r3, r0, r4
  401ccc:	fba2 2303 	umull	r2, r3, r2, r3
  401cd0:	3201      	adds	r2, #1
  401cd2:	4403      	add	r3, r0
  401cd4:	f143 0300 	adc.w	r3, r3, #0
  401cd8:	e9c1 232a 	strd	r2, r3, [r1, #168]	; 0xa8
  401cdc:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
  401ce0:	bd10      	pop	{r4, pc}
  401ce2:	bf00      	nop
  401ce4:	20000018 	.word	0x20000018
  401ce8:	5851f42d 	.word	0x5851f42d
  401cec:	4c957f2d 	.word	0x4c957f2d

00401cf0 <_sprintf_r>:
  401cf0:	b40c      	push	{r2, r3}
  401cf2:	b510      	push	{r4, lr}
  401cf4:	b09c      	sub	sp, #112	; 0x70
  401cf6:	ab1e      	add	r3, sp, #120	; 0x78
  401cf8:	9102      	str	r1, [sp, #8]
  401cfa:	9106      	str	r1, [sp, #24]
  401cfc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  401d00:	9104      	str	r1, [sp, #16]
  401d02:	9107      	str	r1, [sp, #28]
  401d04:	f64f 71ff 	movw	r1, #65535	; 0xffff
  401d08:	f853 2b04 	ldr.w	r2, [r3], #4
  401d0c:	f8ad 1016 	strh.w	r1, [sp, #22]
  401d10:	f44f 7402 	mov.w	r4, #520	; 0x208
  401d14:	a902      	add	r1, sp, #8
  401d16:	9301      	str	r3, [sp, #4]
  401d18:	f8ad 4014 	strh.w	r4, [sp, #20]
  401d1c:	f000 f842 	bl	401da4 <_svfprintf_r>
  401d20:	9b02      	ldr	r3, [sp, #8]
  401d22:	2200      	movs	r2, #0
  401d24:	701a      	strb	r2, [r3, #0]
  401d26:	b01c      	add	sp, #112	; 0x70
  401d28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  401d2c:	b002      	add	sp, #8
  401d2e:	4770      	bx	lr

00401d30 <sprintf>:
  401d30:	b40e      	push	{r1, r2, r3}
  401d32:	b500      	push	{lr}
  401d34:	b09c      	sub	sp, #112	; 0x70
  401d36:	f44f 7102 	mov.w	r1, #520	; 0x208
  401d3a:	f8ad 1014 	strh.w	r1, [sp, #20]
  401d3e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  401d42:	9104      	str	r1, [sp, #16]
  401d44:	9107      	str	r1, [sp, #28]
  401d46:	f64f 71ff 	movw	r1, #65535	; 0xffff
  401d4a:	ab1d      	add	r3, sp, #116	; 0x74
  401d4c:	f8ad 1016 	strh.w	r1, [sp, #22]
  401d50:	4908      	ldr	r1, [pc, #32]	; (401d74 <sprintf+0x44>)
  401d52:	f853 2b04 	ldr.w	r2, [r3], #4
  401d56:	9002      	str	r0, [sp, #8]
  401d58:	9006      	str	r0, [sp, #24]
  401d5a:	6808      	ldr	r0, [r1, #0]
  401d5c:	9301      	str	r3, [sp, #4]
  401d5e:	a902      	add	r1, sp, #8
  401d60:	f000 f820 	bl	401da4 <_svfprintf_r>
  401d64:	9b02      	ldr	r3, [sp, #8]
  401d66:	2200      	movs	r2, #0
  401d68:	701a      	strb	r2, [r3, #0]
  401d6a:	b01c      	add	sp, #112	; 0x70
  401d6c:	f85d eb04 	ldr.w	lr, [sp], #4
  401d70:	b003      	add	sp, #12
  401d72:	4770      	bx	lr
  401d74:	20000018 	.word	0x20000018

00401d78 <strlen>:
  401d78:	4603      	mov	r3, r0
  401d7a:	f813 2b01 	ldrb.w	r2, [r3], #1
  401d7e:	2a00      	cmp	r2, #0
  401d80:	d1fb      	bne.n	401d7a <strlen+0x2>
  401d82:	1a18      	subs	r0, r3, r0
  401d84:	3801      	subs	r0, #1
  401d86:	4770      	bx	lr

00401d88 <strnlen>:
  401d88:	b510      	push	{r4, lr}
  401d8a:	4603      	mov	r3, r0
  401d8c:	4401      	add	r1, r0
  401d8e:	428b      	cmp	r3, r1
  401d90:	461a      	mov	r2, r3
  401d92:	d101      	bne.n	401d98 <strnlen+0x10>
  401d94:	1a10      	subs	r0, r2, r0
  401d96:	bd10      	pop	{r4, pc}
  401d98:	7814      	ldrb	r4, [r2, #0]
  401d9a:	3301      	adds	r3, #1
  401d9c:	2c00      	cmp	r4, #0
  401d9e:	d1f6      	bne.n	401d8e <strnlen+0x6>
  401da0:	e7f8      	b.n	401d94 <strnlen+0xc>
	...

00401da4 <_svfprintf_r>:
  401da4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401da8:	b0c3      	sub	sp, #268	; 0x10c
  401daa:	468b      	mov	fp, r1
  401dac:	4698      	mov	r8, r3
  401dae:	920b      	str	r2, [sp, #44]	; 0x2c
  401db0:	4682      	mov	sl, r0
  401db2:	f001 ff25 	bl	403c00 <_localeconv_r>
  401db6:	6800      	ldr	r0, [r0, #0]
  401db8:	9018      	str	r0, [sp, #96]	; 0x60
  401dba:	f7ff ffdd 	bl	401d78 <strlen>
  401dbe:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  401dc2:	9010      	str	r0, [sp, #64]	; 0x40
  401dc4:	0619      	lsls	r1, r3, #24
  401dc6:	d515      	bpl.n	401df4 <_svfprintf_r+0x50>
  401dc8:	f8db 3010 	ldr.w	r3, [fp, #16]
  401dcc:	b993      	cbnz	r3, 401df4 <_svfprintf_r+0x50>
  401dce:	4650      	mov	r0, sl
  401dd0:	2140      	movs	r1, #64	; 0x40
  401dd2:	f001 ff27 	bl	403c24 <_malloc_r>
  401dd6:	f8cb 0000 	str.w	r0, [fp]
  401dda:	f8cb 0010 	str.w	r0, [fp, #16]
  401dde:	b930      	cbnz	r0, 401dee <_svfprintf_r+0x4a>
  401de0:	230c      	movs	r3, #12
  401de2:	f8ca 3000 	str.w	r3, [sl]
  401de6:	f04f 30ff 	mov.w	r0, #4294967295
  401dea:	f000 bf6c 	b.w	402cc6 <_svfprintf_r+0xf22>
  401dee:	2340      	movs	r3, #64	; 0x40
  401df0:	f8cb 3014 	str.w	r3, [fp, #20]
  401df4:	2400      	movs	r4, #0
  401df6:	2500      	movs	r5, #0
  401df8:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
  401dfc:	2300      	movs	r3, #0
  401dfe:	ae32      	add	r6, sp, #200	; 0xc8
  401e00:	9625      	str	r6, [sp, #148]	; 0x94
  401e02:	9327      	str	r3, [sp, #156]	; 0x9c
  401e04:	9326      	str	r3, [sp, #152]	; 0x98
  401e06:	9309      	str	r3, [sp, #36]	; 0x24
  401e08:	931b      	str	r3, [sp, #108]	; 0x6c
  401e0a:	931a      	str	r3, [sp, #104]	; 0x68
  401e0c:	930f      	str	r3, [sp, #60]	; 0x3c
  401e0e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401e10:	461c      	mov	r4, r3
  401e12:	f813 2b01 	ldrb.w	r2, [r3], #1
  401e16:	b91a      	cbnz	r2, 401e20 <_svfprintf_r+0x7c>
  401e18:	980b      	ldr	r0, [sp, #44]	; 0x2c
  401e1a:	1a25      	subs	r5, r4, r0
  401e1c:	d103      	bne.n	401e26 <_svfprintf_r+0x82>
  401e1e:	e01b      	b.n	401e58 <_svfprintf_r+0xb4>
  401e20:	2a25      	cmp	r2, #37	; 0x25
  401e22:	d1f5      	bne.n	401e10 <_svfprintf_r+0x6c>
  401e24:	e7f8      	b.n	401e18 <_svfprintf_r+0x74>
  401e26:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  401e28:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401e2a:	442b      	add	r3, r5
  401e2c:	9327      	str	r3, [sp, #156]	; 0x9c
  401e2e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401e30:	3301      	adds	r3, #1
  401e32:	2b07      	cmp	r3, #7
  401e34:	e886 0022 	stmia.w	r6, {r1, r5}
  401e38:	9326      	str	r3, [sp, #152]	; 0x98
  401e3a:	dc01      	bgt.n	401e40 <_svfprintf_r+0x9c>
  401e3c:	3608      	adds	r6, #8
  401e3e:	e008      	b.n	401e52 <_svfprintf_r+0xae>
  401e40:	4650      	mov	r0, sl
  401e42:	4659      	mov	r1, fp
  401e44:	aa25      	add	r2, sp, #148	; 0x94
  401e46:	f002 fefb 	bl	404c40 <__ssprint_r>
  401e4a:	2800      	cmp	r0, #0
  401e4c:	f040 8733 	bne.w	402cb6 <_svfprintf_r+0xf12>
  401e50:	ae32      	add	r6, sp, #200	; 0xc8
  401e52:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401e54:	442a      	add	r2, r5
  401e56:	920f      	str	r2, [sp, #60]	; 0x3c
  401e58:	7823      	ldrb	r3, [r4, #0]
  401e5a:	2b00      	cmp	r3, #0
  401e5c:	f000 8724 	beq.w	402ca8 <_svfprintf_r+0xf04>
  401e60:	2300      	movs	r3, #0
  401e62:	3401      	adds	r4, #1
  401e64:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  401e68:	f04f 39ff 	mov.w	r9, #4294967295
  401e6c:	930e      	str	r3, [sp, #56]	; 0x38
  401e6e:	461f      	mov	r7, r3
  401e70:	1c65      	adds	r5, r4, #1
  401e72:	7824      	ldrb	r4, [r4, #0]
  401e74:	950b      	str	r5, [sp, #44]	; 0x2c
  401e76:	9408      	str	r4, [sp, #32]
  401e78:	9c08      	ldr	r4, [sp, #32]
  401e7a:	f1a4 0220 	sub.w	r2, r4, #32
  401e7e:	2a58      	cmp	r2, #88	; 0x58
  401e80:	f200 8384 	bhi.w	40258c <_svfprintf_r+0x7e8>
  401e84:	e8df f012 	tbh	[pc, r2, lsl #1]
  401e88:	0382006d 	.word	0x0382006d
  401e8c:	00710382 	.word	0x00710382
  401e90:	03820382 	.word	0x03820382
  401e94:	03820382 	.word	0x03820382
  401e98:	03820382 	.word	0x03820382
  401e9c:	0059005b 	.word	0x0059005b
  401ea0:	00770382 	.word	0x00770382
  401ea4:	0382007a 	.word	0x0382007a
  401ea8:	00a300a0 	.word	0x00a300a0
  401eac:	00a300a3 	.word	0x00a300a3
  401eb0:	00a300a3 	.word	0x00a300a3
  401eb4:	00a300a3 	.word	0x00a300a3
  401eb8:	00a300a3 	.word	0x00a300a3
  401ebc:	03820382 	.word	0x03820382
  401ec0:	03820382 	.word	0x03820382
  401ec4:	03820382 	.word	0x03820382
  401ec8:	03820382 	.word	0x03820382
  401ecc:	03820382 	.word	0x03820382
  401ed0:	00ff00d4 	.word	0x00ff00d4
  401ed4:	00ff0382 	.word	0x00ff0382
  401ed8:	03820382 	.word	0x03820382
  401edc:	03820382 	.word	0x03820382
  401ee0:	038200b7 	.word	0x038200b7
  401ee4:	026a0382 	.word	0x026a0382
  401ee8:	03820382 	.word	0x03820382
  401eec:	03820382 	.word	0x03820382
  401ef0:	02ba0382 	.word	0x02ba0382
  401ef4:	03820382 	.word	0x03820382
  401ef8:	03820068 	.word	0x03820068
  401efc:	03820382 	.word	0x03820382
  401f00:	03820382 	.word	0x03820382
  401f04:	03820382 	.word	0x03820382
  401f08:	03820382 	.word	0x03820382
  401f0c:	00ca0382 	.word	0x00ca0382
  401f10:	00ff0065 	.word	0x00ff0065
  401f14:	00ff00ff 	.word	0x00ff00ff
  401f18:	006500ba 	.word	0x006500ba
  401f1c:	03820382 	.word	0x03820382
  401f20:	038200bd 	.word	0x038200bd
  401f24:	026c024b 	.word	0x026c024b
  401f28:	00c7028b 	.word	0x00c7028b
  401f2c:	029d0382 	.word	0x029d0382
  401f30:	02bc0382 	.word	0x02bc0382
  401f34:	03820382 	.word	0x03820382
  401f38:	02d7      	.short	0x02d7
  401f3a:	232b      	movs	r3, #43	; 0x2b
  401f3c:	e007      	b.n	401f4e <_svfprintf_r+0x1aa>
  401f3e:	f8d8 5000 	ldr.w	r5, [r8]
  401f42:	950e      	str	r5, [sp, #56]	; 0x38
  401f44:	2d00      	cmp	r5, #0
  401f46:	f108 0204 	add.w	r2, r8, #4
  401f4a:	db11      	blt.n	401f70 <_svfprintf_r+0x1cc>
  401f4c:	4690      	mov	r8, r2
  401f4e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  401f50:	e78e      	b.n	401e70 <_svfprintf_r+0xcc>
  401f52:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  401f56:	e06f      	b.n	402038 <_svfprintf_r+0x294>
  401f58:	4cab      	ldr	r4, [pc, #684]	; (402208 <_svfprintf_r+0x464>)
  401f5a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  401f5e:	941b      	str	r4, [sp, #108]	; 0x6c
  401f60:	e26d      	b.n	40243e <_svfprintf_r+0x69a>
  401f62:	2b00      	cmp	r3, #0
  401f64:	bf08      	it	eq
  401f66:	2320      	moveq	r3, #32
  401f68:	e7f1      	b.n	401f4e <_svfprintf_r+0x1aa>
  401f6a:	f047 0701 	orr.w	r7, r7, #1
  401f6e:	e7ee      	b.n	401f4e <_svfprintf_r+0x1aa>
  401f70:	426d      	negs	r5, r5
  401f72:	950e      	str	r5, [sp, #56]	; 0x38
  401f74:	4690      	mov	r8, r2
  401f76:	f047 0704 	orr.w	r7, r7, #4
  401f7a:	e7e8      	b.n	401f4e <_svfprintf_r+0x1aa>
  401f7c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  401f7e:	7825      	ldrb	r5, [r4, #0]
  401f80:	9508      	str	r5, [sp, #32]
  401f82:	2d2a      	cmp	r5, #42	; 0x2a
  401f84:	f104 0201 	add.w	r2, r4, #1
  401f88:	d002      	beq.n	401f90 <_svfprintf_r+0x1ec>
  401f8a:	f04f 0900 	mov.w	r9, #0
  401f8e:	e00b      	b.n	401fa8 <_svfprintf_r+0x204>
  401f90:	f8d8 9000 	ldr.w	r9, [r8]
  401f94:	920b      	str	r2, [sp, #44]	; 0x2c
  401f96:	f108 0104 	add.w	r1, r8, #4
  401f9a:	f1b9 0f00 	cmp.w	r9, #0
  401f9e:	4688      	mov	r8, r1
  401fa0:	dad5      	bge.n	401f4e <_svfprintf_r+0x1aa>
  401fa2:	f04f 39ff 	mov.w	r9, #4294967295
  401fa6:	e7d2      	b.n	401f4e <_svfprintf_r+0x1aa>
  401fa8:	9d08      	ldr	r5, [sp, #32]
  401faa:	f1a5 0130 	sub.w	r1, r5, #48	; 0x30
  401fae:	2909      	cmp	r1, #9
  401fb0:	d806      	bhi.n	401fc0 <_svfprintf_r+0x21c>
  401fb2:	200a      	movs	r0, #10
  401fb4:	f812 4b01 	ldrb.w	r4, [r2], #1
  401fb8:	9408      	str	r4, [sp, #32]
  401fba:	fb00 1909 	mla	r9, r0, r9, r1
  401fbe:	e7f3      	b.n	401fa8 <_svfprintf_r+0x204>
  401fc0:	ea49 79e9 	orr.w	r9, r9, r9, asr #31
  401fc4:	920b      	str	r2, [sp, #44]	; 0x2c
  401fc6:	e757      	b.n	401e78 <_svfprintf_r+0xd4>
  401fc8:	f047 0780 	orr.w	r7, r7, #128	; 0x80
  401fcc:	e7bf      	b.n	401f4e <_svfprintf_r+0x1aa>
  401fce:	2400      	movs	r4, #0
  401fd0:	940e      	str	r4, [sp, #56]	; 0x38
  401fd2:	9d08      	ldr	r5, [sp, #32]
  401fd4:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  401fd6:	f1a5 0230 	sub.w	r2, r5, #48	; 0x30
  401fda:	210a      	movs	r1, #10
  401fdc:	fb01 2404 	mla	r4, r1, r4, r2
  401fe0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  401fe2:	940e      	str	r4, [sp, #56]	; 0x38
  401fe4:	f812 5b01 	ldrb.w	r5, [r2], #1
  401fe8:	9508      	str	r5, [sp, #32]
  401fea:	f1a5 0130 	sub.w	r1, r5, #48	; 0x30
  401fee:	2909      	cmp	r1, #9
  401ff0:	d8e8      	bhi.n	401fc4 <_svfprintf_r+0x220>
  401ff2:	920b      	str	r2, [sp, #44]	; 0x2c
  401ff4:	e7ed      	b.n	401fd2 <_svfprintf_r+0x22e>
  401ff6:	f047 0708 	orr.w	r7, r7, #8
  401ffa:	e7a8      	b.n	401f4e <_svfprintf_r+0x1aa>
  401ffc:	f047 0740 	orr.w	r7, r7, #64	; 0x40
  402000:	e7a5      	b.n	401f4e <_svfprintf_r+0x1aa>
  402002:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402004:	7822      	ldrb	r2, [r4, #0]
  402006:	2a6c      	cmp	r2, #108	; 0x6c
  402008:	d102      	bne.n	402010 <_svfprintf_r+0x26c>
  40200a:	3401      	adds	r4, #1
  40200c:	940b      	str	r4, [sp, #44]	; 0x2c
  40200e:	e002      	b.n	402016 <_svfprintf_r+0x272>
  402010:	f047 0710 	orr.w	r7, r7, #16
  402014:	e79b      	b.n	401f4e <_svfprintf_r+0x1aa>
  402016:	f047 0720 	orr.w	r7, r7, #32
  40201a:	e798      	b.n	401f4e <_svfprintf_r+0x1aa>
  40201c:	f8d8 3000 	ldr.w	r3, [r8]
  402020:	f88d 30a0 	strb.w	r3, [sp, #160]	; 0xa0
  402024:	2500      	movs	r5, #0
  402026:	f88d 5077 	strb.w	r5, [sp, #119]	; 0x77
  40202a:	f108 0804 	add.w	r8, r8, #4
  40202e:	e2b8      	b.n	4025a2 <_svfprintf_r+0x7fe>
  402030:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402034:	f047 0710 	orr.w	r7, r7, #16
  402038:	06ba      	lsls	r2, r7, #26
  40203a:	d508      	bpl.n	40204e <_svfprintf_r+0x2aa>
  40203c:	f108 0807 	add.w	r8, r8, #7
  402040:	f028 0307 	bic.w	r3, r8, #7
  402044:	f103 0808 	add.w	r8, r3, #8
  402048:	e9d3 4500 	ldrd	r4, r5, [r3]
  40204c:	e00f      	b.n	40206e <_svfprintf_r+0x2ca>
  40204e:	f017 0f10 	tst.w	r7, #16
  402052:	f108 0304 	add.w	r3, r8, #4
  402056:	d002      	beq.n	40205e <_svfprintf_r+0x2ba>
  402058:	f8d8 4000 	ldr.w	r4, [r8]
  40205c:	e005      	b.n	40206a <_svfprintf_r+0x2c6>
  40205e:	f8d8 4000 	ldr.w	r4, [r8]
  402062:	f017 0f40 	tst.w	r7, #64	; 0x40
  402066:	bf18      	it	ne
  402068:	b224      	sxthne	r4, r4
  40206a:	17e5      	asrs	r5, r4, #31
  40206c:	4698      	mov	r8, r3
  40206e:	2c00      	cmp	r4, #0
  402070:	f175 0100 	sbcs.w	r1, r5, #0
  402074:	f280 820e 	bge.w	402494 <_svfprintf_r+0x6f0>
  402078:	232d      	movs	r3, #45	; 0x2d
  40207a:	4264      	negs	r4, r4
  40207c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402080:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402084:	e206      	b.n	402494 <_svfprintf_r+0x6f0>
  402086:	9c08      	ldr	r4, [sp, #32]
  402088:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40208c:	f108 0807 	add.w	r8, r8, #7
  402090:	f028 0307 	bic.w	r3, r8, #7
  402094:	970a      	str	r7, [sp, #40]	; 0x28
  402096:	9411      	str	r4, [sp, #68]	; 0x44
  402098:	e9d3 4500 	ldrd	r4, r5, [r3]
  40209c:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
  4020a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  4020a4:	f103 0808 	add.w	r8, r3, #8
  4020a8:	f002 fd8e 	bl	404bc8 <__fpclassifyd>
  4020ac:	2801      	cmp	r0, #1
  4020ae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  4020b2:	d114      	bne.n	4020de <_svfprintf_r+0x33a>
  4020b4:	2200      	movs	r2, #0
  4020b6:	2300      	movs	r3, #0
  4020b8:	f003 fb0a 	bl	4056d0 <__aeabi_dcmplt>
  4020bc:	b110      	cbz	r0, 4020c4 <_svfprintf_r+0x320>
  4020be:	232d      	movs	r3, #45	; 0x2d
  4020c0:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4020c4:	9d08      	ldr	r5, [sp, #32]
  4020c6:	4b51      	ldr	r3, [pc, #324]	; (40220c <_svfprintf_r+0x468>)
  4020c8:	4a51      	ldr	r2, [pc, #324]	; (402210 <_svfprintf_r+0x46c>)
  4020ca:	2d47      	cmp	r5, #71	; 0x47
  4020cc:	bfd8      	it	le
  4020ce:	461a      	movle	r2, r3
  4020d0:	9207      	str	r2, [sp, #28]
  4020d2:	f027 0780 	bic.w	r7, r7, #128	; 0x80
  4020d6:	f04f 0903 	mov.w	r9, #3
  4020da:	2500      	movs	r5, #0
  4020dc:	e268      	b.n	4025b0 <_svfprintf_r+0x80c>
  4020de:	f002 fd73 	bl	404bc8 <__fpclassifyd>
  4020e2:	b958      	cbnz	r0, 4020fc <_svfprintf_r+0x358>
  4020e4:	4b4b      	ldr	r3, [pc, #300]	; (402214 <_svfprintf_r+0x470>)
  4020e6:	4a4c      	ldr	r2, [pc, #304]	; (402218 <_svfprintf_r+0x474>)
  4020e8:	9c08      	ldr	r4, [sp, #32]
  4020ea:	2c47      	cmp	r4, #71	; 0x47
  4020ec:	bfd8      	it	le
  4020ee:	461a      	movle	r2, r3
  4020f0:	9207      	str	r2, [sp, #28]
  4020f2:	f027 0780 	bic.w	r7, r7, #128	; 0x80
  4020f6:	f04f 0903 	mov.w	r9, #3
  4020fa:	e258      	b.n	4025ae <_svfprintf_r+0x80a>
  4020fc:	f1b9 3fff 	cmp.w	r9, #4294967295
  402100:	d00a      	beq.n	402118 <_svfprintf_r+0x374>
  402102:	9d08      	ldr	r5, [sp, #32]
  402104:	f025 0320 	bic.w	r3, r5, #32
  402108:	2b47      	cmp	r3, #71	; 0x47
  40210a:	d107      	bne.n	40211c <_svfprintf_r+0x378>
  40210c:	f1b9 0f00 	cmp.w	r9, #0
  402110:	bf08      	it	eq
  402112:	f04f 0901 	moveq.w	r9, #1
  402116:	e001      	b.n	40211c <_svfprintf_r+0x378>
  402118:	f04f 0906 	mov.w	r9, #6
  40211c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
  402120:	2b00      	cmp	r3, #0
  402122:	f447 7780 	orr.w	r7, r7, #256	; 0x100
  402126:	da08      	bge.n	40213a <_svfprintf_r+0x396>
  402128:	990d      	ldr	r1, [sp, #52]	; 0x34
  40212a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40212c:	9012      	str	r0, [sp, #72]	; 0x48
  40212e:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  402132:	242d      	movs	r4, #45	; 0x2d
  402134:	9113      	str	r1, [sp, #76]	; 0x4c
  402136:	9419      	str	r4, [sp, #100]	; 0x64
  402138:	e005      	b.n	402146 <_svfprintf_r+0x3a2>
  40213a:	e9dd 450c 	ldrd	r4, r5, [sp, #48]	; 0x30
  40213e:	e9cd 4512 	strd	r4, r5, [sp, #72]	; 0x48
  402142:	2500      	movs	r5, #0
  402144:	9519      	str	r5, [sp, #100]	; 0x64
  402146:	9d08      	ldr	r5, [sp, #32]
  402148:	f025 0420 	bic.w	r4, r5, #32
  40214c:	2c46      	cmp	r4, #70	; 0x46
  40214e:	d004      	beq.n	40215a <_svfprintf_r+0x3b6>
  402150:	2c45      	cmp	r4, #69	; 0x45
  402152:	d105      	bne.n	402160 <_svfprintf_r+0x3bc>
  402154:	f109 0501 	add.w	r5, r9, #1
  402158:	e003      	b.n	402162 <_svfprintf_r+0x3be>
  40215a:	464d      	mov	r5, r9
  40215c:	2303      	movs	r3, #3
  40215e:	e001      	b.n	402164 <_svfprintf_r+0x3c0>
  402160:	464d      	mov	r5, r9
  402162:	2302      	movs	r3, #2
  402164:	e88d 0028 	stmia.w	sp, {r3, r5}
  402168:	ab1f      	add	r3, sp, #124	; 0x7c
  40216a:	9302      	str	r3, [sp, #8]
  40216c:	ab20      	add	r3, sp, #128	; 0x80
  40216e:	9303      	str	r3, [sp, #12]
  402170:	ab23      	add	r3, sp, #140	; 0x8c
  402172:	9304      	str	r3, [sp, #16]
  402174:	4650      	mov	r0, sl
  402176:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  40217a:	f000 fe46 	bl	402e0a <_dtoa_r>
  40217e:	2c47      	cmp	r4, #71	; 0x47
  402180:	9007      	str	r0, [sp, #28]
  402182:	d10a      	bne.n	40219a <_svfprintf_r+0x3f6>
  402184:	980a      	ldr	r0, [sp, #40]	; 0x28
  402186:	07c3      	lsls	r3, r0, #31
  402188:	d407      	bmi.n	40219a <_svfprintf_r+0x3f6>
  40218a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40218c:	9d07      	ldr	r5, [sp, #28]
  40218e:	2c47      	cmp	r4, #71	; 0x47
  402190:	ebc5 0303 	rsb	r3, r5, r3
  402194:	9309      	str	r3, [sp, #36]	; 0x24
  402196:	d141      	bne.n	40221c <_svfprintf_r+0x478>
  402198:	e02d      	b.n	4021f6 <_svfprintf_r+0x452>
  40219a:	f8dd c01c 	ldr.w	ip, [sp, #28]
  40219e:	2c46      	cmp	r4, #70	; 0x46
  4021a0:	44ac      	add	ip, r5
  4021a2:	d113      	bne.n	4021cc <_svfprintf_r+0x428>
  4021a4:	9807      	ldr	r0, [sp, #28]
  4021a6:	7803      	ldrb	r3, [r0, #0]
  4021a8:	2b30      	cmp	r3, #48	; 0x30
  4021aa:	d10d      	bne.n	4021c8 <_svfprintf_r+0x424>
  4021ac:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4021b0:	2200      	movs	r2, #0
  4021b2:	2300      	movs	r3, #0
  4021b4:	f8cd c018 	str.w	ip, [sp, #24]
  4021b8:	f003 fa80 	bl	4056bc <__aeabi_dcmpeq>
  4021bc:	f8dd c018 	ldr.w	ip, [sp, #24]
  4021c0:	b910      	cbnz	r0, 4021c8 <_svfprintf_r+0x424>
  4021c2:	f1c5 0501 	rsb	r5, r5, #1
  4021c6:	951f      	str	r5, [sp, #124]	; 0x7c
  4021c8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4021ca:	449c      	add	ip, r3
  4021cc:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4021d0:	2200      	movs	r2, #0
  4021d2:	2300      	movs	r3, #0
  4021d4:	f8cd c018 	str.w	ip, [sp, #24]
  4021d8:	f003 fa70 	bl	4056bc <__aeabi_dcmpeq>
  4021dc:	f8dd c018 	ldr.w	ip, [sp, #24]
  4021e0:	b108      	cbz	r0, 4021e6 <_svfprintf_r+0x442>
  4021e2:	f8cd c08c 	str.w	ip, [sp, #140]	; 0x8c
  4021e6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4021e8:	4563      	cmp	r3, ip
  4021ea:	d2ce      	bcs.n	40218a <_svfprintf_r+0x3e6>
  4021ec:	1c5a      	adds	r2, r3, #1
  4021ee:	9223      	str	r2, [sp, #140]	; 0x8c
  4021f0:	2230      	movs	r2, #48	; 0x30
  4021f2:	701a      	strb	r2, [r3, #0]
  4021f4:	e7f7      	b.n	4021e6 <_svfprintf_r+0x442>
  4021f6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4021f8:	1cdc      	adds	r4, r3, #3
  4021fa:	db01      	blt.n	402200 <_svfprintf_r+0x45c>
  4021fc:	454b      	cmp	r3, r9
  4021fe:	dd6c      	ble.n	4022da <_svfprintf_r+0x536>
  402200:	9c08      	ldr	r4, [sp, #32]
  402202:	3c02      	subs	r4, #2
  402204:	9408      	str	r4, [sp, #32]
  402206:	e00c      	b.n	402222 <_svfprintf_r+0x47e>
  402208:	00405e9a 	.word	0x00405e9a
  40220c:	00405e8a 	.word	0x00405e8a
  402210:	00405e8e 	.word	0x00405e8e
  402214:	00405e92 	.word	0x00405e92
  402218:	00405e96 	.word	0x00405e96
  40221c:	9d08      	ldr	r5, [sp, #32]
  40221e:	2d65      	cmp	r5, #101	; 0x65
  402220:	dc42      	bgt.n	4022a8 <_svfprintf_r+0x504>
  402222:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402224:	9c08      	ldr	r4, [sp, #32]
  402226:	f88d 4084 	strb.w	r4, [sp, #132]	; 0x84
  40222a:	3b01      	subs	r3, #1
  40222c:	2b00      	cmp	r3, #0
  40222e:	931f      	str	r3, [sp, #124]	; 0x7c
  402230:	bfba      	itte	lt
  402232:	425b      	neglt	r3, r3
  402234:	222d      	movlt	r2, #45	; 0x2d
  402236:	222b      	movge	r2, #43	; 0x2b
  402238:	2b09      	cmp	r3, #9
  40223a:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  40223e:	dd1c      	ble.n	40227a <_svfprintf_r+0x4d6>
  402240:	f10d 0292 	add.w	r2, sp, #146	; 0x92
  402244:	200a      	movs	r0, #10
  402246:	fb93 f1f0 	sdiv	r1, r3, r0
  40224a:	fb00 3311 	mls	r3, r0, r1, r3
  40224e:	3330      	adds	r3, #48	; 0x30
  402250:	2909      	cmp	r1, #9
  402252:	4614      	mov	r4, r2
  402254:	f802 3901 	strb.w	r3, [r2], #-1
  402258:	460b      	mov	r3, r1
  40225a:	dcf3      	bgt.n	402244 <_svfprintf_r+0x4a0>
  40225c:	f101 0330 	add.w	r3, r1, #48	; 0x30
  402260:	f804 3d01 	strb.w	r3, [r4, #-1]!
  402264:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  402268:	f10d 0293 	add.w	r2, sp, #147	; 0x93
  40226c:	4294      	cmp	r4, r2
  40226e:	d20b      	bcs.n	402288 <_svfprintf_r+0x4e4>
  402270:	f814 2b01 	ldrb.w	r2, [r4], #1
  402274:	f803 2b01 	strb.w	r2, [r3], #1
  402278:	e7f6      	b.n	402268 <_svfprintf_r+0x4c4>
  40227a:	2230      	movs	r2, #48	; 0x30
  40227c:	4413      	add	r3, r2
  40227e:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  402282:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  402286:	ab22      	add	r3, sp, #136	; 0x88
  402288:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40228a:	aa21      	add	r2, sp, #132	; 0x84
  40228c:	1a9a      	subs	r2, r3, r2
  40228e:	4691      	mov	r9, r2
  402290:	2d01      	cmp	r5, #1
  402292:	921a      	str	r2, [sp, #104]	; 0x68
  402294:	44a9      	add	r9, r5
  402296:	dc03      	bgt.n	4022a0 <_svfprintf_r+0x4fc>
  402298:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40229a:	f015 0401 	ands.w	r4, r5, #1
  40229e:	d037      	beq.n	402310 <_svfprintf_r+0x56c>
  4022a0:	f109 0901 	add.w	r9, r9, #1
  4022a4:	2400      	movs	r4, #0
  4022a6:	e033      	b.n	402310 <_svfprintf_r+0x56c>
  4022a8:	9c08      	ldr	r4, [sp, #32]
  4022aa:	2c66      	cmp	r4, #102	; 0x66
  4022ac:	d115      	bne.n	4022da <_svfprintf_r+0x536>
  4022ae:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4022b0:	2b00      	cmp	r3, #0
  4022b2:	dd09      	ble.n	4022c8 <_svfprintf_r+0x524>
  4022b4:	f1b9 0f00 	cmp.w	r9, #0
  4022b8:	d102      	bne.n	4022c0 <_svfprintf_r+0x51c>
  4022ba:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4022bc:	07e8      	lsls	r0, r5, #31
  4022be:	d523      	bpl.n	402308 <_svfprintf_r+0x564>
  4022c0:	f109 0901 	add.w	r9, r9, #1
  4022c4:	444b      	add	r3, r9
  4022c6:	e01f      	b.n	402308 <_svfprintf_r+0x564>
  4022c8:	f1b9 0f00 	cmp.w	r9, #0
  4022cc:	d102      	bne.n	4022d4 <_svfprintf_r+0x530>
  4022ce:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4022d0:	07e1      	lsls	r1, r4, #31
  4022d2:	d515      	bpl.n	402300 <_svfprintf_r+0x55c>
  4022d4:	f109 0302 	add.w	r3, r9, #2
  4022d8:	e016      	b.n	402308 <_svfprintf_r+0x564>
  4022da:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4022dc:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4022de:	42ab      	cmp	r3, r5
  4022e0:	db04      	blt.n	4022ec <_svfprintf_r+0x548>
  4022e2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4022e4:	07e2      	lsls	r2, r4, #31
  4022e6:	d50d      	bpl.n	402304 <_svfprintf_r+0x560>
  4022e8:	3301      	adds	r3, #1
  4022ea:	e006      	b.n	4022fa <_svfprintf_r+0x556>
  4022ec:	2b00      	cmp	r3, #0
  4022ee:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4022f0:	bfd4      	ite	le
  4022f2:	f1c3 0302 	rsble	r3, r3, #2
  4022f6:	2301      	movgt	r3, #1
  4022f8:	4423      	add	r3, r4
  4022fa:	2567      	movs	r5, #103	; 0x67
  4022fc:	9511      	str	r5, [sp, #68]	; 0x44
  4022fe:	e003      	b.n	402308 <_svfprintf_r+0x564>
  402300:	2301      	movs	r3, #1
  402302:	e001      	b.n	402308 <_svfprintf_r+0x564>
  402304:	2467      	movs	r4, #103	; 0x67
  402306:	9411      	str	r4, [sp, #68]	; 0x44
  402308:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40230a:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
  40230c:	9508      	str	r5, [sp, #32]
  40230e:	4699      	mov	r9, r3
  402310:	9d19      	ldr	r5, [sp, #100]	; 0x64
  402312:	b115      	cbz	r5, 40231a <_svfprintf_r+0x576>
  402314:	232d      	movs	r3, #45	; 0x2d
  402316:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40231a:	2500      	movs	r5, #0
  40231c:	e149      	b.n	4025b2 <_svfprintf_r+0x80e>
  40231e:	f017 0f20 	tst.w	r7, #32
  402322:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402326:	f108 0104 	add.w	r1, r8, #4
  40232a:	d008      	beq.n	40233e <_svfprintf_r+0x59a>
  40232c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40232e:	f8d8 0000 	ldr.w	r0, [r8]
  402332:	17e5      	asrs	r5, r4, #31
  402334:	4622      	mov	r2, r4
  402336:	462b      	mov	r3, r5
  402338:	e9c0 2300 	strd	r2, r3, [r0]
  40233c:	e00c      	b.n	402358 <_svfprintf_r+0x5b4>
  40233e:	06fb      	lsls	r3, r7, #27
  402340:	d406      	bmi.n	402350 <_svfprintf_r+0x5ac>
  402342:	067d      	lsls	r5, r7, #25
  402344:	d504      	bpl.n	402350 <_svfprintf_r+0x5ac>
  402346:	f8d8 3000 	ldr.w	r3, [r8]
  40234a:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40234c:	801c      	strh	r4, [r3, #0]
  40234e:	e003      	b.n	402358 <_svfprintf_r+0x5b4>
  402350:	f8d8 3000 	ldr.w	r3, [r8]
  402354:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402356:	601d      	str	r5, [r3, #0]
  402358:	4688      	mov	r8, r1
  40235a:	e558      	b.n	401e0e <_svfprintf_r+0x6a>
  40235c:	f047 0710 	orr.w	r7, r7, #16
  402360:	f017 0320 	ands.w	r3, r7, #32
  402364:	d009      	beq.n	40237a <_svfprintf_r+0x5d6>
  402366:	f108 0807 	add.w	r8, r8, #7
  40236a:	f028 0307 	bic.w	r3, r8, #7
  40236e:	e9d3 4500 	ldrd	r4, r5, [r3]
  402372:	f103 0808 	add.w	r8, r3, #8
  402376:	2300      	movs	r3, #0
  402378:	e088      	b.n	40248c <_svfprintf_r+0x6e8>
  40237a:	f017 0110 	ands.w	r1, r7, #16
  40237e:	f108 0204 	add.w	r2, r8, #4
  402382:	d107      	bne.n	402394 <_svfprintf_r+0x5f0>
  402384:	f017 0340 	ands.w	r3, r7, #64	; 0x40
  402388:	d004      	beq.n	402394 <_svfprintf_r+0x5f0>
  40238a:	f8b8 4000 	ldrh.w	r4, [r8]
  40238e:	2500      	movs	r5, #0
  402390:	4690      	mov	r8, r2
  402392:	e7f0      	b.n	402376 <_svfprintf_r+0x5d2>
  402394:	f8d8 4000 	ldr.w	r4, [r8]
  402398:	2500      	movs	r5, #0
  40239a:	4690      	mov	r8, r2
  40239c:	e076      	b.n	40248c <_svfprintf_r+0x6e8>
  40239e:	2330      	movs	r3, #48	; 0x30
  4023a0:	2278      	movs	r2, #120	; 0x78
  4023a2:	48a8      	ldr	r0, [pc, #672]	; (402644 <_svfprintf_r+0x8a0>)
  4023a4:	f8d8 4000 	ldr.w	r4, [r8]
  4023a8:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  4023ac:	2500      	movs	r5, #0
  4023ae:	f047 0702 	orr.w	r7, r7, #2
  4023b2:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  4023b6:	f108 0804 	add.w	r8, r8, #4
  4023ba:	901b      	str	r0, [sp, #108]	; 0x6c
  4023bc:	2302      	movs	r3, #2
  4023be:	9208      	str	r2, [sp, #32]
  4023c0:	e064      	b.n	40248c <_svfprintf_r+0x6e8>
  4023c2:	4643      	mov	r3, r8
  4023c4:	2500      	movs	r5, #0
  4023c6:	681b      	ldr	r3, [r3, #0]
  4023c8:	9307      	str	r3, [sp, #28]
  4023ca:	45a9      	cmp	r9, r5
  4023cc:	f108 0804 	add.w	r8, r8, #4
  4023d0:	f88d 5077 	strb.w	r5, [sp, #119]	; 0x77
  4023d4:	db0d      	blt.n	4023f2 <_svfprintf_r+0x64e>
  4023d6:	4618      	mov	r0, r3
  4023d8:	4629      	mov	r1, r5
  4023da:	464a      	mov	r2, r9
  4023dc:	f001 fe2c 	bl	404038 <memchr>
  4023e0:	2800      	cmp	r0, #0
  4023e2:	f000 80e4 	beq.w	4025ae <_svfprintf_r+0x80a>
  4023e6:	9c07      	ldr	r4, [sp, #28]
  4023e8:	1b00      	subs	r0, r0, r4
  4023ea:	4548      	cmp	r0, r9
  4023ec:	bfb8      	it	lt
  4023ee:	4681      	movlt	r9, r0
  4023f0:	e0de      	b.n	4025b0 <_svfprintf_r+0x80c>
  4023f2:	9807      	ldr	r0, [sp, #28]
  4023f4:	f7ff fcc0 	bl	401d78 <strlen>
  4023f8:	4681      	mov	r9, r0
  4023fa:	e0d9      	b.n	4025b0 <_svfprintf_r+0x80c>
  4023fc:	f047 0710 	orr.w	r7, r7, #16
  402400:	06bc      	lsls	r4, r7, #26
  402402:	d508      	bpl.n	402416 <_svfprintf_r+0x672>
  402404:	f108 0807 	add.w	r8, r8, #7
  402408:	f028 0307 	bic.w	r3, r8, #7
  40240c:	f103 0808 	add.w	r8, r3, #8
  402410:	e9d3 4500 	ldrd	r4, r5, [r3]
  402414:	e00d      	b.n	402432 <_svfprintf_r+0x68e>
  402416:	f017 0f10 	tst.w	r7, #16
  40241a:	f108 0304 	add.w	r3, r8, #4
  40241e:	d104      	bne.n	40242a <_svfprintf_r+0x686>
  402420:	0678      	lsls	r0, r7, #25
  402422:	d502      	bpl.n	40242a <_svfprintf_r+0x686>
  402424:	f8b8 4000 	ldrh.w	r4, [r8]
  402428:	e001      	b.n	40242e <_svfprintf_r+0x68a>
  40242a:	f8d8 4000 	ldr.w	r4, [r8]
  40242e:	2500      	movs	r5, #0
  402430:	4698      	mov	r8, r3
  402432:	2301      	movs	r3, #1
  402434:	e02a      	b.n	40248c <_svfprintf_r+0x6e8>
  402436:	4d83      	ldr	r5, [pc, #524]	; (402644 <_svfprintf_r+0x8a0>)
  402438:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40243c:	951b      	str	r5, [sp, #108]	; 0x6c
  40243e:	06b9      	lsls	r1, r7, #26
  402440:	d508      	bpl.n	402454 <_svfprintf_r+0x6b0>
  402442:	f108 0807 	add.w	r8, r8, #7
  402446:	f028 0307 	bic.w	r3, r8, #7
  40244a:	f103 0808 	add.w	r8, r3, #8
  40244e:	e9d3 4500 	ldrd	r4, r5, [r3]
  402452:	e00d      	b.n	402470 <_svfprintf_r+0x6cc>
  402454:	f017 0f10 	tst.w	r7, #16
  402458:	f108 0304 	add.w	r3, r8, #4
  40245c:	d104      	bne.n	402468 <_svfprintf_r+0x6c4>
  40245e:	067a      	lsls	r2, r7, #25
  402460:	d502      	bpl.n	402468 <_svfprintf_r+0x6c4>
  402462:	f8b8 4000 	ldrh.w	r4, [r8]
  402466:	e001      	b.n	40246c <_svfprintf_r+0x6c8>
  402468:	f8d8 4000 	ldr.w	r4, [r8]
  40246c:	2500      	movs	r5, #0
  40246e:	4698      	mov	r8, r3
  402470:	07fb      	lsls	r3, r7, #31
  402472:	d50a      	bpl.n	40248a <_svfprintf_r+0x6e6>
  402474:	ea54 0005 	orrs.w	r0, r4, r5
  402478:	d007      	beq.n	40248a <_svfprintf_r+0x6e6>
  40247a:	2330      	movs	r3, #48	; 0x30
  40247c:	9908      	ldr	r1, [sp, #32]
  40247e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  402482:	f88d 1079 	strb.w	r1, [sp, #121]	; 0x79
  402486:	f047 0702 	orr.w	r7, r7, #2
  40248a:	2302      	movs	r3, #2
  40248c:	2200      	movs	r2, #0
  40248e:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
  402492:	e000      	b.n	402496 <_svfprintf_r+0x6f2>
  402494:	2301      	movs	r3, #1
  402496:	f1b9 0f00 	cmp.w	r9, #0
  40249a:	bfa8      	it	ge
  40249c:	f027 0780 	bicge.w	r7, r7, #128	; 0x80
  4024a0:	ea54 0205 	orrs.w	r2, r4, r5
  4024a4:	d102      	bne.n	4024ac <_svfprintf_r+0x708>
  4024a6:	f1b9 0f00 	cmp.w	r9, #0
  4024aa:	d05a      	beq.n	402562 <_svfprintf_r+0x7be>
  4024ac:	2b01      	cmp	r3, #1
  4024ae:	d01f      	beq.n	4024f0 <_svfprintf_r+0x74c>
  4024b0:	2b02      	cmp	r3, #2
  4024b2:	f10d 03c7 	add.w	r3, sp, #199	; 0xc7
  4024b6:	d041      	beq.n	40253c <_svfprintf_r+0x798>
  4024b8:	08e1      	lsrs	r1, r4, #3
  4024ba:	ea41 7045 	orr.w	r0, r1, r5, lsl #29
  4024be:	08e9      	lsrs	r1, r5, #3
  4024c0:	9014      	str	r0, [sp, #80]	; 0x50
  4024c2:	9115      	str	r1, [sp, #84]	; 0x54
  4024c4:	f004 0207 	and.w	r2, r4, #7
  4024c8:	e9dd 4514 	ldrd	r4, r5, [sp, #80]	; 0x50
  4024cc:	3230      	adds	r2, #48	; 0x30
  4024ce:	ea54 0005 	orrs.w	r0, r4, r5
  4024d2:	9307      	str	r3, [sp, #28]
  4024d4:	701a      	strb	r2, [r3, #0]
  4024d6:	f103 33ff 	add.w	r3, r3, #4294967295
  4024da:	d1ed      	bne.n	4024b8 <_svfprintf_r+0x714>
  4024dc:	07f8      	lsls	r0, r7, #31
  4024de:	9907      	ldr	r1, [sp, #28]
  4024e0:	d54c      	bpl.n	40257c <_svfprintf_r+0x7d8>
  4024e2:	2a30      	cmp	r2, #48	; 0x30
  4024e4:	d04a      	beq.n	40257c <_svfprintf_r+0x7d8>
  4024e6:	9307      	str	r3, [sp, #28]
  4024e8:	2330      	movs	r3, #48	; 0x30
  4024ea:	f801 3c01 	strb.w	r3, [r1, #-1]
  4024ee:	e045      	b.n	40257c <_svfprintf_r+0x7d8>
  4024f0:	2d00      	cmp	r5, #0
  4024f2:	bf08      	it	eq
  4024f4:	2c0a      	cmpeq	r4, #10
  4024f6:	d205      	bcs.n	402504 <_svfprintf_r+0x760>
  4024f8:	3430      	adds	r4, #48	; 0x30
  4024fa:	f88d 40c7 	strb.w	r4, [sp, #199]	; 0xc7
  4024fe:	f10d 04c7 	add.w	r4, sp, #199	; 0xc7
  402502:	e03a      	b.n	40257a <_svfprintf_r+0x7d6>
  402504:	f10d 00c7 	add.w	r0, sp, #199	; 0xc7
  402508:	900a      	str	r0, [sp, #40]	; 0x28
  40250a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40250c:	9107      	str	r1, [sp, #28]
  40250e:	4620      	mov	r0, r4
  402510:	4629      	mov	r1, r5
  402512:	220a      	movs	r2, #10
  402514:	2300      	movs	r3, #0
  402516:	f003 f92b 	bl	405770 <__aeabi_uldivmod>
  40251a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40251c:	3230      	adds	r2, #48	; 0x30
  40251e:	f803 2901 	strb.w	r2, [r3], #-1
  402522:	4620      	mov	r0, r4
  402524:	930a      	str	r3, [sp, #40]	; 0x28
  402526:	4629      	mov	r1, r5
  402528:	220a      	movs	r2, #10
  40252a:	2300      	movs	r3, #0
  40252c:	f003 f920 	bl	405770 <__aeabi_uldivmod>
  402530:	4604      	mov	r4, r0
  402532:	460d      	mov	r5, r1
  402534:	ea54 0005 	orrs.w	r0, r4, r5
  402538:	d1e7      	bne.n	40250a <_svfprintf_r+0x766>
  40253a:	e01f      	b.n	40257c <_svfprintf_r+0x7d8>
  40253c:	f004 020f 	and.w	r2, r4, #15
  402540:	991b      	ldr	r1, [sp, #108]	; 0x6c
  402542:	9307      	str	r3, [sp, #28]
  402544:	5c8a      	ldrb	r2, [r1, r2]
  402546:	f803 2901 	strb.w	r2, [r3], #-1
  40254a:	0922      	lsrs	r2, r4, #4
  40254c:	ea42 7005 	orr.w	r0, r2, r5, lsl #28
  402550:	0929      	lsrs	r1, r5, #4
  402552:	9016      	str	r0, [sp, #88]	; 0x58
  402554:	9117      	str	r1, [sp, #92]	; 0x5c
  402556:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  40255a:	ea54 0205 	orrs.w	r2, r4, r5
  40255e:	d1ed      	bne.n	40253c <_svfprintf_r+0x798>
  402560:	e00c      	b.n	40257c <_svfprintf_r+0x7d8>
  402562:	b933      	cbnz	r3, 402572 <_svfprintf_r+0x7ce>
  402564:	07fb      	lsls	r3, r7, #31
  402566:	d507      	bpl.n	402578 <_svfprintf_r+0x7d4>
  402568:	ac42      	add	r4, sp, #264	; 0x108
  40256a:	2330      	movs	r3, #48	; 0x30
  40256c:	f804 3d41 	strb.w	r3, [r4, #-65]!
  402570:	e003      	b.n	40257a <_svfprintf_r+0x7d6>
  402572:	ad32      	add	r5, sp, #200	; 0xc8
  402574:	9507      	str	r5, [sp, #28]
  402576:	e001      	b.n	40257c <_svfprintf_r+0x7d8>
  402578:	ac32      	add	r4, sp, #200	; 0xc8
  40257a:	9407      	str	r4, [sp, #28]
  40257c:	9c07      	ldr	r4, [sp, #28]
  40257e:	464d      	mov	r5, r9
  402580:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  402584:	ebc4 0909 	rsb	r9, r4, r9
  402588:	2400      	movs	r4, #0
  40258a:	e012      	b.n	4025b2 <_svfprintf_r+0x80e>
  40258c:	9d08      	ldr	r5, [sp, #32]
  40258e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402592:	2d00      	cmp	r5, #0
  402594:	f000 8388 	beq.w	402ca8 <_svfprintf_r+0xf04>
  402598:	f88d 50a0 	strb.w	r5, [sp, #160]	; 0xa0
  40259c:	2500      	movs	r5, #0
  40259e:	f88d 5077 	strb.w	r5, [sp, #119]	; 0x77
  4025a2:	a828      	add	r0, sp, #160	; 0xa0
  4025a4:	f04f 0901 	mov.w	r9, #1
  4025a8:	462c      	mov	r4, r5
  4025aa:	9007      	str	r0, [sp, #28]
  4025ac:	e001      	b.n	4025b2 <_svfprintf_r+0x80e>
  4025ae:	4605      	mov	r5, r0
  4025b0:	462c      	mov	r4, r5
  4025b2:	f89d 3077 	ldrb.w	r3, [sp, #119]	; 0x77
  4025b6:	45a9      	cmp	r9, r5
  4025b8:	bfac      	ite	ge
  4025ba:	4649      	movge	r1, r9
  4025bc:	4629      	movlt	r1, r5
  4025be:	910a      	str	r1, [sp, #40]	; 0x28
  4025c0:	b10b      	cbz	r3, 4025c6 <_svfprintf_r+0x822>
  4025c2:	3101      	adds	r1, #1
  4025c4:	910a      	str	r1, [sp, #40]	; 0x28
  4025c6:	f017 0302 	ands.w	r3, r7, #2
  4025ca:	9311      	str	r3, [sp, #68]	; 0x44
  4025cc:	d002      	beq.n	4025d4 <_svfprintf_r+0x830>
  4025ce:	980a      	ldr	r0, [sp, #40]	; 0x28
  4025d0:	3002      	adds	r0, #2
  4025d2:	900a      	str	r0, [sp, #40]	; 0x28
  4025d4:	f017 0384 	ands.w	r3, r7, #132	; 0x84
  4025d8:	9319      	str	r3, [sp, #100]	; 0x64
  4025da:	d140      	bne.n	40265e <_svfprintf_r+0x8ba>
  4025dc:	980e      	ldr	r0, [sp, #56]	; 0x38
  4025de:	990a      	ldr	r1, [sp, #40]	; 0x28
  4025e0:	ebc1 0c00 	rsb	ip, r1, r0
  4025e4:	f1bc 0f00 	cmp.w	ip, #0
  4025e8:	dd39      	ble.n	40265e <_svfprintf_r+0x8ba>
  4025ea:	4b17      	ldr	r3, [pc, #92]	; (402648 <_svfprintf_r+0x8a4>)
  4025ec:	6033      	str	r3, [r6, #0]
  4025ee:	f1bc 0f10 	cmp.w	ip, #16
  4025f2:	dd1b      	ble.n	40262c <_svfprintf_r+0x888>
  4025f4:	2310      	movs	r3, #16
  4025f6:	6073      	str	r3, [r6, #4]
  4025f8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4025fa:	3310      	adds	r3, #16
  4025fc:	9327      	str	r3, [sp, #156]	; 0x9c
  4025fe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402600:	3301      	adds	r3, #1
  402602:	2b07      	cmp	r3, #7
  402604:	9326      	str	r3, [sp, #152]	; 0x98
  402606:	dc01      	bgt.n	40260c <_svfprintf_r+0x868>
  402608:	3608      	adds	r6, #8
  40260a:	e00c      	b.n	402626 <_svfprintf_r+0x882>
  40260c:	4650      	mov	r0, sl
  40260e:	4659      	mov	r1, fp
  402610:	aa25      	add	r2, sp, #148	; 0x94
  402612:	f8cd c018 	str.w	ip, [sp, #24]
  402616:	f002 fb13 	bl	404c40 <__ssprint_r>
  40261a:	f8dd c018 	ldr.w	ip, [sp, #24]
  40261e:	2800      	cmp	r0, #0
  402620:	f040 8349 	bne.w	402cb6 <_svfprintf_r+0xf12>
  402624:	ae32      	add	r6, sp, #200	; 0xc8
  402626:	f1ac 0c10 	sub.w	ip, ip, #16
  40262a:	e7de      	b.n	4025ea <_svfprintf_r+0x846>
  40262c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  40262e:	f8c6 c004 	str.w	ip, [r6, #4]
  402632:	4463      	add	r3, ip
  402634:	9327      	str	r3, [sp, #156]	; 0x9c
  402636:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402638:	3301      	adds	r3, #1
  40263a:	2b07      	cmp	r3, #7
  40263c:	9326      	str	r3, [sp, #152]	; 0x98
  40263e:	dc05      	bgt.n	40264c <_svfprintf_r+0x8a8>
  402640:	3608      	adds	r6, #8
  402642:	e00c      	b.n	40265e <_svfprintf_r+0x8ba>
  402644:	00405eab 	.word	0x00405eab
  402648:	00405e6a 	.word	0x00405e6a
  40264c:	4650      	mov	r0, sl
  40264e:	4659      	mov	r1, fp
  402650:	aa25      	add	r2, sp, #148	; 0x94
  402652:	f002 faf5 	bl	404c40 <__ssprint_r>
  402656:	2800      	cmp	r0, #0
  402658:	f040 832d 	bne.w	402cb6 <_svfprintf_r+0xf12>
  40265c:	ae32      	add	r6, sp, #200	; 0xc8
  40265e:	f89d 3077 	ldrb.w	r3, [sp, #119]	; 0x77
  402662:	b1bb      	cbz	r3, 402694 <_svfprintf_r+0x8f0>
  402664:	f10d 0377 	add.w	r3, sp, #119	; 0x77
  402668:	6033      	str	r3, [r6, #0]
  40266a:	2301      	movs	r3, #1
  40266c:	6073      	str	r3, [r6, #4]
  40266e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402670:	3301      	adds	r3, #1
  402672:	9327      	str	r3, [sp, #156]	; 0x9c
  402674:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402676:	3301      	adds	r3, #1
  402678:	2b07      	cmp	r3, #7
  40267a:	9326      	str	r3, [sp, #152]	; 0x98
  40267c:	dc01      	bgt.n	402682 <_svfprintf_r+0x8de>
  40267e:	3608      	adds	r6, #8
  402680:	e008      	b.n	402694 <_svfprintf_r+0x8f0>
  402682:	4650      	mov	r0, sl
  402684:	4659      	mov	r1, fp
  402686:	aa25      	add	r2, sp, #148	; 0x94
  402688:	f002 fada 	bl	404c40 <__ssprint_r>
  40268c:	2800      	cmp	r0, #0
  40268e:	f040 8312 	bne.w	402cb6 <_svfprintf_r+0xf12>
  402692:	ae32      	add	r6, sp, #200	; 0xc8
  402694:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402696:	b1b3      	cbz	r3, 4026c6 <_svfprintf_r+0x922>
  402698:	ab1e      	add	r3, sp, #120	; 0x78
  40269a:	6033      	str	r3, [r6, #0]
  40269c:	2302      	movs	r3, #2
  40269e:	6073      	str	r3, [r6, #4]
  4026a0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4026a2:	3302      	adds	r3, #2
  4026a4:	9327      	str	r3, [sp, #156]	; 0x9c
  4026a6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4026a8:	3301      	adds	r3, #1
  4026aa:	2b07      	cmp	r3, #7
  4026ac:	9326      	str	r3, [sp, #152]	; 0x98
  4026ae:	dc01      	bgt.n	4026b4 <_svfprintf_r+0x910>
  4026b0:	3608      	adds	r6, #8
  4026b2:	e008      	b.n	4026c6 <_svfprintf_r+0x922>
  4026b4:	4650      	mov	r0, sl
  4026b6:	4659      	mov	r1, fp
  4026b8:	aa25      	add	r2, sp, #148	; 0x94
  4026ba:	f002 fac1 	bl	404c40 <__ssprint_r>
  4026be:	2800      	cmp	r0, #0
  4026c0:	f040 82f9 	bne.w	402cb6 <_svfprintf_r+0xf12>
  4026c4:	ae32      	add	r6, sp, #200	; 0xc8
  4026c6:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4026c8:	2b80      	cmp	r3, #128	; 0x80
  4026ca:	d13c      	bne.n	402746 <_svfprintf_r+0x9a2>
  4026cc:	980e      	ldr	r0, [sp, #56]	; 0x38
  4026ce:	990a      	ldr	r1, [sp, #40]	; 0x28
  4026d0:	ebc1 0c00 	rsb	ip, r1, r0
  4026d4:	f1bc 0f00 	cmp.w	ip, #0
  4026d8:	dd35      	ble.n	402746 <_svfprintf_r+0x9a2>
  4026da:	4b9c      	ldr	r3, [pc, #624]	; (40294c <_svfprintf_r+0xba8>)
  4026dc:	6033      	str	r3, [r6, #0]
  4026de:	f1bc 0f10 	cmp.w	ip, #16
  4026e2:	dd1b      	ble.n	40271c <_svfprintf_r+0x978>
  4026e4:	2310      	movs	r3, #16
  4026e6:	6073      	str	r3, [r6, #4]
  4026e8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4026ea:	3310      	adds	r3, #16
  4026ec:	9327      	str	r3, [sp, #156]	; 0x9c
  4026ee:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4026f0:	3301      	adds	r3, #1
  4026f2:	2b07      	cmp	r3, #7
  4026f4:	9326      	str	r3, [sp, #152]	; 0x98
  4026f6:	dc01      	bgt.n	4026fc <_svfprintf_r+0x958>
  4026f8:	3608      	adds	r6, #8
  4026fa:	e00c      	b.n	402716 <_svfprintf_r+0x972>
  4026fc:	4650      	mov	r0, sl
  4026fe:	4659      	mov	r1, fp
  402700:	aa25      	add	r2, sp, #148	; 0x94
  402702:	f8cd c018 	str.w	ip, [sp, #24]
  402706:	f002 fa9b 	bl	404c40 <__ssprint_r>
  40270a:	f8dd c018 	ldr.w	ip, [sp, #24]
  40270e:	2800      	cmp	r0, #0
  402710:	f040 82d1 	bne.w	402cb6 <_svfprintf_r+0xf12>
  402714:	ae32      	add	r6, sp, #200	; 0xc8
  402716:	f1ac 0c10 	sub.w	ip, ip, #16
  40271a:	e7de      	b.n	4026da <_svfprintf_r+0x936>
  40271c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  40271e:	f8c6 c004 	str.w	ip, [r6, #4]
  402722:	4463      	add	r3, ip
  402724:	9327      	str	r3, [sp, #156]	; 0x9c
  402726:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402728:	3301      	adds	r3, #1
  40272a:	2b07      	cmp	r3, #7
  40272c:	9326      	str	r3, [sp, #152]	; 0x98
  40272e:	dc01      	bgt.n	402734 <_svfprintf_r+0x990>
  402730:	3608      	adds	r6, #8
  402732:	e008      	b.n	402746 <_svfprintf_r+0x9a2>
  402734:	4650      	mov	r0, sl
  402736:	4659      	mov	r1, fp
  402738:	aa25      	add	r2, sp, #148	; 0x94
  40273a:	f002 fa81 	bl	404c40 <__ssprint_r>
  40273e:	2800      	cmp	r0, #0
  402740:	f040 82b9 	bne.w	402cb6 <_svfprintf_r+0xf12>
  402744:	ae32      	add	r6, sp, #200	; 0xc8
  402746:	ebc9 0505 	rsb	r5, r9, r5
  40274a:	2d00      	cmp	r5, #0
  40274c:	dd2e      	ble.n	4027ac <_svfprintf_r+0xa08>
  40274e:	4b7f      	ldr	r3, [pc, #508]	; (40294c <_svfprintf_r+0xba8>)
  402750:	6033      	str	r3, [r6, #0]
  402752:	2d10      	cmp	r5, #16
  402754:	dd16      	ble.n	402784 <_svfprintf_r+0x9e0>
  402756:	2310      	movs	r3, #16
  402758:	6073      	str	r3, [r6, #4]
  40275a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  40275c:	3310      	adds	r3, #16
  40275e:	9327      	str	r3, [sp, #156]	; 0x9c
  402760:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402762:	3301      	adds	r3, #1
  402764:	2b07      	cmp	r3, #7
  402766:	9326      	str	r3, [sp, #152]	; 0x98
  402768:	dc01      	bgt.n	40276e <_svfprintf_r+0x9ca>
  40276a:	3608      	adds	r6, #8
  40276c:	e008      	b.n	402780 <_svfprintf_r+0x9dc>
  40276e:	4650      	mov	r0, sl
  402770:	4659      	mov	r1, fp
  402772:	aa25      	add	r2, sp, #148	; 0x94
  402774:	f002 fa64 	bl	404c40 <__ssprint_r>
  402778:	2800      	cmp	r0, #0
  40277a:	f040 829c 	bne.w	402cb6 <_svfprintf_r+0xf12>
  40277e:	ae32      	add	r6, sp, #200	; 0xc8
  402780:	3d10      	subs	r5, #16
  402782:	e7e4      	b.n	40274e <_svfprintf_r+0x9aa>
  402784:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402786:	6075      	str	r5, [r6, #4]
  402788:	441d      	add	r5, r3
  40278a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40278c:	9527      	str	r5, [sp, #156]	; 0x9c
  40278e:	3301      	adds	r3, #1
  402790:	2b07      	cmp	r3, #7
  402792:	9326      	str	r3, [sp, #152]	; 0x98
  402794:	dc01      	bgt.n	40279a <_svfprintf_r+0x9f6>
  402796:	3608      	adds	r6, #8
  402798:	e008      	b.n	4027ac <_svfprintf_r+0xa08>
  40279a:	4650      	mov	r0, sl
  40279c:	4659      	mov	r1, fp
  40279e:	aa25      	add	r2, sp, #148	; 0x94
  4027a0:	f002 fa4e 	bl	404c40 <__ssprint_r>
  4027a4:	2800      	cmp	r0, #0
  4027a6:	f040 8286 	bne.w	402cb6 <_svfprintf_r+0xf12>
  4027aa:	ae32      	add	r6, sp, #200	; 0xc8
  4027ac:	05fd      	lsls	r5, r7, #23
  4027ae:	d405      	bmi.n	4027bc <_svfprintf_r+0xa18>
  4027b0:	9c07      	ldr	r4, [sp, #28]
  4027b2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4027b4:	e886 0210 	stmia.w	r6, {r4, r9}
  4027b8:	444b      	add	r3, r9
  4027ba:	e0da      	b.n	402972 <_svfprintf_r+0xbce>
  4027bc:	9d08      	ldr	r5, [sp, #32]
  4027be:	2d65      	cmp	r5, #101	; 0x65
  4027c0:	f340 81a7 	ble.w	402b12 <_svfprintf_r+0xd6e>
  4027c4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  4027c8:	2200      	movs	r2, #0
  4027ca:	2300      	movs	r3, #0
  4027cc:	f002 ff76 	bl	4056bc <__aeabi_dcmpeq>
  4027d0:	2800      	cmp	r0, #0
  4027d2:	d059      	beq.n	402888 <_svfprintf_r+0xae4>
  4027d4:	4b5e      	ldr	r3, [pc, #376]	; (402950 <_svfprintf_r+0xbac>)
  4027d6:	6033      	str	r3, [r6, #0]
  4027d8:	2301      	movs	r3, #1
  4027da:	6073      	str	r3, [r6, #4]
  4027dc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4027de:	3301      	adds	r3, #1
  4027e0:	9327      	str	r3, [sp, #156]	; 0x9c
  4027e2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4027e4:	3301      	adds	r3, #1
  4027e6:	2b07      	cmp	r3, #7
  4027e8:	9326      	str	r3, [sp, #152]	; 0x98
  4027ea:	dc01      	bgt.n	4027f0 <_svfprintf_r+0xa4c>
  4027ec:	3608      	adds	r6, #8
  4027ee:	e008      	b.n	402802 <_svfprintf_r+0xa5e>
  4027f0:	4650      	mov	r0, sl
  4027f2:	4659      	mov	r1, fp
  4027f4:	aa25      	add	r2, sp, #148	; 0x94
  4027f6:	f002 fa23 	bl	404c40 <__ssprint_r>
  4027fa:	2800      	cmp	r0, #0
  4027fc:	f040 825b 	bne.w	402cb6 <_svfprintf_r+0xf12>
  402800:	ae32      	add	r6, sp, #200	; 0xc8
  402802:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402804:	9c09      	ldr	r4, [sp, #36]	; 0x24
  402806:	42a3      	cmp	r3, r4
  402808:	db02      	blt.n	402810 <_svfprintf_r+0xa6c>
  40280a:	07fc      	lsls	r4, r7, #31
  40280c:	f140 8202 	bpl.w	402c14 <_svfprintf_r+0xe70>
  402810:	9c10      	ldr	r4, [sp, #64]	; 0x40
  402812:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402814:	9d18      	ldr	r5, [sp, #96]	; 0x60
  402816:	6035      	str	r5, [r6, #0]
  402818:	4423      	add	r3, r4
  40281a:	9327      	str	r3, [sp, #156]	; 0x9c
  40281c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40281e:	6074      	str	r4, [r6, #4]
  402820:	3301      	adds	r3, #1
  402822:	2b07      	cmp	r3, #7
  402824:	9326      	str	r3, [sp, #152]	; 0x98
  402826:	dc01      	bgt.n	40282c <_svfprintf_r+0xa88>
  402828:	3608      	adds	r6, #8
  40282a:	e008      	b.n	40283e <_svfprintf_r+0xa9a>
  40282c:	4650      	mov	r0, sl
  40282e:	4659      	mov	r1, fp
  402830:	aa25      	add	r2, sp, #148	; 0x94
  402832:	f002 fa05 	bl	404c40 <__ssprint_r>
  402836:	2800      	cmp	r0, #0
  402838:	f040 823d 	bne.w	402cb6 <_svfprintf_r+0xf12>
  40283c:	ae32      	add	r6, sp, #200	; 0xc8
  40283e:	9d09      	ldr	r5, [sp, #36]	; 0x24
  402840:	1e6c      	subs	r4, r5, #1
  402842:	2c00      	cmp	r4, #0
  402844:	f340 81e6 	ble.w	402c14 <_svfprintf_r+0xe70>
  402848:	4b40      	ldr	r3, [pc, #256]	; (40294c <_svfprintf_r+0xba8>)
  40284a:	6033      	str	r3, [r6, #0]
  40284c:	2c10      	cmp	r4, #16
  40284e:	dd16      	ble.n	40287e <_svfprintf_r+0xada>
  402850:	2310      	movs	r3, #16
  402852:	6073      	str	r3, [r6, #4]
  402854:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402856:	3310      	adds	r3, #16
  402858:	9327      	str	r3, [sp, #156]	; 0x9c
  40285a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40285c:	3301      	adds	r3, #1
  40285e:	2b07      	cmp	r3, #7
  402860:	9326      	str	r3, [sp, #152]	; 0x98
  402862:	dc01      	bgt.n	402868 <_svfprintf_r+0xac4>
  402864:	3608      	adds	r6, #8
  402866:	e008      	b.n	40287a <_svfprintf_r+0xad6>
  402868:	4650      	mov	r0, sl
  40286a:	4659      	mov	r1, fp
  40286c:	aa25      	add	r2, sp, #148	; 0x94
  40286e:	f002 f9e7 	bl	404c40 <__ssprint_r>
  402872:	2800      	cmp	r0, #0
  402874:	f040 821f 	bne.w	402cb6 <_svfprintf_r+0xf12>
  402878:	ae32      	add	r6, sp, #200	; 0xc8
  40287a:	3c10      	subs	r4, #16
  40287c:	e7e4      	b.n	402848 <_svfprintf_r+0xaa4>
  40287e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402880:	6074      	str	r4, [r6, #4]
  402882:	441c      	add	r4, r3
  402884:	9427      	str	r4, [sp, #156]	; 0x9c
  402886:	e134      	b.n	402af2 <_svfprintf_r+0xd4e>
  402888:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40288a:	2b00      	cmp	r3, #0
  40288c:	dc73      	bgt.n	402976 <_svfprintf_r+0xbd2>
  40288e:	4b30      	ldr	r3, [pc, #192]	; (402950 <_svfprintf_r+0xbac>)
  402890:	6033      	str	r3, [r6, #0]
  402892:	2301      	movs	r3, #1
  402894:	6073      	str	r3, [r6, #4]
  402896:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402898:	3301      	adds	r3, #1
  40289a:	9327      	str	r3, [sp, #156]	; 0x9c
  40289c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40289e:	3301      	adds	r3, #1
  4028a0:	2b07      	cmp	r3, #7
  4028a2:	9326      	str	r3, [sp, #152]	; 0x98
  4028a4:	dc01      	bgt.n	4028aa <_svfprintf_r+0xb06>
  4028a6:	3608      	adds	r6, #8
  4028a8:	e008      	b.n	4028bc <_svfprintf_r+0xb18>
  4028aa:	4650      	mov	r0, sl
  4028ac:	4659      	mov	r1, fp
  4028ae:	aa25      	add	r2, sp, #148	; 0x94
  4028b0:	f002 f9c6 	bl	404c40 <__ssprint_r>
  4028b4:	2800      	cmp	r0, #0
  4028b6:	f040 81fe 	bne.w	402cb6 <_svfprintf_r+0xf12>
  4028ba:	ae32      	add	r6, sp, #200	; 0xc8
  4028bc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4028be:	b923      	cbnz	r3, 4028ca <_svfprintf_r+0xb26>
  4028c0:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4028c2:	b914      	cbnz	r4, 4028ca <_svfprintf_r+0xb26>
  4028c4:	07f8      	lsls	r0, r7, #31
  4028c6:	f140 81a5 	bpl.w	402c14 <_svfprintf_r+0xe70>
  4028ca:	9c10      	ldr	r4, [sp, #64]	; 0x40
  4028cc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4028ce:	9d18      	ldr	r5, [sp, #96]	; 0x60
  4028d0:	6035      	str	r5, [r6, #0]
  4028d2:	4423      	add	r3, r4
  4028d4:	9327      	str	r3, [sp, #156]	; 0x9c
  4028d6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4028d8:	6074      	str	r4, [r6, #4]
  4028da:	3301      	adds	r3, #1
  4028dc:	2b07      	cmp	r3, #7
  4028de:	9326      	str	r3, [sp, #152]	; 0x98
  4028e0:	dc01      	bgt.n	4028e6 <_svfprintf_r+0xb42>
  4028e2:	3608      	adds	r6, #8
  4028e4:	e008      	b.n	4028f8 <_svfprintf_r+0xb54>
  4028e6:	4650      	mov	r0, sl
  4028e8:	4659      	mov	r1, fp
  4028ea:	aa25      	add	r2, sp, #148	; 0x94
  4028ec:	f002 f9a8 	bl	404c40 <__ssprint_r>
  4028f0:	2800      	cmp	r0, #0
  4028f2:	f040 81e0 	bne.w	402cb6 <_svfprintf_r+0xf12>
  4028f6:	ae32      	add	r6, sp, #200	; 0xc8
  4028f8:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
  4028fa:	4264      	negs	r4, r4
  4028fc:	2c00      	cmp	r4, #0
  4028fe:	dd32      	ble.n	402966 <_svfprintf_r+0xbc2>
  402900:	4b12      	ldr	r3, [pc, #72]	; (40294c <_svfprintf_r+0xba8>)
  402902:	6033      	str	r3, [r6, #0]
  402904:	2c10      	cmp	r4, #16
  402906:	dd16      	ble.n	402936 <_svfprintf_r+0xb92>
  402908:	2310      	movs	r3, #16
  40290a:	6073      	str	r3, [r6, #4]
  40290c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  40290e:	3310      	adds	r3, #16
  402910:	9327      	str	r3, [sp, #156]	; 0x9c
  402912:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402914:	3301      	adds	r3, #1
  402916:	2b07      	cmp	r3, #7
  402918:	9326      	str	r3, [sp, #152]	; 0x98
  40291a:	dc01      	bgt.n	402920 <_svfprintf_r+0xb7c>
  40291c:	3608      	adds	r6, #8
  40291e:	e008      	b.n	402932 <_svfprintf_r+0xb8e>
  402920:	4650      	mov	r0, sl
  402922:	4659      	mov	r1, fp
  402924:	aa25      	add	r2, sp, #148	; 0x94
  402926:	f002 f98b 	bl	404c40 <__ssprint_r>
  40292a:	2800      	cmp	r0, #0
  40292c:	f040 81c3 	bne.w	402cb6 <_svfprintf_r+0xf12>
  402930:	ae32      	add	r6, sp, #200	; 0xc8
  402932:	3c10      	subs	r4, #16
  402934:	e7e4      	b.n	402900 <_svfprintf_r+0xb5c>
  402936:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402938:	6074      	str	r4, [r6, #4]
  40293a:	441c      	add	r4, r3
  40293c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40293e:	9427      	str	r4, [sp, #156]	; 0x9c
  402940:	3301      	adds	r3, #1
  402942:	2b07      	cmp	r3, #7
  402944:	9326      	str	r3, [sp, #152]	; 0x98
  402946:	dc05      	bgt.n	402954 <_svfprintf_r+0xbb0>
  402948:	3608      	adds	r6, #8
  40294a:	e00c      	b.n	402966 <_svfprintf_r+0xbc2>
  40294c:	00405e7a 	.word	0x00405e7a
  402950:	00405ebc 	.word	0x00405ebc
  402954:	4650      	mov	r0, sl
  402956:	4659      	mov	r1, fp
  402958:	aa25      	add	r2, sp, #148	; 0x94
  40295a:	f002 f971 	bl	404c40 <__ssprint_r>
  40295e:	2800      	cmp	r0, #0
  402960:	f040 81a9 	bne.w	402cb6 <_svfprintf_r+0xf12>
  402964:	ae32      	add	r6, sp, #200	; 0xc8
  402966:	9d07      	ldr	r5, [sp, #28]
  402968:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40296a:	6035      	str	r5, [r6, #0]
  40296c:	6074      	str	r4, [r6, #4]
  40296e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402970:	4423      	add	r3, r4
  402972:	9327      	str	r3, [sp, #156]	; 0x9c
  402974:	e0bd      	b.n	402af2 <_svfprintf_r+0xd4e>
  402976:	9809      	ldr	r0, [sp, #36]	; 0x24
  402978:	9d07      	ldr	r5, [sp, #28]
  40297a:	4681      	mov	r9, r0
  40297c:	45a1      	cmp	r9, r4
  40297e:	bfa8      	it	ge
  402980:	46a1      	movge	r9, r4
  402982:	f1b9 0f00 	cmp.w	r9, #0
  402986:	4405      	add	r5, r0
  402988:	dd15      	ble.n	4029b6 <_svfprintf_r+0xc12>
  40298a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  40298c:	9907      	ldr	r1, [sp, #28]
  40298e:	444b      	add	r3, r9
  402990:	9327      	str	r3, [sp, #156]	; 0x9c
  402992:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402994:	3301      	adds	r3, #1
  402996:	2b07      	cmp	r3, #7
  402998:	e886 0202 	stmia.w	r6, {r1, r9}
  40299c:	9326      	str	r3, [sp, #152]	; 0x98
  40299e:	dc01      	bgt.n	4029a4 <_svfprintf_r+0xc00>
  4029a0:	3608      	adds	r6, #8
  4029a2:	e008      	b.n	4029b6 <_svfprintf_r+0xc12>
  4029a4:	4650      	mov	r0, sl
  4029a6:	4659      	mov	r1, fp
  4029a8:	aa25      	add	r2, sp, #148	; 0x94
  4029aa:	f002 f949 	bl	404c40 <__ssprint_r>
  4029ae:	2800      	cmp	r0, #0
  4029b0:	f040 8181 	bne.w	402cb6 <_svfprintf_r+0xf12>
  4029b4:	ae32      	add	r6, sp, #200	; 0xc8
  4029b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
  4029ba:	ebc9 0904 	rsb	r9, r9, r4
  4029be:	f1b9 0f00 	cmp.w	r9, #0
  4029c2:	dd31      	ble.n	402a28 <_svfprintf_r+0xc84>
  4029c4:	4b9a      	ldr	r3, [pc, #616]	; (402c30 <_svfprintf_r+0xe8c>)
  4029c6:	6033      	str	r3, [r6, #0]
  4029c8:	f1b9 0f10 	cmp.w	r9, #16
  4029cc:	dd17      	ble.n	4029fe <_svfprintf_r+0xc5a>
  4029ce:	2310      	movs	r3, #16
  4029d0:	6073      	str	r3, [r6, #4]
  4029d2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4029d4:	3310      	adds	r3, #16
  4029d6:	9327      	str	r3, [sp, #156]	; 0x9c
  4029d8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4029da:	3301      	adds	r3, #1
  4029dc:	2b07      	cmp	r3, #7
  4029de:	9326      	str	r3, [sp, #152]	; 0x98
  4029e0:	dc01      	bgt.n	4029e6 <_svfprintf_r+0xc42>
  4029e2:	3608      	adds	r6, #8
  4029e4:	e008      	b.n	4029f8 <_svfprintf_r+0xc54>
  4029e6:	4650      	mov	r0, sl
  4029e8:	4659      	mov	r1, fp
  4029ea:	aa25      	add	r2, sp, #148	; 0x94
  4029ec:	f002 f928 	bl	404c40 <__ssprint_r>
  4029f0:	2800      	cmp	r0, #0
  4029f2:	f040 8160 	bne.w	402cb6 <_svfprintf_r+0xf12>
  4029f6:	ae32      	add	r6, sp, #200	; 0xc8
  4029f8:	f1a9 0910 	sub.w	r9, r9, #16
  4029fc:	e7e2      	b.n	4029c4 <_svfprintf_r+0xc20>
  4029fe:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402a00:	f8c6 9004 	str.w	r9, [r6, #4]
  402a04:	444b      	add	r3, r9
  402a06:	9327      	str	r3, [sp, #156]	; 0x9c
  402a08:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a0a:	3301      	adds	r3, #1
  402a0c:	2b07      	cmp	r3, #7
  402a0e:	9326      	str	r3, [sp, #152]	; 0x98
  402a10:	dc01      	bgt.n	402a16 <_svfprintf_r+0xc72>
  402a12:	3608      	adds	r6, #8
  402a14:	e008      	b.n	402a28 <_svfprintf_r+0xc84>
  402a16:	4650      	mov	r0, sl
  402a18:	4659      	mov	r1, fp
  402a1a:	aa25      	add	r2, sp, #148	; 0x94
  402a1c:	f002 f910 	bl	404c40 <__ssprint_r>
  402a20:	2800      	cmp	r0, #0
  402a22:	f040 8148 	bne.w	402cb6 <_svfprintf_r+0xf12>
  402a26:	ae32      	add	r6, sp, #200	; 0xc8
  402a28:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402a2a:	9809      	ldr	r0, [sp, #36]	; 0x24
  402a2c:	9a07      	ldr	r2, [sp, #28]
  402a2e:	4283      	cmp	r3, r0
  402a30:	4414      	add	r4, r2
  402a32:	db01      	blt.n	402a38 <_svfprintf_r+0xc94>
  402a34:	07f9      	lsls	r1, r7, #31
  402a36:	d516      	bpl.n	402a66 <_svfprintf_r+0xcc2>
  402a38:	9a10      	ldr	r2, [sp, #64]	; 0x40
  402a3a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402a3c:	9918      	ldr	r1, [sp, #96]	; 0x60
  402a3e:	6031      	str	r1, [r6, #0]
  402a40:	4413      	add	r3, r2
  402a42:	9327      	str	r3, [sp, #156]	; 0x9c
  402a44:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a46:	6072      	str	r2, [r6, #4]
  402a48:	3301      	adds	r3, #1
  402a4a:	2b07      	cmp	r3, #7
  402a4c:	9326      	str	r3, [sp, #152]	; 0x98
  402a4e:	dc01      	bgt.n	402a54 <_svfprintf_r+0xcb0>
  402a50:	3608      	adds	r6, #8
  402a52:	e008      	b.n	402a66 <_svfprintf_r+0xcc2>
  402a54:	4650      	mov	r0, sl
  402a56:	4659      	mov	r1, fp
  402a58:	aa25      	add	r2, sp, #148	; 0x94
  402a5a:	f002 f8f1 	bl	404c40 <__ssprint_r>
  402a5e:	2800      	cmp	r0, #0
  402a60:	f040 8129 	bne.w	402cb6 <_svfprintf_r+0xf12>
  402a64:	ae32      	add	r6, sp, #200	; 0xc8
  402a66:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402a68:	9809      	ldr	r0, [sp, #36]	; 0x24
  402a6a:	1b2d      	subs	r5, r5, r4
  402a6c:	1ac3      	subs	r3, r0, r3
  402a6e:	429d      	cmp	r5, r3
  402a70:	bfa8      	it	ge
  402a72:	461d      	movge	r5, r3
  402a74:	2d00      	cmp	r5, #0
  402a76:	dd14      	ble.n	402aa2 <_svfprintf_r+0xcfe>
  402a78:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402a7a:	442b      	add	r3, r5
  402a7c:	9327      	str	r3, [sp, #156]	; 0x9c
  402a7e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a80:	3301      	adds	r3, #1
  402a82:	2b07      	cmp	r3, #7
  402a84:	e886 0030 	stmia.w	r6, {r4, r5}
  402a88:	9326      	str	r3, [sp, #152]	; 0x98
  402a8a:	dc01      	bgt.n	402a90 <_svfprintf_r+0xcec>
  402a8c:	3608      	adds	r6, #8
  402a8e:	e008      	b.n	402aa2 <_svfprintf_r+0xcfe>
  402a90:	4650      	mov	r0, sl
  402a92:	4659      	mov	r1, fp
  402a94:	aa25      	add	r2, sp, #148	; 0x94
  402a96:	f002 f8d3 	bl	404c40 <__ssprint_r>
  402a9a:	2800      	cmp	r0, #0
  402a9c:	f040 810b 	bne.w	402cb6 <_svfprintf_r+0xf12>
  402aa0:	ae32      	add	r6, sp, #200	; 0xc8
  402aa2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402aa4:	9c09      	ldr	r4, [sp, #36]	; 0x24
  402aa6:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
  402aaa:	1ae3      	subs	r3, r4, r3
  402aac:	1b5d      	subs	r5, r3, r5
  402aae:	2d00      	cmp	r5, #0
  402ab0:	f340 80b0 	ble.w	402c14 <_svfprintf_r+0xe70>
  402ab4:	4b5e      	ldr	r3, [pc, #376]	; (402c30 <_svfprintf_r+0xe8c>)
  402ab6:	6033      	str	r3, [r6, #0]
  402ab8:	2d10      	cmp	r5, #16
  402aba:	dd16      	ble.n	402aea <_svfprintf_r+0xd46>
  402abc:	2310      	movs	r3, #16
  402abe:	6073      	str	r3, [r6, #4]
  402ac0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402ac2:	3310      	adds	r3, #16
  402ac4:	9327      	str	r3, [sp, #156]	; 0x9c
  402ac6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402ac8:	3301      	adds	r3, #1
  402aca:	2b07      	cmp	r3, #7
  402acc:	9326      	str	r3, [sp, #152]	; 0x98
  402ace:	dc01      	bgt.n	402ad4 <_svfprintf_r+0xd30>
  402ad0:	3608      	adds	r6, #8
  402ad2:	e008      	b.n	402ae6 <_svfprintf_r+0xd42>
  402ad4:	4650      	mov	r0, sl
  402ad6:	4659      	mov	r1, fp
  402ad8:	aa25      	add	r2, sp, #148	; 0x94
  402ada:	f002 f8b1 	bl	404c40 <__ssprint_r>
  402ade:	2800      	cmp	r0, #0
  402ae0:	f040 80e9 	bne.w	402cb6 <_svfprintf_r+0xf12>
  402ae4:	ae32      	add	r6, sp, #200	; 0xc8
  402ae6:	3d10      	subs	r5, #16
  402ae8:	e7e4      	b.n	402ab4 <_svfprintf_r+0xd10>
  402aea:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402aec:	6075      	str	r5, [r6, #4]
  402aee:	441d      	add	r5, r3
  402af0:	9527      	str	r5, [sp, #156]	; 0x9c
  402af2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402af4:	3301      	adds	r3, #1
  402af6:	2b07      	cmp	r3, #7
  402af8:	9326      	str	r3, [sp, #152]	; 0x98
  402afa:	f340 808a 	ble.w	402c12 <_svfprintf_r+0xe6e>
  402afe:	4650      	mov	r0, sl
  402b00:	4659      	mov	r1, fp
  402b02:	aa25      	add	r2, sp, #148	; 0x94
  402b04:	f002 f89c 	bl	404c40 <__ssprint_r>
  402b08:	2800      	cmp	r0, #0
  402b0a:	f040 80d4 	bne.w	402cb6 <_svfprintf_r+0xf12>
  402b0e:	ae32      	add	r6, sp, #200	; 0xc8
  402b10:	e080      	b.n	402c14 <_svfprintf_r+0xe70>
  402b12:	9d09      	ldr	r5, [sp, #36]	; 0x24
  402b14:	2d01      	cmp	r5, #1
  402b16:	dc01      	bgt.n	402b1c <_svfprintf_r+0xd78>
  402b18:	07fa      	lsls	r2, r7, #31
  402b1a:	d56d      	bpl.n	402bf8 <_svfprintf_r+0xe54>
  402b1c:	2301      	movs	r3, #1
  402b1e:	6073      	str	r3, [r6, #4]
  402b20:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402b22:	9c07      	ldr	r4, [sp, #28]
  402b24:	6034      	str	r4, [r6, #0]
  402b26:	3301      	adds	r3, #1
  402b28:	9327      	str	r3, [sp, #156]	; 0x9c
  402b2a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b2c:	3301      	adds	r3, #1
  402b2e:	2b07      	cmp	r3, #7
  402b30:	9326      	str	r3, [sp, #152]	; 0x98
  402b32:	dc01      	bgt.n	402b38 <_svfprintf_r+0xd94>
  402b34:	3608      	adds	r6, #8
  402b36:	e008      	b.n	402b4a <_svfprintf_r+0xda6>
  402b38:	4650      	mov	r0, sl
  402b3a:	4659      	mov	r1, fp
  402b3c:	aa25      	add	r2, sp, #148	; 0x94
  402b3e:	f002 f87f 	bl	404c40 <__ssprint_r>
  402b42:	2800      	cmp	r0, #0
  402b44:	f040 80b7 	bne.w	402cb6 <_svfprintf_r+0xf12>
  402b48:	ae32      	add	r6, sp, #200	; 0xc8
  402b4a:	9c10      	ldr	r4, [sp, #64]	; 0x40
  402b4c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402b4e:	9d18      	ldr	r5, [sp, #96]	; 0x60
  402b50:	6035      	str	r5, [r6, #0]
  402b52:	4423      	add	r3, r4
  402b54:	9327      	str	r3, [sp, #156]	; 0x9c
  402b56:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b58:	6074      	str	r4, [r6, #4]
  402b5a:	3301      	adds	r3, #1
  402b5c:	2b07      	cmp	r3, #7
  402b5e:	9326      	str	r3, [sp, #152]	; 0x98
  402b60:	dc01      	bgt.n	402b66 <_svfprintf_r+0xdc2>
  402b62:	3608      	adds	r6, #8
  402b64:	e008      	b.n	402b78 <_svfprintf_r+0xdd4>
  402b66:	4650      	mov	r0, sl
  402b68:	4659      	mov	r1, fp
  402b6a:	aa25      	add	r2, sp, #148	; 0x94
  402b6c:	f002 f868 	bl	404c40 <__ssprint_r>
  402b70:	2800      	cmp	r0, #0
  402b72:	f040 80a0 	bne.w	402cb6 <_svfprintf_r+0xf12>
  402b76:	ae32      	add	r6, sp, #200	; 0xc8
  402b78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  402b7c:	2200      	movs	r2, #0
  402b7e:	2300      	movs	r3, #0
  402b80:	f002 fd9c 	bl	4056bc <__aeabi_dcmpeq>
  402b84:	9d09      	ldr	r5, [sp, #36]	; 0x24
  402b86:	1e6c      	subs	r4, r5, #1
  402b88:	b940      	cbnz	r0, 402b9c <_svfprintf_r+0xdf8>
  402b8a:	9d07      	ldr	r5, [sp, #28]
  402b8c:	1c6b      	adds	r3, r5, #1
  402b8e:	e886 0018 	stmia.w	r6, {r3, r4}
  402b92:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402b94:	9c09      	ldr	r4, [sp, #36]	; 0x24
  402b96:	3b01      	subs	r3, #1
  402b98:	4423      	add	r3, r4
  402b9a:	e033      	b.n	402c04 <_svfprintf_r+0xe60>
  402b9c:	2c00      	cmp	r4, #0
  402b9e:	dd34      	ble.n	402c0a <_svfprintf_r+0xe66>
  402ba0:	4b23      	ldr	r3, [pc, #140]	; (402c30 <_svfprintf_r+0xe8c>)
  402ba2:	6033      	str	r3, [r6, #0]
  402ba4:	2c10      	cmp	r4, #16
  402ba6:	dd15      	ble.n	402bd4 <_svfprintf_r+0xe30>
  402ba8:	2310      	movs	r3, #16
  402baa:	6073      	str	r3, [r6, #4]
  402bac:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402bae:	3310      	adds	r3, #16
  402bb0:	9327      	str	r3, [sp, #156]	; 0x9c
  402bb2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402bb4:	3301      	adds	r3, #1
  402bb6:	2b07      	cmp	r3, #7
  402bb8:	9326      	str	r3, [sp, #152]	; 0x98
  402bba:	dc01      	bgt.n	402bc0 <_svfprintf_r+0xe1c>
  402bbc:	3608      	adds	r6, #8
  402bbe:	e007      	b.n	402bd0 <_svfprintf_r+0xe2c>
  402bc0:	4650      	mov	r0, sl
  402bc2:	4659      	mov	r1, fp
  402bc4:	aa25      	add	r2, sp, #148	; 0x94
  402bc6:	f002 f83b 	bl	404c40 <__ssprint_r>
  402bca:	2800      	cmp	r0, #0
  402bcc:	d173      	bne.n	402cb6 <_svfprintf_r+0xf12>
  402bce:	ae32      	add	r6, sp, #200	; 0xc8
  402bd0:	3c10      	subs	r4, #16
  402bd2:	e7e5      	b.n	402ba0 <_svfprintf_r+0xdfc>
  402bd4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402bd6:	6074      	str	r4, [r6, #4]
  402bd8:	441c      	add	r4, r3
  402bda:	9427      	str	r4, [sp, #156]	; 0x9c
  402bdc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402bde:	3301      	adds	r3, #1
  402be0:	2b07      	cmp	r3, #7
  402be2:	9326      	str	r3, [sp, #152]	; 0x98
  402be4:	dd10      	ble.n	402c08 <_svfprintf_r+0xe64>
  402be6:	4650      	mov	r0, sl
  402be8:	4659      	mov	r1, fp
  402bea:	aa25      	add	r2, sp, #148	; 0x94
  402bec:	f002 f828 	bl	404c40 <__ssprint_r>
  402bf0:	2800      	cmp	r0, #0
  402bf2:	d160      	bne.n	402cb6 <_svfprintf_r+0xf12>
  402bf4:	ae32      	add	r6, sp, #200	; 0xc8
  402bf6:	e008      	b.n	402c0a <_svfprintf_r+0xe66>
  402bf8:	2301      	movs	r3, #1
  402bfa:	6073      	str	r3, [r6, #4]
  402bfc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402bfe:	9d07      	ldr	r5, [sp, #28]
  402c00:	6035      	str	r5, [r6, #0]
  402c02:	3301      	adds	r3, #1
  402c04:	9327      	str	r3, [sp, #156]	; 0x9c
  402c06:	e7e9      	b.n	402bdc <_svfprintf_r+0xe38>
  402c08:	3608      	adds	r6, #8
  402c0a:	ab21      	add	r3, sp, #132	; 0x84
  402c0c:	6033      	str	r3, [r6, #0]
  402c0e:	9c1a      	ldr	r4, [sp, #104]	; 0x68
  402c10:	e6ac      	b.n	40296c <_svfprintf_r+0xbc8>
  402c12:	3608      	adds	r6, #8
  402c14:	077b      	lsls	r3, r7, #29
  402c16:	d40d      	bmi.n	402c34 <_svfprintf_r+0xe90>
  402c18:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402c1a:	980a      	ldr	r0, [sp, #40]	; 0x28
  402c1c:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  402c1e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402c20:	42a0      	cmp	r0, r4
  402c22:	bfac      	ite	ge
  402c24:	182d      	addge	r5, r5, r0
  402c26:	192d      	addlt	r5, r5, r4
  402c28:	950f      	str	r5, [sp, #60]	; 0x3c
  402c2a:	2b00      	cmp	r3, #0
  402c2c:	d037      	beq.n	402c9e <_svfprintf_r+0xefa>
  402c2e:	e030      	b.n	402c92 <_svfprintf_r+0xeee>
  402c30:	00405e7a 	.word	0x00405e7a
  402c34:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  402c36:	980a      	ldr	r0, [sp, #40]	; 0x28
  402c38:	1a2c      	subs	r4, r5, r0
  402c3a:	2c00      	cmp	r4, #0
  402c3c:	ddec      	ble.n	402c18 <_svfprintf_r+0xe74>
  402c3e:	4b23      	ldr	r3, [pc, #140]	; (402ccc <_svfprintf_r+0xf28>)
  402c40:	6033      	str	r3, [r6, #0]
  402c42:	2c10      	cmp	r4, #16
  402c44:	dd14      	ble.n	402c70 <_svfprintf_r+0xecc>
  402c46:	2310      	movs	r3, #16
  402c48:	6073      	str	r3, [r6, #4]
  402c4a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402c4c:	3310      	adds	r3, #16
  402c4e:	9327      	str	r3, [sp, #156]	; 0x9c
  402c50:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c52:	3301      	adds	r3, #1
  402c54:	2b07      	cmp	r3, #7
  402c56:	9326      	str	r3, [sp, #152]	; 0x98
  402c58:	dc01      	bgt.n	402c5e <_svfprintf_r+0xeba>
  402c5a:	3608      	adds	r6, #8
  402c5c:	e006      	b.n	402c6c <_svfprintf_r+0xec8>
  402c5e:	4650      	mov	r0, sl
  402c60:	4659      	mov	r1, fp
  402c62:	aa25      	add	r2, sp, #148	; 0x94
  402c64:	f001 ffec 	bl	404c40 <__ssprint_r>
  402c68:	bb28      	cbnz	r0, 402cb6 <_svfprintf_r+0xf12>
  402c6a:	ae32      	add	r6, sp, #200	; 0xc8
  402c6c:	3c10      	subs	r4, #16
  402c6e:	e7e6      	b.n	402c3e <_svfprintf_r+0xe9a>
  402c70:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402c72:	6074      	str	r4, [r6, #4]
  402c74:	441c      	add	r4, r3
  402c76:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c78:	9427      	str	r4, [sp, #156]	; 0x9c
  402c7a:	3301      	adds	r3, #1
  402c7c:	2b07      	cmp	r3, #7
  402c7e:	9326      	str	r3, [sp, #152]	; 0x98
  402c80:	ddca      	ble.n	402c18 <_svfprintf_r+0xe74>
  402c82:	4650      	mov	r0, sl
  402c84:	4659      	mov	r1, fp
  402c86:	aa25      	add	r2, sp, #148	; 0x94
  402c88:	f001 ffda 	bl	404c40 <__ssprint_r>
  402c8c:	2800      	cmp	r0, #0
  402c8e:	d0c3      	beq.n	402c18 <_svfprintf_r+0xe74>
  402c90:	e011      	b.n	402cb6 <_svfprintf_r+0xf12>
  402c92:	4650      	mov	r0, sl
  402c94:	4659      	mov	r1, fp
  402c96:	aa25      	add	r2, sp, #148	; 0x94
  402c98:	f001 ffd2 	bl	404c40 <__ssprint_r>
  402c9c:	b958      	cbnz	r0, 402cb6 <_svfprintf_r+0xf12>
  402c9e:	2300      	movs	r3, #0
  402ca0:	9326      	str	r3, [sp, #152]	; 0x98
  402ca2:	ae32      	add	r6, sp, #200	; 0xc8
  402ca4:	f7ff b8b3 	b.w	401e0e <_svfprintf_r+0x6a>
  402ca8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402caa:	b123      	cbz	r3, 402cb6 <_svfprintf_r+0xf12>
  402cac:	4650      	mov	r0, sl
  402cae:	4659      	mov	r1, fp
  402cb0:	aa25      	add	r2, sp, #148	; 0x94
  402cb2:	f001 ffc5 	bl	404c40 <__ssprint_r>
  402cb6:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  402cba:	980f      	ldr	r0, [sp, #60]	; 0x3c
  402cbc:	f013 0f40 	tst.w	r3, #64	; 0x40
  402cc0:	bf18      	it	ne
  402cc2:	f04f 30ff 	movne.w	r0, #4294967295
  402cc6:	b043      	add	sp, #268	; 0x10c
  402cc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402ccc:	00405e6a 	.word	0x00405e6a

00402cd0 <register_fini>:
  402cd0:	4b02      	ldr	r3, [pc, #8]	; (402cdc <register_fini+0xc>)
  402cd2:	b113      	cbz	r3, 402cda <register_fini+0xa>
  402cd4:	4802      	ldr	r0, [pc, #8]	; (402ce0 <register_fini+0x10>)
  402cd6:	f000 b805 	b.w	402ce4 <atexit>
  402cda:	4770      	bx	lr
  402cdc:	00000000 	.word	0x00000000
  402ce0:	00403969 	.word	0x00403969

00402ce4 <atexit>:
  402ce4:	4601      	mov	r1, r0
  402ce6:	2000      	movs	r0, #0
  402ce8:	4602      	mov	r2, r0
  402cea:	4603      	mov	r3, r0
  402cec:	f002 bc16 	b.w	40551c <__register_exitproc>

00402cf0 <quorem>:
  402cf0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402cf4:	6903      	ldr	r3, [r0, #16]
  402cf6:	690c      	ldr	r4, [r1, #16]
  402cf8:	42a3      	cmp	r3, r4
  402cfa:	4680      	mov	r8, r0
  402cfc:	f2c0 8081 	blt.w	402e02 <quorem+0x112>
  402d00:	3c01      	subs	r4, #1
  402d02:	f101 0714 	add.w	r7, r1, #20
  402d06:	00a2      	lsls	r2, r4, #2
  402d08:	f100 0514 	add.w	r5, r0, #20
  402d0c:	4691      	mov	r9, r2
  402d0e:	9200      	str	r2, [sp, #0]
  402d10:	f857 6024 	ldr.w	r6, [r7, r4, lsl #2]
  402d14:	442a      	add	r2, r5
  402d16:	9201      	str	r2, [sp, #4]
  402d18:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
  402d1c:	3601      	adds	r6, #1
  402d1e:	fbb2 f6f6 	udiv	r6, r2, r6
  402d22:	44b9      	add	r9, r7
  402d24:	2e00      	cmp	r6, #0
  402d26:	d03a      	beq.n	402d9e <quorem+0xae>
  402d28:	f04f 0e00 	mov.w	lr, #0
  402d2c:	463a      	mov	r2, r7
  402d2e:	4628      	mov	r0, r5
  402d30:	46f3      	mov	fp, lr
  402d32:	f852 cb04 	ldr.w	ip, [r2], #4
  402d36:	6803      	ldr	r3, [r0, #0]
  402d38:	fa1f fa8c 	uxth.w	sl, ip
  402d3c:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
  402d40:	fb0a ea06 	mla	sl, sl, r6, lr
  402d44:	fb0c fc06 	mul.w	ip, ip, r6
  402d48:	eb0c 4c1a 	add.w	ip, ip, sl, lsr #16
  402d4c:	fa1f fa8a 	uxth.w	sl, sl
  402d50:	ebca 0a0b 	rsb	sl, sl, fp
  402d54:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
  402d58:	fa1f fc8c 	uxth.w	ip, ip
  402d5c:	fa1a fa83 	uxtah	sl, sl, r3
  402d60:	ebcc 4c13 	rsb	ip, ip, r3, lsr #16
  402d64:	eb0c 4c2a 	add.w	ip, ip, sl, asr #16
  402d68:	fa1f fa8a 	uxth.w	sl, sl
  402d6c:	ea4a 4a0c 	orr.w	sl, sl, ip, lsl #16
  402d70:	454a      	cmp	r2, r9
  402d72:	ea4f 4b2c 	mov.w	fp, ip, asr #16
  402d76:	f840 ab04 	str.w	sl, [r0], #4
  402d7a:	d9da      	bls.n	402d32 <quorem+0x42>
  402d7c:	9a00      	ldr	r2, [sp, #0]
  402d7e:	58ab      	ldr	r3, [r5, r2]
  402d80:	b96b      	cbnz	r3, 402d9e <quorem+0xae>
  402d82:	9a01      	ldr	r2, [sp, #4]
  402d84:	1f13      	subs	r3, r2, #4
  402d86:	42ab      	cmp	r3, r5
  402d88:	461a      	mov	r2, r3
  402d8a:	d802      	bhi.n	402d92 <quorem+0xa2>
  402d8c:	f8c8 4010 	str.w	r4, [r8, #16]
  402d90:	e005      	b.n	402d9e <quorem+0xae>
  402d92:	6812      	ldr	r2, [r2, #0]
  402d94:	3b04      	subs	r3, #4
  402d96:	2a00      	cmp	r2, #0
  402d98:	d1f8      	bne.n	402d8c <quorem+0x9c>
  402d9a:	3c01      	subs	r4, #1
  402d9c:	e7f3      	b.n	402d86 <quorem+0x96>
  402d9e:	4640      	mov	r0, r8
  402da0:	f001 fbab 	bl	4044fa <__mcmp>
  402da4:	2800      	cmp	r0, #0
  402da6:	db2a      	blt.n	402dfe <quorem+0x10e>
  402da8:	3601      	adds	r6, #1
  402daa:	462b      	mov	r3, r5
  402dac:	2000      	movs	r0, #0
  402dae:	f857 cb04 	ldr.w	ip, [r7], #4
  402db2:	681a      	ldr	r2, [r3, #0]
  402db4:	fa1f f18c 	uxth.w	r1, ip
  402db8:	1a41      	subs	r1, r0, r1
  402dba:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
  402dbe:	fa11 f182 	uxtah	r1, r1, r2
  402dc2:	ebcc 4212 	rsb	r2, ip, r2, lsr #16
  402dc6:	eb02 4221 	add.w	r2, r2, r1, asr #16
  402dca:	b289      	uxth	r1, r1
  402dcc:	1410      	asrs	r0, r2, #16
  402dce:	454f      	cmp	r7, r9
  402dd0:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
  402dd4:	f843 2b04 	str.w	r2, [r3], #4
  402dd8:	d9e9      	bls.n	402dae <quorem+0xbe>
  402dda:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
  402dde:	eb05 0384 	add.w	r3, r5, r4, lsl #2
  402de2:	b962      	cbnz	r2, 402dfe <quorem+0x10e>
  402de4:	3b04      	subs	r3, #4
  402de6:	42ab      	cmp	r3, r5
  402de8:	461a      	mov	r2, r3
  402dea:	d802      	bhi.n	402df2 <quorem+0x102>
  402dec:	f8c8 4010 	str.w	r4, [r8, #16]
  402df0:	e005      	b.n	402dfe <quorem+0x10e>
  402df2:	6812      	ldr	r2, [r2, #0]
  402df4:	3b04      	subs	r3, #4
  402df6:	2a00      	cmp	r2, #0
  402df8:	d1f8      	bne.n	402dec <quorem+0xfc>
  402dfa:	3c01      	subs	r4, #1
  402dfc:	e7f3      	b.n	402de6 <quorem+0xf6>
  402dfe:	4630      	mov	r0, r6
  402e00:	e000      	b.n	402e04 <quorem+0x114>
  402e02:	2000      	movs	r0, #0
  402e04:	b003      	add	sp, #12
  402e06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00402e0a <_dtoa_r>:
  402e0a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402e0e:	6c01      	ldr	r1, [r0, #64]	; 0x40
  402e10:	b09b      	sub	sp, #108	; 0x6c
  402e12:	4682      	mov	sl, r0
  402e14:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e16:	e9cd 2304 	strd	r2, r3, [sp, #16]
  402e1a:	b151      	cbz	r1, 402e32 <_dtoa_r+0x28>
  402e1c:	6c43      	ldr	r3, [r0, #68]	; 0x44
  402e1e:	604b      	str	r3, [r1, #4]
  402e20:	2201      	movs	r2, #1
  402e22:	fa02 f303 	lsl.w	r3, r2, r3
  402e26:	608b      	str	r3, [r1, #8]
  402e28:	f001 f962 	bl	4040f0 <_Bfree>
  402e2c:	2300      	movs	r3, #0
  402e2e:	f8ca 3040 	str.w	r3, [sl, #64]	; 0x40
  402e32:	9805      	ldr	r0, [sp, #20]
  402e34:	2800      	cmp	r0, #0
  402e36:	da05      	bge.n	402e44 <_dtoa_r+0x3a>
  402e38:	2301      	movs	r3, #1
  402e3a:	f020 4100 	bic.w	r1, r0, #2147483648	; 0x80000000
  402e3e:	6023      	str	r3, [r4, #0]
  402e40:	9105      	str	r1, [sp, #20]
  402e42:	e001      	b.n	402e48 <_dtoa_r+0x3e>
  402e44:	2300      	movs	r3, #0
  402e46:	6023      	str	r3, [r4, #0]
  402e48:	9f05      	ldr	r7, [sp, #20]
  402e4a:	4a9b      	ldr	r2, [pc, #620]	; (4030b8 <_dtoa_r+0x2ae>)
  402e4c:	f027 4300 	bic.w	r3, r7, #2147483648	; 0x80000000
  402e50:	0d1b      	lsrs	r3, r3, #20
  402e52:	051b      	lsls	r3, r3, #20
  402e54:	4293      	cmp	r3, r2
  402e56:	d11d      	bne.n	402e94 <_dtoa_r+0x8a>
  402e58:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402e5a:	f242 730f 	movw	r3, #9999	; 0x270f
  402e5e:	6013      	str	r3, [r2, #0]
  402e60:	9b04      	ldr	r3, [sp, #16]
  402e62:	b943      	cbnz	r3, 402e76 <_dtoa_r+0x6c>
  402e64:	4b95      	ldr	r3, [pc, #596]	; (4030bc <_dtoa_r+0x2b2>)
  402e66:	4a96      	ldr	r2, [pc, #600]	; (4030c0 <_dtoa_r+0x2b6>)
  402e68:	f3c7 0013 	ubfx	r0, r7, #0, #20
  402e6c:	2800      	cmp	r0, #0
  402e6e:	bf0c      	ite	eq
  402e70:	4610      	moveq	r0, r2
  402e72:	4618      	movne	r0, r3
  402e74:	e000      	b.n	402e78 <_dtoa_r+0x6e>
  402e76:	4891      	ldr	r0, [pc, #580]	; (4030bc <_dtoa_r+0x2b2>)
  402e78:	9f28      	ldr	r7, [sp, #160]	; 0xa0
  402e7a:	2f00      	cmp	r7, #0
  402e7c:	f000 856d 	beq.w	40395a <_dtoa_r+0xb50>
  402e80:	78c3      	ldrb	r3, [r0, #3]
  402e82:	b113      	cbz	r3, 402e8a <_dtoa_r+0x80>
  402e84:	f100 0308 	add.w	r3, r0, #8
  402e88:	e000      	b.n	402e8c <_dtoa_r+0x82>
  402e8a:	1cc3      	adds	r3, r0, #3
  402e8c:	9f28      	ldr	r7, [sp, #160]	; 0xa0
  402e8e:	603b      	str	r3, [r7, #0]
  402e90:	f000 bd63 	b.w	40395a <_dtoa_r+0xb50>
  402e94:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
  402e98:	2200      	movs	r2, #0
  402e9a:	4620      	mov	r0, r4
  402e9c:	4629      	mov	r1, r5
  402e9e:	2300      	movs	r3, #0
  402ea0:	f002 fc0c 	bl	4056bc <__aeabi_dcmpeq>
  402ea4:	4680      	mov	r8, r0
  402ea6:	b158      	cbz	r0, 402ec0 <_dtoa_r+0xb6>
  402ea8:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402eaa:	2301      	movs	r3, #1
  402eac:	603b      	str	r3, [r7, #0]
  402eae:	9f28      	ldr	r7, [sp, #160]	; 0xa0
  402eb0:	2f00      	cmp	r7, #0
  402eb2:	f000 854f 	beq.w	403954 <_dtoa_r+0xb4a>
  402eb6:	4883      	ldr	r0, [pc, #524]	; (4030c4 <_dtoa_r+0x2ba>)
  402eb8:	6038      	str	r0, [r7, #0]
  402eba:	3801      	subs	r0, #1
  402ebc:	f000 bd4d 	b.w	40395a <_dtoa_r+0xb50>
  402ec0:	ab19      	add	r3, sp, #100	; 0x64
  402ec2:	9300      	str	r3, [sp, #0]
  402ec4:	ab18      	add	r3, sp, #96	; 0x60
  402ec6:	9301      	str	r3, [sp, #4]
  402ec8:	4650      	mov	r0, sl
  402eca:	4622      	mov	r2, r4
  402ecc:	462b      	mov	r3, r5
  402ece:	f001 fc04 	bl	4046da <__d2b>
  402ed2:	f3c7 560a 	ubfx	r6, r7, #20, #11
  402ed6:	4683      	mov	fp, r0
  402ed8:	b15e      	cbz	r6, 402ef2 <_dtoa_r+0xe8>
  402eda:	f3c5 0313 	ubfx	r3, r5, #0, #20
  402ede:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  402ee2:	4620      	mov	r0, r4
  402ee4:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  402ee8:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
  402eec:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
  402ef0:	e01c      	b.n	402f2c <_dtoa_r+0x122>
  402ef2:	9b19      	ldr	r3, [sp, #100]	; 0x64
  402ef4:	9e18      	ldr	r6, [sp, #96]	; 0x60
  402ef6:	441e      	add	r6, r3
  402ef8:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  402efc:	429e      	cmp	r6, r3
  402efe:	db09      	blt.n	402f14 <_dtoa_r+0x10a>
  402f00:	9904      	ldr	r1, [sp, #16]
  402f02:	331f      	adds	r3, #31
  402f04:	f206 4012 	addw	r0, r6, #1042	; 0x412
  402f08:	1b9b      	subs	r3, r3, r6
  402f0a:	fa21 f000 	lsr.w	r0, r1, r0
  402f0e:	409f      	lsls	r7, r3
  402f10:	4338      	orrs	r0, r7
  402f12:	e004      	b.n	402f1e <_dtoa_r+0x114>
  402f14:	486c      	ldr	r0, [pc, #432]	; (4030c8 <_dtoa_r+0x2be>)
  402f16:	9a04      	ldr	r2, [sp, #16]
  402f18:	1b80      	subs	r0, r0, r6
  402f1a:	fa02 f000 	lsl.w	r0, r2, r0
  402f1e:	f7fe fc0b 	bl	401738 <__aeabi_ui2d>
  402f22:	2701      	movs	r7, #1
  402f24:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  402f28:	3e01      	subs	r6, #1
  402f2a:	9715      	str	r7, [sp, #84]	; 0x54
  402f2c:	2200      	movs	r2, #0
  402f2e:	4b67      	ldr	r3, [pc, #412]	; (4030cc <_dtoa_r+0x2c2>)
  402f30:	f7fe fac4 	bl	4014bc <__aeabi_dsub>
  402f34:	a35a      	add	r3, pc, #360	; (adr r3, 4030a0 <_dtoa_r+0x296>)
  402f36:	e9d3 2300 	ldrd	r2, r3, [r3]
  402f3a:	f7fe fc73 	bl	401824 <__aeabi_dmul>
  402f3e:	a35a      	add	r3, pc, #360	; (adr r3, 4030a8 <_dtoa_r+0x29e>)
  402f40:	e9d3 2300 	ldrd	r2, r3, [r3]
  402f44:	f7fe fabc 	bl	4014c0 <__adddf3>
  402f48:	4604      	mov	r4, r0
  402f4a:	4630      	mov	r0, r6
  402f4c:	460d      	mov	r5, r1
  402f4e:	f7fe fc03 	bl	401758 <__aeabi_i2d>
  402f52:	a357      	add	r3, pc, #348	; (adr r3, 4030b0 <_dtoa_r+0x2a6>)
  402f54:	e9d3 2300 	ldrd	r2, r3, [r3]
  402f58:	f7fe fc64 	bl	401824 <__aeabi_dmul>
  402f5c:	4602      	mov	r2, r0
  402f5e:	460b      	mov	r3, r1
  402f60:	4620      	mov	r0, r4
  402f62:	4629      	mov	r1, r5
  402f64:	f7fe faac 	bl	4014c0 <__adddf3>
  402f68:	4604      	mov	r4, r0
  402f6a:	460d      	mov	r5, r1
  402f6c:	f002 fbd8 	bl	405720 <__aeabi_d2iz>
  402f70:	4629      	mov	r1, r5
  402f72:	4681      	mov	r9, r0
  402f74:	2200      	movs	r2, #0
  402f76:	4620      	mov	r0, r4
  402f78:	2300      	movs	r3, #0
  402f7a:	f002 fba9 	bl	4056d0 <__aeabi_dcmplt>
  402f7e:	b158      	cbz	r0, 402f98 <_dtoa_r+0x18e>
  402f80:	4648      	mov	r0, r9
  402f82:	f7fe fbe9 	bl	401758 <__aeabi_i2d>
  402f86:	4602      	mov	r2, r0
  402f88:	460b      	mov	r3, r1
  402f8a:	4620      	mov	r0, r4
  402f8c:	4629      	mov	r1, r5
  402f8e:	f002 fb95 	bl	4056bc <__aeabi_dcmpeq>
  402f92:	b908      	cbnz	r0, 402f98 <_dtoa_r+0x18e>
  402f94:	f109 39ff 	add.w	r9, r9, #4294967295
  402f98:	f1b9 0f16 	cmp.w	r9, #22
  402f9c:	d80d      	bhi.n	402fba <_dtoa_r+0x1b0>
  402f9e:	4b4c      	ldr	r3, [pc, #304]	; (4030d0 <_dtoa_r+0x2c6>)
  402fa0:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  402fa4:	e9d3 0100 	ldrd	r0, r1, [r3]
  402fa8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  402fac:	f002 fbae 	bl	40570c <__aeabi_dcmpgt>
  402fb0:	b130      	cbz	r0, 402fc0 <_dtoa_r+0x1b6>
  402fb2:	f109 39ff 	add.w	r9, r9, #4294967295
  402fb6:	2700      	movs	r7, #0
  402fb8:	e000      	b.n	402fbc <_dtoa_r+0x1b2>
  402fba:	2701      	movs	r7, #1
  402fbc:	9714      	str	r7, [sp, #80]	; 0x50
  402fbe:	e000      	b.n	402fc2 <_dtoa_r+0x1b8>
  402fc0:	9014      	str	r0, [sp, #80]	; 0x50
  402fc2:	9b18      	ldr	r3, [sp, #96]	; 0x60
  402fc4:	1b9e      	subs	r6, r3, r6
  402fc6:	3e01      	subs	r6, #1
  402fc8:	960a      	str	r6, [sp, #40]	; 0x28
  402fca:	d504      	bpl.n	402fd6 <_dtoa_r+0x1cc>
  402fcc:	4277      	negs	r7, r6
  402fce:	9708      	str	r7, [sp, #32]
  402fd0:	2700      	movs	r7, #0
  402fd2:	970a      	str	r7, [sp, #40]	; 0x28
  402fd4:	e001      	b.n	402fda <_dtoa_r+0x1d0>
  402fd6:	2700      	movs	r7, #0
  402fd8:	9708      	str	r7, [sp, #32]
  402fda:	f1b9 0f00 	cmp.w	r9, #0
  402fde:	db07      	blt.n	402ff0 <_dtoa_r+0x1e6>
  402fe0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  402fe2:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
  402fe6:	444f      	add	r7, r9
  402fe8:	970a      	str	r7, [sp, #40]	; 0x28
  402fea:	2700      	movs	r7, #0
  402fec:	970e      	str	r7, [sp, #56]	; 0x38
  402fee:	e008      	b.n	403002 <_dtoa_r+0x1f8>
  402ff0:	9f08      	ldr	r7, [sp, #32]
  402ff2:	ebc9 0707 	rsb	r7, r9, r7
  402ff6:	9708      	str	r7, [sp, #32]
  402ff8:	f1c9 0700 	rsb	r7, r9, #0
  402ffc:	970e      	str	r7, [sp, #56]	; 0x38
  402ffe:	2700      	movs	r7, #0
  403000:	9711      	str	r7, [sp, #68]	; 0x44
  403002:	9f24      	ldr	r7, [sp, #144]	; 0x90
  403004:	2f09      	cmp	r7, #9
  403006:	d828      	bhi.n	40305a <_dtoa_r+0x250>
  403008:	2f05      	cmp	r7, #5
  40300a:	bfc4      	itt	gt
  40300c:	3f04      	subgt	r7, #4
  40300e:	9724      	strgt	r7, [sp, #144]	; 0x90
  403010:	9f24      	ldr	r7, [sp, #144]	; 0x90
  403012:	f1a7 0302 	sub.w	r3, r7, #2
  403016:	bfcc      	ite	gt
  403018:	2400      	movgt	r4, #0
  40301a:	2401      	movle	r4, #1
  40301c:	2b03      	cmp	r3, #3
  40301e:	d821      	bhi.n	403064 <_dtoa_r+0x25a>
  403020:	e8df f003 	tbb	[pc, r3]
  403024:	04020f06 	.word	0x04020f06
  403028:	2701      	movs	r7, #1
  40302a:	e002      	b.n	403032 <_dtoa_r+0x228>
  40302c:	2701      	movs	r7, #1
  40302e:	e009      	b.n	403044 <_dtoa_r+0x23a>
  403030:	2700      	movs	r7, #0
  403032:	970f      	str	r7, [sp, #60]	; 0x3c
  403034:	9f25      	ldr	r7, [sp, #148]	; 0x94
  403036:	2f00      	cmp	r7, #0
  403038:	dd1e      	ble.n	403078 <_dtoa_r+0x26e>
  40303a:	970b      	str	r7, [sp, #44]	; 0x2c
  40303c:	9707      	str	r7, [sp, #28]
  40303e:	463b      	mov	r3, r7
  403040:	e01f      	b.n	403082 <_dtoa_r+0x278>
  403042:	2700      	movs	r7, #0
  403044:	970f      	str	r7, [sp, #60]	; 0x3c
  403046:	9f25      	ldr	r7, [sp, #148]	; 0x94
  403048:	444f      	add	r7, r9
  40304a:	970b      	str	r7, [sp, #44]	; 0x2c
  40304c:	3701      	adds	r7, #1
  40304e:	463b      	mov	r3, r7
  403050:	9707      	str	r7, [sp, #28]
  403052:	2b01      	cmp	r3, #1
  403054:	bfb8      	it	lt
  403056:	2301      	movlt	r3, #1
  403058:	e013      	b.n	403082 <_dtoa_r+0x278>
  40305a:	2401      	movs	r4, #1
  40305c:	2700      	movs	r7, #0
  40305e:	9724      	str	r7, [sp, #144]	; 0x90
  403060:	940f      	str	r4, [sp, #60]	; 0x3c
  403062:	e001      	b.n	403068 <_dtoa_r+0x25e>
  403064:	2701      	movs	r7, #1
  403066:	970f      	str	r7, [sp, #60]	; 0x3c
  403068:	f04f 37ff 	mov.w	r7, #4294967295
  40306c:	970b      	str	r7, [sp, #44]	; 0x2c
  40306e:	9707      	str	r7, [sp, #28]
  403070:	2700      	movs	r7, #0
  403072:	2312      	movs	r3, #18
  403074:	9725      	str	r7, [sp, #148]	; 0x94
  403076:	e004      	b.n	403082 <_dtoa_r+0x278>
  403078:	2701      	movs	r7, #1
  40307a:	970b      	str	r7, [sp, #44]	; 0x2c
  40307c:	9707      	str	r7, [sp, #28]
  40307e:	463b      	mov	r3, r7
  403080:	9725      	str	r7, [sp, #148]	; 0x94
  403082:	2200      	movs	r2, #0
  403084:	f8ca 2044 	str.w	r2, [sl, #68]	; 0x44
  403088:	2204      	movs	r2, #4
  40308a:	f102 0114 	add.w	r1, r2, #20
  40308e:	4299      	cmp	r1, r3
  403090:	d820      	bhi.n	4030d4 <_dtoa_r+0x2ca>
  403092:	f8da 1044 	ldr.w	r1, [sl, #68]	; 0x44
  403096:	3101      	adds	r1, #1
  403098:	f8ca 1044 	str.w	r1, [sl, #68]	; 0x44
  40309c:	0052      	lsls	r2, r2, #1
  40309e:	e7f4      	b.n	40308a <_dtoa_r+0x280>
  4030a0:	636f4361 	.word	0x636f4361
  4030a4:	3fd287a7 	.word	0x3fd287a7
  4030a8:	8b60c8b3 	.word	0x8b60c8b3
  4030ac:	3fc68a28 	.word	0x3fc68a28
  4030b0:	509f79fb 	.word	0x509f79fb
  4030b4:	3fd34413 	.word	0x3fd34413
  4030b8:	7ff00000 	.word	0x7ff00000
  4030bc:	00405ec7 	.word	0x00405ec7
  4030c0:	00405ebe 	.word	0x00405ebe
  4030c4:	00405ebd 	.word	0x00405ebd
  4030c8:	fffffbee 	.word	0xfffffbee
  4030cc:	3ff80000 	.word	0x3ff80000
  4030d0:	00405ee8 	.word	0x00405ee8
  4030d4:	4650      	mov	r0, sl
  4030d6:	f8da 1044 	ldr.w	r1, [sl, #68]	; 0x44
  4030da:	f000 ffe3 	bl	4040a4 <_Balloc>
  4030de:	9f07      	ldr	r7, [sp, #28]
  4030e0:	9009      	str	r0, [sp, #36]	; 0x24
  4030e2:	2f0e      	cmp	r7, #14
  4030e4:	f8ca 0040 	str.w	r0, [sl, #64]	; 0x40
  4030e8:	f200 816a 	bhi.w	4033c0 <_dtoa_r+0x5b6>
  4030ec:	2c00      	cmp	r4, #0
  4030ee:	f000 8167 	beq.w	4033c0 <_dtoa_r+0x5b6>
  4030f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4030f6:	f1b9 0f00 	cmp.w	r9, #0
  4030fa:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  4030fe:	dd31      	ble.n	403164 <_dtoa_r+0x35a>
  403100:	4a80      	ldr	r2, [pc, #512]	; (403304 <_dtoa_r+0x4fa>)
  403102:	f009 030f 	and.w	r3, r9, #15
  403106:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  40310a:	e9d3 0100 	ldrd	r0, r1, [r3]
  40310e:	ea4f 1429 	mov.w	r4, r9, asr #4
  403112:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  403116:	06e0      	lsls	r0, r4, #27
  403118:	d50c      	bpl.n	403134 <_dtoa_r+0x32a>
  40311a:	4b7b      	ldr	r3, [pc, #492]	; (403308 <_dtoa_r+0x4fe>)
  40311c:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  403120:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  403124:	f7fe fca8 	bl	401a78 <__aeabi_ddiv>
  403128:	f004 040f 	and.w	r4, r4, #15
  40312c:	e9cd 0104 	strd	r0, r1, [sp, #16]
  403130:	2703      	movs	r7, #3
  403132:	e000      	b.n	403136 <_dtoa_r+0x32c>
  403134:	2702      	movs	r7, #2
  403136:	4d74      	ldr	r5, [pc, #464]	; (403308 <_dtoa_r+0x4fe>)
  403138:	b16c      	cbz	r4, 403156 <_dtoa_r+0x34c>
  40313a:	07e1      	lsls	r1, r4, #31
  40313c:	d508      	bpl.n	403150 <_dtoa_r+0x346>
  40313e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  403142:	e9d5 2300 	ldrd	r2, r3, [r5]
  403146:	f7fe fb6d 	bl	401824 <__aeabi_dmul>
  40314a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40314e:	3701      	adds	r7, #1
  403150:	1064      	asrs	r4, r4, #1
  403152:	3508      	adds	r5, #8
  403154:	e7f0      	b.n	403138 <_dtoa_r+0x32e>
  403156:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40315a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
  40315e:	f7fe fc8b 	bl	401a78 <__aeabi_ddiv>
  403162:	e01b      	b.n	40319c <_dtoa_r+0x392>
  403164:	f1c9 0400 	rsb	r4, r9, #0
  403168:	b1dc      	cbz	r4, 4031a2 <_dtoa_r+0x398>
  40316a:	4b66      	ldr	r3, [pc, #408]	; (403304 <_dtoa_r+0x4fa>)
  40316c:	4d66      	ldr	r5, [pc, #408]	; (403308 <_dtoa_r+0x4fe>)
  40316e:	f004 020f 	and.w	r2, r4, #15
  403172:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403176:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40317a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40317e:	f7fe fb51 	bl	401824 <__aeabi_dmul>
  403182:	1124      	asrs	r4, r4, #4
  403184:	2702      	movs	r7, #2
  403186:	b14c      	cbz	r4, 40319c <_dtoa_r+0x392>
  403188:	07e2      	lsls	r2, r4, #31
  40318a:	d504      	bpl.n	403196 <_dtoa_r+0x38c>
  40318c:	e9d5 2300 	ldrd	r2, r3, [r5]
  403190:	3701      	adds	r7, #1
  403192:	f7fe fb47 	bl	401824 <__aeabi_dmul>
  403196:	1064      	asrs	r4, r4, #1
  403198:	3508      	adds	r5, #8
  40319a:	e7f4      	b.n	403186 <_dtoa_r+0x37c>
  40319c:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4031a0:	e000      	b.n	4031a4 <_dtoa_r+0x39a>
  4031a2:	2702      	movs	r7, #2
  4031a4:	9914      	ldr	r1, [sp, #80]	; 0x50
  4031a6:	b1e9      	cbz	r1, 4031e4 <_dtoa_r+0x3da>
  4031a8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
  4031ac:	2200      	movs	r2, #0
  4031ae:	4620      	mov	r0, r4
  4031b0:	4629      	mov	r1, r5
  4031b2:	4b56      	ldr	r3, [pc, #344]	; (40330c <_dtoa_r+0x502>)
  4031b4:	f002 fa8c 	bl	4056d0 <__aeabi_dcmplt>
  4031b8:	b1c8      	cbz	r0, 4031ee <_dtoa_r+0x3e4>
  4031ba:	9a07      	ldr	r2, [sp, #28]
  4031bc:	b1e2      	cbz	r2, 4031f8 <_dtoa_r+0x3ee>
  4031be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4031c0:	2b00      	cmp	r3, #0
  4031c2:	f340 80f9 	ble.w	4033b8 <_dtoa_r+0x5ae>
  4031c6:	f109 30ff 	add.w	r0, r9, #4294967295
  4031ca:	9010      	str	r0, [sp, #64]	; 0x40
  4031cc:	4629      	mov	r1, r5
  4031ce:	4620      	mov	r0, r4
  4031d0:	2200      	movs	r2, #0
  4031d2:	4b4f      	ldr	r3, [pc, #316]	; (403310 <_dtoa_r+0x506>)
  4031d4:	f7fe fb26 	bl	401824 <__aeabi_dmul>
  4031d8:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4031dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4031de:	910c      	str	r1, [sp, #48]	; 0x30
  4031e0:	3701      	adds	r7, #1
  4031e2:	e00d      	b.n	403200 <_dtoa_r+0x3f6>
  4031e4:	9a07      	ldr	r2, [sp, #28]
  4031e6:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
  4031ea:	920c      	str	r2, [sp, #48]	; 0x30
  4031ec:	e008      	b.n	403200 <_dtoa_r+0x3f6>
  4031ee:	9b07      	ldr	r3, [sp, #28]
  4031f0:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
  4031f4:	930c      	str	r3, [sp, #48]	; 0x30
  4031f6:	e003      	b.n	403200 <_dtoa_r+0x3f6>
  4031f8:	9807      	ldr	r0, [sp, #28]
  4031fa:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
  4031fe:	900c      	str	r0, [sp, #48]	; 0x30
  403200:	4638      	mov	r0, r7
  403202:	f7fe faa9 	bl	401758 <__aeabi_i2d>
  403206:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40320a:	f7fe fb0b 	bl	401824 <__aeabi_dmul>
  40320e:	2200      	movs	r2, #0
  403210:	4b40      	ldr	r3, [pc, #256]	; (403314 <_dtoa_r+0x50a>)
  403212:	f7fe f955 	bl	4014c0 <__adddf3>
  403216:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403218:	4604      	mov	r4, r0
  40321a:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  40321e:	b9cf      	cbnz	r7, 403254 <_dtoa_r+0x44a>
  403220:	2200      	movs	r2, #0
  403222:	4b3d      	ldr	r3, [pc, #244]	; (403318 <_dtoa_r+0x50e>)
  403224:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403228:	f7fe f948 	bl	4014bc <__aeabi_dsub>
  40322c:	4622      	mov	r2, r4
  40322e:	462b      	mov	r3, r5
  403230:	4606      	mov	r6, r0
  403232:	460f      	mov	r7, r1
  403234:	f002 fa6a 	bl	40570c <__aeabi_dcmpgt>
  403238:	2800      	cmp	r0, #0
  40323a:	f040 8252 	bne.w	4036e2 <_dtoa_r+0x8d8>
  40323e:	4622      	mov	r2, r4
  403240:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
  403244:	4630      	mov	r0, r6
  403246:	4639      	mov	r1, r7
  403248:	f002 fa42 	bl	4056d0 <__aeabi_dcmplt>
  40324c:	2800      	cmp	r0, #0
  40324e:	f040 823e 	bne.w	4036ce <_dtoa_r+0x8c4>
  403252:	e0b1      	b.n	4033b8 <_dtoa_r+0x5ae>
  403254:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403256:	4b2b      	ldr	r3, [pc, #172]	; (403304 <_dtoa_r+0x4fa>)
  403258:	1e7a      	subs	r2, r7, #1
  40325a:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
  40325c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403260:	2f00      	cmp	r7, #0
  403262:	d05d      	beq.n	403320 <_dtoa_r+0x516>
  403264:	e9d3 2300 	ldrd	r2, r3, [r3]
  403268:	2000      	movs	r0, #0
  40326a:	492c      	ldr	r1, [pc, #176]	; (40331c <_dtoa_r+0x512>)
  40326c:	f7fe fc04 	bl	401a78 <__aeabi_ddiv>
  403270:	4622      	mov	r2, r4
  403272:	462b      	mov	r3, r5
  403274:	f7fe f922 	bl	4014bc <__aeabi_dsub>
  403278:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  40327c:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  403280:	4604      	mov	r4, r0
  403282:	460d      	mov	r5, r1
  403284:	4639      	mov	r1, r7
  403286:	4630      	mov	r0, r6
  403288:	f002 fa4a 	bl	405720 <__aeabi_d2iz>
  40328c:	9002      	str	r0, [sp, #8]
  40328e:	f7fe fa63 	bl	401758 <__aeabi_i2d>
  403292:	4602      	mov	r2, r0
  403294:	460b      	mov	r3, r1
  403296:	4630      	mov	r0, r6
  403298:	4639      	mov	r1, r7
  40329a:	f7fe f90f 	bl	4014bc <__aeabi_dsub>
  40329e:	f8dd c008 	ldr.w	ip, [sp, #8]
  4032a2:	f10c 0330 	add.w	r3, ip, #48	; 0x30
  4032a6:	f808 3b01 	strb.w	r3, [r8], #1
  4032aa:	4622      	mov	r2, r4
  4032ac:	462b      	mov	r3, r5
  4032ae:	4606      	mov	r6, r0
  4032b0:	460f      	mov	r7, r1
  4032b2:	f002 fa0d 	bl	4056d0 <__aeabi_dcmplt>
  4032b6:	2800      	cmp	r0, #0
  4032b8:	f040 833a 	bne.w	403930 <_dtoa_r+0xb26>
  4032bc:	4632      	mov	r2, r6
  4032be:	463b      	mov	r3, r7
  4032c0:	2000      	movs	r0, #0
  4032c2:	4912      	ldr	r1, [pc, #72]	; (40330c <_dtoa_r+0x502>)
  4032c4:	f7fe f8fa 	bl	4014bc <__aeabi_dsub>
  4032c8:	4622      	mov	r2, r4
  4032ca:	462b      	mov	r3, r5
  4032cc:	f002 fa00 	bl	4056d0 <__aeabi_dcmplt>
  4032d0:	2800      	cmp	r0, #0
  4032d2:	f040 80d4 	bne.w	40347e <_dtoa_r+0x674>
  4032d6:	9809      	ldr	r0, [sp, #36]	; 0x24
  4032d8:	990c      	ldr	r1, [sp, #48]	; 0x30
  4032da:	ebc0 0308 	rsb	r3, r0, r8
  4032de:	428b      	cmp	r3, r1
  4032e0:	da6a      	bge.n	4033b8 <_dtoa_r+0x5ae>
  4032e2:	4620      	mov	r0, r4
  4032e4:	4629      	mov	r1, r5
  4032e6:	2200      	movs	r2, #0
  4032e8:	4b09      	ldr	r3, [pc, #36]	; (403310 <_dtoa_r+0x506>)
  4032ea:	f7fe fa9b 	bl	401824 <__aeabi_dmul>
  4032ee:	2200      	movs	r2, #0
  4032f0:	4604      	mov	r4, r0
  4032f2:	460d      	mov	r5, r1
  4032f4:	4630      	mov	r0, r6
  4032f6:	4639      	mov	r1, r7
  4032f8:	4b05      	ldr	r3, [pc, #20]	; (403310 <_dtoa_r+0x506>)
  4032fa:	f7fe fa93 	bl	401824 <__aeabi_dmul>
  4032fe:	4606      	mov	r6, r0
  403300:	460f      	mov	r7, r1
  403302:	e7bf      	b.n	403284 <_dtoa_r+0x47a>
  403304:	00405ee8 	.word	0x00405ee8
  403308:	00405fd8 	.word	0x00405fd8
  40330c:	3ff00000 	.word	0x3ff00000
  403310:	40240000 	.word	0x40240000
  403314:	401c0000 	.word	0x401c0000
  403318:	40140000 	.word	0x40140000
  40331c:	3fe00000 	.word	0x3fe00000
  403320:	4622      	mov	r2, r4
  403322:	e9d3 0100 	ldrd	r0, r1, [r3]
  403326:	462b      	mov	r3, r5
  403328:	f7fe fa7c 	bl	401824 <__aeabi_dmul>
  40332c:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  403330:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403332:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403334:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  403338:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  40333c:	4490      	add	r8, r2
  40333e:	4639      	mov	r1, r7
  403340:	4630      	mov	r0, r6
  403342:	f002 f9ed 	bl	405720 <__aeabi_d2iz>
  403346:	4605      	mov	r5, r0
  403348:	f7fe fa06 	bl	401758 <__aeabi_i2d>
  40334c:	3530      	adds	r5, #48	; 0x30
  40334e:	4602      	mov	r2, r0
  403350:	460b      	mov	r3, r1
  403352:	4630      	mov	r0, r6
  403354:	4639      	mov	r1, r7
  403356:	f7fe f8b1 	bl	4014bc <__aeabi_dsub>
  40335a:	f804 5b01 	strb.w	r5, [r4], #1
  40335e:	4544      	cmp	r4, r8
  403360:	4606      	mov	r6, r0
  403362:	460f      	mov	r7, r1
  403364:	d121      	bne.n	4033aa <_dtoa_r+0x5a0>
  403366:	2200      	movs	r2, #0
  403368:	4b87      	ldr	r3, [pc, #540]	; (403588 <_dtoa_r+0x77e>)
  40336a:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40336e:	f7fe f8a7 	bl	4014c0 <__adddf3>
  403372:	4602      	mov	r2, r0
  403374:	460b      	mov	r3, r1
  403376:	4630      	mov	r0, r6
  403378:	4639      	mov	r1, r7
  40337a:	f002 f9c7 	bl	40570c <__aeabi_dcmpgt>
  40337e:	2800      	cmp	r0, #0
  403380:	d17d      	bne.n	40347e <_dtoa_r+0x674>
  403382:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  403386:	2000      	movs	r0, #0
  403388:	497f      	ldr	r1, [pc, #508]	; (403588 <_dtoa_r+0x77e>)
  40338a:	f7fe f897 	bl	4014bc <__aeabi_dsub>
  40338e:	4602      	mov	r2, r0
  403390:	460b      	mov	r3, r1
  403392:	4630      	mov	r0, r6
  403394:	4639      	mov	r1, r7
  403396:	f002 f99b 	bl	4056d0 <__aeabi_dcmplt>
  40339a:	b168      	cbz	r0, 4033b8 <_dtoa_r+0x5ae>
  40339c:	46a0      	mov	r8, r4
  40339e:	3c01      	subs	r4, #1
  4033a0:	f818 3c01 	ldrb.w	r3, [r8, #-1]
  4033a4:	2b30      	cmp	r3, #48	; 0x30
  4033a6:	d0f9      	beq.n	40339c <_dtoa_r+0x592>
  4033a8:	e2c2      	b.n	403930 <_dtoa_r+0xb26>
  4033aa:	2200      	movs	r2, #0
  4033ac:	4b77      	ldr	r3, [pc, #476]	; (40358c <_dtoa_r+0x782>)
  4033ae:	f7fe fa39 	bl	401824 <__aeabi_dmul>
  4033b2:	4606      	mov	r6, r0
  4033b4:	460f      	mov	r7, r1
  4033b6:	e7c2      	b.n	40333e <_dtoa_r+0x534>
  4033b8:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4033bc:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4033c0:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4033c2:	2b00      	cmp	r3, #0
  4033c4:	db7c      	blt.n	4034c0 <_dtoa_r+0x6b6>
  4033c6:	f1b9 0f0e 	cmp.w	r9, #14
  4033ca:	dc79      	bgt.n	4034c0 <_dtoa_r+0x6b6>
  4033cc:	4b70      	ldr	r3, [pc, #448]	; (403590 <_dtoa_r+0x786>)
  4033ce:	9f25      	ldr	r7, [sp, #148]	; 0x94
  4033d0:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  4033d4:	2f00      	cmp	r7, #0
  4033d6:	e9d3 4500 	ldrd	r4, r5, [r3]
  4033da:	da14      	bge.n	403406 <_dtoa_r+0x5fc>
  4033dc:	9f07      	ldr	r7, [sp, #28]
  4033de:	2f00      	cmp	r7, #0
  4033e0:	dc11      	bgt.n	403406 <_dtoa_r+0x5fc>
  4033e2:	f040 8176 	bne.w	4036d2 <_dtoa_r+0x8c8>
  4033e6:	4620      	mov	r0, r4
  4033e8:	4629      	mov	r1, r5
  4033ea:	2200      	movs	r2, #0
  4033ec:	4b69      	ldr	r3, [pc, #420]	; (403594 <_dtoa_r+0x78a>)
  4033ee:	f7fe fa19 	bl	401824 <__aeabi_dmul>
  4033f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4033f6:	f002 f97f 	bl	4056f8 <__aeabi_dcmpge>
  4033fa:	9d07      	ldr	r5, [sp, #28]
  4033fc:	462c      	mov	r4, r5
  4033fe:	2800      	cmp	r0, #0
  403400:	f040 8169 	bne.w	4036d6 <_dtoa_r+0x8cc>
  403404:	e171      	b.n	4036ea <_dtoa_r+0x8e0>
  403406:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  40340a:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  40340e:	4622      	mov	r2, r4
  403410:	462b      	mov	r3, r5
  403412:	4630      	mov	r0, r6
  403414:	4639      	mov	r1, r7
  403416:	f7fe fb2f 	bl	401a78 <__aeabi_ddiv>
  40341a:	f002 f981 	bl	405720 <__aeabi_d2iz>
  40341e:	9004      	str	r0, [sp, #16]
  403420:	f7fe f99a 	bl	401758 <__aeabi_i2d>
  403424:	4622      	mov	r2, r4
  403426:	462b      	mov	r3, r5
  403428:	f7fe f9fc 	bl	401824 <__aeabi_dmul>
  40342c:	4602      	mov	r2, r0
  40342e:	460b      	mov	r3, r1
  403430:	4630      	mov	r0, r6
  403432:	4639      	mov	r1, r7
  403434:	f7fe f842 	bl	4014bc <__aeabi_dsub>
  403438:	9f04      	ldr	r7, [sp, #16]
  40343a:	f107 0630 	add.w	r6, r7, #48	; 0x30
  40343e:	f808 6b01 	strb.w	r6, [r8], #1
  403442:	9f09      	ldr	r7, [sp, #36]	; 0x24
  403444:	ebc7 0608 	rsb	r6, r7, r8
  403448:	9f07      	ldr	r7, [sp, #28]
  40344a:	42be      	cmp	r6, r7
  40344c:	4602      	mov	r2, r0
  40344e:	460b      	mov	r3, r1
  403450:	d129      	bne.n	4034a6 <_dtoa_r+0x69c>
  403452:	f7fe f835 	bl	4014c0 <__adddf3>
  403456:	4622      	mov	r2, r4
  403458:	462b      	mov	r3, r5
  40345a:	4606      	mov	r6, r0
  40345c:	460f      	mov	r7, r1
  40345e:	f002 f955 	bl	40570c <__aeabi_dcmpgt>
  403462:	b970      	cbnz	r0, 403482 <_dtoa_r+0x678>
  403464:	4630      	mov	r0, r6
  403466:	4639      	mov	r1, r7
  403468:	4622      	mov	r2, r4
  40346a:	462b      	mov	r3, r5
  40346c:	f002 f926 	bl	4056bc <__aeabi_dcmpeq>
  403470:	2800      	cmp	r0, #0
  403472:	f000 825f 	beq.w	403934 <_dtoa_r+0xb2a>
  403476:	9f04      	ldr	r7, [sp, #16]
  403478:	07fb      	lsls	r3, r7, #31
  40347a:	d402      	bmi.n	403482 <_dtoa_r+0x678>
  40347c:	e25a      	b.n	403934 <_dtoa_r+0xb2a>
  40347e:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  403482:	4643      	mov	r3, r8
  403484:	4698      	mov	r8, r3
  403486:	3b01      	subs	r3, #1
  403488:	f818 2c01 	ldrb.w	r2, [r8, #-1]
  40348c:	2a39      	cmp	r2, #57	; 0x39
  40348e:	d106      	bne.n	40349e <_dtoa_r+0x694>
  403490:	9f09      	ldr	r7, [sp, #36]	; 0x24
  403492:	429f      	cmp	r7, r3
  403494:	d1f6      	bne.n	403484 <_dtoa_r+0x67a>
  403496:	2230      	movs	r2, #48	; 0x30
  403498:	f109 0901 	add.w	r9, r9, #1
  40349c:	703a      	strb	r2, [r7, #0]
  40349e:	781a      	ldrb	r2, [r3, #0]
  4034a0:	3201      	adds	r2, #1
  4034a2:	701a      	strb	r2, [r3, #0]
  4034a4:	e246      	b.n	403934 <_dtoa_r+0xb2a>
  4034a6:	2200      	movs	r2, #0
  4034a8:	4b38      	ldr	r3, [pc, #224]	; (40358c <_dtoa_r+0x782>)
  4034aa:	f7fe f9bb 	bl	401824 <__aeabi_dmul>
  4034ae:	2200      	movs	r2, #0
  4034b0:	2300      	movs	r3, #0
  4034b2:	4606      	mov	r6, r0
  4034b4:	460f      	mov	r7, r1
  4034b6:	f002 f901 	bl	4056bc <__aeabi_dcmpeq>
  4034ba:	2800      	cmp	r0, #0
  4034bc:	d0a7      	beq.n	40340e <_dtoa_r+0x604>
  4034be:	e239      	b.n	403934 <_dtoa_r+0xb2a>
  4034c0:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
  4034c2:	2f00      	cmp	r7, #0
  4034c4:	d030      	beq.n	403528 <_dtoa_r+0x71e>
  4034c6:	9f24      	ldr	r7, [sp, #144]	; 0x90
  4034c8:	2f01      	cmp	r7, #1
  4034ca:	dc0a      	bgt.n	4034e2 <_dtoa_r+0x6d8>
  4034cc:	9f15      	ldr	r7, [sp, #84]	; 0x54
  4034ce:	b117      	cbz	r7, 4034d6 <_dtoa_r+0x6cc>
  4034d0:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4034d4:	e002      	b.n	4034dc <_dtoa_r+0x6d2>
  4034d6:	9b18      	ldr	r3, [sp, #96]	; 0x60
  4034d8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4034dc:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  4034de:	9e08      	ldr	r6, [sp, #32]
  4034e0:	e016      	b.n	403510 <_dtoa_r+0x706>
  4034e2:	9f07      	ldr	r7, [sp, #28]
  4034e4:	1e7d      	subs	r5, r7, #1
  4034e6:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4034e8:	42af      	cmp	r7, r5
  4034ea:	db01      	blt.n	4034f0 <_dtoa_r+0x6e6>
  4034ec:	1b7d      	subs	r5, r7, r5
  4034ee:	e006      	b.n	4034fe <_dtoa_r+0x6f4>
  4034f0:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4034f2:	950e      	str	r5, [sp, #56]	; 0x38
  4034f4:	1beb      	subs	r3, r5, r7
  4034f6:	9f11      	ldr	r7, [sp, #68]	; 0x44
  4034f8:	441f      	add	r7, r3
  4034fa:	9711      	str	r7, [sp, #68]	; 0x44
  4034fc:	2500      	movs	r5, #0
  4034fe:	9f07      	ldr	r7, [sp, #28]
  403500:	2f00      	cmp	r7, #0
  403502:	da03      	bge.n	40350c <_dtoa_r+0x702>
  403504:	9808      	ldr	r0, [sp, #32]
  403506:	2300      	movs	r3, #0
  403508:	1bc6      	subs	r6, r0, r7
  40350a:	e001      	b.n	403510 <_dtoa_r+0x706>
  40350c:	9e08      	ldr	r6, [sp, #32]
  40350e:	9b07      	ldr	r3, [sp, #28]
  403510:	9f08      	ldr	r7, [sp, #32]
  403512:	441f      	add	r7, r3
  403514:	9708      	str	r7, [sp, #32]
  403516:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403518:	4650      	mov	r0, sl
  40351a:	441f      	add	r7, r3
  40351c:	2101      	movs	r1, #1
  40351e:	970a      	str	r7, [sp, #40]	; 0x28
  403520:	f000 feb8 	bl	404294 <__i2b>
  403524:	4604      	mov	r4, r0
  403526:	e002      	b.n	40352e <_dtoa_r+0x724>
  403528:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40352a:	9e08      	ldr	r6, [sp, #32]
  40352c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40352e:	b16e      	cbz	r6, 40354c <_dtoa_r+0x742>
  403530:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403532:	2f00      	cmp	r7, #0
  403534:	dd0a      	ble.n	40354c <_dtoa_r+0x742>
  403536:	463b      	mov	r3, r7
  403538:	9f08      	ldr	r7, [sp, #32]
  40353a:	42b3      	cmp	r3, r6
  40353c:	bfa8      	it	ge
  40353e:	4633      	movge	r3, r6
  403540:	1aff      	subs	r7, r7, r3
  403542:	9708      	str	r7, [sp, #32]
  403544:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403546:	1aff      	subs	r7, r7, r3
  403548:	1af6      	subs	r6, r6, r3
  40354a:	970a      	str	r7, [sp, #40]	; 0x28
  40354c:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  40354e:	2f00      	cmp	r7, #0
  403550:	dd28      	ble.n	4035a4 <_dtoa_r+0x79a>
  403552:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
  403554:	b307      	cbz	r7, 403598 <_dtoa_r+0x78e>
  403556:	2d00      	cmp	r5, #0
  403558:	dd10      	ble.n	40357c <_dtoa_r+0x772>
  40355a:	4621      	mov	r1, r4
  40355c:	462a      	mov	r2, r5
  40355e:	4650      	mov	r0, sl
  403560:	f000 ff39 	bl	4043d6 <__pow5mult>
  403564:	4604      	mov	r4, r0
  403566:	465a      	mov	r2, fp
  403568:	4621      	mov	r1, r4
  40356a:	4650      	mov	r0, sl
  40356c:	f000 fe9b 	bl	4042a6 <__multiply>
  403570:	4659      	mov	r1, fp
  403572:	4607      	mov	r7, r0
  403574:	4650      	mov	r0, sl
  403576:	f000 fdbb 	bl	4040f0 <_Bfree>
  40357a:	46bb      	mov	fp, r7
  40357c:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  40357e:	1b7a      	subs	r2, r7, r5
  403580:	d010      	beq.n	4035a4 <_dtoa_r+0x79a>
  403582:	4650      	mov	r0, sl
  403584:	4659      	mov	r1, fp
  403586:	e00a      	b.n	40359e <_dtoa_r+0x794>
  403588:	3fe00000 	.word	0x3fe00000
  40358c:	40240000 	.word	0x40240000
  403590:	00405ee8 	.word	0x00405ee8
  403594:	40140000 	.word	0x40140000
  403598:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40359a:	4650      	mov	r0, sl
  40359c:	4659      	mov	r1, fp
  40359e:	f000 ff1a 	bl	4043d6 <__pow5mult>
  4035a2:	4683      	mov	fp, r0
  4035a4:	4650      	mov	r0, sl
  4035a6:	2101      	movs	r1, #1
  4035a8:	f000 fe74 	bl	404294 <__i2b>
  4035ac:	9f11      	ldr	r7, [sp, #68]	; 0x44
  4035ae:	2f00      	cmp	r7, #0
  4035b0:	4605      	mov	r5, r0
  4035b2:	dd05      	ble.n	4035c0 <_dtoa_r+0x7b6>
  4035b4:	4629      	mov	r1, r5
  4035b6:	4650      	mov	r0, sl
  4035b8:	463a      	mov	r2, r7
  4035ba:	f000 ff0c 	bl	4043d6 <__pow5mult>
  4035be:	4605      	mov	r5, r0
  4035c0:	9f24      	ldr	r7, [sp, #144]	; 0x90
  4035c2:	2f01      	cmp	r7, #1
  4035c4:	dc12      	bgt.n	4035ec <_dtoa_r+0x7e2>
  4035c6:	9804      	ldr	r0, [sp, #16]
  4035c8:	b980      	cbnz	r0, 4035ec <_dtoa_r+0x7e2>
  4035ca:	9905      	ldr	r1, [sp, #20]
  4035cc:	f3c1 0313 	ubfx	r3, r1, #0, #20
  4035d0:	b973      	cbnz	r3, 4035f0 <_dtoa_r+0x7e6>
  4035d2:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
  4035d6:	0d3f      	lsrs	r7, r7, #20
  4035d8:	053f      	lsls	r7, r7, #20
  4035da:	b157      	cbz	r7, 4035f2 <_dtoa_r+0x7e8>
  4035dc:	9f08      	ldr	r7, [sp, #32]
  4035de:	3701      	adds	r7, #1
  4035e0:	9708      	str	r7, [sp, #32]
  4035e2:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4035e4:	3701      	adds	r7, #1
  4035e6:	970a      	str	r7, [sp, #40]	; 0x28
  4035e8:	2701      	movs	r7, #1
  4035ea:	e002      	b.n	4035f2 <_dtoa_r+0x7e8>
  4035ec:	2700      	movs	r7, #0
  4035ee:	e000      	b.n	4035f2 <_dtoa_r+0x7e8>
  4035f0:	9f04      	ldr	r7, [sp, #16]
  4035f2:	9811      	ldr	r0, [sp, #68]	; 0x44
  4035f4:	b140      	cbz	r0, 403608 <_dtoa_r+0x7fe>
  4035f6:	692b      	ldr	r3, [r5, #16]
  4035f8:	eb05 0383 	add.w	r3, r5, r3, lsl #2
  4035fc:	6918      	ldr	r0, [r3, #16]
  4035fe:	f000 fdfc 	bl	4041fa <__hi0bits>
  403602:	f1c0 0020 	rsb	r0, r0, #32
  403606:	e000      	b.n	40360a <_dtoa_r+0x800>
  403608:	2001      	movs	r0, #1
  40360a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40360c:	4403      	add	r3, r0
  40360e:	f013 031f 	ands.w	r3, r3, #31
  403612:	d00f      	beq.n	403634 <_dtoa_r+0x82a>
  403614:	f1c3 0220 	rsb	r2, r3, #32
  403618:	2a04      	cmp	r2, #4
  40361a:	dd09      	ble.n	403630 <_dtoa_r+0x826>
  40361c:	9908      	ldr	r1, [sp, #32]
  40361e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403620:	f1c3 031c 	rsb	r3, r3, #28
  403624:	4419      	add	r1, r3
  403626:	441a      	add	r2, r3
  403628:	9108      	str	r1, [sp, #32]
  40362a:	441e      	add	r6, r3
  40362c:	920a      	str	r2, [sp, #40]	; 0x28
  40362e:	e009      	b.n	403644 <_dtoa_r+0x83a>
  403630:	d008      	beq.n	403644 <_dtoa_r+0x83a>
  403632:	4613      	mov	r3, r2
  403634:	9808      	ldr	r0, [sp, #32]
  403636:	990a      	ldr	r1, [sp, #40]	; 0x28
  403638:	331c      	adds	r3, #28
  40363a:	4418      	add	r0, r3
  40363c:	4419      	add	r1, r3
  40363e:	9008      	str	r0, [sp, #32]
  403640:	441e      	add	r6, r3
  403642:	910a      	str	r1, [sp, #40]	; 0x28
  403644:	9a08      	ldr	r2, [sp, #32]
  403646:	2a00      	cmp	r2, #0
  403648:	dd04      	ble.n	403654 <_dtoa_r+0x84a>
  40364a:	4659      	mov	r1, fp
  40364c:	4650      	mov	r0, sl
  40364e:	f000 ff01 	bl	404454 <__lshift>
  403652:	4683      	mov	fp, r0
  403654:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403656:	2b00      	cmp	r3, #0
  403658:	dd05      	ble.n	403666 <_dtoa_r+0x85c>
  40365a:	4629      	mov	r1, r5
  40365c:	4650      	mov	r0, sl
  40365e:	461a      	mov	r2, r3
  403660:	f000 fef8 	bl	404454 <__lshift>
  403664:	4605      	mov	r5, r0
  403666:	9814      	ldr	r0, [sp, #80]	; 0x50
  403668:	b1e0      	cbz	r0, 4036a4 <_dtoa_r+0x89a>
  40366a:	4658      	mov	r0, fp
  40366c:	4629      	mov	r1, r5
  40366e:	f000 ff44 	bl	4044fa <__mcmp>
  403672:	2800      	cmp	r0, #0
  403674:	da16      	bge.n	4036a4 <_dtoa_r+0x89a>
  403676:	4659      	mov	r1, fp
  403678:	4650      	mov	r0, sl
  40367a:	220a      	movs	r2, #10
  40367c:	2300      	movs	r3, #0
  40367e:	f000 fd40 	bl	404102 <__multadd>
  403682:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403684:	f109 39ff 	add.w	r9, r9, #4294967295
  403688:	4683      	mov	fp, r0
  40368a:	b149      	cbz	r1, 4036a0 <_dtoa_r+0x896>
  40368c:	4621      	mov	r1, r4
  40368e:	220a      	movs	r2, #10
  403690:	4650      	mov	r0, sl
  403692:	2300      	movs	r3, #0
  403694:	f000 fd35 	bl	404102 <__multadd>
  403698:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40369a:	9207      	str	r2, [sp, #28]
  40369c:	4604      	mov	r4, r0
  40369e:	e001      	b.n	4036a4 <_dtoa_r+0x89a>
  4036a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4036a2:	9307      	str	r3, [sp, #28]
  4036a4:	9807      	ldr	r0, [sp, #28]
  4036a6:	2800      	cmp	r0, #0
  4036a8:	dc29      	bgt.n	4036fe <_dtoa_r+0x8f4>
  4036aa:	9924      	ldr	r1, [sp, #144]	; 0x90
  4036ac:	2902      	cmp	r1, #2
  4036ae:	dd26      	ble.n	4036fe <_dtoa_r+0x8f4>
  4036b0:	b988      	cbnz	r0, 4036d6 <_dtoa_r+0x8cc>
  4036b2:	4629      	mov	r1, r5
  4036b4:	2205      	movs	r2, #5
  4036b6:	9b07      	ldr	r3, [sp, #28]
  4036b8:	4650      	mov	r0, sl
  4036ba:	f000 fd22 	bl	404102 <__multadd>
  4036be:	4605      	mov	r5, r0
  4036c0:	4629      	mov	r1, r5
  4036c2:	4658      	mov	r0, fp
  4036c4:	f000 ff19 	bl	4044fa <__mcmp>
  4036c8:	2800      	cmp	r0, #0
  4036ca:	dc0e      	bgt.n	4036ea <_dtoa_r+0x8e0>
  4036cc:	e003      	b.n	4036d6 <_dtoa_r+0x8cc>
  4036ce:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  4036d0:	e000      	b.n	4036d4 <_dtoa_r+0x8ca>
  4036d2:	2500      	movs	r5, #0
  4036d4:	462c      	mov	r4, r5
  4036d6:	9f25      	ldr	r7, [sp, #148]	; 0x94
  4036d8:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  4036dc:	ea6f 0907 	mvn.w	r9, r7
  4036e0:	e00a      	b.n	4036f8 <_dtoa_r+0x8ee>
  4036e2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  4036e4:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  4036e8:	462c      	mov	r4, r5
  4036ea:	9f09      	ldr	r7, [sp, #36]	; 0x24
  4036ec:	2331      	movs	r3, #49	; 0x31
  4036ee:	f107 0801 	add.w	r8, r7, #1
  4036f2:	703b      	strb	r3, [r7, #0]
  4036f4:	f109 0901 	add.w	r9, r9, #1
  4036f8:	4627      	mov	r7, r4
  4036fa:	2400      	movs	r4, #0
  4036fc:	e107      	b.n	40390e <_dtoa_r+0xb04>
  4036fe:	980f      	ldr	r0, [sp, #60]	; 0x3c
  403700:	2800      	cmp	r0, #0
  403702:	f000 80bb 	beq.w	40387c <_dtoa_r+0xa72>
  403706:	2e00      	cmp	r6, #0
  403708:	dd05      	ble.n	403716 <_dtoa_r+0x90c>
  40370a:	4621      	mov	r1, r4
  40370c:	4650      	mov	r0, sl
  40370e:	4632      	mov	r2, r6
  403710:	f000 fea0 	bl	404454 <__lshift>
  403714:	4604      	mov	r4, r0
  403716:	b19f      	cbz	r7, 403740 <_dtoa_r+0x936>
  403718:	6861      	ldr	r1, [r4, #4]
  40371a:	4650      	mov	r0, sl
  40371c:	f000 fcc2 	bl	4040a4 <_Balloc>
  403720:	6922      	ldr	r2, [r4, #16]
  403722:	3202      	adds	r2, #2
  403724:	4606      	mov	r6, r0
  403726:	f104 010c 	add.w	r1, r4, #12
  40372a:	0092      	lsls	r2, r2, #2
  40372c:	300c      	adds	r0, #12
  40372e:	f000 fc92 	bl	404056 <memcpy>
  403732:	4650      	mov	r0, sl
  403734:	4631      	mov	r1, r6
  403736:	2201      	movs	r2, #1
  403738:	f000 fe8c 	bl	404454 <__lshift>
  40373c:	4607      	mov	r7, r0
  40373e:	e000      	b.n	403742 <_dtoa_r+0x938>
  403740:	4627      	mov	r7, r4
  403742:	9e09      	ldr	r6, [sp, #36]	; 0x24
  403744:	4629      	mov	r1, r5
  403746:	4658      	mov	r0, fp
  403748:	f7ff fad2 	bl	402cf0 <quorem>
  40374c:	4621      	mov	r1, r4
  40374e:	f100 0c30 	add.w	ip, r0, #48	; 0x30
  403752:	4680      	mov	r8, r0
  403754:	4658      	mov	r0, fp
  403756:	f8cd c008 	str.w	ip, [sp, #8]
  40375a:	f000 fece 	bl	4044fa <__mcmp>
  40375e:	463a      	mov	r2, r7
  403760:	9008      	str	r0, [sp, #32]
  403762:	4629      	mov	r1, r5
  403764:	4650      	mov	r0, sl
  403766:	f000 fee5 	bl	404534 <__mdiff>
  40376a:	68c3      	ldr	r3, [r0, #12]
  40376c:	f8dd c008 	ldr.w	ip, [sp, #8]
  403770:	4602      	mov	r2, r0
  403772:	b94b      	cbnz	r3, 403788 <_dtoa_r+0x97e>
  403774:	4611      	mov	r1, r2
  403776:	4658      	mov	r0, fp
  403778:	9203      	str	r2, [sp, #12]
  40377a:	f000 febe 	bl	4044fa <__mcmp>
  40377e:	9a03      	ldr	r2, [sp, #12]
  403780:	f8dd c008 	ldr.w	ip, [sp, #8]
  403784:	4603      	mov	r3, r0
  403786:	e000      	b.n	40378a <_dtoa_r+0x980>
  403788:	2301      	movs	r3, #1
  40378a:	4650      	mov	r0, sl
  40378c:	4611      	mov	r1, r2
  40378e:	9303      	str	r3, [sp, #12]
  403790:	f8cd c008 	str.w	ip, [sp, #8]
  403794:	f000 fcac 	bl	4040f0 <_Bfree>
  403798:	9b03      	ldr	r3, [sp, #12]
  40379a:	f8dd c008 	ldr.w	ip, [sp, #8]
  40379e:	b963      	cbnz	r3, 4037ba <_dtoa_r+0x9b0>
  4037a0:	9924      	ldr	r1, [sp, #144]	; 0x90
  4037a2:	b951      	cbnz	r1, 4037ba <_dtoa_r+0x9b0>
  4037a4:	9804      	ldr	r0, [sp, #16]
  4037a6:	f000 0201 	and.w	r2, r0, #1
  4037aa:	b932      	cbnz	r2, 4037ba <_dtoa_r+0x9b0>
  4037ac:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  4037b0:	d035      	beq.n	40381e <_dtoa_r+0xa14>
  4037b2:	9b08      	ldr	r3, [sp, #32]
  4037b4:	2b00      	cmp	r3, #0
  4037b6:	dc24      	bgt.n	403802 <_dtoa_r+0x9f8>
  4037b8:	e025      	b.n	403806 <_dtoa_r+0x9fc>
  4037ba:	9808      	ldr	r0, [sp, #32]
  4037bc:	2800      	cmp	r0, #0
  4037be:	da02      	bge.n	4037c6 <_dtoa_r+0x9bc>
  4037c0:	2b00      	cmp	r3, #0
  4037c2:	dc08      	bgt.n	4037d6 <_dtoa_r+0x9cc>
  4037c4:	e01f      	b.n	403806 <_dtoa_r+0x9fc>
  4037c6:	d123      	bne.n	403810 <_dtoa_r+0xa06>
  4037c8:	9924      	ldr	r1, [sp, #144]	; 0x90
  4037ca:	bb09      	cbnz	r1, 403810 <_dtoa_r+0xa06>
  4037cc:	9804      	ldr	r0, [sp, #16]
  4037ce:	f000 0201 	and.w	r2, r0, #1
  4037d2:	b9ea      	cbnz	r2, 403810 <_dtoa_r+0xa06>
  4037d4:	e7f4      	b.n	4037c0 <_dtoa_r+0x9b6>
  4037d6:	4659      	mov	r1, fp
  4037d8:	2201      	movs	r2, #1
  4037da:	4650      	mov	r0, sl
  4037dc:	f8cd c008 	str.w	ip, [sp, #8]
  4037e0:	f000 fe38 	bl	404454 <__lshift>
  4037e4:	4629      	mov	r1, r5
  4037e6:	4683      	mov	fp, r0
  4037e8:	f000 fe87 	bl	4044fa <__mcmp>
  4037ec:	2800      	cmp	r0, #0
  4037ee:	f8dd c008 	ldr.w	ip, [sp, #8]
  4037f2:	dc03      	bgt.n	4037fc <_dtoa_r+0x9f2>
  4037f4:	d107      	bne.n	403806 <_dtoa_r+0x9fc>
  4037f6:	f01c 0f01 	tst.w	ip, #1
  4037fa:	d004      	beq.n	403806 <_dtoa_r+0x9fc>
  4037fc:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  403800:	d00d      	beq.n	40381e <_dtoa_r+0xa14>
  403802:	f108 0c31 	add.w	ip, r8, #49	; 0x31
  403806:	f106 0801 	add.w	r8, r6, #1
  40380a:	f886 c000 	strb.w	ip, [r6]
  40380e:	e07e      	b.n	40390e <_dtoa_r+0xb04>
  403810:	2b00      	cmp	r3, #0
  403812:	f106 0801 	add.w	r8, r6, #1
  403816:	dd09      	ble.n	40382c <_dtoa_r+0xa22>
  403818:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  40381c:	d103      	bne.n	403826 <_dtoa_r+0xa1c>
  40381e:	2339      	movs	r3, #57	; 0x39
  403820:	7033      	strb	r3, [r6, #0]
  403822:	3601      	adds	r6, #1
  403824:	e05b      	b.n	4038de <_dtoa_r+0xad4>
  403826:	f10c 0301 	add.w	r3, ip, #1
  40382a:	e068      	b.n	4038fe <_dtoa_r+0xaf4>
  40382c:	9909      	ldr	r1, [sp, #36]	; 0x24
  40382e:	9a07      	ldr	r2, [sp, #28]
  403830:	4646      	mov	r6, r8
  403832:	ebc1 0308 	rsb	r3, r1, r8
  403836:	4293      	cmp	r3, r2
  403838:	f806 cc01 	strb.w	ip, [r6, #-1]
  40383c:	d03c      	beq.n	4038b8 <_dtoa_r+0xaae>
  40383e:	4659      	mov	r1, fp
  403840:	220a      	movs	r2, #10
  403842:	2300      	movs	r3, #0
  403844:	4650      	mov	r0, sl
  403846:	f000 fc5c 	bl	404102 <__multadd>
  40384a:	42bc      	cmp	r4, r7
  40384c:	4683      	mov	fp, r0
  40384e:	4621      	mov	r1, r4
  403850:	4650      	mov	r0, sl
  403852:	f04f 020a 	mov.w	r2, #10
  403856:	f04f 0300 	mov.w	r3, #0
  40385a:	d104      	bne.n	403866 <_dtoa_r+0xa5c>
  40385c:	f000 fc51 	bl	404102 <__multadd>
  403860:	4604      	mov	r4, r0
  403862:	4607      	mov	r7, r0
  403864:	e76e      	b.n	403744 <_dtoa_r+0x93a>
  403866:	f000 fc4c 	bl	404102 <__multadd>
  40386a:	4639      	mov	r1, r7
  40386c:	4604      	mov	r4, r0
  40386e:	220a      	movs	r2, #10
  403870:	4650      	mov	r0, sl
  403872:	2300      	movs	r3, #0
  403874:	f000 fc45 	bl	404102 <__multadd>
  403878:	4607      	mov	r7, r0
  40387a:	e763      	b.n	403744 <_dtoa_r+0x93a>
  40387c:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
  40387e:	4658      	mov	r0, fp
  403880:	4629      	mov	r1, r5
  403882:	f7ff fa35 	bl	402cf0 <quorem>
  403886:	9f09      	ldr	r7, [sp, #36]	; 0x24
  403888:	f100 0c30 	add.w	ip, r0, #48	; 0x30
  40388c:	f807 c006 	strb.w	ip, [r7, r6]
  403890:	9f07      	ldr	r7, [sp, #28]
  403892:	3601      	adds	r6, #1
  403894:	42be      	cmp	r6, r7
  403896:	db07      	blt.n	4038a8 <_dtoa_r+0xa9e>
  403898:	9e09      	ldr	r6, [sp, #36]	; 0x24
  40389a:	2f01      	cmp	r7, #1
  40389c:	bfac      	ite	ge
  40389e:	19f6      	addge	r6, r6, r7
  4038a0:	3601      	addlt	r6, #1
  4038a2:	4627      	mov	r7, r4
  4038a4:	2400      	movs	r4, #0
  4038a6:	e007      	b.n	4038b8 <_dtoa_r+0xaae>
  4038a8:	4659      	mov	r1, fp
  4038aa:	4650      	mov	r0, sl
  4038ac:	220a      	movs	r2, #10
  4038ae:	2300      	movs	r3, #0
  4038b0:	f000 fc27 	bl	404102 <__multadd>
  4038b4:	4683      	mov	fp, r0
  4038b6:	e7e2      	b.n	40387e <_dtoa_r+0xa74>
  4038b8:	4659      	mov	r1, fp
  4038ba:	2201      	movs	r2, #1
  4038bc:	4650      	mov	r0, sl
  4038be:	f8cd c008 	str.w	ip, [sp, #8]
  4038c2:	f000 fdc7 	bl	404454 <__lshift>
  4038c6:	4629      	mov	r1, r5
  4038c8:	4683      	mov	fp, r0
  4038ca:	f000 fe16 	bl	4044fa <__mcmp>
  4038ce:	2800      	cmp	r0, #0
  4038d0:	f8dd c008 	ldr.w	ip, [sp, #8]
  4038d4:	dc03      	bgt.n	4038de <_dtoa_r+0xad4>
  4038d6:	d114      	bne.n	403902 <_dtoa_r+0xaf8>
  4038d8:	f01c 0f01 	tst.w	ip, #1
  4038dc:	d011      	beq.n	403902 <_dtoa_r+0xaf8>
  4038de:	f816 3c01 	ldrb.w	r3, [r6, #-1]
  4038e2:	2b39      	cmp	r3, #57	; 0x39
  4038e4:	46b0      	mov	r8, r6
  4038e6:	f106 36ff 	add.w	r6, r6, #4294967295
  4038ea:	d107      	bne.n	4038fc <_dtoa_r+0xaf2>
  4038ec:	9809      	ldr	r0, [sp, #36]	; 0x24
  4038ee:	42b0      	cmp	r0, r6
  4038f0:	d1f5      	bne.n	4038de <_dtoa_r+0xad4>
  4038f2:	2331      	movs	r3, #49	; 0x31
  4038f4:	f109 0901 	add.w	r9, r9, #1
  4038f8:	7003      	strb	r3, [r0, #0]
  4038fa:	e008      	b.n	40390e <_dtoa_r+0xb04>
  4038fc:	3301      	adds	r3, #1
  4038fe:	7033      	strb	r3, [r6, #0]
  403900:	e005      	b.n	40390e <_dtoa_r+0xb04>
  403902:	46b0      	mov	r8, r6
  403904:	3e01      	subs	r6, #1
  403906:	f818 3c01 	ldrb.w	r3, [r8, #-1]
  40390a:	2b30      	cmp	r3, #48	; 0x30
  40390c:	d0f9      	beq.n	403902 <_dtoa_r+0xaf8>
  40390e:	4650      	mov	r0, sl
  403910:	4629      	mov	r1, r5
  403912:	f000 fbed 	bl	4040f0 <_Bfree>
  403916:	b16f      	cbz	r7, 403934 <_dtoa_r+0xb2a>
  403918:	b12c      	cbz	r4, 403926 <_dtoa_r+0xb1c>
  40391a:	42bc      	cmp	r4, r7
  40391c:	d003      	beq.n	403926 <_dtoa_r+0xb1c>
  40391e:	4650      	mov	r0, sl
  403920:	4621      	mov	r1, r4
  403922:	f000 fbe5 	bl	4040f0 <_Bfree>
  403926:	4650      	mov	r0, sl
  403928:	4639      	mov	r1, r7
  40392a:	f000 fbe1 	bl	4040f0 <_Bfree>
  40392e:	e001      	b.n	403934 <_dtoa_r+0xb2a>
  403930:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  403934:	4650      	mov	r0, sl
  403936:	4659      	mov	r1, fp
  403938:	f000 fbda 	bl	4040f0 <_Bfree>
  40393c:	2300      	movs	r3, #0
  40393e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403940:	f888 3000 	strb.w	r3, [r8]
  403944:	f109 0301 	add.w	r3, r9, #1
  403948:	603b      	str	r3, [r7, #0]
  40394a:	9f28      	ldr	r7, [sp, #160]	; 0xa0
  40394c:	b127      	cbz	r7, 403958 <_dtoa_r+0xb4e>
  40394e:	f8c7 8000 	str.w	r8, [r7]
  403952:	e001      	b.n	403958 <_dtoa_r+0xb4e>
  403954:	4802      	ldr	r0, [pc, #8]	; (403960 <_dtoa_r+0xb56>)
  403956:	e000      	b.n	40395a <_dtoa_r+0xb50>
  403958:	9809      	ldr	r0, [sp, #36]	; 0x24
  40395a:	b01b      	add	sp, #108	; 0x6c
  40395c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403960:	00405ebc 	.word	0x00405ebc
  403964:	f3af 8000 	nop.w

00403968 <__libc_fini_array>:
  403968:	b538      	push	{r3, r4, r5, lr}
  40396a:	4d08      	ldr	r5, [pc, #32]	; (40398c <__libc_fini_array+0x24>)
  40396c:	4c08      	ldr	r4, [pc, #32]	; (403990 <__libc_fini_array+0x28>)
  40396e:	1b64      	subs	r4, r4, r5
  403970:	10a4      	asrs	r4, r4, #2
  403972:	eb05 0584 	add.w	r5, r5, r4, lsl #2
  403976:	b124      	cbz	r4, 403982 <__libc_fini_array+0x1a>
  403978:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  40397c:	3c01      	subs	r4, #1
  40397e:	4798      	blx	r3
  403980:	e7f9      	b.n	403976 <__libc_fini_array+0xe>
  403982:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  403986:	f002 bb55 	b.w	406034 <_fini>
  40398a:	bf00      	nop
  40398c:	00406040 	.word	0x00406040
  403990:	00406044 	.word	0x00406044

00403994 <_malloc_trim_r>:
  403994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403996:	4d23      	ldr	r5, [pc, #140]	; (403a24 <_malloc_trim_r+0x90>)
  403998:	460e      	mov	r6, r1
  40399a:	4604      	mov	r4, r0
  40399c:	f000 fb7f 	bl	40409e <__malloc_lock>
  4039a0:	68ab      	ldr	r3, [r5, #8]
  4039a2:	685f      	ldr	r7, [r3, #4]
  4039a4:	f027 0703 	bic.w	r7, r7, #3
  4039a8:	1bbe      	subs	r6, r7, r6
  4039aa:	f606 76ef 	addw	r6, r6, #4079	; 0xfef
  4039ae:	f426 667f 	bic.w	r6, r6, #4080	; 0xff0
  4039b2:	f026 060f 	bic.w	r6, r6, #15
  4039b6:	f5a6 5680 	sub.w	r6, r6, #4096	; 0x1000
  4039ba:	f5b6 5f80 	cmp.w	r6, #4096	; 0x1000
  4039be:	da04      	bge.n	4039ca <_malloc_trim_r+0x36>
  4039c0:	4620      	mov	r0, r4
  4039c2:	f000 fb6d 	bl	4040a0 <__malloc_unlock>
  4039c6:	2000      	movs	r0, #0
  4039c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4039ca:	4620      	mov	r0, r4
  4039cc:	2100      	movs	r1, #0
  4039ce:	f001 f91d 	bl	404c0c <_sbrk_r>
  4039d2:	68ab      	ldr	r3, [r5, #8]
  4039d4:	443b      	add	r3, r7
  4039d6:	4298      	cmp	r0, r3
  4039d8:	d1f2      	bne.n	4039c0 <_malloc_trim_r+0x2c>
  4039da:	4620      	mov	r0, r4
  4039dc:	4271      	negs	r1, r6
  4039de:	f001 f915 	bl	404c0c <_sbrk_r>
  4039e2:	3001      	adds	r0, #1
  4039e4:	d110      	bne.n	403a08 <_malloc_trim_r+0x74>
  4039e6:	4620      	mov	r0, r4
  4039e8:	2100      	movs	r1, #0
  4039ea:	f001 f90f 	bl	404c0c <_sbrk_r>
  4039ee:	68ab      	ldr	r3, [r5, #8]
  4039f0:	1ac2      	subs	r2, r0, r3
  4039f2:	2a0f      	cmp	r2, #15
  4039f4:	dde4      	ble.n	4039c0 <_malloc_trim_r+0x2c>
  4039f6:	490c      	ldr	r1, [pc, #48]	; (403a28 <_malloc_trim_r+0x94>)
  4039f8:	6809      	ldr	r1, [r1, #0]
  4039fa:	1a40      	subs	r0, r0, r1
  4039fc:	490b      	ldr	r1, [pc, #44]	; (403a2c <_malloc_trim_r+0x98>)
  4039fe:	f042 0201 	orr.w	r2, r2, #1
  403a02:	6008      	str	r0, [r1, #0]
  403a04:	605a      	str	r2, [r3, #4]
  403a06:	e7db      	b.n	4039c0 <_malloc_trim_r+0x2c>
  403a08:	68ab      	ldr	r3, [r5, #8]
  403a0a:	1bbf      	subs	r7, r7, r6
  403a0c:	f047 0701 	orr.w	r7, r7, #1
  403a10:	605f      	str	r7, [r3, #4]
  403a12:	4b06      	ldr	r3, [pc, #24]	; (403a2c <_malloc_trim_r+0x98>)
  403a14:	681a      	ldr	r2, [r3, #0]
  403a16:	4620      	mov	r0, r4
  403a18:	1b96      	subs	r6, r2, r6
  403a1a:	601e      	str	r6, [r3, #0]
  403a1c:	f000 fb40 	bl	4040a0 <__malloc_unlock>
  403a20:	2001      	movs	r0, #1
  403a22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403a24:	200004c4 	.word	0x200004c4
  403a28:	200008cc 	.word	0x200008cc
  403a2c:	20000970 	.word	0x20000970

00403a30 <_free_r>:
  403a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403a32:	4606      	mov	r6, r0
  403a34:	460d      	mov	r5, r1
  403a36:	2900      	cmp	r1, #0
  403a38:	f000 80a9 	beq.w	403b8e <_free_r+0x15e>
  403a3c:	f000 fb2f 	bl	40409e <__malloc_lock>
  403a40:	f855 cc04 	ldr.w	ip, [r5, #-4]
  403a44:	4c52      	ldr	r4, [pc, #328]	; (403b90 <_free_r+0x160>)
  403a46:	f1a5 0308 	sub.w	r3, r5, #8
  403a4a:	f02c 0201 	bic.w	r2, ip, #1
  403a4e:	1898      	adds	r0, r3, r2
  403a50:	68a1      	ldr	r1, [r4, #8]
  403a52:	6847      	ldr	r7, [r0, #4]
  403a54:	4288      	cmp	r0, r1
  403a56:	f027 0703 	bic.w	r7, r7, #3
  403a5a:	f00c 0101 	and.w	r1, ip, #1
  403a5e:	d11b      	bne.n	403a98 <_free_r+0x68>
  403a60:	443a      	add	r2, r7
  403a62:	b939      	cbnz	r1, 403a74 <_free_r+0x44>
  403a64:	f855 1c08 	ldr.w	r1, [r5, #-8]
  403a68:	1a5b      	subs	r3, r3, r1
  403a6a:	440a      	add	r2, r1
  403a6c:	6898      	ldr	r0, [r3, #8]
  403a6e:	68d9      	ldr	r1, [r3, #12]
  403a70:	60c1      	str	r1, [r0, #12]
  403a72:	6088      	str	r0, [r1, #8]
  403a74:	f042 0101 	orr.w	r1, r2, #1
  403a78:	6059      	str	r1, [r3, #4]
  403a7a:	60a3      	str	r3, [r4, #8]
  403a7c:	4b45      	ldr	r3, [pc, #276]	; (403b94 <_free_r+0x164>)
  403a7e:	681b      	ldr	r3, [r3, #0]
  403a80:	429a      	cmp	r2, r3
  403a82:	d304      	bcc.n	403a8e <_free_r+0x5e>
  403a84:	4b44      	ldr	r3, [pc, #272]	; (403b98 <_free_r+0x168>)
  403a86:	4630      	mov	r0, r6
  403a88:	6819      	ldr	r1, [r3, #0]
  403a8a:	f7ff ff83 	bl	403994 <_malloc_trim_r>
  403a8e:	4630      	mov	r0, r6
  403a90:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  403a94:	f000 bb04 	b.w	4040a0 <__malloc_unlock>
  403a98:	6047      	str	r7, [r0, #4]
  403a9a:	b979      	cbnz	r1, 403abc <_free_r+0x8c>
  403a9c:	f855 5c08 	ldr.w	r5, [r5, #-8]
  403aa0:	1b5b      	subs	r3, r3, r5
  403aa2:	442a      	add	r2, r5
  403aa4:	689d      	ldr	r5, [r3, #8]
  403aa6:	f104 0c08 	add.w	ip, r4, #8
  403aaa:	4565      	cmp	r5, ip
  403aac:	d008      	beq.n	403ac0 <_free_r+0x90>
  403aae:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  403ab2:	f8c5 c00c 	str.w	ip, [r5, #12]
  403ab6:	f8cc 5008 	str.w	r5, [ip, #8]
  403aba:	e002      	b.n	403ac2 <_free_r+0x92>
  403abc:	2100      	movs	r1, #0
  403abe:	e000      	b.n	403ac2 <_free_r+0x92>
  403ac0:	2101      	movs	r1, #1
  403ac2:	19c5      	adds	r5, r0, r7
  403ac4:	686d      	ldr	r5, [r5, #4]
  403ac6:	07ed      	lsls	r5, r5, #31
  403ac8:	d40e      	bmi.n	403ae8 <_free_r+0xb8>
  403aca:	443a      	add	r2, r7
  403acc:	6885      	ldr	r5, [r0, #8]
  403ace:	b941      	cbnz	r1, 403ae2 <_free_r+0xb2>
  403ad0:	4f32      	ldr	r7, [pc, #200]	; (403b9c <_free_r+0x16c>)
  403ad2:	42bd      	cmp	r5, r7
  403ad4:	d105      	bne.n	403ae2 <_free_r+0xb2>
  403ad6:	6163      	str	r3, [r4, #20]
  403ad8:	6123      	str	r3, [r4, #16]
  403ada:	2101      	movs	r1, #1
  403adc:	60dd      	str	r5, [r3, #12]
  403ade:	609d      	str	r5, [r3, #8]
  403ae0:	e002      	b.n	403ae8 <_free_r+0xb8>
  403ae2:	68c0      	ldr	r0, [r0, #12]
  403ae4:	60e8      	str	r0, [r5, #12]
  403ae6:	6085      	str	r5, [r0, #8]
  403ae8:	f042 0001 	orr.w	r0, r2, #1
  403aec:	6058      	str	r0, [r3, #4]
  403aee:	509a      	str	r2, [r3, r2]
  403af0:	2900      	cmp	r1, #0
  403af2:	d1cc      	bne.n	403a8e <_free_r+0x5e>
  403af4:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  403af8:	d20e      	bcs.n	403b18 <_free_r+0xe8>
  403afa:	08d2      	lsrs	r2, r2, #3
  403afc:	1091      	asrs	r1, r2, #2
  403afe:	2001      	movs	r0, #1
  403b00:	4088      	lsls	r0, r1
  403b02:	6861      	ldr	r1, [r4, #4]
  403b04:	4301      	orrs	r1, r0
  403b06:	6061      	str	r1, [r4, #4]
  403b08:	eb04 04c2 	add.w	r4, r4, r2, lsl #3
  403b0c:	68a2      	ldr	r2, [r4, #8]
  403b0e:	609a      	str	r2, [r3, #8]
  403b10:	60dc      	str	r4, [r3, #12]
  403b12:	60a3      	str	r3, [r4, #8]
  403b14:	60d3      	str	r3, [r2, #12]
  403b16:	e7ba      	b.n	403a8e <_free_r+0x5e>
  403b18:	0a51      	lsrs	r1, r2, #9
  403b1a:	2904      	cmp	r1, #4
  403b1c:	d802      	bhi.n	403b24 <_free_r+0xf4>
  403b1e:	0991      	lsrs	r1, r2, #6
  403b20:	3138      	adds	r1, #56	; 0x38
  403b22:	e015      	b.n	403b50 <_free_r+0x120>
  403b24:	2914      	cmp	r1, #20
  403b26:	d801      	bhi.n	403b2c <_free_r+0xfc>
  403b28:	315b      	adds	r1, #91	; 0x5b
  403b2a:	e011      	b.n	403b50 <_free_r+0x120>
  403b2c:	2954      	cmp	r1, #84	; 0x54
  403b2e:	d802      	bhi.n	403b36 <_free_r+0x106>
  403b30:	0b11      	lsrs	r1, r2, #12
  403b32:	316e      	adds	r1, #110	; 0x6e
  403b34:	e00c      	b.n	403b50 <_free_r+0x120>
  403b36:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
  403b3a:	d802      	bhi.n	403b42 <_free_r+0x112>
  403b3c:	0bd1      	lsrs	r1, r2, #15
  403b3e:	3177      	adds	r1, #119	; 0x77
  403b40:	e006      	b.n	403b50 <_free_r+0x120>
  403b42:	f240 5054 	movw	r0, #1364	; 0x554
  403b46:	4281      	cmp	r1, r0
  403b48:	bf9a      	itte	ls
  403b4a:	0c91      	lsrls	r1, r2, #18
  403b4c:	317c      	addls	r1, #124	; 0x7c
  403b4e:	217e      	movhi	r1, #126	; 0x7e
  403b50:	eb04 04c1 	add.w	r4, r4, r1, lsl #3
  403b54:	480e      	ldr	r0, [pc, #56]	; (403b90 <_free_r+0x160>)
  403b56:	68a5      	ldr	r5, [r4, #8]
  403b58:	42a5      	cmp	r5, r4
  403b5a:	d001      	beq.n	403b60 <_free_r+0x130>
  403b5c:	4629      	mov	r1, r5
  403b5e:	e00b      	b.n	403b78 <_free_r+0x148>
  403b60:	2201      	movs	r2, #1
  403b62:	1089      	asrs	r1, r1, #2
  403b64:	fa02 f101 	lsl.w	r1, r2, r1
  403b68:	6842      	ldr	r2, [r0, #4]
  403b6a:	430a      	orrs	r2, r1
  403b6c:	6042      	str	r2, [r0, #4]
  403b6e:	4629      	mov	r1, r5
  403b70:	e008      	b.n	403b84 <_free_r+0x154>
  403b72:	6889      	ldr	r1, [r1, #8]
  403b74:	42a1      	cmp	r1, r4
  403b76:	d004      	beq.n	403b82 <_free_r+0x152>
  403b78:	6848      	ldr	r0, [r1, #4]
  403b7a:	f020 0003 	bic.w	r0, r0, #3
  403b7e:	4282      	cmp	r2, r0
  403b80:	d3f7      	bcc.n	403b72 <_free_r+0x142>
  403b82:	68cd      	ldr	r5, [r1, #12]
  403b84:	60dd      	str	r5, [r3, #12]
  403b86:	6099      	str	r1, [r3, #8]
  403b88:	60ab      	str	r3, [r5, #8]
  403b8a:	60cb      	str	r3, [r1, #12]
  403b8c:	e77f      	b.n	403a8e <_free_r+0x5e>
  403b8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403b90:	200004c4 	.word	0x200004c4
  403b94:	200008d0 	.word	0x200008d0
  403b98:	2000096c 	.word	0x2000096c
  403b9c:	200004cc 	.word	0x200004cc

00403ba0 <_setlocale_r>:
  403ba0:	b510      	push	{r4, lr}
  403ba2:	4614      	mov	r4, r2
  403ba4:	b90a      	cbnz	r2, 403baa <_setlocale_r+0xa>
  403ba6:	480b      	ldr	r0, [pc, #44]	; (403bd4 <_setlocale_r+0x34>)
  403ba8:	bd10      	pop	{r4, pc}
  403baa:	4610      	mov	r0, r2
  403bac:	490a      	ldr	r1, [pc, #40]	; (403bd8 <_setlocale_r+0x38>)
  403bae:	f001 f83d 	bl	404c2c <strcmp>
  403bb2:	2800      	cmp	r0, #0
  403bb4:	d0f7      	beq.n	403ba6 <_setlocale_r+0x6>
  403bb6:	4620      	mov	r0, r4
  403bb8:	4906      	ldr	r1, [pc, #24]	; (403bd4 <_setlocale_r+0x34>)
  403bba:	f001 f837 	bl	404c2c <strcmp>
  403bbe:	2800      	cmp	r0, #0
  403bc0:	d0f1      	beq.n	403ba6 <_setlocale_r+0x6>
  403bc2:	4620      	mov	r0, r4
  403bc4:	4905      	ldr	r1, [pc, #20]	; (403bdc <_setlocale_r+0x3c>)
  403bc6:	f001 f831 	bl	404c2c <strcmp>
  403bca:	2800      	cmp	r0, #0
  403bcc:	4801      	ldr	r0, [pc, #4]	; (403bd4 <_setlocale_r+0x34>)
  403bce:	bf18      	it	ne
  403bd0:	2000      	movne	r0, #0
  403bd2:	bd10      	pop	{r4, pc}
  403bd4:	00405e68 	.word	0x00405e68
  403bd8:	00405ecb 	.word	0x00405ecb
  403bdc:	00405ed2 	.word	0x00405ed2

00403be0 <__locale_charset>:
  403be0:	4800      	ldr	r0, [pc, #0]	; (403be4 <__locale_charset+0x4>)
  403be2:	4770      	bx	lr
  403be4:	20000448 	.word	0x20000448

00403be8 <__locale_mb_cur_max>:
  403be8:	4b01      	ldr	r3, [pc, #4]	; (403bf0 <__locale_mb_cur_max+0x8>)
  403bea:	6a18      	ldr	r0, [r3, #32]
  403bec:	4770      	bx	lr
  403bee:	bf00      	nop
  403bf0:	20000448 	.word	0x20000448

00403bf4 <__locale_msgcharset>:
  403bf4:	4800      	ldr	r0, [pc, #0]	; (403bf8 <__locale_msgcharset+0x4>)
  403bf6:	4770      	bx	lr
  403bf8:	2000046c 	.word	0x2000046c

00403bfc <__locale_cjk_lang>:
  403bfc:	2000      	movs	r0, #0
  403bfe:	4770      	bx	lr

00403c00 <_localeconv_r>:
  403c00:	4800      	ldr	r0, [pc, #0]	; (403c04 <_localeconv_r+0x4>)
  403c02:	4770      	bx	lr
  403c04:	2000048c 	.word	0x2000048c

00403c08 <setlocale>:
  403c08:	460a      	mov	r2, r1
  403c0a:	4903      	ldr	r1, [pc, #12]	; (403c18 <setlocale+0x10>)
  403c0c:	4603      	mov	r3, r0
  403c0e:	6808      	ldr	r0, [r1, #0]
  403c10:	4619      	mov	r1, r3
  403c12:	f7ff bfc5 	b.w	403ba0 <_setlocale_r>
  403c16:	bf00      	nop
  403c18:	20000018 	.word	0x20000018

00403c1c <localeconv>:
  403c1c:	4800      	ldr	r0, [pc, #0]	; (403c20 <localeconv+0x4>)
  403c1e:	4770      	bx	lr
  403c20:	2000048c 	.word	0x2000048c

00403c24 <_malloc_r>:
  403c24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403c28:	f101 040b 	add.w	r4, r1, #11
  403c2c:	2c16      	cmp	r4, #22
  403c2e:	4607      	mov	r7, r0
  403c30:	d903      	bls.n	403c3a <_malloc_r+0x16>
  403c32:	f034 0407 	bics.w	r4, r4, #7
  403c36:	d501      	bpl.n	403c3c <_malloc_r+0x18>
  403c38:	e002      	b.n	403c40 <_malloc_r+0x1c>
  403c3a:	2410      	movs	r4, #16
  403c3c:	428c      	cmp	r4, r1
  403c3e:	d202      	bcs.n	403c46 <_malloc_r+0x22>
  403c40:	230c      	movs	r3, #12
  403c42:	603b      	str	r3, [r7, #0]
  403c44:	e1e0      	b.n	404008 <_malloc_r+0x3e4>
  403c46:	4638      	mov	r0, r7
  403c48:	f000 fa29 	bl	40409e <__malloc_lock>
  403c4c:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
  403c50:	4da4      	ldr	r5, [pc, #656]	; (403ee4 <_malloc_r+0x2c0>)
  403c52:	d214      	bcs.n	403c7e <_malloc_r+0x5a>
  403c54:	08e2      	lsrs	r2, r4, #3
  403c56:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
  403c5a:	68de      	ldr	r6, [r3, #12]
  403c5c:	429e      	cmp	r6, r3
  403c5e:	d106      	bne.n	403c6e <_malloc_r+0x4a>
  403c60:	f106 0308 	add.w	r3, r6, #8
  403c64:	6976      	ldr	r6, [r6, #20]
  403c66:	429e      	cmp	r6, r3
  403c68:	bf08      	it	eq
  403c6a:	3202      	addeq	r2, #2
  403c6c:	d043      	beq.n	403cf6 <_malloc_r+0xd2>
  403c6e:	6873      	ldr	r3, [r6, #4]
  403c70:	68f2      	ldr	r2, [r6, #12]
  403c72:	68b1      	ldr	r1, [r6, #8]
  403c74:	f023 0303 	bic.w	r3, r3, #3
  403c78:	60ca      	str	r2, [r1, #12]
  403c7a:	6091      	str	r1, [r2, #8]
  403c7c:	e05d      	b.n	403d3a <_malloc_r+0x116>
  403c7e:	0a62      	lsrs	r2, r4, #9
  403c80:	d01a      	beq.n	403cb8 <_malloc_r+0x94>
  403c82:	2a04      	cmp	r2, #4
  403c84:	d802      	bhi.n	403c8c <_malloc_r+0x68>
  403c86:	09a2      	lsrs	r2, r4, #6
  403c88:	3238      	adds	r2, #56	; 0x38
  403c8a:	e018      	b.n	403cbe <_malloc_r+0x9a>
  403c8c:	2a14      	cmp	r2, #20
  403c8e:	d801      	bhi.n	403c94 <_malloc_r+0x70>
  403c90:	325b      	adds	r2, #91	; 0x5b
  403c92:	e014      	b.n	403cbe <_malloc_r+0x9a>
  403c94:	2a54      	cmp	r2, #84	; 0x54
  403c96:	d802      	bhi.n	403c9e <_malloc_r+0x7a>
  403c98:	0b22      	lsrs	r2, r4, #12
  403c9a:	326e      	adds	r2, #110	; 0x6e
  403c9c:	e00f      	b.n	403cbe <_malloc_r+0x9a>
  403c9e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403ca2:	d802      	bhi.n	403caa <_malloc_r+0x86>
  403ca4:	0be2      	lsrs	r2, r4, #15
  403ca6:	3277      	adds	r2, #119	; 0x77
  403ca8:	e009      	b.n	403cbe <_malloc_r+0x9a>
  403caa:	f240 5354 	movw	r3, #1364	; 0x554
  403cae:	429a      	cmp	r2, r3
  403cb0:	d804      	bhi.n	403cbc <_malloc_r+0x98>
  403cb2:	0ca2      	lsrs	r2, r4, #18
  403cb4:	327c      	adds	r2, #124	; 0x7c
  403cb6:	e002      	b.n	403cbe <_malloc_r+0x9a>
  403cb8:	223f      	movs	r2, #63	; 0x3f
  403cba:	e000      	b.n	403cbe <_malloc_r+0x9a>
  403cbc:	227e      	movs	r2, #126	; 0x7e
  403cbe:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
  403cc2:	68de      	ldr	r6, [r3, #12]
  403cc4:	429e      	cmp	r6, r3
  403cc6:	d015      	beq.n	403cf4 <_malloc_r+0xd0>
  403cc8:	6871      	ldr	r1, [r6, #4]
  403cca:	f021 0103 	bic.w	r1, r1, #3
  403cce:	1b08      	subs	r0, r1, r4
  403cd0:	280f      	cmp	r0, #15
  403cd2:	dd01      	ble.n	403cd8 <_malloc_r+0xb4>
  403cd4:	3a01      	subs	r2, #1
  403cd6:	e00d      	b.n	403cf4 <_malloc_r+0xd0>
  403cd8:	2800      	cmp	r0, #0
  403cda:	db09      	blt.n	403cf0 <_malloc_r+0xcc>
  403cdc:	68f3      	ldr	r3, [r6, #12]
  403cde:	68b2      	ldr	r2, [r6, #8]
  403ce0:	60d3      	str	r3, [r2, #12]
  403ce2:	609a      	str	r2, [r3, #8]
  403ce4:	1873      	adds	r3, r6, r1
  403ce6:	685a      	ldr	r2, [r3, #4]
  403ce8:	f042 0201 	orr.w	r2, r2, #1
  403cec:	605a      	str	r2, [r3, #4]
  403cee:	e196      	b.n	40401e <_malloc_r+0x3fa>
  403cf0:	68f6      	ldr	r6, [r6, #12]
  403cf2:	e7e7      	b.n	403cc4 <_malloc_r+0xa0>
  403cf4:	3201      	adds	r2, #1
  403cf6:	497b      	ldr	r1, [pc, #492]	; (403ee4 <_malloc_r+0x2c0>)
  403cf8:	692e      	ldr	r6, [r5, #16]
  403cfa:	f101 0008 	add.w	r0, r1, #8
  403cfe:	4286      	cmp	r6, r0
  403d00:	4686      	mov	lr, r0
  403d02:	d06d      	beq.n	403de0 <_malloc_r+0x1bc>
  403d04:	6873      	ldr	r3, [r6, #4]
  403d06:	f023 0303 	bic.w	r3, r3, #3
  403d0a:	ebc4 0c03 	rsb	ip, r4, r3
  403d0e:	f1bc 0f0f 	cmp.w	ip, #15
  403d12:	dd0d      	ble.n	403d30 <_malloc_r+0x10c>
  403d14:	1933      	adds	r3, r6, r4
  403d16:	f04c 0201 	orr.w	r2, ip, #1
  403d1a:	f044 0401 	orr.w	r4, r4, #1
  403d1e:	6074      	str	r4, [r6, #4]
  403d20:	614b      	str	r3, [r1, #20]
  403d22:	610b      	str	r3, [r1, #16]
  403d24:	60d8      	str	r0, [r3, #12]
  403d26:	6098      	str	r0, [r3, #8]
  403d28:	605a      	str	r2, [r3, #4]
  403d2a:	f843 c00c 	str.w	ip, [r3, ip]
  403d2e:	e176      	b.n	40401e <_malloc_r+0x3fa>
  403d30:	f1bc 0f00 	cmp.w	ip, #0
  403d34:	6148      	str	r0, [r1, #20]
  403d36:	6108      	str	r0, [r1, #16]
  403d38:	db01      	blt.n	403d3e <_malloc_r+0x11a>
  403d3a:	4433      	add	r3, r6
  403d3c:	e7d3      	b.n	403ce6 <_malloc_r+0xc2>
  403d3e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403d42:	d211      	bcs.n	403d68 <_malloc_r+0x144>
  403d44:	08db      	lsrs	r3, r3, #3
  403d46:	1098      	asrs	r0, r3, #2
  403d48:	f04f 0c01 	mov.w	ip, #1
  403d4c:	fa0c fc00 	lsl.w	ip, ip, r0
  403d50:	6848      	ldr	r0, [r1, #4]
  403d52:	ea4c 0000 	orr.w	r0, ip, r0
  403d56:	6048      	str	r0, [r1, #4]
  403d58:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  403d5c:	688b      	ldr	r3, [r1, #8]
  403d5e:	60b3      	str	r3, [r6, #8]
  403d60:	60f1      	str	r1, [r6, #12]
  403d62:	608e      	str	r6, [r1, #8]
  403d64:	60de      	str	r6, [r3, #12]
  403d66:	e03b      	b.n	403de0 <_malloc_r+0x1bc>
  403d68:	0a58      	lsrs	r0, r3, #9
  403d6a:	2804      	cmp	r0, #4
  403d6c:	d802      	bhi.n	403d74 <_malloc_r+0x150>
  403d6e:	0998      	lsrs	r0, r3, #6
  403d70:	3038      	adds	r0, #56	; 0x38
  403d72:	e015      	b.n	403da0 <_malloc_r+0x17c>
  403d74:	2814      	cmp	r0, #20
  403d76:	d801      	bhi.n	403d7c <_malloc_r+0x158>
  403d78:	305b      	adds	r0, #91	; 0x5b
  403d7a:	e011      	b.n	403da0 <_malloc_r+0x17c>
  403d7c:	2854      	cmp	r0, #84	; 0x54
  403d7e:	d802      	bhi.n	403d86 <_malloc_r+0x162>
  403d80:	0b18      	lsrs	r0, r3, #12
  403d82:	306e      	adds	r0, #110	; 0x6e
  403d84:	e00c      	b.n	403da0 <_malloc_r+0x17c>
  403d86:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  403d8a:	d802      	bhi.n	403d92 <_malloc_r+0x16e>
  403d8c:	0bd8      	lsrs	r0, r3, #15
  403d8e:	3077      	adds	r0, #119	; 0x77
  403d90:	e006      	b.n	403da0 <_malloc_r+0x17c>
  403d92:	f240 5154 	movw	r1, #1364	; 0x554
  403d96:	4288      	cmp	r0, r1
  403d98:	bf9a      	itte	ls
  403d9a:	0c98      	lsrls	r0, r3, #18
  403d9c:	307c      	addls	r0, #124	; 0x7c
  403d9e:	207e      	movhi	r0, #126	; 0x7e
  403da0:	eb05 0cc0 	add.w	ip, r5, r0, lsl #3
  403da4:	f8df 813c 	ldr.w	r8, [pc, #316]	; 403ee4 <_malloc_r+0x2c0>
  403da8:	f8dc 1008 	ldr.w	r1, [ip, #8]
  403dac:	4561      	cmp	r1, ip
  403dae:	d10d      	bne.n	403dcc <_malloc_r+0x1a8>
  403db0:	2301      	movs	r3, #1
  403db2:	1080      	asrs	r0, r0, #2
  403db4:	fa03 f000 	lsl.w	r0, r3, r0
  403db8:	f8d8 3004 	ldr.w	r3, [r8, #4]
  403dbc:	4303      	orrs	r3, r0
  403dbe:	f8c8 3004 	str.w	r3, [r8, #4]
  403dc2:	460b      	mov	r3, r1
  403dc4:	e008      	b.n	403dd8 <_malloc_r+0x1b4>
  403dc6:	6889      	ldr	r1, [r1, #8]
  403dc8:	4561      	cmp	r1, ip
  403dca:	d004      	beq.n	403dd6 <_malloc_r+0x1b2>
  403dcc:	6848      	ldr	r0, [r1, #4]
  403dce:	f020 0003 	bic.w	r0, r0, #3
  403dd2:	4283      	cmp	r3, r0
  403dd4:	d3f7      	bcc.n	403dc6 <_malloc_r+0x1a2>
  403dd6:	68cb      	ldr	r3, [r1, #12]
  403dd8:	60f3      	str	r3, [r6, #12]
  403dda:	60b1      	str	r1, [r6, #8]
  403ddc:	609e      	str	r6, [r3, #8]
  403dde:	60ce      	str	r6, [r1, #12]
  403de0:	2101      	movs	r1, #1
  403de2:	1093      	asrs	r3, r2, #2
  403de4:	fa01 f303 	lsl.w	r3, r1, r3
  403de8:	6869      	ldr	r1, [r5, #4]
  403dea:	428b      	cmp	r3, r1
  403dec:	d85e      	bhi.n	403eac <_malloc_r+0x288>
  403dee:	420b      	tst	r3, r1
  403df0:	d106      	bne.n	403e00 <_malloc_r+0x1dc>
  403df2:	f022 0203 	bic.w	r2, r2, #3
  403df6:	005b      	lsls	r3, r3, #1
  403df8:	420b      	tst	r3, r1
  403dfa:	f102 0204 	add.w	r2, r2, #4
  403dfe:	d0fa      	beq.n	403df6 <_malloc_r+0x1d2>
  403e00:	eb05 00c2 	add.w	r0, r5, r2, lsl #3
  403e04:	4680      	mov	r8, r0
  403e06:	4694      	mov	ip, r2
  403e08:	f8d8 600c 	ldr.w	r6, [r8, #12]
  403e0c:	4546      	cmp	r6, r8
  403e0e:	d02d      	beq.n	403e6c <_malloc_r+0x248>
  403e10:	6871      	ldr	r1, [r6, #4]
  403e12:	f021 0903 	bic.w	r9, r1, #3
  403e16:	ebc4 0109 	rsb	r1, r4, r9
  403e1a:	290f      	cmp	r1, #15
  403e1c:	dd13      	ble.n	403e46 <_malloc_r+0x222>
  403e1e:	1933      	adds	r3, r6, r4
  403e20:	f044 0401 	orr.w	r4, r4, #1
  403e24:	68f2      	ldr	r2, [r6, #12]
  403e26:	6074      	str	r4, [r6, #4]
  403e28:	f856 0f08 	ldr.w	r0, [r6, #8]!
  403e2c:	60c2      	str	r2, [r0, #12]
  403e2e:	6090      	str	r0, [r2, #8]
  403e30:	f041 0201 	orr.w	r2, r1, #1
  403e34:	616b      	str	r3, [r5, #20]
  403e36:	612b      	str	r3, [r5, #16]
  403e38:	f8c3 e00c 	str.w	lr, [r3, #12]
  403e3c:	f8c3 e008 	str.w	lr, [r3, #8]
  403e40:	605a      	str	r2, [r3, #4]
  403e42:	5059      	str	r1, [r3, r1]
  403e44:	e00c      	b.n	403e60 <_malloc_r+0x23c>
  403e46:	2900      	cmp	r1, #0
  403e48:	db0e      	blt.n	403e68 <_malloc_r+0x244>
  403e4a:	eb06 0109 	add.w	r1, r6, r9
  403e4e:	684b      	ldr	r3, [r1, #4]
  403e50:	f043 0301 	orr.w	r3, r3, #1
  403e54:	604b      	str	r3, [r1, #4]
  403e56:	68f3      	ldr	r3, [r6, #12]
  403e58:	f856 2f08 	ldr.w	r2, [r6, #8]!
  403e5c:	60d3      	str	r3, [r2, #12]
  403e5e:	609a      	str	r2, [r3, #8]
  403e60:	4638      	mov	r0, r7
  403e62:	f000 f91d 	bl	4040a0 <__malloc_unlock>
  403e66:	e0de      	b.n	404026 <_malloc_r+0x402>
  403e68:	68f6      	ldr	r6, [r6, #12]
  403e6a:	e7cf      	b.n	403e0c <_malloc_r+0x1e8>
  403e6c:	f10c 0c01 	add.w	ip, ip, #1
  403e70:	f01c 0f03 	tst.w	ip, #3
  403e74:	f108 0808 	add.w	r8, r8, #8
  403e78:	d1c6      	bne.n	403e08 <_malloc_r+0x1e4>
  403e7a:	0791      	lsls	r1, r2, #30
  403e7c:	d104      	bne.n	403e88 <_malloc_r+0x264>
  403e7e:	686a      	ldr	r2, [r5, #4]
  403e80:	ea22 0203 	bic.w	r2, r2, r3
  403e84:	606a      	str	r2, [r5, #4]
  403e86:	e006      	b.n	403e96 <_malloc_r+0x272>
  403e88:	f1a0 0108 	sub.w	r1, r0, #8
  403e8c:	6800      	ldr	r0, [r0, #0]
  403e8e:	4288      	cmp	r0, r1
  403e90:	f102 32ff 	add.w	r2, r2, #4294967295
  403e94:	d0f1      	beq.n	403e7a <_malloc_r+0x256>
  403e96:	6869      	ldr	r1, [r5, #4]
  403e98:	005b      	lsls	r3, r3, #1
  403e9a:	428b      	cmp	r3, r1
  403e9c:	d806      	bhi.n	403eac <_malloc_r+0x288>
  403e9e:	b12b      	cbz	r3, 403eac <_malloc_r+0x288>
  403ea0:	4662      	mov	r2, ip
  403ea2:	420b      	tst	r3, r1
  403ea4:	d1ac      	bne.n	403e00 <_malloc_r+0x1dc>
  403ea6:	3204      	adds	r2, #4
  403ea8:	005b      	lsls	r3, r3, #1
  403eaa:	e7fa      	b.n	403ea2 <_malloc_r+0x27e>
  403eac:	f8d5 9008 	ldr.w	r9, [r5, #8]
  403eb0:	f8d9 3004 	ldr.w	r3, [r9, #4]
  403eb4:	f023 0b03 	bic.w	fp, r3, #3
  403eb8:	45a3      	cmp	fp, r4
  403eba:	d304      	bcc.n	403ec6 <_malloc_r+0x2a2>
  403ebc:	ebc4 030b 	rsb	r3, r4, fp
  403ec0:	2b0f      	cmp	r3, #15
  403ec2:	f300 80a3 	bgt.w	40400c <_malloc_r+0x3e8>
  403ec6:	4908      	ldr	r1, [pc, #32]	; (403ee8 <_malloc_r+0x2c4>)
  403ec8:	680a      	ldr	r2, [r1, #0]
  403eca:	eb04 0a02 	add.w	sl, r4, r2
  403ece:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
  403ed2:	3201      	adds	r2, #1
  403ed4:	eb09 030b 	add.w	r3, r9, fp
  403ed8:	4688      	mov	r8, r1
  403eda:	d107      	bne.n	403eec <_malloc_r+0x2c8>
  403edc:	f10a 0a10 	add.w	sl, sl, #16
  403ee0:	e00c      	b.n	403efc <_malloc_r+0x2d8>
  403ee2:	bf00      	nop
  403ee4:	200004c4 	.word	0x200004c4
  403ee8:	2000096c 	.word	0x2000096c
  403eec:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
  403ef0:	f10a 0a0f 	add.w	sl, sl, #15
  403ef4:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
  403ef8:	f02a 0a0f 	bic.w	sl, sl, #15
  403efc:	4638      	mov	r0, r7
  403efe:	4651      	mov	r1, sl
  403f00:	9301      	str	r3, [sp, #4]
  403f02:	f000 fe83 	bl	404c0c <_sbrk_r>
  403f06:	1c42      	adds	r2, r0, #1
  403f08:	4606      	mov	r6, r0
  403f0a:	9b01      	ldr	r3, [sp, #4]
  403f0c:	d06f      	beq.n	403fee <_malloc_r+0x3ca>
  403f0e:	4298      	cmp	r0, r3
  403f10:	d201      	bcs.n	403f16 <_malloc_r+0x2f2>
  403f12:	45a9      	cmp	r9, r5
  403f14:	d16b      	bne.n	403fee <_malloc_r+0x3ca>
  403f16:	f8d8 2004 	ldr.w	r2, [r8, #4]
  403f1a:	429e      	cmp	r6, r3
  403f1c:	4452      	add	r2, sl
  403f1e:	f8c8 2004 	str.w	r2, [r8, #4]
  403f22:	d108      	bne.n	403f36 <_malloc_r+0x312>
  403f24:	f3c6 010b 	ubfx	r1, r6, #0, #12
  403f28:	b929      	cbnz	r1, 403f36 <_malloc_r+0x312>
  403f2a:	68ab      	ldr	r3, [r5, #8]
  403f2c:	44da      	add	sl, fp
  403f2e:	f04a 0201 	orr.w	r2, sl, #1
  403f32:	605a      	str	r2, [r3, #4]
  403f34:	e04d      	b.n	403fd2 <_malloc_r+0x3ae>
  403f36:	f8d5 1408 	ldr.w	r1, [r5, #1032]	; 0x408
  403f3a:	3101      	adds	r1, #1
  403f3c:	d103      	bne.n	403f46 <_malloc_r+0x322>
  403f3e:	4b3c      	ldr	r3, [pc, #240]	; (404030 <_malloc_r+0x40c>)
  403f40:	f8c3 6408 	str.w	r6, [r3, #1032]	; 0x408
  403f44:	e003      	b.n	403f4e <_malloc_r+0x32a>
  403f46:	1af3      	subs	r3, r6, r3
  403f48:	441a      	add	r2, r3
  403f4a:	f8c8 2004 	str.w	r2, [r8, #4]
  403f4e:	f016 0307 	ands.w	r3, r6, #7
  403f52:	bf1c      	itt	ne
  403f54:	f1c3 0308 	rsbne	r3, r3, #8
  403f58:	18f6      	addne	r6, r6, r3
  403f5a:	44b2      	add	sl, r6
  403f5c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  403f60:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
  403f64:	ebca 0a03 	rsb	sl, sl, r3
  403f68:	4651      	mov	r1, sl
  403f6a:	4638      	mov	r0, r7
  403f6c:	f000 fe4e 	bl	404c0c <_sbrk_r>
  403f70:	1c43      	adds	r3, r0, #1
  403f72:	bf04      	itt	eq
  403f74:	4630      	moveq	r0, r6
  403f76:	f04f 0a00 	moveq.w	sl, #0
  403f7a:	f8d8 3004 	ldr.w	r3, [r8, #4]
  403f7e:	60ae      	str	r6, [r5, #8]
  403f80:	1b80      	subs	r0, r0, r6
  403f82:	4450      	add	r0, sl
  403f84:	4453      	add	r3, sl
  403f86:	f040 0001 	orr.w	r0, r0, #1
  403f8a:	45a9      	cmp	r9, r5
  403f8c:	f8c8 3004 	str.w	r3, [r8, #4]
  403f90:	6070      	str	r0, [r6, #4]
  403f92:	d01e      	beq.n	403fd2 <_malloc_r+0x3ae>
  403f94:	f1bb 0f0f 	cmp.w	fp, #15
  403f98:	d802      	bhi.n	403fa0 <_malloc_r+0x37c>
  403f9a:	2301      	movs	r3, #1
  403f9c:	6073      	str	r3, [r6, #4]
  403f9e:	e026      	b.n	403fee <_malloc_r+0x3ca>
  403fa0:	f8d9 3004 	ldr.w	r3, [r9, #4]
  403fa4:	f1ab 0b0c 	sub.w	fp, fp, #12
  403fa8:	f02b 0b07 	bic.w	fp, fp, #7
  403fac:	f003 0301 	and.w	r3, r3, #1
  403fb0:	ea4b 0303 	orr.w	r3, fp, r3
  403fb4:	f8c9 3004 	str.w	r3, [r9, #4]
  403fb8:	eb09 030b 	add.w	r3, r9, fp
  403fbc:	2205      	movs	r2, #5
  403fbe:	f1bb 0f0f 	cmp.w	fp, #15
  403fc2:	605a      	str	r2, [r3, #4]
  403fc4:	609a      	str	r2, [r3, #8]
  403fc6:	d904      	bls.n	403fd2 <_malloc_r+0x3ae>
  403fc8:	4638      	mov	r0, r7
  403fca:	f109 0108 	add.w	r1, r9, #8
  403fce:	f7ff fd2f 	bl	403a30 <_free_r>
  403fd2:	f8d8 3004 	ldr.w	r3, [r8, #4]
  403fd6:	f8d8 202c 	ldr.w	r2, [r8, #44]	; 0x2c
  403fda:	4293      	cmp	r3, r2
  403fdc:	bf84      	itt	hi
  403fde:	4a15      	ldrhi	r2, [pc, #84]	; (404034 <_malloc_r+0x410>)
  403fe0:	62d3      	strhi	r3, [r2, #44]	; 0x2c
  403fe2:	f8d8 2030 	ldr.w	r2, [r8, #48]	; 0x30
  403fe6:	4293      	cmp	r3, r2
  403fe8:	bf84      	itt	hi
  403fea:	4a12      	ldrhi	r2, [pc, #72]	; (404034 <_malloc_r+0x410>)
  403fec:	6313      	strhi	r3, [r2, #48]	; 0x30
  403fee:	68ab      	ldr	r3, [r5, #8]
  403ff0:	685a      	ldr	r2, [r3, #4]
  403ff2:	f022 0203 	bic.w	r2, r2, #3
  403ff6:	42a2      	cmp	r2, r4
  403ff8:	ebc4 0302 	rsb	r3, r4, r2
  403ffc:	d301      	bcc.n	404002 <_malloc_r+0x3de>
  403ffe:	2b0f      	cmp	r3, #15
  404000:	dc04      	bgt.n	40400c <_malloc_r+0x3e8>
  404002:	4638      	mov	r0, r7
  404004:	f000 f84c 	bl	4040a0 <__malloc_unlock>
  404008:	2600      	movs	r6, #0
  40400a:	e00c      	b.n	404026 <_malloc_r+0x402>
  40400c:	68ae      	ldr	r6, [r5, #8]
  40400e:	f044 0201 	orr.w	r2, r4, #1
  404012:	4434      	add	r4, r6
  404014:	f043 0301 	orr.w	r3, r3, #1
  404018:	6072      	str	r2, [r6, #4]
  40401a:	60ac      	str	r4, [r5, #8]
  40401c:	6063      	str	r3, [r4, #4]
  40401e:	4638      	mov	r0, r7
  404020:	f000 f83e 	bl	4040a0 <__malloc_unlock>
  404024:	3608      	adds	r6, #8
  404026:	4630      	mov	r0, r6
  404028:	b003      	add	sp, #12
  40402a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40402e:	bf00      	nop
  404030:	200004c4 	.word	0x200004c4
  404034:	2000096c 	.word	0x2000096c

00404038 <memchr>:
  404038:	b510      	push	{r4, lr}
  40403a:	b2c9      	uxtb	r1, r1
  40403c:	4402      	add	r2, r0
  40403e:	4290      	cmp	r0, r2
  404040:	4603      	mov	r3, r0
  404042:	d006      	beq.n	404052 <memchr+0x1a>
  404044:	781c      	ldrb	r4, [r3, #0]
  404046:	428c      	cmp	r4, r1
  404048:	f100 0001 	add.w	r0, r0, #1
  40404c:	d1f7      	bne.n	40403e <memchr+0x6>
  40404e:	4618      	mov	r0, r3
  404050:	bd10      	pop	{r4, pc}
  404052:	2000      	movs	r0, #0
  404054:	bd10      	pop	{r4, pc}

00404056 <memcpy>:
  404056:	b510      	push	{r4, lr}
  404058:	2300      	movs	r3, #0
  40405a:	4293      	cmp	r3, r2
  40405c:	d003      	beq.n	404066 <memcpy+0x10>
  40405e:	5ccc      	ldrb	r4, [r1, r3]
  404060:	54c4      	strb	r4, [r0, r3]
  404062:	3301      	adds	r3, #1
  404064:	e7f9      	b.n	40405a <memcpy+0x4>
  404066:	bd10      	pop	{r4, pc}

00404068 <memmove>:
  404068:	4281      	cmp	r1, r0
  40406a:	b570      	push	{r4, r5, r6, lr}
  40406c:	d301      	bcc.n	404072 <memmove+0xa>
  40406e:	2300      	movs	r3, #0
  404070:	e00e      	b.n	404090 <memmove+0x28>
  404072:	188c      	adds	r4, r1, r2
  404074:	42a0      	cmp	r0, r4
  404076:	d2fa      	bcs.n	40406e <memmove+0x6>
  404078:	1885      	adds	r5, r0, r2
  40407a:	4613      	mov	r3, r2
  40407c:	f113 33ff 	adds.w	r3, r3, #4294967295
  404080:	d305      	bcc.n	40408e <memmove+0x26>
  404082:	4251      	negs	r1, r2
  404084:	1866      	adds	r6, r4, r1
  404086:	4429      	add	r1, r5
  404088:	5cf6      	ldrb	r6, [r6, r3]
  40408a:	54ce      	strb	r6, [r1, r3]
  40408c:	e7f6      	b.n	40407c <memmove+0x14>
  40408e:	bd70      	pop	{r4, r5, r6, pc}
  404090:	4293      	cmp	r3, r2
  404092:	d003      	beq.n	40409c <memmove+0x34>
  404094:	5ccc      	ldrb	r4, [r1, r3]
  404096:	54c4      	strb	r4, [r0, r3]
  404098:	3301      	adds	r3, #1
  40409a:	e7f9      	b.n	404090 <memmove+0x28>
  40409c:	bd70      	pop	{r4, r5, r6, pc}

0040409e <__malloc_lock>:
  40409e:	4770      	bx	lr

004040a0 <__malloc_unlock>:
  4040a0:	4770      	bx	lr
	...

004040a4 <_Balloc>:
  4040a4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4040a6:	b570      	push	{r4, r5, r6, lr}
  4040a8:	4605      	mov	r5, r0
  4040aa:	460c      	mov	r4, r1
  4040ac:	b13b      	cbz	r3, 4040be <_Balloc+0x1a>
  4040ae:	6cea      	ldr	r2, [r5, #76]	; 0x4c
  4040b0:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
  4040b4:	b160      	cbz	r0, 4040d0 <_Balloc+0x2c>
  4040b6:	6801      	ldr	r1, [r0, #0]
  4040b8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
  4040bc:	e014      	b.n	4040e8 <_Balloc+0x44>
  4040be:	2104      	movs	r1, #4
  4040c0:	2221      	movs	r2, #33	; 0x21
  4040c2:	f001 fa77 	bl	4055b4 <_calloc_r>
  4040c6:	64e8      	str	r0, [r5, #76]	; 0x4c
  4040c8:	2800      	cmp	r0, #0
  4040ca:	d1f0      	bne.n	4040ae <_Balloc+0xa>
  4040cc:	2000      	movs	r0, #0
  4040ce:	bd70      	pop	{r4, r5, r6, pc}
  4040d0:	2101      	movs	r1, #1
  4040d2:	fa01 f604 	lsl.w	r6, r1, r4
  4040d6:	1d72      	adds	r2, r6, #5
  4040d8:	4628      	mov	r0, r5
  4040da:	0092      	lsls	r2, r2, #2
  4040dc:	f001 fa6a 	bl	4055b4 <_calloc_r>
  4040e0:	2800      	cmp	r0, #0
  4040e2:	d0f3      	beq.n	4040cc <_Balloc+0x28>
  4040e4:	6044      	str	r4, [r0, #4]
  4040e6:	6086      	str	r6, [r0, #8]
  4040e8:	2200      	movs	r2, #0
  4040ea:	6102      	str	r2, [r0, #16]
  4040ec:	60c2      	str	r2, [r0, #12]
  4040ee:	bd70      	pop	{r4, r5, r6, pc}

004040f0 <_Bfree>:
  4040f0:	b131      	cbz	r1, 404100 <_Bfree+0x10>
  4040f2:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4040f4:	684a      	ldr	r2, [r1, #4]
  4040f6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  4040fa:	6008      	str	r0, [r1, #0]
  4040fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  404100:	4770      	bx	lr

00404102 <__multadd>:
  404102:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404106:	460c      	mov	r4, r1
  404108:	461e      	mov	r6, r3
  40410a:	690d      	ldr	r5, [r1, #16]
  40410c:	4607      	mov	r7, r0
  40410e:	3114      	adds	r1, #20
  404110:	2300      	movs	r3, #0
  404112:	6808      	ldr	r0, [r1, #0]
  404114:	fa1f fc80 	uxth.w	ip, r0
  404118:	0c00      	lsrs	r0, r0, #16
  40411a:	fb02 6c0c 	mla	ip, r2, ip, r6
  40411e:	4350      	muls	r0, r2
  404120:	eb00 401c 	add.w	r0, r0, ip, lsr #16
  404124:	3301      	adds	r3, #1
  404126:	fa1f fc8c 	uxth.w	ip, ip
  40412a:	0c06      	lsrs	r6, r0, #16
  40412c:	42ab      	cmp	r3, r5
  40412e:	eb0c 4000 	add.w	r0, ip, r0, lsl #16
  404132:	f841 0b04 	str.w	r0, [r1], #4
  404136:	dbec      	blt.n	404112 <__multadd+0x10>
  404138:	b1d6      	cbz	r6, 404170 <__multadd+0x6e>
  40413a:	68a3      	ldr	r3, [r4, #8]
  40413c:	429d      	cmp	r5, r3
  40413e:	db12      	blt.n	404166 <__multadd+0x64>
  404140:	6861      	ldr	r1, [r4, #4]
  404142:	4638      	mov	r0, r7
  404144:	3101      	adds	r1, #1
  404146:	f7ff ffad 	bl	4040a4 <_Balloc>
  40414a:	6922      	ldr	r2, [r4, #16]
  40414c:	3202      	adds	r2, #2
  40414e:	f104 010c 	add.w	r1, r4, #12
  404152:	4680      	mov	r8, r0
  404154:	0092      	lsls	r2, r2, #2
  404156:	300c      	adds	r0, #12
  404158:	f7ff ff7d 	bl	404056 <memcpy>
  40415c:	4621      	mov	r1, r4
  40415e:	4638      	mov	r0, r7
  404160:	f7ff ffc6 	bl	4040f0 <_Bfree>
  404164:	4644      	mov	r4, r8
  404166:	eb04 0385 	add.w	r3, r4, r5, lsl #2
  40416a:	3501      	adds	r5, #1
  40416c:	615e      	str	r6, [r3, #20]
  40416e:	6125      	str	r5, [r4, #16]
  404170:	4620      	mov	r0, r4
  404172:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00404176 <__s2b>:
  404176:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40417a:	4614      	mov	r4, r2
  40417c:	4698      	mov	r8, r3
  40417e:	f103 0208 	add.w	r2, r3, #8
  404182:	2309      	movs	r3, #9
  404184:	460d      	mov	r5, r1
  404186:	fb92 f2f3 	sdiv	r2, r2, r3
  40418a:	4606      	mov	r6, r0
  40418c:	2301      	movs	r3, #1
  40418e:	2100      	movs	r1, #0
  404190:	429a      	cmp	r2, r3
  404192:	dd02      	ble.n	40419a <__s2b+0x24>
  404194:	005b      	lsls	r3, r3, #1
  404196:	3101      	adds	r1, #1
  404198:	e7fa      	b.n	404190 <__s2b+0x1a>
  40419a:	4630      	mov	r0, r6
  40419c:	f7ff ff82 	bl	4040a4 <_Balloc>
  4041a0:	9b08      	ldr	r3, [sp, #32]
  4041a2:	6143      	str	r3, [r0, #20]
  4041a4:	2c09      	cmp	r4, #9
  4041a6:	f04f 0301 	mov.w	r3, #1
  4041aa:	4601      	mov	r1, r0
  4041ac:	6103      	str	r3, [r0, #16]
  4041ae:	dd11      	ble.n	4041d4 <__s2b+0x5e>
  4041b0:	f105 0909 	add.w	r9, r5, #9
  4041b4:	464f      	mov	r7, r9
  4041b6:	4425      	add	r5, r4
  4041b8:	f817 3b01 	ldrb.w	r3, [r7], #1
  4041bc:	4630      	mov	r0, r6
  4041be:	220a      	movs	r2, #10
  4041c0:	3b30      	subs	r3, #48	; 0x30
  4041c2:	f7ff ff9e 	bl	404102 <__multadd>
  4041c6:	42af      	cmp	r7, r5
  4041c8:	4601      	mov	r1, r0
  4041ca:	d1f5      	bne.n	4041b8 <__s2b+0x42>
  4041cc:	eb09 0704 	add.w	r7, r9, r4
  4041d0:	3f08      	subs	r7, #8
  4041d2:	e002      	b.n	4041da <__s2b+0x64>
  4041d4:	f105 070a 	add.w	r7, r5, #10
  4041d8:	2409      	movs	r4, #9
  4041da:	4625      	mov	r5, r4
  4041dc:	4545      	cmp	r5, r8
  4041de:	da09      	bge.n	4041f4 <__s2b+0x7e>
  4041e0:	1b3b      	subs	r3, r7, r4
  4041e2:	4630      	mov	r0, r6
  4041e4:	5d5b      	ldrb	r3, [r3, r5]
  4041e6:	220a      	movs	r2, #10
  4041e8:	3b30      	subs	r3, #48	; 0x30
  4041ea:	f7ff ff8a 	bl	404102 <__multadd>
  4041ee:	3501      	adds	r5, #1
  4041f0:	4601      	mov	r1, r0
  4041f2:	e7f3      	b.n	4041dc <__s2b+0x66>
  4041f4:	4608      	mov	r0, r1
  4041f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

004041fa <__hi0bits>:
  4041fa:	0c03      	lsrs	r3, r0, #16
  4041fc:	041b      	lsls	r3, r3, #16
  4041fe:	b913      	cbnz	r3, 404206 <__hi0bits+0xc>
  404200:	0400      	lsls	r0, r0, #16
  404202:	2310      	movs	r3, #16
  404204:	e000      	b.n	404208 <__hi0bits+0xe>
  404206:	2300      	movs	r3, #0
  404208:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  40420c:	bf04      	itt	eq
  40420e:	0200      	lsleq	r0, r0, #8
  404210:	3308      	addeq	r3, #8
  404212:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  404216:	bf04      	itt	eq
  404218:	0100      	lsleq	r0, r0, #4
  40421a:	3304      	addeq	r3, #4
  40421c:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  404220:	bf04      	itt	eq
  404222:	0080      	lsleq	r0, r0, #2
  404224:	3302      	addeq	r3, #2
  404226:	2800      	cmp	r0, #0
  404228:	db03      	blt.n	404232 <__hi0bits+0x38>
  40422a:	0042      	lsls	r2, r0, #1
  40422c:	d503      	bpl.n	404236 <__hi0bits+0x3c>
  40422e:	1c58      	adds	r0, r3, #1
  404230:	4770      	bx	lr
  404232:	4618      	mov	r0, r3
  404234:	4770      	bx	lr
  404236:	2020      	movs	r0, #32
  404238:	4770      	bx	lr

0040423a <__lo0bits>:
  40423a:	6803      	ldr	r3, [r0, #0]
  40423c:	f013 0207 	ands.w	r2, r3, #7
  404240:	d00b      	beq.n	40425a <__lo0bits+0x20>
  404242:	07d9      	lsls	r1, r3, #31
  404244:	d422      	bmi.n	40428c <__lo0bits+0x52>
  404246:	079a      	lsls	r2, r3, #30
  404248:	d503      	bpl.n	404252 <__lo0bits+0x18>
  40424a:	085b      	lsrs	r3, r3, #1
  40424c:	6003      	str	r3, [r0, #0]
  40424e:	2001      	movs	r0, #1
  404250:	4770      	bx	lr
  404252:	089b      	lsrs	r3, r3, #2
  404254:	6003      	str	r3, [r0, #0]
  404256:	2002      	movs	r0, #2
  404258:	4770      	bx	lr
  40425a:	b299      	uxth	r1, r3
  40425c:	b909      	cbnz	r1, 404262 <__lo0bits+0x28>
  40425e:	0c1b      	lsrs	r3, r3, #16
  404260:	2210      	movs	r2, #16
  404262:	f013 0fff 	tst.w	r3, #255	; 0xff
  404266:	bf04      	itt	eq
  404268:	0a1b      	lsreq	r3, r3, #8
  40426a:	3208      	addeq	r2, #8
  40426c:	0719      	lsls	r1, r3, #28
  40426e:	bf04      	itt	eq
  404270:	091b      	lsreq	r3, r3, #4
  404272:	3204      	addeq	r2, #4
  404274:	0799      	lsls	r1, r3, #30
  404276:	bf04      	itt	eq
  404278:	089b      	lsreq	r3, r3, #2
  40427a:	3202      	addeq	r2, #2
  40427c:	07d9      	lsls	r1, r3, #31
  40427e:	d402      	bmi.n	404286 <__lo0bits+0x4c>
  404280:	085b      	lsrs	r3, r3, #1
  404282:	d005      	beq.n	404290 <__lo0bits+0x56>
  404284:	3201      	adds	r2, #1
  404286:	6003      	str	r3, [r0, #0]
  404288:	4610      	mov	r0, r2
  40428a:	4770      	bx	lr
  40428c:	2000      	movs	r0, #0
  40428e:	4770      	bx	lr
  404290:	2020      	movs	r0, #32
  404292:	4770      	bx	lr

00404294 <__i2b>:
  404294:	b510      	push	{r4, lr}
  404296:	460c      	mov	r4, r1
  404298:	2101      	movs	r1, #1
  40429a:	f7ff ff03 	bl	4040a4 <_Balloc>
  40429e:	2201      	movs	r2, #1
  4042a0:	6144      	str	r4, [r0, #20]
  4042a2:	6102      	str	r2, [r0, #16]
  4042a4:	bd10      	pop	{r4, pc}

004042a6 <__multiply>:
  4042a6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4042aa:	4616      	mov	r6, r2
  4042ac:	690a      	ldr	r2, [r1, #16]
  4042ae:	6933      	ldr	r3, [r6, #16]
  4042b0:	429a      	cmp	r2, r3
  4042b2:	b085      	sub	sp, #20
  4042b4:	460d      	mov	r5, r1
  4042b6:	da01      	bge.n	4042bc <__multiply+0x16>
  4042b8:	4635      	mov	r5, r6
  4042ba:	460e      	mov	r6, r1
  4042bc:	f8d5 8010 	ldr.w	r8, [r5, #16]
  4042c0:	6937      	ldr	r7, [r6, #16]
  4042c2:	68ab      	ldr	r3, [r5, #8]
  4042c4:	6869      	ldr	r1, [r5, #4]
  4042c6:	eb08 0407 	add.w	r4, r8, r7
  4042ca:	429c      	cmp	r4, r3
  4042cc:	bfc8      	it	gt
  4042ce:	3101      	addgt	r1, #1
  4042d0:	f7ff fee8 	bl	4040a4 <_Balloc>
  4042d4:	f100 0314 	add.w	r3, r0, #20
  4042d8:	eb03 0184 	add.w	r1, r3, r4, lsl #2
  4042dc:	9101      	str	r1, [sp, #4]
  4042de:	461a      	mov	r2, r3
  4042e0:	f8dd a004 	ldr.w	sl, [sp, #4]
  4042e4:	4552      	cmp	r2, sl
  4042e6:	d203      	bcs.n	4042f0 <__multiply+0x4a>
  4042e8:	2100      	movs	r1, #0
  4042ea:	f842 1b04 	str.w	r1, [r2], #4
  4042ee:	e7f7      	b.n	4042e0 <__multiply+0x3a>
  4042f0:	f105 0114 	add.w	r1, r5, #20
  4042f4:	f106 0214 	add.w	r2, r6, #20
  4042f8:	eb01 0888 	add.w	r8, r1, r8, lsl #2
  4042fc:	eb02 0787 	add.w	r7, r2, r7, lsl #2
  404300:	f8cd 8008 	str.w	r8, [sp, #8]
  404304:	9703      	str	r7, [sp, #12]
  404306:	9e03      	ldr	r6, [sp, #12]
  404308:	42b2      	cmp	r2, r6
  40430a:	4615      	mov	r5, r2
  40430c:	d256      	bcs.n	4043bc <__multiply+0x116>
  40430e:	f8b5 c000 	ldrh.w	ip, [r5]
  404312:	3204      	adds	r2, #4
  404314:	f1bc 0f00 	cmp.w	ip, #0
  404318:	d025      	beq.n	404366 <__multiply+0xc0>
  40431a:	460f      	mov	r7, r1
  40431c:	461d      	mov	r5, r3
  40431e:	2600      	movs	r6, #0
  404320:	f857 9b04 	ldr.w	r9, [r7], #4
  404324:	f8d5 8000 	ldr.w	r8, [r5]
  404328:	fa1f fb89 	uxth.w	fp, r9
  40432c:	fa1f fa88 	uxth.w	sl, r8
  404330:	fb0c aa0b 	mla	sl, ip, fp, sl
  404334:	ea4f 4919 	mov.w	r9, r9, lsr #16
  404338:	ea4f 4818 	mov.w	r8, r8, lsr #16
  40433c:	44b2      	add	sl, r6
  40433e:	fb0c 8809 	mla	r8, ip, r9, r8
  404342:	eb08 481a 	add.w	r8, r8, sl, lsr #16
  404346:	fa1f fa8a 	uxth.w	sl, sl
  40434a:	ea4a 4a08 	orr.w	sl, sl, r8, lsl #16
  40434e:	ea4f 4618 	mov.w	r6, r8, lsr #16
  404352:	f8dd 8008 	ldr.w	r8, [sp, #8]
  404356:	46ab      	mov	fp, r5
  404358:	45b8      	cmp	r8, r7
  40435a:	f84b ab04 	str.w	sl, [fp], #4
  40435e:	d901      	bls.n	404364 <__multiply+0xbe>
  404360:	465d      	mov	r5, fp
  404362:	e7dd      	b.n	404320 <__multiply+0x7a>
  404364:	606e      	str	r6, [r5, #4]
  404366:	f832 8c02 	ldrh.w	r8, [r2, #-2]
  40436a:	f1b8 0f00 	cmp.w	r8, #0
  40436e:	d023      	beq.n	4043b8 <__multiply+0x112>
  404370:	681e      	ldr	r6, [r3, #0]
  404372:	460f      	mov	r7, r1
  404374:	461d      	mov	r5, r3
  404376:	f04f 0900 	mov.w	r9, #0
  40437a:	f8b7 a000 	ldrh.w	sl, [r7]
  40437e:	f8b5 c002 	ldrh.w	ip, [r5, #2]
  404382:	fb08 cc0a 	mla	ip, r8, sl, ip
  404386:	44e1      	add	r9, ip
  404388:	b2b6      	uxth	r6, r6
  40438a:	46ac      	mov	ip, r5
  40438c:	ea46 4609 	orr.w	r6, r6, r9, lsl #16
  404390:	f84c 6b04 	str.w	r6, [ip], #4
  404394:	f857 6b04 	ldr.w	r6, [r7], #4
  404398:	f8b5 a004 	ldrh.w	sl, [r5, #4]
  40439c:	0c36      	lsrs	r6, r6, #16
  40439e:	fb08 a606 	mla	r6, r8, r6, sl
  4043a2:	f8dd a008 	ldr.w	sl, [sp, #8]
  4043a6:	eb06 4619 	add.w	r6, r6, r9, lsr #16
  4043aa:	4557      	cmp	r7, sl
  4043ac:	ea4f 4916 	mov.w	r9, r6, lsr #16
  4043b0:	d201      	bcs.n	4043b6 <__multiply+0x110>
  4043b2:	4665      	mov	r5, ip
  4043b4:	e7e1      	b.n	40437a <__multiply+0xd4>
  4043b6:	606e      	str	r6, [r5, #4]
  4043b8:	3304      	adds	r3, #4
  4043ba:	e7a4      	b.n	404306 <__multiply+0x60>
  4043bc:	9b01      	ldr	r3, [sp, #4]
  4043be:	2c00      	cmp	r4, #0
  4043c0:	dc03      	bgt.n	4043ca <__multiply+0x124>
  4043c2:	6104      	str	r4, [r0, #16]
  4043c4:	b005      	add	sp, #20
  4043c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4043ca:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  4043ce:	2a00      	cmp	r2, #0
  4043d0:	d1f7      	bne.n	4043c2 <__multiply+0x11c>
  4043d2:	3c01      	subs	r4, #1
  4043d4:	e7f3      	b.n	4043be <__multiply+0x118>

004043d6 <__pow5mult>:
  4043d6:	f012 0303 	ands.w	r3, r2, #3
  4043da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4043de:	4605      	mov	r5, r0
  4043e0:	460e      	mov	r6, r1
  4043e2:	4617      	mov	r7, r2
  4043e4:	d007      	beq.n	4043f6 <__pow5mult+0x20>
  4043e6:	3b01      	subs	r3, #1
  4043e8:	4a19      	ldr	r2, [pc, #100]	; (404450 <__pow5mult+0x7a>)
  4043ea:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  4043ee:	2300      	movs	r3, #0
  4043f0:	f7ff fe87 	bl	404102 <__multadd>
  4043f4:	4606      	mov	r6, r0
  4043f6:	10bf      	asrs	r7, r7, #2
  4043f8:	d027      	beq.n	40444a <__pow5mult+0x74>
  4043fa:	6cac      	ldr	r4, [r5, #72]	; 0x48
  4043fc:	b974      	cbnz	r4, 40441c <__pow5mult+0x46>
  4043fe:	4628      	mov	r0, r5
  404400:	f240 2171 	movw	r1, #625	; 0x271
  404404:	f7ff ff46 	bl	404294 <__i2b>
  404408:	2300      	movs	r3, #0
  40440a:	64a8      	str	r0, [r5, #72]	; 0x48
  40440c:	4604      	mov	r4, r0
  40440e:	6003      	str	r3, [r0, #0]
  404410:	e004      	b.n	40441c <__pow5mult+0x46>
  404412:	107f      	asrs	r7, r7, #1
  404414:	d019      	beq.n	40444a <__pow5mult+0x74>
  404416:	6820      	ldr	r0, [r4, #0]
  404418:	b170      	cbz	r0, 404438 <__pow5mult+0x62>
  40441a:	4604      	mov	r4, r0
  40441c:	07fb      	lsls	r3, r7, #31
  40441e:	d5f8      	bpl.n	404412 <__pow5mult+0x3c>
  404420:	4631      	mov	r1, r6
  404422:	4622      	mov	r2, r4
  404424:	4628      	mov	r0, r5
  404426:	f7ff ff3e 	bl	4042a6 <__multiply>
  40442a:	4631      	mov	r1, r6
  40442c:	4680      	mov	r8, r0
  40442e:	4628      	mov	r0, r5
  404430:	f7ff fe5e 	bl	4040f0 <_Bfree>
  404434:	4646      	mov	r6, r8
  404436:	e7ec      	b.n	404412 <__pow5mult+0x3c>
  404438:	4628      	mov	r0, r5
  40443a:	4621      	mov	r1, r4
  40443c:	4622      	mov	r2, r4
  40443e:	f7ff ff32 	bl	4042a6 <__multiply>
  404442:	2300      	movs	r3, #0
  404444:	6020      	str	r0, [r4, #0]
  404446:	6003      	str	r3, [r0, #0]
  404448:	e7e7      	b.n	40441a <__pow5mult+0x44>
  40444a:	4630      	mov	r0, r6
  40444c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404450:	00405ed8 	.word	0x00405ed8

00404454 <__lshift>:
  404454:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404458:	460c      	mov	r4, r1
  40445a:	ea4f 1a62 	mov.w	sl, r2, asr #5
  40445e:	6923      	ldr	r3, [r4, #16]
  404460:	6849      	ldr	r1, [r1, #4]
  404462:	eb0a 0903 	add.w	r9, sl, r3
  404466:	68a3      	ldr	r3, [r4, #8]
  404468:	4680      	mov	r8, r0
  40446a:	4615      	mov	r5, r2
  40446c:	f109 0701 	add.w	r7, r9, #1
  404470:	429f      	cmp	r7, r3
  404472:	dd02      	ble.n	40447a <__lshift+0x26>
  404474:	3101      	adds	r1, #1
  404476:	005b      	lsls	r3, r3, #1
  404478:	e7fa      	b.n	404470 <__lshift+0x1c>
  40447a:	4640      	mov	r0, r8
  40447c:	f7ff fe12 	bl	4040a4 <_Balloc>
  404480:	2300      	movs	r3, #0
  404482:	4606      	mov	r6, r0
  404484:	f100 0214 	add.w	r2, r0, #20
  404488:	4553      	cmp	r3, sl
  40448a:	da04      	bge.n	404496 <__lshift+0x42>
  40448c:	2100      	movs	r1, #0
  40448e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  404492:	3301      	adds	r3, #1
  404494:	e7f8      	b.n	404488 <__lshift+0x34>
  404496:	6920      	ldr	r0, [r4, #16]
  404498:	ea2a 71ea 	bic.w	r1, sl, sl, asr #31
  40449c:	f104 0314 	add.w	r3, r4, #20
  4044a0:	f015 0c1f 	ands.w	ip, r5, #31
  4044a4:	eb02 0181 	add.w	r1, r2, r1, lsl #2
  4044a8:	eb03 0e80 	add.w	lr, r3, r0, lsl #2
  4044ac:	d016      	beq.n	4044dc <__lshift+0x88>
  4044ae:	f1cc 0a20 	rsb	sl, ip, #32
  4044b2:	2500      	movs	r5, #0
  4044b4:	6818      	ldr	r0, [r3, #0]
  4044b6:	460a      	mov	r2, r1
  4044b8:	fa00 f00c 	lsl.w	r0, r0, ip
  4044bc:	4305      	orrs	r5, r0
  4044be:	f842 5b04 	str.w	r5, [r2], #4
  4044c2:	f853 5b04 	ldr.w	r5, [r3], #4
  4044c6:	4573      	cmp	r3, lr
  4044c8:	fa25 f50a 	lsr.w	r5, r5, sl
  4044cc:	d201      	bcs.n	4044d2 <__lshift+0x7e>
  4044ce:	4611      	mov	r1, r2
  4044d0:	e7f0      	b.n	4044b4 <__lshift+0x60>
  4044d2:	604d      	str	r5, [r1, #4]
  4044d4:	b145      	cbz	r5, 4044e8 <__lshift+0x94>
  4044d6:	f109 0702 	add.w	r7, r9, #2
  4044da:	e005      	b.n	4044e8 <__lshift+0x94>
  4044dc:	f853 2b04 	ldr.w	r2, [r3], #4
  4044e0:	f841 2b04 	str.w	r2, [r1], #4
  4044e4:	4573      	cmp	r3, lr
  4044e6:	d3f9      	bcc.n	4044dc <__lshift+0x88>
  4044e8:	3f01      	subs	r7, #1
  4044ea:	4640      	mov	r0, r8
  4044ec:	6137      	str	r7, [r6, #16]
  4044ee:	4621      	mov	r1, r4
  4044f0:	f7ff fdfe 	bl	4040f0 <_Bfree>
  4044f4:	4630      	mov	r0, r6
  4044f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

004044fa <__mcmp>:
  4044fa:	6902      	ldr	r2, [r0, #16]
  4044fc:	690b      	ldr	r3, [r1, #16]
  4044fe:	1ad2      	subs	r2, r2, r3
  404500:	b510      	push	{r4, lr}
  404502:	d113      	bne.n	40452c <__mcmp+0x32>
  404504:	009c      	lsls	r4, r3, #2
  404506:	3014      	adds	r0, #20
  404508:	f101 0214 	add.w	r2, r1, #20
  40450c:	1903      	adds	r3, r0, r4
  40450e:	4422      	add	r2, r4
  404510:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  404514:	f852 1d04 	ldr.w	r1, [r2, #-4]!
  404518:	428c      	cmp	r4, r1
  40451a:	d003      	beq.n	404524 <__mcmp+0x2a>
  40451c:	d208      	bcs.n	404530 <__mcmp+0x36>
  40451e:	f04f 30ff 	mov.w	r0, #4294967295
  404522:	bd10      	pop	{r4, pc}
  404524:	4298      	cmp	r0, r3
  404526:	d3f3      	bcc.n	404510 <__mcmp+0x16>
  404528:	2000      	movs	r0, #0
  40452a:	bd10      	pop	{r4, pc}
  40452c:	4610      	mov	r0, r2
  40452e:	bd10      	pop	{r4, pc}
  404530:	2001      	movs	r0, #1
  404532:	bd10      	pop	{r4, pc}

00404534 <__mdiff>:
  404534:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404538:	4606      	mov	r6, r0
  40453a:	460c      	mov	r4, r1
  40453c:	4608      	mov	r0, r1
  40453e:	4611      	mov	r1, r2
  404540:	4615      	mov	r5, r2
  404542:	f7ff ffda 	bl	4044fa <__mcmp>
  404546:	1e07      	subs	r7, r0, #0
  404548:	d108      	bne.n	40455c <__mdiff+0x28>
  40454a:	4630      	mov	r0, r6
  40454c:	4639      	mov	r1, r7
  40454e:	f7ff fda9 	bl	4040a4 <_Balloc>
  404552:	2301      	movs	r3, #1
  404554:	6103      	str	r3, [r0, #16]
  404556:	6147      	str	r7, [r0, #20]
  404558:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40455c:	db01      	blt.n	404562 <__mdiff+0x2e>
  40455e:	2700      	movs	r7, #0
  404560:	e003      	b.n	40456a <__mdiff+0x36>
  404562:	4623      	mov	r3, r4
  404564:	2701      	movs	r7, #1
  404566:	462c      	mov	r4, r5
  404568:	461d      	mov	r5, r3
  40456a:	6861      	ldr	r1, [r4, #4]
  40456c:	4630      	mov	r0, r6
  40456e:	f7ff fd99 	bl	4040a4 <_Balloc>
  404572:	6922      	ldr	r2, [r4, #16]
  404574:	692b      	ldr	r3, [r5, #16]
  404576:	60c7      	str	r7, [r0, #12]
  404578:	3414      	adds	r4, #20
  40457a:	f105 0614 	add.w	r6, r5, #20
  40457e:	eb06 0a83 	add.w	sl, r6, r3, lsl #2
  404582:	eb04 0c82 	add.w	ip, r4, r2, lsl #2
  404586:	f100 0314 	add.w	r3, r0, #20
  40458a:	2100      	movs	r1, #0
  40458c:	f854 7b04 	ldr.w	r7, [r4], #4
  404590:	f856 9b04 	ldr.w	r9, [r6], #4
  404594:	fa11 f187 	uxtah	r1, r1, r7
  404598:	fa1f f589 	uxth.w	r5, r9
  40459c:	ea4f 4919 	mov.w	r9, r9, lsr #16
  4045a0:	ebc5 0801 	rsb	r8, r5, r1
  4045a4:	ebc9 4717 	rsb	r7, r9, r7, lsr #16
  4045a8:	eb07 4728 	add.w	r7, r7, r8, asr #16
  4045ac:	fa1f f888 	uxth.w	r8, r8
  4045b0:	1439      	asrs	r1, r7, #16
  4045b2:	45b2      	cmp	sl, r6
  4045b4:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
  4045b8:	4625      	mov	r5, r4
  4045ba:	f843 7b04 	str.w	r7, [r3], #4
  4045be:	d8e5      	bhi.n	40458c <__mdiff+0x58>
  4045c0:	4565      	cmp	r5, ip
  4045c2:	d20d      	bcs.n	4045e0 <__mdiff+0xac>
  4045c4:	f855 4b04 	ldr.w	r4, [r5], #4
  4045c8:	fa11 f684 	uxtah	r6, r1, r4
  4045cc:	0c24      	lsrs	r4, r4, #16
  4045ce:	eb04 4426 	add.w	r4, r4, r6, asr #16
  4045d2:	b2b6      	uxth	r6, r6
  4045d4:	1421      	asrs	r1, r4, #16
  4045d6:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
  4045da:	f843 4b04 	str.w	r4, [r3], #4
  4045de:	e7ef      	b.n	4045c0 <__mdiff+0x8c>
  4045e0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
  4045e4:	b909      	cbnz	r1, 4045ea <__mdiff+0xb6>
  4045e6:	3a01      	subs	r2, #1
  4045e8:	e7fa      	b.n	4045e0 <__mdiff+0xac>
  4045ea:	6102      	str	r2, [r0, #16]
  4045ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

004045f0 <__ulp>:
  4045f0:	4b0f      	ldr	r3, [pc, #60]	; (404630 <__ulp+0x40>)
  4045f2:	400b      	ands	r3, r1
  4045f4:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
  4045f8:	2b00      	cmp	r3, #0
  4045fa:	dd01      	ble.n	404600 <__ulp+0x10>
  4045fc:	4619      	mov	r1, r3
  4045fe:	e009      	b.n	404614 <__ulp+0x24>
  404600:	425b      	negs	r3, r3
  404602:	151b      	asrs	r3, r3, #20
  404604:	2b13      	cmp	r3, #19
  404606:	f04f 0100 	mov.w	r1, #0
  40460a:	dc05      	bgt.n	404618 <__ulp+0x28>
  40460c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  404610:	fa42 f103 	asr.w	r1, r2, r3
  404614:	2000      	movs	r0, #0
  404616:	4770      	bx	lr
  404618:	2b32      	cmp	r3, #50	; 0x32
  40461a:	f04f 0201 	mov.w	r2, #1
  40461e:	bfda      	itte	le
  404620:	f1c3 0333 	rsble	r3, r3, #51	; 0x33
  404624:	fa02 f303 	lslle.w	r3, r2, r3
  404628:	4613      	movgt	r3, r2
  40462a:	4618      	mov	r0, r3
  40462c:	4770      	bx	lr
  40462e:	bf00      	nop
  404630:	7ff00000 	.word	0x7ff00000

00404634 <__b2d>:
  404634:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404638:	6906      	ldr	r6, [r0, #16]
  40463a:	f100 0714 	add.w	r7, r0, #20
  40463e:	eb07 0686 	add.w	r6, r7, r6, lsl #2
  404642:	4688      	mov	r8, r1
  404644:	f856 4c04 	ldr.w	r4, [r6, #-4]
  404648:	4620      	mov	r0, r4
  40464a:	f7ff fdd6 	bl	4041fa <__hi0bits>
  40464e:	f1c0 0320 	rsb	r3, r0, #32
  404652:	280a      	cmp	r0, #10
  404654:	f1a6 0504 	sub.w	r5, r6, #4
  404658:	f8c8 3000 	str.w	r3, [r8]
  40465c:	dc14      	bgt.n	404688 <__b2d+0x54>
  40465e:	42bd      	cmp	r5, r7
  404660:	f1c0 010b 	rsb	r1, r0, #11
  404664:	bf88      	it	hi
  404666:	f856 5c08 	ldrhi.w	r5, [r6, #-8]
  40466a:	fa24 fc01 	lsr.w	ip, r4, r1
  40466e:	bf98      	it	ls
  404670:	2500      	movls	r5, #0
  404672:	3015      	adds	r0, #21
  404674:	f04c 537f 	orr.w	r3, ip, #1069547520	; 0x3fc00000
  404678:	fa25 f101 	lsr.w	r1, r5, r1
  40467c:	4084      	lsls	r4, r0
  40467e:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
  404682:	ea41 0204 	orr.w	r2, r1, r4
  404686:	e024      	b.n	4046d2 <__b2d+0x9e>
  404688:	42bd      	cmp	r5, r7
  40468a:	bf86      	itte	hi
  40468c:	f1a6 0508 	subhi.w	r5, r6, #8
  404690:	f856 1c08 	ldrhi.w	r1, [r6, #-8]
  404694:	2100      	movls	r1, #0
  404696:	f1b0 060b 	subs.w	r6, r0, #11
  40469a:	d015      	beq.n	4046c8 <__b2d+0x94>
  40469c:	40b4      	lsls	r4, r6
  40469e:	f1c0 002b 	rsb	r0, r0, #43	; 0x2b
  4046a2:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
  4046a6:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
  4046aa:	fa21 fc00 	lsr.w	ip, r1, r0
  4046ae:	42bd      	cmp	r5, r7
  4046b0:	ea44 030c 	orr.w	r3, r4, ip
  4046b4:	bf8c      	ite	hi
  4046b6:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
  4046ba:	2400      	movls	r4, #0
  4046bc:	fa24 f000 	lsr.w	r0, r4, r0
  4046c0:	40b1      	lsls	r1, r6
  4046c2:	ea40 0201 	orr.w	r2, r0, r1
  4046c6:	e004      	b.n	4046d2 <__b2d+0x9e>
  4046c8:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
  4046cc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
  4046d0:	460a      	mov	r2, r1
  4046d2:	4610      	mov	r0, r2
  4046d4:	4619      	mov	r1, r3
  4046d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

004046da <__d2b>:
  4046da:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  4046de:	2101      	movs	r1, #1
  4046e0:	461d      	mov	r5, r3
  4046e2:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  4046e6:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
  4046ea:	4614      	mov	r4, r2
  4046ec:	f7ff fcda 	bl	4040a4 <_Balloc>
  4046f0:	f3c5 570a 	ubfx	r7, r5, #20, #11
  4046f4:	4606      	mov	r6, r0
  4046f6:	f3c5 0313 	ubfx	r3, r5, #0, #20
  4046fa:	b10f      	cbz	r7, 404700 <__d2b+0x26>
  4046fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  404700:	9301      	str	r3, [sp, #4]
  404702:	b1d4      	cbz	r4, 40473a <__d2b+0x60>
  404704:	a802      	add	r0, sp, #8
  404706:	f840 4d08 	str.w	r4, [r0, #-8]!
  40470a:	4668      	mov	r0, sp
  40470c:	f7ff fd95 	bl	40423a <__lo0bits>
  404710:	9b00      	ldr	r3, [sp, #0]
  404712:	b148      	cbz	r0, 404728 <__d2b+0x4e>
  404714:	9a01      	ldr	r2, [sp, #4]
  404716:	f1c0 0120 	rsb	r1, r0, #32
  40471a:	fa02 f101 	lsl.w	r1, r2, r1
  40471e:	430b      	orrs	r3, r1
  404720:	40c2      	lsrs	r2, r0
  404722:	6173      	str	r3, [r6, #20]
  404724:	9201      	str	r2, [sp, #4]
  404726:	e000      	b.n	40472a <__d2b+0x50>
  404728:	6173      	str	r3, [r6, #20]
  40472a:	9b01      	ldr	r3, [sp, #4]
  40472c:	61b3      	str	r3, [r6, #24]
  40472e:	2b00      	cmp	r3, #0
  404730:	bf0c      	ite	eq
  404732:	2401      	moveq	r4, #1
  404734:	2402      	movne	r4, #2
  404736:	6134      	str	r4, [r6, #16]
  404738:	e007      	b.n	40474a <__d2b+0x70>
  40473a:	a801      	add	r0, sp, #4
  40473c:	f7ff fd7d 	bl	40423a <__lo0bits>
  404740:	2401      	movs	r4, #1
  404742:	9b01      	ldr	r3, [sp, #4]
  404744:	6173      	str	r3, [r6, #20]
  404746:	6134      	str	r4, [r6, #16]
  404748:	3020      	adds	r0, #32
  40474a:	b13f      	cbz	r7, 40475c <__d2b+0x82>
  40474c:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  404750:	4407      	add	r7, r0
  404752:	f8c9 7000 	str.w	r7, [r9]
  404756:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40475a:	e00a      	b.n	404772 <__d2b+0x98>
  40475c:	eb06 0384 	add.w	r3, r6, r4, lsl #2
  404760:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  404764:	f8c9 0000 	str.w	r0, [r9]
  404768:	6918      	ldr	r0, [r3, #16]
  40476a:	f7ff fd46 	bl	4041fa <__hi0bits>
  40476e:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  404772:	f8c8 0000 	str.w	r0, [r8]
  404776:	4630      	mov	r0, r6
  404778:	b003      	add	sp, #12
  40477a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0040477e <__ratio>:
  40477e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  404782:	460e      	mov	r6, r1
  404784:	4669      	mov	r1, sp
  404786:	4680      	mov	r8, r0
  404788:	f7ff ff54 	bl	404634 <__b2d>
  40478c:	460d      	mov	r5, r1
  40478e:	4604      	mov	r4, r0
  404790:	a901      	add	r1, sp, #4
  404792:	4630      	mov	r0, r6
  404794:	f7ff ff4e 	bl	404634 <__b2d>
  404798:	9f00      	ldr	r7, [sp, #0]
  40479a:	460b      	mov	r3, r1
  40479c:	9901      	ldr	r1, [sp, #4]
  40479e:	4602      	mov	r2, r0
  4047a0:	1a7f      	subs	r7, r7, r1
  4047a2:	f8d8 0010 	ldr.w	r0, [r8, #16]
  4047a6:	6931      	ldr	r1, [r6, #16]
  4047a8:	1a41      	subs	r1, r0, r1
  4047aa:	eb07 1141 	add.w	r1, r7, r1, lsl #5
  4047ae:	2900      	cmp	r1, #0
  4047b0:	bfcc      	ite	gt
  4047b2:	eb05 5501 	addgt.w	r5, r5, r1, lsl #20
  4047b6:	eba3 5301 	suble.w	r3, r3, r1, lsl #20
  4047ba:	4620      	mov	r0, r4
  4047bc:	4629      	mov	r1, r5
  4047be:	f7fd f95b 	bl	401a78 <__aeabi_ddiv>
  4047c2:	b002      	add	sp, #8
  4047c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

004047c8 <_mprec_log10>:
  4047c8:	2817      	cmp	r0, #23
  4047ca:	b510      	push	{r4, lr}
  4047cc:	4604      	mov	r4, r0
  4047ce:	dc05      	bgt.n	4047dc <_mprec_log10+0x14>
  4047d0:	4b07      	ldr	r3, [pc, #28]	; (4047f0 <_mprec_log10+0x28>)
  4047d2:	eb03 04c0 	add.w	r4, r3, r0, lsl #3
  4047d6:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
  4047da:	bd10      	pop	{r4, pc}
  4047dc:	4905      	ldr	r1, [pc, #20]	; (4047f4 <_mprec_log10+0x2c>)
  4047de:	2000      	movs	r0, #0
  4047e0:	2200      	movs	r2, #0
  4047e2:	4b05      	ldr	r3, [pc, #20]	; (4047f8 <_mprec_log10+0x30>)
  4047e4:	f7fd f81e 	bl	401824 <__aeabi_dmul>
  4047e8:	3c01      	subs	r4, #1
  4047ea:	d1f9      	bne.n	4047e0 <_mprec_log10+0x18>
  4047ec:	bd10      	pop	{r4, pc}
  4047ee:	bf00      	nop
  4047f0:	00405ed8 	.word	0x00405ed8
  4047f4:	3ff00000 	.word	0x3ff00000
  4047f8:	40240000 	.word	0x40240000

004047fc <__copybits>:
  4047fc:	b510      	push	{r4, lr}
  4047fe:	3901      	subs	r1, #1
  404800:	f102 0314 	add.w	r3, r2, #20
  404804:	1149      	asrs	r1, r1, #5
  404806:	6912      	ldr	r2, [r2, #16]
  404808:	3101      	adds	r1, #1
  40480a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
  40480e:	eb03 0282 	add.w	r2, r3, r2, lsl #2
  404812:	4293      	cmp	r3, r2
  404814:	d204      	bcs.n	404820 <__copybits+0x24>
  404816:	f853 4b04 	ldr.w	r4, [r3], #4
  40481a:	f840 4b04 	str.w	r4, [r0], #4
  40481e:	e7f8      	b.n	404812 <__copybits+0x16>
  404820:	4288      	cmp	r0, r1
  404822:	d203      	bcs.n	40482c <__copybits+0x30>
  404824:	2300      	movs	r3, #0
  404826:	f840 3b04 	str.w	r3, [r0], #4
  40482a:	e7f9      	b.n	404820 <__copybits+0x24>
  40482c:	bd10      	pop	{r4, pc}

0040482e <__any_on>:
  40482e:	f100 0214 	add.w	r2, r0, #20
  404832:	6900      	ldr	r0, [r0, #16]
  404834:	114b      	asrs	r3, r1, #5
  404836:	4283      	cmp	r3, r0
  404838:	b510      	push	{r4, lr}
  40483a:	dc0c      	bgt.n	404856 <__any_on+0x28>
  40483c:	da0c      	bge.n	404858 <__any_on+0x2a>
  40483e:	f011 011f 	ands.w	r1, r1, #31
  404842:	d009      	beq.n	404858 <__any_on+0x2a>
  404844:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
  404848:	fa20 f401 	lsr.w	r4, r0, r1
  40484c:	fa04 f101 	lsl.w	r1, r4, r1
  404850:	4281      	cmp	r1, r0
  404852:	d10e      	bne.n	404872 <__any_on+0x44>
  404854:	e000      	b.n	404858 <__any_on+0x2a>
  404856:	4603      	mov	r3, r0
  404858:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  40485c:	4293      	cmp	r3, r2
  40485e:	4619      	mov	r1, r3
  404860:	d905      	bls.n	40486e <__any_on+0x40>
  404862:	f851 1c04 	ldr.w	r1, [r1, #-4]
  404866:	3b04      	subs	r3, #4
  404868:	2900      	cmp	r1, #0
  40486a:	d0f7      	beq.n	40485c <__any_on+0x2e>
  40486c:	e001      	b.n	404872 <__any_on+0x44>
  40486e:	2000      	movs	r0, #0
  404870:	bd10      	pop	{r4, pc}
  404872:	2001      	movs	r0, #1
  404874:	bd10      	pop	{r4, pc}
  404876:	bf00      	nop

00404878 <_realloc_r>:
  404878:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40487c:	4681      	mov	r9, r0
  40487e:	460c      	mov	r4, r1
  404880:	b929      	cbnz	r1, 40488e <_realloc_r+0x16>
  404882:	4611      	mov	r1, r2
  404884:	b003      	add	sp, #12
  404886:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40488a:	f7ff b9cb 	b.w	403c24 <_malloc_r>
  40488e:	9201      	str	r2, [sp, #4]
  404890:	f7ff fc05 	bl	40409e <__malloc_lock>
  404894:	9a01      	ldr	r2, [sp, #4]
  404896:	f854 5c04 	ldr.w	r5, [r4, #-4]
  40489a:	f102 070b 	add.w	r7, r2, #11
  40489e:	2f16      	cmp	r7, #22
  4048a0:	f1a4 0808 	sub.w	r8, r4, #8
  4048a4:	f025 0603 	bic.w	r6, r5, #3
  4048a8:	d903      	bls.n	4048b2 <_realloc_r+0x3a>
  4048aa:	f037 0707 	bics.w	r7, r7, #7
  4048ae:	d501      	bpl.n	4048b4 <_realloc_r+0x3c>
  4048b0:	e002      	b.n	4048b8 <_realloc_r+0x40>
  4048b2:	2710      	movs	r7, #16
  4048b4:	4297      	cmp	r7, r2
  4048b6:	d204      	bcs.n	4048c2 <_realloc_r+0x4a>
  4048b8:	230c      	movs	r3, #12
  4048ba:	f8c9 3000 	str.w	r3, [r9]
  4048be:	2000      	movs	r0, #0
  4048c0:	e17e      	b.n	404bc0 <_realloc_r+0x348>
  4048c2:	42be      	cmp	r6, r7
  4048c4:	f280 8154 	bge.w	404b70 <_realloc_r+0x2f8>
  4048c8:	49a2      	ldr	r1, [pc, #648]	; (404b54 <_realloc_r+0x2dc>)
  4048ca:	f8d1 e008 	ldr.w	lr, [r1, #8]
  4048ce:	eb08 0306 	add.w	r3, r8, r6
  4048d2:	4573      	cmp	r3, lr
  4048d4:	468b      	mov	fp, r1
  4048d6:	6858      	ldr	r0, [r3, #4]
  4048d8:	d005      	beq.n	4048e6 <_realloc_r+0x6e>
  4048da:	f020 0101 	bic.w	r1, r0, #1
  4048de:	4419      	add	r1, r3
  4048e0:	6849      	ldr	r1, [r1, #4]
  4048e2:	07c9      	lsls	r1, r1, #31
  4048e4:	d425      	bmi.n	404932 <_realloc_r+0xba>
  4048e6:	f020 0003 	bic.w	r0, r0, #3
  4048ea:	4573      	cmp	r3, lr
  4048ec:	eb00 0106 	add.w	r1, r0, r6
  4048f0:	d117      	bne.n	404922 <_realloc_r+0xaa>
  4048f2:	f107 0c10 	add.w	ip, r7, #16
  4048f6:	4561      	cmp	r1, ip
  4048f8:	db1d      	blt.n	404936 <_realloc_r+0xbe>
  4048fa:	eb08 0507 	add.w	r5, r8, r7
  4048fe:	1bc9      	subs	r1, r1, r7
  404900:	f041 0101 	orr.w	r1, r1, #1
  404904:	f8cb 5008 	str.w	r5, [fp, #8]
  404908:	6069      	str	r1, [r5, #4]
  40490a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40490e:	f003 0301 	and.w	r3, r3, #1
  404912:	431f      	orrs	r7, r3
  404914:	4648      	mov	r0, r9
  404916:	f844 7c04 	str.w	r7, [r4, #-4]
  40491a:	f7ff fbc1 	bl	4040a0 <__malloc_unlock>
  40491e:	4620      	mov	r0, r4
  404920:	e14e      	b.n	404bc0 <_realloc_r+0x348>
  404922:	42b9      	cmp	r1, r7
  404924:	db07      	blt.n	404936 <_realloc_r+0xbe>
  404926:	68da      	ldr	r2, [r3, #12]
  404928:	689b      	ldr	r3, [r3, #8]
  40492a:	460e      	mov	r6, r1
  40492c:	60da      	str	r2, [r3, #12]
  40492e:	6093      	str	r3, [r2, #8]
  404930:	e11e      	b.n	404b70 <_realloc_r+0x2f8>
  404932:	2000      	movs	r0, #0
  404934:	4603      	mov	r3, r0
  404936:	07e9      	lsls	r1, r5, #31
  404938:	f100 80c9 	bmi.w	404ace <_realloc_r+0x256>
  40493c:	f854 5c08 	ldr.w	r5, [r4, #-8]
  404940:	ebc5 0508 	rsb	r5, r5, r8
  404944:	6869      	ldr	r1, [r5, #4]
  404946:	f021 0103 	bic.w	r1, r1, #3
  40494a:	eb01 0a06 	add.w	sl, r1, r6
  40494e:	2b00      	cmp	r3, #0
  404950:	f000 8088 	beq.w	404a64 <_realloc_r+0x1ec>
  404954:	4573      	cmp	r3, lr
  404956:	d14b      	bne.n	4049f0 <_realloc_r+0x178>
  404958:	eb0a 0300 	add.w	r3, sl, r0
  40495c:	f107 0110 	add.w	r1, r7, #16
  404960:	428b      	cmp	r3, r1
  404962:	db7f      	blt.n	404a64 <_realloc_r+0x1ec>
  404964:	46a8      	mov	r8, r5
  404966:	68ea      	ldr	r2, [r5, #12]
  404968:	f858 1f08 	ldr.w	r1, [r8, #8]!
  40496c:	60ca      	str	r2, [r1, #12]
  40496e:	6091      	str	r1, [r2, #8]
  404970:	1f32      	subs	r2, r6, #4
  404972:	2a24      	cmp	r2, #36	; 0x24
  404974:	d825      	bhi.n	4049c2 <_realloc_r+0x14a>
  404976:	2a13      	cmp	r2, #19
  404978:	d91b      	bls.n	4049b2 <_realloc_r+0x13a>
  40497a:	6821      	ldr	r1, [r4, #0]
  40497c:	60a9      	str	r1, [r5, #8]
  40497e:	6861      	ldr	r1, [r4, #4]
  404980:	60e9      	str	r1, [r5, #12]
  404982:	2a1b      	cmp	r2, #27
  404984:	d803      	bhi.n	40498e <_realloc_r+0x116>
  404986:	f105 0210 	add.w	r2, r5, #16
  40498a:	3408      	adds	r4, #8
  40498c:	e012      	b.n	4049b4 <_realloc_r+0x13c>
  40498e:	68a1      	ldr	r1, [r4, #8]
  404990:	6129      	str	r1, [r5, #16]
  404992:	68e1      	ldr	r1, [r4, #12]
  404994:	6169      	str	r1, [r5, #20]
  404996:	2a24      	cmp	r2, #36	; 0x24
  404998:	d003      	beq.n	4049a2 <_realloc_r+0x12a>
  40499a:	f105 0218 	add.w	r2, r5, #24
  40499e:	3410      	adds	r4, #16
  4049a0:	e008      	b.n	4049b4 <_realloc_r+0x13c>
  4049a2:	6922      	ldr	r2, [r4, #16]
  4049a4:	61aa      	str	r2, [r5, #24]
  4049a6:	6961      	ldr	r1, [r4, #20]
  4049a8:	61e9      	str	r1, [r5, #28]
  4049aa:	f105 0220 	add.w	r2, r5, #32
  4049ae:	3418      	adds	r4, #24
  4049b0:	e000      	b.n	4049b4 <_realloc_r+0x13c>
  4049b2:	4642      	mov	r2, r8
  4049b4:	6821      	ldr	r1, [r4, #0]
  4049b6:	6011      	str	r1, [r2, #0]
  4049b8:	6861      	ldr	r1, [r4, #4]
  4049ba:	6051      	str	r1, [r2, #4]
  4049bc:	68a1      	ldr	r1, [r4, #8]
  4049be:	6091      	str	r1, [r2, #8]
  4049c0:	e005      	b.n	4049ce <_realloc_r+0x156>
  4049c2:	4640      	mov	r0, r8
  4049c4:	4621      	mov	r1, r4
  4049c6:	9301      	str	r3, [sp, #4]
  4049c8:	f7ff fb4e 	bl	404068 <memmove>
  4049cc:	9b01      	ldr	r3, [sp, #4]
  4049ce:	19ea      	adds	r2, r5, r7
  4049d0:	1bdb      	subs	r3, r3, r7
  4049d2:	f043 0301 	orr.w	r3, r3, #1
  4049d6:	f8cb 2008 	str.w	r2, [fp, #8]
  4049da:	6053      	str	r3, [r2, #4]
  4049dc:	686b      	ldr	r3, [r5, #4]
  4049de:	f003 0301 	and.w	r3, r3, #1
  4049e2:	431f      	orrs	r7, r3
  4049e4:	4648      	mov	r0, r9
  4049e6:	606f      	str	r7, [r5, #4]
  4049e8:	f7ff fb5a 	bl	4040a0 <__malloc_unlock>
  4049ec:	4640      	mov	r0, r8
  4049ee:	e0e7      	b.n	404bc0 <_realloc_r+0x348>
  4049f0:	eb0a 0b00 	add.w	fp, sl, r0
  4049f4:	45bb      	cmp	fp, r7
  4049f6:	db35      	blt.n	404a64 <_realloc_r+0x1ec>
  4049f8:	68da      	ldr	r2, [r3, #12]
  4049fa:	689b      	ldr	r3, [r3, #8]
  4049fc:	4628      	mov	r0, r5
  4049fe:	60da      	str	r2, [r3, #12]
  404a00:	6093      	str	r3, [r2, #8]
  404a02:	f850 2f08 	ldr.w	r2, [r0, #8]!
  404a06:	68eb      	ldr	r3, [r5, #12]
  404a08:	60d3      	str	r3, [r2, #12]
  404a0a:	609a      	str	r2, [r3, #8]
  404a0c:	1f32      	subs	r2, r6, #4
  404a0e:	2a24      	cmp	r2, #36	; 0x24
  404a10:	d823      	bhi.n	404a5a <_realloc_r+0x1e2>
  404a12:	2a13      	cmp	r2, #19
  404a14:	d91a      	bls.n	404a4c <_realloc_r+0x1d4>
  404a16:	6823      	ldr	r3, [r4, #0]
  404a18:	60ab      	str	r3, [r5, #8]
  404a1a:	6863      	ldr	r3, [r4, #4]
  404a1c:	60eb      	str	r3, [r5, #12]
  404a1e:	2a1b      	cmp	r2, #27
  404a20:	d803      	bhi.n	404a2a <_realloc_r+0x1b2>
  404a22:	f105 0010 	add.w	r0, r5, #16
  404a26:	3408      	adds	r4, #8
  404a28:	e010      	b.n	404a4c <_realloc_r+0x1d4>
  404a2a:	68a3      	ldr	r3, [r4, #8]
  404a2c:	612b      	str	r3, [r5, #16]
  404a2e:	68e3      	ldr	r3, [r4, #12]
  404a30:	616b      	str	r3, [r5, #20]
  404a32:	2a24      	cmp	r2, #36	; 0x24
  404a34:	d003      	beq.n	404a3e <_realloc_r+0x1c6>
  404a36:	f105 0018 	add.w	r0, r5, #24
  404a3a:	3410      	adds	r4, #16
  404a3c:	e006      	b.n	404a4c <_realloc_r+0x1d4>
  404a3e:	6923      	ldr	r3, [r4, #16]
  404a40:	61ab      	str	r3, [r5, #24]
  404a42:	6963      	ldr	r3, [r4, #20]
  404a44:	61eb      	str	r3, [r5, #28]
  404a46:	f105 0020 	add.w	r0, r5, #32
  404a4a:	3418      	adds	r4, #24
  404a4c:	6823      	ldr	r3, [r4, #0]
  404a4e:	6003      	str	r3, [r0, #0]
  404a50:	6863      	ldr	r3, [r4, #4]
  404a52:	6043      	str	r3, [r0, #4]
  404a54:	68a3      	ldr	r3, [r4, #8]
  404a56:	6083      	str	r3, [r0, #8]
  404a58:	e002      	b.n	404a60 <_realloc_r+0x1e8>
  404a5a:	4621      	mov	r1, r4
  404a5c:	f7ff fb04 	bl	404068 <memmove>
  404a60:	465e      	mov	r6, fp
  404a62:	e02e      	b.n	404ac2 <_realloc_r+0x24a>
  404a64:	45ba      	cmp	sl, r7
  404a66:	db32      	blt.n	404ace <_realloc_r+0x256>
  404a68:	4628      	mov	r0, r5
  404a6a:	68eb      	ldr	r3, [r5, #12]
  404a6c:	f850 2f08 	ldr.w	r2, [r0, #8]!
  404a70:	60d3      	str	r3, [r2, #12]
  404a72:	609a      	str	r2, [r3, #8]
  404a74:	1f32      	subs	r2, r6, #4
  404a76:	2a24      	cmp	r2, #36	; 0x24
  404a78:	d825      	bhi.n	404ac6 <_realloc_r+0x24e>
  404a7a:	2a13      	cmp	r2, #19
  404a7c:	d91a      	bls.n	404ab4 <_realloc_r+0x23c>
  404a7e:	6823      	ldr	r3, [r4, #0]
  404a80:	60ab      	str	r3, [r5, #8]
  404a82:	6863      	ldr	r3, [r4, #4]
  404a84:	60eb      	str	r3, [r5, #12]
  404a86:	2a1b      	cmp	r2, #27
  404a88:	d803      	bhi.n	404a92 <_realloc_r+0x21a>
  404a8a:	f105 0010 	add.w	r0, r5, #16
  404a8e:	3408      	adds	r4, #8
  404a90:	e010      	b.n	404ab4 <_realloc_r+0x23c>
  404a92:	68a3      	ldr	r3, [r4, #8]
  404a94:	612b      	str	r3, [r5, #16]
  404a96:	68e3      	ldr	r3, [r4, #12]
  404a98:	616b      	str	r3, [r5, #20]
  404a9a:	2a24      	cmp	r2, #36	; 0x24
  404a9c:	d003      	beq.n	404aa6 <_realloc_r+0x22e>
  404a9e:	f105 0018 	add.w	r0, r5, #24
  404aa2:	3410      	adds	r4, #16
  404aa4:	e006      	b.n	404ab4 <_realloc_r+0x23c>
  404aa6:	6923      	ldr	r3, [r4, #16]
  404aa8:	61ab      	str	r3, [r5, #24]
  404aaa:	6963      	ldr	r3, [r4, #20]
  404aac:	61eb      	str	r3, [r5, #28]
  404aae:	f105 0020 	add.w	r0, r5, #32
  404ab2:	3418      	adds	r4, #24
  404ab4:	6823      	ldr	r3, [r4, #0]
  404ab6:	6003      	str	r3, [r0, #0]
  404ab8:	6863      	ldr	r3, [r4, #4]
  404aba:	6043      	str	r3, [r0, #4]
  404abc:	68a3      	ldr	r3, [r4, #8]
  404abe:	6083      	str	r3, [r0, #8]
  404ac0:	4656      	mov	r6, sl
  404ac2:	46a8      	mov	r8, r5
  404ac4:	e054      	b.n	404b70 <_realloc_r+0x2f8>
  404ac6:	4621      	mov	r1, r4
  404ac8:	f7ff face 	bl	404068 <memmove>
  404acc:	e7f8      	b.n	404ac0 <_realloc_r+0x248>
  404ace:	4648      	mov	r0, r9
  404ad0:	4611      	mov	r1, r2
  404ad2:	f7ff f8a7 	bl	403c24 <_malloc_r>
  404ad6:	4605      	mov	r5, r0
  404ad8:	2800      	cmp	r0, #0
  404ada:	d044      	beq.n	404b66 <_realloc_r+0x2ee>
  404adc:	f854 3c04 	ldr.w	r3, [r4, #-4]
  404ae0:	f023 0301 	bic.w	r3, r3, #1
  404ae4:	f1a0 0208 	sub.w	r2, r0, #8
  404ae8:	4443      	add	r3, r8
  404aea:	429a      	cmp	r2, r3
  404aec:	d105      	bne.n	404afa <_realloc_r+0x282>
  404aee:	f850 3c04 	ldr.w	r3, [r0, #-4]
  404af2:	f023 0303 	bic.w	r3, r3, #3
  404af6:	441e      	add	r6, r3
  404af8:	e03a      	b.n	404b70 <_realloc_r+0x2f8>
  404afa:	1f32      	subs	r2, r6, #4
  404afc:	2a24      	cmp	r2, #36	; 0x24
  404afe:	d82b      	bhi.n	404b58 <_realloc_r+0x2e0>
  404b00:	2a13      	cmp	r2, #19
  404b02:	d91e      	bls.n	404b42 <_realloc_r+0x2ca>
  404b04:	6823      	ldr	r3, [r4, #0]
  404b06:	6003      	str	r3, [r0, #0]
  404b08:	6863      	ldr	r3, [r4, #4]
  404b0a:	6043      	str	r3, [r0, #4]
  404b0c:	2a1b      	cmp	r2, #27
  404b0e:	d804      	bhi.n	404b1a <_realloc_r+0x2a2>
  404b10:	f100 0308 	add.w	r3, r0, #8
  404b14:	f104 0208 	add.w	r2, r4, #8
  404b18:	e015      	b.n	404b46 <_realloc_r+0x2ce>
  404b1a:	68a3      	ldr	r3, [r4, #8]
  404b1c:	6083      	str	r3, [r0, #8]
  404b1e:	68e3      	ldr	r3, [r4, #12]
  404b20:	60c3      	str	r3, [r0, #12]
  404b22:	2a24      	cmp	r2, #36	; 0x24
  404b24:	d004      	beq.n	404b30 <_realloc_r+0x2b8>
  404b26:	f100 0310 	add.w	r3, r0, #16
  404b2a:	f104 0210 	add.w	r2, r4, #16
  404b2e:	e00a      	b.n	404b46 <_realloc_r+0x2ce>
  404b30:	6923      	ldr	r3, [r4, #16]
  404b32:	6103      	str	r3, [r0, #16]
  404b34:	6961      	ldr	r1, [r4, #20]
  404b36:	6141      	str	r1, [r0, #20]
  404b38:	f100 0318 	add.w	r3, r0, #24
  404b3c:	f104 0218 	add.w	r2, r4, #24
  404b40:	e001      	b.n	404b46 <_realloc_r+0x2ce>
  404b42:	4603      	mov	r3, r0
  404b44:	4622      	mov	r2, r4
  404b46:	6811      	ldr	r1, [r2, #0]
  404b48:	6019      	str	r1, [r3, #0]
  404b4a:	6851      	ldr	r1, [r2, #4]
  404b4c:	6059      	str	r1, [r3, #4]
  404b4e:	6892      	ldr	r2, [r2, #8]
  404b50:	609a      	str	r2, [r3, #8]
  404b52:	e004      	b.n	404b5e <_realloc_r+0x2e6>
  404b54:	200004c4 	.word	0x200004c4
  404b58:	4621      	mov	r1, r4
  404b5a:	f7ff fa85 	bl	404068 <memmove>
  404b5e:	4648      	mov	r0, r9
  404b60:	4621      	mov	r1, r4
  404b62:	f7fe ff65 	bl	403a30 <_free_r>
  404b66:	4648      	mov	r0, r9
  404b68:	f7ff fa9a 	bl	4040a0 <__malloc_unlock>
  404b6c:	4628      	mov	r0, r5
  404b6e:	e027      	b.n	404bc0 <_realloc_r+0x348>
  404b70:	1bf3      	subs	r3, r6, r7
  404b72:	2b0f      	cmp	r3, #15
  404b74:	f8d8 2004 	ldr.w	r2, [r8, #4]
  404b78:	d913      	bls.n	404ba2 <_realloc_r+0x32a>
  404b7a:	eb08 0107 	add.w	r1, r8, r7
  404b7e:	f002 0201 	and.w	r2, r2, #1
  404b82:	4317      	orrs	r7, r2
  404b84:	f043 0201 	orr.w	r2, r3, #1
  404b88:	440b      	add	r3, r1
  404b8a:	f8c8 7004 	str.w	r7, [r8, #4]
  404b8e:	604a      	str	r2, [r1, #4]
  404b90:	685a      	ldr	r2, [r3, #4]
  404b92:	f042 0201 	orr.w	r2, r2, #1
  404b96:	605a      	str	r2, [r3, #4]
  404b98:	4648      	mov	r0, r9
  404b9a:	3108      	adds	r1, #8
  404b9c:	f7fe ff48 	bl	403a30 <_free_r>
  404ba0:	e009      	b.n	404bb6 <_realloc_r+0x33e>
  404ba2:	f002 0201 	and.w	r2, r2, #1
  404ba6:	4332      	orrs	r2, r6
  404ba8:	4446      	add	r6, r8
  404baa:	f8c8 2004 	str.w	r2, [r8, #4]
  404bae:	6873      	ldr	r3, [r6, #4]
  404bb0:	f043 0301 	orr.w	r3, r3, #1
  404bb4:	6073      	str	r3, [r6, #4]
  404bb6:	4648      	mov	r0, r9
  404bb8:	f7ff fa72 	bl	4040a0 <__malloc_unlock>
  404bbc:	f108 0008 	add.w	r0, r8, #8
  404bc0:	b003      	add	sp, #12
  404bc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404bc6:	bf00      	nop

00404bc8 <__fpclassifyd>:
  404bc8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  404bcc:	b510      	push	{r4, lr}
  404bce:	d100      	bne.n	404bd2 <__fpclassifyd+0xa>
  404bd0:	b178      	cbz	r0, 404bf2 <__fpclassifyd+0x2a>
  404bd2:	4a0c      	ldr	r2, [pc, #48]	; (404c04 <__fpclassifyd+0x3c>)
  404bd4:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
  404bd8:	4294      	cmp	r4, r2
  404bda:	d90c      	bls.n	404bf6 <__fpclassifyd+0x2e>
  404bdc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
  404be0:	d30b      	bcc.n	404bfa <__fpclassifyd+0x32>
  404be2:	4a09      	ldr	r2, [pc, #36]	; (404c08 <__fpclassifyd+0x40>)
  404be4:	4293      	cmp	r3, r2
  404be6:	d10a      	bne.n	404bfe <__fpclassifyd+0x36>
  404be8:	f1d0 0001 	rsbs	r0, r0, #1
  404bec:	bf38      	it	cc
  404bee:	2000      	movcc	r0, #0
  404bf0:	bd10      	pop	{r4, pc}
  404bf2:	2002      	movs	r0, #2
  404bf4:	bd10      	pop	{r4, pc}
  404bf6:	2004      	movs	r0, #4
  404bf8:	bd10      	pop	{r4, pc}
  404bfa:	2003      	movs	r0, #3
  404bfc:	bd10      	pop	{r4, pc}
  404bfe:	2000      	movs	r0, #0
  404c00:	bd10      	pop	{r4, pc}
  404c02:	bf00      	nop
  404c04:	7fdfffff 	.word	0x7fdfffff
  404c08:	7ff00000 	.word	0x7ff00000

00404c0c <_sbrk_r>:
  404c0c:	b538      	push	{r3, r4, r5, lr}
  404c0e:	4c06      	ldr	r4, [pc, #24]	; (404c28 <_sbrk_r+0x1c>)
  404c10:	2300      	movs	r3, #0
  404c12:	4605      	mov	r5, r0
  404c14:	4608      	mov	r0, r1
  404c16:	6023      	str	r3, [r4, #0]
  404c18:	f7fc f9c8 	bl	400fac <_sbrk>
  404c1c:	1c43      	adds	r3, r0, #1
  404c1e:	d102      	bne.n	404c26 <_sbrk_r+0x1a>
  404c20:	6823      	ldr	r3, [r4, #0]
  404c22:	b103      	cbz	r3, 404c26 <_sbrk_r+0x1a>
  404c24:	602b      	str	r3, [r5, #0]
  404c26:	bd38      	pop	{r3, r4, r5, pc}
  404c28:	200009a4 	.word	0x200009a4

00404c2c <strcmp>:
  404c2c:	f810 2b01 	ldrb.w	r2, [r0], #1
  404c30:	f811 3b01 	ldrb.w	r3, [r1], #1
  404c34:	2a01      	cmp	r2, #1
  404c36:	bf28      	it	cs
  404c38:	429a      	cmpcs	r2, r3
  404c3a:	d0f7      	beq.n	404c2c <strcmp>
  404c3c:	1ad0      	subs	r0, r2, r3
  404c3e:	4770      	bx	lr

00404c40 <__ssprint_r>:
  404c40:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404c44:	4680      	mov	r8, r0
  404c46:	6890      	ldr	r0, [r2, #8]
  404c48:	f8d2 9000 	ldr.w	r9, [r2]
  404c4c:	460c      	mov	r4, r1
  404c4e:	4615      	mov	r5, r2
  404c50:	b118      	cbz	r0, 404c5a <__ssprint_r+0x1a>
  404c52:	2300      	movs	r3, #0
  404c54:	9301      	str	r3, [sp, #4]
  404c56:	461e      	mov	r6, r3
  404c58:	e008      	b.n	404c6c <__ssprint_r+0x2c>
  404c5a:	6050      	str	r0, [r2, #4]
  404c5c:	e066      	b.n	404d2c <__ssprint_r+0xec>
  404c5e:	f8d9 3000 	ldr.w	r3, [r9]
  404c62:	f8d9 6004 	ldr.w	r6, [r9, #4]
  404c66:	9301      	str	r3, [sp, #4]
  404c68:	f109 0908 	add.w	r9, r9, #8
  404c6c:	2e00      	cmp	r6, #0
  404c6e:	d0f6      	beq.n	404c5e <__ssprint_r+0x1e>
  404c70:	68a7      	ldr	r7, [r4, #8]
  404c72:	42be      	cmp	r6, r7
  404c74:	d347      	bcc.n	404d06 <__ssprint_r+0xc6>
  404c76:	89a2      	ldrh	r2, [r4, #12]
  404c78:	f412 6f90 	tst.w	r2, #1152	; 0x480
  404c7c:	d041      	beq.n	404d02 <__ssprint_r+0xc2>
  404c7e:	6823      	ldr	r3, [r4, #0]
  404c80:	6921      	ldr	r1, [r4, #16]
  404c82:	ebc1 0a03 	rsb	sl, r1, r3
  404c86:	6963      	ldr	r3, [r4, #20]
  404c88:	2002      	movs	r0, #2
  404c8a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  404c8e:	fb93 fbf0 	sdiv	fp, r3, r0
  404c92:	f10a 0001 	add.w	r0, sl, #1
  404c96:	4430      	add	r0, r6
  404c98:	4583      	cmp	fp, r0
  404c9a:	bf38      	it	cc
  404c9c:	4683      	movcc	fp, r0
  404c9e:	0553      	lsls	r3, r2, #21
  404ca0:	4640      	mov	r0, r8
  404ca2:	d50f      	bpl.n	404cc4 <__ssprint_r+0x84>
  404ca4:	4659      	mov	r1, fp
  404ca6:	f7fe ffbd 	bl	403c24 <_malloc_r>
  404caa:	4607      	mov	r7, r0
  404cac:	b198      	cbz	r0, 404cd6 <__ssprint_r+0x96>
  404cae:	4652      	mov	r2, sl
  404cb0:	6921      	ldr	r1, [r4, #16]
  404cb2:	f7ff f9d0 	bl	404056 <memcpy>
  404cb6:	89a2      	ldrh	r2, [r4, #12]
  404cb8:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  404cbc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  404cc0:	81a2      	strh	r2, [r4, #12]
  404cc2:	e015      	b.n	404cf0 <__ssprint_r+0xb0>
  404cc4:	465a      	mov	r2, fp
  404cc6:	f7ff fdd7 	bl	404878 <_realloc_r>
  404cca:	4607      	mov	r7, r0
  404ccc:	b980      	cbnz	r0, 404cf0 <__ssprint_r+0xb0>
  404cce:	4640      	mov	r0, r8
  404cd0:	6921      	ldr	r1, [r4, #16]
  404cd2:	f7fe fead 	bl	403a30 <_free_r>
  404cd6:	230c      	movs	r3, #12
  404cd8:	f8c8 3000 	str.w	r3, [r8]
  404cdc:	89a3      	ldrh	r3, [r4, #12]
  404cde:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404ce2:	81a3      	strh	r3, [r4, #12]
  404ce4:	2300      	movs	r3, #0
  404ce6:	60ab      	str	r3, [r5, #8]
  404ce8:	606b      	str	r3, [r5, #4]
  404cea:	f04f 30ff 	mov.w	r0, #4294967295
  404cee:	e01d      	b.n	404d2c <__ssprint_r+0xec>
  404cf0:	6127      	str	r7, [r4, #16]
  404cf2:	ebca 030b 	rsb	r3, sl, fp
  404cf6:	4457      	add	r7, sl
  404cf8:	6027      	str	r7, [r4, #0]
  404cfa:	f8c4 b014 	str.w	fp, [r4, #20]
  404cfe:	4637      	mov	r7, r6
  404d00:	60a3      	str	r3, [r4, #8]
  404d02:	42be      	cmp	r6, r7
  404d04:	d200      	bcs.n	404d08 <__ssprint_r+0xc8>
  404d06:	4637      	mov	r7, r6
  404d08:	463a      	mov	r2, r7
  404d0a:	6820      	ldr	r0, [r4, #0]
  404d0c:	9901      	ldr	r1, [sp, #4]
  404d0e:	f7ff f9ab 	bl	404068 <memmove>
  404d12:	68a3      	ldr	r3, [r4, #8]
  404d14:	1bdb      	subs	r3, r3, r7
  404d16:	60a3      	str	r3, [r4, #8]
  404d18:	6823      	ldr	r3, [r4, #0]
  404d1a:	441f      	add	r7, r3
  404d1c:	68ab      	ldr	r3, [r5, #8]
  404d1e:	6027      	str	r7, [r4, #0]
  404d20:	1b9e      	subs	r6, r3, r6
  404d22:	60ae      	str	r6, [r5, #8]
  404d24:	2e00      	cmp	r6, #0
  404d26:	d19a      	bne.n	404c5e <__ssprint_r+0x1e>
  404d28:	606e      	str	r6, [r5, #4]
  404d2a:	4630      	mov	r0, r6
  404d2c:	b003      	add	sp, #12
  404d2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404d32 <_svfiprintf_r>:
  404d32:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404d36:	461e      	mov	r6, r3
  404d38:	898b      	ldrh	r3, [r1, #12]
  404d3a:	b0ad      	sub	sp, #180	; 0xb4
  404d3c:	4688      	mov	r8, r1
  404d3e:	0619      	lsls	r1, r3, #24
  404d40:	4683      	mov	fp, r0
  404d42:	9202      	str	r2, [sp, #8]
  404d44:	d513      	bpl.n	404d6e <_svfiprintf_r+0x3c>
  404d46:	f8d8 3010 	ldr.w	r3, [r8, #16]
  404d4a:	b983      	cbnz	r3, 404d6e <_svfiprintf_r+0x3c>
  404d4c:	2140      	movs	r1, #64	; 0x40
  404d4e:	f7fe ff69 	bl	403c24 <_malloc_r>
  404d52:	f8c8 0000 	str.w	r0, [r8]
  404d56:	f8c8 0010 	str.w	r0, [r8, #16]
  404d5a:	b928      	cbnz	r0, 404d68 <_svfiprintf_r+0x36>
  404d5c:	230c      	movs	r3, #12
  404d5e:	f8cb 3000 	str.w	r3, [fp]
  404d62:	f04f 30ff 	mov.w	r0, #4294967295
  404d66:	e3d6      	b.n	405516 <_svfiprintf_r+0x7e4>
  404d68:	2340      	movs	r3, #64	; 0x40
  404d6a:	f8c8 3014 	str.w	r3, [r8, #20]
  404d6e:	2300      	movs	r3, #0
  404d70:	aa1c      	add	r2, sp, #112	; 0x70
  404d72:	920f      	str	r2, [sp, #60]	; 0x3c
  404d74:	9311      	str	r3, [sp, #68]	; 0x44
  404d76:	9310      	str	r3, [sp, #64]	; 0x40
  404d78:	4694      	mov	ip, r2
  404d7a:	930a      	str	r3, [sp, #40]	; 0x28
  404d7c:	9305      	str	r3, [sp, #20]
  404d7e:	9b02      	ldr	r3, [sp, #8]
  404d80:	461c      	mov	r4, r3
  404d82:	f813 2b01 	ldrb.w	r2, [r3], #1
  404d86:	b91a      	cbnz	r2, 404d90 <_svfiprintf_r+0x5e>
  404d88:	9802      	ldr	r0, [sp, #8]
  404d8a:	1a25      	subs	r5, r4, r0
  404d8c:	d103      	bne.n	404d96 <_svfiprintf_r+0x64>
  404d8e:	e01d      	b.n	404dcc <_svfiprintf_r+0x9a>
  404d90:	2a25      	cmp	r2, #37	; 0x25
  404d92:	d1f5      	bne.n	404d80 <_svfiprintf_r+0x4e>
  404d94:	e7f8      	b.n	404d88 <_svfiprintf_r+0x56>
  404d96:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404d98:	9902      	ldr	r1, [sp, #8]
  404d9a:	442b      	add	r3, r5
  404d9c:	9311      	str	r3, [sp, #68]	; 0x44
  404d9e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404da0:	3301      	adds	r3, #1
  404da2:	2b07      	cmp	r3, #7
  404da4:	e88c 0022 	stmia.w	ip, {r1, r5}
  404da8:	9310      	str	r3, [sp, #64]	; 0x40
  404daa:	dc02      	bgt.n	404db2 <_svfiprintf_r+0x80>
  404dac:	f10c 0c08 	add.w	ip, ip, #8
  404db0:	e009      	b.n	404dc6 <_svfiprintf_r+0x94>
  404db2:	4658      	mov	r0, fp
  404db4:	4641      	mov	r1, r8
  404db6:	aa0f      	add	r2, sp, #60	; 0x3c
  404db8:	f7ff ff42 	bl	404c40 <__ssprint_r>
  404dbc:	2800      	cmp	r0, #0
  404dbe:	f040 83a2 	bne.w	405506 <_svfiprintf_r+0x7d4>
  404dc2:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  404dc6:	9a05      	ldr	r2, [sp, #20]
  404dc8:	442a      	add	r2, r5
  404dca:	9205      	str	r2, [sp, #20]
  404dcc:	7823      	ldrb	r3, [r4, #0]
  404dce:	2b00      	cmp	r3, #0
  404dd0:	f000 8392 	beq.w	4054f8 <_svfiprintf_r+0x7c6>
  404dd4:	2200      	movs	r2, #0
  404dd6:	3401      	adds	r4, #1
  404dd8:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404ddc:	f04f 3aff 	mov.w	sl, #4294967295
  404de0:	9204      	str	r2, [sp, #16]
  404de2:	4617      	mov	r7, r2
  404de4:	1c65      	adds	r5, r4, #1
  404de6:	7823      	ldrb	r3, [r4, #0]
  404de8:	9502      	str	r5, [sp, #8]
  404dea:	2b58      	cmp	r3, #88	; 0x58
  404dec:	d065      	beq.n	404eba <_svfiprintf_r+0x188>
  404dee:	dc2e      	bgt.n	404e4e <_svfiprintf_r+0x11c>
  404df0:	2b2e      	cmp	r3, #46	; 0x2e
  404df2:	d077      	beq.n	404ee4 <_svfiprintf_r+0x1b2>
  404df4:	dc12      	bgt.n	404e1c <_svfiprintf_r+0xea>
  404df6:	2b2a      	cmp	r3, #42	; 0x2a
  404df8:	d067      	beq.n	404eca <_svfiprintf_r+0x198>
  404dfa:	dc08      	bgt.n	404e0e <_svfiprintf_r+0xdc>
  404dfc:	2b20      	cmp	r3, #32
  404dfe:	d060      	beq.n	404ec2 <_svfiprintf_r+0x190>
  404e00:	2b23      	cmp	r3, #35	; 0x23
  404e02:	f040 8203 	bne.w	40520c <_svfiprintf_r+0x4da>
  404e06:	f047 0701 	orr.w	r7, r7, #1
  404e0a:	9c02      	ldr	r4, [sp, #8]
  404e0c:	e7ea      	b.n	404de4 <_svfiprintf_r+0xb2>
  404e0e:	2b2b      	cmp	r3, #43	; 0x2b
  404e10:	d101      	bne.n	404e16 <_svfiprintf_r+0xe4>
  404e12:	461a      	mov	r2, r3
  404e14:	e7f9      	b.n	404e0a <_svfiprintf_r+0xd8>
  404e16:	2b2d      	cmp	r3, #45	; 0x2d
  404e18:	d061      	beq.n	404ede <_svfiprintf_r+0x1ac>
  404e1a:	e1f7      	b.n	40520c <_svfiprintf_r+0x4da>
  404e1c:	2b39      	cmp	r3, #57	; 0x39
  404e1e:	dc08      	bgt.n	404e32 <_svfiprintf_r+0x100>
  404e20:	2b31      	cmp	r3, #49	; 0x31
  404e22:	f280 8081 	bge.w	404f28 <_svfiprintf_r+0x1f6>
  404e26:	2b30      	cmp	r3, #48	; 0x30
  404e28:	f040 81f0 	bne.w	40520c <_svfiprintf_r+0x4da>
  404e2c:	f047 0780 	orr.w	r7, r7, #128	; 0x80
  404e30:	e7eb      	b.n	404e0a <_svfiprintf_r+0xd8>
  404e32:	2b4f      	cmp	r3, #79	; 0x4f
  404e34:	f000 80e1 	beq.w	404ffa <_svfiprintf_r+0x2c8>
  404e38:	2b55      	cmp	r3, #85	; 0x55
  404e3a:	f000 8121 	beq.w	405080 <_svfiprintf_r+0x34e>
  404e3e:	2b44      	cmp	r3, #68	; 0x44
  404e40:	f040 81e4 	bne.w	40520c <_svfiprintf_r+0x4da>
  404e44:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404e48:	f047 0710 	orr.w	r7, r7, #16
  404e4c:	e095      	b.n	404f7a <_svfiprintf_r+0x248>
  404e4e:	2b6e      	cmp	r3, #110	; 0x6e
  404e50:	f000 80b7 	beq.w	404fc2 <_svfiprintf_r+0x290>
  404e54:	dc0d      	bgt.n	404e72 <_svfiprintf_r+0x140>
  404e56:	2b68      	cmp	r3, #104	; 0x68
  404e58:	d077      	beq.n	404f4a <_svfiprintf_r+0x218>
  404e5a:	dc05      	bgt.n	404e68 <_svfiprintf_r+0x136>
  404e5c:	2b63      	cmp	r3, #99	; 0x63
  404e5e:	f000 8084 	beq.w	404f6a <_svfiprintf_r+0x238>
  404e62:	2b64      	cmp	r3, #100	; 0x64
  404e64:	d026      	beq.n	404eb4 <_svfiprintf_r+0x182>
  404e66:	e1d1      	b.n	40520c <_svfiprintf_r+0x4da>
  404e68:	2b69      	cmp	r3, #105	; 0x69
  404e6a:	d023      	beq.n	404eb4 <_svfiprintf_r+0x182>
  404e6c:	2b6c      	cmp	r3, #108	; 0x6c
  404e6e:	d06f      	beq.n	404f50 <_svfiprintf_r+0x21e>
  404e70:	e1cc      	b.n	40520c <_svfiprintf_r+0x4da>
  404e72:	2b71      	cmp	r3, #113	; 0x71
  404e74:	d076      	beq.n	404f64 <_svfiprintf_r+0x232>
  404e76:	dc13      	bgt.n	404ea0 <_svfiprintf_r+0x16e>
  404e78:	2b6f      	cmp	r3, #111	; 0x6f
  404e7a:	f000 80c0 	beq.w	404ffe <_svfiprintf_r+0x2cc>
  404e7e:	2b70      	cmp	r3, #112	; 0x70
  404e80:	f040 81c4 	bne.w	40520c <_svfiprintf_r+0x4da>
  404e84:	2330      	movs	r3, #48	; 0x30
  404e86:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
  404e8a:	48a0      	ldr	r0, [pc, #640]	; (40510c <_svfiprintf_r+0x3da>)
  404e8c:	6834      	ldr	r4, [r6, #0]
  404e8e:	900a      	str	r0, [sp, #40]	; 0x28
  404e90:	2378      	movs	r3, #120	; 0x78
  404e92:	2500      	movs	r5, #0
  404e94:	f047 0702 	orr.w	r7, r7, #2
  404e98:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
  404e9c:	3604      	adds	r6, #4
  404e9e:	e12f      	b.n	405100 <_svfiprintf_r+0x3ce>
  404ea0:	2b75      	cmp	r3, #117	; 0x75
  404ea2:	f000 80ef 	beq.w	405084 <_svfiprintf_r+0x352>
  404ea6:	2b78      	cmp	r3, #120	; 0x78
  404ea8:	f000 8104 	beq.w	4050b4 <_svfiprintf_r+0x382>
  404eac:	2b73      	cmp	r3, #115	; 0x73
  404eae:	f040 81ad 	bne.w	40520c <_svfiprintf_r+0x4da>
  404eb2:	e0c0      	b.n	405036 <_svfiprintf_r+0x304>
  404eb4:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404eb8:	e05f      	b.n	404f7a <_svfiprintf_r+0x248>
  404eba:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404ebe:	4c94      	ldr	r4, [pc, #592]	; (405110 <_svfiprintf_r+0x3de>)
  404ec0:	e0fb      	b.n	4050ba <_svfiprintf_r+0x388>
  404ec2:	2a00      	cmp	r2, #0
  404ec4:	bf08      	it	eq
  404ec6:	2220      	moveq	r2, #32
  404ec8:	e79f      	b.n	404e0a <_svfiprintf_r+0xd8>
  404eca:	1d33      	adds	r3, r6, #4
  404ecc:	6836      	ldr	r6, [r6, #0]
  404ece:	9604      	str	r6, [sp, #16]
  404ed0:	2e00      	cmp	r6, #0
  404ed2:	db01      	blt.n	404ed8 <_svfiprintf_r+0x1a6>
  404ed4:	461e      	mov	r6, r3
  404ed6:	e798      	b.n	404e0a <_svfiprintf_r+0xd8>
  404ed8:	4275      	negs	r5, r6
  404eda:	9504      	str	r5, [sp, #16]
  404edc:	461e      	mov	r6, r3
  404ede:	f047 0704 	orr.w	r7, r7, #4
  404ee2:	e792      	b.n	404e0a <_svfiprintf_r+0xd8>
  404ee4:	9c02      	ldr	r4, [sp, #8]
  404ee6:	7823      	ldrb	r3, [r4, #0]
  404ee8:	2b2a      	cmp	r3, #42	; 0x2a
  404eea:	f104 0101 	add.w	r1, r4, #1
  404eee:	d002      	beq.n	404ef6 <_svfiprintf_r+0x1c4>
  404ef0:	f04f 0a00 	mov.w	sl, #0
  404ef4:	e00a      	b.n	404f0c <_svfiprintf_r+0x1da>
  404ef6:	f8d6 a000 	ldr.w	sl, [r6]
  404efa:	9102      	str	r1, [sp, #8]
  404efc:	1d33      	adds	r3, r6, #4
  404efe:	f1ba 0f00 	cmp.w	sl, #0
  404f02:	461e      	mov	r6, r3
  404f04:	da81      	bge.n	404e0a <_svfiprintf_r+0xd8>
  404f06:	f04f 3aff 	mov.w	sl, #4294967295
  404f0a:	e77e      	b.n	404e0a <_svfiprintf_r+0xd8>
  404f0c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404f10:	2809      	cmp	r0, #9
  404f12:	d805      	bhi.n	404f20 <_svfiprintf_r+0x1ee>
  404f14:	230a      	movs	r3, #10
  404f16:	fb03 0a0a 	mla	sl, r3, sl, r0
  404f1a:	f811 3b01 	ldrb.w	r3, [r1], #1
  404f1e:	e7f5      	b.n	404f0c <_svfiprintf_r+0x1da>
  404f20:	ea4a 7aea 	orr.w	sl, sl, sl, asr #31
  404f24:	9102      	str	r1, [sp, #8]
  404f26:	e760      	b.n	404dea <_svfiprintf_r+0xb8>
  404f28:	2500      	movs	r5, #0
  404f2a:	9504      	str	r5, [sp, #16]
  404f2c:	9c04      	ldr	r4, [sp, #16]
  404f2e:	3b30      	subs	r3, #48	; 0x30
  404f30:	210a      	movs	r1, #10
  404f32:	fb01 3404 	mla	r4, r1, r4, r3
  404f36:	9902      	ldr	r1, [sp, #8]
  404f38:	9404      	str	r4, [sp, #16]
  404f3a:	f811 3b01 	ldrb.w	r3, [r1], #1
  404f3e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404f42:	2809      	cmp	r0, #9
  404f44:	d8ee      	bhi.n	404f24 <_svfiprintf_r+0x1f2>
  404f46:	9102      	str	r1, [sp, #8]
  404f48:	e7f0      	b.n	404f2c <_svfiprintf_r+0x1fa>
  404f4a:	f047 0740 	orr.w	r7, r7, #64	; 0x40
  404f4e:	e75c      	b.n	404e0a <_svfiprintf_r+0xd8>
  404f50:	9d02      	ldr	r5, [sp, #8]
  404f52:	782b      	ldrb	r3, [r5, #0]
  404f54:	2b6c      	cmp	r3, #108	; 0x6c
  404f56:	d102      	bne.n	404f5e <_svfiprintf_r+0x22c>
  404f58:	3501      	adds	r5, #1
  404f5a:	9502      	str	r5, [sp, #8]
  404f5c:	e002      	b.n	404f64 <_svfiprintf_r+0x232>
  404f5e:	f047 0710 	orr.w	r7, r7, #16
  404f62:	e752      	b.n	404e0a <_svfiprintf_r+0xd8>
  404f64:	f047 0720 	orr.w	r7, r7, #32
  404f68:	e74f      	b.n	404e0a <_svfiprintf_r+0xd8>
  404f6a:	6833      	ldr	r3, [r6, #0]
  404f6c:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
  404f70:	2500      	movs	r5, #0
  404f72:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404f76:	3604      	adds	r6, #4
  404f78:	e152      	b.n	405220 <_svfiprintf_r+0x4ee>
  404f7a:	06ba      	lsls	r2, r7, #26
  404f7c:	d507      	bpl.n	404f8e <_svfiprintf_r+0x25c>
  404f7e:	3607      	adds	r6, #7
  404f80:	f026 0307 	bic.w	r3, r6, #7
  404f84:	f103 0608 	add.w	r6, r3, #8
  404f88:	e9d3 4500 	ldrd	r4, r5, [r3]
  404f8c:	e00d      	b.n	404faa <_svfiprintf_r+0x278>
  404f8e:	f017 0f10 	tst.w	r7, #16
  404f92:	f106 0304 	add.w	r3, r6, #4
  404f96:	d001      	beq.n	404f9c <_svfiprintf_r+0x26a>
  404f98:	6834      	ldr	r4, [r6, #0]
  404f9a:	e004      	b.n	404fa6 <_svfiprintf_r+0x274>
  404f9c:	6834      	ldr	r4, [r6, #0]
  404f9e:	f017 0f40 	tst.w	r7, #64	; 0x40
  404fa2:	bf18      	it	ne
  404fa4:	b224      	sxthne	r4, r4
  404fa6:	17e5      	asrs	r5, r4, #31
  404fa8:	461e      	mov	r6, r3
  404faa:	2c00      	cmp	r4, #0
  404fac:	f175 0000 	sbcs.w	r0, r5, #0
  404fb0:	f280 80b0 	bge.w	405114 <_svfiprintf_r+0x3e2>
  404fb4:	232d      	movs	r3, #45	; 0x2d
  404fb6:	4264      	negs	r4, r4
  404fb8:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  404fbc:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  404fc0:	e0a8      	b.n	405114 <_svfiprintf_r+0x3e2>
  404fc2:	f017 0f20 	tst.w	r7, #32
  404fc6:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404fca:	f106 0104 	add.w	r1, r6, #4
  404fce:	d007      	beq.n	404fe0 <_svfiprintf_r+0x2ae>
  404fd0:	9c05      	ldr	r4, [sp, #20]
  404fd2:	6830      	ldr	r0, [r6, #0]
  404fd4:	17e5      	asrs	r5, r4, #31
  404fd6:	4622      	mov	r2, r4
  404fd8:	462b      	mov	r3, r5
  404fda:	e9c0 2300 	strd	r2, r3, [r0]
  404fde:	e00a      	b.n	404ff6 <_svfiprintf_r+0x2c4>
  404fe0:	06fb      	lsls	r3, r7, #27
  404fe2:	d405      	bmi.n	404ff0 <_svfiprintf_r+0x2be>
  404fe4:	067f      	lsls	r7, r7, #25
  404fe6:	d503      	bpl.n	404ff0 <_svfiprintf_r+0x2be>
  404fe8:	6833      	ldr	r3, [r6, #0]
  404fea:	9c05      	ldr	r4, [sp, #20]
  404fec:	801c      	strh	r4, [r3, #0]
  404fee:	e002      	b.n	404ff6 <_svfiprintf_r+0x2c4>
  404ff0:	6833      	ldr	r3, [r6, #0]
  404ff2:	9d05      	ldr	r5, [sp, #20]
  404ff4:	601d      	str	r5, [r3, #0]
  404ff6:	460e      	mov	r6, r1
  404ff8:	e6c1      	b.n	404d7e <_svfiprintf_r+0x4c>
  404ffa:	f047 0710 	orr.w	r7, r7, #16
  404ffe:	f017 0320 	ands.w	r3, r7, #32
  405002:	d008      	beq.n	405016 <_svfiprintf_r+0x2e4>
  405004:	3607      	adds	r6, #7
  405006:	f026 0307 	bic.w	r3, r6, #7
  40500a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40500e:	f103 0608 	add.w	r6, r3, #8
  405012:	2300      	movs	r3, #0
  405014:	e075      	b.n	405102 <_svfiprintf_r+0x3d0>
  405016:	f017 0110 	ands.w	r1, r7, #16
  40501a:	f106 0204 	add.w	r2, r6, #4
  40501e:	d106      	bne.n	40502e <_svfiprintf_r+0x2fc>
  405020:	f017 0340 	ands.w	r3, r7, #64	; 0x40
  405024:	d003      	beq.n	40502e <_svfiprintf_r+0x2fc>
  405026:	8834      	ldrh	r4, [r6, #0]
  405028:	2500      	movs	r5, #0
  40502a:	4616      	mov	r6, r2
  40502c:	e7f1      	b.n	405012 <_svfiprintf_r+0x2e0>
  40502e:	6834      	ldr	r4, [r6, #0]
  405030:	2500      	movs	r5, #0
  405032:	4616      	mov	r6, r2
  405034:	e065      	b.n	405102 <_svfiprintf_r+0x3d0>
  405036:	f8d6 9000 	ldr.w	r9, [r6]
  40503a:	2300      	movs	r3, #0
  40503c:	459a      	cmp	sl, r3
  40503e:	f106 0604 	add.w	r6, r6, #4
  405042:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  405046:	4648      	mov	r0, r9
  405048:	db11      	blt.n	40506e <_svfiprintf_r+0x33c>
  40504a:	4619      	mov	r1, r3
  40504c:	4652      	mov	r2, sl
  40504e:	f8cd c004 	str.w	ip, [sp, #4]
  405052:	f7fe fff1 	bl	404038 <memchr>
  405056:	f8dd c004 	ldr.w	ip, [sp, #4]
  40505a:	2800      	cmp	r0, #0
  40505c:	f000 80e5 	beq.w	40522a <_svfiprintf_r+0x4f8>
  405060:	ebc9 0000 	rsb	r0, r9, r0
  405064:	4550      	cmp	r0, sl
  405066:	bfb8      	it	lt
  405068:	4682      	movlt	sl, r0
  40506a:	2500      	movs	r5, #0
  40506c:	e0de      	b.n	40522c <_svfiprintf_r+0x4fa>
  40506e:	f8cd c004 	str.w	ip, [sp, #4]
  405072:	f7fc fe81 	bl	401d78 <strlen>
  405076:	2500      	movs	r5, #0
  405078:	4682      	mov	sl, r0
  40507a:	f8dd c004 	ldr.w	ip, [sp, #4]
  40507e:	e0d5      	b.n	40522c <_svfiprintf_r+0x4fa>
  405080:	f047 0710 	orr.w	r7, r7, #16
  405084:	06bd      	lsls	r5, r7, #26
  405086:	d507      	bpl.n	405098 <_svfiprintf_r+0x366>
  405088:	3607      	adds	r6, #7
  40508a:	f026 0307 	bic.w	r3, r6, #7
  40508e:	f103 0608 	add.w	r6, r3, #8
  405092:	e9d3 4500 	ldrd	r4, r5, [r3]
  405096:	e00b      	b.n	4050b0 <_svfiprintf_r+0x37e>
  405098:	f017 0f10 	tst.w	r7, #16
  40509c:	f106 0304 	add.w	r3, r6, #4
  4050a0:	d103      	bne.n	4050aa <_svfiprintf_r+0x378>
  4050a2:	067c      	lsls	r4, r7, #25
  4050a4:	d501      	bpl.n	4050aa <_svfiprintf_r+0x378>
  4050a6:	8834      	ldrh	r4, [r6, #0]
  4050a8:	e000      	b.n	4050ac <_svfiprintf_r+0x37a>
  4050aa:	6834      	ldr	r4, [r6, #0]
  4050ac:	2500      	movs	r5, #0
  4050ae:	461e      	mov	r6, r3
  4050b0:	2301      	movs	r3, #1
  4050b2:	e026      	b.n	405102 <_svfiprintf_r+0x3d0>
  4050b4:	4c15      	ldr	r4, [pc, #84]	; (40510c <_svfiprintf_r+0x3da>)
  4050b6:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4050ba:	06b8      	lsls	r0, r7, #26
  4050bc:	940a      	str	r4, [sp, #40]	; 0x28
  4050be:	d507      	bpl.n	4050d0 <_svfiprintf_r+0x39e>
  4050c0:	3607      	adds	r6, #7
  4050c2:	f026 0207 	bic.w	r2, r6, #7
  4050c6:	f102 0608 	add.w	r6, r2, #8
  4050ca:	e9d2 4500 	ldrd	r4, r5, [r2]
  4050ce:	e00b      	b.n	4050e8 <_svfiprintf_r+0x3b6>
  4050d0:	f017 0f10 	tst.w	r7, #16
  4050d4:	f106 0204 	add.w	r2, r6, #4
  4050d8:	d103      	bne.n	4050e2 <_svfiprintf_r+0x3b0>
  4050da:	0679      	lsls	r1, r7, #25
  4050dc:	d501      	bpl.n	4050e2 <_svfiprintf_r+0x3b0>
  4050de:	8834      	ldrh	r4, [r6, #0]
  4050e0:	e000      	b.n	4050e4 <_svfiprintf_r+0x3b2>
  4050e2:	6834      	ldr	r4, [r6, #0]
  4050e4:	2500      	movs	r5, #0
  4050e6:	4616      	mov	r6, r2
  4050e8:	07fa      	lsls	r2, r7, #31
  4050ea:	d509      	bpl.n	405100 <_svfiprintf_r+0x3ce>
  4050ec:	ea54 0005 	orrs.w	r0, r4, r5
  4050f0:	d006      	beq.n	405100 <_svfiprintf_r+0x3ce>
  4050f2:	2230      	movs	r2, #48	; 0x30
  4050f4:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
  4050f8:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
  4050fc:	f047 0702 	orr.w	r7, r7, #2
  405100:	2302      	movs	r3, #2
  405102:	2200      	movs	r2, #0
  405104:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  405108:	e005      	b.n	405116 <_svfiprintf_r+0x3e4>
  40510a:	bf00      	nop
  40510c:	00405eab 	.word	0x00405eab
  405110:	00405e9a 	.word	0x00405e9a
  405114:	2301      	movs	r3, #1
  405116:	f1ba 0f00 	cmp.w	sl, #0
  40511a:	bfa8      	it	ge
  40511c:	f027 0780 	bicge.w	r7, r7, #128	; 0x80
  405120:	ea54 0105 	orrs.w	r1, r4, r5
  405124:	d102      	bne.n	40512c <_svfiprintf_r+0x3fa>
  405126:	f1ba 0f00 	cmp.w	sl, #0
  40512a:	d05e      	beq.n	4051ea <_svfiprintf_r+0x4b8>
  40512c:	2b01      	cmp	r3, #1
  40512e:	d01f      	beq.n	405170 <_svfiprintf_r+0x43e>
  405130:	2b02      	cmp	r3, #2
  405132:	f10d 036f 	add.w	r3, sp, #111	; 0x6f
  405136:	d045      	beq.n	4051c4 <_svfiprintf_r+0x492>
  405138:	08e0      	lsrs	r0, r4, #3
  40513a:	ea40 7145 	orr.w	r1, r0, r5, lsl #29
  40513e:	08e8      	lsrs	r0, r5, #3
  405140:	9106      	str	r1, [sp, #24]
  405142:	9007      	str	r0, [sp, #28]
  405144:	f004 0207 	and.w	r2, r4, #7
  405148:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
  40514c:	3230      	adds	r2, #48	; 0x30
  40514e:	ea54 0105 	orrs.w	r1, r4, r5
  405152:	4699      	mov	r9, r3
  405154:	701a      	strb	r2, [r3, #0]
  405156:	f103 33ff 	add.w	r3, r3, #4294967295
  40515a:	d1ed      	bne.n	405138 <_svfiprintf_r+0x406>
  40515c:	07f8      	lsls	r0, r7, #31
  40515e:	4649      	mov	r1, r9
  405160:	d54e      	bpl.n	405200 <_svfiprintf_r+0x4ce>
  405162:	2a30      	cmp	r2, #48	; 0x30
  405164:	d04c      	beq.n	405200 <_svfiprintf_r+0x4ce>
  405166:	4699      	mov	r9, r3
  405168:	2330      	movs	r3, #48	; 0x30
  40516a:	f801 3c01 	strb.w	r3, [r1, #-1]
  40516e:	e047      	b.n	405200 <_svfiprintf_r+0x4ce>
  405170:	2d00      	cmp	r5, #0
  405172:	bf08      	it	eq
  405174:	2c0a      	cmpeq	r4, #10
  405176:	d205      	bcs.n	405184 <_svfiprintf_r+0x452>
  405178:	3430      	adds	r4, #48	; 0x30
  40517a:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  40517e:	f10d 096f 	add.w	r9, sp, #111	; 0x6f
  405182:	e03d      	b.n	405200 <_svfiprintf_r+0x4ce>
  405184:	f10d 026f 	add.w	r2, sp, #111	; 0x6f
  405188:	9203      	str	r2, [sp, #12]
  40518a:	4620      	mov	r0, r4
  40518c:	4629      	mov	r1, r5
  40518e:	220a      	movs	r2, #10
  405190:	2300      	movs	r3, #0
  405192:	f8cd c004 	str.w	ip, [sp, #4]
  405196:	f000 faeb 	bl	405770 <__aeabi_uldivmod>
  40519a:	9b03      	ldr	r3, [sp, #12]
  40519c:	f8dd 900c 	ldr.w	r9, [sp, #12]
  4051a0:	3230      	adds	r2, #48	; 0x30
  4051a2:	f803 2901 	strb.w	r2, [r3], #-1
  4051a6:	4620      	mov	r0, r4
  4051a8:	9303      	str	r3, [sp, #12]
  4051aa:	4629      	mov	r1, r5
  4051ac:	220a      	movs	r2, #10
  4051ae:	2300      	movs	r3, #0
  4051b0:	f000 fade 	bl	405770 <__aeabi_uldivmod>
  4051b4:	4604      	mov	r4, r0
  4051b6:	460d      	mov	r5, r1
  4051b8:	ea54 0005 	orrs.w	r0, r4, r5
  4051bc:	f8dd c004 	ldr.w	ip, [sp, #4]
  4051c0:	d1e3      	bne.n	40518a <_svfiprintf_r+0x458>
  4051c2:	e01d      	b.n	405200 <_svfiprintf_r+0x4ce>
  4051c4:	f004 020f 	and.w	r2, r4, #15
  4051c8:	990a      	ldr	r1, [sp, #40]	; 0x28
  4051ca:	5c8a      	ldrb	r2, [r1, r2]
  4051cc:	4699      	mov	r9, r3
  4051ce:	f803 2901 	strb.w	r2, [r3], #-1
  4051d2:	0922      	lsrs	r2, r4, #4
  4051d4:	ea42 7005 	orr.w	r0, r2, r5, lsl #28
  4051d8:	0929      	lsrs	r1, r5, #4
  4051da:	9008      	str	r0, [sp, #32]
  4051dc:	9109      	str	r1, [sp, #36]	; 0x24
  4051de:	e9dd 4508 	ldrd	r4, r5, [sp, #32]
  4051e2:	ea54 0205 	orrs.w	r2, r4, r5
  4051e6:	d1ed      	bne.n	4051c4 <_svfiprintf_r+0x492>
  4051e8:	e00a      	b.n	405200 <_svfiprintf_r+0x4ce>
  4051ea:	b93b      	cbnz	r3, 4051fc <_svfiprintf_r+0x4ca>
  4051ec:	07f9      	lsls	r1, r7, #31
  4051ee:	d505      	bpl.n	4051fc <_svfiprintf_r+0x4ca>
  4051f0:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
  4051f4:	2330      	movs	r3, #48	; 0x30
  4051f6:	f809 3d41 	strb.w	r3, [r9, #-65]!
  4051fa:	e001      	b.n	405200 <_svfiprintf_r+0x4ce>
  4051fc:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  405200:	4655      	mov	r5, sl
  405202:	f10d 0a70 	add.w	sl, sp, #112	; 0x70
  405206:	ebc9 0a0a 	rsb	sl, r9, sl
  40520a:	e00f      	b.n	40522c <_svfiprintf_r+0x4fa>
  40520c:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  405210:	2b00      	cmp	r3, #0
  405212:	f000 8171 	beq.w	4054f8 <_svfiprintf_r+0x7c6>
  405216:	2500      	movs	r5, #0
  405218:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
  40521c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405220:	f04f 0a01 	mov.w	sl, #1
  405224:	f10d 0948 	add.w	r9, sp, #72	; 0x48
  405228:	e000      	b.n	40522c <_svfiprintf_r+0x4fa>
  40522a:	4605      	mov	r5, r0
  40522c:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
  405230:	45aa      	cmp	sl, r5
  405232:	bfac      	ite	ge
  405234:	4654      	movge	r4, sl
  405236:	462c      	movlt	r4, r5
  405238:	b103      	cbz	r3, 40523c <_svfiprintf_r+0x50a>
  40523a:	3401      	adds	r4, #1
  40523c:	f017 0302 	ands.w	r3, r7, #2
  405240:	9303      	str	r3, [sp, #12]
  405242:	bf18      	it	ne
  405244:	3402      	addne	r4, #2
  405246:	f017 0384 	ands.w	r3, r7, #132	; 0x84
  40524a:	930b      	str	r3, [sp, #44]	; 0x2c
  40524c:	d13b      	bne.n	4052c6 <_svfiprintf_r+0x594>
  40524e:	9804      	ldr	r0, [sp, #16]
  405250:	1b03      	subs	r3, r0, r4
  405252:	2b00      	cmp	r3, #0
  405254:	dd37      	ble.n	4052c6 <_svfiprintf_r+0x594>
  405256:	4aa6      	ldr	r2, [pc, #664]	; (4054f0 <_svfiprintf_r+0x7be>)
  405258:	f8cc 2000 	str.w	r2, [ip]
  40525c:	2b10      	cmp	r3, #16
  40525e:	dd1b      	ble.n	405298 <_svfiprintf_r+0x566>
  405260:	2210      	movs	r2, #16
  405262:	f8cc 2004 	str.w	r2, [ip, #4]
  405266:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405268:	3210      	adds	r2, #16
  40526a:	9211      	str	r2, [sp, #68]	; 0x44
  40526c:	9a10      	ldr	r2, [sp, #64]	; 0x40
  40526e:	3201      	adds	r2, #1
  405270:	2a07      	cmp	r2, #7
  405272:	9210      	str	r2, [sp, #64]	; 0x40
  405274:	dc02      	bgt.n	40527c <_svfiprintf_r+0x54a>
  405276:	f10c 0c08 	add.w	ip, ip, #8
  40527a:	e00b      	b.n	405294 <_svfiprintf_r+0x562>
  40527c:	4658      	mov	r0, fp
  40527e:	4641      	mov	r1, r8
  405280:	aa0f      	add	r2, sp, #60	; 0x3c
  405282:	9301      	str	r3, [sp, #4]
  405284:	f7ff fcdc 	bl	404c40 <__ssprint_r>
  405288:	9b01      	ldr	r3, [sp, #4]
  40528a:	2800      	cmp	r0, #0
  40528c:	f040 813b 	bne.w	405506 <_svfiprintf_r+0x7d4>
  405290:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  405294:	3b10      	subs	r3, #16
  405296:	e7de      	b.n	405256 <_svfiprintf_r+0x524>
  405298:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40529a:	f8cc 3004 	str.w	r3, [ip, #4]
  40529e:	4413      	add	r3, r2
  4052a0:	9311      	str	r3, [sp, #68]	; 0x44
  4052a2:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4052a4:	3301      	adds	r3, #1
  4052a6:	2b07      	cmp	r3, #7
  4052a8:	9310      	str	r3, [sp, #64]	; 0x40
  4052aa:	dc02      	bgt.n	4052b2 <_svfiprintf_r+0x580>
  4052ac:	f10c 0c08 	add.w	ip, ip, #8
  4052b0:	e009      	b.n	4052c6 <_svfiprintf_r+0x594>
  4052b2:	4658      	mov	r0, fp
  4052b4:	4641      	mov	r1, r8
  4052b6:	aa0f      	add	r2, sp, #60	; 0x3c
  4052b8:	f7ff fcc2 	bl	404c40 <__ssprint_r>
  4052bc:	2800      	cmp	r0, #0
  4052be:	f040 8122 	bne.w	405506 <_svfiprintf_r+0x7d4>
  4052c2:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4052c6:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
  4052ca:	b1db      	cbz	r3, 405304 <_svfiprintf_r+0x5d2>
  4052cc:	f10d 0337 	add.w	r3, sp, #55	; 0x37
  4052d0:	f8cc 3000 	str.w	r3, [ip]
  4052d4:	2301      	movs	r3, #1
  4052d6:	f8cc 3004 	str.w	r3, [ip, #4]
  4052da:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4052dc:	3301      	adds	r3, #1
  4052de:	9311      	str	r3, [sp, #68]	; 0x44
  4052e0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4052e2:	3301      	adds	r3, #1
  4052e4:	2b07      	cmp	r3, #7
  4052e6:	9310      	str	r3, [sp, #64]	; 0x40
  4052e8:	dc02      	bgt.n	4052f0 <_svfiprintf_r+0x5be>
  4052ea:	f10c 0c08 	add.w	ip, ip, #8
  4052ee:	e009      	b.n	405304 <_svfiprintf_r+0x5d2>
  4052f0:	4658      	mov	r0, fp
  4052f2:	4641      	mov	r1, r8
  4052f4:	aa0f      	add	r2, sp, #60	; 0x3c
  4052f6:	f7ff fca3 	bl	404c40 <__ssprint_r>
  4052fa:	2800      	cmp	r0, #0
  4052fc:	f040 8103 	bne.w	405506 <_svfiprintf_r+0x7d4>
  405300:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  405304:	9b03      	ldr	r3, [sp, #12]
  405306:	b1d3      	cbz	r3, 40533e <_svfiprintf_r+0x60c>
  405308:	ab0e      	add	r3, sp, #56	; 0x38
  40530a:	f8cc 3000 	str.w	r3, [ip]
  40530e:	2302      	movs	r3, #2
  405310:	f8cc 3004 	str.w	r3, [ip, #4]
  405314:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405316:	3302      	adds	r3, #2
  405318:	9311      	str	r3, [sp, #68]	; 0x44
  40531a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40531c:	3301      	adds	r3, #1
  40531e:	2b07      	cmp	r3, #7
  405320:	9310      	str	r3, [sp, #64]	; 0x40
  405322:	dc02      	bgt.n	40532a <_svfiprintf_r+0x5f8>
  405324:	f10c 0c08 	add.w	ip, ip, #8
  405328:	e009      	b.n	40533e <_svfiprintf_r+0x60c>
  40532a:	4658      	mov	r0, fp
  40532c:	4641      	mov	r1, r8
  40532e:	aa0f      	add	r2, sp, #60	; 0x3c
  405330:	f7ff fc86 	bl	404c40 <__ssprint_r>
  405334:	2800      	cmp	r0, #0
  405336:	f040 80e6 	bne.w	405506 <_svfiprintf_r+0x7d4>
  40533a:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  40533e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405340:	2b80      	cmp	r3, #128	; 0x80
  405342:	d13f      	bne.n	4053c4 <_svfiprintf_r+0x692>
  405344:	9b04      	ldr	r3, [sp, #16]
  405346:	1b1b      	subs	r3, r3, r4
  405348:	2b00      	cmp	r3, #0
  40534a:	9303      	str	r3, [sp, #12]
  40534c:	dd3a      	ble.n	4053c4 <_svfiprintf_r+0x692>
  40534e:	9b03      	ldr	r3, [sp, #12]
  405350:	2b10      	cmp	r3, #16
  405352:	4b68      	ldr	r3, [pc, #416]	; (4054f4 <_svfiprintf_r+0x7c2>)
  405354:	f8cc 3000 	str.w	r3, [ip]
  405358:	dd1b      	ble.n	405392 <_svfiprintf_r+0x660>
  40535a:	2310      	movs	r3, #16
  40535c:	f8cc 3004 	str.w	r3, [ip, #4]
  405360:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405362:	3310      	adds	r3, #16
  405364:	9311      	str	r3, [sp, #68]	; 0x44
  405366:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405368:	3301      	adds	r3, #1
  40536a:	2b07      	cmp	r3, #7
  40536c:	9310      	str	r3, [sp, #64]	; 0x40
  40536e:	dc02      	bgt.n	405376 <_svfiprintf_r+0x644>
  405370:	f10c 0c08 	add.w	ip, ip, #8
  405374:	e009      	b.n	40538a <_svfiprintf_r+0x658>
  405376:	4658      	mov	r0, fp
  405378:	4641      	mov	r1, r8
  40537a:	aa0f      	add	r2, sp, #60	; 0x3c
  40537c:	f7ff fc60 	bl	404c40 <__ssprint_r>
  405380:	2800      	cmp	r0, #0
  405382:	f040 80c0 	bne.w	405506 <_svfiprintf_r+0x7d4>
  405386:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  40538a:	9b03      	ldr	r3, [sp, #12]
  40538c:	3b10      	subs	r3, #16
  40538e:	9303      	str	r3, [sp, #12]
  405390:	e7dd      	b.n	40534e <_svfiprintf_r+0x61c>
  405392:	9b03      	ldr	r3, [sp, #12]
  405394:	f8cc 3004 	str.w	r3, [ip, #4]
  405398:	9803      	ldr	r0, [sp, #12]
  40539a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40539c:	4403      	add	r3, r0
  40539e:	9311      	str	r3, [sp, #68]	; 0x44
  4053a0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4053a2:	3301      	adds	r3, #1
  4053a4:	2b07      	cmp	r3, #7
  4053a6:	9310      	str	r3, [sp, #64]	; 0x40
  4053a8:	dc02      	bgt.n	4053b0 <_svfiprintf_r+0x67e>
  4053aa:	f10c 0c08 	add.w	ip, ip, #8
  4053ae:	e009      	b.n	4053c4 <_svfiprintf_r+0x692>
  4053b0:	4658      	mov	r0, fp
  4053b2:	4641      	mov	r1, r8
  4053b4:	aa0f      	add	r2, sp, #60	; 0x3c
  4053b6:	f7ff fc43 	bl	404c40 <__ssprint_r>
  4053ba:	2800      	cmp	r0, #0
  4053bc:	f040 80a3 	bne.w	405506 <_svfiprintf_r+0x7d4>
  4053c0:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4053c4:	ebca 0505 	rsb	r5, sl, r5
  4053c8:	2d00      	cmp	r5, #0
  4053ca:	dd34      	ble.n	405436 <_svfiprintf_r+0x704>
  4053cc:	4b49      	ldr	r3, [pc, #292]	; (4054f4 <_svfiprintf_r+0x7c2>)
  4053ce:	f8cc 3000 	str.w	r3, [ip]
  4053d2:	2d10      	cmp	r5, #16
  4053d4:	dd19      	ble.n	40540a <_svfiprintf_r+0x6d8>
  4053d6:	2310      	movs	r3, #16
  4053d8:	f8cc 3004 	str.w	r3, [ip, #4]
  4053dc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4053de:	3310      	adds	r3, #16
  4053e0:	9311      	str	r3, [sp, #68]	; 0x44
  4053e2:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4053e4:	3301      	adds	r3, #1
  4053e6:	2b07      	cmp	r3, #7
  4053e8:	9310      	str	r3, [sp, #64]	; 0x40
  4053ea:	dc02      	bgt.n	4053f2 <_svfiprintf_r+0x6c0>
  4053ec:	f10c 0c08 	add.w	ip, ip, #8
  4053f0:	e009      	b.n	405406 <_svfiprintf_r+0x6d4>
  4053f2:	4658      	mov	r0, fp
  4053f4:	4641      	mov	r1, r8
  4053f6:	aa0f      	add	r2, sp, #60	; 0x3c
  4053f8:	f7ff fc22 	bl	404c40 <__ssprint_r>
  4053fc:	2800      	cmp	r0, #0
  4053fe:	f040 8082 	bne.w	405506 <_svfiprintf_r+0x7d4>
  405402:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  405406:	3d10      	subs	r5, #16
  405408:	e7e0      	b.n	4053cc <_svfiprintf_r+0x69a>
  40540a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40540c:	f8cc 5004 	str.w	r5, [ip, #4]
  405410:	441d      	add	r5, r3
  405412:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405414:	9511      	str	r5, [sp, #68]	; 0x44
  405416:	3301      	adds	r3, #1
  405418:	2b07      	cmp	r3, #7
  40541a:	9310      	str	r3, [sp, #64]	; 0x40
  40541c:	dc02      	bgt.n	405424 <_svfiprintf_r+0x6f2>
  40541e:	f10c 0c08 	add.w	ip, ip, #8
  405422:	e008      	b.n	405436 <_svfiprintf_r+0x704>
  405424:	4658      	mov	r0, fp
  405426:	4641      	mov	r1, r8
  405428:	aa0f      	add	r2, sp, #60	; 0x3c
  40542a:	f7ff fc09 	bl	404c40 <__ssprint_r>
  40542e:	2800      	cmp	r0, #0
  405430:	d169      	bne.n	405506 <_svfiprintf_r+0x7d4>
  405432:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  405436:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405438:	4453      	add	r3, sl
  40543a:	9311      	str	r3, [sp, #68]	; 0x44
  40543c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40543e:	3301      	adds	r3, #1
  405440:	2b07      	cmp	r3, #7
  405442:	e88c 0600 	stmia.w	ip, {r9, sl}
  405446:	9310      	str	r3, [sp, #64]	; 0x40
  405448:	dc02      	bgt.n	405450 <_svfiprintf_r+0x71e>
  40544a:	f10c 0308 	add.w	r3, ip, #8
  40544e:	e007      	b.n	405460 <_svfiprintf_r+0x72e>
  405450:	4658      	mov	r0, fp
  405452:	4641      	mov	r1, r8
  405454:	aa0f      	add	r2, sp, #60	; 0x3c
  405456:	f7ff fbf3 	bl	404c40 <__ssprint_r>
  40545a:	2800      	cmp	r0, #0
  40545c:	d153      	bne.n	405506 <_svfiprintf_r+0x7d4>
  40545e:	ab1c      	add	r3, sp, #112	; 0x70
  405460:	077a      	lsls	r2, r7, #29
  405462:	d40a      	bmi.n	40547a <_svfiprintf_r+0x748>
  405464:	9d05      	ldr	r5, [sp, #20]
  405466:	9804      	ldr	r0, [sp, #16]
  405468:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40546a:	4284      	cmp	r4, r0
  40546c:	bfac      	ite	ge
  40546e:	192d      	addge	r5, r5, r4
  405470:	182d      	addlt	r5, r5, r0
  405472:	9505      	str	r5, [sp, #20]
  405474:	2b00      	cmp	r3, #0
  405476:	d035      	beq.n	4054e4 <_svfiprintf_r+0x7b2>
  405478:	e02e      	b.n	4054d8 <_svfiprintf_r+0x7a6>
  40547a:	9904      	ldr	r1, [sp, #16]
  40547c:	1b0d      	subs	r5, r1, r4
  40547e:	2d00      	cmp	r5, #0
  405480:	ddf0      	ble.n	405464 <_svfiprintf_r+0x732>
  405482:	4a1b      	ldr	r2, [pc, #108]	; (4054f0 <_svfiprintf_r+0x7be>)
  405484:	601a      	str	r2, [r3, #0]
  405486:	2d10      	cmp	r5, #16
  405488:	dd15      	ble.n	4054b6 <_svfiprintf_r+0x784>
  40548a:	2210      	movs	r2, #16
  40548c:	605a      	str	r2, [r3, #4]
  40548e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405490:	3210      	adds	r2, #16
  405492:	9211      	str	r2, [sp, #68]	; 0x44
  405494:	9a10      	ldr	r2, [sp, #64]	; 0x40
  405496:	3201      	adds	r2, #1
  405498:	2a07      	cmp	r2, #7
  40549a:	9210      	str	r2, [sp, #64]	; 0x40
  40549c:	dc01      	bgt.n	4054a2 <_svfiprintf_r+0x770>
  40549e:	3308      	adds	r3, #8
  4054a0:	e007      	b.n	4054b2 <_svfiprintf_r+0x780>
  4054a2:	4658      	mov	r0, fp
  4054a4:	4641      	mov	r1, r8
  4054a6:	aa0f      	add	r2, sp, #60	; 0x3c
  4054a8:	f7ff fbca 	bl	404c40 <__ssprint_r>
  4054ac:	2800      	cmp	r0, #0
  4054ae:	d12a      	bne.n	405506 <_svfiprintf_r+0x7d4>
  4054b0:	ab1c      	add	r3, sp, #112	; 0x70
  4054b2:	3d10      	subs	r5, #16
  4054b4:	e7e5      	b.n	405482 <_svfiprintf_r+0x750>
  4054b6:	605d      	str	r5, [r3, #4]
  4054b8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4054ba:	441d      	add	r5, r3
  4054bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4054be:	9511      	str	r5, [sp, #68]	; 0x44
  4054c0:	3301      	adds	r3, #1
  4054c2:	2b07      	cmp	r3, #7
  4054c4:	9310      	str	r3, [sp, #64]	; 0x40
  4054c6:	ddcd      	ble.n	405464 <_svfiprintf_r+0x732>
  4054c8:	4658      	mov	r0, fp
  4054ca:	4641      	mov	r1, r8
  4054cc:	aa0f      	add	r2, sp, #60	; 0x3c
  4054ce:	f7ff fbb7 	bl	404c40 <__ssprint_r>
  4054d2:	2800      	cmp	r0, #0
  4054d4:	d0c6      	beq.n	405464 <_svfiprintf_r+0x732>
  4054d6:	e016      	b.n	405506 <_svfiprintf_r+0x7d4>
  4054d8:	4658      	mov	r0, fp
  4054da:	4641      	mov	r1, r8
  4054dc:	aa0f      	add	r2, sp, #60	; 0x3c
  4054de:	f7ff fbaf 	bl	404c40 <__ssprint_r>
  4054e2:	b980      	cbnz	r0, 405506 <_svfiprintf_r+0x7d4>
  4054e4:	2300      	movs	r3, #0
  4054e6:	9310      	str	r3, [sp, #64]	; 0x40
  4054e8:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4054ec:	e447      	b.n	404d7e <_svfiprintf_r+0x4c>
  4054ee:	bf00      	nop
  4054f0:	00406000 	.word	0x00406000
  4054f4:	00406010 	.word	0x00406010
  4054f8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4054fa:	b123      	cbz	r3, 405506 <_svfiprintf_r+0x7d4>
  4054fc:	4658      	mov	r0, fp
  4054fe:	4641      	mov	r1, r8
  405500:	aa0f      	add	r2, sp, #60	; 0x3c
  405502:	f7ff fb9d 	bl	404c40 <__ssprint_r>
  405506:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  40550a:	9805      	ldr	r0, [sp, #20]
  40550c:	f013 0f40 	tst.w	r3, #64	; 0x40
  405510:	bf18      	it	ne
  405512:	f04f 30ff 	movne.w	r0, #4294967295
  405516:	b02d      	add	sp, #180	; 0xb4
  405518:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040551c <__register_exitproc>:
  40551c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405520:	4698      	mov	r8, r3
  405522:	4b22      	ldr	r3, [pc, #136]	; (4055ac <__register_exitproc+0x90>)
  405524:	681c      	ldr	r4, [r3, #0]
  405526:	4606      	mov	r6, r0
  405528:	f8d4 0148 	ldr.w	r0, [r4, #328]	; 0x148
  40552c:	460f      	mov	r7, r1
  40552e:	4691      	mov	r9, r2
  405530:	b918      	cbnz	r0, 40553a <__register_exitproc+0x1e>
  405532:	f504 70a6 	add.w	r0, r4, #332	; 0x14c
  405536:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  40553a:	6843      	ldr	r3, [r0, #4]
  40553c:	2b1f      	cmp	r3, #31
  40553e:	dd16      	ble.n	40556e <__register_exitproc+0x52>
  405540:	4b1b      	ldr	r3, [pc, #108]	; (4055b0 <__register_exitproc+0x94>)
  405542:	b91b      	cbnz	r3, 40554c <__register_exitproc+0x30>
  405544:	f04f 30ff 	mov.w	r0, #4294967295
  405548:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40554c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  405550:	f3af 8000 	nop.w
  405554:	2800      	cmp	r0, #0
  405556:	d0f5      	beq.n	405544 <__register_exitproc+0x28>
  405558:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
  40555c:	6001      	str	r1, [r0, #0]
  40555e:	2500      	movs	r5, #0
  405560:	6045      	str	r5, [r0, #4]
  405562:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  405566:	f8c0 5188 	str.w	r5, [r0, #392]	; 0x188
  40556a:	f8c0 518c 	str.w	r5, [r0, #396]	; 0x18c
  40556e:	6844      	ldr	r4, [r0, #4]
  405570:	b19e      	cbz	r6, 40559a <__register_exitproc+0x7e>
  405572:	eb00 0584 	add.w	r5, r0, r4, lsl #2
  405576:	2201      	movs	r2, #1
  405578:	f8c5 9088 	str.w	r9, [r5, #136]	; 0x88
  40557c:	f8d0 1188 	ldr.w	r1, [r0, #392]	; 0x188
  405580:	40a2      	lsls	r2, r4
  405582:	4311      	orrs	r1, r2
  405584:	2e02      	cmp	r6, #2
  405586:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  40558a:	f8c5 8108 	str.w	r8, [r5, #264]	; 0x108
  40558e:	d104      	bne.n	40559a <__register_exitproc+0x7e>
  405590:	f8d0 318c 	ldr.w	r3, [r0, #396]	; 0x18c
  405594:	431a      	orrs	r2, r3
  405596:	f8c0 218c 	str.w	r2, [r0, #396]	; 0x18c
  40559a:	1c63      	adds	r3, r4, #1
  40559c:	3402      	adds	r4, #2
  40559e:	6043      	str	r3, [r0, #4]
  4055a0:	f840 7024 	str.w	r7, [r0, r4, lsl #2]
  4055a4:	2000      	movs	r0, #0
  4055a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4055aa:	bf00      	nop
  4055ac:	00405e64 	.word	0x00405e64
  4055b0:	00000000 	.word	0x00000000

004055b4 <_calloc_r>:
  4055b4:	b510      	push	{r4, lr}
  4055b6:	4351      	muls	r1, r2
  4055b8:	f7fe fb34 	bl	403c24 <_malloc_r>
  4055bc:	4604      	mov	r4, r0
  4055be:	b320      	cbz	r0, 40560a <_calloc_r+0x56>
  4055c0:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4055c4:	f022 0203 	bic.w	r2, r2, #3
  4055c8:	3a04      	subs	r2, #4
  4055ca:	2a24      	cmp	r2, #36	; 0x24
  4055cc:	d81a      	bhi.n	405604 <_calloc_r+0x50>
  4055ce:	2a13      	cmp	r2, #19
  4055d0:	d912      	bls.n	4055f8 <_calloc_r+0x44>
  4055d2:	2100      	movs	r1, #0
  4055d4:	2a1b      	cmp	r2, #27
  4055d6:	6001      	str	r1, [r0, #0]
  4055d8:	6041      	str	r1, [r0, #4]
  4055da:	d802      	bhi.n	4055e2 <_calloc_r+0x2e>
  4055dc:	f100 0308 	add.w	r3, r0, #8
  4055e0:	e00b      	b.n	4055fa <_calloc_r+0x46>
  4055e2:	2a24      	cmp	r2, #36	; 0x24
  4055e4:	6081      	str	r1, [r0, #8]
  4055e6:	60c1      	str	r1, [r0, #12]
  4055e8:	bf11      	iteee	ne
  4055ea:	f100 0310 	addne.w	r3, r0, #16
  4055ee:	6101      	streq	r1, [r0, #16]
  4055f0:	f100 0318 	addeq.w	r3, r0, #24
  4055f4:	6141      	streq	r1, [r0, #20]
  4055f6:	e000      	b.n	4055fa <_calloc_r+0x46>
  4055f8:	4603      	mov	r3, r0
  4055fa:	2200      	movs	r2, #0
  4055fc:	601a      	str	r2, [r3, #0]
  4055fe:	605a      	str	r2, [r3, #4]
  405600:	609a      	str	r2, [r3, #8]
  405602:	e002      	b.n	40560a <_calloc_r+0x56>
  405604:	2100      	movs	r1, #0
  405606:	f7fc fb45 	bl	401c94 <memset>
  40560a:	4620      	mov	r0, r4
  40560c:	bd10      	pop	{r4, pc}
	...

00405610 <__gedf2>:
  405610:	f04f 3cff 	mov.w	ip, #4294967295
  405614:	e006      	b.n	405624 <__cmpdf2+0x4>
  405616:	bf00      	nop

00405618 <__ledf2>:
  405618:	f04f 0c01 	mov.w	ip, #1
  40561c:	e002      	b.n	405624 <__cmpdf2+0x4>
  40561e:	bf00      	nop

00405620 <__cmpdf2>:
  405620:	f04f 0c01 	mov.w	ip, #1
  405624:	f84d cd04 	str.w	ip, [sp, #-4]!
  405628:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40562c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405630:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405634:	bf18      	it	ne
  405636:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40563a:	d01b      	beq.n	405674 <__cmpdf2+0x54>
  40563c:	b001      	add	sp, #4
  40563e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  405642:	bf0c      	ite	eq
  405644:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  405648:	ea91 0f03 	teqne	r1, r3
  40564c:	bf02      	ittt	eq
  40564e:	ea90 0f02 	teqeq	r0, r2
  405652:	2000      	moveq	r0, #0
  405654:	4770      	bxeq	lr
  405656:	f110 0f00 	cmn.w	r0, #0
  40565a:	ea91 0f03 	teq	r1, r3
  40565e:	bf58      	it	pl
  405660:	4299      	cmppl	r1, r3
  405662:	bf08      	it	eq
  405664:	4290      	cmpeq	r0, r2
  405666:	bf2c      	ite	cs
  405668:	17d8      	asrcs	r0, r3, #31
  40566a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40566e:	f040 0001 	orr.w	r0, r0, #1
  405672:	4770      	bx	lr
  405674:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405678:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40567c:	d102      	bne.n	405684 <__cmpdf2+0x64>
  40567e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  405682:	d107      	bne.n	405694 <__cmpdf2+0x74>
  405684:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405688:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40568c:	d1d6      	bne.n	40563c <__cmpdf2+0x1c>
  40568e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  405692:	d0d3      	beq.n	40563c <__cmpdf2+0x1c>
  405694:	f85d 0b04 	ldr.w	r0, [sp], #4
  405698:	4770      	bx	lr
  40569a:	bf00      	nop

0040569c <__aeabi_cdrcmple>:
  40569c:	4684      	mov	ip, r0
  40569e:	4610      	mov	r0, r2
  4056a0:	4662      	mov	r2, ip
  4056a2:	468c      	mov	ip, r1
  4056a4:	4619      	mov	r1, r3
  4056a6:	4663      	mov	r3, ip
  4056a8:	e000      	b.n	4056ac <__aeabi_cdcmpeq>
  4056aa:	bf00      	nop

004056ac <__aeabi_cdcmpeq>:
  4056ac:	b501      	push	{r0, lr}
  4056ae:	f7ff ffb7 	bl	405620 <__cmpdf2>
  4056b2:	2800      	cmp	r0, #0
  4056b4:	bf48      	it	mi
  4056b6:	f110 0f00 	cmnmi.w	r0, #0
  4056ba:	bd01      	pop	{r0, pc}

004056bc <__aeabi_dcmpeq>:
  4056bc:	f84d ed08 	str.w	lr, [sp, #-8]!
  4056c0:	f7ff fff4 	bl	4056ac <__aeabi_cdcmpeq>
  4056c4:	bf0c      	ite	eq
  4056c6:	2001      	moveq	r0, #1
  4056c8:	2000      	movne	r0, #0
  4056ca:	f85d fb08 	ldr.w	pc, [sp], #8
  4056ce:	bf00      	nop

004056d0 <__aeabi_dcmplt>:
  4056d0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4056d4:	f7ff ffea 	bl	4056ac <__aeabi_cdcmpeq>
  4056d8:	bf34      	ite	cc
  4056da:	2001      	movcc	r0, #1
  4056dc:	2000      	movcs	r0, #0
  4056de:	f85d fb08 	ldr.w	pc, [sp], #8
  4056e2:	bf00      	nop

004056e4 <__aeabi_dcmple>:
  4056e4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4056e8:	f7ff ffe0 	bl	4056ac <__aeabi_cdcmpeq>
  4056ec:	bf94      	ite	ls
  4056ee:	2001      	movls	r0, #1
  4056f0:	2000      	movhi	r0, #0
  4056f2:	f85d fb08 	ldr.w	pc, [sp], #8
  4056f6:	bf00      	nop

004056f8 <__aeabi_dcmpge>:
  4056f8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4056fc:	f7ff ffce 	bl	40569c <__aeabi_cdrcmple>
  405700:	bf94      	ite	ls
  405702:	2001      	movls	r0, #1
  405704:	2000      	movhi	r0, #0
  405706:	f85d fb08 	ldr.w	pc, [sp], #8
  40570a:	bf00      	nop

0040570c <__aeabi_dcmpgt>:
  40570c:	f84d ed08 	str.w	lr, [sp, #-8]!
  405710:	f7ff ffc4 	bl	40569c <__aeabi_cdrcmple>
  405714:	bf34      	ite	cc
  405716:	2001      	movcc	r0, #1
  405718:	2000      	movcs	r0, #0
  40571a:	f85d fb08 	ldr.w	pc, [sp], #8
  40571e:	bf00      	nop

00405720 <__aeabi_d2iz>:
  405720:	ea4f 0241 	mov.w	r2, r1, lsl #1
  405724:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  405728:	d215      	bcs.n	405756 <__aeabi_d2iz+0x36>
  40572a:	d511      	bpl.n	405750 <__aeabi_d2iz+0x30>
  40572c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  405730:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  405734:	d912      	bls.n	40575c <__aeabi_d2iz+0x3c>
  405736:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40573a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40573e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  405742:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405746:	fa23 f002 	lsr.w	r0, r3, r2
  40574a:	bf18      	it	ne
  40574c:	4240      	negne	r0, r0
  40574e:	4770      	bx	lr
  405750:	f04f 0000 	mov.w	r0, #0
  405754:	4770      	bx	lr
  405756:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40575a:	d105      	bne.n	405768 <__aeabi_d2iz+0x48>
  40575c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  405760:	bf08      	it	eq
  405762:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  405766:	4770      	bx	lr
  405768:	f04f 0000 	mov.w	r0, #0
  40576c:	4770      	bx	lr
  40576e:	bf00      	nop

00405770 <__aeabi_uldivmod>:
  405770:	b94b      	cbnz	r3, 405786 <__aeabi_uldivmod+0x16>
  405772:	b942      	cbnz	r2, 405786 <__aeabi_uldivmod+0x16>
  405774:	2900      	cmp	r1, #0
  405776:	bf08      	it	eq
  405778:	2800      	cmpeq	r0, #0
  40577a:	d002      	beq.n	405782 <__aeabi_uldivmod+0x12>
  40577c:	f04f 31ff 	mov.w	r1, #4294967295
  405780:	4608      	mov	r0, r1
  405782:	f000 b83b 	b.w	4057fc <__aeabi_idiv0>
  405786:	b082      	sub	sp, #8
  405788:	46ec      	mov	ip, sp
  40578a:	e92d 5000 	stmdb	sp!, {ip, lr}
  40578e:	f000 f81d 	bl	4057cc <__gnu_uldivmod_helper>
  405792:	f8dd e004 	ldr.w	lr, [sp, #4]
  405796:	b002      	add	sp, #8
  405798:	bc0c      	pop	{r2, r3}
  40579a:	4770      	bx	lr

0040579c <__gnu_ldivmod_helper>:
  40579c:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
  4057a0:	9e06      	ldr	r6, [sp, #24]
  4057a2:	4614      	mov	r4, r2
  4057a4:	461d      	mov	r5, r3
  4057a6:	4680      	mov	r8, r0
  4057a8:	4689      	mov	r9, r1
  4057aa:	f000 f829 	bl	405800 <__divdi3>
  4057ae:	fb04 f301 	mul.w	r3, r4, r1
  4057b2:	fb00 3305 	mla	r3, r0, r5, r3
  4057b6:	fba4 4500 	umull	r4, r5, r4, r0
  4057ba:	441d      	add	r5, r3
  4057bc:	ebb8 0404 	subs.w	r4, r8, r4
  4057c0:	eb69 0505 	sbc.w	r5, r9, r5
  4057c4:	e9c6 4500 	strd	r4, r5, [r6]
  4057c8:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}

004057cc <__gnu_uldivmod_helper>:
  4057cc:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
  4057d0:	9e06      	ldr	r6, [sp, #24]
  4057d2:	4614      	mov	r4, r2
  4057d4:	4680      	mov	r8, r0
  4057d6:	4689      	mov	r9, r1
  4057d8:	461d      	mov	r5, r3
  4057da:	f000 f95d 	bl	405a98 <__udivdi3>
  4057de:	fb00 f505 	mul.w	r5, r0, r5
  4057e2:	fb04 5301 	mla	r3, r4, r1, r5
  4057e6:	fba0 4504 	umull	r4, r5, r0, r4
  4057ea:	441d      	add	r5, r3
  4057ec:	ebb8 0404 	subs.w	r4, r8, r4
  4057f0:	eb69 0505 	sbc.w	r5, r9, r5
  4057f4:	e9c6 4500 	strd	r4, r5, [r6]
  4057f8:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}

004057fc <__aeabi_idiv0>:
  4057fc:	4770      	bx	lr
  4057fe:	bf00      	nop

00405800 <__divdi3>:
  405800:	2900      	cmp	r1, #0
  405802:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  405806:	f2c0 809f 	blt.w	405948 <__divdi3+0x148>
  40580a:	2400      	movs	r4, #0
  40580c:	2b00      	cmp	r3, #0
  40580e:	f2c0 8096 	blt.w	40593e <__divdi3+0x13e>
  405812:	4615      	mov	r5, r2
  405814:	4606      	mov	r6, r0
  405816:	460f      	mov	r7, r1
  405818:	2b00      	cmp	r3, #0
  40581a:	d13e      	bne.n	40589a <__divdi3+0x9a>
  40581c:	428a      	cmp	r2, r1
  40581e:	d957      	bls.n	4058d0 <__divdi3+0xd0>
  405820:	fab2 f382 	clz	r3, r2
  405824:	b14b      	cbz	r3, 40583a <__divdi3+0x3a>
  405826:	f1c3 0220 	rsb	r2, r3, #32
  40582a:	fa01 f703 	lsl.w	r7, r1, r3
  40582e:	fa20 f202 	lsr.w	r2, r0, r2
  405832:	409d      	lsls	r5, r3
  405834:	4317      	orrs	r7, r2
  405836:	fa00 f603 	lsl.w	r6, r0, r3
  40583a:	0c29      	lsrs	r1, r5, #16
  40583c:	fbb7 f2f1 	udiv	r2, r7, r1
  405840:	0c33      	lsrs	r3, r6, #16
  405842:	fb01 7c12 	mls	ip, r1, r2, r7
  405846:	b2a8      	uxth	r0, r5
  405848:	ea43 470c 	orr.w	r7, r3, ip, lsl #16
  40584c:	fb00 f302 	mul.w	r3, r0, r2
  405850:	42bb      	cmp	r3, r7
  405852:	d909      	bls.n	405868 <__divdi3+0x68>
  405854:	197f      	adds	r7, r7, r5
  405856:	f102 3cff 	add.w	ip, r2, #4294967295
  40585a:	f080 8101 	bcs.w	405a60 <__divdi3+0x260>
  40585e:	42bb      	cmp	r3, r7
  405860:	f240 80fe 	bls.w	405a60 <__divdi3+0x260>
  405864:	3a02      	subs	r2, #2
  405866:	442f      	add	r7, r5
  405868:	1aff      	subs	r7, r7, r3
  40586a:	fbb7 f3f1 	udiv	r3, r7, r1
  40586e:	b2b6      	uxth	r6, r6
  405870:	fb01 7113 	mls	r1, r1, r3, r7
  405874:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
  405878:	fb00 f003 	mul.w	r0, r0, r3
  40587c:	4288      	cmp	r0, r1
  40587e:	d908      	bls.n	405892 <__divdi3+0x92>
  405880:	1949      	adds	r1, r1, r5
  405882:	f103 37ff 	add.w	r7, r3, #4294967295
  405886:	f080 80ed 	bcs.w	405a64 <__divdi3+0x264>
  40588a:	4288      	cmp	r0, r1
  40588c:	f240 80ea 	bls.w	405a64 <__divdi3+0x264>
  405890:	3b02      	subs	r3, #2
  405892:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  405896:	2300      	movs	r3, #0
  405898:	e003      	b.n	4058a2 <__divdi3+0xa2>
  40589a:	428b      	cmp	r3, r1
  40589c:	d90a      	bls.n	4058b4 <__divdi3+0xb4>
  40589e:	2300      	movs	r3, #0
  4058a0:	461a      	mov	r2, r3
  4058a2:	4610      	mov	r0, r2
  4058a4:	4619      	mov	r1, r3
  4058a6:	b114      	cbz	r4, 4058ae <__divdi3+0xae>
  4058a8:	4240      	negs	r0, r0
  4058aa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4058ae:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4058b2:	4770      	bx	lr
  4058b4:	fab3 f883 	clz	r8, r3
  4058b8:	f1b8 0f00 	cmp.w	r8, #0
  4058bc:	f040 8084 	bne.w	4059c8 <__divdi3+0x1c8>
  4058c0:	428b      	cmp	r3, r1
  4058c2:	d302      	bcc.n	4058ca <__divdi3+0xca>
  4058c4:	4282      	cmp	r2, r0
  4058c6:	f200 80de 	bhi.w	405a86 <__divdi3+0x286>
  4058ca:	2300      	movs	r3, #0
  4058cc:	2201      	movs	r2, #1
  4058ce:	e7e8      	b.n	4058a2 <__divdi3+0xa2>
  4058d0:	b912      	cbnz	r2, 4058d8 <__divdi3+0xd8>
  4058d2:	2301      	movs	r3, #1
  4058d4:	fbb3 f5f2 	udiv	r5, r3, r2
  4058d8:	fab5 f285 	clz	r2, r5
  4058dc:	2a00      	cmp	r2, #0
  4058de:	d139      	bne.n	405954 <__divdi3+0x154>
  4058e0:	1b7f      	subs	r7, r7, r5
  4058e2:	0c28      	lsrs	r0, r5, #16
  4058e4:	fa1f fc85 	uxth.w	ip, r5
  4058e8:	2301      	movs	r3, #1
  4058ea:	fbb7 f1f0 	udiv	r1, r7, r0
  4058ee:	0c32      	lsrs	r2, r6, #16
  4058f0:	fb00 7711 	mls	r7, r0, r1, r7
  4058f4:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  4058f8:	fb0c f201 	mul.w	r2, ip, r1
  4058fc:	42ba      	cmp	r2, r7
  4058fe:	d907      	bls.n	405910 <__divdi3+0x110>
  405900:	197f      	adds	r7, r7, r5
  405902:	f101 38ff 	add.w	r8, r1, #4294967295
  405906:	d202      	bcs.n	40590e <__divdi3+0x10e>
  405908:	42ba      	cmp	r2, r7
  40590a:	f200 80c1 	bhi.w	405a90 <__divdi3+0x290>
  40590e:	4641      	mov	r1, r8
  405910:	1abf      	subs	r7, r7, r2
  405912:	fbb7 f2f0 	udiv	r2, r7, r0
  405916:	b2b6      	uxth	r6, r6
  405918:	fb00 7012 	mls	r0, r0, r2, r7
  40591c:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
  405920:	fb0c fc02 	mul.w	ip, ip, r2
  405924:	4584      	cmp	ip, r0
  405926:	d907      	bls.n	405938 <__divdi3+0x138>
  405928:	1940      	adds	r0, r0, r5
  40592a:	f102 37ff 	add.w	r7, r2, #4294967295
  40592e:	d202      	bcs.n	405936 <__divdi3+0x136>
  405930:	4584      	cmp	ip, r0
  405932:	f200 80ab 	bhi.w	405a8c <__divdi3+0x28c>
  405936:	463a      	mov	r2, r7
  405938:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  40593c:	e7b1      	b.n	4058a2 <__divdi3+0xa2>
  40593e:	43e4      	mvns	r4, r4
  405940:	4252      	negs	r2, r2
  405942:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  405946:	e764      	b.n	405812 <__divdi3+0x12>
  405948:	4240      	negs	r0, r0
  40594a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40594e:	f04f 34ff 	mov.w	r4, #4294967295
  405952:	e75b      	b.n	40580c <__divdi3+0xc>
  405954:	4095      	lsls	r5, r2
  405956:	f1c2 0320 	rsb	r3, r2, #32
  40595a:	fa27 f103 	lsr.w	r1, r7, r3
  40595e:	0c28      	lsrs	r0, r5, #16
  405960:	fa26 f303 	lsr.w	r3, r6, r3
  405964:	4097      	lsls	r7, r2
  405966:	fbb1 f8f0 	udiv	r8, r1, r0
  40596a:	431f      	orrs	r7, r3
  40596c:	0c3b      	lsrs	r3, r7, #16
  40596e:	fb00 1118 	mls	r1, r0, r8, r1
  405972:	fa1f fc85 	uxth.w	ip, r5
  405976:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  40597a:	fb0c f308 	mul.w	r3, ip, r8
  40597e:	428b      	cmp	r3, r1
  405980:	fa06 f602 	lsl.w	r6, r6, r2
  405984:	d908      	bls.n	405998 <__divdi3+0x198>
  405986:	1949      	adds	r1, r1, r5
  405988:	f108 32ff 	add.w	r2, r8, #4294967295
  40598c:	d279      	bcs.n	405a82 <__divdi3+0x282>
  40598e:	428b      	cmp	r3, r1
  405990:	d977      	bls.n	405a82 <__divdi3+0x282>
  405992:	f1a8 0802 	sub.w	r8, r8, #2
  405996:	4429      	add	r1, r5
  405998:	1ac9      	subs	r1, r1, r3
  40599a:	fbb1 f3f0 	udiv	r3, r1, r0
  40599e:	b2bf      	uxth	r7, r7
  4059a0:	fb00 1113 	mls	r1, r0, r3, r1
  4059a4:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
  4059a8:	fb0c f203 	mul.w	r2, ip, r3
  4059ac:	42ba      	cmp	r2, r7
  4059ae:	d907      	bls.n	4059c0 <__divdi3+0x1c0>
  4059b0:	197f      	adds	r7, r7, r5
  4059b2:	f103 31ff 	add.w	r1, r3, #4294967295
  4059b6:	d260      	bcs.n	405a7a <__divdi3+0x27a>
  4059b8:	42ba      	cmp	r2, r7
  4059ba:	d95e      	bls.n	405a7a <__divdi3+0x27a>
  4059bc:	3b02      	subs	r3, #2
  4059be:	442f      	add	r7, r5
  4059c0:	1abf      	subs	r7, r7, r2
  4059c2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  4059c6:	e790      	b.n	4058ea <__divdi3+0xea>
  4059c8:	f1c8 0220 	rsb	r2, r8, #32
  4059cc:	fa03 fc08 	lsl.w	ip, r3, r8
  4059d0:	fa25 f302 	lsr.w	r3, r5, r2
  4059d4:	ea43 0c0c 	orr.w	ip, r3, ip
  4059d8:	ea4f 491c 	mov.w	r9, ip, lsr #16
  4059dc:	fa21 f302 	lsr.w	r3, r1, r2
  4059e0:	fa01 f708 	lsl.w	r7, r1, r8
  4059e4:	fa20 f202 	lsr.w	r2, r0, r2
  4059e8:	fbb3 f1f9 	udiv	r1, r3, r9
  4059ec:	4317      	orrs	r7, r2
  4059ee:	fb09 3311 	mls	r3, r9, r1, r3
  4059f2:	0c3a      	lsrs	r2, r7, #16
  4059f4:	fa1f fb8c 	uxth.w	fp, ip
  4059f8:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
  4059fc:	fb0b fa01 	mul.w	sl, fp, r1
  405a00:	459a      	cmp	sl, r3
  405a02:	fa05 f008 	lsl.w	r0, r5, r8
  405a06:	d908      	bls.n	405a1a <__divdi3+0x21a>
  405a08:	eb13 030c 	adds.w	r3, r3, ip
  405a0c:	f101 32ff 	add.w	r2, r1, #4294967295
  405a10:	d235      	bcs.n	405a7e <__divdi3+0x27e>
  405a12:	459a      	cmp	sl, r3
  405a14:	d933      	bls.n	405a7e <__divdi3+0x27e>
  405a16:	3902      	subs	r1, #2
  405a18:	4463      	add	r3, ip
  405a1a:	ebca 0303 	rsb	r3, sl, r3
  405a1e:	fbb3 f2f9 	udiv	r2, r3, r9
  405a22:	fb09 3312 	mls	r3, r9, r2, r3
  405a26:	b2bf      	uxth	r7, r7
  405a28:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
  405a2c:	fb0b f902 	mul.w	r9, fp, r2
  405a30:	45b9      	cmp	r9, r7
  405a32:	d908      	bls.n	405a46 <__divdi3+0x246>
  405a34:	eb17 070c 	adds.w	r7, r7, ip
  405a38:	f102 33ff 	add.w	r3, r2, #4294967295
  405a3c:	d21b      	bcs.n	405a76 <__divdi3+0x276>
  405a3e:	45b9      	cmp	r9, r7
  405a40:	d919      	bls.n	405a76 <__divdi3+0x276>
  405a42:	3a02      	subs	r2, #2
  405a44:	4467      	add	r7, ip
  405a46:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
  405a4a:	fba5 0100 	umull	r0, r1, r5, r0
  405a4e:	ebc9 0707 	rsb	r7, r9, r7
  405a52:	428f      	cmp	r7, r1
  405a54:	f04f 0300 	mov.w	r3, #0
  405a58:	d30a      	bcc.n	405a70 <__divdi3+0x270>
  405a5a:	d005      	beq.n	405a68 <__divdi3+0x268>
  405a5c:	462a      	mov	r2, r5
  405a5e:	e720      	b.n	4058a2 <__divdi3+0xa2>
  405a60:	4662      	mov	r2, ip
  405a62:	e701      	b.n	405868 <__divdi3+0x68>
  405a64:	463b      	mov	r3, r7
  405a66:	e714      	b.n	405892 <__divdi3+0x92>
  405a68:	fa06 f608 	lsl.w	r6, r6, r8
  405a6c:	4286      	cmp	r6, r0
  405a6e:	d2f5      	bcs.n	405a5c <__divdi3+0x25c>
  405a70:	1e6a      	subs	r2, r5, #1
  405a72:	2300      	movs	r3, #0
  405a74:	e715      	b.n	4058a2 <__divdi3+0xa2>
  405a76:	461a      	mov	r2, r3
  405a78:	e7e5      	b.n	405a46 <__divdi3+0x246>
  405a7a:	460b      	mov	r3, r1
  405a7c:	e7a0      	b.n	4059c0 <__divdi3+0x1c0>
  405a7e:	4611      	mov	r1, r2
  405a80:	e7cb      	b.n	405a1a <__divdi3+0x21a>
  405a82:	4690      	mov	r8, r2
  405a84:	e788      	b.n	405998 <__divdi3+0x198>
  405a86:	4643      	mov	r3, r8
  405a88:	4642      	mov	r2, r8
  405a8a:	e70a      	b.n	4058a2 <__divdi3+0xa2>
  405a8c:	3a02      	subs	r2, #2
  405a8e:	e753      	b.n	405938 <__divdi3+0x138>
  405a90:	3902      	subs	r1, #2
  405a92:	442f      	add	r7, r5
  405a94:	e73c      	b.n	405910 <__divdi3+0x110>
  405a96:	bf00      	nop

00405a98 <__udivdi3>:
  405a98:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  405a9c:	4614      	mov	r4, r2
  405a9e:	4605      	mov	r5, r0
  405aa0:	460e      	mov	r6, r1
  405aa2:	2b00      	cmp	r3, #0
  405aa4:	d143      	bne.n	405b2e <__udivdi3+0x96>
  405aa6:	428a      	cmp	r2, r1
  405aa8:	d953      	bls.n	405b52 <__udivdi3+0xba>
  405aaa:	fab2 f782 	clz	r7, r2
  405aae:	b157      	cbz	r7, 405ac6 <__udivdi3+0x2e>
  405ab0:	f1c7 0620 	rsb	r6, r7, #32
  405ab4:	fa20 f606 	lsr.w	r6, r0, r6
  405ab8:	fa01 f307 	lsl.w	r3, r1, r7
  405abc:	fa02 f407 	lsl.w	r4, r2, r7
  405ac0:	431e      	orrs	r6, r3
  405ac2:	fa00 f507 	lsl.w	r5, r0, r7
  405ac6:	0c21      	lsrs	r1, r4, #16
  405ac8:	fbb6 f2f1 	udiv	r2, r6, r1
  405acc:	0c2b      	lsrs	r3, r5, #16
  405ace:	fb01 6712 	mls	r7, r1, r2, r6
  405ad2:	b2a0      	uxth	r0, r4
  405ad4:	ea43 4607 	orr.w	r6, r3, r7, lsl #16
  405ad8:	fb00 f302 	mul.w	r3, r0, r2
  405adc:	42b3      	cmp	r3, r6
  405ade:	d909      	bls.n	405af4 <__udivdi3+0x5c>
  405ae0:	1936      	adds	r6, r6, r4
  405ae2:	f102 37ff 	add.w	r7, r2, #4294967295
  405ae6:	f080 80f6 	bcs.w	405cd6 <__udivdi3+0x23e>
  405aea:	42b3      	cmp	r3, r6
  405aec:	f240 80f3 	bls.w	405cd6 <__udivdi3+0x23e>
  405af0:	3a02      	subs	r2, #2
  405af2:	4426      	add	r6, r4
  405af4:	1af6      	subs	r6, r6, r3
  405af6:	fbb6 f3f1 	udiv	r3, r6, r1
  405afa:	b2ad      	uxth	r5, r5
  405afc:	fb01 6113 	mls	r1, r1, r3, r6
  405b00:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
  405b04:	fb00 f003 	mul.w	r0, r0, r3
  405b08:	4288      	cmp	r0, r1
  405b0a:	d908      	bls.n	405b1e <__udivdi3+0x86>
  405b0c:	1909      	adds	r1, r1, r4
  405b0e:	f103 36ff 	add.w	r6, r3, #4294967295
  405b12:	f080 80e2 	bcs.w	405cda <__udivdi3+0x242>
  405b16:	4288      	cmp	r0, r1
  405b18:	f240 80df 	bls.w	405cda <__udivdi3+0x242>
  405b1c:	3b02      	subs	r3, #2
  405b1e:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  405b22:	2300      	movs	r3, #0
  405b24:	4610      	mov	r0, r2
  405b26:	4619      	mov	r1, r3
  405b28:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  405b2c:	4770      	bx	lr
  405b2e:	428b      	cmp	r3, r1
  405b30:	d84a      	bhi.n	405bc8 <__udivdi3+0x130>
  405b32:	fab3 f683 	clz	r6, r3
  405b36:	2e00      	cmp	r6, #0
  405b38:	d14d      	bne.n	405bd6 <__udivdi3+0x13e>
  405b3a:	428b      	cmp	r3, r1
  405b3c:	d302      	bcc.n	405b44 <__udivdi3+0xac>
  405b3e:	4282      	cmp	r2, r0
  405b40:	f200 80d6 	bhi.w	405cf0 <__udivdi3+0x258>
  405b44:	2300      	movs	r3, #0
  405b46:	2201      	movs	r2, #1
  405b48:	4610      	mov	r0, r2
  405b4a:	4619      	mov	r1, r3
  405b4c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  405b50:	4770      	bx	lr
  405b52:	b912      	cbnz	r2, 405b5a <__udivdi3+0xc2>
  405b54:	2401      	movs	r4, #1
  405b56:	fbb4 f4f2 	udiv	r4, r4, r2
  405b5a:	fab4 f284 	clz	r2, r4
  405b5e:	2a00      	cmp	r2, #0
  405b60:	d17c      	bne.n	405c5c <__udivdi3+0x1c4>
  405b62:	1b09      	subs	r1, r1, r4
  405b64:	0c26      	lsrs	r6, r4, #16
  405b66:	b2a7      	uxth	r7, r4
  405b68:	2301      	movs	r3, #1
  405b6a:	fbb1 f0f6 	udiv	r0, r1, r6
  405b6e:	0c2a      	lsrs	r2, r5, #16
  405b70:	fb06 1110 	mls	r1, r6, r0, r1
  405b74:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
  405b78:	fb07 f200 	mul.w	r2, r7, r0
  405b7c:	428a      	cmp	r2, r1
  405b7e:	d907      	bls.n	405b90 <__udivdi3+0xf8>
  405b80:	1909      	adds	r1, r1, r4
  405b82:	f100 3cff 	add.w	ip, r0, #4294967295
  405b86:	d202      	bcs.n	405b8e <__udivdi3+0xf6>
  405b88:	428a      	cmp	r2, r1
  405b8a:	f200 80c3 	bhi.w	405d14 <__udivdi3+0x27c>
  405b8e:	4660      	mov	r0, ip
  405b90:	1a89      	subs	r1, r1, r2
  405b92:	fbb1 f2f6 	udiv	r2, r1, r6
  405b96:	b2ad      	uxth	r5, r5
  405b98:	fb06 1112 	mls	r1, r6, r2, r1
  405b9c:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
  405ba0:	fb07 f702 	mul.w	r7, r7, r2
  405ba4:	42af      	cmp	r7, r5
  405ba6:	d908      	bls.n	405bba <__udivdi3+0x122>
  405ba8:	192c      	adds	r4, r5, r4
  405baa:	f102 31ff 	add.w	r1, r2, #4294967295
  405bae:	f080 8096 	bcs.w	405cde <__udivdi3+0x246>
  405bb2:	42a7      	cmp	r7, r4
  405bb4:	f240 8093 	bls.w	405cde <__udivdi3+0x246>
  405bb8:	3a02      	subs	r2, #2
  405bba:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
  405bbe:	4610      	mov	r0, r2
  405bc0:	4619      	mov	r1, r3
  405bc2:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  405bc6:	4770      	bx	lr
  405bc8:	2300      	movs	r3, #0
  405bca:	461a      	mov	r2, r3
  405bcc:	4610      	mov	r0, r2
  405bce:	4619      	mov	r1, r3
  405bd0:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  405bd4:	4770      	bx	lr
  405bd6:	f1c6 0520 	rsb	r5, r6, #32
  405bda:	fa22 f405 	lsr.w	r4, r2, r5
  405bde:	40b3      	lsls	r3, r6
  405be0:	431c      	orrs	r4, r3
  405be2:	ea4f 4814 	mov.w	r8, r4, lsr #16
  405be6:	fa21 f305 	lsr.w	r3, r1, r5
  405bea:	fa01 f706 	lsl.w	r7, r1, r6
  405bee:	fa20 f505 	lsr.w	r5, r0, r5
  405bf2:	fbb3 fcf8 	udiv	ip, r3, r8
  405bf6:	432f      	orrs	r7, r5
  405bf8:	fb08 331c 	mls	r3, r8, ip, r3
  405bfc:	0c3d      	lsrs	r5, r7, #16
  405bfe:	fa1f fa84 	uxth.w	sl, r4
  405c02:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
  405c06:	fb0a f90c 	mul.w	r9, sl, ip
  405c0a:	4599      	cmp	r9, r3
  405c0c:	fa02 fb06 	lsl.w	fp, r2, r6
  405c10:	d904      	bls.n	405c1c <__udivdi3+0x184>
  405c12:	191b      	adds	r3, r3, r4
  405c14:	f10c 32ff 	add.w	r2, ip, #4294967295
  405c18:	d36d      	bcc.n	405cf6 <__udivdi3+0x25e>
  405c1a:	4694      	mov	ip, r2
  405c1c:	ebc9 0303 	rsb	r3, r9, r3
  405c20:	fbb3 f5f8 	udiv	r5, r3, r8
  405c24:	fb08 3315 	mls	r3, r8, r5, r3
  405c28:	b2bf      	uxth	r7, r7
  405c2a:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
  405c2e:	fb0a f805 	mul.w	r8, sl, r5
  405c32:	45b8      	cmp	r8, r7
  405c34:	d904      	bls.n	405c40 <__udivdi3+0x1a8>
  405c36:	193f      	adds	r7, r7, r4
  405c38:	f105 33ff 	add.w	r3, r5, #4294967295
  405c3c:	d361      	bcc.n	405d02 <__udivdi3+0x26a>
  405c3e:	461d      	mov	r5, r3
  405c40:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
  405c44:	fbac 230b 	umull	r2, r3, ip, fp
  405c48:	ebc8 0707 	rsb	r7, r8, r7
  405c4c:	429f      	cmp	r7, r3
  405c4e:	f04f 0500 	mov.w	r5, #0
  405c52:	d349      	bcc.n	405ce8 <__udivdi3+0x250>
  405c54:	d045      	beq.n	405ce2 <__udivdi3+0x24a>
  405c56:	4662      	mov	r2, ip
  405c58:	462b      	mov	r3, r5
  405c5a:	e763      	b.n	405b24 <__udivdi3+0x8c>
  405c5c:	4094      	lsls	r4, r2
  405c5e:	f1c2 0320 	rsb	r3, r2, #32
  405c62:	fa21 fc03 	lsr.w	ip, r1, r3
  405c66:	0c26      	lsrs	r6, r4, #16
  405c68:	fa20 f303 	lsr.w	r3, r0, r3
  405c6c:	fa01 f502 	lsl.w	r5, r1, r2
  405c70:	fbbc f8f6 	udiv	r8, ip, r6
  405c74:	ea43 0105 	orr.w	r1, r3, r5
  405c78:	0c0b      	lsrs	r3, r1, #16
  405c7a:	fb06 cc18 	mls	ip, r6, r8, ip
  405c7e:	b2a7      	uxth	r7, r4
  405c80:	ea43 4c0c 	orr.w	ip, r3, ip, lsl #16
  405c84:	fb07 f308 	mul.w	r3, r7, r8
  405c88:	4563      	cmp	r3, ip
  405c8a:	fa00 f502 	lsl.w	r5, r0, r2
  405c8e:	d909      	bls.n	405ca4 <__udivdi3+0x20c>
  405c90:	eb1c 0c04 	adds.w	ip, ip, r4
  405c94:	f108 32ff 	add.w	r2, r8, #4294967295
  405c98:	d23a      	bcs.n	405d10 <__udivdi3+0x278>
  405c9a:	4563      	cmp	r3, ip
  405c9c:	d938      	bls.n	405d10 <__udivdi3+0x278>
  405c9e:	f1a8 0802 	sub.w	r8, r8, #2
  405ca2:	44a4      	add	ip, r4
  405ca4:	ebc3 0c0c 	rsb	ip, r3, ip
  405ca8:	fbbc f3f6 	udiv	r3, ip, r6
  405cac:	b289      	uxth	r1, r1
  405cae:	fb06 cc13 	mls	ip, r6, r3, ip
  405cb2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
  405cb6:	fb07 f203 	mul.w	r2, r7, r3
  405cba:	428a      	cmp	r2, r1
  405cbc:	d907      	bls.n	405cce <__udivdi3+0x236>
  405cbe:	1909      	adds	r1, r1, r4
  405cc0:	f103 30ff 	add.w	r0, r3, #4294967295
  405cc4:	d222      	bcs.n	405d0c <__udivdi3+0x274>
  405cc6:	428a      	cmp	r2, r1
  405cc8:	d920      	bls.n	405d0c <__udivdi3+0x274>
  405cca:	3b02      	subs	r3, #2
  405ccc:	4421      	add	r1, r4
  405cce:	1a89      	subs	r1, r1, r2
  405cd0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  405cd4:	e749      	b.n	405b6a <__udivdi3+0xd2>
  405cd6:	463a      	mov	r2, r7
  405cd8:	e70c      	b.n	405af4 <__udivdi3+0x5c>
  405cda:	4633      	mov	r3, r6
  405cdc:	e71f      	b.n	405b1e <__udivdi3+0x86>
  405cde:	460a      	mov	r2, r1
  405ce0:	e76b      	b.n	405bba <__udivdi3+0x122>
  405ce2:	40b0      	lsls	r0, r6
  405ce4:	4290      	cmp	r0, r2
  405ce6:	d2b6      	bcs.n	405c56 <__udivdi3+0x1be>
  405ce8:	f10c 32ff 	add.w	r2, ip, #4294967295
  405cec:	2300      	movs	r3, #0
  405cee:	e719      	b.n	405b24 <__udivdi3+0x8c>
  405cf0:	4633      	mov	r3, r6
  405cf2:	4632      	mov	r2, r6
  405cf4:	e716      	b.n	405b24 <__udivdi3+0x8c>
  405cf6:	4599      	cmp	r9, r3
  405cf8:	d98f      	bls.n	405c1a <__udivdi3+0x182>
  405cfa:	f1ac 0c02 	sub.w	ip, ip, #2
  405cfe:	4423      	add	r3, r4
  405d00:	e78c      	b.n	405c1c <__udivdi3+0x184>
  405d02:	45b8      	cmp	r8, r7
  405d04:	d99b      	bls.n	405c3e <__udivdi3+0x1a6>
  405d06:	3d02      	subs	r5, #2
  405d08:	4427      	add	r7, r4
  405d0a:	e799      	b.n	405c40 <__udivdi3+0x1a8>
  405d0c:	4603      	mov	r3, r0
  405d0e:	e7de      	b.n	405cce <__udivdi3+0x236>
  405d10:	4690      	mov	r8, r2
  405d12:	e7c7      	b.n	405ca4 <__udivdi3+0x20c>
  405d14:	3802      	subs	r0, #2
  405d16:	4421      	add	r1, r4
  405d18:	e73a      	b.n	405b90 <__udivdi3+0xf8>
  405d1a:	bf00      	nop
	...
  405d30:	00000004 	.word	0x00000004
  405d34:	00000004 	.word	0x00000004
  405d38:	00000004 	.word	0x00000004
  405d3c:	73657250 	.word	0x73657250
  405d40:	20612073 	.word	0x20612073
  405d44:	74747562 	.word	0x74747562
  405d48:	00006e6f 	.word	0x00006e6f
  405d4c:	656d6147 	.word	0x656d6147
  405d50:	61745320 	.word	0x61745320
  405d54:	25206574 	.word	0x25206574
  405d58:	73203a64 	.word	0x73203a64
  405d5c:	63656c65 	.word	0x63656c65
  405d60:	20646574 	.word	0x20646574
  405d64:	726f6f64 	.word	0x726f6f64
  405d68:	20642520 	.word	0x20642520
  405d6c:	6e65706f 	.word	0x6e65706f
  405d70:	6f6f6420 	.word	0x6f6f6420
  405d74:	64252072 	.word	0x64252072
  405d78:	00000000 	.word	0x00000000
  405d7c:	3a6e6f57 	.word	0x3a6e6f57
  405d80:	6d614720 	.word	0x6d614720
  405d84:	74532065 	.word	0x74532065
  405d88:	20657461 	.word	0x20657461
  405d8c:	203a6425 	.word	0x203a6425
  405d90:	656c6573 	.word	0x656c6573
  405d94:	64657463 	.word	0x64657463
  405d98:	6f6f6420 	.word	0x6f6f6420
  405d9c:	64252072 	.word	0x64252072
  405da0:	65706f20 	.word	0x65706f20
  405da4:	6f64206e 	.word	0x6f64206e
  405da8:	2520726f 	.word	0x2520726f
  405dac:	00000064 	.word	0x00000064
  405db0:	74736f4c 	.word	0x74736f4c
  405db4:	6147203a 	.word	0x6147203a
  405db8:	5320656d 	.word	0x5320656d
  405dbc:	65746174 	.word	0x65746174
  405dc0:	3a642520 	.word	0x3a642520
  405dc4:	6c657320 	.word	0x6c657320
  405dc8:	65746365 	.word	0x65746365
  405dcc:	6f642064 	.word	0x6f642064
  405dd0:	2520726f 	.word	0x2520726f
  405dd4:	706f2064 	.word	0x706f2064
  405dd8:	64206e65 	.word	0x64206e65
  405ddc:	20726f6f 	.word	0x20726f6f
  405de0:	00006425 	.word	0x00006425
  405de4:	73657250 	.word	0x73657250
  405de8:	20612073 	.word	0x20612073
  405dec:	74747562 	.word	0x74747562
  405df0:	74206e6f 	.word	0x74206e6f
  405df4:	6573206f 	.word	0x6573206f
  405df8:	7463656c 	.word	0x7463656c
  405dfc:	64206120 	.word	0x64206120
  405e00:	00726f6f 	.word	0x00726f6f
  405e04:	656d6147 	.word	0x656d6147
  405e08:	6c502073 	.word	0x6c502073
  405e0c:	64657961 	.word	0x64657961
  405e10:	6425203a 	.word	0x6425203a
  405e14:	6147202c 	.word	0x6147202c
  405e18:	2073656d 	.word	0x2073656d
  405e1c:	206e6957 	.word	0x206e6957
  405e20:	2c256425 	.word	0x2c256425
  405e24:	69775320 	.word	0x69775320
  405e28:	20686374 	.word	0x20686374
  405e2c:	206e6957 	.word	0x206e6957
  405e30:	20256425 	.word	0x20256425
  405e34:	79617453 	.word	0x79617453
  405e38:	6e695720 	.word	0x6e695720
  405e3c:	25642520 	.word	0x25642520
  405e40:	00000000 	.word	0x00000000
  405e44:	73657250 	.word	0x73657250
  405e48:	20612073 	.word	0x20612073
  405e4c:	74747562 	.word	0x74747562
  405e50:	74206e6f 	.word	0x74206e6f
  405e54:	6c70206f 	.word	0x6c70206f
  405e58:	61207961 	.word	0x61207961
  405e5c:	6e696167 	.word	0x6e696167
  405e60:	00000000 	.word	0x00000000

00405e64 <_global_impure_ptr>:
  405e64:	20000020 20200043                                 .. C.

00405e6a <blanks.6743>:
  405e6a:	20202020 20202020 20202020 20202020                     

00405e7a <zeroes.6744>:
  405e7a:	30303030 30303030 30303030 30303030     0000000000000000
  405e8a:	00464e49 00666e69 004e414e 006e616e     INF.inf.NAN.nan.
  405e9a:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  405eaa:	32313000 36353433 61393837 65646362     .0123456789abcde
  405eba:	00300066 69666e49 7974696e 4e614e00     f.0.Infinity.NaN
  405eca:	534f5000 2e005849 00000000 00050000              .POSIX........

00405ed8 <p05.5289>:
  405ed8:	00000005 00000019 0000007d 00000000     ........}.......

00405ee8 <__mprec_tens>:
  405ee8:	00000000 3ff00000 00000000 40240000     .......?......$@
  405ef8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  405f08:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  405f18:	00000000 412e8480 00000000 416312d0     .......A......cA
  405f28:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  405f38:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  405f48:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  405f58:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  405f68:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  405f78:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  405f88:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  405f98:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  405fa8:	79d99db4 44ea7843                       ...yCx.D

00405fb0 <__mprec_tinytens>:
  405fb0:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
  405fc0:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
  405fd0:	64ac6f43 0ac80628                       Co.d(...

00405fd8 <__mprec_bigtens>:
  405fd8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  405fe8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  405ff8:	7f73bf3c 75154fdd                       <.s..O.u

00406000 <blanks.6687>:
  406000:	20202020 20202020 20202020 20202020                     

00406010 <zeroes.6688>:
  406010:	30303030 30303030 30303030 30303030     0000000000000000

00406020 <_init>:
  406020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406022:	bf00      	nop
  406024:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406026:	bc08      	pop	{r3}
  406028:	469e      	mov	lr, r3
  40602a:	4770      	bx	lr

0040602c <__init_array_start>:
  40602c:	00402cd1 	.word	0x00402cd1

00406030 <__frame_dummy_init_array_entry>:
  406030:	00400145                                E.@.

00406034 <_fini>:
  406034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406036:	bf00      	nop
  406038:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40603a:	bc08      	pop	{r3}
  40603c:	469e      	mov	lr, r3
  40603e:	4770      	bx	lr

00406040 <__fini_array_start>:
  406040:	0040011d 	.word	0x0040011d

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
2000000a:	bf00      	nop

2000000c <SystemCoreClock>:
2000000c:	0900 003d                                   ..=.

20000010 <g_door_pressed>:
20000010:	0004 0000 0000 0000                         ........

20000018 <_impure_ptr>:
20000018:	0020 2000 0000 0000                          .. ....

20000020 <impure_data>:
20000020:	0000 0000 030c 2000 0374 2000 03dc 2000     ....... t.. ... 
	...
20000054:	5e68 0040 0000 0000 0000 0000 0000 0000     h^@.............
	...
200000c8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200000d8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000448 <lc_ctype_charset>:
20000448:	5341 4943 0049 0000 0000 0000 0000 0000     ASCII...........
	...

20000468 <__mb_cur_max>:
20000468:	0001 0000                                   ....

2000046c <lc_message_charset>:
2000046c:	5341 4943 0049 0000 0000 0000 0000 0000     ASCII...........
	...

2000048c <lconv>:
2000048c:	5ed1 0040 5ed2 0040 5ed2 0040 5ed2 0040     .^@..^@..^@..^@.
2000049c:	5ed2 0040 5ed2 0040 5ed2 0040 5ed2 0040     .^@..^@..^@..^@.
200004ac:	5ed2 0040 5ed2 0040 ffff ffff ffff ffff     .^@..^@.........
200004bc:	ffff ffff ffff 0000                         ........

200004c4 <__malloc_av_>:
	...
200004cc:	04c4 2000 04c4 2000 04cc 2000 04cc 2000     ... ... ... ... 
200004dc:	04d4 2000 04d4 2000 04dc 2000 04dc 2000     ... ... ... ... 
200004ec:	04e4 2000 04e4 2000 04ec 2000 04ec 2000     ... ... ... ... 
200004fc:	04f4 2000 04f4 2000 04fc 2000 04fc 2000     ... ... ... ... 
2000050c:	0504 2000 0504 2000 050c 2000 050c 2000     ... ... ... ... 
2000051c:	0514 2000 0514 2000 051c 2000 051c 2000     ... ... ... ... 
2000052c:	0524 2000 0524 2000 052c 2000 052c 2000     $.. $.. ,.. ,.. 
2000053c:	0534 2000 0534 2000 053c 2000 053c 2000     4.. 4.. <.. <.. 
2000054c:	0544 2000 0544 2000 054c 2000 054c 2000     D.. D.. L.. L.. 
2000055c:	0554 2000 0554 2000 055c 2000 055c 2000     T.. T.. \.. \.. 
2000056c:	0564 2000 0564 2000 056c 2000 056c 2000     d.. d.. l.. l.. 
2000057c:	0574 2000 0574 2000 057c 2000 057c 2000     t.. t.. |.. |.. 
2000058c:	0584 2000 0584 2000 058c 2000 058c 2000     ... ... ... ... 
2000059c:	0594 2000 0594 2000 059c 2000 059c 2000     ... ... ... ... 
200005ac:	05a4 2000 05a4 2000 05ac 2000 05ac 2000     ... ... ... ... 
200005bc:	05b4 2000 05b4 2000 05bc 2000 05bc 2000     ... ... ... ... 
200005cc:	05c4 2000 05c4 2000 05cc 2000 05cc 2000     ... ... ... ... 
200005dc:	05d4 2000 05d4 2000 05dc 2000 05dc 2000     ... ... ... ... 
200005ec:	05e4 2000 05e4 2000 05ec 2000 05ec 2000     ... ... ... ... 
200005fc:	05f4 2000 05f4 2000 05fc 2000 05fc 2000     ... ... ... ... 
2000060c:	0604 2000 0604 2000 060c 2000 060c 2000     ... ... ... ... 
2000061c:	0614 2000 0614 2000 061c 2000 061c 2000     ... ... ... ... 
2000062c:	0624 2000 0624 2000 062c 2000 062c 2000     $.. $.. ,.. ,.. 
2000063c:	0634 2000 0634 2000 063c 2000 063c 2000     4.. 4.. <.. <.. 
2000064c:	0644 2000 0644 2000 064c 2000 064c 2000     D.. D.. L.. L.. 
2000065c:	0654 2000 0654 2000 065c 2000 065c 2000     T.. T.. \.. \.. 
2000066c:	0664 2000 0664 2000 066c 2000 066c 2000     d.. d.. l.. l.. 
2000067c:	0674 2000 0674 2000 067c 2000 067c 2000     t.. t.. |.. |.. 
2000068c:	0684 2000 0684 2000 068c 2000 068c 2000     ... ... ... ... 
2000069c:	0694 2000 0694 2000 069c 2000 069c 2000     ... ... ... ... 
200006ac:	06a4 2000 06a4 2000 06ac 2000 06ac 2000     ... ... ... ... 
200006bc:	06b4 2000 06b4 2000 06bc 2000 06bc 2000     ... ... ... ... 
200006cc:	06c4 2000 06c4 2000 06cc 2000 06cc 2000     ... ... ... ... 
200006dc:	06d4 2000 06d4 2000 06dc 2000 06dc 2000     ... ... ... ... 
200006ec:	06e4 2000 06e4 2000 06ec 2000 06ec 2000     ... ... ... ... 
200006fc:	06f4 2000 06f4 2000 06fc 2000 06fc 2000     ... ... ... ... 
2000070c:	0704 2000 0704 2000 070c 2000 070c 2000     ... ... ... ... 
2000071c:	0714 2000 0714 2000 071c 2000 071c 2000     ... ... ... ... 
2000072c:	0724 2000 0724 2000 072c 2000 072c 2000     $.. $.. ,.. ,.. 
2000073c:	0734 2000 0734 2000 073c 2000 073c 2000     4.. 4.. <.. <.. 
2000074c:	0744 2000 0744 2000 074c 2000 074c 2000     D.. D.. L.. L.. 
2000075c:	0754 2000 0754 2000 075c 2000 075c 2000     T.. T.. \.. \.. 
2000076c:	0764 2000 0764 2000 076c 2000 076c 2000     d.. d.. l.. l.. 
2000077c:	0774 2000 0774 2000 077c 2000 077c 2000     t.. t.. |.. |.. 
2000078c:	0784 2000 0784 2000 078c 2000 078c 2000     ... ... ... ... 
2000079c:	0794 2000 0794 2000 079c 2000 079c 2000     ... ... ... ... 
200007ac:	07a4 2000 07a4 2000 07ac 2000 07ac 2000     ... ... ... ... 
200007bc:	07b4 2000 07b4 2000 07bc 2000 07bc 2000     ... ... ... ... 
200007cc:	07c4 2000 07c4 2000 07cc 2000 07cc 2000     ... ... ... ... 
200007dc:	07d4 2000 07d4 2000 07dc 2000 07dc 2000     ... ... ... ... 
200007ec:	07e4 2000 07e4 2000 07ec 2000 07ec 2000     ... ... ... ... 
200007fc:	07f4 2000 07f4 2000 07fc 2000 07fc 2000     ... ... ... ... 
2000080c:	0804 2000 0804 2000 080c 2000 080c 2000     ... ... ... ... 
2000081c:	0814 2000 0814 2000 081c 2000 081c 2000     ... ... ... ... 
2000082c:	0824 2000 0824 2000 082c 2000 082c 2000     $.. $.. ,.. ,.. 
2000083c:	0834 2000 0834 2000 083c 2000 083c 2000     4.. 4.. <.. <.. 
2000084c:	0844 2000 0844 2000 084c 2000 084c 2000     D.. D.. L.. L.. 
2000085c:	0854 2000 0854 2000 085c 2000 085c 2000     T.. T.. \.. \.. 
2000086c:	0864 2000 0864 2000 086c 2000 086c 2000     d.. d.. l.. l.. 
2000087c:	0874 2000 0874 2000 087c 2000 087c 2000     t.. t.. |.. |.. 
2000088c:	0884 2000 0884 2000 088c 2000 088c 2000     ... ... ... ... 
2000089c:	0894 2000 0894 2000 089c 2000 089c 2000     ... ... ... ... 
200008ac:	08a4 2000 08a4 2000 08ac 2000 08ac 2000     ... ... ... ... 
200008bc:	08b4 2000 08b4 2000 08bc 2000 08bc 2000     ... ... ... ... 

200008cc <__malloc_sbrk_base>:
200008cc:	ffff ffff                                   ....

200008d0 <__malloc_trim_threshold>:
200008d0:	0000 0002                                   ....
