Command: /home/users14/ad477306/Verilog/Lab3/./simv -l DFF.log
Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12-SP2-9_Full64; Runtime version N-2017.12-SP2-9_Full64;  Feb 28 18:17 2023
VCD+ Writer N-2017.12-SP2-9_Full64 Copyright (c) 1991-2017 by Synopsys Inc.
                   0:  clock = x,  clear = x,  data = x, dbar = x,  d = x,  rbar = x, r = x,  clkbar = x,  clk = x, cbar = x,  clr = x,  s = x,  |  q = x, qbar = x
                  15:  clock = 0,  clear = 0,  data = 0, dbar = x,  d = x,  rbar = x, r = x,  clkbar = x,  clk = x, cbar = x,  clr = x,  s = x,  |  q = x, qbar = x
                  19:  clock = 0,  clear = 0,  data = 0, dbar = 1,  d = x,  rbar = x, r = x,  clkbar = 1,  clk = x, cbar = 1,  clr = x,  s = x,  |  q = x, qbar = x
                  23:  clock = 0,  clear = 0,  data = 0, dbar = 1,  d = 0,  rbar = x, r = x,  clkbar = 1,  clk = 0, cbar = 1,  clr = 0,  s = x,  |  q = x, qbar = x
                  30:  clock = 1,  clear = 1,  data = 0, dbar = 1,  d = 0,  rbar = x, r = x,  clkbar = 1,  clk = 0, cbar = 1,  clr = 0,  s = x,  |  q = x, qbar = x
                  31:  clock = 1,  clear = 1,  data = 0, dbar = 1,  d = 0,  rbar = 1, r = 1,  clkbar = 1,  clk = 0, cbar = 1,  clr = 0,  s = 1,  |  q = x, qbar = 1
                  34:  clock = 1,  clear = 1,  data = 0, dbar = 1,  d = 0,  rbar = 1, r = 1,  clkbar = 0,  clk = 0, cbar = 0,  clr = 0,  s = 1,  |  q = x, qbar = 1
                  38:  clock = 1,  clear = 1,  data = 0, dbar = 1,  d = 0,  rbar = 1, r = 1,  clkbar = 0,  clk = 1, cbar = 0,  clr = 1,  s = 1,  |  q = x, qbar = 1
                  39:  clock = 1,  clear = 1,  data = 0, dbar = 1,  d = 0,  rbar = 1, r = 1,  clkbar = 0,  clk = 1, cbar = 0,  clr = 1,  s = 1,  |  q = 0, qbar = 1
                  45:  clock = 0,  clear = 1,  data = 1, dbar = 1,  d = 0,  rbar = 1, r = 1,  clkbar = 0,  clk = 1, cbar = 0,  clr = 1,  s = 1,  |  q = 0, qbar = 1
                  46:  clock = 0,  clear = 1,  data = 1, dbar = 1,  d = 0,  rbar = 1, r = 0,  clkbar = 0,  clk = 1, cbar = 0,  clr = 1,  s = 1,  |  q = 0, qbar = 1
                  49:  clock = 0,  clear = 1,  data = 1, dbar = 0,  d = 0,  rbar = 1, r = 0,  clkbar = 1,  clk = 1, cbar = 0,  clr = 1,  s = 1,  |  q = 0, qbar = 1
                  53:  clock = 0,  clear = 1,  data = 1, dbar = 0,  d = 1,  rbar = 1, r = 0,  clkbar = 1,  clk = 0, cbar = 0,  clr = 1,  s = 1,  |  q = 0, qbar = 1
                  60:  clock = 1,  clear = 1,  data = 1, dbar = 0,  d = 1,  rbar = 1, r = 0,  clkbar = 1,  clk = 0, cbar = 0,  clr = 1,  s = 1,  |  q = 0, qbar = 1
                  61:  clock = 1,  clear = 1,  data = 1, dbar = 0,  d = 1,  rbar = 1, r = 1,  clkbar = 1,  clk = 0, cbar = 0,  clr = 1,  s = 1,  |  q = 0, qbar = 1
                  64:  clock = 1,  clear = 1,  data = 1, dbar = 0,  d = 1,  rbar = 1, r = 1,  clkbar = 0,  clk = 0, cbar = 0,  clr = 1,  s = 1,  |  q = 0, qbar = 1
                  68:  clock = 1,  clear = 1,  data = 1, dbar = 0,  d = 1,  rbar = 1, r = 1,  clkbar = 0,  clk = 1, cbar = 0,  clr = 1,  s = 1,  |  q = 0, qbar = 1
                  69:  clock = 1,  clear = 1,  data = 1, dbar = 0,  d = 1,  rbar = 0, r = 1,  clkbar = 0,  clk = 1, cbar = 0,  clr = 1,  s = 1,  |  q = 0, qbar = 1
$finish called from file "DFF_tb.v", line 48.
$finish at simulation time                   75
           V C S   S i m u l a t i o n   R e p o r t 
Time: 75 ns
CPU Time:      0.210 seconds;       Data structure size:   0.0Mb
Tue Feb 28 18:17:45 2023
