// Seed: 391148372
module module_0 (
    input uwire id_0,
    output tri id_1,
    output wand id_2,
    output uwire id_3,
    output wand id_4,
    output tri1 id_5,
    output tri0 id_6,
    input supply1 id_7,
    input tri1 id_8,
    input wand id_9,
    output supply1 id_10,
    output tri0 id_11,
    input tri1 id_12,
    output wor id_13,
    input wor id_14,
    input wire id_15,
    input tri0 id_16,
    output tri id_17
);
  assign id_11 = 1;
  initial $display(1, 1);
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    output wor id_2,
    input wor id_3,
    input supply1 id_4,
    output wire id_5,
    output supply1 id_6,
    input tri1 id_7,
    input tri id_8,
    output supply1 id_9,
    output logic id_10,
    input uwire id_11,
    input wor id_12,
    output tri1 id_13,
    input wand id_14,
    output uwire id_15
);
  always @(posedge 1'h0) begin
    id_10 <= {id_3 + id_7, 1};
  end
  module_0(
      id_14,
      id_5,
      id_2,
      id_5,
      id_5,
      id_2,
      id_5,
      id_4,
      id_14,
      id_14,
      id_15,
      id_6,
      id_7,
      id_13,
      id_1,
      id_11,
      id_0,
      id_6
  );
endmodule
