

================================================================
== Vitis HLS Report for 'depolarize_hls'
================================================================
* Date:           Thu Apr 25 16:51:31 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        depolarize_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |  min |   max   |   Type  |
    +---------+---------+-----------+-----------+------+---------+---------+
    |     1017|  6036066|  10.170 us|  60.361 ms|  1018|  6036067|       no|
    +---------+---------+-----------+-----------+------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- computeCol  |  5032000|  5032000|      5032|          -|          -|  1000|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 71
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 22 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 71 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 64 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 44 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.70>
ST_1 : Operation 72 [1/1] (1.00ns)   --->   "%d_Bj_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %d_Bj"   --->   Operation 72 'read' 'd_Bj_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%Nj_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %Nj"   --->   Operation 73 'read' 'Nj_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.00ns)   --->   "%d_Xi_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %d_Xi"   --->   Operation 74 'read' 'd_Xi_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 75 [1/1] (1.00ns)   --->   "%d_Wij_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %d_Wij"   --->   Operation 75 'read' 'd_Wij_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 76 [1/1] (1.00ns)   --->   "%d_bwsup_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %d_bwsup"   --->   Operation 76 'read' 'd_bwsup_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%temp_1_loc = alloca i64 1"   --->   Operation 77 'alloca' 'temp_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%Wij_stream = alloca i64 1" [../src_hls/Prj.cpp:568]   --->   Operation 78 'alloca' 'Wij_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%Xi_stream = alloca i64 1" [../src_hls/Prj.cpp:568]   --->   Operation 79 'alloca' 'Xi_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%Bj_stream = alloca i64 1" [../src_hls/Prj.cpp:568]   --->   Operation 80 'alloca' 'Bj_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%bwsup_stream = alloca i64 1" [../src_hls/Prj.cpp:568]   --->   Operation 81 'alloca' 'bwsup_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%bwsup_stream_out = alloca i64 1" [../src_hls/Prj.cpp:568]   --->   Operation 82 'alloca' 'bwsup_stream_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 83 [1/1] (2.70ns)   --->   "%icmp_ln522 = icmp_sgt  i32 %Nj_read, i32 0" [../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571]   --->   Operation 83 'icmp' 'icmp_ln522' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%biasmul_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %biasmul"   --->   Operation 84 'read' 'biasmul_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%beta_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %beta"   --->   Operation 85 'read' 'beta_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %alpha"   --->   Operation 86 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%Ni_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %Ni"   --->   Operation 87 'read' 'Ni_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln561 = trunc i32 %Ni_read" [../src_hls/Prj.cpp:561]   --->   Operation 88 'trunc' 'trunc_ln561' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%spectopmodule_ln561 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [../src_hls/Prj.cpp:561]   --->   Operation 89 'spectopmodule' 'spectopmodule_ln561' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_16, i32 0, i32 0, void @empty_4, i32 0, i32 1000, void @empty_3, void @empty_2, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %d_bwsup, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty, void @empty_14, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_12, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %d_bwsup, void @empty_17, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_12, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %d_Wij, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty, void @empty_13, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_12, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %d_Wij, void @empty_17, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_12, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %d_Xi, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty, void @empty_15, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_12, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %d_Xi, void @empty_17, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_12, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Ni"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Ni, void @empty_17, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Nj"   --->   Operation 100 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Nj, void @empty_17, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %alpha"   --->   Operation 102 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %alpha, void @empty_17, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %beta"   --->   Operation 104 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %beta, void @empty_17, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %d_Bj, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty, void @empty_6, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_12, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %d_Bj, void @empty_17, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_12, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %biasmul"   --->   Operation 108 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %biasmul, void @empty_17, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @Wij_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %Wij_stream, i32 %Wij_stream"   --->   Operation 110 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Wij_stream, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%empty_25 = specchannel i32 @_ssdm_op_SpecChannel, void @Xi_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %Xi_stream, i32 %Xi_stream"   --->   Operation 112 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Xi_stream, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%empty_26 = specchannel i32 @_ssdm_op_SpecChannel, void @Bj_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %Bj_stream, i32 %Bj_stream"   --->   Operation 114 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Bj_stream, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%empty_27 = specchannel i32 @_ssdm_op_SpecChannel, void @bwsup_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %bwsup_stream, i32 %bwsup_stream"   --->   Operation 116 'specchannel' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bwsup_stream, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%empty_28 = specchannel i32 @_ssdm_op_SpecChannel, void @bwsup_stream_out_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %bwsup_stream_out, i32 %bwsup_stream_out"   --->   Operation 118 'specchannel' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bwsup_stream_out, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln522 = br i1 %icmp_ln522, void %_Z10stream_WijPfRN3hls6streamIfLi0EEEii.exit, void %for.body.i.lr.ph" [../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571]   --->   Operation 120 'br' 'br_ln522' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %d_bwsup_read, i32 2, i32 63" [../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571]   --->   Operation 121 'partselect' 'trunc_ln1' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln522 = sext i62 %trunc_ln1" [../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571]   --->   Operation 122 'sext' 'sext_ln522' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln522" [../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571]   --->   Operation 123 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_2 : Operation 124 [8/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %Nj_read" [../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571]   --->   Operation 124 'readreq' 'empty_29' <Predicate = (icmp_ln522)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %d_Wij_read, i32 2, i32 63" [../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572]   --->   Operation 125 'partselect' 'trunc_ln2' <Predicate = (icmp_ln522)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 126 [7/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %Nj_read" [../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571]   --->   Operation 126 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 127 [6/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %Nj_read" [../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571]   --->   Operation 127 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 128 [5/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %Nj_read" [../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571]   --->   Operation 128 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 129 [4/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %Nj_read" [../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571]   --->   Operation 129 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 130 [3/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %Nj_read" [../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571]   --->   Operation 130 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 131 [2/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %Nj_read" [../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571]   --->   Operation 131 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 132 [1/1] (2.70ns)   --->   "%cmp2_i3763 = icmp_sgt  i32 %Ni_read, i32 0"   --->   Operation 132 'icmp' 'cmp2_i3763' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 133 [1/8] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %Nj_read" [../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571]   --->   Operation 133 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 134 [2/2] (6.86ns)   --->   "%mul_ln485 = mul i32 %Nj_read, i32 %Ni_read" [../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572]   --->   Operation 134 'mul' 'mul_ln485' <Predicate = (cmp2_i3763)> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.86>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln522 = trunc i32 %Nj_read" [../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571]   --->   Operation 135 'trunc' 'trunc_ln522' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%empty_30 = wait i32 @_ssdm_op_Wait"   --->   Operation 136 'wait' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [2/2] (4.27ns)   --->   "%call_ln522 = call void @depolarize_hls_Pipeline_read_bwsup, i32 %gmem, i31 %trunc_ln522, i62 %trunc_ln1, i32 %bwsup_stream" [../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571]   --->   Operation 137 'call' 'call_ln522' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 138 [1/2] (6.86ns)   --->   "%mul_ln485 = mul i32 %Nj_read, i32 %Ni_read" [../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572]   --->   Operation 138 'mul' 'mul_ln485' <Predicate = (cmp2_i3763)> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 0.79>
ST_11 : Operation 139 [1/2] (0.00ns)   --->   "%call_ln522 = call void @depolarize_hls_Pipeline_read_bwsup, i32 %gmem, i31 %trunc_ln522, i62 %trunc_ln1, i32 %bwsup_stream" [../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571]   --->   Operation 139 'call' 'call_ln522' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 140 [1/1] (0.79ns)   --->   "%select_ln485 = select i1 %cmp2_i3763, i32 %mul_ln485, i32 0" [../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572]   --->   Operation 140 'select' 'select_ln485' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%empty_31 = wait i32 @_ssdm_op_Wait"   --->   Operation 141 'wait' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln485 = sext i62 %trunc_ln2" [../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572]   --->   Operation 142 'sext' 'sext_ln485' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln485" [../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572]   --->   Operation 143 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [8/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %select_ln485" [../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572]   --->   Operation 144 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 145 [7/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %select_ln485" [../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572]   --->   Operation 145 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 146 [6/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %select_ln485" [../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572]   --->   Operation 146 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 147 [5/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %select_ln485" [../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572]   --->   Operation 147 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 148 [4/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %select_ln485" [../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572]   --->   Operation 148 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 149 [3/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %select_ln485" [../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572]   --->   Operation 149 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 150 [2/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %select_ln485" [../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572]   --->   Operation 150 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 151 [1/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %select_ln485" [../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572]   --->   Operation 151 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln482 = zext i31 %trunc_ln522" [../src_hls/Prj.cpp:482->../src_hls/Prj.cpp:572]   --->   Operation 152 'zext' 'zext_ln482' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln482_1 = zext i32 %Ni_read" [../src_hls/Prj.cpp:482->../src_hls/Prj.cpp:572]   --->   Operation 153 'zext' 'zext_ln482_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 154 [2/2] (6.86ns)   --->   "%mul_ln482 = mul i63 %zext_ln482, i63 %zext_ln482_1" [../src_hls/Prj.cpp:482->../src_hls/Prj.cpp:572]   --->   Operation 154 'mul' 'mul_ln482' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.86>
ST_20 : Operation 155 [1/2] (6.86ns)   --->   "%mul_ln482 = mul i63 %zext_ln482, i63 %zext_ln482_1" [../src_hls/Prj.cpp:482->../src_hls/Prj.cpp:572]   --->   Operation 155 'mul' 'mul_ln482' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 156 [1/1] (0.00ns)   --->   "%empty_33 = wait i32 @_ssdm_op_Wait"   --->   Operation 156 'wait' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 157 [2/2] (0.00ns)   --->   "%call_ln482 = call void @depolarize_hls_Pipeline_read_Wij_first_read_Wij_second, i32 %gmem, i63 %mul_ln482, i62 %trunc_ln2, i32 %Wij_stream" [../src_hls/Prj.cpp:482->../src_hls/Prj.cpp:572]   --->   Operation 157 'call' 'call_ln482' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 158 [1/2] (0.00ns)   --->   "%call_ln482 = call void @depolarize_hls_Pipeline_read_Wij_first_read_Wij_second, i32 %gmem, i63 %mul_ln482, i62 %trunc_ln2, i32 %Wij_stream" [../src_hls/Prj.cpp:482->../src_hls/Prj.cpp:572]   --->   Operation 158 'call' 'call_ln482' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 3.64>
ST_22 : Operation 159 [1/1] (0.00ns)   --->   "%empty_34 = wait i32 @_ssdm_op_Wait"   --->   Operation 159 'wait' 'empty_34' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_22 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z10stream_WijPfRN3hls6streamIfLi0EEEii.exit"   --->   Operation 160 'br' 'br_ln0' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_22 : Operation 161 [1/1] (2.70ns)   --->   "%icmp_ln500 = icmp_sgt  i32 %Ni_read, i32 0" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 161 'icmp' 'icmp_ln500' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %d_Xi_read, i32 2, i32 63" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 162 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 163 [1/1] (0.94ns)   --->   "%empty_35 = select i1 %icmp_ln500, i31 %trunc_ln561, i31 0" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 163 'select' 'empty_35' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln500 = sext i62 %trunc_ln3" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 164 'sext' 'sext_ln500' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 165 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln500" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 165 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln500 = zext i31 %empty_35" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 166 'zext' 'zext_ln500' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 167 [8/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %zext_ln500" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 167 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 168 [7/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %zext_ln500" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 168 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 169 [6/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %zext_ln500" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 169 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 170 [5/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %zext_ln500" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 170 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 171 [4/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %zext_ln500" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 171 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 172 [3/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %zext_ln500" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 172 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 173 [2/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %zext_ln500" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 173 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 174 [1/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %zext_ln500" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 174 'readreq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 4.31>
ST_31 : Operation 175 [1/1] (0.00ns)   --->   "%empty_37 = wait i32 @_ssdm_op_Wait"   --->   Operation 175 'wait' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 176 [2/2] (4.31ns)   --->   "%call_ln500 = call void @depolarize_hls_Pipeline_read_Xi, i32 %gmem, i32 %Ni_read, i62 %trunc_ln3, i32 %Xi_stream" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 176 'call' 'call_ln500' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 177 [1/2] (0.00ns)   --->   "%call_ln500 = call void @depolarize_hls_Pipeline_read_Xi, i32 %gmem, i32 %Ni_read, i62 %trunc_ln3, i32 %Xi_stream" [../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573]   --->   Operation 177 'call' 'call_ln500' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 178 [1/1] (0.00ns)   --->   "%empty_38 = wait i32 @_ssdm_op_Wait"   --->   Operation 178 'wait' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln511 = br i1 %icmp_ln522, void %_Z11store_bwsupRN3hls6streamIfLi0EEEPfi.exit, void %for.body.i22.lr.ph" [../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574]   --->   Operation 179 'br' 'br_ln511' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 180 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 180 'alloca' 'i_2' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_33 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %d_Bj_read, i32 2, i32 63" [../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574]   --->   Operation 181 'partselect' 'trunc_ln4' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_33 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln511 = sext i62 %trunc_ln4" [../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574]   --->   Operation 182 'sext' 'sext_ln511' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_33 : Operation 183 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln511" [../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574]   --->   Operation 183 'getelementptr' 'gmem_addr_3' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_33 : Operation 184 [8/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %Nj_read" [../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574]   --->   Operation 184 'readreq' 'empty_39' <Predicate = (icmp_ln522)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 185 [1/1] (1.61ns)   --->   "%store_ln0 = store i31 0, i31 %i_2"   --->   Operation 185 'store' 'store_ln0' <Predicate = (icmp_ln522)> <Delay = 1.61>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 186 [7/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %Nj_read" [../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574]   --->   Operation 186 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 187 [6/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %Nj_read" [../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574]   --->   Operation 187 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 188 [5/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %Nj_read" [../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574]   --->   Operation 188 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 189 [4/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %Nj_read" [../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574]   --->   Operation 189 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 190 [3/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %Nj_read" [../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574]   --->   Operation 190 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 191 [2/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %Nj_read" [../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574]   --->   Operation 191 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 192 [1/8] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %Nj_read" [../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574]   --->   Operation 192 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 4.27>
ST_41 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln511 = trunc i32 %Nj_read" [../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574]   --->   Operation 193 'trunc' 'trunc_ln511' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 194 [1/1] (0.00ns)   --->   "%empty_40 = wait i32 @_ssdm_op_Wait"   --->   Operation 194 'wait' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 195 [2/2] (4.27ns)   --->   "%call_ln511 = call void @depolarize_hls_Pipeline_read_Bj, i32 %gmem, i31 %trunc_ln511, i62 %trunc_ln4, i32 %Bj_stream" [../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574]   --->   Operation 195 'call' 'call_ln511' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 0.00>
ST_42 : Operation 196 [1/2] (0.00ns)   --->   "%call_ln511 = call void @depolarize_hls_Pipeline_read_Bj, i32 %gmem, i31 %trunc_ln511, i62 %trunc_ln4, i32 %Bj_stream" [../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574]   --->   Operation 196 'call' 'call_ln511' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 0.00>
ST_43 : Operation 197 [1/1] (0.00ns)   --->   "%empty_41 = wait i32 @_ssdm_op_Wait"   --->   Operation 197 'wait' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln533 = br void %for.body.i12" [../src_hls/Prj.cpp:533->../src_hls/Prj.cpp:578]   --->   Operation 198 'br' 'br_ln533' <Predicate = true> <Delay = 0.00>

State 44 <SV = 43> <Delay = 6.35>
ST_44 : Operation 199 [1/1] (0.00ns)   --->   "%i_2_load = load i31 %i_2" [../src_hls/Prj.cpp:533->../src_hls/Prj.cpp:578]   --->   Operation 199 'load' 'i_2_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 200 [1/1] (0.00ns)   --->   "%i_2_cast = zext i31 %i_2_load" [../src_hls/Prj.cpp:533->../src_hls/Prj.cpp:578]   --->   Operation 200 'zext' 'i_2_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 201 [1/1] (2.70ns)   --->   "%icmp_ln533 = icmp_eq  i32 %i_2_cast, i32 %Nj_read" [../src_hls/Prj.cpp:533->../src_hls/Prj.cpp:578]   --->   Operation 201 'icmp' 'icmp_ln533' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 202 [1/1] (2.66ns)   --->   "%add_ln533 = add i31 %i_2_load, i31 1" [../src_hls/Prj.cpp:533->../src_hls/Prj.cpp:578]   --->   Operation 202 'add' 'add_ln533' <Predicate = true> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln533 = br i1 %icmp_ln533, void %for.body.i12.split, void %for.body.i6.lr.ph" [../src_hls/Prj.cpp:533->../src_hls/Prj.cpp:578]   --->   Operation 203 'br' 'br_ln533' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 204 [1/1] (3.65ns)   --->   "%bwsup_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %bwsup_stream" [../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:578]   --->   Operation 204 'read' 'bwsup_stream_read' <Predicate = (!icmp_ln533)> <Delay = 3.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_44 : Operation 205 [1/1] (1.61ns)   --->   "%store_ln533 = store i31 %add_ln533, i31 %i_2" [../src_hls/Prj.cpp:533->../src_hls/Prj.cpp:578]   --->   Operation 205 'store' 'store_ln533' <Predicate = (!icmp_ln533)> <Delay = 1.61>
ST_44 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %d_bwsup_read, i32 2, i32 63" [../src_hls/Prj.cpp:554->../src_hls/Prj.cpp:581]   --->   Operation 206 'partselect' 'trunc_ln5' <Predicate = (icmp_ln533)> <Delay = 0.00>

State 45 <SV = 44> <Delay = 5.78>
ST_45 : Operation 207 [1/1] (0.00ns)   --->   "%bitcast_ln535 = bitcast i32 %bwsup_stream_read" [../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:578]   --->   Operation 207 'bitcast' 'bitcast_ln535' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 208 [4/4] (5.78ns)   --->   "%temp = fmul i32 %bitcast_ln535, i32 %beta_read" [../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:578]   --->   Operation 208 'fmul' 'temp' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 209 [1/1] (0.00ns)   --->   "%empty_42 = wait i32 @_ssdm_op_Wait"   --->   Operation 209 'wait' 'empty_42' <Predicate = true> <Delay = 0.00>

State 46 <SV = 45> <Delay = 5.78>
ST_46 : Operation 210 [3/4] (5.78ns)   --->   "%temp = fmul i32 %bitcast_ln535, i32 %beta_read" [../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:578]   --->   Operation 210 'fmul' 'temp' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.78>
ST_47 : Operation 211 [2/4] (5.78ns)   --->   "%temp = fmul i32 %bitcast_ln535, i32 %beta_read" [../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:578]   --->   Operation 211 'fmul' 'temp' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.78>
ST_48 : Operation 212 [1/4] (5.78ns)   --->   "%temp = fmul i32 %bitcast_ln535, i32 %beta_read" [../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:578]   --->   Operation 212 'fmul' 'temp' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.31>
ST_49 : Operation 213 [2/2] (4.31ns)   --->   "%call_ln535 = call void @depolarize_hls_Pipeline_computeRow, i32 %temp, i32 %Ni_read, i32 %Xi_stream, i32 %Wij_stream, i32 %alpha_read, i32 %temp_1_loc" [../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:578]   --->   Operation 213 'call' 'call_ln535' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 0.00>
ST_50 : Operation 214 [1/2] (0.00ns)   --->   "%call_ln535 = call void @depolarize_hls_Pipeline_computeRow, i32 %temp, i32 %Ni_read, i32 %Xi_stream, i32 %Wij_stream, i32 %alpha_read, i32 %temp_1_loc" [../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:578]   --->   Operation 214 'call' 'call_ln535' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 50> <Delay = 3.65>
ST_51 : Operation 215 [1/1] (0.00ns)   --->   "%empty_43 = wait i32 @_ssdm_op_Wait"   --->   Operation 215 'wait' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 216 [1/1] (3.65ns)   --->   "%Bj_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %Bj_stream" [../src_hls/Prj.cpp:545->../src_hls/Prj.cpp:578]   --->   Operation 216 'read' 'Bj_stream_read' <Predicate = true> <Delay = 3.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 52 <SV = 51> <Delay = 5.78>
ST_52 : Operation 217 [1/1] (0.00ns)   --->   "%bitcast_ln545 = bitcast i32 %Bj_stream_read" [../src_hls/Prj.cpp:545->../src_hls/Prj.cpp:578]   --->   Operation 217 'bitcast' 'bitcast_ln545' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 218 [4/4] (5.78ns)   --->   "%mul10_i = fmul i32 %bitcast_ln545, i32 %biasmul_read" [../src_hls/Prj.cpp:545->../src_hls/Prj.cpp:578]   --->   Operation 218 'fmul' 'mul10_i' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.78>
ST_53 : Operation 219 [3/4] (5.78ns)   --->   "%mul10_i = fmul i32 %bitcast_ln545, i32 %biasmul_read" [../src_hls/Prj.cpp:545->../src_hls/Prj.cpp:578]   --->   Operation 219 'fmul' 'mul10_i' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.78>
ST_54 : Operation 220 [2/4] (5.78ns)   --->   "%mul10_i = fmul i32 %bitcast_ln545, i32 %biasmul_read" [../src_hls/Prj.cpp:545->../src_hls/Prj.cpp:578]   --->   Operation 220 'fmul' 'mul10_i' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.78>
ST_55 : Operation 221 [1/4] (5.78ns)   --->   "%mul10_i = fmul i32 %bitcast_ln545, i32 %biasmul_read" [../src_hls/Prj.cpp:545->../src_hls/Prj.cpp:578]   --->   Operation 221 'fmul' 'mul10_i' <Predicate = true> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.92>
ST_56 : Operation 222 [1/1] (0.00ns)   --->   "%temp_1_loc_load = load i32 %temp_1_loc"   --->   Operation 222 'load' 'temp_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 223 [7/7] (5.92ns)   --->   "%temp_3 = fadd i32 %temp_1_loc_load, i32 %mul10_i" [../src_hls/Prj.cpp:545->../src_hls/Prj.cpp:578]   --->   Operation 223 'fadd' 'temp_3' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.92>
ST_57 : Operation 224 [6/7] (5.92ns)   --->   "%temp_3 = fadd i32 %temp_1_loc_load, i32 %mul10_i" [../src_hls/Prj.cpp:545->../src_hls/Prj.cpp:578]   --->   Operation 224 'fadd' 'temp_3' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.92>
ST_58 : Operation 225 [5/7] (5.92ns)   --->   "%temp_3 = fadd i32 %temp_1_loc_load, i32 %mul10_i" [../src_hls/Prj.cpp:545->../src_hls/Prj.cpp:578]   --->   Operation 225 'fadd' 'temp_3' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.92>
ST_59 : Operation 226 [4/7] (5.92ns)   --->   "%temp_3 = fadd i32 %temp_1_loc_load, i32 %mul10_i" [../src_hls/Prj.cpp:545->../src_hls/Prj.cpp:578]   --->   Operation 226 'fadd' 'temp_3' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.92>
ST_60 : Operation 227 [3/7] (5.92ns)   --->   "%temp_3 = fadd i32 %temp_1_loc_load, i32 %mul10_i" [../src_hls/Prj.cpp:545->../src_hls/Prj.cpp:578]   --->   Operation 227 'fadd' 'temp_3' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.92>
ST_61 : Operation 228 [2/7] (5.92ns)   --->   "%temp_3 = fadd i32 %temp_1_loc_load, i32 %mul10_i" [../src_hls/Prj.cpp:545->../src_hls/Prj.cpp:578]   --->   Operation 228 'fadd' 'temp_3' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.92>
ST_62 : Operation 229 [1/7] (5.92ns)   --->   "%temp_3 = fadd i32 %temp_1_loc_load, i32 %mul10_i" [../src_hls/Prj.cpp:545->../src_hls/Prj.cpp:578]   --->   Operation 229 'fadd' 'temp_3' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 3.65>
ST_63 : Operation 230 [1/1] (0.00ns)   --->   "%speclooptripcount_ln534 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000" [../src_hls/Prj.cpp:534->../src_hls/Prj.cpp:578]   --->   Operation 230 'speclooptripcount' 'speclooptripcount_ln534' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 231 [1/1] (0.00ns)   --->   "%specloopname_ln533 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../src_hls/Prj.cpp:533->../src_hls/Prj.cpp:578]   --->   Operation 231 'specloopname' 'specloopname_ln533' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 232 [1/1] (0.00ns)   --->   "%bitcast_ln546 = bitcast i32 %temp_3" [../src_hls/Prj.cpp:546->../src_hls/Prj.cpp:578]   --->   Operation 232 'bitcast' 'bitcast_ln546' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 233 [1/1] (3.65ns)   --->   "%write_ln546 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %bwsup_stream_out, i32 %bitcast_ln546" [../src_hls/Prj.cpp:546->../src_hls/Prj.cpp:578]   --->   Operation 233 'write' 'write_ln546' <Predicate = true> <Delay = 3.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_63 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln533 = br void %for.body.i12" [../src_hls/Prj.cpp:533->../src_hls/Prj.cpp:578]   --->   Operation 234 'br' 'br_ln533' <Predicate = true> <Delay = 0.00>

State 64 <SV = 44> <Delay = 7.30>
ST_64 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln554 = sext i62 %trunc_ln5" [../src_hls/Prj.cpp:554->../src_hls/Prj.cpp:581]   --->   Operation 235 'sext' 'sext_ln554' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 236 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln554" [../src_hls/Prj.cpp:554->../src_hls/Prj.cpp:581]   --->   Operation 236 'getelementptr' 'gmem_addr_4' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 237 [1/1] (7.30ns)   --->   "%empty_44 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %Nj_read" [../src_hls/Prj.cpp:554->../src_hls/Prj.cpp:581]   --->   Operation 237 'writereq' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 45> <Delay = 4.27>
ST_65 : Operation 238 [1/1] (0.00ns)   --->   "%empty_45 = wait i32 @_ssdm_op_Wait"   --->   Operation 238 'wait' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 239 [2/2] (4.27ns)   --->   "%call_ln511 = call void @depolarize_hls_Pipeline_store_bwsup, i32 %gmem, i31 %trunc_ln511, i62 %trunc_ln5, i32 %bwsup_stream_out" [../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574]   --->   Operation 239 'call' 'call_ln511' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 46> <Delay = 0.00>
ST_66 : Operation 240 [1/2] (0.00ns)   --->   "%call_ln511 = call void @depolarize_hls_Pipeline_store_bwsup, i32 %gmem, i31 %trunc_ln511, i62 %trunc_ln5, i32 %bwsup_stream_out" [../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574]   --->   Operation 240 'call' 'call_ln511' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 47> <Delay = 7.30>
ST_67 : Operation 241 [5/5] (7.30ns)   --->   "%empty_46 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_4" [../src_hls/Prj.cpp:582]   --->   Operation 241 'writeresp' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 48> <Delay = 7.30>
ST_68 : Operation 242 [4/5] (7.30ns)   --->   "%empty_46 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_4" [../src_hls/Prj.cpp:582]   --->   Operation 242 'writeresp' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 49> <Delay = 7.30>
ST_69 : Operation 243 [3/5] (7.30ns)   --->   "%empty_46 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_4" [../src_hls/Prj.cpp:582]   --->   Operation 243 'writeresp' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 50> <Delay = 7.30>
ST_70 : Operation 244 [2/5] (7.30ns)   --->   "%empty_46 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_4" [../src_hls/Prj.cpp:582]   --->   Operation 244 'writeresp' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 51> <Delay = 7.30>
ST_71 : Operation 245 [1/5] (7.30ns)   --->   "%empty_46 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_4" [../src_hls/Prj.cpp:582]   --->   Operation 245 'writeresp' 'empty_46' <Predicate = (icmp_ln522)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln582 = br void %_Z11store_bwsupRN3hls6streamIfLi0EEEPfi.exit" [../src_hls/Prj.cpp:582]   --->   Operation 246 'br' 'br_ln582' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_71 : Operation 247 [1/1] (0.00ns)   --->   "%ret_ln582 = ret" [../src_hls/Prj.cpp:582]   --->   Operation 247 'ret' 'ret_ln582' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.702ns
The critical path consists of the following:
	wire read operation ('Nj_read') on port 'Nj' [15]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln522', ../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571) [58]  (2.702 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem_addr', ../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571) [64]  (0.000 ns)
	bus request operation ('empty_29', ../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571) on port 'gmem' (../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571) [65]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_29', ../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571) on port 'gmem' (../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571) [65]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_29', ../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571) on port 'gmem' (../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571) [65]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_29', ../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571) on port 'gmem' (../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571) [65]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_29', ../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571) on port 'gmem' (../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571) [65]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_29', ../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571) on port 'gmem' (../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571) [65]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_29', ../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571) on port 'gmem' (../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571) [65]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_29', ../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571) on port 'gmem' (../src_hls/Prj.cpp:522->../src_hls/Prj.cpp:571) [65]  (7.300 ns)

 <State 10>: 6.860ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln485', ../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572) [70]  (6.860 ns)

 <State 11>: 0.796ns
The critical path consists of the following:
	'select' operation 32 bit ('select_ln485', ../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572) [74]  (0.796 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem_addr_1', ../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572) [73]  (0.000 ns)
	bus request operation ('empty_32', ../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572) on port 'gmem' (../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572) [75]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_32', ../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572) on port 'gmem' (../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572) [75]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_32', ../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572) on port 'gmem' (../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572) [75]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_32', ../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572) on port 'gmem' (../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572) [75]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_32', ../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572) on port 'gmem' (../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572) [75]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_32', ../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572) on port 'gmem' (../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572) [75]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_32', ../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572) on port 'gmem' (../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572) [75]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_32', ../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572) on port 'gmem' (../src_hls/Prj.cpp:485->../src_hls/Prj.cpp:572) [75]  (7.300 ns)

 <State 20>: 6.860ns
The critical path consists of the following:
	'mul' operation 63 bit ('mul_ln482', ../src_hls/Prj.cpp:482->../src_hls/Prj.cpp:572) [78]  (6.860 ns)

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 3.646ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln500', ../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573) [84]  (2.702 ns)
	'select' operation 31 bit ('empty_35', ../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573) [88]  (0.944 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem_addr_2', ../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573) [87]  (0.000 ns)
	bus request operation ('empty_36', ../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573) on port 'gmem' (../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573) [90]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_36', ../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573) on port 'gmem' (../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573) [90]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_36', ../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573) on port 'gmem' (../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573) [90]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_36', ../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573) on port 'gmem' (../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573) [90]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_36', ../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573) on port 'gmem' (../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573) [90]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_36', ../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573) on port 'gmem' (../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573) [90]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_36', ../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573) on port 'gmem' (../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573) [90]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_36', ../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573) on port 'gmem' (../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573) [90]  (7.300 ns)

 <State 31>: 4.312ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln500', ../src_hls/Prj.cpp:500->../src_hls/Prj.cpp:573) to 'depolarize_hls_Pipeline_read_Xi' [92]  (4.312 ns)

 <State 32>: 0.000ns
The critical path consists of the following:

 <State 33>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem_addr_3', ../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574) [100]  (0.000 ns)
	bus request operation ('empty_39', ../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574) on port 'gmem' (../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574) [101]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_39', ../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574) on port 'gmem' (../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574) [101]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_39', ../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574) on port 'gmem' (../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574) [101]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_39', ../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574) on port 'gmem' (../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574) [101]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_39', ../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574) on port 'gmem' (../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574) [101]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_39', ../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574) on port 'gmem' (../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574) [101]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_39', ../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574) on port 'gmem' (../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574) [101]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_39', ../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574) on port 'gmem' (../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574) [101]  (7.300 ns)

 <State 41>: 4.277ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln511', ../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574) to 'depolarize_hls_Pipeline_read_Bj' [103]  (4.277 ns)

 <State 42>: 0.000ns
The critical path consists of the following:

 <State 43>: 0.000ns
The critical path consists of the following:

 <State 44>: 6.352ns
The critical path consists of the following:
	'load' operation 31 bit ('i_2_load', ../src_hls/Prj.cpp:533->../src_hls/Prj.cpp:578) on local variable 'i_2' [108]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln533', ../src_hls/Prj.cpp:533->../src_hls/Prj.cpp:578) [110]  (2.702 ns)
	'store' operation 0 bit ('store_ln533', ../src_hls/Prj.cpp:533->../src_hls/Prj.cpp:578) of variable 'add_ln533', ../src_hls/Prj.cpp:533->../src_hls/Prj.cpp:578 on local variable 'i_2' [129]  (1.610 ns)
	blocking operation 2.04 ns on control path)

 <State 45>: 5.784ns
The critical path consists of the following:
	'fmul' operation 32 bit ('temp', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:578) [118]  (5.784 ns)

 <State 46>: 5.784ns
The critical path consists of the following:
	'fmul' operation 32 bit ('temp', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:578) [118]  (5.784 ns)

 <State 47>: 5.784ns
The critical path consists of the following:
	'fmul' operation 32 bit ('temp', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:578) [118]  (5.784 ns)

 <State 48>: 5.784ns
The critical path consists of the following:
	'fmul' operation 32 bit ('temp', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:578) [118]  (5.784 ns)

 <State 49>: 4.312ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln535', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:578) to 'depolarize_hls_Pipeline_computeRow' [120]  (4.312 ns)

 <State 50>: 0.000ns
The critical path consists of the following:

 <State 51>: 3.650ns
The critical path consists of the following:
	fifo read operation ('Bj_stream_read', ../src_hls/Prj.cpp:545->../src_hls/Prj.cpp:578) on port 'Bj_stream', ../src_hls/Prj.cpp:568 (../src_hls/Prj.cpp:545->../src_hls/Prj.cpp:578) [123]  (3.650 ns)

 <State 52>: 5.784ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul10_i', ../src_hls/Prj.cpp:545->../src_hls/Prj.cpp:578) [125]  (5.784 ns)

 <State 53>: 5.784ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul10_i', ../src_hls/Prj.cpp:545->../src_hls/Prj.cpp:578) [125]  (5.784 ns)

 <State 54>: 5.784ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul10_i', ../src_hls/Prj.cpp:545->../src_hls/Prj.cpp:578) [125]  (5.784 ns)

 <State 55>: 5.784ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul10_i', ../src_hls/Prj.cpp:545->../src_hls/Prj.cpp:578) [125]  (5.784 ns)

 <State 56>: 5.926ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_1_loc_load') on local variable 'temp_1_loc' [121]  (0.000 ns)
	'fadd' operation 32 bit ('temp', ../src_hls/Prj.cpp:545->../src_hls/Prj.cpp:578) [126]  (5.926 ns)

 <State 57>: 5.926ns
The critical path consists of the following:
	'fadd' operation 32 bit ('temp', ../src_hls/Prj.cpp:545->../src_hls/Prj.cpp:578) [126]  (5.926 ns)

 <State 58>: 5.926ns
The critical path consists of the following:
	'fadd' operation 32 bit ('temp', ../src_hls/Prj.cpp:545->../src_hls/Prj.cpp:578) [126]  (5.926 ns)

 <State 59>: 5.926ns
The critical path consists of the following:
	'fadd' operation 32 bit ('temp', ../src_hls/Prj.cpp:545->../src_hls/Prj.cpp:578) [126]  (5.926 ns)

 <State 60>: 5.926ns
The critical path consists of the following:
	'fadd' operation 32 bit ('temp', ../src_hls/Prj.cpp:545->../src_hls/Prj.cpp:578) [126]  (5.926 ns)

 <State 61>: 5.926ns
The critical path consists of the following:
	'fadd' operation 32 bit ('temp', ../src_hls/Prj.cpp:545->../src_hls/Prj.cpp:578) [126]  (5.926 ns)

 <State 62>: 5.926ns
The critical path consists of the following:
	'fadd' operation 32 bit ('temp', ../src_hls/Prj.cpp:545->../src_hls/Prj.cpp:578) [126]  (5.926 ns)

 <State 63>: 3.650ns
The critical path consists of the following:
	fifo write operation ('write_ln546', ../src_hls/Prj.cpp:546->../src_hls/Prj.cpp:578) on port 'bwsup_stream_out', ../src_hls/Prj.cpp:568 (../src_hls/Prj.cpp:546->../src_hls/Prj.cpp:578) [128]  (3.650 ns)

 <State 64>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem_addr_4', ../src_hls/Prj.cpp:554->../src_hls/Prj.cpp:581) [134]  (0.000 ns)
	bus request operation ('empty_44', ../src_hls/Prj.cpp:554->../src_hls/Prj.cpp:581) on port 'gmem' (../src_hls/Prj.cpp:554->../src_hls/Prj.cpp:581) [135]  (7.300 ns)

 <State 65>: 4.277ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln511', ../src_hls/Prj.cpp:511->../src_hls/Prj.cpp:574) to 'depolarize_hls_Pipeline_store_bwsup' [137]  (4.277 ns)

 <State 66>: 0.000ns
The critical path consists of the following:

 <State 67>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_46', ../src_hls/Prj.cpp:582) on port 'gmem' (../src_hls/Prj.cpp:582) [138]  (7.300 ns)

 <State 68>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_46', ../src_hls/Prj.cpp:582) on port 'gmem' (../src_hls/Prj.cpp:582) [138]  (7.300 ns)

 <State 69>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_46', ../src_hls/Prj.cpp:582) on port 'gmem' (../src_hls/Prj.cpp:582) [138]  (7.300 ns)

 <State 70>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_46', ../src_hls/Prj.cpp:582) on port 'gmem' (../src_hls/Prj.cpp:582) [138]  (7.300 ns)

 <State 71>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_46', ../src_hls/Prj.cpp:582) on port 'gmem' (../src_hls/Prj.cpp:582) [138]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
