Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Jan 10 16:11:50 2025
| Host         : dvlsi-07 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file decimal_to_bram_bram_rom_timing_summary_routed.rpt -pb decimal_to_bram_bram_rom_timing_summary_routed.pb -rpx decimal_to_bram_bram_rom_timing_summary_routed.rpx -warn_on_violation
| Design       : decimal_to_bram_bram_rom
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.029ns  (logic 3.194ns (52.975%)  route 2.835ns (47.025%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  addr_reg_reg[0]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  addr_reg_reg[0]/Q
                         net (fo=4, routed)           0.664     1.120    data_out_OBUF[2]
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.124     1.244 r  data_out_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           2.171     3.415    data_out_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         2.614     6.029 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.029    data_out[7]
    V15                                                               r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.674ns  (logic 3.174ns (55.931%)  route 2.501ns (44.069%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  addr_reg_reg[0]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  addr_reg_reg[0]/Q
                         net (fo=4, routed)           0.664     1.120    data_out_OBUF[2]
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.124     1.244 r  data_out_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           1.837     3.081    data_out_OBUF[0]
    V14                  OBUF (Prop_obuf_I_O)         2.594     5.674 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.674    data_out[0]
    V14                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.520ns  (logic 3.177ns (57.552%)  route 2.343ns (42.448%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  addr_reg_reg[0]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  addr_reg_reg[0]/Q
                         net (fo=4, routed)           0.664     1.120    data_out_OBUF[2]
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.124     1.244 r  data_out_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           1.679     2.923    data_out_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         2.597     5.520 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.520    data_out[1]
    V13                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.049ns  (logic 3.063ns (60.658%)  route 1.986ns (39.342%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  addr_reg_reg[0]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  addr_reg_reg[0]/Q
                         net (fo=4, routed)           1.986     2.442    data_out_OBUF[2]
    W13                  OBUF (Prop_obuf_I_O)         2.607     5.049 r  data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.049    data_out[5]
    W13                                                               r  data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.899ns  (logic 3.054ns (62.331%)  route 1.845ns (37.669%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  addr_reg_reg[0]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  addr_reg_reg[0]/Q
                         net (fo=4, routed)           1.845     2.301    data_out_OBUF[2]
    W14                  OBUF (Prop_obuf_I_O)         2.598     4.899 r  data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.899    data_out[4]
    W14                                                               r  data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.748ns  (logic 3.054ns (64.319%)  route 1.694ns (35.681%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  addr_reg_reg[0]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  addr_reg_reg[0]/Q
                         net (fo=4, routed)           1.694     2.150    data_out_OBUF[2]
    U16                  OBUF (Prop_obuf_I_O)         2.598     4.748 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.748    data_out[2]
    U16                                                               r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            addr_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.838ns  (logic 0.936ns (50.943%)  route 0.902ns (49.057%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  addr_IBUF[0]_inst/O
                         net (fo=1, routed)           0.902     1.838    addr_IBUF[0]
    SLICE_X0Y2           FDRE                                         r  addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            addr_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.525ns  (logic 0.165ns (31.511%)  route 0.360ns (68.489%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  addr_IBUF[0]_inst/O
                         net (fo=1, routed)           0.360     0.525    addr_IBUF[0]
    SLICE_X0Y2           FDRE                                         r  addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.601ns  (logic 1.256ns (78.447%)  route 0.345ns (21.553%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  addr_reg_reg[0]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  addr_reg_reg[0]/Q
                         net (fo=4, routed)           0.345     0.486    data_out_OBUF[2]
    U16                  OBUF (Prop_obuf_I_O)         1.115     1.601 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.601    data_out[2]
    U16                                                               r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.670ns  (logic 1.256ns (75.190%)  route 0.414ns (24.810%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  addr_reg_reg[0]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  addr_reg_reg[0]/Q
                         net (fo=4, routed)           0.414     0.555    data_out_OBUF[2]
    W14                  OBUF (Prop_obuf_I_O)         1.115     1.670 r  data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.670    data_out[4]
    W14                                                               r  data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.734ns  (logic 1.265ns (72.933%)  route 0.469ns (27.067%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  addr_reg_reg[0]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  addr_reg_reg[0]/Q
                         net (fo=4, routed)           0.469     0.610    data_out_OBUF[2]
    W13                  OBUF (Prop_obuf_I_O)         1.124     1.734 r  data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.734    data_out[5]
    W13                                                               r  data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.886ns  (logic 1.300ns (68.922%)  route 0.586ns (31.078%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  addr_reg_reg[0]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  addr_reg_reg[0]/Q
                         net (fo=4, routed)           0.241     0.382    data_out_OBUF[2]
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.045     0.427 r  data_out_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           0.345     0.772    data_out_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         1.114     1.886 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.886    data_out[1]
    V13                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.953ns  (logic 1.297ns (66.387%)  route 0.657ns (33.613%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  addr_reg_reg[0]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  addr_reg_reg[0]/Q
                         net (fo=4, routed)           0.241     0.382    data_out_OBUF[2]
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.045     0.427 r  data_out_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           0.416     0.843    data_out_OBUF[0]
    V14                  OBUF (Prop_obuf_I_O)         1.111     1.953 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.953    data_out[0]
    V14                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.109ns  (logic 1.317ns (62.440%)  route 0.792ns (37.560%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  addr_reg_reg[0]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  addr_reg_reg[0]/Q
                         net (fo=4, routed)           0.241     0.382    data_out_OBUF[2]
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.045     0.427 r  data_out_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           0.551     0.978    data_out_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         1.131     2.109 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.109    data_out[7]
    V15                                                               r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------





