;
; ARM register and constant definitions...
;
; LPC408x/407x ADC
;

; ---------- Absolute addresses ---------------
ADC_CR				EQU	0x40034000
ADC_GDR 			EQU 0x40034004
ADC_INTEN			EQU 0x4003400C 
ADC_DR0 			EQU 0x40034010
ADC_DR1 			EQU 0x40034014 
ADC_DR2 			EQU 0x40034018 
ADC_DR3 			EQU 0x4003401C 
ADC_DR4 			EQU 0x40034020 
ADC_DR5 			EQU 0x40034024 
ADC_DR6 			EQU 0x40034028 
ADC_DR7 			EQU 0x4003402C
ADC_STAT 			EQU 0x40034030
ADC_TRM 			EQU 0x40034034
	
; ---------- Base/Offset addresses -------------
ADC_BASE			EQU	0x40034000
CR 					EQU 0x000
GDR 				EQU 0x004
INTEN 				EQU 0x00C
DR0 				EQU 0x010
DR1 				EQU 0x014
DR2 				EQU 0x018
DR3 				EQU 0x01C
DR4 				EQU 0x020
DR5 				EQU 0x024
DR6 				EQU 0x028
DR7 				EQU 0x02C 
STAT 				EQU 0x030
TRM 				EQU 0x034
	
CR_SEL0				EQU	0x00000001
CR_SEL1				EQU	0x00000002
CR_SEL2				EQU	0x00000004
CR_SEL3				EQU	0x00000008
CR_SEL4				EQU	0x00000010
CR_SEL5				EQU	0x00000020	
CR_SEL6				EQU	0x00000040
CR_SEL7				EQU	0x00000080

CR_CLKDIV_MASK		EQU 0x0000FF00
CR_CLKDIV_SHIFT		EQU	8

CR_BURST_OFF		EQU 0x00000000
CR_BURST_ON			EQU 0x00010000

CR_POWER_DOWN		EQU 0x00000000
CR_ADC_ON			EQU 0x00200000

CR_NO_START			EQU	0x00000000
CR_START_NOW		EQU	0x01000000
CR_START_P2_10		EQU	0x02000000
CR_START_P1_27		EQU	0x03000000
CR_START_MAT0_1		EQU	0x04000000
CR_START_MAT0_3		EQU	0x05000000
CR_START_MAT1_0		EQU	0x06000000
CR_START_MAT1_1		EQU	0x07000000

CR_EDGE_FALL		EQU	0x08000000
CR_EDGE_RISE		EQU	0x00000000


GDR_RESULT_MASK		EQU	0x0000FFF0
GDR_RESULT_SHFT		EQU	4

GDR_CHNL_MASK		EQU	0x07000000
GDR_CHNL_SHFT		EQU	24
	
GDR_OVERRUN			EQU 0x40000000
GDR_DONE			EQU 0x80000000


INTEN_ADINTEN0		EQU	0x00000001
INTEN_ADINTEN1		EQU	0x00000002
INTEN_ADINTEN2		EQU	0x00000004
INTEN_ADINTEN3		EQU	0x00000008
INTEN_ADINTEN4		EQU	0x00000010
INTEN_ADINTEN5		EQU	0x00000020
INTEN_ADINTEN6		EQU	0x00000040
INTEN_ADINTEN7		EQU	0x00000080
INTEN_ADGINTEN		EQU	0x00000100


DR_RESULT_MASK		EQU	0x0000FFF0
DR_RESULT_SHFT		EQU	4
	
DR_OVERRUN			EQU 0x40000000
DR_DONE				EQU 0x80000000


STAT_DONE0			EQU	0x00000001
STAT_DONE1			EQU	0x00000002
STAT_DONE2			EQU	0x00000004
STAT_DONE3			EQU	0x00000008
STAT_DONE4			EQU	0x00000010
STAT_DONE5			EQU	0x00000020
STAT_DONE6			EQU	0x00000040
STAT_DONE7			EQU	0x00000080
STAT_OVERRUN0		EQU	0x00000100	
STAT_OVERRUN1		EQU	0x00000200	
STAT_OVERRUN2		EQU	0x00000400	
STAT_OVERRUN3		EQU	0x00000800	
STAT_OVERRUN4		EQU	0x00001000	
STAT_OVERRUN5		EQU	0x00002000	
STAT_OVERRUN6		EQU	0x00004000	
STAT_OVERRUN7		EQU	0x00008000		
STAT_ADINT			EQU	0x00010000		

TRM_ADCOFF_MSK		EQU	0x000000F0
TRM_ADCOFF_SHFT		EQU	4

TRM_TRIM_MSK		EQU 0x00000F00
TRM_TRIM_SHFT		EQU 8
	
					END
