Analysis & Synthesis report for Simple_Processor
Thu Nov 16 15:11:53 2023
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for imem:my_imem|altsyncram:altsyncram_component|altsyncram_mrg1:auto_generated
 15. Source assignments for dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated
 16. Parameter Settings for User Entity Instance: imem:my_imem|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: dmem:my_dmem|altsyncram:altsyncram_component
 18. altsyncram Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "processor:my_processor|alu:a_alu"
 20. Port Connectivity Checks: "processor:my_processor|ctrlLogic:getcode"
 21. Port Connectivity Checks: "processor:my_processor|alu:getb"
 22. Port Connectivity Checks: "processor:my_processor|reg_12:pc"
 23. Port Connectivity Checks: "processor:my_processor|pc_4:getpc|rca_12:add4"
 24. Port Connectivity Checks: "clk_dffe:clk4"
 25. Port Connectivity Checks: "clk_dffe:clk2|dffe_reg:dff_ins"
 26. Port Connectivity Checks: "clk_dffe:clk2"
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages
 30. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 16 15:11:53 2023       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; Simple_Processor                            ;
; Top-level Entity Name              ; eval                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,113                                       ;
;     Total combinational functions  ; 2,153                                       ;
;     Dedicated logic registers      ; 1,006                                       ;
; Total registers                    ; 1006                                        ;
; Total pins                         ; 239                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 262,144                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; eval               ; Simple_Processor   ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                     ;
+-------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path          ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                              ; Library ;
+-------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------+---------+
; alu_test.v                                ; yes             ; User Verilog HDL File                  ; D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/alu_test.v                                ;         ;
; regfile.v                                 ; yes             ; User Verilog HDL File                  ; D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/regfile.v                                 ;         ;
; processor.v                               ; yes             ; User Verilog HDL File                  ; D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/processor.v                               ;         ;
; dffe.v                                    ; yes             ; User Verilog HDL File                  ; D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/dffe.v                                    ;         ;
; reg_32.v                                  ; yes             ; User Verilog HDL File                  ; D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/reg_32.v                                  ;         ;
; full_adder.v                              ; yes             ; User Verilog HDL File                  ; D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/full_adder.v                              ;         ;
; sx.v                                      ; yes             ; User Verilog HDL File                  ; D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/sx.v                                      ;         ;
; pc.v                                      ; yes             ; User Verilog HDL File                  ; D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/pc.v                                      ;         ;
; rca_12.v                                  ; yes             ; User Verilog HDL File                  ; D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/rca_12.v                                  ;         ;
; ctrlLogic.v                               ; yes             ; User Verilog HDL File                  ; D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/ctrlLogic.v                               ;         ;
; imem.v                                    ; yes             ; User Wizard-Generated File             ; D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/imem.v                                    ;         ;
; dmem.v                                    ; yes             ; User Wizard-Generated File             ; D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/dmem.v                                    ;         ;
; clock_divider.v                           ; yes             ; User Verilog HDL File                  ; D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/clock_divider.v                           ;         ;
; eval.v                                    ; yes             ; User Verilog HDL File                  ; D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/eval.v                                    ;         ;
; altsyncram.tdf                            ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf                     ;         ;
; stratix_ram_block.inc                     ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc              ;         ;
; lpm_mux.inc                               ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                        ;         ;
; lpm_decode.inc                            ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc                     ;         ;
; aglobal170.inc                            ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                     ;         ;
; a_rdenreg.inc                             ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                      ;         ;
; altrom.inc                                ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc                         ;         ;
; altram.inc                                ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc                         ;         ;
; altdpram.inc                              ; yes             ; Megafunction                           ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                       ;         ;
; db/altsyncram_mrg1.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/db/altsyncram_mrg1.tdf                    ;         ;
; mif_outputs/mif_outputs/fulltestcases.mif ; yes             ; Auto-Found Memory Initialization File  ; D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/mif_outputs/mif_outputs/fulltestcases.mif ;         ;
; db/altsyncram_l9g1.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/db/altsyncram_l9g1.tdf                    ;         ;
+-------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                    ;
+---------------------------------------------+----------------------------------+
; Resource                                    ; Usage                            ;
+---------------------------------------------+----------------------------------+
; Estimated Total logic elements              ; 3,113                            ;
;                                             ;                                  ;
; Total combinational functions               ; 2153                             ;
; Logic element usage by number of LUT inputs ;                                  ;
;     -- 4 input functions                    ; 1741                             ;
;     -- 3 input functions                    ; 376                              ;
;     -- <=2 input functions                  ; 36                               ;
;                                             ;                                  ;
; Logic elements by mode                      ;                                  ;
;     -- normal mode                          ; 2058                             ;
;     -- arithmetic mode                      ; 95                               ;
;                                             ;                                  ;
; Total registers                             ; 1006                             ;
;     -- Dedicated logic registers            ; 1006                             ;
;     -- I/O registers                        ; 0                                ;
;                                             ;                                  ;
; I/O pins                                    ; 239                              ;
; Total memory bits                           ; 262144                           ;
;                                             ;                                  ;
; Embedded Multiplier 9-bit elements          ; 0                                ;
;                                             ;                                  ;
; Maximum fan-out node                        ; clk_dffe:clk4|dffe_reg:dff_ins|q ;
; Maximum fan-out                             ; 1007                             ;
; Total fan-out                               ; 13563                            ;
; Average fan-out                             ; 3.66                             ;
+---------------------------------------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                       ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                               ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------+-----------------+--------------+
; |eval                                     ; 2153 (0)            ; 1006 (0)                  ; 262144      ; 0            ; 0       ; 0         ; 239  ; 0            ; |eval                                                                             ; eval            ; work         ;
;    |clk_dffe:clk2|                        ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|clk_dffe:clk2                                                               ; clk_dffe        ; work         ;
;       |dffe_reg:dff_ins|                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|clk_dffe:clk2|dffe_reg:dff_ins                                              ; dffe_reg        ; work         ;
;    |clk_dffe:clk4|                        ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|clk_dffe:clk4                                                               ; clk_dffe        ; work         ;
;       |dffe_reg:dff_ins|                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|clk_dffe:clk4|dffe_reg:dff_ins                                              ; dffe_reg        ; work         ;
;    |dmem:my_dmem|                         ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|dmem:my_dmem                                                                ; dmem            ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|dmem:my_dmem|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_l9g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated ; altsyncram_l9g1 ; work         ;
;    |imem:my_imem|                         ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|imem:my_imem                                                                ; imem            ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|imem:my_imem|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_mrg1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|imem:my_imem|altsyncram:altsyncram_component|altsyncram_mrg1:auto_generated ; altsyncram_mrg1 ; work         ;
;    |processor:my_processor|               ; 761 (281)           ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|processor:my_processor                                                      ; processor       ; work         ;
;       |alu:a_alu|                         ; 382 (382)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|processor:my_processor|alu:a_alu                                            ; alu             ; work         ;
;       |alu:getb|                          ; 53 (53)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|processor:my_processor|alu:getb                                             ; alu             ; work         ;
;       |ctrlLogic:getcode|                 ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|processor:my_processor|ctrlLogic:getcode                                    ; ctrlLogic       ; work         ;
;       |pc_4:getpc|                        ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|processor:my_processor|pc_4:getpc                                           ; pc_4            ; work         ;
;          |rca_12:add4|                    ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|processor:my_processor|pc_4:getpc|rca_12:add4                               ; rca_12          ; work         ;
;             |full_adder:FA10|             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|processor:my_processor|pc_4:getpc|rca_12:add4|full_adder:FA10               ; full_adder      ; work         ;
;             |full_adder:FA11|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|processor:my_processor|pc_4:getpc|rca_12:add4|full_adder:FA11               ; full_adder      ; work         ;
;             |full_adder:FA12|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|processor:my_processor|pc_4:getpc|rca_12:add4|full_adder:FA12               ; full_adder      ; work         ;
;             |full_adder:FA2|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|processor:my_processor|pc_4:getpc|rca_12:add4|full_adder:FA2                ; full_adder      ; work         ;
;             |full_adder:FA3|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|processor:my_processor|pc_4:getpc|rca_12:add4|full_adder:FA3                ; full_adder      ; work         ;
;             |full_adder:FA4|              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|processor:my_processor|pc_4:getpc|rca_12:add4|full_adder:FA4                ; full_adder      ; work         ;
;             |full_adder:FA5|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|processor:my_processor|pc_4:getpc|rca_12:add4|full_adder:FA5                ; full_adder      ; work         ;
;             |full_adder:FA6|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|processor:my_processor|pc_4:getpc|rca_12:add4|full_adder:FA6                ; full_adder      ; work         ;
;             |full_adder:FA7|              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|processor:my_processor|pc_4:getpc|rca_12:add4|full_adder:FA7                ; full_adder      ; work         ;
;             |full_adder:FA8|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|processor:my_processor|pc_4:getpc|rca_12:add4|full_adder:FA8                ; full_adder      ; work         ;
;             |full_adder:FA9|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|processor:my_processor|pc_4:getpc|rca_12:add4|full_adder:FA9                ; full_adder      ; work         ;
;       |reg_12:pc|                         ; 16 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|processor:my_processor|reg_12:pc                                            ; reg_12          ; work         ;
;          |dffe_reg:reg_loop_12[0].df|     ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|processor:my_processor|reg_12:pc|dffe_reg:reg_loop_12[0].df                 ; dffe_reg        ; work         ;
;          |dffe_reg:reg_loop_12[10].df|    ; 6 (6)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|processor:my_processor|reg_12:pc|dffe_reg:reg_loop_12[10].df                ; dffe_reg        ; work         ;
;          |dffe_reg:reg_loop_12[11].df|    ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|processor:my_processor|reg_12:pc|dffe_reg:reg_loop_12[11].df                ; dffe_reg        ; work         ;
;          |dffe_reg:reg_loop_12[1].df|     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|processor:my_processor|reg_12:pc|dffe_reg:reg_loop_12[1].df                 ; dffe_reg        ; work         ;
;          |dffe_reg:reg_loop_12[2].df|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|processor:my_processor|reg_12:pc|dffe_reg:reg_loop_12[2].df                 ; dffe_reg        ; work         ;
;          |dffe_reg:reg_loop_12[3].df|     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|processor:my_processor|reg_12:pc|dffe_reg:reg_loop_12[3].df                 ; dffe_reg        ; work         ;
;          |dffe_reg:reg_loop_12[4].df|     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|processor:my_processor|reg_12:pc|dffe_reg:reg_loop_12[4].df                 ; dffe_reg        ; work         ;
;          |dffe_reg:reg_loop_12[5].df|     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|processor:my_processor|reg_12:pc|dffe_reg:reg_loop_12[5].df                 ; dffe_reg        ; work         ;
;          |dffe_reg:reg_loop_12[6].df|     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|processor:my_processor|reg_12:pc|dffe_reg:reg_loop_12[6].df                 ; dffe_reg        ; work         ;
;          |dffe_reg:reg_loop_12[7].df|     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|processor:my_processor|reg_12:pc|dffe_reg:reg_loop_12[7].df                 ; dffe_reg        ; work         ;
;          |dffe_reg:reg_loop_12[8].df|     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|processor:my_processor|reg_12:pc|dffe_reg:reg_loop_12[8].df                 ; dffe_reg        ; work         ;
;          |dffe_reg:reg_loop_12[9].df|     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|processor:my_processor|reg_12:pc|dffe_reg:reg_loop_12[9].df                 ; dffe_reg        ; work         ;
;    |regfile:my_regfile|                   ; 1390 (1390)         ; 992 (992)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eval|regfile:my_regfile                                                          ; regfile         ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------------------------------------------------------+
; Name                                                                                   ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                                                       ;
+----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------------------------------------------------------+
; dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 32           ; --           ; --           ; 131072 ; None                                                                                      ;
; imem:my_imem|altsyncram:altsyncram_component|altsyncram_mrg1:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 4096         ; 32           ; --           ; --           ; 131072 ; D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/mif_outputs/mif_outputs/FullTestCases.mif ;
+----------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |eval|dmem:my_dmem ; dmem.v          ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |eval|imem:my_imem ; imem.v          ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+----------------------------------------+---------------------------------------------+
; Register name                          ; Reason for Removal                          ;
+----------------------------------------+---------------------------------------------+
; regfile:my_regfile|registers[0][31]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][30]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][29]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][28]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][27]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][26]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][25]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][24]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][23]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][22]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][21]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][20]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][19]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][18]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][17]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][16]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][15]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][14]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][13]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][12]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][11]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][10]    ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][9]     ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][8]     ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][7]     ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][6]     ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][5]     ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][4]     ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][3]     ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][2]     ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][1]     ; Stuck at GND due to stuck port clock_enable ;
; regfile:my_regfile|registers[0][0]     ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 32 ;                                             ;
+----------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                      ;
+-------------------------------------+--------------------------------+---------------------------------------------------------------------------+
; Register name                       ; Reason for Removal             ; Registers Removed due to This Register                                    ;
+-------------------------------------+--------------------------------+---------------------------------------------------------------------------+
; regfile:my_regfile|registers[0][31] ; Stuck at GND                   ; regfile:my_regfile|registers[0][27], regfile:my_regfile|registers[0][26], ;
;                                     ; due to stuck port clock_enable ; regfile:my_regfile|registers[0][25], regfile:my_regfile|registers[0][24], ;
;                                     ;                                ; regfile:my_regfile|registers[0][23], regfile:my_regfile|registers[0][22], ;
;                                     ;                                ; regfile:my_regfile|registers[0][21], regfile:my_regfile|registers[0][20], ;
;                                     ;                                ; regfile:my_regfile|registers[0][19], regfile:my_regfile|registers[0][18], ;
;                                     ;                                ; regfile:my_regfile|registers[0][17], regfile:my_regfile|registers[0][16]  ;
+-------------------------------------+--------------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1006  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 10    ;
; Number of registers using Asynchronous Clear ; 1006  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 992   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |eval|processor:my_processor|ctrl_readRegB[3]     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |eval|processor:my_processor|ctrl_writeReg[1]     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |eval|processor:my_processor|data_writeReg[3]     ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |eval|regfile:my_regfile|Mux15                    ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |eval|regfile:my_regfile|Mux55                    ;
; 35:1               ; 4 bits    ; 92 LEs        ; 20 LEs               ; 72 LEs                 ; No         ; |eval|processor:my_processor|alu:a_alu|Selector23 ;
; 36:1               ; 4 bits    ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; No         ; |eval|processor:my_processor|alu:a_alu|Selector26 ;
; 37:1               ; 2 bits    ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; No         ; |eval|processor:my_processor|alu:a_alu|Selector28 ;
; 38:1               ; 8 bits    ; 200 LEs       ; 56 LEs               ; 144 LEs                ; No         ; |eval|processor:my_processor|data_writeReg[23]    ;
; 38:1               ; 2 bits    ; 50 LEs        ; 14 LEs               ; 36 LEs                 ; No         ; |eval|processor:my_processor|alu:a_alu|Selector31 ;
; 38:1               ; 4 bits    ; 100 LEs       ; 28 LEs               ; 72 LEs                 ; No         ; |eval|processor:my_processor|data_writeReg[15]    ;
; 39:1               ; 4 bits    ; 104 LEs       ; 32 LEs               ; 72 LEs                 ; No         ; |eval|processor:my_processor|data_writeReg[24]    ;
; 40:1               ; 2 bits    ; 52 LEs        ; 18 LEs               ; 34 LEs                 ; No         ; |eval|processor:my_processor|data_writeReg[29]    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for imem:my_imem|altsyncram:altsyncram_component|altsyncram_mrg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: imem:my_imem|altsyncram:altsyncram_component                                                       ;
+------------------------------------+-------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                     ; Type           ;
+------------------------------------+-------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                         ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                        ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                       ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                        ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                       ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                         ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                                       ; Untyped        ;
; WIDTH_A                            ; 32                                                                                        ; Signed Integer ;
; WIDTHAD_A                          ; 12                                                                                        ; Signed Integer ;
; NUMWORDS_A                         ; 4096                                                                                      ; Signed Integer ;
; OUTDATA_REG_A                      ; CLOCK0                                                                                    ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                      ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                      ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                      ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                      ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                      ; Untyped        ;
; WIDTH_B                            ; 1                                                                                         ; Untyped        ;
; WIDTHAD_B                          ; 1                                                                                         ; Untyped        ;
; NUMWORDS_B                         ; 1                                                                                         ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                                                    ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                    ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                    ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                    ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                              ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                    ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                      ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                      ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                      ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                      ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                      ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                      ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                         ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                         ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                      ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                      ; Untyped        ;
; INIT_FILE                          ; D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/mif_outputs/mif_outputs/FullTestCases.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                    ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                    ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                           ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                           ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                     ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                     ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                         ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                              ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_mrg1                                                                           ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dmem:my_dmem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_l9g1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 2                                            ;
; Entity Instance                           ; imem:my_imem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                          ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 4096                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                       ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
; Entity Instance                           ; dmem:my_dmem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                  ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 4096                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|alu:a_alu"                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; isNotEqual ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; isLessThan ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|ctrlLogic:getcode"                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; is_imm ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|alu:getb"                                                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; ctrl_ALUopcode ; Input  ; Info     ; Stuck at GND                                                                        ;
; ctrl_shiftamt  ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_result    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|reg_12:pc" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:my_processor|pc_4:getpc|rca_12:add4"                                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; B[11..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; B[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; c_in     ; Input  ; Info     ; Stuck at GND                                                                        ;
; c_out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_dffe:clk4"                                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "clk_dffe:clk2|dffe_reg:dff_ins" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                     ;
+------+-------+----------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_dffe:clk2"                                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out_ ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 239                         ;
; cycloneiii_ff         ; 1006                        ;
;     CLR               ; 4                           ;
;     CLR SLD           ; 10                          ;
;     ENA CLR           ; 992                         ;
; cycloneiii_lcell_comb ; 2155                        ;
;     arith             ; 95                          ;
;         3 data inputs ; 95                          ;
;     normal            ; 2060                        ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 33                          ;
;         3 data inputs ; 281                         ;
;         4 data inputs ; 1741                        ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 20.00                       ;
; Average LUT depth     ; 17.05                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Thu Nov 16 15:11:21 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Simple_Processor -c Simple_Processor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file regfile_test.v
    Info (12023): Found entity 1: regfile_bad File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/regfile_test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_test.v
    Info (12023): Found entity 1: alu File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/alu_test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file skeleton.v
    Info (12023): Found entity 1: skeleton File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/skeleton.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/regfile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: processor File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/processor.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu_test File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dffe.v
    Info (12023): Found entity 1: dffe_reg File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/dffe.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file reg_32.v
    Info (12023): Found entity 1: reg_32 File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/reg_32.v Line: 1
    Info (12023): Found entity 2: reg_12 File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/reg_32.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file decoder_5_32.v
    Info (12023): Found entity 1: decoder_5_32 File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/decoder_5_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file and_32.v
    Info (12023): Found entity 1: and_32 File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/and_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xor_32_1.v
    Info (12023): Found entity 1: xor_32_1 File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/xor_32_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file or_32.v
    Info (12023): Found entity 1: or_32 File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/or_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_adder.v
    Info (12023): Found entity 1: full_adder File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/full_adder.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file rca_16.v
    Info (12023): Found entity 1: rca_16 File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/rca_16.v Line: 1
    Info (12023): Found entity 2: rca_16_overflow File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/rca_16.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file rca_8.v
    Info (12023): Found entity 1: rca_8 File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/rca_8.v Line: 1
    Info (12023): Found entity 2: rca_8_overflow File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/rca_8.v Line: 23
Info (12021): Found 2 design units, including 2 entities, in source file csa_16.v
    Info (12023): Found entity 1: csa_16 File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/csa_16.v Line: 1
    Info (12023): Found entity 2: csa_16_overflow File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/csa_16.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file csa_32.v
    Info (12023): Found entity 1: csa_32 File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/csa_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sll.v
    Info (12023): Found entity 1: sll File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/sll.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sra.v
    Info (12023): Found entity 1: sra File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/sra.v Line: 1
Info (12021): Found 4 design units, including 4 entities, in source file zero_det.v
    Info (12023): Found entity 1: zero_det File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/zero_det.v Line: 1
    Info (12023): Found entity 2: or_16 File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/zero_det.v Line: 10
    Info (12023): Found entity 3: or_8 File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/zero_det.v Line: 19
    Info (12023): Found entity 4: or_4 File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/zero_det.v Line: 28
Warning (12090): Entity "mux" obtained from "mux.v" instead of from Quartus Prime megafunction library File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/mux.v Line: 1
Info (12021): Found 5 design units, including 5 entities, in source file mux.v
    Info (12023): Found entity 1: mux File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/mux.v Line: 1
    Info (12023): Found entity 2: mux_8 File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/mux.v Line: 7
    Info (12023): Found entity 3: mux_16 File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/mux.v Line: 14
    Info (12023): Found entity 4: mux_32 File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/mux.v Line: 21
    Info (12023): Found entity 5: mux_32_5 File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/mux.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.v
    Info (12023): Found entity 1: alu_tb File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/alu_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sx.v
    Info (12023): Found entity 1: sx File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/sx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: pc_4 File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/pc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rca_12.v
    Info (12023): Found entity 1: rca_12 File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/rca_12.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ctrllogic.v
    Info (12023): Found entity 1: ctrlLogic File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/ctrlLogic.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imem.v
    Info (12023): Found entity 1: imem File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/imem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file dmem.v
    Info (12023): Found entity 1: dmem File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/dmem.v Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file clock_divider.v
    Info (12023): Found entity 1: clock_divider File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/clock_divider.v Line: 1
    Info (12023): Found entity 2: clk_dffe File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/clock_divider.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file skeleton_tb.v
    Info (12023): Found entity 1: skeleton_tb File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/skeleton_tb.v Line: 2
Info (12021): Found 0 design units, including 0 entities, in source file convert_12_32.v
Info (12021): Found 1 design units, including 1 entities, in source file brgen.v
    Info (12023): Found entity 1: brgen File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/brgen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file eval.v
    Info (12023): Found entity 1: eval File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/eval.v Line: 12
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(24): created implicit net for "clock_2" File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/skeleton.v Line: 24
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(24): created implicit net for "clock_2_" File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/skeleton.v Line: 24
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(25): created implicit net for "clock_4" File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/skeleton.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(25): created implicit net for "clock_4_" File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/skeleton.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at skeleton_tb.v(13): created implicit net for "clock_2" File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/skeleton_tb.v Line: 13
Warning (10236): Verilog HDL Implicit Net warning at skeleton_tb.v(13): created implicit net for "clock_2_" File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/skeleton_tb.v Line: 13
Warning (10236): Verilog HDL Implicit Net warning at skeleton_tb.v(14): created implicit net for "clock_4" File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/skeleton_tb.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at skeleton_tb.v(14): created implicit net for "clock_4_" File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/skeleton_tb.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at eval.v(40): created implicit net for "clock_2" File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/eval.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at eval.v(40): created implicit net for "clock_2_" File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/eval.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at eval.v(41): created implicit net for "clock_4" File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/eval.v Line: 41
Warning (10236): Verilog HDL Implicit Net warning at eval.v(41): created implicit net for "clock_4_" File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/eval.v Line: 41
Info (12127): Elaborating entity "eval" for the top level hierarchy
Info (12128): Elaborating entity "clk_dffe" for hierarchy "clk_dffe:clk2" File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/eval.v Line: 40
Info (12128): Elaborating entity "dffe_reg" for hierarchy "clk_dffe:clk2|dffe_reg:dff_ins" File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/clock_divider.v Line: 22
Info (12128): Elaborating entity "imem" for hierarchy "imem:my_imem" File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/eval.v Line: 56
Info (12128): Elaborating entity "altsyncram" for hierarchy "imem:my_imem|altsyncram:altsyncram_component" File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/imem.v Line: 82
Info (12130): Elaborated megafunction instantiation "imem:my_imem|altsyncram:altsyncram_component" File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/imem.v Line: 82
Info (12133): Instantiated megafunction "imem:my_imem|altsyncram:altsyncram_component" with the following parameter: File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/imem.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/mif_outputs/mif_outputs/FullTestCases.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mrg1.tdf
    Info (12023): Found entity 1: altsyncram_mrg1 File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/db/altsyncram_mrg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_mrg1" for hierarchy "imem:my_imem|altsyncram:altsyncram_component|altsyncram_mrg1:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dmem" for hierarchy "dmem:my_dmem" File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/eval.v Line: 68
Info (12128): Elaborating entity "altsyncram" for hierarchy "dmem:my_dmem|altsyncram:altsyncram_component" File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/dmem.v Line: 86
Info (12130): Elaborated megafunction instantiation "dmem:my_dmem|altsyncram:altsyncram_component" File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/dmem.v Line: 86
Info (12133): Instantiated megafunction "dmem:my_dmem|altsyncram:altsyncram_component" with the following parameter: File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/dmem.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l9g1.tdf
    Info (12023): Found entity 1: altsyncram_l9g1 File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/db/altsyncram_l9g1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_l9g1" for hierarchy "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:my_regfile" File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/eval.v Line: 83
Warning (10240): Verilog HDL Always Construct warning at regfile.v(14): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/regfile.v Line: 14
Info (12128): Elaborating entity "processor" for hierarchy "processor:my_processor" File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/eval.v Line: 109
Info (12128): Elaborating entity "pc_4" for hierarchy "processor:my_processor|pc_4:getpc" File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/processor.v Line: 104
Info (12128): Elaborating entity "rca_12" for hierarchy "processor:my_processor|pc_4:getpc|rca_12:add4" File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/pc.v Line: 5
Info (12128): Elaborating entity "full_adder" for hierarchy "processor:my_processor|pc_4:getpc|rca_12:add4|full_adder:FA1" File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/rca_12.v Line: 13
Info (12128): Elaborating entity "reg_12" for hierarchy "processor:my_processor|reg_12:pc" File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/processor.v Line: 105
Info (12128): Elaborating entity "alu" for hierarchy "processor:my_processor|alu:getb" File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/processor.v Line: 108
Warning (10270): Verilog HDL Case Statement warning at alu_test.v(25): incomplete case statement has no default case item File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/alu_test.v Line: 25
Info (12128): Elaborating entity "ctrlLogic" for hierarchy "processor:my_processor|ctrlLogic:getcode" File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/processor.v Line: 112
Info (12128): Elaborating entity "sx" for hierarchy "processor:my_processor|sx:sx_sx" File: D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/processor.v Line: 115
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/output_files/Simple_Processor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3458 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 237 output pins
    Info (21061): Implemented 3155 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 4807 megabytes
    Info: Processing ended: Thu Nov 16 15:11:53 2023
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:51


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/intelFPGA_lite/17.0/ECE550D/Simple_Processor/output_files/Simple_Processor.map.smsg.


