--- a/src/libaio.h
+++ b/src/libaio.h
@@ -107,6 +107,10 @@ typedef enum io_iocb_cmd {
 #  else
 #    error "neither mipseb nor mipsel?"
 #  endif
+#elif defined(__avr32__) /* big endian, 32 bits */
+#define PADDED(x, y)	unsigned y; x
+#define PADDEDptr(x, y)	unsigned y; x
+#define PADDEDul(x, y)	unsigned y; unsigned long x;
 #else
 #error	endian?
 #endif
--- /dev/null
+++ b/src/syscall-avr32.h
@@ -0,0 +1,91 @@
+/*
+ * Copyright (C) 2007 Atmel Corporation
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#define __NR_io_setup		197
+#define __NR_io_destroy		198
+#define __NR_io_getevents	199
+#define __NR_io_submit		200
+#define __NR_io_cancel		201
+
+#define io_syscall1(type,fname,sname,type1,arg1)			\
+type fname(type1 arg1)							\
+{									\
+	register long __r12 __asm__("r12") = (long)arg1;		\
+	register long __res_r12 __asm__("r12");				\
+	register long __scno __asm__("r8") = __NR_##sname;		\
+	__asm__ __volatile__("scall"					\
+			     : "=r"(__res_r12)				\
+			     : "0"(__r12), "r"(__scno)			\
+			     : "memory");				\
+	return (type) __res_r12;					\
+}
+
+#define io_syscall2(type,fname,sname,type1,arg1,type2,arg2)		\
+type fname(type1 arg1, type2 arg2)					\
+{									\
+	register long __r12 __asm__("r12") = (long)arg1;		\
+	register long __r11 __asm__("r11") = (long)arg2;		\
+	register long __res_r12 __asm__("r12");				\
+	register long __scno __asm__("r8") = __NR_##sname;		\
+	__asm__ __volatile__("scall"					\
+			     : "=r"(__res_r12)				\
+			     : "0"(__r12), "r"(__r11), "r"(__scno)	\
+			     : "memory");				\
+	return (type) __res_r12;					\
+}
+
+#define io_syscall3(type,fname,sname,type1,arg1,type2,arg2,type3,arg3)	\
+type fname(type1 arg1, type2 arg2, type3 arg3)				\
+{									\
+	register long __r12 __asm__("r12") = (long)arg1;		\
+	register long __r11 __asm__("r11") = (long)arg2;		\
+	register long __r10 __asm__("r10") = (long)arg3;		\
+	register long __res_r12 __asm__("r12");				\
+	register long __scno __asm__("r8") = __NR_##sname;		\
+	__asm__ __volatile__("scall"					\
+			     : "=r"(__res_r12)				\
+			     : "0"(__r12), "r"(__r11), "r"(__r10),	\
+			       "r"(__scno)				\
+			     : "memory");				\
+	return (type) __res_r12;					\
+}
+
+#define io_syscall4(type,fname,sname,type1,arg1,type2,arg2,type3,arg3,type4,arg4) \
+type fname(type1 arg1, type2 arg2, type3 arg3, type4 arg4)		\
+{									\
+	register long __r12 __asm__("r12") = (long)arg1;		\
+	register long __r11 __asm__("r11") = (long)arg2;		\
+	register long __r10 __asm__("r10") = (long)arg3;		\
+	register long __r9 __asm__("r9") = (long)arg4;			\
+	register long __res_r12 __asm__("r12");				\
+	register long __scno __asm__("r8") = __NR_##sname;		\
+	__asm__ __volatile__("scall"					\
+			     : "=r"(__res_r12)				\
+			     : "0"(__r12), "r"(__r11), "r"(__r10),	\
+			       "r"(__r9), "r"(__scno)			\
+			     : "memory");				\
+	return (type) __res_r12;					\
+}
+
+#define io_syscall5(type,fname,sname,type1,arg1,type2,arg2,type3,arg3,type4,arg4,type5,arg5) \
+type fname(type1 arg1, type2 arg2, type3 arg3, type4 arg4, type5 arg5)	\
+{									\
+	register long __r12 __asm__("r12") = (long)arg1;		\
+	register long __r11 __asm__("r11") = (long)arg2;		\
+	register long __r10 __asm__("r10") = (long)arg3;		\
+	register long __r9 __asm__("r9") = (long)arg4;			\
+	register long __r5 __asm__("r5") = (long)arg5;			\
+	register long __res_r12 __asm__("r12");				\
+	register long __scno __asm__("r8") = __NR_##sname;		\
+	__asm__ __volatile__("scall"					\
+			     : "=r"(__res_r12)				\
+			     : "0"(__r12), "r"(__r11), "r"(__r10),	\
+			       "r"(__r9), "r"(__r5), "r"(__scno)	\
+			     : "memory");				\
+	return (type) __res_r12;					\
+}
--- a/src/syscall.h
+++ b/src/syscall.h
@@ -32,6 +32,8 @@
 #include "syscall-parisc.h"
 #elif defined(__mips__)
 #include "syscall-mips.h"
+#elif defined(__avr32__)
+#include "syscall-avr32.h"
 #else
 #error "add syscall-arch.h"
 #endif
