
---------- Begin Simulation Statistics ----------
final_tick                                 2413357500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 128599                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724072                       # Number of bytes of host memory used
host_op_rate                                   236545                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    29.76                       # Real time elapsed on the host
host_tick_rate                               81106363                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3826504                       # Number of instructions simulated
sim_ops                                       7038499                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002413                       # Number of seconds simulated
sim_ticks                                  2413357500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   5094845                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3578279                       # number of cc regfile writes
system.cpu.committedInsts                     3826504                       # Number of Instructions Simulated
system.cpu.committedOps                       7038499                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.261391                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.261391                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    215102                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   142352                       # number of floating regfile writes
system.cpu.idleCycles                          225723                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                84123                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   980518                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.901363                       # Inst execution rate
system.cpu.iew.exec_refs                      1560202                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     482082                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  503787                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1217316                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                228                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8376                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               615346                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10337836                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1078120                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            169104                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9177338                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   5736                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                206185                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  80484                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                216200                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            316                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        46837                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          37286                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12885381                       # num instructions consuming a value
system.cpu.iew.wb_count                       9066776                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.532861                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6866120                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.878456                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9125147                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15163688                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8743326                       # number of integer regfile writes
system.cpu.ipc                               0.792776                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.792776                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            181929      1.95%      1.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6853090     73.32%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20508      0.22%     75.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                631991      6.76%     82.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1297      0.01%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.03%     82.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                31269      0.33%     82.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12004      0.13%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8636      0.09%     82.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.01%     82.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              16      0.00%     82.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             489      0.01%     82.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             186      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1026669     10.98%     93.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              445624      4.77%     98.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           77107      0.82%     99.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          51949      0.56%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9346442                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  225513                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              433384                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       193906                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             350994                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      136078                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014559                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  108558     79.78%     79.78% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.78% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     79.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     79.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     79.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    440      0.32%     80.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     80.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     51      0.04%     80.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    85      0.06%     80.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     80.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     80.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     80.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     80.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     80.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     80.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     80.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     80.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     80.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     80.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     80.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     80.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     80.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     80.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     80.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     80.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     80.20% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3734      2.74%     82.94% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  4875      3.58%     86.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             12746      9.37%     95.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             5589      4.11%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9075078                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           23014410                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8872870                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13286447                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10335173                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9346442                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2663                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3299331                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17839                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2448                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4205090                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4600993                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.031397                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.327598                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2061431     44.80%     44.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              358167      7.78%     52.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              487449     10.59%     63.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              451719      9.82%     73.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              399748      8.69%     81.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              309213      6.72%     88.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              289451      6.29%     94.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              174063      3.78%     98.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               69752      1.52%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4600993                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.936398                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            223138                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           152063                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1217316                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              615346                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3399978                       # number of misc regfile reads
system.cpu.numCycles                          4826716                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                           10666                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   419                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6598                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15281                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        52243                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          998                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       104999                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            998                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4788                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3317                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3281                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3895                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3895                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4788                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        23964                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        23964                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  23964                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       768000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       768000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  768000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8683                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8683    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8683                       # Request fanout histogram
system.membus.reqLayer2.occupancy            30503000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           46046750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2413357500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             37507                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        28678                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        19820                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           11259                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            15248                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           15248                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         20077                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        17431                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        59973                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        97781                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                157754                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2553344                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3714560                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6267904                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7514                       # Total snoops (count)
system.tol2bus.snoopTraffic                    212288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            60270                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.016625                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.127863                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  59268     98.34%     98.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1002      1.66%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              60270                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           97680500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          49021993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          30117493                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2413357500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                17768                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                26303                       # number of demand (read+write) hits
system.l2.demand_hits::total                    44071                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               17768                       # number of overall hits
system.l2.overall_hits::.cpu.data               26303                       # number of overall hits
system.l2.overall_hits::total                   44071                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2309                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6376                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8685                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2309                       # number of overall misses
system.l2.overall_misses::.cpu.data              6376                       # number of overall misses
system.l2.overall_misses::total                  8685                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    189866500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    496824000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        686690500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    189866500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    496824000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       686690500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            20077                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            32679                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                52756                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           20077                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           32679                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               52756                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.115007                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.195110                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.164626                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.115007                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.195110                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.164626                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82228.886964                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77920.953576                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79066.263673                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82228.886964                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77920.953576                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79066.263673                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3317                       # number of writebacks
system.l2.writebacks::total                      3317                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2309                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6375                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8684                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2309                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6375                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8684                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    166786500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    432979500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    599766000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    166786500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    432979500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    599766000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.115007                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.195079                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.164607                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.115007                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.195079                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.164607                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72233.217843                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67918.352941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69065.637955                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72233.217843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67918.352941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69065.637955                       # average overall mshr miss latency
system.l2.replacements                           7514                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        25361                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            25361                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        25361                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        25361                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        19819                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            19819                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        19819                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        19819                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           82                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            82                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             11353                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11353                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3895                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3895                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    299247000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     299247000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         15248                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15248                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.255443                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.255443                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76828.498074                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76828.498074                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3895                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3895                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    260297000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    260297000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.255443                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.255443                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66828.498074                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66828.498074                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          17768                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              17768                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2309                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2309                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    189866500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    189866500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        20077                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          20077                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.115007                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.115007                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82228.886964                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82228.886964                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2309                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2309                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    166786500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    166786500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.115007                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.115007                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72233.217843                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72233.217843                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14950                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14950                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2481                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2481                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    197577000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    197577000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        17431                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         17431                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.142333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.142333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79636.033857                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79636.033857                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2480                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2480                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    172682500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    172682500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.142275                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.142275                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69630.040323                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69630.040323                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2413357500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1942.991121                       # Cycle average of tags in use
system.l2.tags.total_refs                      104911                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9562                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.971659                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     135.315659                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       367.789265                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1439.886197                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.066072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.179585                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.703069                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.948726                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1469                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          316                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    429542                       # Number of tag accesses
system.l2.tags.data_accesses                   429542                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2413357500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      3282.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2308.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6202.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000919944500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          193                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          193                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               20496                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3073                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8683                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3317                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8683                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3317                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    173                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    35                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.65                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8683                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3317                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.072539                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.640048                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    129.721918                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            177     91.71%     91.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            6      3.11%     94.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            2      1.04%     95.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            5      2.59%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.52%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.52%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           193                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.901554                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.861061                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.201409                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              113     58.55%     58.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      5.18%     63.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               54     27.98%     91.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      5.70%     97.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      1.55%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.52%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           193                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   11072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  555712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               212288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    230.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     87.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2413252000                       # Total gap between requests
system.mem_ctrls.avgGap                     201104.33                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       147712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       396928                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       208768                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 61206016.928697884083                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 164471281.192280888557                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 86505211.101131930947                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2308                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         6375                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         3317                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     71739000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    172991750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  57769804750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31082.76                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27135.96                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17416281.20                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       147712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       408000                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        555712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       147712                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       147712                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       212288                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       212288                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2308                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         6375                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           8683                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         3317                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          3317                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     61206017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    169059081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        230265097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     61206017                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     61206017                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     87963760                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        87963760                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     87963760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     61206017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    169059081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       318228858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 8510                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                3262                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          423                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          656                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          712                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          522                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          496                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          841                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          643                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          354                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          561                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          729                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          602                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          281                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          414                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          460                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          522                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          294                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          181                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          196                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          210                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          217                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          185                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          393                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          304                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          131                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          183                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          201                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          182                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           81                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          130                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          315                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          238                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          115                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                85168250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              42550000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          244730750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10008.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28758.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                6639                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2640                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            78.01                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           80.93                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2480                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   302.787097                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   186.426191                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   307.972055                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          852     34.35%     34.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          605     24.40%     58.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          303     12.22%     70.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          173      6.98%     77.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          127      5.12%     83.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           89      3.59%     86.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           62      2.50%     89.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           39      1.57%     90.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          230      9.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2480                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                544640                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             208768                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              225.677298                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               86.505211                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.44                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               78.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         7882560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         4159320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       27581820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       7542900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 189923760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    682024950                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    352392480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1271507790                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   526.862593                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    909469000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     80340000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1423548500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         9917460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         5252280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       33179580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       9484740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 189923760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    675151890                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    358180320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1281090030                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   530.833095                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    924603250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     80340000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1408414250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2413357500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2413357500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                  80484                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1333913                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  791781                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            694                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1523764                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                870357                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               10910786                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1748                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 238708                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  59263                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 469731                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           31416                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            14786090                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    29431645                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 18397000                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    252118                       # Number of floating rename lookups
system.cpu.rename.committedMaps               9881270                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  4904814                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      10                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   9                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1236164                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2413357500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2413357500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       896772                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           896772                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       896772                       # number of overall hits
system.cpu.icache.overall_hits::total          896772                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        21656                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21656                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        21656                       # number of overall misses
system.cpu.icache.overall_misses::total         21656                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    489174499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    489174499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    489174499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    489174499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       918428                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       918428                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       918428                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       918428                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.023579                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023579                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.023579                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023579                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 22588.405015                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 22588.405015                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 22588.405015                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 22588.405015                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          786                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    49.125000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        19820                       # number of writebacks
system.cpu.icache.writebacks::total             19820                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1579                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1579                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1579                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1579                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        20077                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        20077                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        20077                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        20077                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    409347999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    409347999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    409347999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    409347999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.021860                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021860                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.021860                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.021860                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 20388.902675                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 20388.902675                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 20388.902675                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 20388.902675                       # average overall mshr miss latency
system.cpu.icache.replacements                  19820                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       896772                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          896772                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        21656                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21656                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    489174499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    489174499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       918428                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       918428                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.023579                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023579                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 22588.405015                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 22588.405015                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1579                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1579                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        20077                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        20077                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    409347999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    409347999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.021860                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021860                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 20388.902675                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 20388.902675                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2413357500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.837678                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              916848                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             20076                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             45.668858                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.837678                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995460                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995460                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7367500                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7367500                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2413357500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       78555                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  424459                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1071                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 316                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 252213                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  498                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    237                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     1080760                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      482799                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           348                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           243                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2413357500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2413357500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2413357500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      919107                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           831                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2413357500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1207232                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1636112                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1383569                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                293596                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  80484                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               695017                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  3926                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               11213406                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 17536                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         13989999                       # The number of ROB reads
system.cpu.rob.writes                        20985768                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      1266439                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1266439                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1274107                       # number of overall hits
system.cpu.dcache.overall_hits::total         1274107                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        90285                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          90285                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        90965                       # number of overall misses
system.cpu.dcache.overall_misses::total         90965                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1972847993                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1972847993                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1972847993                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1972847993                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1356724                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1356724                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1365072                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1365072                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.066546                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.066546                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.066638                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.066638                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 21851.337354                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21851.337354                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 21687.989809                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21687.989809                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7578                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           14                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               286                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.496503                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           14                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        25361                       # number of writebacks
system.cpu.dcache.writebacks::total             25361                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        58069                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58069                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58069                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58069                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        32216                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        32216                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        32679                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        32679                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    812481494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    812481494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    824534994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    824534994                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.023745                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023745                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.023939                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023939                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 25219.812950                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25219.812950                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 25231.341045                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25231.341045                       # average overall mshr miss latency
system.cpu.dcache.replacements                  32423                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       917854                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          917854                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        75033                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         75033                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1515010000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1515010000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       992887                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       992887                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.075571                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.075571                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20191.249184                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20191.249184                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        58065                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        58065                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        16968                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16968                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    370058500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    370058500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.017090                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017090                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21809.199670                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21809.199670                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       348585                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         348585                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        15252                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15252                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    457837993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    457837993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       363837                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       363837                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.041920                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.041920                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 30018.226659                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 30018.226659                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15248                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15248                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    442422994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    442422994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.041909                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.041909                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 29015.149134                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29015.149134                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         7668                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          7668                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          680                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          680                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8348                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8348                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.081457                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.081457                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          463                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          463                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     12053500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     12053500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.055462                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.055462                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 26033.477322                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 26033.477322                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2413357500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.077197                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1306786                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             32679                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.988555                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.077197                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992489                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992489                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10953255                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10953255                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2413357500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2413357500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1377135                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1205107                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80654                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               745745                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  739651                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.182831                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   40409                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 20                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           15081                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              10984                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4097                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          775                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         3227421                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             215                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             77471                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      4149161                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.696367                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.519883                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         2111227     50.88%     50.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          671341     16.18%     67.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          318432      7.67%     74.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          334653      8.07%     82.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          156493      3.77%     86.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           68687      1.66%     88.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           50349      1.21%     89.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           48998      1.18%     90.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          388981      9.37%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      4149161                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              3826504                       # Number of instructions committed
system.cpu.commit.opsCommitted                7038499                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     1155990                       # Number of memory references committed
system.cpu.commit.loads                        792857                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     810750                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     123616                       # Number of committed floating point instructions.
system.cpu.commit.integer                     6818815                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 29684                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       138391      1.97%      1.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      5099006     72.44%     74.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        20135      0.29%     74.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       568663      8.08%     82.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          980      0.01%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.03%     82.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        30662      0.44%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11988      0.17%     83.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         8480      0.12%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.02%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           16      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          393      0.01%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv          131      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       765099     10.87%     94.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       343536      4.88%     99.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        27758      0.39%     99.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        19597      0.28%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      7038499                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        388981                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                   3826504                       # Number of Instructions committed
system.cpu.thread0.numOps                     7038499                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1389854                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        6647199                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1377135                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             791044                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       3121961                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  168560                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  781                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          4050                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           65                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    918430                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 30491                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            4600993                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.571263                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.365174                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2653889     57.68%     57.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    84553      1.84%     59.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   153195      3.33%     62.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   165023      3.59%     66.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   122744      2.67%     69.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   151303      3.29%     72.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   138268      3.01%     75.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   188893      4.11%     79.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   943125     20.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              4600993                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.285315                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.377168                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
