================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Fri Feb 24 12:43:23 -0800 2023
    * Version:         2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:         InnerProduct
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  kintex7
    * Target device:   xc7k160t-fbg676-2


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  4 ns
    * C-Synthesis target clock:    4 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       none

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              8
FF:               26
DSP:              1
BRAM:             0
URAM:             0
SRL:              0


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 4.000       |
| Post-Synthesis | 1.589       |
| Post-Route     | 1.538       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+-------------------------------------+-----+----+-----+------+------+-----+--------+-------+---------+-----------+---------------------------------------------------------------------------------+
| Name                                | LUT | FF | DSP | BRAM | URAM | SRL | Pragma | Impl  | Latency | Variable  | Source                                                                          |
+-------------------------------------+-----+----+-----+------+------+-----+--------+-------+---------+-----------+---------------------------------------------------------------------------------+
| inst                                | 8   | 26 | 1   |      |      |     |        |       |         |           |                                                                                 |
|   (inst)                            | 7   | 26 |     |      |      |     |        |       |         |           |                                                                                 |
|   mac_muladd_16s_16s_16ns_16_4_1_U1 | 1   |    | 1   |      |      |     |        |       |         |           |                                                                                 |
|     bind_op mul                     |     |    |     |      |      |     |        | dsp48 | 3       | mul_ln859 | C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859 |
|     bind_op add                     |     |    |     |      |      |     |        | dsp48 | 3       | acc_V_1   | C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859 |
+-------------------------------------+-----+----+-----+------+------+-----+--------+-------+---------+-----------+---------------------------------------------------------------------------------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.01%  | OK     |
| FD                                                        | 50%       | 0.01%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.17%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.17%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 1901      | 3      | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.500ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.350ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+--------------------+-----------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN     | ENDPOINT PIN          | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                    |                       |              |            |                |          DELAY |        DELAY |
+-------+-------+--------------------+-----------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 2.668 | ap_CS_fsm_reg[0]/C | acc_V_fu_46_reg[0]/R  |            1 |         21 |          0.966 |          0.302 |        0.664 |
| Path2 | 2.668 | ap_CS_fsm_reg[0]/C | acc_V_fu_46_reg[1]/R  |            1 |         21 |          0.966 |          0.302 |        0.664 |
| Path3 | 2.668 | ap_CS_fsm_reg[0]/C | acc_V_fu_46_reg[2]/R  |            1 |         21 |          0.966 |          0.302 |        0.664 |
| Path4 | 2.668 | ap_CS_fsm_reg[0]/C | acc_V_fu_46_reg[3]/R  |            1 |         21 |          0.966 |          0.302 |        0.664 |
| Path5 | 2.687 | ap_CS_fsm_reg[0]/C | acc_V_fu_46_reg[12]/R |            1 |         21 |          0.970 |          0.302 |        0.668 |
+-------+-------+--------------------+-----------------------+--------------+------------+----------------+----------------+--------------+

    +---------------------------------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                                             | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------+----------------------+
    | ap_CS_fsm_reg[0]                                                                                        | FLOP_LATCH.flop.FDSE |
    | mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/i_fu_50[2]_i_1 | LUT.others.LUT2      |
    | acc_V_fu_46_reg[0]                                                                                      | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                                             | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------+----------------------+
    | ap_CS_fsm_reg[0]                                                                                        | FLOP_LATCH.flop.FDSE |
    | mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/i_fu_50[2]_i_1 | LUT.others.LUT2      |
    | acc_V_fu_46_reg[1]                                                                                      | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                                             | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------+----------------------+
    | ap_CS_fsm_reg[0]                                                                                        | FLOP_LATCH.flop.FDSE |
    | mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/i_fu_50[2]_i_1 | LUT.others.LUT2      |
    | acc_V_fu_46_reg[2]                                                                                      | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                                             | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------+----------------------+
    | ap_CS_fsm_reg[0]                                                                                        | FLOP_LATCH.flop.FDSE |
    | mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/i_fu_50[2]_i_1 | LUT.others.LUT2      |
    | acc_V_fu_46_reg[3]                                                                                      | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                                             | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------+----------------------+
    | ap_CS_fsm_reg[0]                                                                                        | FLOP_LATCH.flop.FDSE |
    | mac_muladd_16s_16s_16ns_16_4_1_U1/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/i_fu_50[2]_i_1 | LUT.others.LUT2      |
    | acc_V_fu_46_reg[12]                                                                                     | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------------+----------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+-----------------------------------------------------------------------+
| Report Type              | Report Location                                                       |
+--------------------------+-----------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/inner_product_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/inner_product_failfast_routed.rpt                 |
| status                   | impl/verilog/report/inner_product_status_routed.rpt                   |
| timing                   | impl/verilog/report/inner_product_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/inner_product_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/inner_product_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/inner_product_utilization_hierarchical_routed.rpt |
+--------------------------+-----------------------------------------------------------------------+


