#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Mar 26 11:21:26 2022
# Process ID: 3109
# Current directory: /home/eligar/Desktop/Day2
# Command line: vivado
# Log file: /home/eligar/Desktop/Day2/vivado.log
# Journal file: /home/eligar/Desktop/Day2/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/eligar/Desktop/counter_post/counter_post.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 6809.672 ; gain = 339.590 ; free physical = 13218 ; free virtual = 14360
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/eligar/Desktop/Day2/up_counter_post_synthesis.v] -no_script -reset -force -quiet
remove_files  /home/eligar/Desktop/Day2/up_counter_post_synthesis.v
add_files -norecurse /home/eligar/Desktop/Day2/up_counter_post_synthesis.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/eligar/Desktop/counter_post/counter_post.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'upcounter_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/eligar/Desktop/counter_post/counter_post.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj upcounter_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nanditha/Documents/fpga_workshop_collaterals/Day2/counter_files/post_impl_files_for_reference/primitives.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_K
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module fpga_interconnect
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module single_port_ram
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eligar/Desktop/Day2/up_counter_post_synthesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nanditha/Documents/fpga_workshop_collaterals/Day2/counter_files/post_impl_files_for_reference/counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upcounter_testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/eligar/Desktop/counter_post/counter_post.sim/sim_1/behav/xsim'
xelab -wto ff9d137b178c4a9bb0df20d18b8accdf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot upcounter_testbench_behav xil_defaultlib.upcounter_testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto ff9d137b178c4a9bb0df20d18b8accdf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot upcounter_testbench_behav xil_defaultlib.upcounter_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3423] illegal output port connection to 'sumout' [/home/eligar/Desktop/Day2/up_counter_post_synthesis.v:412]
ERROR: [VRFC 10-3423] illegal output port connection to 'cout' [/home/eligar/Desktop/Day2/up_counter_post_synthesis.v:451]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/eligar/Desktop/counter_post/counter_post.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/eligar/Desktop/counter_post/counter_post.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/eligar/Desktop/counter_post/counter_post.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'upcounter_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/eligar/Desktop/counter_post/counter_post.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj upcounter_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nanditha/Documents/fpga_workshop_collaterals/Day2/counter_files/post_impl_files_for_reference/primitives.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_K
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module fpga_interconnect
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module single_port_ram
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/eligar/Desktop/Day2/up_counter_post_synthesis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nanditha/Documents/fpga_workshop_collaterals/Day2/counter_files/post_impl_files_for_reference/counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upcounter_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/eligar/Desktop/counter_post/counter_post.sim/sim_1/behav/xsim'
xelab -wto ff9d137b178c4a9bb0df20d18b8accdf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot upcounter_testbench_behav xil_defaultlib.upcounter_testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto ff9d137b178c4a9bb0df20d18b8accdf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot upcounter_testbench_behav xil_defaultlib.upcounter_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpga_interconnect
Compiling module xil_defaultlib.LUT_K(LUT_MASK=32'b1111111111111...
Compiling module xil_defaultlib.LUT_K(LUT_MASK=32'b01)
Compiling module xil_defaultlib.LUT_K(LUT_MASK=32'b0100010000000...
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.LUT_K(LUT_MASK=32'b0110100000000...
Compiling module xil_defaultlib.LUT_K(LUT_MASK=32'b0110000000000...
Compiling module xil_defaultlib.LUT_K(LUT_MASK=32'b011011000)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.up_counter
Compiling module xil_defaultlib.upcounter_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot upcounter_testbench_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/eligar/Desktop/counter_post/counter_post.sim/sim_1/behav/xsim/xsim.dir/upcounter_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/eligar/Desktop/counter_post/counter_post.sim/sim_1/behav/xsim/xsim.dir/upcounter_testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Mar 26 11:36:25 2022. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Mar 26 11:36:25 2022...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 7115.145 ; gain = 0.000 ; free physical = 12998 ; free virtual = 14231
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/eligar/Desktop/counter_post/counter_post.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "upcounter_testbench_behav -key {Behavioral:sim_1:Functional:upcounter_testbench} -tclbatch {upcounter_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source upcounter_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'upcounter_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 7301.996 ; gain = 186.852 ; free physical = 12945 ; free virtual = 14189
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7301.996 ; gain = 0.000 ; free physical = 12719 ; free virtual = 14227
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 26 14:52:28 2022...
