C:\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\project\ECP5_Wishbone\work\diamond\versa_ecp5\ae53   -part LFE5UM_45F  -package BG381C  -grade -8    -maxfan 200 -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -auto_constrain_io -summaryfile C:\project\ECP5_Wishbone\work\diamond\versa_ecp5\ae53\synlog\report\versa_ecp5_ae53_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  versa_ecp5  -implementation  ae53  -flow mapping  -multisrs  -ta_num_paths  32  -oedif  C:\project\ECP5_Wishbone\work\diamond\versa_ecp5\ae53\versa_ecp5_ae53.edi   -freq 280.000   C:\project\ECP5_Wishbone\work\diamond\versa_ecp5\ae53\synwork\versa_ecp5_ae53_prem.srd  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp5um.v  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\project\ECP5_Wishbone\work\diamond\versa_ecp5\ae53\syntmp\versa_ecp5_ae53.plg  -osyn  C:\project\ECP5_Wishbone\work\diamond\versa_ecp5\ae53\versa_ecp5_ae53.srm  -prjdir  C:\project\ECP5_Wishbone\work\diamond\versa_ecp5\ae53\  -prjname  proj_1  -log  C:\project\ECP5_Wishbone\work\diamond\versa_ecp5\ae53\synlog\versa_ecp5_ae53_fpga_mapper.srr  -sn  2021.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\ae53 -part LFE5UM_45F -package BG381C -grade -8 -maxfan 200 -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -auto_constrain_io -summaryfile ..\synlog\report\versa_ecp5_ae53_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module versa_ecp5 -implementation ae53 -flow mapping -multisrs -ta_num_paths 32 -oedif ..\versa_ecp5_ae53.edi -freq 280.000 ..\synwork\versa_ecp5_ae53_prem.srd -devicelib ..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\ecp5um.v -devicelib ..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v -ologparam versa_ecp5_ae53.plg -osyn ..\versa_ecp5_ae53.srm -prjdir ..\ -prjname proj_1 -log ..\synlog\versa_ecp5_ae53_fpga_mapper.srr -sn 2021.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:8
file:..\versa_ecp5_ae53.edi|io:o|time:1645979313|size:2686452|exec:0|csum:
file:..\synwork\versa_ecp5_ae53_prem.srd|io:i|time:1645979305|size:295608|exec:0|csum:ED65F4912B5AFBD71B337F6C08C37625
file:..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\ecp5um.v|io:i|time:1640161406|size:89971|exec:0|csum:960D298011FBC8C19CD387FCAA9B362C
file:..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v|io:i|time:1640161408|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:versa_ecp5_ae53.plg|io:o|time:1645979314|size:2919|exec:0|csum:
file:..\versa_ecp5_ae53.srm|io:o|time:1645979313|size:7933|exec:0|csum:
file:..\synlog\versa_ecp5_ae53_fpga_mapper.srr|io:o|time:1645979314|size:1138903|exec:0|csum:
file:..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe|io:i|time:1640163250|size:41904128|exec:1|csum:850A26577BE3A8A2CCBAB19E7B99C0D2
