
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: D:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.2

Hostname: STARGATE-COMMAN

Implementation : synthesis

# Written on Mon Nov 27 18:11:44 2023

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "X:\Graduate\ECEN5863\ProgrammableLogic\Homework5\HW5\designer\CDC3FF\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start           Requested     Requested     Clock        Clock                   Clock
Level     Clock           Frequency     Period        Type         Group                   Load 
------------------------------------------------------------------------------------------------
0 -       CDC3FF|Bclk     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     3    
                                                                                                
0 -       CDC3FF|Aclk     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     1    
================================================================================================


Clock Load Summary
******************

                Clock     Source         Clock Pin       Non-clock Pin     Non-clock Pin
Clock           Load      Pin            Seq Example     Seq Example       Comb Example 
----------------------------------------------------------------------------------------
CDC3FF|Bclk     3         Bclk(port)     FF1_d.C         -                 -            
                                                                                        
CDC3FF|Aclk     1         Aclk(port)     data.C          -                 -            
========================================================================================
