<!DOCTYPE html><html lang="zh-CN" data-theme="dark"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>YILON - YILON的博客</title><meta name="author" content="YILON"><meta name="copyright" content="YILON"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#0d0d0d"><meta name="description" content="YILON的技术小窝">
<meta property="og:type" content="website">
<meta property="og:title" content="YILON">
<meta property="og:url" content="http://example.com/page/3/index.html">
<meta property="og:site_name" content="YILON">
<meta property="og:description" content="YILON的技术小窝">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://example.com/private_img/avatar.jpg">
<meta property="article:author" content="YILON">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://example.com/private_img/avatar.jpg"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://example.com/page/3/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.xml","preload":false,"top_n_per_article":1,"unescape":false,"languages":{"hits_empty":"找不到您查询的内容：${query}","hits_stats":"共找到 ${hits} 篇文章"}},
  translate: {"defaultEncoding":2,"translateDelay":0,"msgToTraditionalChinese":"繁","msgToSimplifiedChinese":"簡"},
  noticeOutdate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":300},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: true,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'YILON',
  isPost: false,
  isHome: true,
  isHighlightShrink: false,
  isToc: false,
  postUpdate: '2024-11-29 10:19:52'
}</script><script>(win=>{
      win.saveToLocal = {
        set: (key, value, ttl) => {
          if (ttl === 0) return
          const now = Date.now()
          const expiry = now + ttl * 86400000
          const item = {
            value,
            expiry
          }
          localStorage.setItem(key, JSON.stringify(item))
        },
      
        get: key => {
          const itemStr = localStorage.getItem(key)
      
          if (!itemStr) {
            return undefined
          }
          const item = JSON.parse(itemStr)
          const now = Date.now()
      
          if (now > item.expiry) {
            localStorage.removeItem(key)
            return undefined
          }
          return item.value
        }
      }
    
      win.getScript = (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        script.onerror = reject
        script.onload = script.onreadystatechange = function() {
          const loadState = this.readyState
          if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
          script.onload = script.onreadystatechange = null
          resolve()
        }

        Object.keys(attr).forEach(key => {
          script.setAttribute(key, attr[key])
        })

        document.head.appendChild(script)
      })
    
      win.getCSS = (url, id = false) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onerror = reject
        link.onload = link.onreadystatechange = function() {
          const loadState = this.readyState
          if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
          link.onload = link.onreadystatechange = null
          resolve()
        }
        document.head.appendChild(link)
      })
    
      win.activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
        if (t === 'dark') activateDarkMode()
        else if (t === 'light') activateLightMode()
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
      const detectApple = () => {
        if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
          document.documentElement.classList.add('apple')
        }
      }
      detectApple()
    })(window)</script><meta name="generator" content="Hexo 7.3.0"></head><body><div id="web_bg"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/private_img/avatar.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">81</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">88</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">24</div></a></div><hr class="custom-hr"/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友情链接</span></a></div></div></div></div><div class="page" id="body-wrap"><header class="full_page" id="page-header" style="background-image: url('/private_img/Top.svg')"><nav id="nav"><span id="blog-info"><a href="/" title="YILON"><span class="site-name">YILON</span></a></span><div id="menus"><div id="search-button"><a class="site-page social-icon search" href="javascript:void(0);"><i class="fas fa-search fa-fw"></i><span> 搜索</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友情链接</span></a></div></div><div id="toggle-menu"><a class="site-page" href="javascript:void(0);"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="site-info"><h1 id="site-title">YILON</h1><div id="site-subtitle"><span id="subtitle"></span></div><div id="site_social_icons"><a class="social-icon" href="https://github.com/YILON" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="mailto:yilongdyx@163.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div id="scroll-down"><i class="fas fa-angle-down scroll-down-effects"></i></div></header><main class="layout" id="content-inner"><div class="recent-posts" id="recent-posts"><div class="recent-post-item"><div class="post_cover left"><a href="/2023/12/09/TI_DSP_TMS320C28x_IQmath%E5%BA%93/" title="TI_DSP_TMS320C28x_IQmath库"><img class="post-bg" src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="TI_DSP_TMS320C28x_IQmath库"></a></div><div class="recent-post-info"><a class="article-title" href="/2023/12/09/TI_DSP_TMS320C28x_IQmath%E5%BA%93/" title="TI_DSP_TMS320C28x_IQmath库">TI_DSP_TMS320C28x_IQmath库</a><div class="article-meta-wrap"><span class="post-meta-date"><i class="far fa-calendar-alt"></i><span class="article-meta-label">发表于</span><time datetime="2023-12-09T01:00:01.000Z" title="发表于 2023-12-09 09:00:01">2023-12-09</time></span><span class="article-meta"><span class="article-meta-separator">|</span><i class="fas fa-inbox"></i><a class="article-meta__categories" href="/categories/%E5%B5%8C%E5%85%A5%E5%BC%8F/">嵌入式</a><i class="fas fa-angle-right article-meta-link"></i><i class="fas fa-inbox"></i><a class="article-meta__categories" href="/categories/%E5%B5%8C%E5%85%A5%E5%BC%8F/DSP/">DSP</a></span></div><div class="content">官网文档
参考链接
概述
德州仪器 TMS320C28x IQmath 库是一套高度优化的高精度数学函数库，
供C/C++程序员在TMS320C28x器件上将浮点算法无缝移植到定点代码中。
这些例程通常用于计算密集型实时应用，在这些应用中，最佳执行速度和高精度至关重要。
通过使用这些例程，可以获得比用标准ANSIC语言编写的同等代码快得多的执行速度。
IQmath库包含五部分：

IQmath头文件

C 程序使用IQmathLib.h
C++ 程序使用IQmathLib.h和IQmathCPP.h


IQmath库
该库包含所有 IQmath 函数和查找表。该库有两个版本:

IQmath.lib:
这是一个索引库，根据 CCS 10.x 中的选项，项目中将使用相应的 EABI 或 COFF 库。
该索引库使用IQmath_coff.lib和IQmath_eabi.lib库创建。
IQmath_f32.lib:
这是一个索引库，根据 CCS 10.x 中的选项，项目中将使用相应的 EABI 或 COFF 库。
该库可与使用 --float_support=fpu32 构建的代码链接 ...</div></div></div><div class="recent-post-item"><div class="post_cover right"><a href="/2023/12/03/FPGA_%E5%9F%BA%E6%9C%AC%E6%A6%82%E5%BF%B5/" title="FPGA_基本概念"><img class="post-bg" src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="FPGA_基本概念"></a></div><div class="recent-post-info"><a class="article-title" href="/2023/12/03/FPGA_%E5%9F%BA%E6%9C%AC%E6%A6%82%E5%BF%B5/" title="FPGA_基本概念">FPGA_基本概念</a><div class="article-meta-wrap"><span class="post-meta-date"><i class="far fa-calendar-alt"></i><span class="article-meta-label">发表于</span><time datetime="2023-12-03T01:00:15.000Z" title="发表于 2023-12-03 09:00:15">2023-12-03</time></span><span class="article-meta"><span class="article-meta-separator">|</span><i class="fas fa-inbox"></i><a class="article-meta__categories" href="/categories/FPGA/">FPGA</a><i class="fas fa-angle-right article-meta-link"></i><i class="fas fa-inbox"></i><a class="article-meta__categories" href="/categories/FPGA/verilog/">verilog</a></span></div><div class="content">基于正点原子相关教程整理。后续不再声明。
概述

专用集成电路ASIC：
内部电路连接固定，因此逻辑功能固定；
设计制造成本高，周期长；
可编程逻辑器件PLD：
内部单元连接可编程，可得到不同逻辑功能。
基本原理：任何逻辑函数式都可变换与/或表达式，即任一逻辑函数都能用一级与/或逻辑电路实现。

简单PLD（SPLD）
复杂PLD（CPLD）
现场可编程门阵列FPGA



FPGA应用领域：

通信
数字信号处理
视频图像处理
高速接口设计
AI
IC验证

主要厂家与型号
参考链接
赛灵思Xilinx(被AMD收购)
按工艺节点，可分为：

16nm(UltraScale+ Series)


ARTIX UltraScale+
KINTEX UltraScale+
VIRTEX UltraScale+


20nm(UltraScale Series)


KINTEX UltraScale
VIRTEX UltraScale


28nm(7 Series)：支持至2035


SPARTAN 7：
系列中价格、功耗和尺寸最低、设计难度也最低，
适用于低端应用，比如协议转换、桥 ...</div></div></div><div class="recent-post-item"><div class="post_cover left"><a href="/2023/12/02/verilog_I2C%E6%80%BB%E7%BA%BF%E6%8E%A5%E5%8F%A3%E6%A8%A1%E5%9D%97%E8%AE%BE%E8%AE%A1/" title="verilog_I2C总线接口模块设计"><img class="post-bg" src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="verilog_I2C总线接口模块设计"></a></div><div class="recent-post-info"><a class="article-title" href="/2023/12/02/verilog_I2C%E6%80%BB%E7%BA%BF%E6%8E%A5%E5%8F%A3%E6%A8%A1%E5%9D%97%E8%AE%BE%E8%AE%A1/" title="verilog_I2C总线接口模块设计">verilog_I2C总线接口模块设计</a><div class="article-meta-wrap"><span class="post-meta-date"><i class="far fa-calendar-alt"></i><span class="article-meta-label">发表于</span><time datetime="2023-12-02T04:00:14.000Z" title="发表于 2023-12-02 12:00:14">2023-12-02</time></span><span class="article-meta"><span class="article-meta-separator">|</span><i class="fas fa-inbox"></i><a class="article-meta__categories" href="/categories/FPGA/">FPGA</a><i class="fas fa-angle-right article-meta-link"></i><i class="fas fa-inbox"></i><a class="article-meta__categories" href="/categories/FPGA/verilog/">verilog</a></span></div><div class="content">I2C总线协议

设计对象
本设计计划为使用I2C通信的EEPROM存储器设计对应的读写控制器。
那么首先应确定协议的格式。
EEPROM有多种读写方式，这里为了简化仅考虑其字节读写方式，
即在一个写周期内对一个字节进行写入或读出。
其写入数据的帧格式如下：

对应的，读取指定地址存储单元的数据的帧格式为：

测试结构
要实现仿真，需要对测试进行建模。
建立这样的一个模型：

最左侧的便是测试的顶层模块(Top module)，用以产生和接收各种信号，
中间的是便是设计的读写控制器，
右侧的则是EEPROM的行为模型（因为在仿真测试阶段不可能直接连接实物）
EEPROM行为模型
由于主要是为了测试用，可以不用考虑是否能够综合，
只要和实际的EEPROM模型行为一致即可。
为进一步简化设计，只对相关的部分进行建模。
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737 ...</div></div></div><div class="recent-post-item"><div class="post_cover right"><a href="/2023/12/02/verilog_%E9%98%BB%E5%A1%9E%E4%B8%8E%E9%9D%9E%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC/" title="verilog_阻塞与非阻塞赋值"><img class="post-bg" src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="verilog_阻塞与非阻塞赋值"></a></div><div class="recent-post-info"><a class="article-title" href="/2023/12/02/verilog_%E9%98%BB%E5%A1%9E%E4%B8%8E%E9%9D%9E%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC/" title="verilog_阻塞与非阻塞赋值">verilog_阻塞与非阻塞赋值</a><div class="article-meta-wrap"><span class="post-meta-date"><i class="far fa-calendar-alt"></i><span class="article-meta-label">发表于</span><time datetime="2023-12-02T02:00:14.000Z" title="发表于 2023-12-02 10:00:14">2023-12-02</time></span><span class="article-meta"><span class="article-meta-separator">|</span><i class="fas fa-inbox"></i><a class="article-meta__categories" href="/categories/FPGA/">FPGA</a><i class="fas fa-angle-right article-meta-link"></i><i class="fas fa-inbox"></i><a class="article-meta__categories" href="/categories/FPGA/verilog/">verilog</a></span></div><div class="content">阻塞赋值与非阻塞赋值
一般的，要求：

描述组合逻辑的always块中用阻塞赋值&lt;=；
描述时序逻辑的always块中用非阻塞赋值=

记：

RHS——方程式右边
LHS——方程式左边


阻塞赋值是指过程块中的语句是串行执行的（即一条语句执行完成才能执行下一条语句）；
非阻塞赋值是指过程块中的语句是并行执行的，即所有的语句都同时计算RHS，然后再同时更新LHS。

一般可综合的阻塞赋值操作在RHS中不能有延迟（即使零延迟也不允许）。
如果在一个过程块中阻塞赋值的RHS相关变量正好是另一个过程块中阻塞赋值的LHS变量，这两个过程块又用同一个是时钟沿触发，就很容易出现竞争现象。
而对于非阻塞赋值，其只能用于对reg型变量进行赋值，因此只能用在过程块中。
举例说明：
12345678910111213module pipe(input d,input clk,output q3);reg q1,q2,q3;always@(posedge clk)    begin        q1=d;     //第一个赋值句        q2=q1;    //第二个赋值句         ...</div></div></div><div class="recent-post-item"><div class="post_cover left"><a href="/2023/12/02/verilog_%E7%BB%BC%E5%90%88%E7%9A%84%E5%AE%9E%E4%BE%8B/" title="verilog_综合的实例"><img class="post-bg" src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="verilog_综合的实例"></a></div><div class="recent-post-info"><a class="article-title" href="/2023/12/02/verilog_%E7%BB%BC%E5%90%88%E7%9A%84%E5%AE%9E%E4%BE%8B/" title="verilog_综合的实例">verilog_综合的实例</a><div class="article-meta-wrap"><span class="post-meta-date"><i class="far fa-calendar-alt"></i><span class="article-meta-label">发表于</span><time datetime="2023-12-02T01:00:13.000Z" title="发表于 2023-12-02 09:00:13">2023-12-02</time></span><span class="article-meta"><span class="article-meta-separator">|</span><i class="fas fa-inbox"></i><a class="article-meta__categories" href="/categories/FPGA/">FPGA</a><i class="fas fa-angle-right article-meta-link"></i><i class="fas fa-inbox"></i><a class="article-meta__categories" href="/categories/FPGA/verilog/">verilog</a></span></div><div class="content">可综合的Verilog格式规范


每个always块只能由一个事件控制@(event_expression)，而且要紧跟在always关键字后；


always块可以表示时序逻辑或组合逻辑，
也可以既表示电平敏感的透明锁存器又同时表示组合逻辑，但并不推荐这种描述方法，因为容易产生错误和多余的电平敏感的透明锁存器，
如果要为电平敏感的锁存器建模，可使用连续赋值语句。


每个表示时序的always块只能由一个时钟跳变沿触发，置位或复位最好也由该时钟跳变沿触发；


每个在always块中赋值的信号都必须定义为reg型或整型。
而且对同一个变量赋值只允许在一个always块内进行。


将信号赋值位'bx，综合器就将其解释为无关状态，这样生成的硬件电路最简洁。


Verilog HDL描述的异步状态机是不能综合的，如果一定要设计异步状态机，可以使用电路图输入的方法设计。


always块中应避免组合反馈回路。
每次执行always块时，在生成组合逻辑的always块中赋值表达式右侧都必须有明确的值，即在赋值表达式右侧的信号都必须在 always @(敏感电平列表)中列出。
如果在赋 ...</div></div></div><div class="recent-post-item"><div class="post_cover right"><a href="/2023/11/26/verilog_%E5%90%8C%E6%AD%A5%E7%8A%B6%E6%80%81%E6%9C%BA/" title="verilog_同步状态机"><img class="post-bg" src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="verilog_同步状态机"></a></div><div class="recent-post-info"><a class="article-title" href="/2023/11/26/verilog_%E5%90%8C%E6%AD%A5%E7%8A%B6%E6%80%81%E6%9C%BA/" title="verilog_同步状态机">verilog_同步状态机</a><div class="article-meta-wrap"><span class="post-meta-date"><i class="far fa-calendar-alt"></i><span class="article-meta-label">发表于</span><time datetime="2023-11-26T08:00:13.000Z" title="发表于 2023-11-26 16:00:13">2023-11-26</time></span><span class="article-meta"><span class="article-meta-separator">|</span><i class="fas fa-inbox"></i><a class="article-meta__categories" href="/categories/FPGA/">FPGA</a><i class="fas fa-angle-right article-meta-link"></i><i class="fas fa-inbox"></i><a class="article-meta__categories" href="/categories/FPGA/verilog/">verilog</a></span></div><div class="content">概述
数字逻辑本质上可分为组合逻辑和时序逻辑两大类。
组合逻辑可以用来完成简单的逻辑功能，比如多路器、与或非逻辑、加法乘法器等；
时序逻辑则可以用来产生于运算过程有关的对各控制信号序列。
在复杂运算逻辑系统中，
往往用同步状态机来产生于时钟节拍密切相关的多个控制信号序列，
用它来控制多路器或数据通道的开启/关闭，
来使有限的组合逻辑运算器资源得到充分的运行。
用可综合的Verilog HDL来设计这样复杂设计逻辑必须遵循一定的规定，
才能使通过综合工具自动生成的电路结构比较合理，彻底消除竞争冒险现象。
数字逻辑电路种类

组合逻辑：输出只是当前输入逻辑电平的有延时函数，与电路的原始状态无关。

与、或、非门组成的网络。
无记忆部件


时序逻辑：输出和当前输入逻辑、电路状态都有关系。

由多个触发器和多个组合逻辑块组成的网络。
有记忆部件



由于逻辑门和信号传递有延迟，
不可能使实际电路的输出与理想的布尔方程计算完全一致，
即实际组合逻辑电路输出的瞬间不确定性是无法避免的。
而时序逻辑电路通过记忆器件保证了一定时间内输入是确定的。
即使实际上输入的稳定也需要时间，这段时间内输入也是 ...</div></div></div><div class="recent-post-item"><div class="post_cover left"><a href="/2023/11/26/verilog_%E7%BC%96%E5%86%99%E4%B8%8E%E9%AA%8C%E8%AF%81%E5%9F%BA%E6%9C%AC%E7%BA%AF%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91%E6%A8%A1%E5%9D%97/" title="verilog_编写与验证基本纯组合逻辑模块"><img class="post-bg" src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="verilog_编写与验证基本纯组合逻辑模块"></a></div><div class="recent-post-info"><a class="article-title" href="/2023/11/26/verilog_%E7%BC%96%E5%86%99%E4%B8%8E%E9%AA%8C%E8%AF%81%E5%9F%BA%E6%9C%AC%E7%BA%AF%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91%E6%A8%A1%E5%9D%97/" title="verilog_编写与验证基本纯组合逻辑模块">verilog_编写与验证基本纯组合逻辑模块</a><div class="article-meta-wrap"><span class="post-meta-date"><i class="far fa-calendar-alt"></i><span class="article-meta-label">发表于</span><time datetime="2023-11-26T04:00:12.000Z" title="发表于 2023-11-26 12:00:12">2023-11-26</time></span><span class="article-meta"><span class="article-meta-separator">|</span><i class="fas fa-inbox"></i><a class="article-meta__categories" href="/categories/FPGA/">FPGA</a><i class="fas fa-angle-right article-meta-link"></i><i class="fas fa-inbox"></i><a class="article-meta__categories" href="/categories/FPGA/verilog/">verilog</a></span></div><div class="content">加法器
1bit全加器的真值表为：



XiX_iXi​
YiY_iYi​
Ci−1C_{i-1}Ci−1​
SiS_iSi​
CiC_iCi​




0
0
0
0
0


0
0
1
1
0


0
1
0
1
0


0
1
1
0
1


1
0
0
1
0


1
0
1
0
1


1
1
0
0
1


1
1
1
1
1




XiX_iXi​与YiY_iYi​表示两个加数；
Ci−1C_{i-1}Ci−1​表示前一位的进位；
SiS_iSi​表示和；
CiC_iCi​表示进位；

对应的，逻辑表达式为：
Ci=XiYi+YiCi−1+XiCi−1C_i = X_i Y_i + Y_iC_{i-1}+X_iC_{i-1}
Ci​=Xi​Yi​+Yi​Ci−1​+Xi​Ci−1​
Si=XiCi‾+YiCi‾+Ci−1Ci‾+XiYiCi−1S_i = X_i\overline{C_i}+Y_i\overline{C_i}+C_{i-1}\overline{C_i}+X_iY_iC_{i-1}
Si​=Xi​Ci​​+Yi​Ci​​+Ci−1​Ci​​+Xi​Yi​ ...</div></div></div><div class="recent-post-item"><div class="post_cover right"><a href="/2023/11/26/verilog_%E5%8E%9F%E8%AF%ADUDP/" title="verilog_原语UDP"><img class="post-bg" src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="verilog_原语UDP"></a></div><div class="recent-post-info"><a class="article-title" href="/2023/11/26/verilog_%E5%8E%9F%E8%AF%ADUDP/" title="verilog_原语UDP">verilog_原语UDP</a><div class="article-meta-wrap"><span class="post-meta-date"><i class="far fa-calendar-alt"></i><span class="article-meta-label">发表于</span><time datetime="2023-11-26T02:00:11.000Z" title="发表于 2023-11-26 10:00:11">2023-11-26</time></span><span class="article-meta"><span class="article-meta-separator">|</span><i class="fas fa-inbox"></i><a class="article-meta__categories" href="/categories/FPGA/">FPGA</a><i class="fas fa-angle-right article-meta-link"></i><i class="fas fa-inbox"></i><a class="article-meta__categories" href="/categories/FPGA/verilog/">verilog</a></span></div><div class="content">用户定义的原语UDP
利用UDP可自定义设计基本逻辑元件的功能。
由于UDP是用查表的方法来确定输出的，
用仿真器进行仿真时对它的处理速度比一般编写的模块要快很多。
UDP只能描述简单的能用真值表描述的组合或时序逻辑。
基本语法
1234567891011121314151617primitive gate_name(out_1,in_1,in_2,in_3,...)     output out_1;    input  in_1,in_2,...;    reg    out_1;    initial        begin            //输出端口寄存器或时序逻辑内部寄存器赋初值(0,1或X)        end    table     //真值表,下面lg表示0，1，或X       in_1          in_2       in_3      ...   :  out_1        lg             lg          lg      ...   :  lg;       lg             lg          lg ...</div></div></div><div class="recent-post-item"><div class="post_cover left"><a href="/2023/11/26/verilog_%E6%A8%A1%E5%9E%8B%E7%9A%84%E4%B8%8D%E5%90%8C%E6%8A%BD%E8%B1%A1%E7%BA%A7%E5%88%AB/" title="verilog_模型的不同抽象级别"><img class="post-bg" src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="verilog_模型的不同抽象级别"></a></div><div class="recent-post-info"><a class="article-title" href="/2023/11/26/verilog_%E6%A8%A1%E5%9E%8B%E7%9A%84%E4%B8%8D%E5%90%8C%E6%8A%BD%E8%B1%A1%E7%BA%A7%E5%88%AB/" title="verilog_模型的不同抽象级别">verilog_模型的不同抽象级别</a><div class="article-meta-wrap"><span class="post-meta-date"><i class="far fa-calendar-alt"></i><span class="article-meta-label">发表于</span><time datetime="2023-11-26T01:00:11.000Z" title="发表于 2023-11-26 09:00:11">2023-11-26</time></span><span class="article-meta"><span class="article-meta-separator">|</span><i class="fas fa-inbox"></i><a class="article-meta__categories" href="/categories/FPGA/">FPGA</a><i class="fas fa-angle-right article-meta-link"></i><i class="fas fa-inbox"></i><a class="article-meta__categories" href="/categories/FPGA/verilog/">verilog</a></span></div><div class="content">概述
一个物理电路可以从不同层次来描述（抽象），
从行为和功能的角度来描述称为行为模块；
从电路结构的角度来描述称为结构模块。
抽象可分为以下五级：

系统级（System-level）：
用Verilog提供的高级结构能够实现所设计模块外部性能的模型；
算法级（algorithm-level）：
用Verilog提供的高级结构能实现算法的模型；
寄存器传输级（RTL）：
描述数据在寄存器之间的流动和如何处理、控制这些数据流动的模型；
门级（gate-level）：
描述逻辑门以及逻辑门之间连接的模型；
开关级（switch-level）：
描述器件中三极管和存储节点以及它们之间连接的模型。

对于数字系统的逻辑设计，需要熟练掌握前四级。
门级
Verilog中有关门类型的关键字有26个，最基本的有8个：

与and
与非nand
或非nor
或or
异或xor
异或非xnor
缓冲器buf
非not

门的定义方法：
123门类型 [驱动能力][延时] 门实例名(输出端口,输入端口1,输入端口2,..);   //驱动能力和延时是可选项//输出端口必须放在第一位
以一个例子说明：
1 ...</div></div></div><div class="recent-post-item"><div class="post_cover right"><a href="/2023/11/25/verilog_%E8%BF%9B%E9%98%B6%E8%AF%AD%E6%B3%95/" title="verilog_进阶语法"><img class="post-bg" src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="verilog_进阶语法"></a></div><div class="recent-post-info"><a class="article-title" href="/2023/11/25/verilog_%E8%BF%9B%E9%98%B6%E8%AF%AD%E6%B3%95/" title="verilog_进阶语法">verilog_进阶语法</a><div class="article-meta-wrap"><span class="post-meta-date"><i class="far fa-calendar-alt"></i><span class="article-meta-label">发表于</span><time datetime="2023-11-25T04:00:11.000Z" title="发表于 2023-11-25 12:00:11">2023-11-25</time></span><span class="article-meta"><span class="article-meta-separator">|</span><i class="fas fa-inbox"></i><a class="article-meta__categories" href="/categories/FPGA/">FPGA</a><i class="fas fa-angle-right article-meta-link"></i><i class="fas fa-inbox"></i><a class="article-meta__categories" href="/categories/FPGA/verilog/">verilog</a></span></div><div class="content">结构说明语句
initial
如名所示，该块一般用于测试文件和虚拟模块的编写，
用来产生仿真测试信号和设置信号记录等仿真环境。
一个程序模块可以有多个initial过程块。
每个initial块在仿真一开始就并行运行，
注意其只执行一次。
格式：
12345initial    begin    //多条语句;    end
always
一个程序模块可以有多个always过程块。
每个always语句在仿真一开始就并行运行。
always语句不断地重复执行着，直到仿真过程结束。
而always语句后紧跟着的块是否执行，要视其触发条件是否满足。
格式：
1always 时序控制 语句;
always只有和一定的时序控制结合在一起才有用。
比如
12//生成一个周期为100的无限延续的方波信号always #50 var_1 = ~var_1;
最典型的应用是使用边沿信号或电平信号作为时序控制：
12345678910111213141516171819//边沿信号触发//当clk_1或clk_2出现正边沿时执行下面的程序块always @(posedge clk_1 or posedg ...</div></div></div><nav id="pagination"><div class="pagination"><a class="extend prev" rel="prev" href="/page/2/#content-inner"><i class="fas fa-chevron-left fa-fw"></i></a><a class="page-number" href="/">1</a><a class="page-number" href="/page/2/#content-inner">2</a><span class="page-number current">3</span><a class="page-number" href="/page/4/#content-inner">4</a><span class="space">&hellip;</span><a class="page-number" href="/page/9/#content-inner">9</a><a class="extend next" rel="next" href="/page/4/#content-inner"><i class="fas fa-chevron-right fa-fw"></i></a></div></nav></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/private_img/avatar.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">YILON</div><div class="author-info__description">YILON的技术小窝</div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">81</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">88</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">24</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/YILON"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/YILON" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="mailto:yilongdyx@163.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">欢迎来到我的博客！</div></div><div class="sticky_layout"><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2023/10/20/VS_code%E7%8E%AF%E5%A2%83%E7%BC%96%E5%86%99c_c++/" title="VS code环境编写c/c++"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="VS code环境编写c/c++"/></a><div class="content"><a class="title" href="/2023/10/20/VS_code%E7%8E%AF%E5%A2%83%E7%BC%96%E5%86%99c_c++/" title="VS code环境编写c/c++">VS code环境编写c/c++</a><time datetime="2024-11-29T02:14:58.828Z" title="更新于 2024-11-29 10:14:58">2024-11-29</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2023/11/11/TI_DSP_TMS320F2812_%E5%AD%98%E5%82%A8%E7%A9%BA%E9%97%B4%E4%B8%8E%E5%90%AF%E5%8A%A8%E8%BF%87%E7%A8%8B/" title="TI_DSP_TMS320F2812_存储空间与启动过程"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="TI_DSP_TMS320F2812_存储空间与启动过程"/></a><div class="content"><a class="title" href="/2023/11/11/TI_DSP_TMS320F2812_%E5%AD%98%E5%82%A8%E7%A9%BA%E9%97%B4%E4%B8%8E%E5%90%AF%E5%8A%A8%E8%BF%87%E7%A8%8B/" title="TI_DSP_TMS320F2812_存储空间与启动过程">TI_DSP_TMS320F2812_存储空间与启动过程</a><time datetime="2024-11-29T02:14:31.876Z" title="更新于 2024-11-29 10:14:31">2024-11-29</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2023/10/20/makefile%E4%B8%8Ecmake%E7%AE%80%E8%A6%81%E6%95%99%E7%A8%8B/" title="makefile与cmake简要教程"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="makefile与cmake简要教程"/></a><div class="content"><a class="title" href="/2023/10/20/makefile%E4%B8%8Ecmake%E7%AE%80%E8%A6%81%E6%95%99%E7%A8%8B/" title="makefile与cmake简要教程">makefile与cmake简要教程</a><time datetime="2024-11-29T02:11:45.083Z" title="更新于 2024-11-29 10:11:45">2024-11-29</time></div></div></div></div><div class="card-widget card-categories"><div class="item-headline">
            <i class="fas fa-folder-open"></i>
            <span>分类</span>
            
            </div>
            <ul class="card-category-list" id="aside-cat-list">
            <li class="card-category-list-item "><a class="card-category-list-link" href="/categories/C%E8%AF%AD%E8%A8%80/"><span class="card-category-list-name">C语言</span><span class="card-category-list-count">6</span></a></li><li class="card-category-list-item "><a class="card-category-list-link" href="/categories/FPGA/"><span class="card-category-list-name">FPGA</span><span class="card-category-list-count">17</span></a><ul class="card-category-list child"><li class="card-category-list-item "><a class="card-category-list-link" href="/categories/FPGA/VHDL/"><span class="card-category-list-name">VHDL</span><span class="card-category-list-count">5</span></a></li><li class="card-category-list-item "><a class="card-category-list-link" href="/categories/FPGA/verilog/"><span class="card-category-list-name">verilog</span><span class="card-category-list-count">11</span></a></li></ul></li><li class="card-category-list-item "><a class="card-category-list-link" href="/categories/MATLAB/"><span class="card-category-list-name">MATLAB</span><span class="card-category-list-count">8</span></a><ul class="card-category-list child"><li class="card-category-list-item "><a class="card-category-list-link" href="/categories/MATLAB/App-Designer/"><span class="card-category-list-name">App Designer</span><span class="card-category-list-count">1</span></a></li><li class="card-category-list-item "><a class="card-category-list-link" href="/categories/MATLAB/Simulink/"><span class="card-category-list-name">Simulink</span><span class="card-category-list-count">5</span></a><ul class="card-category-list child"><li class="card-category-list-item "><a class="card-category-list-link" href="/categories/MATLAB/Simulink/Embedded-Code/"><span class="card-category-list-name">Embedded Code</span><span class="card-category-list-count">5</span></a></li></ul></li></ul></li><li class="card-category-list-item "><a class="card-category-list-link" href="/categories/PCB%E8%AE%BE%E8%AE%A1/"><span class="card-category-list-name">PCB设计</span><span class="card-category-list-count">5</span></a></li><li class="card-category-list-item "><a class="card-category-list-link" href="/categories/%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86/"><span class="card-category-list-name">信号处理</span><span class="card-category-list-count">3</span></a><ul class="card-category-list child"><li class="card-category-list-item "><a class="card-category-list-link" href="/categories/%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86/%E5%B0%8F%E6%B3%A2%E7%90%86%E8%AE%BA/"><span class="card-category-list-name">小波理论</span><span class="card-category-list-count">3</span></a></li></ul></li><li class="card-category-list-item "><a class="card-category-list-link" href="/categories/%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B8%8E%E6%BB%A4%E6%B3%A2/"><span class="card-category-list-name">信号处理与滤波</span><span class="card-category-list-count">2</span></a><ul class="card-category-list child"><li class="card-category-list-item "><a class="card-category-list-link" href="/categories/%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E4%B8%8E%E6%BB%A4%E6%B3%A2/%E6%9C%80%E4%BC%98%E4%BC%B0%E8%AE%A1/"><span class="card-category-list-name">最优估计</span><span class="card-category-list-count">2</span></a></li></ul></li><li class="card-category-list-item "><a class="card-category-list-link" href="/categories/%E5%8D%95%E7%89%87%E6%9C%BA/"><span class="card-category-list-name">单片机</span><span class="card-category-list-count">1</span></a></li><li class="card-category-list-item "><a class="card-category-list-link" href="/categories/%E5%8D%9A%E5%AE%A2%E6%90%AD%E5%BB%BA/"><span class="card-category-list-name">博客搭建</span><span class="card-category-list-count">5</span></a></li><li class="card-category-list-item "><a class="card-category-list-link" href="/categories/%E5%B5%8C%E5%85%A5%E5%BC%8F/"><span class="card-category-list-name">嵌入式</span><span class="card-category-list-count">26</span></a><ul class="card-category-list child"><li class="card-category-list-item "><a class="card-category-list-link" href="/categories/%E5%B5%8C%E5%85%A5%E5%BC%8F/CPLD/"><span class="card-category-list-name">CPLD</span><span class="card-category-list-count">1</span></a></li><li class="card-category-list-item "><a class="card-category-list-link" href="/categories/%E5%B5%8C%E5%85%A5%E5%BC%8F/DSP/"><span class="card-category-list-name">DSP</span><span class="card-category-list-count">24</span></a></li><li class="card-category-list-item "><a class="card-category-list-link" href="/categories/%E5%B5%8C%E5%85%A5%E5%BC%8F/IC/"><span class="card-category-list-name">IC</span><span class="card-category-list-count">1</span></a></li></ul></li><li class="card-category-list-item "><a class="card-category-list-link" href="/categories/%E6%95%B0%E5%AD%A6%E5%9F%BA%E7%A1%80/"><span class="card-category-list-name">数学基础</span><span class="card-category-list-count">1</span></a></li><li class="card-category-list-item "><a class="card-category-list-link" href="/categories/%E6%9D%82%E8%AE%B0/"><span class="card-category-list-name">杂记</span><span class="card-category-list-count">1</span></a></li><li class="card-category-list-item "><a class="card-category-list-link" href="/categories/%E6%A0%91%E8%8E%93%E6%B4%BE/"><span class="card-category-list-name">树莓派</span><span class="card-category-list-count">1</span></a></li><li class="card-category-list-item "><a class="card-category-list-link" href="/categories/%E7%BD%91%E7%BB%9C%E9%80%9A%E4%BF%A1/"><span class="card-category-list-name">网络通信</span><span class="card-category-list-count">5</span></a><ul class="card-category-list child"><li class="card-category-list-item "><a class="card-category-list-link" href="/categories/%E7%BD%91%E7%BB%9C%E9%80%9A%E4%BF%A1/%E9%80%9A%E4%BF%A1%E5%9F%BA%E7%A1%80%E6%A6%82%E5%BF%B5/"><span class="card-category-list-name">通信基础概念</span><span class="card-category-list-count">5</span></a></li></ul></li>
            </ul></div><div class="card-widget card-tags"><div class="item-headline"><i class="fas fa-tags"></i><span>标签</span></div><div class="card-tag-cloud"><a href="/tags/Gerber%E6%96%87%E4%BB%B6/" style="font-size: 1.1em; color: #999">Gerber文件</a> <a href="/tags/TI-DSP-TMS320F2812/" style="font-size: 1.41em; color: #99a5b7">TI_DSP_TMS320F2812</a> <a href="/tags/Lattice-Diamond/" style="font-size: 1.1em; color: #999">Lattice Diamond</a> <a href="/tags/Raspberry-Pi-OS/" style="font-size: 1.1em; color: #999">Raspberry Pi OS</a> <a href="/tags/C2000/" style="font-size: 1.1em; color: #999">C2000</a> <a href="/tags/TI-DSP-C2000/" style="font-size: 1.1em; color: #999">TI_DSP_C2000</a> <a href="/tags/OSI%E4%B8%83%E5%B1%82%E6%A8%A1%E5%9E%8B/" style="font-size: 1.1em; color: #999">OSI七层模型</a> <a href="/tags/makefile/" style="font-size: 1.1em; color: #999">makefile</a> <a href="/tags/%E7%9F%AD%E6%97%B6%E5%82%85%E9%87%8C%E5%8F%B6%E5%8F%98%E6%8D%A2STFT/" style="font-size: 1.1em; color: #999">短时傅里叶变换STFT</a> <a href="/tags/%E9%AB%98%E6%96%AF%E5%AE%9A%E7%90%86/" style="font-size: 1.1em; color: #999">高斯定理</a> <a href="/tags/C%E8%AF%AD%E8%A8%80/" style="font-size: 1.32em; color: #99a2ae">C语言</a> <a href="/tags/Nabla%E7%AE%97%E5%AD%90/" style="font-size: 1.1em; color: #999">Nabla算子</a> <a href="/tags/%E5%AE%9A%E7%82%B9%E6%95%B0/" style="font-size: 1.14em; color: #999b9d">定点数</a> <a href="/tags/simulink/" style="font-size: 1.1em; color: #999">simulink</a> <a href="/tags/esp/" style="font-size: 1.1em; color: #999">esp</a> <a href="/tags/%E6%95%A3%E5%BA%A6/" style="font-size: 1.1em; color: #999">散度</a> <a href="/tags/markdown/" style="font-size: 1.19em; color: #999da1">markdown</a> <a href="/tags/%E4%B8%AA%E4%BA%BA%E5%8D%9A%E5%AE%A2/" style="font-size: 1.1em; color: #999">个人博客</a> <a href="/tags/%E6%B3%A2%E7%89%B9%E7%8E%87/" style="font-size: 1.1em; color: #999">波特率</a> <a href="/tags/%E6%80%BB%E7%BB%93/" style="font-size: 1.1em; color: #999">总结</a> <a href="/tags/TMS320F28377D/" style="font-size: 1.1em; color: #999">TMS320F28377D</a> <a href="/tags/PCB/" style="font-size: 1.28em; color: #99a0aa">PCB</a> <a href="/tags/%E6%AD%A3%E4%BA%A4%E5%B0%8F%E6%B3%A2/" style="font-size: 1.14em; color: #999b9d">正交小波</a> <a href="/tags/%E5%8E%9F%E7%90%86%E5%9B%BE%E5%BA%93/" style="font-size: 1.1em; color: #999">原理图库</a> <a href="/tags/%E4%B8%89%E7%9B%B8%E9%94%81%E7%9B%B8%E7%8E%AF/" style="font-size: 1.1em; color: #999">三相锁相环</a> <a href="/tags/%E5%8D%95-%E5%8F%8C%E5%B7%A5/" style="font-size: 1.1em; color: #999">单/双工</a> <a href="/tags/%E5%93%88%E4%BD%9B%E6%9E%B6%E6%9E%84/" style="font-size: 1.1em; color: #999">哈佛架构</a> <a href="/tags/C/" style="font-size: 1.14em; color: #999b9d">C</a> <a href="/tags/%E5%A4%9A%E5%88%86%E8%BE%A8%E7%8E%87%E8%A7%A3%E6%9E%90/" style="font-size: 1.1em; color: #999">多分辨率解析</a> <a href="/tags/%E6%8C%87%E9%92%88/" style="font-size: 1.1em; color: #999">指针</a> <a href="/tags/PCB%E5%9B%BE%E7%BA%B8/" style="font-size: 1.1em; color: #999">PCB图纸</a> <a href="/tags/TI-DSP-TMS320F28335/" style="font-size: 1.28em; color: #99a0aa">TI_DSP_TMS320F28335</a> <a href="/tags/c%E8%AF%AD%E8%A8%80%E7%BC%96%E8%AF%91%E8%BF%87%E7%A8%8B/" style="font-size: 1.1em; color: #999">c语言编译过程</a> <a href="/tags/gcc-g/" style="font-size: 1.1em; color: #999">gcc/g++</a> <a href="/tags/FPGA/" style="font-size: 1.46em; color: #99a7bb">FPGA</a> <a href="/tags/%E6%97%B6%E9%A2%91%E5%88%86%E6%9E%90/" style="font-size: 1.14em; color: #999b9d">时频分析</a> <a href="/tags/%E5%B9%B6%E8%A1%8C/" style="font-size: 1.1em; color: #999">并行</a> <a href="/tags/%E6%AF%94%E7%89%B9%E7%8E%87/" style="font-size: 1.1em; color: #999">比特率</a> <a href="/tags/matlab/" style="font-size: 1.14em; color: #999b9d">matlab</a> <a href="/tags/butterfly%E4%B8%BB%E9%A2%98/" style="font-size: 1.19em; color: #999da1">butterfly主题</a> <a href="/tags/github-page/" style="font-size: 1.1em; color: #999">github page</a> <a href="/tags/%E5%8D%A1%E5%B0%94%E6%9B%BC%E6%BB%A4%E6%B3%A2/" style="font-size: 1.14em; color: #999b9d">卡尔曼滤波</a> <a href="/tags/%E4%BF%A1%E5%8F%B7%E5%88%86%E7%B1%BB/" style="font-size: 1.1em; color: #999">信号分类</a> <a href="/tags/git/" style="font-size: 1.1em; color: #999">git</a> <a href="/tags/%E7%9B%B4%E5%92%8C/" style="font-size: 1.1em; color: #999">直和</a> <a href="/tags/%E4%B8%B2%E8%A1%8C/" style="font-size: 1.1em; color: #999">串行</a> <a href="/tags/verilog/" style="font-size: 1.37em; color: #99a4b2">verilog</a> <a href="/tags/IQ-math%E5%BA%93/" style="font-size: 1.1em; color: #999">IQ_math库</a> <a href="/tags/TI-DSP-TMS320X28xx%E7%B3%BB%E5%88%97/" style="font-size: 1.1em; color: #999">TI_DSP_TMS320X28xx系列</a> <a href="/tags/CPLD/" style="font-size: 1.1em; color: #999">CPLD</a> <a href="/tags/APP-Designer/" style="font-size: 1.1em; color: #999">APP Designer</a> <a href="/tags/BOM%E8%A1%A8/" style="font-size: 1.1em; color: #999">BOM表</a> <a href="/tags/Altium-Designer/" style="font-size: 1.23em; color: #999ea6">Altium Designer</a> <a href="/tags/%E7%A6%BB%E6%95%A3%E5%B0%8F%E6%B3%A2/" style="font-size: 1.1em; color: #999">离散小波</a> <a href="/tags/Cmake/" style="font-size: 1.14em; color: #999b9d">Cmake</a> <a href="/tags/%E7%BD%91%E7%BB%9C%E6%8B%93%E6%89%91/" style="font-size: 1.1em; color: #999">网络拓扑</a> <a href="/tags/MATLAB-Function%E6%A8%A1%E5%9D%97/" style="font-size: 1.1em; color: #999">MATLAB Function模块</a> <a href="/tags/%E6%97%B6%E5%BB%B6/" style="font-size: 1.1em; color: #999">时延</a> <a href="/tags/MATLAB/" style="font-size: 1.1em; color: #999">MATLAB</a> <a href="/tags/%E6%B3%9B%E5%87%BD%E7%A9%BA%E9%97%B4/" style="font-size: 1.1em; color: #999">泛函空间</a> <a href="/tags/%E5%8A%A8%E6%80%81%E9%93%BE%E6%8E%A5%E5%BA%93/" style="font-size: 1.1em; color: #999">动态链接库</a> <a href="/tags/Q%E6%A0%BC%E5%BC%8F/" style="font-size: 1.14em; color: #999b9d">Q格式</a> <a href="/tags/%E6%95%B0%E6%8D%AE%E8%B0%83%E5%88%B6/" style="font-size: 1.1em; color: #999">数据调制</a> <a href="/tags/%E5%BC%82%E6%AD%A5/" style="font-size: 1.1em; color: #999">异步</a> <a href="/tags/VS-Code/" style="font-size: 1.1em; color: #999">VS Code</a> <a href="/tags/%E6%A0%91%E8%8E%93%E6%B4%BE/" style="font-size: 1.1em; color: #999">树莓派</a> <a href="/tags/%E5%8E%9F%E7%90%86%E5%9B%BE/" style="font-size: 1.1em; color: #999">原理图</a> <a href="/tags/DSP/" style="font-size: 1.5em; color: #99a9bf">DSP</a> <a href="/tags/VHDL/" style="font-size: 1.28em; color: #99a0aa">VHDL</a> <a href="/tags/%E6%AD%A3%E4%BA%A4/" style="font-size: 1.1em; color: #999">正交</a> <a href="/tags/Embedded-Code/" style="font-size: 1.28em; color: #99a0aa">Embedded Code</a> <a href="/tags/%E5%90%8C%E6%AD%A5/" style="font-size: 1.1em; color: #999">同步</a> <a href="/tags/%E5%86%85%E5%AD%98%E7%AE%A1%E7%90%86/" style="font-size: 1.1em; color: #999">内存管理</a> <a href="/tags/PCB%E5%B0%81%E8%A3%85%E5%BA%93/" style="font-size: 1.1em; color: #999">PCB封装库</a> <a href="/tags/hexo/" style="font-size: 1.23em; color: #999ea6">hexo</a> <a href="/tags/mermaid/" style="font-size: 1.1em; color: #999">mermaid</a> <a href="/tags/%E9%BA%A6%E5%85%8B%E6%96%AF%E9%9F%A6%E6%96%B9%E7%A8%8B%E7%BB%84/" style="font-size: 1.1em; color: #999">麦克斯韦方程组</a> <a href="/tags/GUI/" style="font-size: 1.1em; color: #999">GUI</a> <a href="/tags/%E6%9C%80%E4%BC%98%E4%BC%B0%E8%AE%A1/" style="font-size: 1.14em; color: #999b9d">最优估计</a> <a href="/tags/%E5%86%AF%C2%B7%E8%AF%BA%E4%BC%8A%E6%9B%BC%E6%9E%B6%E6%9E%84/" style="font-size: 1.1em; color: #999">冯·诺伊曼架构</a></div></div><div class="card-widget card-archives"><div class="item-headline"><i class="fas fa-archive"></i><span>归档</span><a class="card-more-btn" href="/archives/" title="查看更多">
    <i class="fas fa-angle-right"></i></a></div><ul class="card-archive-list"><li class="card-archive-list-item"><a class="card-archive-list-link" href="/archives/2024/09/"><span class="card-archive-list-date">九月 2024</span><span class="card-archive-list-count">1</span></a></li><li class="card-archive-list-item"><a class="card-archive-list-link" href="/archives/2024/08/"><span class="card-archive-list-date">八月 2024</span><span class="card-archive-list-count">2</span></a></li><li class="card-archive-list-item"><a class="card-archive-list-link" href="/archives/2024/05/"><span class="card-archive-list-date">五月 2024</span><span class="card-archive-list-count">1</span></a></li><li class="card-archive-list-item"><a class="card-archive-list-link" href="/archives/2024/04/"><span class="card-archive-list-date">四月 2024</span><span class="card-archive-list-count">3</span></a></li><li class="card-archive-list-item"><a class="card-archive-list-link" href="/archives/2024/03/"><span class="card-archive-list-date">三月 2024</span><span class="card-archive-list-count">5</span></a></li><li class="card-archive-list-item"><a class="card-archive-list-link" href="/archives/2024/02/"><span class="card-archive-list-date">二月 2024</span><span class="card-archive-list-count">1</span></a></li><li class="card-archive-list-item"><a class="card-archive-list-link" href="/archives/2024/01/"><span class="card-archive-list-date">一月 2024</span><span class="card-archive-list-count">4</span></a></li><li class="card-archive-list-item"><a class="card-archive-list-link" href="/archives/2023/12/"><span class="card-archive-list-date">十二月 2023</span><span class="card-archive-list-count">8</span></a></li></ul></div><div class="card-widget card-webinfo"><div class="item-headline"><i class="fas fa-chart-line"></i><span>网站资讯</span></div><div class="webinfo"><div class="webinfo-item"><div class="item-name">文章数目 :</div><div class="item-count">81</div></div><div class="webinfo-item"><div class="item-name">本站访客数 :</div><div class="item-count" id="busuanzi_value_site_uv"><i class="fa-solid fa-spinner fa-spin"></i></div></div><div class="webinfo-item"><div class="item-name">本站总访问量 :</div><div class="item-count" id="busuanzi_value_site_pv"><i class="fa-solid fa-spinner fa-spin"></i></div></div><div class="webinfo-item"><div class="item-name">最后更新时间 :</div><div class="item-count" id="last-push-date" data-lastPushDate="2024-11-29T02:19:51.737Z"><i class="fa-solid fa-spinner fa-spin"></i></div></div></div></div></div></div></main><footer id="footer" style="background: #20124d"><div id="footer-wrap"><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="translateLink" type="button" title="简繁转换">繁</button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="/js/tw_cn.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.umd.min.js"></script><div class="js-pjax"><script>window.typedJSFn = {
  init: (str) => {
    window.typed = new Typed('#subtitle', Object.assign({
      strings: str,
      startDelay: 300,
      typeSpeed: 150,
      loop: true,
      backSpeed: 50,
    }, null))
  },
  run: (subtitleType) => {
    if (true) {
      if (typeof Typed === 'function') {
        subtitleType()
      } else {
        getScript('https://cdn.jsdelivr.net/npm/typed.js/dist/typed.umd.min.js').then(subtitleType)
      }
    } else {
      subtitleType()
    }
  }
}
</script><script>function subtitleType () {
  if (true) {
    typedJSFn.init("持续思考。")
  } else {
    document.getElementById("subtitle").textContent = "持"
  }
}
typedJSFn.run(subtitleType)</script><script>(() => {
  const $mermaid = document.querySelectorAll('#article-container .mermaid-wrap')
  if ($mermaid.length === 0) return
  const runMermaid = () => {
    window.loadMermaid = true
    const theme = document.documentElement.getAttribute('data-theme') === 'dark' ? 'dark' : 'default'

    Array.from($mermaid).forEach((item, index) => {
      const mermaidSrc = item.firstElementChild
      const mermaidThemeConfig = '%%{init:{ \'theme\':\'' + theme + '\'}}%%\n'
      const mermaidID = 'mermaid-' + index
      const mermaidDefinition = mermaidThemeConfig + mermaidSrc.textContent

      const renderFn = mermaid.render(mermaidID, mermaidDefinition)

      const renderV10 = () => {
        renderFn.then(({svg}) => {
          mermaidSrc.insertAdjacentHTML('afterend', svg)
        })
      }

      const renderV9 = svg => {
        mermaidSrc.insertAdjacentHTML('afterend', svg)
      }

      typeof renderFn === 'string' ? renderV9(renderFn) : renderV10()
    })
  }

  const loadMermaid = () => {
    window.loadMermaid ? runMermaid() : getScript('https://cdn.jsdelivr.net/npm/mermaid/dist/mermaid.min.js').then(runMermaid)
  }

  btf.addGlobalFn('themeChange', runMermaid, 'mermaid')

  window.pjax ? loadMermaid() : document.addEventListener('DOMContentLoaded', loadMermaid)
})()</script></div><script defer="defer" id="ribbon" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/canvas-ribbon.min.js" size="150" alpha="0.6" zIndex="-1" mobile="false" data-click="true"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="is-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据库加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div id="local-search-results"></div><div id="local-search-stats-wrap"></div></div></div><div id="search-mask"></div><script src="/js/search/local-search.js"></script></div></div></body></html>