
*** Running vivado
    with args -log basys3_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source basys3_top.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source basys3_top.tcl -notrace
Command: synth_design -top basys3_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9508
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1024.559 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'basys3_top' [C:/STM1/DE_c/Lab9_complete_project_fpga/ADC_AVG_DAC_System/ADC_AVG_DAC_System.srcs/sources_1/imports/new/basys3_top.sv:28]
INFO: [Synth 8-6157] synthesizing module 'spi_adc' [C:/STM1/DE_c/Lab9_complete_project_fpga/ADC_AVG_DAC_System/ADC_AVG_DAC_System.srcs/sources_1/imports/Lab9_complete_project_fpga/SPI_master.sv:43]
INFO: [Synth 8-155] case statement is not full and has no default [C:/STM1/DE_c/Lab9_complete_project_fpga/ADC_AVG_DAC_System/ADC_AVG_DAC_System.srcs/sources_1/imports/Lab9_complete_project_fpga/SPI_master.sv:136]
INFO: [Synth 8-155] case statement is not full and has no default [C:/STM1/DE_c/Lab9_complete_project_fpga/ADC_AVG_DAC_System/ADC_AVG_DAC_System.srcs/sources_1/imports/Lab9_complete_project_fpga/SPI_master.sv:177]
INFO: [Synth 8-6155] done synthesizing module 'spi_adc' (1#1) [C:/STM1/DE_c/Lab9_complete_project_fpga/ADC_AVG_DAC_System/ADC_AVG_DAC_System.srcs/sources_1/imports/Lab9_complete_project_fpga/SPI_master.sv:43]
INFO: [Synth 8-6157] synthesizing module 'iir' [C:/STM1/DE_c/Lab9_complete_project_fpga/ADC_AVG_DAC_System/ADC_AVG_DAC_System.srcs/sources_1/imports/Lab9_complete_project_fpga/iir.sv:23]
	Parameter DATA_W bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'iir' (2#1) [C:/STM1/DE_c/Lab9_complete_project_fpga/ADC_AVG_DAC_System/ADC_AVG_DAC_System.srcs/sources_1/imports/Lab9_complete_project_fpga/iir.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ste_avg' [C:/STM1/DE_c/Lab9_complete_project_fpga/ADC_AVG_DAC_System/ADC_AVG_DAC_System.srcs/sources_1/imports/Lab9_complete_project_fpga/ste_avg_fir.sv:33]
	Parameter DATA_W bound to: 12 - type: integer 
	Parameter zero bound to: 12'b000000000000 
INFO: [Synth 8-6155] done synthesizing module 'ste_avg' (3#1) [C:/STM1/DE_c/Lab9_complete_project_fpga/ADC_AVG_DAC_System/ADC_AVG_DAC_System.srcs/sources_1/imports/Lab9_complete_project_fpga/ste_avg_fir.sv:33]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/STM1/DE_c/Lab9_complete_project_fpga/ADC_AVG_DAC_System/ADC_AVG_DAC_System.srcs/sources_1/imports/Lab9_complete_project_fpga/uart_tx.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (4#1) [C:/STM1/DE_c/Lab9_complete_project_fpga/ADC_AVG_DAC_System/ADC_AVG_DAC_System.srcs/sources_1/imports/Lab9_complete_project_fpga/uart_tx.sv:38]
INFO: [Synth 8-6157] synthesizing module 'spi_dac' [C:/STM1/DE_c/Lab9_complete_project_fpga/ADC_AVG_DAC_System/ADC_AVG_DAC_System.srcs/sources_1/imports/Lab9_complete_project_fpga/spi_dac.sv:22]
	Parameter SCK_CNT_MAX bound to: 4'b1001 
INFO: [Synth 8-155] case statement is not full and has no default [C:/STM1/DE_c/Lab9_complete_project_fpga/ADC_AVG_DAC_System/ADC_AVG_DAC_System.srcs/sources_1/imports/Lab9_complete_project_fpga/spi_dac.sv:180]
INFO: [Synth 8-6155] done synthesizing module 'spi_dac' (5#1) [C:/STM1/DE_c/Lab9_complete_project_fpga/ADC_AVG_DAC_System/ADC_AVG_DAC_System.srcs/sources_1/imports/Lab9_complete_project_fpga/spi_dac.sv:22]
INFO: [Synth 8-6157] synthesizing module 'bin_to_bcd' [C:/STM1/DE_c/Lab9_complete_project_fpga/ADC_AVG_DAC_System/ADC_AVG_DAC_System.srcs/sources_1/imports/Lab9_complete_project_fpga/bin_to_bcd.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_bcd' (6#1) [C:/STM1/DE_c/Lab9_complete_project_fpga/ADC_AVG_DAC_System/ADC_AVG_DAC_System.srcs/sources_1/imports/Lab9_complete_project_fpga/bin_to_bcd.sv:20]
INFO: [Synth 8-6157] synthesizing module 'seg7_ctrl' [C:/STM1/DE_c/Lab9_complete_project_fpga/ADC_AVG_DAC_System/ADC_AVG_DAC_System.srcs/sources_1/imports/Lab9_complete_project_fpga/seg7_ctrl.sv:21]
INFO: [Synth 8-226] default block is never used [C:/STM1/DE_c/Lab9_complete_project_fpga/ADC_AVG_DAC_System/ADC_AVG_DAC_System.srcs/sources_1/imports/Lab9_complete_project_fpga/seg7_ctrl.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'seg7_ctrl' (7#1) [C:/STM1/DE_c/Lab9_complete_project_fpga/ADC_AVG_DAC_System/ADC_AVG_DAC_System.srcs/sources_1/imports/Lab9_complete_project_fpga/seg7_ctrl.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'basys3_top' (8#1) [C:/STM1/DE_c/Lab9_complete_project_fpga/ADC_AVG_DAC_System/ADC_AVG_DAC_System.srcs/sources_1/imports/new/basys3_top.sv:28]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1024.559 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1024.559 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1024.559 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1024.559 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/STM1/DE_c/Lab9_complete_project_fpga/ADC_AVG_DAC_System/ADC_AVG_DAC_System.srcs/constrs_1/imports/Lab9/basys3_top.xdc]
Finished Parsing XDC File [C:/STM1/DE_c/Lab9_complete_project_fpga/ADC_AVG_DAC_System/ADC_AVG_DAC_System.srcs/constrs_1/imports/Lab9/basys3_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/STM1/DE_c/Lab9_complete_project_fpga/ADC_AVG_DAC_System/ADC_AVG_DAC_System.srcs/constrs_1/imports/Lab9/basys3_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/basys3_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/basys3_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1043.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1043.531 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1043.531 ; gain = 18.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1043.531 ; gain = 18.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1043.531 ; gain = 18.973
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'spi_adc'
INFO: [Synth 8-802] inferred FSM for state register 'actual_fsm_state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_ff_reg' in module 'spi_dac'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 | 00000000000000000000000000000000
       SAMPLE_FIRST_ZERO |                            00010 | 00000000000000000000000000000010
              SAMPLE_SDA |                            00100 | 00000000000000000000000000000001
                SEND_SDA |                            01000 | 00000000000000000000000000000011
                   QUIET |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'spi_adc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                               00 |                               00
                    IDLE |                               01 |                               01
                  RECIVE |                               10 |                               10
                    SEND |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_fsm_state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
        CS_HIGH_SCK_HIGH |                              001 |                              001
         CS_HIGH_SCK_LOW |                              010 |                              010
                SCK_HIGH |                              011 |                              100
                 SCK_LOW |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_ff_reg' using encoding 'sequential' in module 'spi_dac'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1043.531 ; gain = 18.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   15 Bit       Adders := 1     
	   4 Input   15 Bit       Adders := 1     
	   4 Input   14 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 47    
+---Registers : 
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 9     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input   15 Bit        Muxes := 1     
	   5 Input   14 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 2     
	   5 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 43    
	   4 Input    4 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 12    
	   5 Input    1 Bit        Muxes := 17    
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1043.531 ; gain = 18.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1043.531 ; gain = 18.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1044.750 ; gain = 20.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1063.844 ; gain = 39.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1063.844 ; gain = 39.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1063.844 ; gain = 39.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1063.844 ; gain = 39.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1063.844 ; gain = 39.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1063.844 ; gain = 39.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1063.844 ; gain = 39.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    17|
|3     |LUT1   |     7|
|4     |LUT2   |    48|
|5     |LUT3   |    72|
|6     |LUT4   |    52|
|7     |LUT5   |    30|
|8     |LUT6   |    62|
|9     |FDCE   |   214|
|10    |FDPE   |    12|
|11    |FDRE   |    21|
|12    |LDC    |     4|
|13    |IBUF   |    20|
|14    |OBUF   |    35|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1063.844 ; gain = 39.285
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:49 . Memory (MB): peak = 1063.844 ; gain = 20.312
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1063.844 ; gain = 39.285
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1063.844 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1063.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LDC => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 1063.844 ; gain = 39.285
INFO: [Common 17-1381] The checkpoint 'C:/STM1/DE_c/Lab9_complete_project_fpga/ADC_AVG_DAC_System/ADC_AVG_DAC_System.runs/synth_1/basys3_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file basys3_top_utilization_synth.rpt -pb basys3_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb  5 21:27:41 2022...
