{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.2 Build 157 12/07/2004 SJ Web Edition " "Info: Version 4.2 Build 157 12/07/2004 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 11:57:26 2005 " "Info: Processing started: Mon May 02 11:57:26 2005" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --import_settings_files=off --export_settings_files=off CLOCK -c CLOCK " "Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off CLOCK -c CLOCK" {  } {  } 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0}
{ "Warning" "WDAT_PRELIMINARY_TIMING" "EPM1270T144C5ES " "Warning: Timing characteristics of device EPM1270T144C5ES are preliminary" {  } {  } 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "clock.bdf" "" { Schematic "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock.bdf" { { 176 56 224 192 "clk" "" } } } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0}  } {  } 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_gen:inst\|lpm_counter:cnt_rtl_0\|cntr_b67:auto_generated\|safe_q\[13\] " "Info: Detected ripple clock \"clk_gen:inst\|lpm_counter:cnt_rtl_0\|cntr_b67:auto_generated\|safe_q\[13\]\" as buffer" {  } { { "db/cntr_b67.tdf" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/cntr_b67.tdf" 236 8 0 } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "clk_gen:inst\|lpm_counter:cnt_rtl_0\|cntr_b67:auto_generated\|safe_q\[13\]" } } } }  } 0}  } {  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register clock_sm:inst1\|clk2_d0 register clock_sm:inst1\|lpm_counter:cnt_sec_one_rtl_1\|cntr_np7:auto_generated\|safe_q\[3\] 123.64 MHz 8.088 ns Internal " "Info: Clock \"clk\" has Internal fmax of 123.64 MHz between source register \"clock_sm:inst1\|clk2_d0\" and destination register \"clock_sm:inst1\|lpm_counter:cnt_sec_one_rtl_1\|cntr_np7:auto_generated\|safe_q\[3\]\" (period= 8.088 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.524 ns + Longest register register " "Info: + Longest register to register delay is 7.524 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock_sm:inst1\|clk2_d0 1 REG LC_X2_Y5_N0 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y5_N0; Fanout = 5; REG Node = 'clock_sm:inst1\|clk2_d0'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "" { clock_sm:inst1|clk2_d0 } "NODE_NAME" } "" } } { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 75 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.028 ns) + CELL(0.932 ns) 2.960 ns clock_sm:inst1\|cnt_sec_one\[0\]~268 2 COMB LC_X2_Y5_N3 1 " "Info: 2: + IC(2.028 ns) + CELL(0.932 ns) = 2.960 ns; Loc. = LC_X2_Y5_N3; Fanout = 1; COMB Node = 'clock_sm:inst1\|cnt_sec_one\[0\]~268'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "2.960 ns" { clock_sm:inst1|clk2_d0 clock_sm:inst1|cnt_sec_one[0]~268 } "NODE_NAME" } "" } } { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 87 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.204 ns) 4.344 ns clock_sm:inst1\|cnt_sec_one\[0\]~269 3 COMB LC_X3_Y5_N7 4 " "Info: 3: + IC(1.180 ns) + CELL(0.204 ns) = 4.344 ns; Loc. = LC_X3_Y5_N7; Fanout = 4; COMB Node = 'clock_sm:inst1\|cnt_sec_one\[0\]~269'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "1.384 ns" { clock_sm:inst1|cnt_sec_one[0]~268 clock_sm:inst1|cnt_sec_one[0]~269 } "NODE_NAME" } "" } } { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 87 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.912 ns) + CELL(1.268 ns) 7.524 ns clock_sm:inst1\|lpm_counter:cnt_sec_one_rtl_1\|cntr_np7:auto_generated\|safe_q\[3\] 4 REG LC_X4_Y6_N4 3 " "Info: 4: + IC(1.912 ns) + CELL(1.268 ns) = 7.524 ns; Loc. = LC_X4_Y6_N4; Fanout = 3; REG Node = 'clock_sm:inst1\|lpm_counter:cnt_sec_one_rtl_1\|cntr_np7:auto_generated\|safe_q\[3\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "3.180 ns" { clock_sm:inst1|cnt_sec_one[0]~269 clock_sm:inst1|lpm_counter:cnt_sec_one_rtl_1|cntr_np7:auto_generated|safe_q[3] } "NODE_NAME" } "" } } { "db/cntr_np7.tdf" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/cntr_np7.tdf" 77 8 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.404 ns 31.95 % " "Info: Total cell delay = 2.404 ns ( 31.95 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.120 ns 68.05 % " "Info: Total interconnect delay = 5.120 ns ( 68.05 % )" {  } {  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "7.524 ns" { clock_sm:inst1|clk2_d0 clock_sm:inst1|cnt_sec_one[0]~268 clock_sm:inst1|cnt_sec_one[0]~269 clock_sm:inst1|lpm_counter:cnt_sec_one_rtl_1|cntr_np7:auto_generated|safe_q[3] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "7.524 ns" { clock_sm:inst1|clk2_d0 clock_sm:inst1|cnt_sec_one[0]~268 clock_sm:inst1|cnt_sec_one[0]~269 clock_sm:inst1|lpm_counter:cnt_sec_one_rtl_1|cntr_np7:auto_generated|safe_q[3] } { 0.000ns 2.028ns 1.180ns 1.912ns } { 0.000ns 0.932ns 0.204ns 1.268ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.838 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 69 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 69; CLK Node = 'clk'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "" { clk } "NODE_NAME" } "" } } { "clock.bdf" "" { Schematic "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock.bdf" { { 176 56 224 192 "clk" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.937 ns) 3.838 ns clock_sm:inst1\|lpm_counter:cnt_sec_one_rtl_1\|cntr_np7:auto_generated\|safe_q\[3\] 2 REG LC_X4_Y6_N4 3 " "Info: 2: + IC(1.738 ns) + CELL(0.937 ns) = 3.838 ns; Loc. = LC_X4_Y6_N4; Fanout = 3; REG Node = 'clock_sm:inst1\|lpm_counter:cnt_sec_one_rtl_1\|cntr_np7:auto_generated\|safe_q\[3\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "2.675 ns" { clk clock_sm:inst1|lpm_counter:cnt_sec_one_rtl_1|cntr_np7:auto_generated|safe_q[3] } "NODE_NAME" } "" } } { "db/cntr_np7.tdf" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/cntr_np7.tdf" 77 8 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns 54.72 % " "Info: Total cell delay = 2.100 ns ( 54.72 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns 45.28 % " "Info: Total interconnect delay = 1.738 ns ( 45.28 % )" {  } {  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "3.838 ns" { clk clock_sm:inst1|lpm_counter:cnt_sec_one_rtl_1|cntr_np7:auto_generated|safe_q[3] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "3.838 ns" { clk clk~combout clock_sm:inst1|lpm_counter:cnt_sec_one_rtl_1|cntr_np7:auto_generated|safe_q[3] } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.937ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.838 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 69 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 69; CLK Node = 'clk'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "" { clk } "NODE_NAME" } "" } } { "clock.bdf" "" { Schematic "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock.bdf" { { 176 56 224 192 "clk" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.937 ns) 3.838 ns clock_sm:inst1\|clk2_d0 2 REG LC_X2_Y5_N0 5 " "Info: 2: + IC(1.738 ns) + CELL(0.937 ns) = 3.838 ns; Loc. = LC_X2_Y5_N0; Fanout = 5; REG Node = 'clock_sm:inst1\|clk2_d0'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "2.675 ns" { clk clock_sm:inst1|clk2_d0 } "NODE_NAME" } "" } } { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 75 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns 54.72 % " "Info: Total cell delay = 2.100 ns ( 54.72 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns 45.28 % " "Info: Total interconnect delay = 1.738 ns ( 45.28 % )" {  } {  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "3.838 ns" { clk clock_sm:inst1|clk2_d0 } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "3.838 ns" { clk clk~combout clock_sm:inst1|clk2_d0 } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.937ns } } }  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "3.838 ns" { clk clock_sm:inst1|lpm_counter:cnt_sec_one_rtl_1|cntr_np7:auto_generated|safe_q[3] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "3.838 ns" { clk clk~combout clock_sm:inst1|lpm_counter:cnt_sec_one_rtl_1|cntr_np7:auto_generated|safe_q[3] } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.937ns } } } { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "3.838 ns" { clk clock_sm:inst1|clk2_d0 } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "3.838 ns" { clk clk~combout clock_sm:inst1|clk2_d0 } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.937ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.384 ns + " "Info: + Micro clock to output delay of source is 0.384 ns" {  } { { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 75 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.180 ns + " "Info: + Micro setup delay of destination is 0.180 ns" {  } { { "db/cntr_np7.tdf" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/cntr_np7.tdf" 77 8 0 } }  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "7.524 ns" { clock_sm:inst1|clk2_d0 clock_sm:inst1|cnt_sec_one[0]~268 clock_sm:inst1|cnt_sec_one[0]~269 clock_sm:inst1|lpm_counter:cnt_sec_one_rtl_1|cntr_np7:auto_generated|safe_q[3] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "7.524 ns" { clock_sm:inst1|clk2_d0 clock_sm:inst1|cnt_sec_one[0]~268 clock_sm:inst1|cnt_sec_one[0]~269 clock_sm:inst1|lpm_counter:cnt_sec_one_rtl_1|cntr_np7:auto_generated|safe_q[3] } { 0.000ns 2.028ns 1.180ns 1.912ns } { 0.000ns 0.932ns 0.204ns 1.268ns } } } { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "3.838 ns" { clk clock_sm:inst1|lpm_counter:cnt_sec_one_rtl_1|cntr_np7:auto_generated|safe_q[3] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "3.838 ns" { clk clk~combout clock_sm:inst1|lpm_counter:cnt_sec_one_rtl_1|cntr_np7:auto_generated|safe_q[3] } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.937ns } } } { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "3.838 ns" { clk clock_sm:inst1|clk2_d0 } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "3.838 ns" { clk clk~combout clock_sm:inst1|clk2_d0 } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.937ns } } }  } 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 16 " "Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "clock_sm:inst1\|min_ten\[2\] bin2seg0_scan:inst6\|bin\[2\] clk 3.758 ns " "Info: Found hold time violation between source  pin or register \"clock_sm:inst1\|min_ten\[2\]\" and destination pin or register \"bin2seg0_scan:inst6\|bin\[2\]\" for clock \"clk\" (Hold time is 3.758 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.341 ns + Largest " "Info: + Largest clock skew is 6.341 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.179 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.179 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 69 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 69; CLK Node = 'clk'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "" { clk } "NODE_NAME" } "" } } { "clock.bdf" "" { Schematic "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock.bdf" { { 176 56 224 192 "clk" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.321 ns) 4.222 ns clk_gen:inst\|lpm_counter:cnt_rtl_0\|cntr_b67:auto_generated\|safe_q\[13\] 2 REG LC_X2_Y7_N6 14 " "Info: 2: + IC(1.738 ns) + CELL(1.321 ns) = 4.222 ns; Loc. = LC_X2_Y7_N6; Fanout = 14; REG Node = 'clk_gen:inst\|lpm_counter:cnt_rtl_0\|cntr_b67:auto_generated\|safe_q\[13\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "3.059 ns" { clk clk_gen:inst|lpm_counter:cnt_rtl_0|cntr_b67:auto_generated|safe_q[13] } "NODE_NAME" } "" } } { "db/cntr_b67.tdf" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/cntr_b67.tdf" 236 8 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(5.020 ns) + CELL(0.937 ns) 10.179 ns bin2seg0_scan:inst6\|bin\[2\] 3 REG LC_X3_Y4_N6 8 " "Info: 3: + IC(5.020 ns) + CELL(0.937 ns) = 10.179 ns; Loc. = LC_X3_Y4_N6; Fanout = 8; REG Node = 'bin2seg0_scan:inst6\|bin\[2\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "5.957 ns" { clk_gen:inst|lpm_counter:cnt_rtl_0|cntr_b67:auto_generated|safe_q[13] bin2seg0_scan:inst6|bin[2] } "NODE_NAME" } "" } } { "bin2seg0_scan.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/bin2seg0_scan.vhd" 26 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.421 ns 33.61 % " "Info: Total cell delay = 3.421 ns ( 33.61 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.758 ns 66.39 % " "Info: Total interconnect delay = 6.758 ns ( 66.39 % )" {  } {  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "10.179 ns" { clk clk_gen:inst|lpm_counter:cnt_rtl_0|cntr_b67:auto_generated|safe_q[13] bin2seg0_scan:inst6|bin[2] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "10.179 ns" { clk clk~combout clk_gen:inst|lpm_counter:cnt_rtl_0|cntr_b67:auto_generated|safe_q[13] bin2seg0_scan:inst6|bin[2] } { 0.0ns 0.0ns 1.738ns 5.02ns } { 0.0ns 1.163ns 1.321ns 0.937ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.838 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 69 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 69; CLK Node = 'clk'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "" { clk } "NODE_NAME" } "" } } { "clock.bdf" "" { Schematic "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock.bdf" { { 176 56 224 192 "clk" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.937 ns) 3.838 ns clock_sm:inst1\|min_ten\[2\] 2 REG LC_X2_Y4_N7 1 " "Info: 2: + IC(1.738 ns) + CELL(0.937 ns) = 3.838 ns; Loc. = LC_X2_Y4_N7; Fanout = 1; REG Node = 'clock_sm:inst1\|min_ten\[2\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "2.675 ns" { clk clock_sm:inst1|min_ten[2] } "NODE_NAME" } "" } } { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 16 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns 54.72 % " "Info: Total cell delay = 2.100 ns ( 54.72 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns 45.28 % " "Info: Total interconnect delay = 1.738 ns ( 45.28 % )" {  } {  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "3.838 ns" { clk clock_sm:inst1|min_ten[2] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "3.838 ns" { clk clk~combout clock_sm:inst1|min_ten[2] } { 0.0ns 0.0ns 1.738ns } { 0.0ns 1.163ns 0.937ns } } }  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "10.179 ns" { clk clk_gen:inst|lpm_counter:cnt_rtl_0|cntr_b67:auto_generated|safe_q[13] bin2seg0_scan:inst6|bin[2] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "10.179 ns" { clk clk~combout clk_gen:inst|lpm_counter:cnt_rtl_0|cntr_b67:auto_generated|safe_q[13] bin2seg0_scan:inst6|bin[2] } { 0.0ns 0.0ns 1.738ns 5.02ns } { 0.0ns 1.163ns 1.321ns 0.937ns } } } { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "3.838 ns" { clk clock_sm:inst1|min_ten[2] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "3.838 ns" { clk clk~combout clock_sm:inst1|min_ten[2] } { 0.0ns 0.0ns 1.738ns } { 0.0ns 1.163ns 0.937ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.384 ns - " "Info: - Micro clock to output delay of source is 0.384 ns" {  } { { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 16 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.424 ns - Shortest register register " "Info: - Shortest register to register delay is 2.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock_sm:inst1\|min_ten\[2\] 1 REG LC_X2_Y4_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y4_N7; Fanout = 1; REG Node = 'clock_sm:inst1\|min_ten\[2\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "" { clock_sm:inst1|min_ten[2] } "NODE_NAME" } "" } } { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 16 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(1.083 ns) 2.424 ns bin2seg0_scan:inst6\|bin\[2\] 2 REG LC_X3_Y4_N6 8 " "Info: 2: + IC(1.341 ns) + CELL(1.083 ns) = 2.424 ns; Loc. = LC_X3_Y4_N6; Fanout = 8; REG Node = 'bin2seg0_scan:inst6\|bin\[2\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "2.424 ns" { clock_sm:inst1|min_ten[2] bin2seg0_scan:inst6|bin[2] } "NODE_NAME" } "" } } { "bin2seg0_scan.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/bin2seg0_scan.vhd" 26 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.083 ns 44.68 % " "Info: Total cell delay = 1.083 ns ( 44.68 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.341 ns 55.32 % " "Info: Total interconnect delay = 1.341 ns ( 55.32 % )" {  } {  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "2.424 ns" { clock_sm:inst1|min_ten[2] bin2seg0_scan:inst6|bin[2] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "2.424 ns" { clock_sm:inst1|min_ten[2] bin2seg0_scan:inst6|bin[2] } { 0.0ns 1.341ns } { 0.0ns 1.083ns } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.225 ns + " "Info: + Micro hold delay of destination is 0.225 ns" {  } { { "bin2seg0_scan.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/bin2seg0_scan.vhd" 26 -1 0 } }  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "10.179 ns" { clk clk_gen:inst|lpm_counter:cnt_rtl_0|cntr_b67:auto_generated|safe_q[13] bin2seg0_scan:inst6|bin[2] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "10.179 ns" { clk clk~combout clk_gen:inst|lpm_counter:cnt_rtl_0|cntr_b67:auto_generated|safe_q[13] bin2seg0_scan:inst6|bin[2] } { 0.0ns 0.0ns 1.738ns 5.02ns } { 0.0ns 1.163ns 1.321ns 0.937ns } } } { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "3.838 ns" { clk clock_sm:inst1|min_ten[2] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "3.838 ns" { clk clk~combout clock_sm:inst1|min_ten[2] } { 0.0ns 0.0ns 1.738ns } { 0.0ns 1.163ns 0.937ns } } } { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "2.424 ns" { clock_sm:inst1|min_ten[2] bin2seg0_scan:inst6|bin[2] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "2.424 ns" { clock_sm:inst1|min_ten[2] bin2seg0_scan:inst6|bin[2] } { 0.0ns 1.341ns } { 0.0ns 1.083ns } } }  } 0}
{ "Info" "ITDB_TSU_RESULT" "clock_sm:inst1\|present_state.set_d3 sw2 clk 5.314 ns register " "Info: tsu for register \"clock_sm:inst1\|present_state.set_d3\" (data pin = \"sw2\", clock pin = \"clk\") is 5.314 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.972 ns + Longest pin register " "Info: + Longest pin to register delay is 8.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns sw2 1 PIN PIN_24 8 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_24; Fanout = 8; PIN Node = 'sw2'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "" { sw2 } "NODE_NAME" } "" } } { "clock.bdf" "" { Schematic "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock.bdf" { { 344 56 224 360 "sw2" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.508 ns) + CELL(0.932 ns) 6.572 ns rtl~1 2 COMB LC_X2_Y5_N6 4 " "Info: 2: + IC(4.508 ns) + CELL(0.932 ns) = 6.572 ns; Loc. = LC_X2_Y5_N6; Fanout = 4; COMB Node = 'rtl~1'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "5.440 ns" { sw2 rtl~1 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.132 ns) + CELL(1.268 ns) 8.972 ns clock_sm:inst1\|present_state.set_d3 3 REG LC_X3_Y5_N6 10 " "Info: 3: + IC(1.132 ns) + CELL(1.268 ns) = 8.972 ns; Loc. = LC_X3_Y5_N6; Fanout = 10; REG Node = 'clock_sm:inst1\|present_state.set_d3'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "2.400 ns" { rtl~1 clock_sm:inst1|present_state.set_d3 } "NODE_NAME" } "" } } { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 25 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.332 ns 37.14 % " "Info: Total cell delay = 3.332 ns ( 37.14 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.640 ns 62.86 % " "Info: Total interconnect delay = 5.640 ns ( 62.86 % )" {  } {  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "8.972 ns" { sw2 rtl~1 clock_sm:inst1|present_state.set_d3 } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "8.972 ns" { sw2 sw2~combout rtl~1 clock_sm:inst1|present_state.set_d3 } { 0.000ns 0.000ns 4.508ns 1.132ns } { 0.000ns 1.132ns 0.932ns 1.268ns } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.180 ns + " "Info: + Micro setup delay of destination is 0.180 ns" {  } { { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 25 -1 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.838 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 69 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 69; CLK Node = 'clk'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "" { clk } "NODE_NAME" } "" } } { "clock.bdf" "" { Schematic "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock.bdf" { { 176 56 224 192 "clk" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.937 ns) 3.838 ns clock_sm:inst1\|present_state.set_d3 2 REG LC_X3_Y5_N6 10 " "Info: 2: + IC(1.738 ns) + CELL(0.937 ns) = 3.838 ns; Loc. = LC_X3_Y5_N6; Fanout = 10; REG Node = 'clock_sm:inst1\|present_state.set_d3'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "2.675 ns" { clk clock_sm:inst1|present_state.set_d3 } "NODE_NAME" } "" } } { "clock_sm.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock_sm.vhd" 25 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns 54.72 % " "Info: Total cell delay = 2.100 ns ( 54.72 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns 45.28 % " "Info: Total interconnect delay = 1.738 ns ( 45.28 % )" {  } {  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "3.838 ns" { clk clock_sm:inst1|present_state.set_d3 } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "3.838 ns" { clk clk~combout clock_sm:inst1|present_state.set_d3 } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.937ns } } }  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "8.972 ns" { sw2 rtl~1 clock_sm:inst1|present_state.set_d3 } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "8.972 ns" { sw2 sw2~combout rtl~1 clock_sm:inst1|present_state.set_d3 } { 0.000ns 0.000ns 4.508ns 1.132ns } { 0.000ns 1.132ns 0.932ns 1.268ns } } } { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "3.838 ns" { clk clock_sm:inst1|present_state.set_d3 } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "3.838 ns" { clk clk~combout clock_sm:inst1|present_state.set_d3 } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.937ns } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seven_seg\[7\] bin2seg0_scan:inst6\|bin\[3\] 17.118 ns register " "Info: tco from clock \"clk\" to destination pin \"seven_seg\[7\]\" through register \"bin2seg0_scan:inst6\|bin\[3\]\" is 17.118 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.179 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 10.179 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 69 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 69; CLK Node = 'clk'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "" { clk } "NODE_NAME" } "" } } { "clock.bdf" "" { Schematic "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock.bdf" { { 176 56 224 192 "clk" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.321 ns) 4.222 ns clk_gen:inst\|lpm_counter:cnt_rtl_0\|cntr_b67:auto_generated\|safe_q\[13\] 2 REG LC_X2_Y7_N6 14 " "Info: 2: + IC(1.738 ns) + CELL(1.321 ns) = 4.222 ns; Loc. = LC_X2_Y7_N6; Fanout = 14; REG Node = 'clk_gen:inst\|lpm_counter:cnt_rtl_0\|cntr_b67:auto_generated\|safe_q\[13\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "3.059 ns" { clk clk_gen:inst|lpm_counter:cnt_rtl_0|cntr_b67:auto_generated|safe_q[13] } "NODE_NAME" } "" } } { "db/cntr_b67.tdf" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/cntr_b67.tdf" 236 8 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(5.020 ns) + CELL(0.937 ns) 10.179 ns bin2seg0_scan:inst6\|bin\[3\] 3 REG LC_X3_Y4_N4 8 " "Info: 3: + IC(5.020 ns) + CELL(0.937 ns) = 10.179 ns; Loc. = LC_X3_Y4_N4; Fanout = 8; REG Node = 'bin2seg0_scan:inst6\|bin\[3\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "5.957 ns" { clk_gen:inst|lpm_counter:cnt_rtl_0|cntr_b67:auto_generated|safe_q[13] bin2seg0_scan:inst6|bin[3] } "NODE_NAME" } "" } } { "bin2seg0_scan.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/bin2seg0_scan.vhd" 26 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.421 ns 33.61 % " "Info: Total cell delay = 3.421 ns ( 33.61 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.758 ns 66.39 % " "Info: Total interconnect delay = 6.758 ns ( 66.39 % )" {  } {  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "10.179 ns" { clk clk_gen:inst|lpm_counter:cnt_rtl_0|cntr_b67:auto_generated|safe_q[13] bin2seg0_scan:inst6|bin[3] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "10.179 ns" { clk clk~combout clk_gen:inst|lpm_counter:cnt_rtl_0|cntr_b67:auto_generated|safe_q[13] bin2seg0_scan:inst6|bin[3] } { 0.000ns 0.000ns 1.738ns 5.020ns } { 0.000ns 1.163ns 1.321ns 0.937ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.384 ns + " "Info: + Micro clock to output delay of source is 0.384 ns" {  } { { "bin2seg0_scan.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/bin2seg0_scan.vhd" 26 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.555 ns + Longest register pin " "Info: + Longest register to pin delay is 6.555 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns bin2seg0_scan:inst6\|bin\[3\] 1 REG LC_X3_Y4_N4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y4_N4; Fanout = 8; REG Node = 'bin2seg0_scan:inst6\|bin\[3\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "" { bin2seg0_scan:inst6|bin[3] } "NODE_NAME" } "" } } { "bin2seg0_scan.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/bin2seg0_scan.vhd" 26 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.932 ns) 1.960 ns bin2seg0_scan:inst6\|seven_seg\[7\]~144 2 COMB LC_X3_Y4_N8 1 " "Info: 2: + IC(1.028 ns) + CELL(0.932 ns) = 1.960 ns; Loc. = LC_X3_Y4_N8; Fanout = 1; COMB Node = 'bin2seg0_scan:inst6\|seven_seg\[7\]~144'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "1.960 ns" { bin2seg0_scan:inst6|bin[3] bin2seg0_scan:inst6|seven_seg[7]~144 } "NODE_NAME" } "" } } { "bin2seg0_scan.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/bin2seg0_scan.vhd" 15 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.273 ns) + CELL(2.322 ns) 6.555 ns seven_seg\[7\] 3 PIN PIN_44 0 " "Info: 3: + IC(2.273 ns) + CELL(2.322 ns) = 6.555 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'seven_seg\[7\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "4.595 ns" { bin2seg0_scan:inst6|seven_seg[7]~144 seven_seg[7] } "NODE_NAME" } "" } } { "clock.bdf" "" { Schematic "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock.bdf" { { 248 656 832 264 "seven_seg\[7..0\]" "" } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.254 ns 49.64 % " "Info: Total cell delay = 3.254 ns ( 49.64 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.301 ns 50.36 % " "Info: Total interconnect delay = 3.301 ns ( 50.36 % )" {  } {  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "6.555 ns" { bin2seg0_scan:inst6|bin[3] bin2seg0_scan:inst6|seven_seg[7]~144 seven_seg[7] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "6.555 ns" { bin2seg0_scan:inst6|bin[3] bin2seg0_scan:inst6|seven_seg[7]~144 seven_seg[7] } { 0.000ns 1.028ns 2.273ns } { 0.000ns 0.932ns 2.322ns } } }  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "10.179 ns" { clk clk_gen:inst|lpm_counter:cnt_rtl_0|cntr_b67:auto_generated|safe_q[13] bin2seg0_scan:inst6|bin[3] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "10.179 ns" { clk clk~combout clk_gen:inst|lpm_counter:cnt_rtl_0|cntr_b67:auto_generated|safe_q[13] bin2seg0_scan:inst6|bin[3] } { 0.000ns 0.000ns 1.738ns 5.020ns } { 0.000ns 1.163ns 1.321ns 0.937ns } } } { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "6.555 ns" { bin2seg0_scan:inst6|bin[3] bin2seg0_scan:inst6|seven_seg[7]~144 seven_seg[7] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "6.555 ns" { bin2seg0_scan:inst6|bin[3] bin2seg0_scan:inst6|seven_seg[7]~144 seven_seg[7] } { 0.000ns 1.028ns 2.273ns } { 0.000ns 0.932ns 2.322ns } } }  } 0}
{ "Info" "ITDB_TH_RESULT" "bin2seg0_scan:inst6\|bin\[0\] sw1 clk 5.429 ns register " "Info: th for register \"bin2seg0_scan:inst6\|bin\[0\]\" (data pin = \"sw1\", clock pin = \"clk\") is 5.429 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.179 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.179 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 69 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 69; CLK Node = 'clk'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "" { clk } "NODE_NAME" } "" } } { "clock.bdf" "" { Schematic "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock.bdf" { { 176 56 224 192 "clk" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.321 ns) 4.222 ns clk_gen:inst\|lpm_counter:cnt_rtl_0\|cntr_b67:auto_generated\|safe_q\[13\] 2 REG LC_X2_Y7_N6 14 " "Info: 2: + IC(1.738 ns) + CELL(1.321 ns) = 4.222 ns; Loc. = LC_X2_Y7_N6; Fanout = 14; REG Node = 'clk_gen:inst\|lpm_counter:cnt_rtl_0\|cntr_b67:auto_generated\|safe_q\[13\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "3.059 ns" { clk clk_gen:inst|lpm_counter:cnt_rtl_0|cntr_b67:auto_generated|safe_q[13] } "NODE_NAME" } "" } } { "db/cntr_b67.tdf" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/cntr_b67.tdf" 236 8 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(5.020 ns) + CELL(0.937 ns) 10.179 ns bin2seg0_scan:inst6\|bin\[0\] 3 REG LC_X3_Y4_N7 8 " "Info: 3: + IC(5.020 ns) + CELL(0.937 ns) = 10.179 ns; Loc. = LC_X3_Y4_N7; Fanout = 8; REG Node = 'bin2seg0_scan:inst6\|bin\[0\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "5.957 ns" { clk_gen:inst|lpm_counter:cnt_rtl_0|cntr_b67:auto_generated|safe_q[13] bin2seg0_scan:inst6|bin[0] } "NODE_NAME" } "" } } { "bin2seg0_scan.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/bin2seg0_scan.vhd" 26 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.421 ns 33.61 % " "Info: Total cell delay = 3.421 ns ( 33.61 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.758 ns 66.39 % " "Info: Total interconnect delay = 6.758 ns ( 66.39 % )" {  } {  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "10.179 ns" { clk clk_gen:inst|lpm_counter:cnt_rtl_0|cntr_b67:auto_generated|safe_q[13] bin2seg0_scan:inst6|bin[0] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "10.179 ns" { clk clk~combout clk_gen:inst|lpm_counter:cnt_rtl_0|cntr_b67:auto_generated|safe_q[13] bin2seg0_scan:inst6|bin[0] } { 0.000ns 0.000ns 1.738ns 5.020ns } { 0.000ns 1.163ns 1.321ns 0.937ns } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.225 ns + " "Info: + Micro hold delay of destination is 0.225 ns" {  } { { "bin2seg0_scan.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/bin2seg0_scan.vhd" 26 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.975 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.975 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns sw1 1 PIN PIN_23 23 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_23; Fanout = 23; PIN Node = 'sw1'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "" { sw1 } "NODE_NAME" } "" } } { "clock.bdf" "" { Schematic "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/clock.bdf" { { 328 56 224 344 "sw1" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.575 ns) + CELL(1.268 ns) 4.975 ns bin2seg0_scan:inst6\|bin\[0\] 2 REG LC_X3_Y4_N7 8 " "Info: 2: + IC(2.575 ns) + CELL(1.268 ns) = 4.975 ns; Loc. = LC_X3_Y4_N7; Fanout = 8; REG Node = 'bin2seg0_scan:inst6\|bin\[0\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "3.843 ns" { sw1 bin2seg0_scan:inst6|bin[0] } "NODE_NAME" } "" } } { "bin2seg0_scan.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/bin2seg0_scan.vhd" 26 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.400 ns 48.24 % " "Info: Total cell delay = 2.400 ns ( 48.24 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.575 ns 51.76 % " "Info: Total interconnect delay = 2.575 ns ( 51.76 % )" {  } {  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "4.975 ns" { sw1 bin2seg0_scan:inst6|bin[0] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "4.975 ns" { sw1 sw1~combout bin2seg0_scan:inst6|bin[0] } { 0.000ns 0.000ns 2.575ns } { 0.000ns 1.132ns 1.268ns } } }  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "10.179 ns" { clk clk_gen:inst|lpm_counter:cnt_rtl_0|cntr_b67:auto_generated|safe_q[13] bin2seg0_scan:inst6|bin[0] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "10.179 ns" { clk clk~combout clk_gen:inst|lpm_counter:cnt_rtl_0|cntr_b67:auto_generated|safe_q[13] bin2seg0_scan:inst6|bin[0] } { 0.000ns 0.000ns 1.738ns 5.020ns } { 0.000ns 1.163ns 1.321ns 0.937ns } } } { "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK_cmp.qrpt" Compiler "CLOCK" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/db/CLOCK.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/CLOCK/CLOCK/" "" "4.975 ns" { sw1 bin2seg0_scan:inst6|bin[0] } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "4.975 ns" { sw1 sw1~combout bin2seg0_scan:inst6|bin[0] } { 0.000ns 0.000ns 2.575ns } { 0.000ns 1.132ns 1.268ns } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s " "Info: Quartus II Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon May 02 11:57:27 2005 " "Info: Processing ended: Mon May 02 11:57:27 2005" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
