// Seed: 1707504932
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  assign id_3 = 1'b0;
endmodule
module module_1 (
    input wor   id_0,
    input uwire id_1,
    input tri1  id_2,
    input wand  id_3
);
  assign id_5 = id_5;
  assign id_5 = {id_0{id_0}} - 1'b0;
  module_0(
      id_5, id_5, id_5
  ); specify
    if (id_5) (negedge id_6 => (id_7 +: id_6++)) = (id_7  : 1  : id_6, id_0);
    $width(posedge id_8, 1'd0);
  endspecify
endmodule
