// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _copy_input_layer_buf_HH_
#define _copy_input_layer_buf_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "FracNet_mac_muladg8j.h"

namespace ap_rtl {

struct copy_input_layer_buf : public sc_module {
    // Port declarations 150
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > m_axi_dest_V_AWVALID;
    sc_in< sc_logic > m_axi_dest_V_AWREADY;
    sc_out< sc_lv<32> > m_axi_dest_V_AWADDR;
    sc_out< sc_lv<1> > m_axi_dest_V_AWID;
    sc_out< sc_lv<32> > m_axi_dest_V_AWLEN;
    sc_out< sc_lv<3> > m_axi_dest_V_AWSIZE;
    sc_out< sc_lv<2> > m_axi_dest_V_AWBURST;
    sc_out< sc_lv<2> > m_axi_dest_V_AWLOCK;
    sc_out< sc_lv<4> > m_axi_dest_V_AWCACHE;
    sc_out< sc_lv<3> > m_axi_dest_V_AWPROT;
    sc_out< sc_lv<4> > m_axi_dest_V_AWQOS;
    sc_out< sc_lv<4> > m_axi_dest_V_AWREGION;
    sc_out< sc_lv<1> > m_axi_dest_V_AWUSER;
    sc_out< sc_logic > m_axi_dest_V_WVALID;
    sc_in< sc_logic > m_axi_dest_V_WREADY;
    sc_out< sc_lv<512> > m_axi_dest_V_WDATA;
    sc_out< sc_lv<64> > m_axi_dest_V_WSTRB;
    sc_out< sc_logic > m_axi_dest_V_WLAST;
    sc_out< sc_lv<1> > m_axi_dest_V_WID;
    sc_out< sc_lv<1> > m_axi_dest_V_WUSER;
    sc_out< sc_logic > m_axi_dest_V_ARVALID;
    sc_in< sc_logic > m_axi_dest_V_ARREADY;
    sc_out< sc_lv<32> > m_axi_dest_V_ARADDR;
    sc_out< sc_lv<1> > m_axi_dest_V_ARID;
    sc_out< sc_lv<32> > m_axi_dest_V_ARLEN;
    sc_out< sc_lv<3> > m_axi_dest_V_ARSIZE;
    sc_out< sc_lv<2> > m_axi_dest_V_ARBURST;
    sc_out< sc_lv<2> > m_axi_dest_V_ARLOCK;
    sc_out< sc_lv<4> > m_axi_dest_V_ARCACHE;
    sc_out< sc_lv<3> > m_axi_dest_V_ARPROT;
    sc_out< sc_lv<4> > m_axi_dest_V_ARQOS;
    sc_out< sc_lv<4> > m_axi_dest_V_ARREGION;
    sc_out< sc_lv<1> > m_axi_dest_V_ARUSER;
    sc_in< sc_logic > m_axi_dest_V_RVALID;
    sc_out< sc_logic > m_axi_dest_V_RREADY;
    sc_in< sc_lv<512> > m_axi_dest_V_RDATA;
    sc_in< sc_logic > m_axi_dest_V_RLAST;
    sc_in< sc_lv<1> > m_axi_dest_V_RID;
    sc_in< sc_lv<1> > m_axi_dest_V_RUSER;
    sc_in< sc_lv<2> > m_axi_dest_V_RRESP;
    sc_in< sc_logic > m_axi_dest_V_BVALID;
    sc_out< sc_logic > m_axi_dest_V_BREADY;
    sc_in< sc_lv<2> > m_axi_dest_V_BRESP;
    sc_in< sc_lv<1> > m_axi_dest_V_BID;
    sc_in< sc_lv<1> > m_axi_dest_V_BUSER;
    sc_in< sc_lv<26> > dest_V_offset;
    sc_in< sc_lv<5> > row_offset;
    sc_in< sc_lv<5> > col_offset;
    sc_out< sc_lv<7> > FM_buf_acc0_V_0_address0;
    sc_out< sc_logic > FM_buf_acc0_V_0_ce0;
    sc_in< sc_lv<14> > FM_buf_acc0_V_0_q0;
    sc_out< sc_lv<7> > FM_buf_acc0_V_1_address0;
    sc_out< sc_logic > FM_buf_acc0_V_1_ce0;
    sc_in< sc_lv<14> > FM_buf_acc0_V_1_q0;
    sc_out< sc_lv<7> > FM_buf_acc0_V_2_address0;
    sc_out< sc_logic > FM_buf_acc0_V_2_ce0;
    sc_in< sc_lv<14> > FM_buf_acc0_V_2_q0;
    sc_out< sc_lv<7> > FM_buf_acc0_V_3_address0;
    sc_out< sc_logic > FM_buf_acc0_V_3_ce0;
    sc_in< sc_lv<14> > FM_buf_acc0_V_3_q0;
    sc_out< sc_lv<7> > FM_buf_acc0_V_4_address0;
    sc_out< sc_logic > FM_buf_acc0_V_4_ce0;
    sc_in< sc_lv<14> > FM_buf_acc0_V_4_q0;
    sc_out< sc_lv<7> > FM_buf_acc0_V_5_address0;
    sc_out< sc_logic > FM_buf_acc0_V_5_ce0;
    sc_in< sc_lv<14> > FM_buf_acc0_V_5_q0;
    sc_out< sc_lv<7> > FM_buf_acc0_V_6_address0;
    sc_out< sc_logic > FM_buf_acc0_V_6_ce0;
    sc_in< sc_lv<14> > FM_buf_acc0_V_6_q0;
    sc_out< sc_lv<7> > FM_buf_acc0_V_7_address0;
    sc_out< sc_logic > FM_buf_acc0_V_7_ce0;
    sc_in< sc_lv<14> > FM_buf_acc0_V_7_q0;
    sc_out< sc_lv<7> > FM_buf_acc0_V_8_address0;
    sc_out< sc_logic > FM_buf_acc0_V_8_ce0;
    sc_in< sc_lv<14> > FM_buf_acc0_V_8_q0;
    sc_out< sc_lv<7> > FM_buf_acc0_V_9_address0;
    sc_out< sc_logic > FM_buf_acc0_V_9_ce0;
    sc_in< sc_lv<14> > FM_buf_acc0_V_9_q0;
    sc_out< sc_lv<7> > FM_buf_acc0_V_10_address0;
    sc_out< sc_logic > FM_buf_acc0_V_10_ce0;
    sc_in< sc_lv<14> > FM_buf_acc0_V_10_q0;
    sc_out< sc_lv<7> > FM_buf_acc0_V_11_address0;
    sc_out< sc_logic > FM_buf_acc0_V_11_ce0;
    sc_in< sc_lv<14> > FM_buf_acc0_V_11_q0;
    sc_out< sc_lv<7> > FM_buf_acc0_V_12_address0;
    sc_out< sc_logic > FM_buf_acc0_V_12_ce0;
    sc_in< sc_lv<14> > FM_buf_acc0_V_12_q0;
    sc_out< sc_lv<7> > FM_buf_acc0_V_13_address0;
    sc_out< sc_logic > FM_buf_acc0_V_13_ce0;
    sc_in< sc_lv<14> > FM_buf_acc0_V_13_q0;
    sc_out< sc_lv<7> > FM_buf_acc0_V_14_address0;
    sc_out< sc_logic > FM_buf_acc0_V_14_ce0;
    sc_in< sc_lv<14> > FM_buf_acc0_V_14_q0;
    sc_out< sc_lv<7> > FM_buf_acc0_V_15_address0;
    sc_out< sc_logic > FM_buf_acc0_V_15_ce0;
    sc_in< sc_lv<14> > FM_buf_acc0_V_15_q0;
    sc_out< sc_lv<7> > FM_buf_acc0_V_16_address0;
    sc_out< sc_logic > FM_buf_acc0_V_16_ce0;
    sc_in< sc_lv<14> > FM_buf_acc0_V_16_q0;
    sc_out< sc_lv<7> > FM_buf_acc0_V_17_address0;
    sc_out< sc_logic > FM_buf_acc0_V_17_ce0;
    sc_in< sc_lv<14> > FM_buf_acc0_V_17_q0;
    sc_out< sc_lv<7> > FM_buf_acc0_V_18_address0;
    sc_out< sc_logic > FM_buf_acc0_V_18_ce0;
    sc_in< sc_lv<14> > FM_buf_acc0_V_18_q0;
    sc_out< sc_lv<7> > FM_buf_acc0_V_19_address0;
    sc_out< sc_logic > FM_buf_acc0_V_19_ce0;
    sc_in< sc_lv<14> > FM_buf_acc0_V_19_q0;
    sc_out< sc_lv<7> > FM_buf_acc0_V_20_address0;
    sc_out< sc_logic > FM_buf_acc0_V_20_ce0;
    sc_in< sc_lv<14> > FM_buf_acc0_V_20_q0;
    sc_out< sc_lv<7> > FM_buf_acc0_V_21_address0;
    sc_out< sc_logic > FM_buf_acc0_V_21_ce0;
    sc_in< sc_lv<14> > FM_buf_acc0_V_21_q0;
    sc_out< sc_lv<7> > FM_buf_acc0_V_22_address0;
    sc_out< sc_logic > FM_buf_acc0_V_22_ce0;
    sc_in< sc_lv<14> > FM_buf_acc0_V_22_q0;
    sc_out< sc_lv<7> > FM_buf_acc0_V_23_address0;
    sc_out< sc_logic > FM_buf_acc0_V_23_ce0;
    sc_in< sc_lv<14> > FM_buf_acc0_V_23_q0;
    sc_out< sc_lv<7> > FM_buf_acc0_V_24_address0;
    sc_out< sc_logic > FM_buf_acc0_V_24_ce0;
    sc_in< sc_lv<14> > FM_buf_acc0_V_24_q0;
    sc_out< sc_lv<7> > FM_buf_acc0_V_25_address0;
    sc_out< sc_logic > FM_buf_acc0_V_25_ce0;
    sc_in< sc_lv<14> > FM_buf_acc0_V_25_q0;
    sc_out< sc_lv<7> > FM_buf_acc0_V_26_address0;
    sc_out< sc_logic > FM_buf_acc0_V_26_ce0;
    sc_in< sc_lv<14> > FM_buf_acc0_V_26_q0;
    sc_out< sc_lv<7> > FM_buf_acc0_V_27_address0;
    sc_out< sc_logic > FM_buf_acc0_V_27_ce0;
    sc_in< sc_lv<14> > FM_buf_acc0_V_27_q0;
    sc_out< sc_lv<7> > FM_buf_acc0_V_28_address0;
    sc_out< sc_logic > FM_buf_acc0_V_28_ce0;
    sc_in< sc_lv<14> > FM_buf_acc0_V_28_q0;
    sc_out< sc_lv<7> > FM_buf_acc0_V_29_address0;
    sc_out< sc_logic > FM_buf_acc0_V_29_ce0;
    sc_in< sc_lv<14> > FM_buf_acc0_V_29_q0;
    sc_out< sc_lv<7> > FM_buf_acc0_V_30_address0;
    sc_out< sc_logic > FM_buf_acc0_V_30_ce0;
    sc_in< sc_lv<14> > FM_buf_acc0_V_30_q0;
    sc_out< sc_lv<7> > FM_buf_acc0_V_31_address0;
    sc_out< sc_logic > FM_buf_acc0_V_31_ce0;
    sc_in< sc_lv<14> > FM_buf_acc0_V_31_q0;


    // Module declarations
    copy_input_layer_buf(sc_module_name name);
    SC_HAS_PROCESS(copy_input_layer_buf);

    ~copy_input_layer_buf();

    sc_trace_file* mVcdFile;

    FracNet_mac_muladg8j<1,1,7,8,7,14>* FracNet_mac_muladg8j_U162;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > dest_V_blk_n_AW;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > empty_47_reg_1154;
    sc_signal< sc_lv<1> > empty_47_reg_1154_pp0_iter1_reg;
    sc_signal< sc_logic > dest_V_blk_n_W;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<1> > icmp_ln47_reg_1126;
    sc_signal< sc_lv<1> > icmp_ln47_reg_1126_pp0_iter2_reg;
    sc_signal< sc_logic > dest_V_blk_n_B;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_lv<1> > empty_50_reg_1328;
    sc_signal< sc_lv<1> > empty_50_reg_1328_pp0_iter7_reg;
    sc_signal< sc_lv<5> > indvar_flatten_reg_604;
    sc_signal< sc_lv<9> > dest_ptr_0_rec_reg_615;
    sc_signal< sc_lv<3> > row_0_reg_626;
    sc_signal< sc_lv<3> > col_0_reg_637;
    sc_signal< sc_lv<15> > zext_ln45_2_fu_683_p1;
    sc_signal< sc_lv<15> > zext_ln45_2_reg_1116;
    sc_signal< sc_lv<27> > zext_ln47_fu_687_p1;
    sc_signal< sc_lv<27> > zext_ln47_reg_1121;
    sc_signal< sc_lv<1> > icmp_ln47_fu_691_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_io;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_io;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter8;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln47_reg_1126_pp0_iter1_reg;
    sc_signal< sc_lv<5> > add_ln47_fu_697_p2;
    sc_signal< sc_lv<5> > add_ln47_reg_1130;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<3> > select_ln53_fu_721_p3;
    sc_signal< sc_lv<3> > select_ln53_reg_1136;
    sc_signal< sc_lv<3> > select_ln53_1_fu_729_p3;
    sc_signal< sc_lv<3> > select_ln53_1_reg_1141;
    sc_signal< sc_lv<9> > select_ln53_2_fu_737_p3;
    sc_signal< sc_lv<9> > select_ln53_2_reg_1148;
    sc_signal< sc_lv<1> > empty_47_fu_757_p2;
    sc_signal< sc_lv<3> > col_fu_763_p2;
    sc_signal< sc_lv<27> > add_ln414_fu_846_p2;
    sc_signal< sc_lv<27> > add_ln414_reg_1323;
    sc_signal< sc_lv<1> > empty_50_fu_862_p2;
    sc_signal< sc_lv<1> > empty_50_reg_1328_pp0_iter2_reg;
    sc_signal< sc_lv<1> > empty_50_reg_1328_pp0_iter3_reg;
    sc_signal< sc_lv<1> > empty_50_reg_1328_pp0_iter4_reg;
    sc_signal< sc_lv<1> > empty_50_reg_1328_pp0_iter5_reg;
    sc_signal< sc_lv<1> > empty_50_reg_1328_pp0_iter6_reg;
    sc_signal< sc_lv<12> > trunc_ln414_fu_868_p1;
    sc_signal< sc_lv<12> > trunc_ln414_reg_1332;
    sc_signal< sc_lv<12> > trunc_ln612_fu_872_p1;
    sc_signal< sc_lv<12> > trunc_ln612_reg_1337;
    sc_signal< sc_lv<12> > trunc_ln612_1_fu_876_p1;
    sc_signal< sc_lv<12> > trunc_ln612_1_reg_1342;
    sc_signal< sc_lv<12> > trunc_ln612_2_fu_880_p1;
    sc_signal< sc_lv<12> > trunc_ln612_2_reg_1347;
    sc_signal< sc_lv<12> > trunc_ln612_3_fu_884_p1;
    sc_signal< sc_lv<12> > trunc_ln612_3_reg_1352;
    sc_signal< sc_lv<12> > trunc_ln612_4_fu_888_p1;
    sc_signal< sc_lv<12> > trunc_ln612_4_reg_1357;
    sc_signal< sc_lv<12> > trunc_ln612_5_fu_892_p1;
    sc_signal< sc_lv<12> > trunc_ln612_5_reg_1362;
    sc_signal< sc_lv<12> > trunc_ln612_6_fu_896_p1;
    sc_signal< sc_lv<12> > trunc_ln612_6_reg_1367;
    sc_signal< sc_lv<12> > trunc_ln612_7_fu_900_p1;
    sc_signal< sc_lv<12> > trunc_ln612_7_reg_1372;
    sc_signal< sc_lv<12> > trunc_ln612_8_fu_904_p1;
    sc_signal< sc_lv<12> > trunc_ln612_8_reg_1377;
    sc_signal< sc_lv<12> > trunc_ln612_9_fu_908_p1;
    sc_signal< sc_lv<12> > trunc_ln612_9_reg_1382;
    sc_signal< sc_lv<12> > trunc_ln612_10_fu_912_p1;
    sc_signal< sc_lv<12> > trunc_ln612_10_reg_1387;
    sc_signal< sc_lv<12> > trunc_ln612_11_fu_916_p1;
    sc_signal< sc_lv<12> > trunc_ln612_11_reg_1392;
    sc_signal< sc_lv<12> > trunc_ln612_12_fu_920_p1;
    sc_signal< sc_lv<12> > trunc_ln612_12_reg_1397;
    sc_signal< sc_lv<12> > trunc_ln612_13_fu_924_p1;
    sc_signal< sc_lv<12> > trunc_ln612_13_reg_1402;
    sc_signal< sc_lv<12> > trunc_ln612_14_fu_928_p1;
    sc_signal< sc_lv<12> > trunc_ln612_14_reg_1407;
    sc_signal< sc_lv<12> > trunc_ln612_15_fu_932_p1;
    sc_signal< sc_lv<12> > trunc_ln612_15_reg_1412;
    sc_signal< sc_lv<12> > trunc_ln612_16_fu_936_p1;
    sc_signal< sc_lv<12> > trunc_ln612_16_reg_1417;
    sc_signal< sc_lv<12> > trunc_ln612_17_fu_940_p1;
    sc_signal< sc_lv<12> > trunc_ln612_17_reg_1422;
    sc_signal< sc_lv<12> > trunc_ln612_18_fu_944_p1;
    sc_signal< sc_lv<12> > trunc_ln612_18_reg_1427;
    sc_signal< sc_lv<12> > trunc_ln612_19_fu_948_p1;
    sc_signal< sc_lv<12> > trunc_ln612_19_reg_1432;
    sc_signal< sc_lv<12> > trunc_ln612_20_fu_952_p1;
    sc_signal< sc_lv<12> > trunc_ln612_20_reg_1437;
    sc_signal< sc_lv<12> > trunc_ln612_21_fu_956_p1;
    sc_signal< sc_lv<12> > trunc_ln612_21_reg_1442;
    sc_signal< sc_lv<12> > trunc_ln612_22_fu_960_p1;
    sc_signal< sc_lv<12> > trunc_ln612_22_reg_1447;
    sc_signal< sc_lv<12> > trunc_ln612_23_fu_964_p1;
    sc_signal< sc_lv<12> > trunc_ln612_23_reg_1452;
    sc_signal< sc_lv<12> > trunc_ln612_24_fu_968_p1;
    sc_signal< sc_lv<12> > trunc_ln612_24_reg_1457;
    sc_signal< sc_lv<12> > trunc_ln612_25_fu_972_p1;
    sc_signal< sc_lv<12> > trunc_ln612_25_reg_1462;
    sc_signal< sc_lv<12> > trunc_ln612_26_fu_976_p1;
    sc_signal< sc_lv<12> > trunc_ln612_26_reg_1467;
    sc_signal< sc_lv<12> > trunc_ln612_27_fu_980_p1;
    sc_signal< sc_lv<12> > trunc_ln612_27_reg_1472;
    sc_signal< sc_lv<12> > trunc_ln612_28_fu_984_p1;
    sc_signal< sc_lv<12> > trunc_ln612_28_reg_1477;
    sc_signal< sc_lv<12> > trunc_ln612_29_fu_988_p1;
    sc_signal< sc_lv<12> > trunc_ln612_29_reg_1482;
    sc_signal< sc_lv<12> > trunc_ln612_30_fu_992_p1;
    sc_signal< sc_lv<12> > trunc_ln612_30_reg_1487;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_lv<5> > ap_phi_mux_indvar_flatten_phi_fu_608_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_dest_ptr_0_rec_phi_fu_619_p4;
    sc_signal< sc_lv<3> > ap_phi_mux_row_0_phi_fu_630_p4;
    sc_signal< sc_lv<64> > zext_ln53_4_fu_810_p1;
    sc_signal< sc_lv<64> > zext_ln414_fu_996_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<7> > shl_ln_fu_648_p3;
    sc_signal< sc_lv<7> > or_ln45_fu_656_p2;
    sc_signal< sc_lv<7> > shl_ln45_1_fu_666_p3;
    sc_signal< sc_lv<14> > grp_fu_1107_p3;
    sc_signal< sc_lv<14> > or_ln45_1_fu_678_p2;
    sc_signal< sc_lv<1> > icmp_ln48_fu_715_p2;
    sc_signal< sc_lv<3> > row_fu_709_p2;
    sc_signal< sc_lv<9> > add_ln58_fu_703_p2;
    sc_signal< sc_lv<2> > empty_46_fu_745_p1;
    sc_signal< sc_lv<5> > tmp_1301_fu_749_p3;
    sc_signal< sc_lv<6> > tmp_s_fu_772_p3;
    sc_signal< sc_lv<7> > zext_ln53_fu_769_p1;
    sc_signal< sc_lv<7> > zext_ln53_1_fu_779_p1;
    sc_signal< sc_lv<15> > zext_ln53_2_fu_789_p1;
    sc_signal< sc_lv<15> > add_ln53_1_fu_792_p2;
    sc_signal< sc_lv<7> > add_ln53_fu_783_p2;
    sc_signal< sc_lv<7> > zext_ln53_3_fu_801_p1;
    sc_signal< sc_lv<7> > add_ln53_2_fu_804_p2;
    sc_signal< sc_lv<27> > zext_ln48_fu_797_p1;
    sc_signal< sc_lv<2> > empty_49_fu_851_p1;
    sc_signal< sc_lv<5> > tmp_1302_fu_854_p3;
    sc_signal< sc_lv<7> > grp_fu_1107_p0;
    sc_signal< sc_lv<8> > grp_fu_1107_p1;
    sc_signal< sc_lv<7> > grp_fu_1107_p2;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<14> > grp_fu_1107_p00;
    sc_signal< sc_lv<14> > grp_fu_1107_p20;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state11;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<64> ap_const_lv64_FFFFFFFFFFFFFFFF;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<14> ap_const_lv14_1;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<9> ap_const_lv9_72;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<14> ap_const_lv14_72;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_FM_buf_acc0_V_0_address0();
    void thread_FM_buf_acc0_V_0_ce0();
    void thread_FM_buf_acc0_V_10_address0();
    void thread_FM_buf_acc0_V_10_ce0();
    void thread_FM_buf_acc0_V_11_address0();
    void thread_FM_buf_acc0_V_11_ce0();
    void thread_FM_buf_acc0_V_12_address0();
    void thread_FM_buf_acc0_V_12_ce0();
    void thread_FM_buf_acc0_V_13_address0();
    void thread_FM_buf_acc0_V_13_ce0();
    void thread_FM_buf_acc0_V_14_address0();
    void thread_FM_buf_acc0_V_14_ce0();
    void thread_FM_buf_acc0_V_15_address0();
    void thread_FM_buf_acc0_V_15_ce0();
    void thread_FM_buf_acc0_V_16_address0();
    void thread_FM_buf_acc0_V_16_ce0();
    void thread_FM_buf_acc0_V_17_address0();
    void thread_FM_buf_acc0_V_17_ce0();
    void thread_FM_buf_acc0_V_18_address0();
    void thread_FM_buf_acc0_V_18_ce0();
    void thread_FM_buf_acc0_V_19_address0();
    void thread_FM_buf_acc0_V_19_ce0();
    void thread_FM_buf_acc0_V_1_address0();
    void thread_FM_buf_acc0_V_1_ce0();
    void thread_FM_buf_acc0_V_20_address0();
    void thread_FM_buf_acc0_V_20_ce0();
    void thread_FM_buf_acc0_V_21_address0();
    void thread_FM_buf_acc0_V_21_ce0();
    void thread_FM_buf_acc0_V_22_address0();
    void thread_FM_buf_acc0_V_22_ce0();
    void thread_FM_buf_acc0_V_23_address0();
    void thread_FM_buf_acc0_V_23_ce0();
    void thread_FM_buf_acc0_V_24_address0();
    void thread_FM_buf_acc0_V_24_ce0();
    void thread_FM_buf_acc0_V_25_address0();
    void thread_FM_buf_acc0_V_25_ce0();
    void thread_FM_buf_acc0_V_26_address0();
    void thread_FM_buf_acc0_V_26_ce0();
    void thread_FM_buf_acc0_V_27_address0();
    void thread_FM_buf_acc0_V_27_ce0();
    void thread_FM_buf_acc0_V_28_address0();
    void thread_FM_buf_acc0_V_28_ce0();
    void thread_FM_buf_acc0_V_29_address0();
    void thread_FM_buf_acc0_V_29_ce0();
    void thread_FM_buf_acc0_V_2_address0();
    void thread_FM_buf_acc0_V_2_ce0();
    void thread_FM_buf_acc0_V_30_address0();
    void thread_FM_buf_acc0_V_30_ce0();
    void thread_FM_buf_acc0_V_31_address0();
    void thread_FM_buf_acc0_V_31_ce0();
    void thread_FM_buf_acc0_V_3_address0();
    void thread_FM_buf_acc0_V_3_ce0();
    void thread_FM_buf_acc0_V_4_address0();
    void thread_FM_buf_acc0_V_4_ce0();
    void thread_FM_buf_acc0_V_5_address0();
    void thread_FM_buf_acc0_V_5_ce0();
    void thread_FM_buf_acc0_V_6_address0();
    void thread_FM_buf_acc0_V_6_ce0();
    void thread_FM_buf_acc0_V_7_address0();
    void thread_FM_buf_acc0_V_7_ce0();
    void thread_FM_buf_acc0_V_8_address0();
    void thread_FM_buf_acc0_V_8_ce0();
    void thread_FM_buf_acc0_V_9_address0();
    void thread_FM_buf_acc0_V_9_ce0();
    void thread_add_ln414_fu_846_p2();
    void thread_add_ln47_fu_697_p2();
    void thread_add_ln53_1_fu_792_p2();
    void thread_add_ln53_2_fu_804_p2();
    void thread_add_ln53_fu_783_p2();
    void thread_add_ln58_fu_703_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter8();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_io();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_io();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_dest_ptr_0_rec_phi_fu_619_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_608_p4();
    void thread_ap_phi_mux_row_0_phi_fu_630_p4();
    void thread_ap_ready();
    void thread_col_fu_763_p2();
    void thread_dest_V_blk_n_AW();
    void thread_dest_V_blk_n_B();
    void thread_dest_V_blk_n_W();
    void thread_empty_46_fu_745_p1();
    void thread_empty_47_fu_757_p2();
    void thread_empty_49_fu_851_p1();
    void thread_empty_50_fu_862_p2();
    void thread_grp_fu_1107_p0();
    void thread_grp_fu_1107_p00();
    void thread_grp_fu_1107_p1();
    void thread_grp_fu_1107_p2();
    void thread_grp_fu_1107_p20();
    void thread_icmp_ln47_fu_691_p2();
    void thread_icmp_ln48_fu_715_p2();
    void thread_m_axi_dest_V_ARADDR();
    void thread_m_axi_dest_V_ARBURST();
    void thread_m_axi_dest_V_ARCACHE();
    void thread_m_axi_dest_V_ARID();
    void thread_m_axi_dest_V_ARLEN();
    void thread_m_axi_dest_V_ARLOCK();
    void thread_m_axi_dest_V_ARPROT();
    void thread_m_axi_dest_V_ARQOS();
    void thread_m_axi_dest_V_ARREGION();
    void thread_m_axi_dest_V_ARSIZE();
    void thread_m_axi_dest_V_ARUSER();
    void thread_m_axi_dest_V_ARVALID();
    void thread_m_axi_dest_V_AWADDR();
    void thread_m_axi_dest_V_AWBURST();
    void thread_m_axi_dest_V_AWCACHE();
    void thread_m_axi_dest_V_AWID();
    void thread_m_axi_dest_V_AWLEN();
    void thread_m_axi_dest_V_AWLOCK();
    void thread_m_axi_dest_V_AWPROT();
    void thread_m_axi_dest_V_AWQOS();
    void thread_m_axi_dest_V_AWREGION();
    void thread_m_axi_dest_V_AWSIZE();
    void thread_m_axi_dest_V_AWUSER();
    void thread_m_axi_dest_V_AWVALID();
    void thread_m_axi_dest_V_BREADY();
    void thread_m_axi_dest_V_RREADY();
    void thread_m_axi_dest_V_WDATA();
    void thread_m_axi_dest_V_WID();
    void thread_m_axi_dest_V_WLAST();
    void thread_m_axi_dest_V_WSTRB();
    void thread_m_axi_dest_V_WUSER();
    void thread_m_axi_dest_V_WVALID();
    void thread_or_ln45_1_fu_678_p2();
    void thread_or_ln45_fu_656_p2();
    void thread_row_fu_709_p2();
    void thread_select_ln53_1_fu_729_p3();
    void thread_select_ln53_2_fu_737_p3();
    void thread_select_ln53_fu_721_p3();
    void thread_shl_ln45_1_fu_666_p3();
    void thread_shl_ln_fu_648_p3();
    void thread_tmp_1301_fu_749_p3();
    void thread_tmp_1302_fu_854_p3();
    void thread_tmp_s_fu_772_p3();
    void thread_trunc_ln414_fu_868_p1();
    void thread_trunc_ln612_10_fu_912_p1();
    void thread_trunc_ln612_11_fu_916_p1();
    void thread_trunc_ln612_12_fu_920_p1();
    void thread_trunc_ln612_13_fu_924_p1();
    void thread_trunc_ln612_14_fu_928_p1();
    void thread_trunc_ln612_15_fu_932_p1();
    void thread_trunc_ln612_16_fu_936_p1();
    void thread_trunc_ln612_17_fu_940_p1();
    void thread_trunc_ln612_18_fu_944_p1();
    void thread_trunc_ln612_19_fu_948_p1();
    void thread_trunc_ln612_1_fu_876_p1();
    void thread_trunc_ln612_20_fu_952_p1();
    void thread_trunc_ln612_21_fu_956_p1();
    void thread_trunc_ln612_22_fu_960_p1();
    void thread_trunc_ln612_23_fu_964_p1();
    void thread_trunc_ln612_24_fu_968_p1();
    void thread_trunc_ln612_25_fu_972_p1();
    void thread_trunc_ln612_26_fu_976_p1();
    void thread_trunc_ln612_27_fu_980_p1();
    void thread_trunc_ln612_28_fu_984_p1();
    void thread_trunc_ln612_29_fu_988_p1();
    void thread_trunc_ln612_2_fu_880_p1();
    void thread_trunc_ln612_30_fu_992_p1();
    void thread_trunc_ln612_3_fu_884_p1();
    void thread_trunc_ln612_4_fu_888_p1();
    void thread_trunc_ln612_5_fu_892_p1();
    void thread_trunc_ln612_6_fu_896_p1();
    void thread_trunc_ln612_7_fu_900_p1();
    void thread_trunc_ln612_8_fu_904_p1();
    void thread_trunc_ln612_9_fu_908_p1();
    void thread_trunc_ln612_fu_872_p1();
    void thread_zext_ln414_fu_996_p1();
    void thread_zext_ln45_2_fu_683_p1();
    void thread_zext_ln47_fu_687_p1();
    void thread_zext_ln48_fu_797_p1();
    void thread_zext_ln53_1_fu_779_p1();
    void thread_zext_ln53_2_fu_789_p1();
    void thread_zext_ln53_3_fu_801_p1();
    void thread_zext_ln53_4_fu_810_p1();
    void thread_zext_ln53_fu_769_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
