<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file projetolaser_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2</big></U></B>
Sat Sep 27 20:49:13 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o ProjetoLaser_impl1.twr -gui -msgset C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/promote.xml ProjetoLaser_impl1.ncd ProjetoLaser_impl1.prf 
Design file:     projetolaser_impl1.ncd
Preference file: projetolaser_impl1.prf
Device,speed:    LFE5U-45F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "fastclk" 25.000000 MHz (0 errors)</A></LI>            2314 items scored, 0 timing errors detected.
Report:  108.909MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "fastclk" 25.000000 MHz ;
            2314 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 30.818ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              por_515__i5  (from fastclk_c +)
   Destination:    FF         Data in        state_FSM_i4  (to fastclk_c +)

   Delay:               8.758ns  (16.8% logic, 83.2% route), 5 logic levels.

 Constraint Details:

      8.758ns physical path delay SLICE_2 to SLICE_100 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 30.818ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_100:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R37C22D.CLK to     R37C22D.Q0 SLICE_2 (from fastclk_c)
ROUTE         2     0.832     R37C22D.Q0 to     R36C23B.C1 por_5
CTOF_DEL    ---     0.236     R36C23B.C1 to     R36C23B.F1 SLICE_79
ROUTE         1     0.558     R36C23B.F1 to     R36C23B.B0 n3338
CTOF_DEL    ---     0.236     R36C23B.B0 to     R36C23B.F0 SLICE_79
ROUTE         1     1.034     R36C23B.F0 to     R39C22D.B1 n3348
CTOF_DEL    ---     0.236     R39C22D.B1 to     R39C22D.F1 SLICE_33
ROUTE        13     1.044     R39C22D.F1 to     R40C21B.A1 por_15__N_67
CTOF_DEL    ---     0.236     R40C21B.A1 to     R40C21B.F1 SLICE_77
ROUTE        22     3.821     R40C21B.F1 to    R42C20D.LSR n3812 (to fastclk_c)
                  --------
                    8.758   (16.8% logic, 83.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.627       P3.PADDI to    R37C22D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_100:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.627       P3.PADDI to    R42C20D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 30.818ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              por_515__i5  (from fastclk_c +)
   Destination:    FF         Data in        bitidx_i1  (to fastclk_c +)
                   FF                        bitidx_i0

   Delay:               8.758ns  (16.8% logic, 83.2% route), 5 logic levels.

 Constraint Details:

      8.758ns physical path delay SLICE_2 to SLICE_18 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 30.818ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R37C22D.CLK to     R37C22D.Q0 SLICE_2 (from fastclk_c)
ROUTE         2     0.832     R37C22D.Q0 to     R36C23B.C1 por_5
CTOF_DEL    ---     0.236     R36C23B.C1 to     R36C23B.F1 SLICE_79
ROUTE         1     0.558     R36C23B.F1 to     R36C23B.B0 n3338
CTOF_DEL    ---     0.236     R36C23B.B0 to     R36C23B.F0 SLICE_79
ROUTE         1     1.034     R36C23B.F0 to     R39C22D.B1 n3348
CTOF_DEL    ---     0.236     R39C22D.B1 to     R39C22D.F1 SLICE_33
ROUTE        13     1.044     R39C22D.F1 to     R40C21B.A1 por_15__N_67
CTOF_DEL    ---     0.236     R40C21B.A1 to     R40C21B.F1 SLICE_77
ROUTE        22     3.821     R40C21B.F1 to    R40C20A.LSR n3812 (to fastclk_c)
                  --------
                    8.758   (16.8% logic, 83.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.627       P3.PADDI to    R37C22D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.627       P3.PADDI to    R40C20A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 30.818ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              por_515__i5  (from fastclk_c +)
   Destination:    FF         Data in        bitidx_i3  (to fastclk_c +)
                   FF                        bitidx_i2

   Delay:               8.758ns  (16.8% logic, 83.2% route), 5 logic levels.

 Constraint Details:

      8.758ns physical path delay SLICE_2 to SLICE_19 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 30.818ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R37C22D.CLK to     R37C22D.Q0 SLICE_2 (from fastclk_c)
ROUTE         2     0.832     R37C22D.Q0 to     R36C23B.C1 por_5
CTOF_DEL    ---     0.236     R36C23B.C1 to     R36C23B.F1 SLICE_79
ROUTE         1     0.558     R36C23B.F1 to     R36C23B.B0 n3338
CTOF_DEL    ---     0.236     R36C23B.B0 to     R36C23B.F0 SLICE_79
ROUTE         1     1.034     R36C23B.F0 to     R39C22D.B1 n3348
CTOF_DEL    ---     0.236     R39C22D.B1 to     R39C22D.F1 SLICE_33
ROUTE        13     1.044     R39C22D.F1 to     R40C21B.A1 por_15__N_67
CTOF_DEL    ---     0.236     R40C21B.A1 to     R40C21B.F1 SLICE_77
ROUTE        22     3.821     R40C21B.F1 to    R41C21C.LSR n3812 (to fastclk_c)
                  --------
                    8.758   (16.8% logic, 83.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.627       P3.PADDI to    R37C22D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.627       P3.PADDI to    R41C21C.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 30.818ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              por_515__i5  (from fastclk_c +)
   Destination:    FF         Data in        state_FSM_i12  (to fastclk_c +)

   Delay:               8.758ns  (16.8% logic, 83.2% route), 5 logic levels.

 Constraint Details:

      8.758ns physical path delay SLICE_2 to SLICE_20 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 30.818ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R37C22D.CLK to     R37C22D.Q0 SLICE_2 (from fastclk_c)
ROUTE         2     0.832     R37C22D.Q0 to     R36C23B.C1 por_5
CTOF_DEL    ---     0.236     R36C23B.C1 to     R36C23B.F1 SLICE_79
ROUTE         1     0.558     R36C23B.F1 to     R36C23B.B0 n3338
CTOF_DEL    ---     0.236     R36C23B.B0 to     R36C23B.F0 SLICE_79
ROUTE         1     1.034     R36C23B.F0 to     R39C22D.B1 n3348
CTOF_DEL    ---     0.236     R39C22D.B1 to     R39C22D.F1 SLICE_33
ROUTE        13     1.044     R39C22D.F1 to     R40C21B.A1 por_15__N_67
CTOF_DEL    ---     0.236     R40C21B.A1 to     R40C21B.F1 SLICE_77
ROUTE        22     3.821     R40C21B.F1 to    R43C22A.LSR n3812 (to fastclk_c)
                  --------
                    8.758   (16.8% logic, 83.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.627       P3.PADDI to    R37C22D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.627       P3.PADDI to    R43C22A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 30.818ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              por_515__i5  (from fastclk_c +)
   Destination:    FF         Data in        state_FSM_i9  (to fastclk_c +)
                   FF                        state_FSM_i10

   Delay:               8.758ns  (16.8% logic, 83.2% route), 5 logic levels.

 Constraint Details:

      8.758ns physical path delay SLICE_2 to SLICE_22 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 30.818ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R37C22D.CLK to     R37C22D.Q0 SLICE_2 (from fastclk_c)
ROUTE         2     0.832     R37C22D.Q0 to     R36C23B.C1 por_5
CTOF_DEL    ---     0.236     R36C23B.C1 to     R36C23B.F1 SLICE_79
ROUTE         1     0.558     R36C23B.F1 to     R36C23B.B0 n3338
CTOF_DEL    ---     0.236     R36C23B.B0 to     R36C23B.F0 SLICE_79
ROUTE         1     1.034     R36C23B.F0 to     R39C22D.B1 n3348
CTOF_DEL    ---     0.236     R39C22D.B1 to     R39C22D.F1 SLICE_33
ROUTE        13     1.044     R39C22D.F1 to     R40C21B.A1 por_15__N_67
CTOF_DEL    ---     0.236     R40C21B.A1 to     R40C21B.F1 SLICE_77
ROUTE        22     3.821     R40C21B.F1 to    R43C22C.LSR n3812 (to fastclk_c)
                  --------
                    8.758   (16.8% logic, 83.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.627       P3.PADDI to    R37C22D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.627       P3.PADDI to    R43C22C.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 30.818ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              por_515__i5  (from fastclk_c +)
   Destination:    FF         Data in        state_FSM_i8  (to fastclk_c +)

   Delay:               8.758ns  (16.8% logic, 83.2% route), 5 logic levels.

 Constraint Details:

      8.758ns physical path delay SLICE_2 to SLICE_23 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 30.818ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R37C22D.CLK to     R37C22D.Q0 SLICE_2 (from fastclk_c)
ROUTE         2     0.832     R37C22D.Q0 to     R36C23B.C1 por_5
CTOF_DEL    ---     0.236     R36C23B.C1 to     R36C23B.F1 SLICE_79
ROUTE         1     0.558     R36C23B.F1 to     R36C23B.B0 n3338
CTOF_DEL    ---     0.236     R36C23B.B0 to     R36C23B.F0 SLICE_79
ROUTE         1     1.034     R36C23B.F0 to     R39C22D.B1 n3348
CTOF_DEL    ---     0.236     R39C22D.B1 to     R39C22D.F1 SLICE_33
ROUTE        13     1.044     R39C22D.F1 to     R40C21B.A1 por_15__N_67
CTOF_DEL    ---     0.236     R40C21B.A1 to     R40C21B.F1 SLICE_77
ROUTE        22     3.821     R40C21B.F1 to    R43C20C.LSR n3812 (to fastclk_c)
                  --------
                    8.758   (16.8% logic, 83.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.627       P3.PADDI to    R37C22D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.627       P3.PADDI to    R43C20C.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 30.818ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              por_515__i5  (from fastclk_c +)
   Destination:    FF         Data in        state_FSM_i5  (to fastclk_c +)

   Delay:               8.758ns  (16.8% logic, 83.2% route), 5 logic levels.

 Constraint Details:

      8.758ns physical path delay SLICE_2 to SLICE_25 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 30.818ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R37C22D.CLK to     R37C22D.Q0 SLICE_2 (from fastclk_c)
ROUTE         2     0.832     R37C22D.Q0 to     R36C23B.C1 por_5
CTOF_DEL    ---     0.236     R36C23B.C1 to     R36C23B.F1 SLICE_79
ROUTE         1     0.558     R36C23B.F1 to     R36C23B.B0 n3338
CTOF_DEL    ---     0.236     R36C23B.B0 to     R36C23B.F0 SLICE_79
ROUTE         1     1.034     R36C23B.F0 to     R39C22D.B1 n3348
CTOF_DEL    ---     0.236     R39C22D.B1 to     R39C22D.F1 SLICE_33
ROUTE        13     1.044     R39C22D.F1 to     R40C21B.A1 por_15__N_67
CTOF_DEL    ---     0.236     R40C21B.A1 to     R40C21B.F1 SLICE_77
ROUTE        22     3.821     R40C21B.F1 to    R41C21D.LSR n3812 (to fastclk_c)
                  --------
                    8.758   (16.8% logic, 83.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.627       P3.PADDI to    R37C22D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.627       P3.PADDI to    R41C21D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 30.818ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              por_515__i5  (from fastclk_c +)
   Destination:    FF         Data in        state_FSM_i2  (to fastclk_c +)
                   FF                        state_FSM_i3

   Delay:               8.758ns  (16.8% logic, 83.2% route), 5 logic levels.

 Constraint Details:

      8.758ns physical path delay SLICE_2 to SLICE_27 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 30.818ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R37C22D.CLK to     R37C22D.Q0 SLICE_2 (from fastclk_c)
ROUTE         2     0.832     R37C22D.Q0 to     R36C23B.C1 por_5
CTOF_DEL    ---     0.236     R36C23B.C1 to     R36C23B.F1 SLICE_79
ROUTE         1     0.558     R36C23B.F1 to     R36C23B.B0 n3338
CTOF_DEL    ---     0.236     R36C23B.B0 to     R36C23B.F0 SLICE_79
ROUTE         1     1.034     R36C23B.F0 to     R39C22D.B1 n3348
CTOF_DEL    ---     0.236     R39C22D.B1 to     R39C22D.F1 SLICE_33
ROUTE        13     1.044     R39C22D.F1 to     R40C21B.A1 por_15__N_67
CTOF_DEL    ---     0.236     R40C21B.A1 to     R40C21B.F1 SLICE_77
ROUTE        22     3.821     R40C21B.F1 to    R43C21A.LSR n3812 (to fastclk_c)
                  --------
                    8.758   (16.8% logic, 83.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.627       P3.PADDI to    R37C22D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.627       P3.PADDI to    R43C21A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 30.818ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              por_515__i5  (from fastclk_c +)
   Destination:    FF         Data in        state_FSM_i1  (to fastclk_c +)

   Delay:               8.758ns  (16.8% logic, 83.2% route), 5 logic levels.

 Constraint Details:

      8.758ns physical path delay SLICE_2 to SLICE_28 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 30.818ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R37C22D.CLK to     R37C22D.Q0 SLICE_2 (from fastclk_c)
ROUTE         2     0.832     R37C22D.Q0 to     R36C23B.C1 por_5
CTOF_DEL    ---     0.236     R36C23B.C1 to     R36C23B.F1 SLICE_79
ROUTE         1     0.558     R36C23B.F1 to     R36C23B.B0 n3338
CTOF_DEL    ---     0.236     R36C23B.B0 to     R36C23B.F0 SLICE_79
ROUTE         1     1.034     R36C23B.F0 to     R39C22D.B1 n3348
CTOF_DEL    ---     0.236     R39C22D.B1 to     R39C22D.F1 SLICE_33
ROUTE        13     1.044     R39C22D.F1 to     R40C21B.A1 por_15__N_67
CTOF_DEL    ---     0.236     R40C21B.A1 to     R40C21B.F1 SLICE_77
ROUTE        22     3.821     R40C21B.F1 to    R43C20A.LSR n3812 (to fastclk_c)
                  --------
                    8.758   (16.8% logic, 83.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.627       P3.PADDI to    R37C22D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.627       P3.PADDI to    R43C20A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 30.818ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              por_515__i5  (from fastclk_c +)
   Destination:    FF         Data in        state_FSM_i7  (to fastclk_c +)

   Delay:               8.758ns  (16.8% logic, 83.2% route), 5 logic levels.

 Constraint Details:

      8.758ns physical path delay SLICE_2 to SLICE_31 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.424ns LSR_SET requirement (totaling 39.576ns) by 30.818ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R37C22D.CLK to     R37C22D.Q0 SLICE_2 (from fastclk_c)
ROUTE         2     0.832     R37C22D.Q0 to     R36C23B.C1 por_5
CTOF_DEL    ---     0.236     R36C23B.C1 to     R36C23B.F1 SLICE_79
ROUTE         1     0.558     R36C23B.F1 to     R36C23B.B0 n3338
CTOF_DEL    ---     0.236     R36C23B.B0 to     R36C23B.F0 SLICE_79
ROUTE         1     1.034     R36C23B.F0 to     R39C22D.B1 n3348
CTOF_DEL    ---     0.236     R39C22D.B1 to     R39C22D.F1 SLICE_33
ROUTE        13     1.044     R39C22D.F1 to     R40C21B.A1 por_15__N_67
CTOF_DEL    ---     0.236     R40C21B.A1 to     R40C21B.F1 SLICE_77
ROUTE        22     3.821     R40C21B.F1 to    R44C20A.LSR n3812 (to fastclk_c)
                  --------
                    8.758   (16.8% logic, 83.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.627       P3.PADDI to    R37C22D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.627       P3.PADDI to    R44C20A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

Report:  108.909MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "fastclk" 25.000000 MHz  |             |             |
;                                       |   25.000 MHz|  108.909 MHz|   5  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: fastclk_c   Source: fastclk.PAD   Loads: 37
   Covered under: FREQUENCY PORT "fastclk" 25.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2314 paths, 1 nets, and 728 connections (99.18% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2</big></U></B>
Sat Sep 27 20:49:13 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o ProjetoLaser_impl1.twr -gui -msgset C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/promote.xml ProjetoLaser_impl1.ncd ProjetoLaser_impl1.prf 
Design file:     projetolaser_impl1.ncd
Preference file: projetolaser_impl1.prf
Device,speed:    LFE5U-45F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "fastclk" 25.000000 MHz (0 errors)</A></LI>            2314 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "fastclk" 25.000000 MHz ;
            2314 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state_FSM_i12  (from fastclk_c +)
   Destination:    FF         Data in        state_FSM_i12  (to fastclk_c +)

   Delay:               0.298ns  (80.5% logic, 19.5% route), 2 logic levels.

 Constraint Details:

      0.298ns physical path delay SLICE_20 to SLICE_20 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.179ns

 Physical Path Details:

      Data path SLICE_20 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R43C22A.CLK to     R43C22A.Q0 SLICE_20 (from fastclk_c)
ROUTE         6     0.058     R43C22A.Q0 to     R43C22A.D0 n702
CTOF_DEL    ---     0.076     R43C22A.D0 to     R43C22A.F0 SLICE_20
ROUTE         1     0.000     R43C22A.F0 to    R43C22A.DI0 n2670 (to fastclk_c)
                  --------
                    0.298   (80.5% logic, 19.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     0.787       P3.PADDI to    R43C22A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     0.787       P3.PADDI to    R43C22A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.192ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state_FSM_i5  (from fastclk_c +)
   Destination:    FF         Data in        state_FSM_i5  (to fastclk_c +)

   Delay:               0.311ns  (77.2% logic, 22.8% route), 2 logic levels.

 Constraint Details:

      0.311ns physical path delay SLICE_25 to SLICE_25 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.192ns

 Physical Path Details:

      Data path SLICE_25 to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R41C21D.CLK to     R41C21D.Q0 SLICE_25 (from fastclk_c)
ROUTE         4     0.071     R41C21D.Q0 to     R41C21D.C0 n709
CTOF_DEL    ---     0.076     R41C21D.C0 to     R41C21D.F0 SLICE_25
ROUTE         1     0.000     R41C21D.F0 to    R41C21D.DI0 n2674 (to fastclk_c)
                  --------
                    0.311   (77.2% logic, 22.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     0.787       P3.PADDI to    R41C21D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     0.787       P3.PADDI to    R41C21D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.193ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state_FSM_i10  (from fastclk_c +)
   Destination:    FF         Data in        state_FSM_i10  (to fastclk_c +)

   Delay:               0.312ns  (76.9% logic, 23.1% route), 2 logic levels.

 Constraint Details:

      0.312ns physical path delay SLICE_22 to SLICE_22 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.193ns

 Physical Path Details:

      Data path SLICE_22 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R43C22C.CLK to     R43C22C.Q0 SLICE_22 (from fastclk_c)
ROUTE        10     0.072     R43C22C.Q0 to     R43C22C.C0 n704
CTOF_DEL    ---     0.076     R43C22C.C0 to     R43C22C.F0 SLICE_22
ROUTE         1     0.000     R43C22C.F0 to    R43C22C.DI0 n2662 (to fastclk_c)
                  --------
                    0.312   (76.9% logic, 23.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     0.787       P3.PADDI to    R43C22C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     0.787       P3.PADDI to    R43C22C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.244ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              bitidx_i3  (from fastclk_c +)
   Destination:    FF         Data in        bitidx_i3  (to fastclk_c +)

   Delay:               0.363ns  (65.8% logic, 34.2% route), 2 logic levels.

 Constraint Details:

      0.363ns physical path delay SLICE_19 to SLICE_19 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.244ns

 Physical Path Details:

      Data path SLICE_19 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R41C21C.CLK to     R41C21C.Q1 SLICE_19 (from fastclk_c)
ROUTE         3     0.124     R41C21C.Q1 to     R41C21C.D1 bitidx_3
CTOF_DEL    ---     0.076     R41C21C.D1 to     R41C21C.F1 SLICE_19
ROUTE         1     0.000     R41C21C.F1 to    R41C21C.DI1 bitidx_3_N_96_3 (to fastclk_c)
                  --------
                    0.363   (65.8% logic, 34.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     0.787       P3.PADDI to    R41C21C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     0.787       P3.PADDI to    R41C21C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.257ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state_FSM_i2  (from fastclk_c +)
   Destination:    FF         Data in        state_FSM_i2  (to fastclk_c +)

   Delay:               0.376ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.376ns physical path delay SLICE_27 to SLICE_27 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.257ns

 Physical Path Details:

      Data path SLICE_27 to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R43C21A.CLK to     R43C21A.Q1 SLICE_27 (from fastclk_c)
ROUTE         4     0.137     R43C21A.Q1 to     R43C21A.C1 n712
CTOF_DEL    ---     0.076     R43C21A.C1 to     R43C21A.F1 SLICE_27
ROUTE         1     0.000     R43C21A.F1 to    R43C21A.DI1 n1244 (to fastclk_c)
                  --------
                    0.376   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     0.787       P3.PADDI to    R43C21A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     0.787       P3.PADDI to    R43C21A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.262ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state_FSM_i9  (from fastclk_c +)
   Destination:    FF         Data in        state_FSM_i9  (to fastclk_c +)

   Delay:               0.381ns  (62.7% logic, 37.3% route), 2 logic levels.

 Constraint Details:

      0.381ns physical path delay SLICE_22 to SLICE_22 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.262ns

 Physical Path Details:

      Data path SLICE_22 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R43C22C.CLK to     R43C22C.Q1 SLICE_22 (from fastclk_c)
ROUTE         4     0.142     R43C22C.Q1 to     R43C22C.C1 n705
CTOF_DEL    ---     0.076     R43C22C.C1 to     R43C22C.F1 SLICE_22
ROUTE         1     0.000     R43C22C.F1 to    R43C22C.DI1 n1258 (to fastclk_c)
                  --------
                    0.381   (62.7% logic, 37.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     0.787       P3.PADDI to    R43C22C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     0.787       P3.PADDI to    R43C22C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.263ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state_FSM_i12  (from fastclk_c +)
   Destination:    FF         Data in        scl_t_141  (to fastclk_c +)

   Delay:               0.382ns  (62.8% logic, 37.2% route), 2 logic levels.

 Constraint Details:

      0.382ns physical path delay SLICE_20 to SLICE_32 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.263ns

 Physical Path Details:

      Data path SLICE_20 to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R43C22A.CLK to     R43C22A.Q0 SLICE_20 (from fastclk_c)
ROUTE         6     0.142     R43C22A.Q0 to     R41C22B.D0 n702
CTOF_DEL    ---     0.076     R41C22B.D0 to     R41C22B.F0 SLICE_32
ROUTE         1     0.000     R41C22B.F0 to    R41C22B.DI0 scl_t_N_116 (to fastclk_c)
                  --------
                    0.382   (62.8% logic, 37.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     0.787       P3.PADDI to    R43C22A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     0.787       P3.PADDI to    R41C22B.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.270ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state_FSM_i10  (from fastclk_c +)
   Destination:    FF         Data in        state_FSM_i11  (to fastclk_c +)

   Delay:               0.388ns  (42.3% logic, 57.7% route), 1 logic levels.

 Constraint Details:

      0.388ns physical path delay SLICE_22 to SLICE_73 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.270ns

 Physical Path Details:

      Data path SLICE_22 to SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R43C22C.CLK to     R43C22C.Q0 SLICE_22 (from fastclk_c)
ROUTE        10     0.224     R43C22C.Q0 to     R41C22A.M0 n704 (to fastclk_c)
                  --------
                    0.388   (42.3% logic, 57.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     0.787       P3.PADDI to    R43C22C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     0.787       P3.PADDI to    R41C22A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_517__i12  (from fastclk_c +)
   Destination:    FF         Data in        cnt_517__i12  (to fastclk_c +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay SLICE_1 to SLICE_1 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R45C19C.CLK to     R45C19C.Q1 SLICE_1 (from fastclk_c)
ROUTE         3     0.156     R45C19C.Q1 to     R45C19C.A1 cnt_12
CTOF_DEL    ---     0.076     R45C19C.A1 to     R45C19C.F1 SLICE_1
ROUTE         1     0.000     R45C19C.F1 to    R45C19C.DI1 n73_adj_5 (to fastclk_c)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     0.787       P3.PADDI to    R45C19C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     0.787       P3.PADDI to    R45C19C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              por_515__i4  (from fastclk_c +)
   Destination:    FF         Data in        por_515__i4  (to fastclk_c +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay SLICE_11 to SLICE_11 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R37C22C.CLK to     R37C22C.Q1 SLICE_11 (from fastclk_c)
ROUTE         2     0.156     R37C22C.Q1 to     R37C22C.A1 por_4
CTOF_DEL    ---     0.076     R37C22C.A1 to     R37C22C.F1 SLICE_11
ROUTE         1     0.000     R37C22C.F1 to    R37C22C.DI1 n81 (to fastclk_c)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     0.787       P3.PADDI to    R37C22C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     0.787       P3.PADDI to    R37C22C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "fastclk" 25.000000 MHz  |             |             |
;                                       |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: fastclk_c   Source: fastclk.PAD   Loads: 37
   Covered under: FREQUENCY PORT "fastclk" 25.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2314 paths, 1 nets, and 728 connections (99.18% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
