# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 00:49:16 on Mar 04,2022
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.4.0-100-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile
# Loading __work.reg16
# Loading __work.control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 2276
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(96)
#    Time: 800 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 00:49:17 on Mar 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
