<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Compile Report</h1>
        <p>Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)</p>
        <p>Date: Mon Sep 13 15:27:34 2021
</p>
        <h2>Device Selection</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Family</td>
                <td>PolarFire</td>
            </tr>
            <tr>
                <td>Device</td>
                <td>MPF100T</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>FCVG484</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>-1</td>
            </tr>
            <tr>
                <td>Core Voltage</td>
                <td>1.0V</td>
            </tr>
            <tr>
                <td>Part Range</td>
                <td>IND</td>
            </tr>
            <tr>
                <td>Default I/O technology</td>
                <td>LVCMOS 1.8V</td>
            </tr>
            <tr>
                <td>Restrict Probe Pins</td>
                <td>Yes</td>
            </tr>
        </table>
        <h2>Source Files</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Topcell</td>
                <td>top</td>
            </tr>
            <tr>
                <td>Format</td>
                <td>Verilog</td>
            </tr>
            <tr>
                <td>Source</td>
                <td>C:\Users\sergey.dydykin\Desktop\SoM3_test_package\MPF100T_Sources_wo_DDR_wo_JC_common_RST_Gen2\synthesis\top.vm</td>
            </tr>
        </table>
        <h2>Options</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Limit the number of high fanout nets to display to</td>
                <td>10</td>
            </tr>
        </table>
        <h2>Resource Usage</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>Used</th>
                <th>Total</th>
                <th>Percentage</th>
            </tr>
            <tr>
                <td>4LUT</td>
                <td>13765</td>
                <td>108600</td>
                <td>12.67</td>
            </tr>
            <tr>
                <td>DFF</td>
                <td>9697</td>
                <td>108600</td>
                <td>8.93</td>
            </tr>
            <tr>
                <td>I/O Register</td>
                <td>0</td>
                <td>852</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>User I/O</td>
                <td>6</td>
                <td>284</td>
                <td>2.11</td>
            </tr>
            <tr>
                <td>-- Single-ended I/O</td>
                <td>6</td>
                <td>284</td>
                <td>2.11</td>
            </tr>
            <tr>
                <td>-- Differential I/O Pairs</td>
                <td>0</td>
                <td>142</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>uSRAM</td>
                <td>130</td>
                <td>1008</td>
                <td>12.90</td>
            </tr>
            <tr>
                <td>LSRAM</td>
                <td>7</td>
                <td>352</td>
                <td>1.99</td>
            </tr>
            <tr>
                <td>Math</td>
                <td>0</td>
                <td>336</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>H-Chip Global</td>
                <td>5</td>
                <td>48</td>
                <td>10.42</td>
            </tr>
            <tr>
                <td>PLL</td>
                <td>1</td>
                <td>8</td>
                <td>12.50</td>
            </tr>
            <tr>
                <td>DLL</td>
                <td>0</td>
                <td>8</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>BANKEN</td>
                <td>1</td>
                <td>4</td>
                <td>25.00</td>
            </tr>
            <tr>
                <td>INIT</td>
                <td>1</td>
                <td>1</td>
                <td>100.00</td>
            </tr>
            <tr>
                <td>OSC_RC160MHZ</td>
                <td>1</td>
                <td>1</td>
                <td>100.00</td>
            </tr>
            <tr>
                <td>Transceiver Lanes</td>
                <td>2</td>
                <td>4</td>
                <td>50.00</td>
            </tr>
            <tr>
                <td>Transceiver PCIe</td>
                <td>1</td>
                <td>2</td>
                <td>50.00</td>
            </tr>
            <tr>
                <td>TX_PLL</td>
                <td>1</td>
                <td>6</td>
                <td>16.67</td>
            </tr>
            <tr>
                <td>LINK</td>
                <td>1</td>
                <td>5</td>
                <td>20.00</td>
            </tr>
            <tr>
                <td>XCVR_REF_CLK</td>
                <td>1</td>
                <td>3</td>
                <td>33.33</td>
            </tr>
            <tr>
                <td>PCIE_COMMON</td>
                <td>1</td>
                <td>1</td>
                <td>100.00</td>
            </tr>
            <tr>
                <td>ICB_CLKDIV</td>
                <td>1</td>
                <td>24</td>
                <td>4.17</td>
            </tr>
            <tr>
                <td>ICB_CLKINT</td>
                <td>3</td>
                <td>72</td>
                <td>4.17</td>
            </tr>
            <tr>
                <td>NGMUX</td>
                <td>1</td>
                <td>12</td>
                <td>8.33</td>
            </tr>
            <tr>
                <td>ICB_INT</td>
                <td>1</td>
                <td>12</td>
                <td>8.33</td>
            </tr>
        </table>
        <h2>Detailed Logic Resource Usage</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>4LUT</th>
                <th>DFF</th>
            </tr>
            <tr>
                <td>Fabric Logic</td>
                <td>11953</td>
                <td>7885</td>
            </tr>
            <tr>
                <td>uSRAM Interface Logic</td>
                <td>1560</td>
                <td>1560</td>
            </tr>
            <tr>
                <td>LSRAM Interface Logic</td>
                <td>252</td>
                <td>252</td>
            </tr>
            <tr>
                <td>Math Interface Logic</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Total Used</td>
                <td>13765</td>
                <td>9697</td>
            </tr>
        </table>
        <h2>Detailed Carry Chains Resource Usage</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Length</td>
                <td>Used</td>
            </tr>
            <tr>
                <td>2</td>
                <td>1</td>
            </tr>
            <tr>
                <td>8</td>
                <td>4</td>
            </tr>
            <tr>
                <td>9</td>
                <td>16</td>
            </tr>
            <tr>
                <td>10</td>
                <td>7</td>
            </tr>
            <tr>
                <td>11</td>
                <td>3</td>
            </tr>
            <tr>
                <td>12</td>
                <td>5</td>
            </tr>
            <tr>
                <td>13</td>
                <td>14</td>
            </tr>
            <tr>
                <td>14</td>
                <td>2</td>
            </tr>
            <tr>
                <td>15</td>
                <td>1</td>
            </tr>
            <tr>
                <td>18</td>
                <td>4</td>
            </tr>
            <tr>
                <td>21</td>
                <td>2</td>
            </tr>
            <tr>
                <td>22</td>
                <td>6</td>
            </tr>
            <tr>
                <td>24</td>
                <td>5</td>
            </tr>
            <tr>
                <td>25</td>
                <td>6</td>
            </tr>
            <tr>
                <td>26</td>
                <td>4</td>
            </tr>
            <tr>
                <td>28</td>
                <td>2</td>
            </tr>
            <tr>
                <td>29</td>
                <td>2</td>
            </tr>
            <tr>
                <td>31</td>
                <td>12</td>
            </tr>
            <tr>
                <td>32</td>
                <td>9</td>
            </tr>
            <tr>
                <td>33</td>
                <td>3</td>
            </tr>
            <tr>
                <td>Total</td>
                <td>108</td>
            </tr>
        </table>
        <h2>Detailed 4LUT Groups Resource Usage</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Length</td>
                <td>Used</td>
            </tr>
            <tr>
                <td>2</td>
                <td>47</td>
            </tr>
            <tr>
                <td>5</td>
                <td>58</td>
            </tr>
            <tr>
                <td>Total</td>
                <td>105</td>
            </tr>
        </table>
        <h2>I/O Function</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>w/o register</th>
                <th>w/ register</th>
                <th>w/ DDR register</th>
            </tr>
            <tr>
                <td>Input I/O</td>
                <td>2</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Output I/O</td>
                <td>4</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Bidirectional I/O</td>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Differential Input I/O Pairs</td>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Differential Output I/O Pairs</td>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
        </table>
        <h2>Nets assigned to chip global resources</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>7074</td>
                <td>INT_NET</td>
                <td>Net   : PF_CCC_C2_0_OUT1_FABCLK_0</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: PF_CCC_C2_0/PF_CCC_C2_0/clkint_4/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>3996</td>
                <td>INT_NET</td>
                <td>Net   : dff_arst</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: PF_RESET_0/PF_RESET_0/dff_15_rep_RNI5GV3/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>3181</td>
                <td>INT_NET</td>
                <td>Net   : AXI4_Interconnect_0/AXI4_Interconnect_0/sysReset</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>1177</td>
                <td>INT_NET</td>
                <td>Net   : PF_CCC_C2_0_OUT0_FABCLK_0</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>1</td>
                <td>INT_NET</td>
                <td>Net   : PCIe_EP_0/PCIe_TL_CLK_0_TL_CLK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
        </table>
        <h2>Nets assigned to row global resources</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
        </table>
        <h2>High fanout nets</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>381</td>
                <td>INT_NET</td>
                <td>Net   : CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/sysReset</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/arst_aclk_sync/sysReset</td>
            </tr>
            <tr>
                <td>296</td>
                <td>INT_NET</td>
                <td>Net   : AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/sysReset</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset</td>
            </tr>
            <tr>
                <td>257</td>
                <td>INT_NET</td>
                <td>Net   : CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOl01[6]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAO00I[6]</td>
            </tr>
            <tr>
                <td>236</td>
                <td>INT_NET</td>
                <td>Net   : CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI1l1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAI1l1</td>
            </tr>
            <tr>
                <td>197</td>
                <td>INT_NET</td>
                <td>Net   : CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAl1l1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAl1l1</td>
            </tr>
            <tr>
                <td>175</td>
                <td>INT_NET</td>
                <td>Net   : CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAlIO1I_0_a3</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAIOO1I/CAXI4DMAlIO1I_0_a3</td>
            </tr>
            <tr>
                <td>171</td>
                <td>INT_NET</td>
                <td>Net   : CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAl10OI_0[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAl10OI[1]</td>
            </tr>
            <tr>
                <td>166</td>
                <td>INT_NET</td>
                <td>Net   : CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/un1_CAXI4DMAI01Il_0_sqmuxa_0_Z</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/un1_CAXI4DMAI01Il_0_sqmuxa_0</td>
            </tr>
            <tr>
                <td>166</td>
                <td>INT_NET</td>
                <td>Net   : CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI11Ol4</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAI11Ol4</td>
            </tr>
            <tr>
                <td>166</td>
                <td>INT_NET</td>
                <td>Net   : CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO11Ol4</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAO11Ol4</td>
            </tr>
        </table>
        <h2>High fanout nets (through buffer trees)</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>381</td>
                <td>INT_NET</td>
                <td>Net   : CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/sysReset</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/arst_aclk_sync/sysReset</td>
            </tr>
            <tr>
                <td>296</td>
                <td>INT_NET</td>
                <td>Net   : AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/sysReset</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset</td>
            </tr>
            <tr>
                <td>257</td>
                <td>INT_NET</td>
                <td>Net   : CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOl01[6]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAO00I[6]</td>
            </tr>
            <tr>
                <td>236</td>
                <td>INT_NET</td>
                <td>Net   : CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI1l1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAI1l1</td>
            </tr>
            <tr>
                <td>197</td>
                <td>INT_NET</td>
                <td>Net   : CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAl1l1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAOI1Ol/CAXI4DMAl1l1</td>
            </tr>
            <tr>
                <td>175</td>
                <td>INT_NET</td>
                <td>Net   : CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAlIO1I_0_a3</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAIOO1I/CAXI4DMAlIO1I_0_a3</td>
            </tr>
            <tr>
                <td>171</td>
                <td>INT_NET</td>
                <td>Net   : CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAl10OI_0[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAl10OI[1]</td>
            </tr>
            <tr>
                <td>166</td>
                <td>INT_NET</td>
                <td>Net   : CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/un1_CAXI4DMAI01Il_0_sqmuxa_0_Z</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/un1_CAXI4DMAI01Il_0_sqmuxa_0</td>
            </tr>
            <tr>
                <td>166</td>
                <td>INT_NET</td>
                <td>Net   : CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI11Ol4</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAI11Ol4</td>
            </tr>
            <tr>
                <td>166</td>
                <td>INT_NET</td>
                <td>Net   : CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO11Ol4</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAI01Ol/CAXI4DMAO11Ol4</td>
            </tr>
        </table>
    </body>
</html>
