#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fec7050afc0 .scope module, "output_send_test" "output_send_test" 2 1;
 .timescale 0 0;
P_0x7fec7050b120 .param/l "step" 0 2 29, +C4<00000000000000000000000000001010>;
v0x7fec705278f0_0 .var "CLK", 0 0;
v0x7fec70527980_0 .net "COUNTER0", 15 0, v0x7fec70526f20_0;  1 drivers
v0x7fec70527a10_0 .net "OUTPUT_EN", 0 0, v0x7fec70526fc0_0;  1 drivers
v0x7fec70527aa0_0 .net "OUTPUT_EN_CTRL", 5 0, v0x7fec70527070_0;  1 drivers
v0x7fec70527b50_0 .var "OUTPUT_SEND", 0 0;
v0x7fec70527c20_0 .var "RSTL", 0 0;
v0x7fec70527cd0_0 .net "WADDRX", 15 0, v0x7fec70527290_0;  1 drivers
v0x7fec70527d60_0 .net "WCEBX", 0 0, v0x7fec70527340_0;  1 drivers
v0x7fec70527e10_0 .var "addr", 15 0;
v0x7fec70527f40_0 .net "cnt", 2 0, v0x7fec705274f0_0;  1 drivers
v0x7fec70527fd0_0 .var "loop", 15 0;
v0x7fec70528060_0 .var "output_ec", 5 0;
v0x7fec70528110_0 .var "pc", 15 0;
S_0x7fec70504830 .scope module, "output_send_instance" "output_send" 2 13, 3 1 0, S_0x7fec7050afc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RSTL"
    .port_info 2 /INPUT 1 "OUTPUT_SEND"
    .port_info 3 /INPUT 16 "addr"
    .port_info 4 /INPUT 16 "loop"
    .port_info 5 /INPUT 6 "output_ec"
    .port_info 6 /INPUT 16 "pc"
    .port_info 7 /OUTPUT 3 "cnt"
    .port_info 8 /OUTPUT 16 "WADDRX"
    .port_info 9 /OUTPUT 1 "WCEBX"
    .port_info 10 /OUTPUT 1 "OUTPUT_EN"
    .port_info 11 /OUTPUT 6 "OUTPUT_EN_CTRL"
    .port_info 12 /OUTPUT 16 "COUNTER0"
v0x7fec70515090_0 .net "CLK", 0 0, v0x7fec705278f0_0;  1 drivers
v0x7fec70526f20_0 .var "COUNTER0", 15 0;
v0x7fec70526fc0_0 .var "OUTPUT_EN", 0 0;
v0x7fec70527070_0 .var "OUTPUT_EN_CTRL", 5 0;
v0x7fec70527110_0 .net "OUTPUT_SEND", 0 0, v0x7fec70527b50_0;  1 drivers
v0x7fec705271f0_0 .net "RSTL", 0 0, v0x7fec70527c20_0;  1 drivers
v0x7fec70527290_0 .var "WADDRX", 15 0;
v0x7fec70527340_0 .var "WCEBX", 0 0;
v0x7fec705273e0_0 .net "addr", 15 0, v0x7fec70527e10_0;  1 drivers
v0x7fec705274f0_0 .var "cnt", 2 0;
v0x7fec705275a0_0 .net "loop", 15 0, v0x7fec70527fd0_0;  1 drivers
v0x7fec70527650_0 .net "output_ec", 5 0, v0x7fec70528060_0;  1 drivers
v0x7fec70527700_0 .net "pc", 15 0, v0x7fec70528110_0;  1 drivers
E_0x7fec70512ea0 .event edge, v0x7fec705274f0_0;
E_0x7fec705133c0/0 .event negedge, v0x7fec705271f0_0;
E_0x7fec705133c0/1 .event posedge, v0x7fec70515090_0;
E_0x7fec705133c0 .event/or E_0x7fec705133c0/0, E_0x7fec705133c0/1;
    .scope S_0x7fec70504830;
T_0 ;
    %wait E_0x7fec705133c0;
    %load/vec4 v0x7fec705271f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fec70526f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fec70527340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fec70526fc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fec70527110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fec705275a0_0;
    %assign/vec4 v0x7fec70526f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fec70527340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fec70526fc0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fec70526f20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fec705274f0_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7fec70526f20_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x7fec70526f20_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fec70504830;
T_1 ;
    %wait E_0x7fec705133c0;
    %load/vec4 v0x7fec705271f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fec705274f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fec70526f20_0;
    %cmpi/ne 0, 0, 16;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x7fec705274f0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x7fec70526f20_0;
    %cmpi/e 1, 0, 16;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fec705274f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fec70526fc0_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fec705274f0_0, 0;
T_1.7 ;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7fec705274f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fec705274f0_0, 0;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fec705274f0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fec70504830;
T_2 ;
    %wait E_0x7fec70512ea0;
    %load/vec4 v0x7fec705271f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fec70527290_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fec70527110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7fec705273e0_0;
    %assign/vec4 v0x7fec70527290_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7fec70526f20_0;
    %cmpi/ne 0, 0, 16;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x7fec70526f20_0;
    %load/vec4 v0x7fec705275a0_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %load/vec4 v0x7fec705274f0_0;
    %cmpi/ne 1, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0x7fec70527290_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7fec70527290_0, 0;
T_2.6 ;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fec70504830;
T_3 ;
    %wait E_0x7fec70512ea0;
    %load/vec4 v0x7fec705271f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fec70527070_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fec70527110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7fec70527650_0;
    %assign/vec4 v0x7fec70527070_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7fec705274f0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x7fec70527070_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x7fec70527070_0, 0;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fec7050afc0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fec705278f0_0, 0, 1;
T_4.0 ;
    %delay 10, 0;
    %load/vec4 v0x7fec705278f0_0;
    %inv;
    %store/vec4 v0x7fec705278f0_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x7fec7050afc0;
T_5 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fec70528110_0, 0, 16;
    %delay 30, 0;
T_5.0 ;
    %delay 20, 0;
    %load/vec4 v0x7fec70528110_0;
    %addi 1, 0, 16;
    %store/vec4 v0x7fec70528110_0, 0, 16;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x7fec7050afc0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fec70527c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fec70527b50_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fec70527e10_0, 0, 16;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fec70528060_0, 0, 6;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0x7fec70527fd0_0, 0, 16;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fec70527c20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fec70527b50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fec70527b50_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x7fec7050afc0;
T_7 ;
    %delay 1000, 0;
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x7fec7050afc0;
T_8 ;
    %vpi_call 2 68 "$dumpfile", "output_send_test.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fec70504830 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "output_send_test.v";
    "output_send.v";
