
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001222                       # Number of seconds simulated
sim_ticks                                  1221527000                       # Number of ticks simulated
final_tick                               4783208576500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               37836587                       # Simulator instruction rate (inst/s)
host_op_rate                                 88422166                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               31129710                       # Simulator tick rate (ticks/s)
host_mem_usage                                1514108                       # Number of bytes of host memory used
host_seconds                                    39.24                       # Real time elapsed on the host
sim_insts                                  1484702490                       # Number of instructions simulated
sim_ops                                    3469675898                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_cntrl.pwrStateResidencyTicks::UNDEFINED 4783208576500                       # Cumulative time (in ticks) in various power states
system.mem_cntrl.bytes_read::cpu.dtb.walker        16032                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.itb.walker          352                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.inst           31168                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.data           38784                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::total              86336                       # Number of bytes read from this memory
system.mem_cntrl.bytes_inst_read::cpu.inst        31168                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_inst_read::total         31168                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_written::writebacks        26240                       # Number of bytes written to this memory
system.mem_cntrl.bytes_written::total           26240                       # Number of bytes written to this memory
system.mem_cntrl.num_reads::cpu.dtb.walker         2004                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.itb.walker           44                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.inst              487                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.data              606                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::total                3141                       # Number of read requests responded to by this memory
system.mem_cntrl.num_writes::writebacks           410                       # Number of write requests responded to by this memory
system.mem_cntrl.num_writes::total                410                       # Number of write requests responded to by this memory
system.mem_cntrl.bw_read::cpu.dtb.walker     13124556                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.itb.walker       288164                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.inst           25515605                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.data           31750424                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::total              70678749                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::cpu.inst      25515605                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::total         25515605                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::writebacks        21481310                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::total             21481310                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_total::writebacks        21481310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.dtb.walker     13124556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.itb.walker       288164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.inst          25515605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.data          31750424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::total             92160059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.readReqs                        3141                       # Number of read requests accepted
system.mem_cntrl.writeReqs                        410                       # Number of write requests accepted
system.mem_cntrl.readBursts                      3141                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrl.writeBursts                      410                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrl.bytesReadDRAM                 200640                       # Total number of bytes read from DRAM
system.mem_cntrl.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_cntrl.bytesWritten                   26368                       # Total number of bytes written to DRAM
system.mem_cntrl.bytesReadSys                   86336                       # Total read bytes from the system interface side
system.mem_cntrl.bytesWrittenSys                26240                       # Total written bytes from the system interface side
system.mem_cntrl.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrl.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrl.perBankRdBursts::0                97                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::1                56                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::2                21                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::3                15                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::4               289                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::5               287                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::6               815                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::7               201                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::8               615                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::9               109                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::10              154                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::11              126                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::12              100                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::13               77                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::14              103                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::15               70                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::0                34                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::1                42                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::2                 6                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::3                13                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::4                 6                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::5                36                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::6                11                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::7                29                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::8                10                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::9                60                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::10               34                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::11               28                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::12               24                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::13               32                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::14               27                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::15               20                       # Per bank write bursts
system.mem_cntrl.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_cntrl.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_cntrl.totGap                    1219547500                       # Total gap between requests
system.mem_cntrl.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::3                  2048                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::6                  1093                       # Read request sizes (log2)
system.mem_cntrl.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::6                  410                       # Write request sizes (log2)
system.mem_cntrl.rdQLenPdf::0                    2940                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::1                     174                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::2                      20                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::15                      6                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::16                      6                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::17                     23                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::18                     25                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::19                     25                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::20                     25                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::21                     25                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::22                     25                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::23                     25                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::24                     24                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::25                     24                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::26                     25                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::27                     25                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::28                     25                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::29                     26                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::30                     26                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::31                     25                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::32                     25                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_cntrl.bytesPerActivate::samples         1052                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::mean    215.908745                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::gmean   134.108469                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::stdev   258.712069                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::0-127          511     48.57%     48.57% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::128-255          270     25.67%     74.24% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::256-383           95      9.03%     83.27% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::384-511           44      4.18%     87.45% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::512-639           27      2.57%     90.02% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::640-767           22      2.09%     92.11% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::768-895           17      1.62%     93.73% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::896-1023           11      1.05%     94.77% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::1024-1151           55      5.23%    100.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::total         1052                       # Bytes accessed per row activation
system.mem_cntrl.rdPerTurnAround::samples           25                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::mean     119.600000                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::gmean     87.928437                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::stdev    111.156796                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::0-31              2      8.00%      8.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::32-63             8     32.00%     40.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::64-95             5     20.00%     60.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::96-127            4     16.00%     76.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::192-223            2      8.00%     84.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::224-255            2      8.00%     92.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::288-319            1      4.00%     96.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::512-543            1      4.00%    100.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::total            25                       # Reads before turning the bus around for writes
system.mem_cntrl.wrPerTurnAround::samples           25                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::mean      16.480000                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::gmean     16.458740                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::stdev      0.871780                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::16               19     76.00%     76.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::18                6     24.00%    100.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::total            25                       # Writes before turning the bus around for reads
system.mem_cntrl.totQLat                     65263000                       # Total ticks spent queuing
system.mem_cntrl.totMemAccLat               124044250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrl.totBusLat                   15675000                       # Total ticks spent in databus transfers
system.mem_cntrl.avgQLat                     20817.54                       # Average queueing delay per DRAM burst
system.mem_cntrl.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_cntrl.avgMemAccLat                39567.54                       # Average memory access latency per DRAM burst
system.mem_cntrl.avgRdBW                       164.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrl.avgWrBW                        21.59                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrl.avgRdBWSys                     70.68                       # Average system read bandwidth in MiByte/s
system.mem_cntrl.avgWrBWSys                     21.48                       # Average system write bandwidth in MiByte/s
system.mem_cntrl.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrl.busUtil                         1.45                       # Data bus utilization in percentage
system.mem_cntrl.busUtilRead                     1.28                       # Data bus utilization in percentage for reads
system.mem_cntrl.busUtilWrite                    0.17                       # Data bus utilization in percentage for writes
system.mem_cntrl.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_cntrl.avgWrQLen                      24.83                       # Average write queue length when enqueuing
system.mem_cntrl.readRowHits                     2317                       # Number of row buffer hits during reads
system.mem_cntrl.writeRowHits                     179                       # Number of row buffer hits during writes
system.mem_cntrl.readRowHitRate                 73.91                       # Row buffer hit rate for reads
system.mem_cntrl.writeRowHitRate                43.66                       # Row buffer hit rate for writes
system.mem_cntrl.avgGap                     343437.76                       # Average gap between requests
system.mem_cntrl.pageHitRate                    70.41                       # Row buffer hit rate, read and write combined
system.mem_cntrl_0.actEnergy                  4269720                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_0.preEnergy                  2258025                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_0.readEnergy                12752040                       # Energy for read commands per rank (pJ)
system.mem_cntrl_0.writeEnergy                 923940                       # Energy for write commands per rank (pJ)
system.mem_cntrl_0.refreshEnergy         94039920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_0.actBackEnergy             51663090                       # Energy for active background per rank (pJ)
system.mem_cntrl_0.preBackEnergy              3240960                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_0.actPowerDownEnergy       317259720                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_0.prePowerDownEnergy       104185920                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_0.selfRefreshEnergy         41016300                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_0.totalEnergy              631720365                       # Total energy per rank (pJ)
system.mem_cntrl_0.averagePower            517.156285                       # Core power per rank (mW)
system.mem_cntrl_0.totalIdleTime           1099935750                       # Total Idle time Per DRAM Rank
system.mem_cntrl_0.memoryStateTime::IDLE      4668000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::REF      39876000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::SREF    136140250                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::PRE_PDN    271323000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT      77273500                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT_PDN    694867750                       # Time in different power states
system.mem_cntrl_1.actEnergy                  3270120                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_1.preEnergy                  1734315                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_1.readEnergy                 9710400                       # Energy for read commands per rank (pJ)
system.mem_cntrl_1.writeEnergy                1226700                       # Energy for write commands per rank (pJ)
system.mem_cntrl_1.refreshEnergy         86049600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_1.actBackEnergy             42661080                       # Energy for active background per rank (pJ)
system.mem_cntrl_1.preBackEnergy              3567840                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_1.actPowerDownEnergy       266000190                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_1.prePowerDownEnergy       106142880                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_1.selfRefreshEnergy         73207920                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_1.totalEnergy              593571045                       # Total energy per rank (pJ)
system.mem_cntrl_1.averagePower            485.925440                       # Core power per rank (mW)
system.mem_cntrl_1.totalIdleTime           1116956000                       # Total Idle time Per DRAM Rank
system.mem_cntrl_1.memoryStateTime::IDLE      5642500                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::REF      36508000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::SREF    263616250                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::PRE_PDN    276335750                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT      60514750                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT_PDN    579148000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 4783208576500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 4783208576500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 4783208576500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  438931                       # Number of BP lookups
system.cpu.branchPred.condPredicted            438931                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             50572                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               384990                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   44823                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              10133                       # Number of incorrect RAS predictions.
system.cpu.branchPred.correctpredictionPercent    88.478371                       # Correct prediction percentage
system.cpu.branchPred.indirectLookups          384990                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             108097                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           276893                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        35894                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4783208576500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      355672                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      224790                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          8998                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1904                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 4783208576500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4783208576500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      280380                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1416                       # TLB misses on write requests
system.cpu.pwrStateResidencyTicks::ON      2486408000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2443054                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             572096                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1988903                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      438931                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             152920                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1578010                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  110126                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                      50889                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 1643                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         38776                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           18                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           53                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    274562                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 20230                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                     704                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            2296548                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.707980                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.070143                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1666686     72.57%     72.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    57098      2.49%     75.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    30566      1.33%     76.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    38116      1.66%     78.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    36461      1.59%     79.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    33515      1.46%     81.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    32796      1.43%     82.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    30796      1.34%     83.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   370514     16.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2296548                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.179665                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.814105                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   540473                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1182505                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    452336                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 66171                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  55063                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3523104                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  55063                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   582698                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  538106                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         360015                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    472156                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                288510                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3303506                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  4066                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  27014                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  25423                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 217125                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             3630902                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8291442                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          5104165                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             12497                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1948492                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1682361                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              14150                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          14178                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    277769                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               433141                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              275057                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             33708                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            33511                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    2937055                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               16712                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   2538249                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             19940                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1206952                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1755999                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           5075                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2296548                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.105245                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.984492                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1546821     67.35%     67.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              192131      8.37%     75.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              126983      5.53%     81.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              104163      4.54%     85.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               94552      4.12%     89.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               85041      3.70%     93.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               76764      3.34%     96.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               45078      1.96%     98.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               25015      1.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2296548                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   24879     66.11%     66.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     66.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     66.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    54      0.14%     66.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     66.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     66.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     66.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     66.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     66.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     66.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     66.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     66.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     66.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     66.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     66.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     66.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     66.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     66.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     66.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     66.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     66.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     66.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     66.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     66.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     66.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     66.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     66.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     66.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     66.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     66.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     66.26% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   8965     23.82%     90.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3691      9.81%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                15      0.04%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               26      0.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             33841      1.33%      1.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1886362     74.32%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1426      0.06%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1895      0.07%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3113      0.12%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               374286     14.75%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              235757      9.29%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1451      0.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            118      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2538249                       # Type of FU issued
system.cpu.iq.rate                           1.038966                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       37630                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014825                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            7420626                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           4150108                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2375777                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                9988                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              11806                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4211                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2537090                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4948                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            31304                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       176206                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          642                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1226                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        86779                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1350                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2372                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  55063                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  290333                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                129133                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             2953770                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              4536                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                433141                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               275057                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              15195                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1098                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                127559                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1226                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          16481                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        51521                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                68002                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               2424651                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                346607                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            102810                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             3                       # number of nop insts executed
system.cpu.iew.exec_refs                       569495                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   241048                       # Number of branches executed
system.cpu.iew.exec_stores                     222888                       # Number of stores executed
system.cpu.iew.exec_rate                     0.992467                       # Inst execution rate
system.cpu.iew.wb_sent                        2396744                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       2379988                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1568705                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2521481                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.974186                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.622136                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1205901                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11637                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             52540                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2099825                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.831866                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.908077                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1569030     74.72%     74.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       189772      9.04%     83.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        77677      3.70%     87.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        79300      3.78%     91.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        44207      2.11%     93.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        28091      1.34%     94.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        17598      0.84%     95.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        12324      0.59%     96.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        81826      3.90%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2099825                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               932118                       # Number of instructions committed
system.cpu.commit.committedOps                1746773                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         445201                       # Number of memory references committed
system.cpu.commit.loads                        256925                       # Number of loads committed
system.cpu.commit.membars                        1114                       # Number of memory barriers committed
system.cpu.commit.branches                     186857                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2404                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1729080                       # Number of committed integer instructions.
system.cpu.commit.function_calls                19827                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        14731      0.84%      0.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1282113     73.40%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1258      0.07%     74.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1648      0.09%     74.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1822      0.10%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          256471     14.68%     89.20% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         188276     10.78%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          454      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1746773                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 81826                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4965122                       # The number of ROB reads
system.cpu.rob.rob_writes                     6105597                       # The number of ROB writes
system.cpu.timesIdled                            7322                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          146506                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      932118                       # Number of Instructions Simulated
system.cpu.committedOps                       1746773                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.620971                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.620971                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.381538                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.381538                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3584512                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1898286                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      6696                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3574                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1085105                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   700963                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1098243                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  13071                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4783208576500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             20667                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              472158                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             20667                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.845986                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          758                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          212                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1019593                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1019593                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4783208576500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       285874                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          285874                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       179469                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         179469                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          563                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           563                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data        465343                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           465343                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       465906                       # number of overall hits
system.cpu.dcache.overall_hits::total          465906                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        21888                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21888                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         8748                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8748                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         2921                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2921                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data        30636                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          30636                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        33557                       # number of overall misses
system.cpu.dcache.overall_misses::total         33557                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    277435500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    277435500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    151848482                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    151848482                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    429283982                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    429283982                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    429283982                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    429283982                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       307762                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       307762                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       188217                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       188217                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         3484                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3484                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       495979                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       495979                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       499463                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       499463                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.071120                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.071120                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.046478                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.046478                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.838404                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.838404                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.061769                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.061769                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.067186                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.067186                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12675.233004                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12675.233004                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17358.079790                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17358.079790                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 14012.403121                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14012.403121                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12792.680573                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12792.680573                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2461                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               330                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.457576                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        16946                       # number of writebacks
system.cpu.dcache.writebacks::total             16946                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        12222                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12222                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           85                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        12307                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12307                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        12307                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12307                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         9666                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9666                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         8663                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8663                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         2921                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2921                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        18329                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18329                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        21250                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        21250                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    133622500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    133622500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    141615483                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    141615483                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     36955000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     36955000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    275237983                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    275237983                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    312192983                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    312192983                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.031407                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031407                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.046027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.838404                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.838404                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.036955                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036955                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.042546                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.042546                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13823.970619                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13823.970619                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16347.164146                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16347.164146                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12651.489216                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12651.489216                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 15016.530253                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15016.530253                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14691.434494                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14691.434494                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 168032.563025                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 168032.563025                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4783208576500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             20313                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.570702                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              251705                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             20313                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.391326                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.570702                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999162                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999162                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          163                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          293                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            569468                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           569468                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4783208576500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       251724                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          251724                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        251724                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           251724                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       251724                       # number of overall hits
system.cpu.icache.overall_hits::total          251724                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        22838                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         22838                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        22838                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          22838                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        22838                       # number of overall misses
system.cpu.icache.overall_misses::total         22838                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    328189998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    328189998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    328189998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    328189998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    328189998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    328189998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       274562                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       274562                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       274562                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       274562                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       274562                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       274562                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.083180                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.083180                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.083180                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.083180                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.083180                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.083180                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14370.347579                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14370.347579                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14370.347579                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14370.347579                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14370.347579                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14370.347579                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          563                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.809524                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          323                       # number of writebacks
system.cpu.icache.writebacks::total               323                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         2494                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2494                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         2494                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2494                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         2494                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2494                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        20344                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        20344                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        20344                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        20344                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        20344                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        20344                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    282962998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    282962998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    282962998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    282962998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    282962998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    282962998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.074096                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.074096                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.074096                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.074096                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.074096                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.074096                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13908.916536                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13908.916536                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13908.916536                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13908.916536                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13908.916536                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13908.916536                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 4783208576500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  347                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 347                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 121                       # Transaction distribution
system.iobus.trans_dist::WriteResp                121                       # Transaction distribution
system.iobus.trans_dist::MessageReq               117                       # Transaction distribution
system.iobus.trans_dist::MessageResp              117                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               117000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              294500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              407500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               58500                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 4783208576500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 4783208576500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2bus.snoop_filter.tot_requests          82574                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        41527                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          643                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops            13569                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops        13522                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops           47                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 4783208576500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                21431                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               37680                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                 129                       # Transaction distribution
system.l2bus.trans_dist::WriteResp                129                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         17680                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24215                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               583                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp              583                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               8081                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              8081                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          32930                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        60952                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        68521                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  129473                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      1319616                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2442956                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  3762572                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             26452                       # Total snoops (count)
system.l2bus.snoopTraffic                       64600                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              64069                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.222526                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.417706                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    49859     77.82%     77.82% # Request fanout histogram
system.l2bus.snoop_fanout::1                    14163     22.11%     99.93% # Request fanout histogram
system.l2bus.snoop_fanout::2                       47      0.07%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                64069                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             58859500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                4.8                       # Layer utilization (%)
system.l2bus.snoopLayer0.occupancy            4403000                       # Layer occupancy (ticks)
system.l2bus.snoopLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            30543944                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.5                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            31707492                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.6                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 4783208576500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                  915                       # number of replacements
system.l2cache.tags.tagsinuse            32098.144956                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  10793                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  915                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                11.795628                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks           10                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst  9115.964072                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 22972.180884                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000305                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.278197                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.701055                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.979558                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        32145                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          610                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         6751                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        24769                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.980988                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               660821                       # Number of tag accesses
system.l2cache.tags.data_accesses              660821                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 4783208576500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        17270                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        17270                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data           32                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              32                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data          7570                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             7570                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst        19809                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        12398                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        32207                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            19809                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            19968                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               39777                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           19809                       # number of overall hits
system.l2cache.overall_hits::cpu.data           19968                       # number of overall hits
system.l2cache.overall_hits::total              39777                       # number of overall hits
system.l2cache.UpgradeReq_misses::cpu.data          550                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           550                       # number of UpgradeReq misses
system.l2cache.ReadExReq_misses::cpu.data          511                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            511                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          487                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          187                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          674                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            487                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            698                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1185                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           487                       # number of overall misses
system.l2cache.overall_misses::cpu.data           698                       # number of overall misses
system.l2cache.overall_misses::total             1185                       # number of overall misses
system.l2cache.UpgradeReq_miss_latency::cpu.data     13479000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     13479000                       # number of UpgradeReq miss cycles
system.l2cache.ReadExReq_miss_latency::cpu.data     35031500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     35031500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     43959000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     19845000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     63804000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     43959000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     54876500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     98835500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     43959000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     54876500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     98835500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        17270                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        17270                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data          582                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          582                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         8081                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         8081                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        20296                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        12585                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        32881                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        20296                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        20666                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           40962                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        20296                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        20666                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          40962                       # number of overall (read+write) accesses
system.l2cache.UpgradeReq_miss_rate::cpu.data     0.945017                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.945017                       # miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.063235                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.063235                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.023995                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.014859                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.020498                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.023995                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.033775                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.028929                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.023995                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.033775                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.028929                       # miss rate for overall accesses
system.l2cache.UpgradeReq_avg_miss_latency::cpu.data 24507.272727                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 24507.272727                       # average UpgradeReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 68554.794521                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68554.794521                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 90264.887064                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 106122.994652                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 94664.688427                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 90264.887064                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 78619.627507                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 83405.485232                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 90264.887064                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 78619.627507                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 83405.485232                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             410                       # number of writebacks
system.l2cache.writebacks::total                  410                       # number of writebacks
system.l2cache.UpgradeReq_mshr_misses::cpu.data          550                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          550                       # number of UpgradeReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          511                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          511                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          487                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          187                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          674                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          487                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          698                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1185                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          487                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          698                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1185                       # number of overall MSHR misses
system.l2cache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.l2cache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.l2cache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.l2cache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.l2cache.UpgradeReq_mshr_miss_latency::cpu.data      7978999                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total      7978999                       # number of UpgradeReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     29921500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     29921500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     39089000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     17974501                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     57063501                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     39089000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     47896001                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     86985001                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     39089000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     47896001                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     86985001                       # number of overall MSHR miss cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::total     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::cpu.data     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::total     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.945017                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.945017                       # mshr miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.063235                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.063235                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.023995                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.014859                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.020498                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.023995                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.033775                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.028929                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.023995                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.033775                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.028929                       # mshr miss rate for overall accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14507.270909                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14507.270909                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 58554.794521                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 58554.794521                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 80264.887064                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 96120.326203                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 84663.948071                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 80264.887064                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 68618.912607                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 73405.064135                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 80264.887064                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 68618.912607                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 73405.064135                       # average overall mshr miss latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::total       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 159284.663866                       # average overall mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::total 159284.663866                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         23735                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        22642                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4783208576500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               23444                       # Transaction distribution
system.membus.trans_dist::ReadResp              24118                       # Transaction distribution
system.membus.trans_dist::WriteReq                129                       # Transaction distribution
system.membus.trans_dist::WriteResp               129                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          410                       # Transaction distribution
system.membus.trans_dist::CleanEvict              505                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              643                       # Transaction distribution
system.membus.trans_dist::ReadExReq               419                       # Transaction distribution
system.membus.trans_dist::ReadExResp              419                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           674                       # Transaction distribution
system.membus.trans_dist::MessageReq              117                       # Transaction distribution
system.membus.trans_dist::MessageResp             117                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.bridge.slave          936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_cntrl.port         3744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.cpu.interrupts.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         4696                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_cntrl.port         5466                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         5466                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_cntrl.port        19679                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total        19679                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  30075                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.bridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_cntrl.port        96192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.cpu.interrupts.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        96692                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_cntrl.port          352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_cntrl.port        16032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        16032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  113544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            21050                       # Total snoops (count)
system.membus.snoopTraffic                     168392                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             25426                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.829230                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.376315                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4342     17.08%     17.08% # Request fanout histogram
system.membus.snoop_fanout::1                   21084     82.92%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               25426                       # Request fanout histogram
system.membus.reqLayer0.occupancy              294500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            13693999                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              117000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              58500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            3349500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer4.occupancy            5547763                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer5.occupancy           18115695                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 4783208576500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 4783208576500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 4783208576500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 4783208576500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 4783208576500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 4783208576500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 4783208576500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 4783208576500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 4783208576500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 4783208576500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 4783208576500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 4783208576500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 4783208576500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 4783208576500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 4783208576500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 4783208576500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 4783208576500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 4783208576500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 4783208576500                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001851                       # Number of seconds simulated
sim_ticks                                  1850676000                       # Number of ticks simulated
final_tick                               4783837725500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               24114446                       # Simulator instruction rate (inst/s)
host_op_rate                                 56349873                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               30047327                       # Simulator tick rate (ticks/s)
host_mem_usage                                1536636                       # Number of bytes of host memory used
host_seconds                                    61.59                       # Real time elapsed on the host
sim_insts                                  1485256393                       # Number of instructions simulated
sim_ops                                    3470702008                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_cntrl.pwrStateResidencyTicks::UNDEFINED 4783837725500                       # Cumulative time (in ticks) in various power states
system.mem_cntrl.bytes_read::cpu.dtb.walker        24880                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.itb.walker          560                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.inst           32000                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.data           52224                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::total             109664                       # Number of bytes read from this memory
system.mem_cntrl.bytes_inst_read::cpu.inst        32000                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_inst_read::total         32000                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_written::writebacks        33024                       # Number of bytes written to this memory
system.mem_cntrl.bytes_written::total           33024                       # Number of bytes written to this memory
system.mem_cntrl.num_reads::cpu.dtb.walker         3110                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.itb.walker           70                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.inst              500                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.data              816                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::total                4496                       # Number of read requests responded to by this memory
system.mem_cntrl.num_writes::writebacks           516                       # Number of write requests responded to by this memory
system.mem_cntrl.num_writes::total                516                       # Number of write requests responded to by this memory
system.mem_cntrl.bw_read::cpu.dtb.walker     13443736                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.itb.walker       302592                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.inst           17290979                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.data           28218878                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::total              59256185                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::cpu.inst      17290979                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::total         17290979                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::writebacks        17844290                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::total             17844290                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_total::writebacks        17844290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.dtb.walker     13443736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.itb.walker       302592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.inst          17290979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.data          28218878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::total             77100476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.readReqs                        4496                       # Number of read requests accepted
system.mem_cntrl.writeReqs                        516                       # Number of write requests accepted
system.mem_cntrl.readBursts                      4496                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrl.writeBursts                      516                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrl.bytesReadDRAM                 287360                       # Total number of bytes read from DRAM
system.mem_cntrl.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_cntrl.bytesWritten                   32832                       # Total number of bytes written to DRAM
system.mem_cntrl.bytesReadSys                  109664                       # Total read bytes from the system interface side
system.mem_cntrl.bytesWrittenSys                33024                       # Total written bytes from the system interface side
system.mem_cntrl.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrl.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrl.perBankRdBursts::0               113                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::1                62                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::2                22                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::3                20                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::4               421                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::5               442                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::6              1269                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::7               288                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::8               942                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::9               122                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::10              164                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::11              144                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::12              104                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::13              165                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::14              130                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::15               82                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::0                38                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::1                48                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::2                 7                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::3                14                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::4                 6                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::5                43                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::6                31                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::7                36                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::8                12                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::9                61                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::10               37                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::11               37                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::12               31                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::13               62                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::14               27                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::15               23                       # Per bank write bursts
system.mem_cntrl.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_cntrl.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_cntrl.totGap                    1847101500                       # Total gap between requests
system.mem_cntrl.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::3                  3180                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::6                  1316                       # Read request sizes (log2)
system.mem_cntrl.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::6                  516                       # Write request sizes (log2)
system.mem_cntrl.rdQLenPdf::0                    4258                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::1                     207                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::2                      23                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::15                      8                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::16                      9                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::17                     29                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::18                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::19                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::20                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::21                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::22                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::23                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::24                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::25                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::26                     32                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::27                     32                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::28                     32                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::29                     32                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::30                     32                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::31                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::32                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_cntrl.bytesPerActivate::samples         1407                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::mean    227.570718                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::gmean   139.547367                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::stdev   269.035785                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::0-127          664     47.19%     47.19% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::128-255          351     24.95%     72.14% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::256-383          137      9.74%     81.88% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::384-511           58      4.12%     86.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::512-639           40      2.84%     88.84% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::640-767           35      2.49%     91.33% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::768-895           23      1.63%     92.96% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::896-1023           16      1.14%     94.10% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::1024-1151           83      5.90%    100.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::total         1407                       # Bytes accessed per row activation
system.mem_cntrl.rdPerTurnAround::samples           31                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::mean     130.387097                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::gmean     94.027372                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::stdev    121.185444                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::0-31              3      9.68%      9.68% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::32-63             8     25.81%     35.48% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::64-95             5     16.13%     51.61% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::96-127            5     16.13%     67.74% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::128-159            3      9.68%     77.42% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::192-223            2      6.45%     83.87% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::224-255            2      6.45%     90.32% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::288-319            1      3.23%     93.55% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::480-511            1      3.23%     96.77% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::512-543            1      3.23%    100.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::total            31                       # Reads before turning the bus around for writes
system.mem_cntrl.wrPerTurnAround::samples           31                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::mean      16.548387                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::gmean     16.526084                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::stdev      0.888396                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::16               22     70.97%     70.97% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::17                1      3.23%     74.19% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::18                8     25.81%    100.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::total            31                       # Writes before turning the bus around for reads
system.mem_cntrl.totQLat                     94073750                       # Total ticks spent queuing
system.mem_cntrl.totMemAccLat               178261250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrl.totBusLat                   22450000                       # Total ticks spent in databus transfers
system.mem_cntrl.avgQLat                     20951.84                       # Average queueing delay per DRAM burst
system.mem_cntrl.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_cntrl.avgMemAccLat                39701.84                       # Average memory access latency per DRAM burst
system.mem_cntrl.avgRdBW                       155.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrl.avgWrBW                        17.74                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrl.avgRdBWSys                     59.26                       # Average system read bandwidth in MiByte/s
system.mem_cntrl.avgWrBWSys                     17.84                       # Average system write bandwidth in MiByte/s
system.mem_cntrl.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrl.busUtil                         1.35                       # Data bus utilization in percentage
system.mem_cntrl.busUtilRead                     1.21                       # Data bus utilization in percentage for reads
system.mem_cntrl.busUtilWrite                    0.14                       # Data bus utilization in percentage for writes
system.mem_cntrl.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_cntrl.avgWrQLen                      24.73                       # Average write queue length when enqueuing
system.mem_cntrl.readRowHits                     3368                       # Number of row buffer hits during reads
system.mem_cntrl.writeRowHits                     229                       # Number of row buffer hits during writes
system.mem_cntrl.readRowHitRate                 75.01                       # Row buffer hit rate for reads
system.mem_cntrl.writeRowHitRate                44.38                       # Row buffer hit rate for writes
system.mem_cntrl.avgGap                     368535.81                       # Average gap between requests
system.mem_cntrl.pageHitRate                    71.85                       # Row buffer hit rate, read and write combined
system.mem_cntrl_0.actEnergy                  5883360                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_0.preEnergy                  3115695                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_0.readEnergy                18863880                       # Energy for read commands per rank (pJ)
system.mem_cntrl_0.writeEnergy                1164060                       # Energy for write commands per rank (pJ)
system.mem_cntrl_0.refreshEnergy         142596480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_0.actBackEnergy             78376140                       # Energy for active background per rank (pJ)
system.mem_cntrl_0.preBackEnergy              5023680                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_0.actPowerDownEnergy       481012740                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_0.prePowerDownEnergy       155634720                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_0.selfRefreshEnergy         62914920                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_0.totalEnergy              954696405                       # Total energy per rank (pJ)
system.mem_cntrl_0.averagePower            515.863611                       # Core power per rank (mW)
system.mem_cntrl_0.totalIdleTime           1662143750                       # Total Idle time Per DRAM Rank
system.mem_cntrl_0.memoryStateTime::IDLE      7182000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::REF      60464000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::SREF    208979000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::PRE_PDN    405308500                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT     117359750                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT_PDN   1054004250                       # Time in different power states
system.mem_cntrl_1.actEnergy                  4191180                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_1.preEnergy                  2223870                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_1.readEnergy                13273260                       # Energy for read commands per rank (pJ)
system.mem_cntrl_1.writeEnergy                1513800                       # Energy for write commands per rank (pJ)
system.mem_cntrl_1.refreshEnergy         127230480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_1.actBackEnergy             62711970                       # Energy for active background per rank (pJ)
system.mem_cntrl_1.preBackEnergy              5365440                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_1.actPowerDownEnergy       382191270                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_1.prePowerDownEnergy       159856320                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_1.selfRefreshEnergy        123877560                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_1.totalEnergy              882589920                       # Total energy per rank (pJ)
system.mem_cntrl_1.averagePower            476.901370                       # Core power per rank (mW)
system.mem_cntrl_1.totalIdleTime           1693334750                       # Total Idle time Per DRAM Rank
system.mem_cntrl_1.memoryStateTime::IDLE      8876500                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::REF      53994000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::SREF    449086000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::PRE_PDN    416216500                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT      88762250                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT_PDN    833979000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 4783837725500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 4783837725500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 4783837725500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  699725                       # Number of BP lookups
system.cpu.branchPred.condPredicted            699725                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80407                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               614778                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   70011                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              16049                       # Number of incorrect RAS predictions.
system.cpu.branchPred.correctpredictionPercent    88.508771                       # Correct prediction percentage
system.cpu.branchPred.indirectLookups          614778                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             172902                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           441876                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        57009                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4783837725500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      564603                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      356407                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         14356                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          3085                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 4783837725500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4783837725500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      444895                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2063                       # TLB misses on write requests
system.cpu.pwrStateResidencyTicks::ON      3115557000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          3701352                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             908080                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3176866                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      699725                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             242913                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2362974                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  175072                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                      74731                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 2779                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         62245                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           43                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           53                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    435869                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 32019                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                    1012                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            3498441                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.786499                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.119698                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2497747     71.40%     71.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    89107      2.55%     73.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    48639      1.39%     75.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    59183      1.69%     77.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    57985      1.66%     78.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    52898      1.51%     80.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    52544      1.50%     81.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    48371      1.38%     83.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   591967     16.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3498441                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.189046                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.858299                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   857875                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1728043                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    717744                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                107243                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  87536                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                5613348                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  87536                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   925099                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  789001                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         480993                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    751035                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                464777                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5262780                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  6790                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  45668                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  40043                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 350285                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5800743                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              13256693                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          8154458                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             15951                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3107188                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2693555                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              21700                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          21746                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    446982                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               691790                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              436803                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             50641                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            50459                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4677012                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               24914                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4030734                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             31460                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1929043                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2837773                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           7900                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3498441                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.152151                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.011273                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2305825     65.91%     65.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              306840      8.77%     74.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              201942      5.77%     80.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              165644      4.73%     85.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              150677      4.31%     89.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              135454      3.87%     93.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              121097      3.46%     96.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               71178      2.03%     98.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               39784      1.14%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3498441                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   39365     67.32%     67.32% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     67.32% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     67.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    62      0.11%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     67.42% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  13572     23.21%     90.63% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5425      9.28%     99.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                18      0.03%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               35      0.06%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             55235      1.37%      1.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2994913     74.30%     75.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2308      0.06%     75.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3461      0.09%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3975      0.10%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               594864     14.76%     90.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              373975      9.28%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1849      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            154      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4030734                       # Type of FU issued
system.cpu.iq.rate                           1.088990                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       58477                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014508                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           11637097                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6617684                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      3771911                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               12748                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              15017                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         5384                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                4027663                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    6313                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            48913                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       285341                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          982                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1776                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       137912                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2022                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          3614                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  87536                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  400670                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                204546                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4701960                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              7222                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                691790                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               436803                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              23089                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1763                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                202102                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1776                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          26298                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        82062                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               108360                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3848896                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                550006                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            164581                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            34                       # number of nop insts executed
system.cpu.iew.exec_refs                       903273                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   382566                       # Number of branches executed
system.cpu.iew.exec_stores                     353267                       # Number of stores executed
system.cpu.iew.exec_rate                     1.039862                       # Inst execution rate
system.cpu.iew.wb_sent                        3804198                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3777295                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2495806                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4020522                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.020518                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.620767                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1927784                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           17014                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             83712                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3185015                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.870603                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.939803                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2338671     73.43%     73.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       304794      9.57%     83.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       123425      3.88%     86.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       126221      3.96%     90.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        70479      2.21%     93.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        45225      1.42%     94.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        27586      0.87%     95.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        19893      0.62%     95.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       128721      4.04%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3185015                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1486021                       # Number of instructions committed
system.cpu.commit.committedOps                2772883                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         705340                       # Number of memory references committed
system.cpu.commit.loads                        406449                       # Number of loads committed
system.cpu.commit.membars                        1214                       # Number of memory barriers committed
system.cpu.commit.branches                     297736                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3083                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2744654                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30479                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        24544      0.89%      0.89% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2035616     73.41%     74.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2042      0.07%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             3007      0.11%     74.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2334      0.08%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          405867     14.64%     89.20% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         298891     10.78%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          582      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2772883                       # Class of committed instruction
system.cpu.commit.bw_lim_events                128721                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      7748373                       # The number of ROB reads
system.cpu.rob.rob_writes                     9720306                       # The number of ROB writes
system.cpu.timesIdled                           11480                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          202911                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1486021                       # Number of Instructions Simulated
system.cpu.committedOps                       2772883                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.490780                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.490780                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.401481                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.401481                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  5699131                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3016199                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      8572                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4580                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1744248                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1126761                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1741257                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  19994                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4783837725500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             33148                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              814876                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34172                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.846307                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          753                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          221                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1621106                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1621106                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4783837725500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       453356                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          453356                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       284595                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         284595                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          857                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           857                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data        737951                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           737951                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       738808                       # number of overall hits
system.cpu.dcache.overall_hits::total          738808                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        36441                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         36441                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        14281                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14281                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         4449                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4449                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data        50722                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          50722                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        55171                       # number of overall misses
system.cpu.dcache.overall_misses::total         55171                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    451192000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    451192000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    240226477                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    240226477                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    691418477                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    691418477                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    691418477                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    691418477                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       489797                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       489797                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       298876                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       298876                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         5306                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         5306                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       788673                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       788673                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       793979                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       793979                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.074400                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.074400                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.047782                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047782                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.838485                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.838485                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.064313                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064313                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.069487                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.069487                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12381.438490                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12381.438490                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 16821.404453                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16821.404453                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13631.530243                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13631.530243                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12532.281035                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12532.281035                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         4138                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               510                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.113725                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        26816                       # number of writebacks
system.cpu.dcache.writebacks::total             26816                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        20965                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        20965                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          141                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          141                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        21106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        21106                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21106                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        15476                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15476                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        14140                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14140                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         4449                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4449                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        29616                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        29616                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        34065                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        34065                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    210193500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    210193500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    222852978                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    222852978                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     57056000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     57056000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    433046478                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    433046478                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    490102478                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    490102478                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.031597                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031597                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.047311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.838485                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.838485                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.037552                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037552                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.042904                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.042904                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13581.901008                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13581.901008                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 15760.465205                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15760.465205                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12824.454934                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12824.454934                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 14622.044773                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14622.044773                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14387.273683                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14387.273683                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 168032.563025                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 168032.563025                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4783837725500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             32296                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.486453                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              408752                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             32806                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.459672                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.486453                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.998997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          166                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          286                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            904095                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           904095                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4783837725500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       399583                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          399583                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        399583                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           399583                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       399583                       # number of overall hits
system.cpu.icache.overall_hits::total          399583                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        36286                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         36286                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        36286                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          36286                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        36286                       # number of overall misses
system.cpu.icache.overall_misses::total         36286                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    495270998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    495270998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    495270998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    495270998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    495270998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    495270998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       435869                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       435869                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       435869                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       435869                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       435869                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       435869                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.083250                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.083250                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.083250                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.083250                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.083250                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.083250                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13649.093259                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13649.093259                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13649.093259                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13649.093259                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13649.093259                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13649.093259                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          571                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                24                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    23.791667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          539                       # number of writebacks
system.cpu.icache.writebacks::total               539                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         3929                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3929                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         3929                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3929                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         3929                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3929                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        32357                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        32357                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        32357                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        32357                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        32357                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        32357                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    428417998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    428417998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    428417998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    428417998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    428417998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    428417998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.074236                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.074236                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.074236                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.074236                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.074236                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.074236                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13240.349785                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13240.349785                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13240.349785                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13240.349785                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13240.349785                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13240.349785                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 4783837725500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  347                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 347                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 121                       # Transaction distribution
system.iobus.trans_dist::WriteResp                121                       # Transaction distribution
system.iobus.trans_dist::MessageReq               117                       # Transaction distribution
system.iobus.trans_dist::MessageResp              117                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               117000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              294500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              407500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               58500                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 4783837725500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 4783837725500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2bus.snoop_filter.tot_requests         131867                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        66295                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests         1029                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops            21462                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops        21140                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops          322                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 4783837725500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                33168                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               60127                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                 129                       # Transaction distribution
system.l2bus.trans_dist::WriteResp                129                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         27872                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             38671                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               917                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp              917                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              13224                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             13224                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          52281                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        96916                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       109726                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  206642                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      2099328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      3898124                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  5997452                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             41516                       # Total snoops (count)
system.l2bus.snoopTraffic                       99160                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             100817                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.226311                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.426009                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    78323     77.69%     77.69% # Request fanout histogram
system.l2bus.snoop_fanout::1                    22172     21.99%     99.68% # Request fanout histogram
system.l2bus.snoop_fanout::2                      322      0.32%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total               100817                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             93592000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                5.1                       # Layer utilization (%)
system.l2bus.snoopLayer0.occupancy            7499000                       # Layer occupancy (ticks)
system.l2bus.snoopLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            48577915                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.6                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            50600483                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.7                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 4783837725500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 1098                       # number of replacements
system.l2cache.tags.tagsinuse            32122.974698                       # Cycle average of tags in use
system.l2cache.tags.total_refs                3239433                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                33283                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                97.329958                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks           10                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst  9116.326689                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 22996.648009                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000305                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.278208                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.701802                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.980315                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        32185                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          350                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         7234                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        24593                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.982208                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1054596                       # Number of tag accesses
system.l2cache.tags.data_accesses             1054596                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 4783837725500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        27356                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        27356                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data           61                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              61                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data         12515                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            12515                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst        31763                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        19670                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        51433                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            31763                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            32185                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               63948                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           31763                       # number of overall hits
system.l2cache.overall_hits::cpu.data           32185                       # number of overall hits
system.l2cache.overall_hits::total              63948                       # number of overall hits
system.l2cache.UpgradeReq_misses::cpu.data          854                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           854                       # number of UpgradeReq misses
system.l2cache.ReadExReq_misses::cpu.data          709                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            709                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          500                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          252                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          752                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            500                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            961                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1461                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           500                       # number of overall misses
system.l2cache.overall_misses::cpu.data           961                       # number of overall misses
system.l2cache.overall_misses::total             1461                       # number of overall misses
system.l2cache.UpgradeReq_miss_latency::cpu.data     20942000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     20942000                       # number of UpgradeReq miss cycles
system.l2cache.ReadExReq_miss_latency::cpu.data     48186500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     48186500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     45561500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     28141000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     73702500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     45561500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     76327500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    121889000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     45561500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     76327500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    121889000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        27356                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        27356                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data          915                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          915                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data        13224                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        13224                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        32263                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        19922                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        52185                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        32263                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        33146                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           65409                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        32263                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        33146                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          65409                       # number of overall (read+write) accesses
system.l2cache.UpgradeReq_miss_rate::cpu.data     0.933333                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.933333                       # miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.053615                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.053615                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.015498                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.012649                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.014410                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.015498                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.028993                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.022336                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.015498                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.028993                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.022336                       # miss rate for overall accesses
system.l2cache.UpgradeReq_avg_miss_latency::cpu.data 24522.248244                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 24522.248244                       # average UpgradeReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 67964.033850                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 67964.033850                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst        91123                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 111670.634921                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 98008.643617                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst        91123                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 79425.078044                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 83428.473648                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst        91123                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 79425.078044                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 83428.473648                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             516                       # number of writebacks
system.l2cache.writebacks::total                  516                       # number of writebacks
system.l2cache.UpgradeReq_mshr_misses::cpu.data          854                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          854                       # number of UpgradeReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          709                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          709                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          500                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          252                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          752                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          500                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          961                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1461                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          500                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          961                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1461                       # number of overall MSHR misses
system.l2cache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.l2cache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.l2cache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.l2cache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.l2cache.UpgradeReq_mshr_miss_latency::cpu.data     12401998                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total     12401998                       # number of UpgradeReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     41096500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     41096500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     40561500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     25620501                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     66182001                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     40561500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     66717001                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    107278501                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     40561500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     66717001                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    107278501                       # number of overall MSHR miss cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::total     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::cpu.data     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::total     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.933333                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.933333                       # mshr miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.053615                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.053615                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.015498                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.012649                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.014410                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.015498                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.028993                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.022336                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.015498                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.028993                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.022336                       # mshr miss rate for overall accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14522.245902                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14522.245902                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 57964.033850                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 57964.033850                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst        81123                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 101668.654762                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 88007.980053                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst        81123                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 69424.558793                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 73428.132101                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst        81123                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 69424.558793                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 73428.132101                       # average overall mshr miss latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::total       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 159284.663866                       # average overall mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::total 159284.663866                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         36236                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        34920                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4783837725500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               36295                       # Transaction distribution
system.membus.trans_dist::ReadResp              37047                       # Transaction distribution
system.membus.trans_dist::WriteReq                129                       # Transaction distribution
system.membus.trans_dist::WriteResp               129                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          516                       # Transaction distribution
system.membus.trans_dist::CleanEvict              582                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1001                       # Transaction distribution
system.membus.trans_dist::ReadExReq               564                       # Transaction distribution
system.membus.trans_dist::ReadExResp              564                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           752                       # Transaction distribution
system.membus.trans_dist::MessageReq              117                       # Transaction distribution
system.membus.trans_dist::MessageResp             117                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.bridge.slave          936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_cntrl.port         4731                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.cpu.interrupts.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         5683                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_cntrl.port         7978                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         7978                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_cntrl.port        31150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total        31150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  45045                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.bridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_cntrl.port       117248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.cpu.interrupts.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       117748                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_cntrl.port          560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_cntrl.port        24880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        24880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  143656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            32770                       # Total snoops (count)
system.membus.snoopTraffic                     262144                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38858                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.844639                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.362253                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6037     15.54%     15.54% # Request fanout histogram
system.membus.snoop_fanout::1                   32821     84.46%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               38858                       # Request fanout histogram
system.membus.reqLayer0.occupancy              294500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            20713498                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              117000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              58500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            3947500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer4.occupancy            8093400                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy           28729914                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 4783837725500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 4783837725500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 4783837725500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 4783837725500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 4783837725500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 4783837725500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 4783837725500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 4783837725500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 4783837725500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 4783837725500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 4783837725500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 4783837725500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 4783837725500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 4783837725500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 4783837725500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 4783837725500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 4783837725500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 4783837725500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 4783837725500                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
