[2021-09-09 09:07:15,984]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-09-09 09:07:15,984]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:07:16,228]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; ".

Peak memory: 14172160 bytes

[2021-09-09 09:07:16,229]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:07:16,360]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34480128 bytes

[2021-09-09 09:07:16,361]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-09 09:07:16,361]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:07:16,380]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :15
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :15
score:100
	Report mapping result:
		klut_size()     :28
		klut.num_gates():15
		max delay       :3
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 6434816 bytes

[2021-09-09 09:07:16,381]mapper_test.py:220:[INFO]: area: 15 level: 3
[2021-09-09 10:55:20,164]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-09-09 10:55:20,164]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:55:20,394]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; ".

Peak memory: 14020608 bytes

[2021-09-09 10:55:20,395]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:55:20,514]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34463744 bytes

[2021-09-09 10:55:20,515]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-09 10:55:20,515]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:55:22,261]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :15
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :15
score:100
	Report mapping result:
		klut_size()     :28
		klut.num_gates():15
		max delay       :3
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 13799424 bytes

[2021-09-09 10:55:22,262]mapper_test.py:220:[INFO]: area: 15 level: 3
[2021-09-09 12:24:27,074]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-09-09 12:24:27,074]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:24:27,365]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; ".

Peak memory: 14041088 bytes

[2021-09-09 12:24:27,365]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:24:27,500]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34283520 bytes

[2021-09-09 12:24:27,501]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-09 12:24:27,501]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:24:29,357]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :15
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :15
score:100
	Report mapping result:
		klut_size()     :28
		klut.num_gates():15
		max delay       :3
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 13787136 bytes

[2021-09-09 12:24:29,358]mapper_test.py:220:[INFO]: area: 15 level: 3
[2021-09-09 14:52:22,241]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-09-09 14:52:22,241]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:52:22,241]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:52:22,363]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34660352 bytes

[2021-09-09 14:52:22,364]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-09 14:52:22,364]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:52:24,199]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 13733888 bytes

[2021-09-09 14:52:24,200]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-09 15:21:24,548]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-09-09 15:21:24,549]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:21:24,549]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:21:24,682]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34664448 bytes

[2021-09-09 15:21:24,683]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-09 15:21:24,683]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:21:26,596]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 13824000 bytes

[2021-09-09 15:21:26,597]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-09 15:59:23,657]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-09-09 15:59:23,657]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:59:23,657]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:59:23,783]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34603008 bytes

[2021-09-09 15:59:23,784]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-09 15:59:23,784]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:59:25,673]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 13832192 bytes

[2021-09-09 15:59:25,673]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-09 16:34:00,628]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-09-09 16:34:00,628]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:34:00,629]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:34:00,762]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34316288 bytes

[2021-09-09 16:34:00,763]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-09 16:34:00,763]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:34:02,695]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 13910016 bytes

[2021-09-09 16:34:02,696]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-09 17:10:43,999]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-09-09 17:10:44,000]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:10:44,000]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:10:44,133]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34787328 bytes

[2021-09-09 17:10:44,133]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-09 17:10:44,134]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:10:46,114]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 13684736 bytes

[2021-09-09 17:10:46,114]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-13 23:18:54,277]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-09-13 23:18:54,277]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:18:54,278]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:18:54,447]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34021376 bytes

[2021-09-13 23:18:54,448]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-13 23:18:54,448]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:18:56,143]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 12865536 bytes

[2021-09-13 23:18:56,144]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-13 23:40:01,129]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-09-13 23:40:01,130]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:40:01,130]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:40:01,299]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34152448 bytes

[2021-09-13 23:40:01,300]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-13 23:40:01,300]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:40:01,326]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 6246400 bytes

[2021-09-13 23:40:01,327]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-14 08:47:14,410]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-09-14 08:47:14,410]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:47:14,410]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:47:14,576]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33878016 bytes

[2021-09-14 08:47:14,577]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-14 08:47:14,577]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:47:16,287]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 13717504 bytes

[2021-09-14 08:47:16,287]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-14 09:18:57,157]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-09-14 09:18:57,158]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:18:57,158]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:18:57,325]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34160640 bytes

[2021-09-14 09:18:57,326]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-14 09:18:57,327]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:18:57,351]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 6328320 bytes

[2021-09-14 09:18:57,352]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-15 15:23:09,481]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-09-15 15:23:09,481]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:23:09,482]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:23:09,596]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34250752 bytes

[2021-09-15 15:23:09,597]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-15 15:23:09,597]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:23:11,201]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 14290944 bytes

[2021-09-15 15:23:11,202]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-15 15:52:36,047]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-09-15 15:52:36,048]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:52:36,048]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:52:36,165]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34115584 bytes

[2021-09-15 15:52:36,166]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-15 15:52:36,166]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:52:36,186]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 6234112 bytes

[2021-09-15 15:52:36,186]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-18 13:53:49,236]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-09-18 13:53:49,239]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:53:49,239]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:53:49,393]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33828864 bytes

[2021-09-18 13:53:49,394]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-18 13:53:49,395]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:53:50,965]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 11112448 bytes

[2021-09-18 13:53:50,966]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-18 16:18:47,587]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-09-18 16:18:47,587]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:18:47,588]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:18:47,757]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33959936 bytes

[2021-09-18 16:18:47,757]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-18 16:18:47,758]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:18:49,388]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 11075584 bytes

[2021-09-18 16:18:49,389]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-22 08:53:09,330]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-09-22 08:53:09,332]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:53:09,332]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:53:09,449]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34209792 bytes

[2021-09-22 08:53:09,450]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-22 08:53:09,451]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:53:10,244]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 11108352 bytes

[2021-09-22 08:53:10,245]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-22 11:17:38,032]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-09-22 11:17:38,032]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:17:38,032]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:17:38,145]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34177024 bytes

[2021-09-22 11:17:38,146]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-22 11:17:38,146]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:17:39,691]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 11149312 bytes

[2021-09-22 11:17:39,692]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-23 16:35:32,342]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-09-23 16:35:32,342]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:35:32,343]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:35:32,513]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34041856 bytes

[2021-09-23 16:35:32,514]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-23 16:35:32,514]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:35:34,111]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
balancing!
	current map manager:
		current min nodes:43
		current min depth:6
rewriting!
	current map manager:
		current min nodes:43
		current min depth:6
balancing!
	current map manager:
		current min nodes:43
		current min depth:6
rewriting!
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 11157504 bytes

[2021-09-23 16:35:34,112]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-23 16:59:35,847]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-09-23 16:59:35,847]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:59:35,848]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:59:36,021]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34115584 bytes

[2021-09-23 16:59:36,022]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-23 16:59:36,022]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:59:37,649]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
balancing!
	current map manager:
		current min nodes:43
		current min depth:6
rewriting!
	current map manager:
		current min nodes:43
		current min depth:6
balancing!
	current map manager:
		current min nodes:43
		current min depth:6
rewriting!
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 11304960 bytes

[2021-09-23 16:59:37,649]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-23 17:40:44,042]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-09-23 17:40:44,042]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:40:44,043]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:40:44,152]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34013184 bytes

[2021-09-23 17:40:44,153]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-23 17:40:44,153]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:40:45,783]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
balancing!
	current map manager:
		current min nodes:43
		current min depth:6
rewriting!
	current map manager:
		current min nodes:43
		current min depth:6
balancing!
	current map manager:
		current min nodes:43
		current min depth:6
rewriting!
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 11300864 bytes

[2021-09-23 17:40:45,783]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-23 18:00:15,450]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-09-23 18:00:15,451]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:00:15,451]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:00:15,567]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33988608 bytes

[2021-09-23 18:00:15,568]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-23 18:00:15,569]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:00:17,120]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
balancing!
	current map manager:
		current min nodes:43
		current min depth:6
rewriting!
	current map manager:
		current min nodes:43
		current min depth:6
balancing!
	current map manager:
		current min nodes:43
		current min depth:6
rewriting!
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 11141120 bytes

[2021-09-23 18:00:17,121]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-27 16:27:41,709]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-09-27 16:27:41,710]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:27:41,710]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:27:41,822]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34164736 bytes

[2021-09-27 16:27:41,823]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-27 16:27:41,823]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:27:43,451]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
balancing!
	current map manager:
		current min nodes:43
		current min depth:6
rewriting!
	current map manager:
		current min nodes:43
		current min depth:6
balancing!
	current map manager:
		current min nodes:43
		current min depth:6
rewriting!
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 11374592 bytes

[2021-09-27 16:27:43,452]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-27 17:34:32,847]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-09-27 17:34:32,848]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:34:32,848]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:34:32,957]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34062336 bytes

[2021-09-27 17:34:32,958]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-27 17:34:32,958]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:34:34,504]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
balancing!
	current map manager:
		current min nodes:43
		current min depth:6
rewriting!
	current map manager:
		current min nodes:43
		current min depth:6
balancing!
	current map manager:
		current min nodes:43
		current min depth:6
rewriting!
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 11427840 bytes

[2021-09-27 17:34:34,505]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-28 02:00:44,049]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-09-28 02:00:44,049]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:00:44,050]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:00:44,207]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33951744 bytes

[2021-09-28 02:00:44,208]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-28 02:00:44,208]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:00:45,780]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 11083776 bytes

[2021-09-28 02:00:45,781]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-28 16:40:43,304]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-09-28 16:40:43,305]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:40:43,306]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:40:43,423]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34381824 bytes

[2021-09-28 16:40:43,424]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-28 16:40:43,425]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:40:45,068]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 11296768 bytes

[2021-09-28 16:40:45,068]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-09-28 17:19:38,861]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-09-28 17:19:38,861]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:19:38,861]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:19:38,978]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34177024 bytes

[2021-09-28 17:19:38,979]mapper_test.py:156:[INFO]: area: 13 level: 3
[2021-09-28 17:19:38,979]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:19:40,598]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 11587584 bytes

[2021-09-28 17:19:40,599]mapper_test.py:220:[INFO]: area: 17 level: 3
[2021-10-09 10:37:25,751]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-10-09 10:37:25,752]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:37:25,752]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:37:25,868]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34164736 bytes

[2021-10-09 10:37:25,869]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-09 10:37:25,870]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:37:25,904]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 6746112 bytes

[2021-10-09 10:37:25,905]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-10-09 11:20:06,490]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-10-09 11:20:06,490]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:20:06,490]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:20:06,607]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34054144 bytes

[2021-10-09 11:20:06,608]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-09 11:20:06,608]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:20:06,640]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 6635520 bytes

[2021-10-09 11:20:06,641]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-10-09 16:28:40,914]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-10-09 16:28:40,916]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:28:40,916]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:28:41,037]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34222080 bytes

[2021-10-09 16:28:41,038]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-09 16:28:41,038]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:28:41,869]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 11182080 bytes

[2021-10-09 16:28:41,870]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-10-09 16:45:51,973]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-10-09 16:45:51,973]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:45:51,973]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:45:52,088]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33984512 bytes

[2021-10-09 16:45:52,089]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-09 16:45:52,089]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:45:52,923]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 11202560 bytes

[2021-10-09 16:45:52,924]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-10-12 10:50:28,417]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-10-12 10:50:28,418]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:50:28,418]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:50:28,576]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33861632 bytes

[2021-10-12 10:50:28,577]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-12 10:50:28,578]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:50:30,247]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 10735616 bytes

[2021-10-12 10:50:30,248]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-10-12 11:14:00,165]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-10-12 11:14:00,166]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:14:00,166]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:14:00,282]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34144256 bytes

[2021-10-12 11:14:00,283]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-12 11:14:00,284]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:14:00,312]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 6397952 bytes

[2021-10-12 11:14:00,313]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-10-12 13:25:54,699]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-10-12 13:25:54,699]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:25:54,700]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:25:54,856]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33976320 bytes

[2021-10-12 13:25:54,857]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-12 13:25:54,857]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:25:56,586]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 10989568 bytes

[2021-10-12 13:25:56,587]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-10-12 14:56:29,966]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-10-12 14:56:29,966]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 14:56:29,966]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 14:56:30,082]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34086912 bytes

[2021-10-12 14:56:30,083]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-12 14:56:30,083]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 14:56:31,720]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 10801152 bytes

[2021-10-12 14:56:31,721]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-10-12 18:41:04,863]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-10-12 18:41:04,863]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:41:04,863]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:41:05,021]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34349056 bytes

[2021-10-12 18:41:05,022]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-12 18:41:05,022]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:41:06,714]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 10850304 bytes

[2021-10-12 18:41:06,715]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-10-18 11:34:32,791]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-10-18 11:34:32,792]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:34:32,792]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:34:32,957]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34123776 bytes

[2021-10-18 11:34:32,958]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-18 11:34:32,959]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:34:34,597]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 10788864 bytes

[2021-10-18 11:34:34,597]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-10-18 12:02:36,135]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-10-18 12:02:36,136]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:02:36,136]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:02:36,258]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34152448 bytes

[2021-10-18 12:02:36,259]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-18 12:02:36,259]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:02:36,284]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 5971968 bytes

[2021-10-18 12:02:36,284]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-10-19 14:10:33,563]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-10-19 14:10:33,564]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:10:33,564]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:10:33,683]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34062336 bytes

[2021-10-19 14:10:33,684]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-19 14:10:33,684]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:10:33,708]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 5947392 bytes

[2021-10-19 14:10:33,709]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-10-22 13:28:42,929]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-10-22 13:28:42,929]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:28:42,929]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:28:43,042]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34390016 bytes

[2021-10-22 13:28:43,043]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-22 13:28:43,043]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:28:43,114]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 8884224 bytes

[2021-10-22 13:28:43,115]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-10-22 13:49:35,809]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-10-22 13:49:35,809]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:49:35,809]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:49:35,931]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34062336 bytes

[2021-10-22 13:49:35,931]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-22 13:49:35,932]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:49:35,984]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 8798208 bytes

[2021-10-22 13:49:35,985]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-10-22 14:00:54,892]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-10-22 14:00:54,892]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:00:54,893]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:00:55,050]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33951744 bytes

[2021-10-22 14:00:55,051]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-22 14:00:55,052]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:00:55,077]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 6004736 bytes

[2021-10-22 14:00:55,077]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-10-22 14:04:15,421]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-10-22 14:04:15,421]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:15,422]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:15,534]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34152448 bytes

[2021-10-22 14:04:15,535]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-22 14:04:15,536]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:15,560]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 5890048 bytes

[2021-10-22 14:04:15,560]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-10-23 13:24:44,677]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-10-23 13:24:44,677]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:24:44,677]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:24:44,793]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34029568 bytes

[2021-10-23 13:24:44,794]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-23 13:24:44,795]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:24:46,465]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :15
score:100
	Report mapping result:
		klut_size()     :28
		klut.num_gates():15
		max delay       :3
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 11067392 bytes

[2021-10-23 13:24:46,466]mapper_test.py:224:[INFO]: area: 15 level: 3
[2021-10-24 17:35:57,867]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-10-24 17:35:57,868]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:35:57,868]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:35:58,036]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33976320 bytes

[2021-10-24 17:35:58,037]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-24 17:35:58,037]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:35:59,733]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :15
score:100
	Report mapping result:
		klut_size()     :28
		klut.num_gates():15
		max delay       :3
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :9
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 10960896 bytes

[2021-10-24 17:35:59,733]mapper_test.py:224:[INFO]: area: 15 level: 3
[2021-10-24 17:56:23,167]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-10-24 17:56:23,167]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:56:23,167]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:56:23,333]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34115584 bytes

[2021-10-24 17:56:23,334]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-24 17:56:23,334]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:56:25,004]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
	current map manager:
		current min nodes:43
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :17
score:100
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 11001856 bytes

[2021-10-24 17:56:25,004]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-10-26 10:24:08,617]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-10-26 10:24:08,617]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:08,617]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:08,738]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34189312 bytes

[2021-10-26 10:24:08,739]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-26 10:24:08,739]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:08,763]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	current map manager:
		current min nodes:43
		current min depth:6
	Report mapping result:
		klut_size()     :29
		klut.num_gates():16
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 5914624 bytes

[2021-10-26 10:24:08,764]mapper_test.py:224:[INFO]: area: 16 level: 3
[2021-10-26 10:53:40,959]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-10-26 10:53:40,959]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:53:40,960]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:53:41,125]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33918976 bytes

[2021-10-26 10:53:41,126]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-26 10:53:41,126]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:53:42,769]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	Report mapping result:
		klut_size()     :29
		klut.num_gates():16
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 10641408 bytes

[2021-10-26 10:53:42,770]mapper_test.py:224:[INFO]: area: 16 level: 3
[2021-10-26 11:15:24,773]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-10-26 11:15:24,773]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:15:24,774]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:15:24,892]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33984512 bytes

[2021-10-26 11:15:24,893]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-26 11:15:24,893]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:15:26,548]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	Report mapping result:
		klut_size()     :32
		klut.num_gates():19
		max delay       :3
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 10641408 bytes

[2021-10-26 11:15:26,548]mapper_test.py:224:[INFO]: area: 19 level: 3
[2021-10-26 12:13:30,093]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-10-26 12:13:30,093]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:13:30,094]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:13:30,210]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33988608 bytes

[2021-10-26 12:13:30,211]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-26 12:13:30,211]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:13:31,892]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 10723328 bytes

[2021-10-26 12:13:31,893]mapper_test.py:224:[INFO]: area: 17 level: 3
[2021-10-26 14:11:47,536]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-10-26 14:11:47,537]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:11:47,537]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:11:47,657]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34197504 bytes

[2021-10-26 14:11:47,658]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-26 14:11:47,658]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:11:47,674]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	Report mapping result:
		klut_size()     :29
		klut.num_gates():16
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 6017024 bytes

[2021-10-26 14:11:47,675]mapper_test.py:224:[INFO]: area: 16 level: 3
[2021-10-29 16:08:49,827]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-10-29 16:08:49,828]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:08:49,828]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:08:49,992]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33804288 bytes

[2021-10-29 16:08:49,993]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-10-29 16:08:49,993]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:08:50,020]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	Report mapping result:
		klut_size()     :34
		klut.num_gates():21
		max delay       :3
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :7
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
Peak memory: 5898240 bytes

[2021-10-29 16:08:50,021]mapper_test.py:224:[INFO]: area: 21 level: 3
[2021-11-03 09:49:50,178]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-11-03 09:49:50,179]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:49:50,179]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:49:50,347]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34004992 bytes

[2021-11-03 09:49:50,348]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-11-03 09:49:50,348]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:49:50,372]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	Report mapping result:
		klut_size()     :34
		klut.num_gates():21
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :7
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig_output.v
	Peak memory: 5689344 bytes

[2021-11-03 09:49:50,372]mapper_test.py:226:[INFO]: area: 21 level: 3
[2021-11-03 10:01:49,823]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-11-03 10:01:49,823]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:01:49,823]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:01:49,997]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33902592 bytes

[2021-11-03 10:01:49,998]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-11-03 10:01:49,998]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:01:50,030]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	Report mapping result:
		klut_size()     :35
		klut.num_gates():22
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :6
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig_output.v
	Peak memory: 5742592 bytes

[2021-11-03 10:01:50,030]mapper_test.py:226:[INFO]: area: 22 level: 3
[2021-11-03 13:41:50,422]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-11-03 13:41:50,422]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:41:50,422]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:41:50,540]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34136064 bytes

[2021-11-03 13:41:50,541]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-11-03 13:41:50,541]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:41:50,559]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	Report mapping result:
		klut_size()     :35
		klut.num_gates():22
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :6
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig_output.v
	Peak memory: 5853184 bytes

[2021-11-03 13:41:50,560]mapper_test.py:226:[INFO]: area: 22 level: 3
[2021-11-03 13:48:05,757]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-11-03 13:48:05,758]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:48:05,758]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:48:05,918]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34275328 bytes

[2021-11-03 13:48:05,919]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-11-03 13:48:05,919]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:48:05,946]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	Report mapping result:
		klut_size()     :35
		klut.num_gates():22
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :6
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig_output.v
	Peak memory: 5668864 bytes

[2021-11-03 13:48:05,947]mapper_test.py:226:[INFO]: area: 22 level: 3
[2021-11-04 15:54:56,504]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-11-04 15:54:56,505]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:54:56,505]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:54:56,629]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33951744 bytes

[2021-11-04 15:54:56,630]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-11-04 15:54:56,630]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:54:56,658]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
	Report mapping result:
		klut_size()     :28
		klut.num_gates():15
		max delay       :3
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :6
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig_output.v
	Peak memory: 5804032 bytes

[2021-11-04 15:54:56,658]mapper_test.py:226:[INFO]: area: 15 level: 3
[2021-11-04 17:06:53,490]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-11-04 17:06:53,491]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 17:06:53,491]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 17:06:53,609]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34156544 bytes

[2021-11-04 17:06:53,610]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-11-04 17:06:53,611]mapper_test.py:205:[INFO]: run iFPGA flow...
[2021-11-04 17:06:53,639]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
Mapping time: 0.000841 secs
Mapping time: 0.000842 secs
	Report mapping result:
		klut_size()     :28
		klut.num_gates():15
		max delay       :3
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :6
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig_output.v
	Peak memory: 5726208 bytes

[2021-11-04 17:06:53,640]mapper_test.py:230:[INFO]: area: 15 level: 3
[2021-11-16 12:26:50,342]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-11-16 12:26:50,342]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:26:50,342]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:26:50,459]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33767424 bytes

[2021-11-16 12:26:50,460]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-11-16 12:26:50,460]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:26:50,479]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
Mapping time: 0.000818 secs
	Report mapping result:
		klut_size()     :28
		klut.num_gates():15
		max delay       :3
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :6
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
	Peak memory: 5832704 bytes

[2021-11-16 12:26:50,479]mapper_test.py:228:[INFO]: area: 15 level: 3
[2021-11-16 14:15:45,177]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-11-16 14:15:45,177]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:15:45,177]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:15:45,293]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33959936 bytes

[2021-11-16 14:15:45,294]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-11-16 14:15:45,294]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:15:45,320]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
Mapping time: 0.000542 secs
	Report mapping result:
		klut_size()     :28
		klut.num_gates():15
		max delay       :3
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :6
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
	Peak memory: 5881856 bytes

[2021-11-16 14:15:45,321]mapper_test.py:228:[INFO]: area: 15 level: 3
[2021-11-16 14:22:05,043]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-11-16 14:22:05,043]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:05,043]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:05,158]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34234368 bytes

[2021-11-16 14:22:05,159]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-11-16 14:22:05,159]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:05,183]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
Mapping time: 0.000846 secs
	Report mapping result:
		klut_size()     :28
		klut.num_gates():15
		max delay       :3
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :6
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
	Peak memory: 5775360 bytes

[2021-11-16 14:22:05,184]mapper_test.py:228:[INFO]: area: 15 level: 3
[2021-11-17 16:34:43,148]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-11-17 16:34:43,148]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:34:43,148]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:34:43,268]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34172928 bytes

[2021-11-17 16:34:43,269]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-11-17 16:34:43,269]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:34:43,293]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
Mapping time: 0.000907 secs
	Report mapping result:
		klut_size()     :28
		klut.num_gates():15
		max delay       :3
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :6
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
	Peak memory: 5959680 bytes

[2021-11-17 16:34:43,294]mapper_test.py:228:[INFO]: area: 15 level: 3
[2021-11-18 10:17:08,343]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-11-18 10:17:08,344]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:17:08,344]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:17:08,510]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34209792 bytes

[2021-11-18 10:17:08,510]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-11-18 10:17:08,510]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:17:08,527]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
Mapping time: 0.001965 secs
	Report mapping result:
		klut_size()     :28
		klut.num_gates():15
		max delay       :3
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :6
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
	Peak memory: 5738496 bytes

[2021-11-18 10:17:08,528]mapper_test.py:228:[INFO]: area: 15 level: 3
[2021-11-23 16:09:59,189]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-11-23 16:09:59,190]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:09:59,191]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:09:59,311]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34185216 bytes

[2021-11-23 16:09:59,312]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-11-23 16:09:59,312]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:09:59,332]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
Mapping time: 0.001948 secs
	Report mapping result:
		klut_size()     :29
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :6
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
	Peak memory: 5730304 bytes

[2021-11-23 16:09:59,333]mapper_test.py:228:[INFO]: area: 16 level: 3
[2021-11-23 16:40:56,920]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-11-23 16:40:56,920]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:40:56,921]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:40:57,076]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33964032 bytes

[2021-11-23 16:40:57,077]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-11-23 16:40:57,078]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:40:57,101]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
Mapping time: 0.001869 secs
	Report mapping result:
		klut_size()     :29
		klut.num_gates():16
		max delay       :3
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :6
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
	Peak memory: 5861376 bytes

[2021-11-23 16:40:57,101]mapper_test.py:228:[INFO]: area: 16 level: 3
[2021-11-24 11:37:46,200]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-11-24 11:37:46,200]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:37:46,201]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:37:46,360]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34103296 bytes

[2021-11-24 11:37:46,361]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-11-24 11:37:46,362]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:37:46,384]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
Mapping time: 4.6e-05 secs
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
	Peak memory: 5779456 bytes

[2021-11-24 11:37:46,385]mapper_test.py:228:[INFO]: area: 17 level: 3
[2021-11-24 12:01:01,035]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-11-24 12:01:01,035]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:01,036]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:01,152]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33959936 bytes

[2021-11-24 12:01:01,153]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-11-24 12:01:01,153]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:01,168]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
Mapping time: 4.9e-05 secs
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
	Peak memory: 5918720 bytes

[2021-11-24 12:01:01,169]mapper_test.py:228:[INFO]: area: 17 level: 3
[2021-11-24 12:04:28,172]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-11-24 12:04:28,172]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:04:28,172]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:04:28,285]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34082816 bytes

[2021-11-24 12:04:28,286]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-11-24 12:04:28,286]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:04:28,302]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
Mapping time: 0.000858 secs
	Report mapping result:
		klut_size()     :28
		klut.num_gates():15
		max delay       :3
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :6
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
	Peak memory: 5980160 bytes

[2021-11-24 12:04:28,302]mapper_test.py:228:[INFO]: area: 15 level: 3
[2021-11-24 12:10:20,135]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-11-24 12:10:20,135]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:20,136]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:20,256]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33947648 bytes

[2021-11-24 12:10:20,257]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-11-24 12:10:20,258]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:20,272]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00022 secs
	Report mapping result:
		klut_size()     :26
		klut.num_gates():13
		max delay       :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :9
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
	Peak memory: 5304320 bytes

[2021-11-24 12:10:20,272]mapper_test.py:228:[INFO]: area: 13 level: 3
[2021-11-24 12:56:26,787]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-11-24 12:56:26,787]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:56:26,787]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:56:26,905]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33984512 bytes

[2021-11-24 12:56:26,906]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-11-24 12:56:26,906]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:56:26,932]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
Mapping time: 0.000568 secs
	Report mapping result:
		klut_size()     :28
		klut.num_gates():15
		max delay       :3
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :6
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
	Peak memory: 5894144 bytes

[2021-11-24 12:56:26,932]mapper_test.py:228:[INFO]: area: 15 level: 3
[2021-11-24 13:01:10,017]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-11-24 13:01:10,018]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:01:10,018]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:01:10,138]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34054144 bytes

[2021-11-24 13:01:10,139]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-11-24 13:01:10,140]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:01:11,805]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
Mapping time: 0.000566 secs
	Report mapping result:
		klut_size()     :28
		klut.num_gates():15
		max delay       :3
		max area        :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :6
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
	Peak memory: 10551296 bytes

[2021-11-24 13:01:11,805]mapper_test.py:228:[INFO]: area: 15 level: 3
[2021-11-24 13:24:47,690]mapper_test.py:79:[INFO]: run case "CM85_comb"
[2021-11-24 13:24:47,690]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:24:47,691]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:24:47,845]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      31.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    3.00.  Ar =      17.0.  Edge =       52.  Cut =      130.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
P:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
E:  Del =    3.00.  Ar =      14.0.  Edge =       48.  Cut =      129.  T =     0.00 sec
F:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       49.  Cut =      117.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
A:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
E:  Del =    3.00.  Ar =      13.0.  Edge =       46.  Cut =       84.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        1      7.69 %
Or           =        0      0.00 %
Other        =       12     92.31 %
TOTAL        =       13    100.00 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34168832 bytes

[2021-11-24 13:24:47,846]mapper_test.py:160:[INFO]: area: 13 level: 3
[2021-11-24 13:24:47,847]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:24:49,486]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.opt.aig
Mapping time: 4.5e-05 secs
	Report mapping result:
		klut_size()     :30
		klut.num_gates():17
		max delay       :3
		max area        :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM85_comb/CM85_comb.ifpga.v
	Peak memory: 10563584 bytes

[2021-11-24 13:24:49,486]mapper_test.py:228:[INFO]: area: 17 level: 3
