#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x561b385c4620 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x561b385b1020 .scope module, "moving_avg_tb" "moving_avg_tb" 3 4;
 .timescale -9 -12;
v0x561b38657b80_0 .var "clk_in", 0 0;
v0x561b38657c40_0 .var "rst_in", 0 0;
v0x561b38657d00_0 .var "tabulate_in", 0 0;
v0x561b38657da0_0 .var "valid_in", 0 0;
v0x561b38657e40_0 .net "valid_out", 0 0, v0x561b38655d00_0;  1 drivers
v0x561b38657f30_0 .var "value_in", 10 0;
v0x561b38657fd0_0 .net "value_out", 10 0, L_0x561b38658d70;  1 drivers
v0x561b386580a0_0 .var "x_in", 10 0;
v0x561b38658170_0 .net "x_out", 10 0, L_0x561b38659950;  1 drivers
v0x561b386582a0_0 .var "y_in", 9 0;
v0x561b38658340_0 .net "y_out", 9 0, L_0x561b3865a350;  1 drivers
S_0x561b385b23a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 93, 3 93 0, S_0x561b385b1020;
 .timescale -9 -12;
v0x561b385fee00_0 .var/2s "i", 31 0;
S_0x561b3864fb00 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 107, 3 107 0, S_0x561b385b1020;
 .timescale -9 -12;
v0x561b385fd4f0_0 .var/2s "i", 31 0;
S_0x561b3864fd40 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 121, 3 121 0, S_0x561b385b1020;
 .timescale -9 -12;
v0x561b385e8410_0 .var/2s "i", 31 0;
S_0x561b3864ff60 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 135, 3 135 0, S_0x561b385b1020;
 .timescale -9 -12;
v0x561b3862aea0_0 .var/2s "i", 31 0;
S_0x561b386501a0 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 3 161, 3 161 0, S_0x561b385b1020;
 .timescale -9 -12;
v0x561b386281f0_0 .var/2s "i", 31 0;
S_0x561b386503d0 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 3 162, 3 162 0, S_0x561b386501a0;
 .timescale -9 -12;
v0x561b3861e130_0 .var/2s "j", 31 0;
S_0x561b38650690 .scope module, "uut" "center_of_mass" 3 24, 4 4 0, S_0x561b385b1020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 11 "x_in";
    .port_info 3 /INPUT 10 "y_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /INPUT 1 "tabulate_in";
    .port_info 6 /OUTPUT 11 "x_out";
    .port_info 7 /OUTPUT 10 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x561b38627240 .param/l "DIVIDING" 1 4 61, +C4<00000000000000000000000000000001>;
P_0x561b38627280 .param/l "SUMMING" 1 4 60, +C4<00000000000000000000000000000000>;
v0x561b386556c0_0 .net "clk_in", 0 0, v0x561b38657b80_0;  1 drivers
v0x561b38655810_0 .var "division_partway_done", 0 0;
v0x561b386558d0_0 .var "input_count", 31 0;
v0x561b386559a0_0 .net "rst_in", 0 0, v0x561b38657c40_0;  1 drivers
v0x561b38655a40_0 .var "state", 0 0;
v0x561b38655b50_0 .net "tabulate_in", 0 0, v0x561b38657d00_0;  1 drivers
v0x561b38655c40_0 .net "valid_in", 0 0, v0x561b38657da0_0;  1 drivers
v0x561b38655d00_0 .var "valid_out", 0 0;
v0x561b38655dc0_0 .net "x_div_complete", 0 0, v0x561b38652550_0;  1 drivers
v0x561b38655ef0_0 .net "x_in", 10 0, v0x561b386580a0_0;  1 drivers
v0x561b38655fd0_0 .net "x_noisy", 10 0, L_0x561b38658f00;  1 drivers
v0x561b38656090_0 .net "x_out", 10 0, L_0x561b38659950;  alias, 1 drivers
v0x561b38656130_0 .var "x_sum", 31 0;
v0x561b386561d0_0 .net "y_div_complete", 0 0, v0x561b38654c70_0;  1 drivers
v0x561b386562c0_0 .net "y_in", 9 0, v0x561b386582a0_0;  1 drivers
v0x561b38656380_0 .net "y_noisy", 9 0, L_0x561b38658ff0;  1 drivers
v0x561b38656440_0 .net "y_out", 9 0, L_0x561b3865a350;  alias, 1 drivers
v0x561b386564e0_0 .var "y_sum", 31 0;
L_0x561b38658f00 .part v0x561b38652b30_0, 0, 11;
L_0x561b38658ff0 .part v0x561b386551f0_0, 0, 10;
S_0x561b38650a40 .scope module, "x_avg" "moving_avg" 4 39, 5 4 0, S_0x561b38650690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "valid_in";
    .port_info 2 /INPUT 11 "value_in";
    .port_info 3 /OUTPUT 11 "value_out";
P_0x561b38650c40 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000001011>;
v0x561b38650f80_0 .net *"_ivl_1", 12 0, L_0x561b386590e0;  1 drivers
v0x561b38651080_0 .net *"_ivl_10", 12 0, L_0x561b38659310;  1 drivers
v0x561b38651160_0 .net *"_ivl_13", 12 0, L_0x561b38659450;  1 drivers
L_0x7f9bbdce81c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561b38651220_0 .net *"_ivl_16", 1 0, L_0x7f9bbdce81c8;  1 drivers
v0x561b38651300_0 .net *"_ivl_17", 12 0, L_0x561b38659570;  1 drivers
v0x561b38651430_0 .net *"_ivl_20", 12 0, L_0x561b386596b0;  1 drivers
L_0x7f9bbdce8210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561b38651510_0 .net *"_ivl_23", 1 0, L_0x7f9bbdce8210;  1 drivers
L_0x7f9bbdce8138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561b386515f0_0 .net *"_ivl_4", 1 0, L_0x7f9bbdce8138;  1 drivers
v0x561b386516d0_0 .net *"_ivl_6", 12 0, L_0x561b38659220;  1 drivers
L_0x7f9bbdce8180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561b386517b0_0 .net *"_ivl_9", 1 0, L_0x7f9bbdce8180;  1 drivers
v0x561b38651890_0 .net "clk_in", 0 0, v0x561b38657b80_0;  alias, 1 drivers
v0x561b38651950 .array "fifo", 0 3, 10 0;
v0x561b38651a90_0 .net "sum", 12 0, L_0x561b38659810;  1 drivers
v0x561b38651b70_0 .net "valid_in", 0 0, v0x561b38652550_0;  alias, 1 drivers
v0x561b38651c30_0 .net "value_in", 10 0, L_0x561b38658f00;  alias, 1 drivers
v0x561b38651d10_0 .net "value_out", 10 0, L_0x561b38659950;  alias, 1 drivers
E_0x561b38602c60 .event posedge, v0x561b38651890_0;
v0x561b38651950_0 .array/port v0x561b38651950, 0;
L_0x561b386590e0 .concat [ 11 2 0 0], v0x561b38651950_0, L_0x7f9bbdce8138;
v0x561b38651950_1 .array/port v0x561b38651950, 1;
L_0x561b38659220 .concat [ 11 2 0 0], v0x561b38651950_1, L_0x7f9bbdce8180;
L_0x561b38659310 .arith/sum 13, L_0x561b386590e0, L_0x561b38659220;
v0x561b38651950_2 .array/port v0x561b38651950, 2;
L_0x561b38659450 .concat [ 11 2 0 0], v0x561b38651950_2, L_0x7f9bbdce81c8;
L_0x561b38659570 .arith/sum 13, L_0x561b38659310, L_0x561b38659450;
v0x561b38651950_3 .array/port v0x561b38651950, 3;
L_0x561b386596b0 .concat [ 11 2 0 0], v0x561b38651950_3, L_0x7f9bbdce8210;
L_0x561b38659810 .arith/sum 13, L_0x561b38659570, L_0x561b386596b0;
L_0x561b38659950 .part L_0x561b38659810, 2, 11;
S_0x561b38650d20 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 5 18, 5 18 0, S_0x561b38650a40;
 .timescale -9 -12;
v0x561b3861a270_0 .var/2s "i", 31 0;
S_0x561b38651e70 .scope module, "x_div" "divider" 4 15, 6 4 0, S_0x561b38650690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 32 "dividend_in";
    .port_info 3 /INPUT 32 "divisor_in";
    .port_info 4 /INPUT 1 "data_valid_in";
    .port_info 5 /OUTPUT 32 "quotient_out";
    .port_info 6 /OUTPUT 32 "remainder_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_0x561b385c4550 .param/l "DIVIDING" 1 6 15, +C4<00000000000000000000000000000001>;
P_0x561b385c4590 .param/l "RESTING" 1 6 14, +C4<00000000000000000000000000000000>;
P_0x561b385c45d0 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x561b386522d0_0 .var "busy_out", 0 0;
v0x561b38652390_0 .net "clk_in", 0 0, v0x561b38657b80_0;  alias, 1 drivers
v0x561b38652480_0 .net "data_valid_in", 0 0, v0x561b38657d00_0;  alias, 1 drivers
v0x561b38652550_0 .var "data_valid_out", 0 0;
v0x561b38652620_0 .var "dividend", 31 0;
v0x561b38652710_0 .net "dividend_in", 31 0, v0x561b38656130_0;  1 drivers
v0x561b386527d0_0 .var "divisor", 31 0;
v0x561b386528b0_0 .net "divisor_in", 31 0, v0x561b386558d0_0;  1 drivers
v0x561b38652990_0 .var "error_out", 0 0;
v0x561b38652a50_0 .var "quotient", 31 0;
v0x561b38652b30_0 .var "quotient_out", 31 0;
v0x561b38652c10_0 .var "remainder_out", 31 0;
v0x561b38652cf0_0 .net "rst_in", 0 0, v0x561b38657c40_0;  alias, 1 drivers
v0x561b38652db0_0 .var "state", 0 0;
S_0x561b38653010 .scope module, "y_avg" "moving_avg" 4 45, 5 4 0, S_0x561b38650690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "valid_in";
    .port_info 2 /INPUT 10 "value_in";
    .port_info 3 /OUTPUT 10 "value_out";
P_0x561b386531a0 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000001010>;
v0x561b38653610_0 .net *"_ivl_1", 11 0, L_0x561b38659a90;  1 drivers
v0x561b38653710_0 .net *"_ivl_10", 11 0, L_0x561b38659ce0;  1 drivers
v0x561b386537f0_0 .net *"_ivl_13", 11 0, L_0x561b38659e20;  1 drivers
L_0x7f9bbdce82e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561b386538e0_0 .net *"_ivl_16", 1 0, L_0x7f9bbdce82e8;  1 drivers
v0x561b386539c0_0 .net *"_ivl_17", 11 0, L_0x561b38659f70;  1 drivers
v0x561b38653af0_0 .net *"_ivl_20", 11 0, L_0x561b3865a0b0;  1 drivers
L_0x7f9bbdce8330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561b38653bd0_0 .net *"_ivl_23", 1 0, L_0x7f9bbdce8330;  1 drivers
L_0x7f9bbdce8258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561b38653cb0_0 .net *"_ivl_4", 1 0, L_0x7f9bbdce8258;  1 drivers
v0x561b38653d90_0 .net *"_ivl_6", 11 0, L_0x561b38659c10;  1 drivers
L_0x7f9bbdce82a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561b38653e70_0 .net *"_ivl_9", 1 0, L_0x7f9bbdce82a0;  1 drivers
v0x561b38653f50_0 .net "clk_in", 0 0, v0x561b38657b80_0;  alias, 1 drivers
v0x561b38653ff0 .array "fifo", 0 3, 9 0;
v0x561b38654130_0 .net "sum", 11 0, L_0x561b3865a210;  1 drivers
v0x561b38654210_0 .net "valid_in", 0 0, v0x561b38654c70_0;  alias, 1 drivers
v0x561b386542d0_0 .net "value_in", 9 0, L_0x561b38658ff0;  alias, 1 drivers
v0x561b386543b0_0 .net "value_out", 9 0, L_0x561b3865a350;  alias, 1 drivers
v0x561b38653ff0_0 .array/port v0x561b38653ff0, 0;
L_0x561b38659a90 .concat [ 10 2 0 0], v0x561b38653ff0_0, L_0x7f9bbdce8258;
v0x561b38653ff0_1 .array/port v0x561b38653ff0, 1;
L_0x561b38659c10 .concat [ 10 2 0 0], v0x561b38653ff0_1, L_0x7f9bbdce82a0;
L_0x561b38659ce0 .arith/sum 12, L_0x561b38659a90, L_0x561b38659c10;
v0x561b38653ff0_2 .array/port v0x561b38653ff0, 2;
L_0x561b38659e20 .concat [ 10 2 0 0], v0x561b38653ff0_2, L_0x7f9bbdce82e8;
L_0x561b38659f70 .arith/sum 12, L_0x561b38659ce0, L_0x561b38659e20;
v0x561b38653ff0_3 .array/port v0x561b38653ff0, 3;
L_0x561b3865a0b0 .concat [ 10 2 0 0], v0x561b38653ff0_3, L_0x7f9bbdce8330;
L_0x561b3865a210 .arith/sum 12, L_0x561b38659f70, L_0x561b3865a0b0;
L_0x561b3865a350 .part L_0x561b3865a210, 2, 10;
S_0x561b38653330 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 5 18, 5 18 0, S_0x561b38653010;
 .timescale -9 -12;
v0x561b38653510_0 .var/2s "i", 31 0;
S_0x561b38654510 .scope module, "y_div" "divider" 4 27, 6 4 0, S_0x561b38650690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 32 "dividend_in";
    .port_info 3 /INPUT 32 "divisor_in";
    .port_info 4 /INPUT 1 "data_valid_in";
    .port_info 5 /OUTPUT 32 "quotient_out";
    .port_info 6 /OUTPUT 32 "remainder_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_0x561b385b0f50 .param/l "DIVIDING" 1 6 15, +C4<00000000000000000000000000000001>;
P_0x561b385b0f90 .param/l "RESTING" 1 6 14, +C4<00000000000000000000000000000000>;
P_0x561b385b0fd0 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x561b386549d0_0 .var "busy_out", 0 0;
v0x561b38654ab0_0 .net "clk_in", 0 0, v0x561b38657b80_0;  alias, 1 drivers
v0x561b38654b70_0 .net "data_valid_in", 0 0, v0x561b38657d00_0;  alias, 1 drivers
v0x561b38654c70_0 .var "data_valid_out", 0 0;
v0x561b38654d40_0 .var "dividend", 31 0;
v0x561b38654e30_0 .net "dividend_in", 31 0, v0x561b386564e0_0;  1 drivers
v0x561b38654ed0_0 .var "divisor", 31 0;
v0x561b38654fb0_0 .net "divisor_in", 31 0, v0x561b386558d0_0;  alias, 1 drivers
v0x561b38655070_0 .var "error_out", 0 0;
v0x561b38655110_0 .var "quotient", 31 0;
v0x561b386551f0_0 .var "quotient_out", 31 0;
v0x561b386552d0_0 .var "remainder_out", 31 0;
v0x561b386553b0_0 .net "rst_in", 0 0, v0x561b38657c40_0;  alias, 1 drivers
v0x561b38655480_0 .var "state", 0 0;
S_0x561b386566d0 .scope module, "uut_avg" "moving_avg" 3 20, 5 4 0, S_0x561b385b1020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "valid_in";
    .port_info 2 /INPUT 11 "value_in";
    .port_info 3 /OUTPUT 11 "value_out";
P_0x561b38656860 .param/l "WIDTH" 0 5 5, +C4<00000000000000000000000000001011>;
v0x561b38656c60_0 .net *"_ivl_1", 12 0, L_0x561b38658430;  1 drivers
v0x561b38656d60_0 .net *"_ivl_10", 12 0, L_0x561b386586d0;  1 drivers
v0x561b38656e40_0 .net *"_ivl_13", 12 0, L_0x561b38658810;  1 drivers
L_0x7f9bbdce80a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561b38656f30_0 .net *"_ivl_16", 1 0, L_0x7f9bbdce80a8;  1 drivers
v0x561b38657010_0 .net *"_ivl_17", 12 0, L_0x561b38658960;  1 drivers
v0x561b38657140_0 .net *"_ivl_20", 12 0, L_0x561b38658ad0;  1 drivers
L_0x7f9bbdce80f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561b38657220_0 .net *"_ivl_23", 1 0, L_0x7f9bbdce80f0;  1 drivers
L_0x7f9bbdce8018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561b38657300_0 .net *"_ivl_4", 1 0, L_0x7f9bbdce8018;  1 drivers
v0x561b386573e0_0 .net *"_ivl_6", 12 0, L_0x561b38658580;  1 drivers
L_0x7f9bbdce8060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561b386574c0_0 .net *"_ivl_9", 1 0, L_0x7f9bbdce8060;  1 drivers
v0x561b386575a0_0 .net "clk_in", 0 0, v0x561b38657b80_0;  alias, 1 drivers
v0x561b38657640 .array "fifo", 0 3, 10 0;
v0x561b38657780_0 .net "sum", 12 0, L_0x561b38658c30;  1 drivers
v0x561b38657860_0 .net "valid_in", 0 0, v0x561b38657da0_0;  alias, 1 drivers
v0x561b38657930_0 .net "value_in", 10 0, v0x561b38657f30_0;  1 drivers
v0x561b386579f0_0 .net "value_out", 10 0, L_0x561b38658d70;  alias, 1 drivers
v0x561b38657640_0 .array/port v0x561b38657640, 0;
L_0x561b38658430 .concat [ 11 2 0 0], v0x561b38657640_0, L_0x7f9bbdce8018;
v0x561b38657640_1 .array/port v0x561b38657640, 1;
L_0x561b38658580 .concat [ 11 2 0 0], v0x561b38657640_1, L_0x7f9bbdce8060;
L_0x561b386586d0 .arith/sum 13, L_0x561b38658430, L_0x561b38658580;
v0x561b38657640_2 .array/port v0x561b38657640, 2;
L_0x561b38658810 .concat [ 11 2 0 0], v0x561b38657640_2, L_0x7f9bbdce80a8;
L_0x561b38658960 .arith/sum 13, L_0x561b386586d0, L_0x561b38658810;
v0x561b38657640_3 .array/port v0x561b38657640, 3;
L_0x561b38658ad0 .concat [ 11 2 0 0], v0x561b38657640_3, L_0x7f9bbdce80f0;
L_0x561b38658c30 .arith/sum 13, L_0x561b38658960, L_0x561b38658ad0;
L_0x561b38658d70 .part L_0x561b38658c30, 2, 11;
S_0x561b38656960 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 5 18, 5 18 0, S_0x561b386566d0;
 .timescale -9 -12;
v0x561b38656b60_0 .var/2s "i", 31 0;
    .scope S_0x561b386566d0;
T_0 ;
    %wait E_0x561b38602c60;
    %load/vec4 v0x561b38657860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x561b38657930_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b38657640, 0, 4;
    %fork t_1, S_0x561b38656960;
    %jmp t_0;
    .scope S_0x561b38656960;
t_1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x561b38656b60_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x561b38656b60_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v0x561b38656b60_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x561b38657640, 4;
    %ix/getv/s 3, v0x561b38656b60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b38657640, 0, 4;
    %load/vec4 v0x561b38656b60_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x561b38656b60_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .scope S_0x561b386566d0;
t_0 %join;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x561b38651e70;
T_1 ;
    %wait E_0x561b38602c60;
    %load/vec4 v0x561b38652cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b38652a50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b38652620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b386527d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b38652c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b386522d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b38652990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b38652db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b38652550_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x561b38652db0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x561b38652480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b38652db0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b38652a50_0, 0;
    %load/vec4 v0x561b38652710_0;
    %assign/vec4 v0x561b38652620_0, 0;
    %load/vec4 v0x561b386528b0_0;
    %assign/vec4 v0x561b386527d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b386522d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b38652990_0, 0;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b38652550_0, 0;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x561b38652620_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_1.7, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b38652db0_0, 0;
    %load/vec4 v0x561b38652620_0;
    %assign/vec4 v0x561b38652c10_0, 0;
    %load/vec4 v0x561b38652a50_0;
    %assign/vec4 v0x561b38652b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b386522d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b38652990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b38652550_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v0x561b386527d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b38652db0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b38652c10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b38652b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b386522d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b38652990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b38652550_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %load/vec4 v0x561b38652620_0;
    %load/vec4 v0x561b386527d0_0;
    %cmp/u;
    %jmp/0xz  T_1.11, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b38652db0_0, 0;
    %load/vec4 v0x561b38652620_0;
    %assign/vec4 v0x561b38652c10_0, 0;
    %load/vec4 v0x561b38652a50_0;
    %assign/vec4 v0x561b38652b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b386522d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b38652990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b38652550_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b38652db0_0, 0;
    %load/vec4 v0x561b38652a50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x561b38652a50_0, 0;
    %load/vec4 v0x561b38652620_0;
    %load/vec4 v0x561b386527d0_0;
    %sub;
    %assign/vec4 v0x561b38652620_0, 0;
T_1.12 ;
T_1.10 ;
T_1.8 ;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x561b38654510;
T_2 ;
    %wait E_0x561b38602c60;
    %load/vec4 v0x561b386553b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b38655110_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b38654d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b38654ed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b386552d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b386549d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b38655070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b38655480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b38654c70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x561b38655480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x561b38654b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b38655480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b38655110_0, 0;
    %load/vec4 v0x561b38654e30_0;
    %assign/vec4 v0x561b38654d40_0, 0;
    %load/vec4 v0x561b38654fb0_0;
    %assign/vec4 v0x561b38654ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b386549d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b38655070_0, 0;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b38654c70_0, 0;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x561b38654d40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.7, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b38655480_0, 0;
    %load/vec4 v0x561b38654d40_0;
    %assign/vec4 v0x561b386552d0_0, 0;
    %load/vec4 v0x561b38655110_0;
    %assign/vec4 v0x561b386551f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b386549d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b38655070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b38654c70_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v0x561b38654ed0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b38655480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b386552d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b386551f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b386549d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b38655070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b38654c70_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v0x561b38654d40_0;
    %load/vec4 v0x561b38654ed0_0;
    %cmp/u;
    %jmp/0xz  T_2.11, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b38655480_0, 0;
    %load/vec4 v0x561b38654d40_0;
    %assign/vec4 v0x561b386552d0_0, 0;
    %load/vec4 v0x561b38655110_0;
    %assign/vec4 v0x561b386551f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b386549d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b38655070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b38654c70_0, 0;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b38655480_0, 0;
    %load/vec4 v0x561b38655110_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x561b38655110_0, 0;
    %load/vec4 v0x561b38654d40_0;
    %load/vec4 v0x561b38654ed0_0;
    %sub;
    %assign/vec4 v0x561b38654d40_0, 0;
T_2.12 ;
T_2.10 ;
T_2.8 ;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x561b38650a40;
T_3 ;
    %wait E_0x561b38602c60;
    %load/vec4 v0x561b38651b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x561b38651c30_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b38651950, 0, 4;
    %fork t_3, S_0x561b38650d20;
    %jmp t_2;
    .scope S_0x561b38650d20;
t_3 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x561b3861a270_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x561b3861a270_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %load/vec4 v0x561b3861a270_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x561b38651950, 4;
    %ix/getv/s 3, v0x561b3861a270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b38651950, 0, 4;
    %load/vec4 v0x561b3861a270_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x561b3861a270_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x561b38650a40;
t_2 %join;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x561b38653010;
T_4 ;
    %wait E_0x561b38602c60;
    %load/vec4 v0x561b38654210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x561b386542d0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b38653ff0, 0, 4;
    %fork t_5, S_0x561b38653330;
    %jmp t_4;
    .scope S_0x561b38653330;
t_5 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x561b38653510_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x561b38653510_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.3, 5;
    %load/vec4 v0x561b38653510_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x561b38653ff0, 4;
    %ix/getv/s 3, v0x561b38653510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b38653ff0, 0, 4;
    %load/vec4 v0x561b38653510_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x561b38653510_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .scope S_0x561b38653010;
t_4 %join;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x561b38650690;
T_5 ;
    %wait E_0x561b38602c60;
    %load/vec4 v0x561b386559a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b38656130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b386564e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b386558d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b38655d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b38655810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b38655a40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x561b38655a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.5;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b38655d00_0, 0;
    %load/vec4 v0x561b38655b50_0;
    %load/vec4 v0x561b386558d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b38655a40_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x561b38655c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 20, 0, 11;
    %load/vec4 v0x561b38655ef0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x561b38655ef0_0;
    %cmpi/u 460, 0, 11;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_5.10, 8;
    %load/vec4 v0x561b38656130_0;
    %load/vec4 v0x561b38655ef0_0;
    %pad/u 32;
    %add;
    %jmp/1 T_5.11, 8;
T_5.10 ; End of true expr.
    %load/vec4 v0x561b38656130_0;
    %jmp/0 T_5.11, 8;
 ; End of false expr.
    %blend;
T_5.11;
    %assign/vec4 v0x561b38656130_0, 0;
    %pushi/vec4 20, 0, 10;
    %load/vec4 v0x561b386562c0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x561b386562c0_0;
    %cmpi/u 620, 0, 10;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_5.12, 8;
    %load/vec4 v0x561b386564e0_0;
    %load/vec4 v0x561b386562c0_0;
    %pad/u 32;
    %add;
    %jmp/1 T_5.13, 8;
T_5.12 ; End of true expr.
    %load/vec4 v0x561b386564e0_0;
    %jmp/0 T_5.13, 8;
 ; End of false expr.
    %blend;
T_5.13;
    %assign/vec4 v0x561b386564e0_0, 0;
    %load/vec4 v0x561b386558d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x561b386558d0_0, 0;
T_5.8 ;
T_5.7 ;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x561b38655dc0_0;
    %load/vec4 v0x561b386561d0_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x561b38655dc0_0;
    %load/vec4 v0x561b386561d0_0;
    %or;
    %load/vec4 v0x561b38655810_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_5.14, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b38655a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b38655d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b38655810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b38656130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b386564e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b386558d0_0, 0;
    %jmp T_5.15;
T_5.14 ;
    %load/vec4 v0x561b38655dc0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x561b386561d0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_5.16, 9;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b38655810_0, 0;
T_5.16 ;
T_5.15 ;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x561b385b1020;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0x561b38657b80_0;
    %nor/r;
    %store/vec4 v0x561b38657b80_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x561b385b1020;
T_7 ;
    %vpi_call/w 3 39 "$dumpfile", "moving_avg.vcd" {0 0 0};
    %vpi_call/w 3 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x561b385b1020 {0 0 0};
    %vpi_call/w 3 41 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b38657b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b38657c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b38657da0_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b38657da0_0, 0, 1;
    %pushi/vec4 45, 0, 11;
    %store/vec4 v0x561b38657f30_0, 0, 11;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b38657da0_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b38657da0_0, 0, 1;
    %pushi/vec4 55, 0, 11;
    %store/vec4 v0x561b38657f30_0, 0, 11;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b38657da0_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b38657da0_0, 0, 1;
    %pushi/vec4 65, 0, 11;
    %store/vec4 v0x561b38657f30_0, 0, 11;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b38657da0_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b38657da0_0, 0, 1;
    %pushi/vec4 55, 0, 11;
    %store/vec4 v0x561b38657f30_0, 0, 11;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b38657da0_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b38657da0_0, 0, 1;
    %pushi/vec4 65, 0, 11;
    %store/vec4 v0x561b38657f30_0, 0, 11;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b38657da0_0, 0, 1;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x561b386580a0_0, 0, 11;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x561b386582a0_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b38657da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b38657d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b38657c40_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b38657c40_0, 0, 1;
    %delay 10000, 0;
    %fork t_7, S_0x561b385b23a0;
    %jmp t_6;
    .scope S_0x561b385b23a0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b385fee00_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x561b385fee00_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0x561b385fee00_0;
    %pad/s 11;
    %store/vec4 v0x561b386580a0_0, 0, 11;
    %load/vec4 v0x561b385fee00_0;
    %pushi/vec4 2, 0, 32;
    %div/s;
    %pad/s 10;
    %store/vec4 v0x561b386582a0_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b38657da0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x561b385fee00_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x561b385fee00_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .scope S_0x561b385b1020;
t_6 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b38657da0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b38657d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b38657d00_0, 0, 1;
    %delay 1000000, 0;
    %fork t_9, S_0x561b3864fb00;
    %jmp t_8;
    .scope S_0x561b3864fb00;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b385fd4f0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x561b385fd4f0_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_7.3, 5;
    %load/vec4 v0x561b385fd4f0_0;
    %pad/s 11;
    %store/vec4 v0x561b386580a0_0, 0, 11;
    %load/vec4 v0x561b385fd4f0_0;
    %pushi/vec4 2, 0, 32;
    %div/s;
    %pad/s 10;
    %store/vec4 v0x561b386582a0_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b38657da0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x561b385fd4f0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x561b385fd4f0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %end;
    .scope S_0x561b385b1020;
t_8 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b38657da0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b38657d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b38657d00_0, 0, 1;
    %delay 1000000, 0;
    %fork t_11, S_0x561b3864fd40;
    %jmp t_10;
    .scope S_0x561b3864fd40;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b385e8410_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x561b385e8410_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_7.5, 5;
    %load/vec4 v0x561b385e8410_0;
    %pad/s 11;
    %store/vec4 v0x561b386580a0_0, 0, 11;
    %load/vec4 v0x561b385e8410_0;
    %pushi/vec4 2, 0, 32;
    %div/s;
    %pad/s 10;
    %store/vec4 v0x561b386582a0_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b38657da0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x561b385e8410_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x561b385e8410_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
    %end;
    .scope S_0x561b385b1020;
t_10 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b38657da0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b38657d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b38657d00_0, 0, 1;
    %delay 1000000, 0;
    %fork t_13, S_0x561b3864ff60;
    %jmp t_12;
    .scope S_0x561b3864ff60;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b3862aea0_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x561b3862aea0_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x561b3862aea0_0;
    %pad/s 11;
    %store/vec4 v0x561b386580a0_0, 0, 11;
    %load/vec4 v0x561b3862aea0_0;
    %pushi/vec4 2, 0, 32;
    %div/s;
    %pad/s 10;
    %store/vec4 v0x561b386582a0_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b38657da0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x561b3862aea0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x561b3862aea0_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %end;
    .scope S_0x561b385b1020;
t_12 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b38657da0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b38657d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b38657d00_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 111, 0, 11;
    %store/vec4 v0x561b386580a0_0, 0, 11;
    %pushi/vec4 333, 0, 10;
    %store/vec4 v0x561b386582a0_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b38657da0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b38657da0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b38657d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b38657d00_0, 0, 1;
    %delay 1000000, 0;
    %fork t_15, S_0x561b386501a0;
    %jmp t_14;
    .scope S_0x561b386501a0;
t_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b386281f0_0, 0, 32;
T_7.8 ;
    %load/vec4 v0x561b386281f0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_7.9, 5;
    %fork t_17, S_0x561b386503d0;
    %jmp t_16;
    .scope S_0x561b386503d0;
t_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b3861e130_0, 0, 32;
T_7.10 ;
    %load/vec4 v0x561b3861e130_0;
    %cmpi/s 768, 0, 32;
    %jmp/0xz T_7.11, 5;
    %load/vec4 v0x561b386281f0_0;
    %pad/s 11;
    %store/vec4 v0x561b386580a0_0, 0, 11;
    %load/vec4 v0x561b3861e130_0;
    %pad/s 10;
    %store/vec4 v0x561b386582a0_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b38657da0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x561b3861e130_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x561b3861e130_0, 0, 32;
    %jmp T_7.10;
T_7.11 ;
    %end;
    .scope S_0x561b386501a0;
t_16 %join;
    %load/vec4 v0x561b386281f0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x561b386281f0_0, 0, 32;
    %jmp T_7.8;
T_7.9 ;
    %end;
    .scope S_0x561b385b1020;
t_14 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b38657da0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b38657d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b38657d00_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b38657d00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b38657d00_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call/w 3 182 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 183 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "sim/moving_avg_tb.sv";
    "src/center_of_mass.sv";
    "src/moving_avg.sv";
    "src/divider.sv";
