

================================================================
== Vivado HLS Report for 'relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s'
================================================================
* Date:           Wed Nov 15 11:41:50 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     1.726|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.72>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_7_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_7_V_read)" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 2 'read' 'data_7_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_6_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_6_V_read)" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 3 'read' 'data_6_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_5_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_5_V_read)" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 4 'read' 'data_5_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_4_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_4_V_read)" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 5 'read' 'data_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_3_V_read_2 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_3_V_read)" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 6 'read' 'data_3_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_2_V_read_2 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_2_V_read)" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 7 'read' 'data_2_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_1_V_read_2 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_1_V_read)" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 8 'read' 'data_1_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_0_V_read_2 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_0_V_read)" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 9 'read' 'data_0_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_activation.h:40]   --->   Operation 10 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.19ns)   --->   "%tmp_2 = icmp sgt i18 %data_0_V_read_2, 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 11 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.19> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = trunc i18 %data_0_V_read_2 to i17" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 12 'trunc' 'tmp' <Predicate = (tmp_2)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.53ns)   --->   "%res_0_V_write_assign = select i1 %tmp_2, i17 %tmp, i17 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 13 'select' 'res_0_V_write_assign' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%res_0_V_write_assign_cast = zext i17 %res_0_V_write_assign to i18" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 14 'zext' 'res_0_V_write_assign_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.19ns)   --->   "%tmp_2_1 = icmp sgt i18 %data_1_V_read_2, 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 15 'icmp' 'tmp_2_1' <Predicate = true> <Delay = 1.19> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i18 %data_1_V_read_2 to i17" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 16 'trunc' 'tmp_8' <Predicate = (tmp_2_1)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.53ns)   --->   "%res_1_V_write_assign = select i1 %tmp_2_1, i17 %tmp_8, i17 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 17 'select' 'res_1_V_write_assign' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%res_1_V_write_assign_cast = zext i17 %res_1_V_write_assign to i18" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 18 'zext' 'res_1_V_write_assign_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.19ns)   --->   "%tmp_2_2 = icmp sgt i18 %data_2_V_read_2, 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 19 'icmp' 'tmp_2_2' <Predicate = true> <Delay = 1.19> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i18 %data_2_V_read_2 to i17" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 20 'trunc' 'tmp_9' <Predicate = (tmp_2_2)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.53ns)   --->   "%res_2_V_write_assign = select i1 %tmp_2_2, i17 %tmp_9, i17 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 21 'select' 'res_2_V_write_assign' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%res_2_V_write_assign_cast = zext i17 %res_2_V_write_assign to i18" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 22 'zext' 'res_2_V_write_assign_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.19ns)   --->   "%tmp_2_3 = icmp sgt i18 %data_3_V_read_2, 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 23 'icmp' 'tmp_2_3' <Predicate = true> <Delay = 1.19> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i18 %data_3_V_read_2 to i17" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 24 'trunc' 'tmp_10' <Predicate = (tmp_2_3)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.53ns)   --->   "%res_3_V_write_assign = select i1 %tmp_2_3, i17 %tmp_10, i17 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 25 'select' 'res_3_V_write_assign' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%res_3_V_write_assign_cast = zext i17 %res_3_V_write_assign to i18" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 26 'zext' 'res_3_V_write_assign_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.19ns)   --->   "%tmp_2_4 = icmp sgt i18 %data_4_V_read_1, 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 27 'icmp' 'tmp_2_4' <Predicate = true> <Delay = 1.19> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i18 %data_4_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 28 'trunc' 'tmp_11' <Predicate = (tmp_2_4)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.53ns)   --->   "%res_4_V_write_assign = select i1 %tmp_2_4, i17 %tmp_11, i17 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 29 'select' 'res_4_V_write_assign' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%res_4_V_write_assign_cast = zext i17 %res_4_V_write_assign to i18" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 30 'zext' 'res_4_V_write_assign_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.19ns)   --->   "%tmp_2_5 = icmp sgt i18 %data_5_V_read_1, 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 31 'icmp' 'tmp_2_5' <Predicate = true> <Delay = 1.19> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i18 %data_5_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 32 'trunc' 'tmp_12' <Predicate = (tmp_2_5)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.53ns)   --->   "%res_5_V_write_assign = select i1 %tmp_2_5, i17 %tmp_12, i17 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 33 'select' 'res_5_V_write_assign' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%res_5_V_write_assign_cast = zext i17 %res_5_V_write_assign to i18" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 34 'zext' 'res_5_V_write_assign_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.19ns)   --->   "%tmp_2_6 = icmp sgt i18 %data_6_V_read_1, 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 35 'icmp' 'tmp_2_6' <Predicate = true> <Delay = 1.19> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i18 %data_6_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 36 'trunc' 'tmp_13' <Predicate = (tmp_2_6)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.53ns)   --->   "%res_6_V_write_assign = select i1 %tmp_2_6, i17 %tmp_13, i17 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 37 'select' 'res_6_V_write_assign' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%res_6_V_write_assign_cast = zext i17 %res_6_V_write_assign to i18" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 38 'zext' 'res_6_V_write_assign_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.19ns)   --->   "%tmp_2_7 = icmp sgt i18 %data_7_V_read_1, 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 39 'icmp' 'tmp_2_7' <Predicate = true> <Delay = 1.19> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i18 %data_7_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 40 'trunc' 'tmp_14' <Predicate = (tmp_2_7)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.53ns)   --->   "%res_7_V_write_assign = select i1 %tmp_2_7, i17 %tmp_14, i17 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 41 'select' 'res_7_V_write_assign' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%res_7_V_write_assign_cast = zext i17 %res_7_V_write_assign to i18" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 42 'zext' 'res_7_V_write_assign_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18 } undef, i18 %res_0_V_write_assign_cast, 0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 43 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %mrv, i18 %res_1_V_write_assign_cast, 1" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 44 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_1, i18 %res_2_V_write_assign_cast, 2" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 45 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_2, i18 %res_3_V_write_assign_cast, 3" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 46 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_3, i18 %res_4_V_write_assign_cast, 4" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 47 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_4, i18 %res_5_V_write_assign_cast, 5" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 48 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_5, i18 %res_6_V_write_assign_cast, 6" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 49 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_6, i18 %res_7_V_write_assign_cast, 7" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 50 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "ret { i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_7" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 51 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.73ns
The critical path consists of the following:
	wire read on port 'data_7_V_read' (firmware/nnet_utils/nnet_activation.h:39) [9]  (0 ns)
	'icmp' operation ('tmp_2_7', firmware/nnet_utils/nnet_activation.h:45) [46]  (1.19 ns)
	'select' operation ('res[7].V', firmware/nnet_utils/nnet_activation.h:45) [48]  (0.535 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
