#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar 29 13:30:24 2021
# Process ID: 9184
# Current directory: C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.runs/synth_1
# Command line: vivado.exe -log ZC706_Gen2x4If128.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ZC706_Gen2x4If128.tcl
# Log file: C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.runs/synth_1/ZC706_Gen2x4If128.vds
# Journal file: C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ZC706_Gen2x4If128.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/EMILIO/Desktop/HLS/FFR_Reorder_x_num/With_array_P/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx_2018/Vivado/2018.3/data/ip'.
Command: synth_design -top ZC706_Gen2x4If128 -part xc7z045ffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-86] Your Synthesis license expires in 29 day(s)
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3824 
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/functions.vh:58]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/functions.vh:74]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/ultrascale.vh:361]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/ultrascale.vh:376]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tlp.vh:228]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tlp.vh:248]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 486.500 ; gain = 113.551
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ZC706_Gen2x4If128' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/xilinx/zc706/ZC706_Gen2x4If128/hdl/ZC706_Gen2x4If128.v:48]
	Parameter C_NUM_CHNL bound to: 2 - type: integer 
	Parameter C_NUM_LANES bound to: 4 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_PAYLOAD_BYTES bound to: 256 - type: integer 
	Parameter C_LOG_NUM_TAGS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [C:/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [C:/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20561]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (2#1) [C:/Xilinx_2018/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20561]
INFO: [Synth 8-6157] synthesizing module 'PCIeGen2x4If128' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.runs/synth_1/.Xil/Vivado-9184-DESKTOP-9SQCBTG/realtime/PCIeGen2x4If128_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PCIeGen2x4If128' (3#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.runs/synth_1/.Xil/Vivado-9184-DESKTOP-9SQCBTG/realtime/PCIeGen2x4If128_stub.v:6]
WARNING: [Synth 8-689] width (5) of port connection 's_axis_tx_tuser' does not match port width (4) of module 'PCIeGen2x4If128' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/xilinx/zc706/ZC706_Gen2x4If128/hdl/ZC706_Gen2x4If128.v:263]
WARNING: [Synth 8-350] instance 'PCIeGen2x4If128_i' of module 'PCIeGen2x4If128' requires 87 connections, but only 71 given [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/xilinx/zc706/ZC706_Gen2x4If128/hdl/ZC706_Gen2x4If128.v:238]
INFO: [Synth 8-6157] synthesizing module 'riffa_wrapper_zc706' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/xilinx/zc706/riffa_wrapper_zc706.v:48]
	Parameter C_NUM_CHNL bound to: 2 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_PAYLOAD_BYTES bound to: 256 - type: integer 
	Parameter C_LOG_NUM_TAGS bound to: 5 - type: integer 
	Parameter C_FPGA_ID bound to: Z706 - type: string 
	Parameter C_FPGA_NAME bound to: REGT - type: string 
	Parameter C_MAX_READ_REQ_BYTES bound to: 512 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_KEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_DEPTH_PACKETS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'translation_xilinx' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/translation_xilinx.v:51]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
WARNING: [Synth 8-3848] Net S_AXIS_TX_TUSER in module/entity translation_xilinx does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/translation_xilinx.v:75]
WARNING: [Synth 8-3848] Net RX_TLP_BAR_DECODE in module/entity translation_xilinx does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/translation_xilinx.v:104]
INFO: [Synth 8-6155] done synthesizing module 'translation_xilinx' (4#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/translation_xilinx.v:51]
INFO: [Synth 8-6157] synthesizing module 'engine_layer' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/engine_layer.v:45]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_LOG_NUM_TAGS bound to: 5 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 64 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
INFO: [Synth 8-6157] synthesizing module 'rx_engine_classic' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/rx_engine_classic.v:48]
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_LOG_NUM_TAGS bound to: 5 - type: integer 
	Parameter C_RX_PIPELINE_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rxr_engine_128' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/rxr_engine_128.v:46]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_RX_PIPELINE_DEPTH bound to: 4 - type: integer 
	Parameter C_RX_BE_W bound to: 8 - type: integer 
	Parameter C_RX_INPUT_STAGES bound to: 1 - type: integer 
	Parameter C_RX_OUTPUT_STAGES bound to: 1 - type: integer 
	Parameter C_RX_COMPUTATION_STAGES bound to: 1 - type: integer 
	Parameter C_RX_HDR_STAGES bound to: 1 - type: integer 
	Parameter C_TOTAL_STAGES bound to: 4 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter C_STRADDLE_W bound to: 64 - type: integer 
	Parameter C_HDR_NOSTRADDLE_I bound to: 128 - type: integer 
	Parameter C_OUTPUT_STAGE_WIDTH bound to: 132 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/mux.v:45]
	Parameter C_NUM_INPUTS bound to: 2 - type: integer 
	Parameter C_CLOG_NUM_INPUTS bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 128 - type: integer 
	Parameter C_MUX_TYPE bound to: SELECT - type: string 
INFO: [Synth 8-6157] synthesizing module 'mux_select' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/mux.v:90]
	Parameter C_NUM_INPUTS bound to: 2 - type: integer 
	Parameter C_CLOG_NUM_INPUTS bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_select' (5#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/mux.v:90]
INFO: [Synth 8-6155] done synthesizing module 'mux' (6#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/mux.v:45]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 65 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (7#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/register.v:43]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 3 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (7#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/register.v:43]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized1' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized1' (7#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/register.v:43]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized2' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 64 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized2' (7#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/register.v:43]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized3' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 68 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized3' (7#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/register.v:43]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized4' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 11 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized4' (7#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/register.v:43]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized5' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized5' (7#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/register.v:43]
INFO: [Synth 8-6157] synthesizing module 'offset_to_mask' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/offset_to_mask.v:36]
	Parameter C_MASK_SWAP bound to: 0 - type: integer 
	Parameter C_MASK_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'offset_to_mask' (8#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/offset_to_mask.v:36]
INFO: [Synth 8-6157] synthesizing module 'pipeline' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 132 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 132 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline' (9#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline' (10#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:45]
WARNING: [Synth 8-3848] Net wRxrMetaBarDecoded in module/entity rxr_engine_128 does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/rxr_engine_128.v:187]
INFO: [Synth 8-6155] done synthesizing module 'rxr_engine_128' (11#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/rxr_engine_128.v:46]
INFO: [Synth 8-6157] synthesizing module 'rxc_engine_128' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/rxc_engine_128.v:47]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_RX_PIPELINE_DEPTH bound to: 4 - type: integer 
	Parameter C_RX_BE_W bound to: 8 - type: integer 
	Parameter C_RX_INPUT_STAGES bound to: 1 - type: integer 
	Parameter C_RX_OUTPUT_STAGES bound to: 1 - type: integer 
	Parameter C_RX_COMPUTATION_STAGES bound to: 1 - type: integer 
	Parameter C_RX_HDR_STAGES bound to: 1 - type: integer 
	Parameter C_TOTAL_STAGES bound to: 4 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter C_STRADDLE_W bound to: 64 - type: integer 
	Parameter C_HDR_NOSTRADDLE_I bound to: 128 - type: integer 
	Parameter C_OUTPUT_STAGE_WIDTH bound to: 65 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'register__parameterized6' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized6' (11#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/register.v:43]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized7' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/register.v:43]
	Parameter C_WIDTH bound to: 132 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized7' (11#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/register.v:43]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized0' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 65 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized0' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 65 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized0' (11#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized0' (11#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:45]
WARNING: [Synth 8-3848] Net RXC_META_LDWBE in module/entity rxc_engine_128 does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/rxc_engine_128.v:76]
WARNING: [Synth 8-3848] Net RXC_META_FDWBE in module/entity rxc_engine_128 does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/rxc_engine_128.v:77]
INFO: [Synth 8-6155] done synthesizing module 'rxc_engine_128' (12#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/rxc_engine_128.v:47]
INFO: [Synth 8-6157] synthesizing module 'shiftreg' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/shiftreg.v:49]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_WIDTH bound to: 128 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_sr_registers[4].rDataShift_reg[4] was removed.  [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/shiftreg.v:73]
INFO: [Synth 8-6155] done synthesizing module 'shiftreg' (13#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized0' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/shiftreg.v:49]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_WIDTH bound to: 1'b1 
	Parameter C_VALUE bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_sr_registers[4].rDataShift_reg[4] was removed.  [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/shiftreg.v:73]
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized0' (13#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized1' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/shiftreg.v:49]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_WIDTH bound to: 4 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_sr_registers[4].rDataShift_reg[4] was removed.  [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/shiftreg.v:73]
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized1' (13#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-6155] done synthesizing module 'rx_engine_classic' (14#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/rx_engine_classic.v:48]
INFO: [Synth 8-6157] synthesizing module 'tx_engine_classic' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_engine_classic.v:54]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 64 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_MUX_TYPE bound to: SHIFT - type: string 
	Parameter C_DEPTH_PACKETS bound to: 10 - type: integer 
	Parameter C_RST_COUNT bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'txc_engine_classic' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/txc_engine_classic.v:52]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 64 - type: integer 
	Parameter C_DEPTH_PACKETS bound to: 10 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_ALIGN_WIDTH bound to: 0 - type: integer 
	Parameter C_PIPELINE_FORMATTER_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_FORMATTER_OUTPUT bound to: 0 - type: integer 
	Parameter C_FORMATTER_DELAY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'txc_formatter_classic' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/txc_engine_classic.v:209]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_ALIGN_WIDTH bound to: 0 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized1' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 128 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized1' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized1' (14#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized1' (14#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized2' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized2' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized2' (14#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized2' (14#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-6155] done synthesizing module 'txc_formatter_classic' (15#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/txc_engine_classic.v:209]
INFO: [Synth 8-6157] synthesizing module 'tx_engine' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_engine.v:49]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_DEPTH_PACKETS bound to: 10 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter C_FORMATTER_DELAY bound to: 1 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 64 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_PIPELINE_HDR_FIFO_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_HDR_FIFO_OUTPUT bound to: 0 - type: integer 
	Parameter C_PIPELINE_HDR_INPUT bound to: 1 - type: integer 
	Parameter C_ACTUAL_HDR_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_COMPUTE_REG bound to: 1 - type: integer 
	Parameter C_USE_READY_REG bound to: 1 - type: integer 
	Parameter C_USE_FWFT_HDR_FIFO bound to: 1 - type: integer 
	Parameter C_DATA_FIFO_DEPTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tx_data_pipeline' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_data_pipeline.v:55]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 64 - type: integer 
	Parameter C_DEPTH_PACKETS bound to: 22 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
INFO: [Synth 8-6157] synthesizing module 'tx_data_shift' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_data_shift.v:73]
	Parameter C_PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_ROTATE_BITS bound to: 2 - type: integer 
	Parameter C_NUM_MUXES bound to: 4 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 4 - type: integer 
	Parameter C_MASK_WIDTH bound to: 4 - type: integer 
	Parameter C_AGGREGATE_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rotate' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/rotate.v:44]
	Parameter C_DIRECTION bound to: LEFT - type: string 
	Parameter C_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rotate' (16#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/rotate.v:44]
INFO: [Synth 8-6157] synthesizing module 'one_hot_mux' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/one_hot_mux.v:44]
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 4 - type: integer 
	Parameter C_AGGREGATE_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'one_hot_mux' (17#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/one_hot_mux.v:44]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized3' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 134 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized3' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 134 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized3' (17#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized3' (17#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized4' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 137 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized4' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 137 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized4' (17#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized4' (17#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'rotate__parameterized0' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/rotate.v:44]
	Parameter C_DIRECTION bound to: RIGHT - type: string 
	Parameter C_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rotate__parameterized0' (17#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/rotate.v:44]
INFO: [Synth 8-6157] synthesizing module 'offset_flag_to_one_hot' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/offset_flag_to_one_hot.v:45]
	Parameter C_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'offset_flag_to_one_hot' (18#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/offset_flag_to_one_hot.v:45]
INFO: [Synth 8-6155] done synthesizing module 'tx_data_shift' (19#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_data_shift.v:73]
INFO: [Synth 8-6157] synthesizing module 'tx_data_fifo' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_data_fifo.v:63]
	Parameter C_DEPTH_PACKETS bound to: 22 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 64 - type: integer 
	Parameter C_FIFO_OUTPUT_DEPTH bound to: 1 - type: integer 
	Parameter C_INPUT_DEPTH bound to: 1 - type: integer 
	Parameter C_PAYLOAD_DEPTH bound to: 16 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 352 - type: integer 
	Parameter C_FIFO_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 34 - type: integer 
	Parameter C_INOUT_REG_WIDTH bound to: 34 - type: integer 
	Parameter C_NUM_FIFOS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized5' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized5' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized5' (19#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized5' (19#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/fifo.v:45]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_DEPTH bound to: 352 - type: integer 
	Parameter C_DELAY bound to: 0 - type: integer 
	Parameter C_POW2_DEPTH bound to: 512 - type: integer 
	Parameter C_DEPTH_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'scsdpram' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/scsdpram.v:50]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_DEPTH bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'scsdpram' (20#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/scsdpram.v:50]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized2' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/shiftreg.v:49]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1'b1 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized2' (20#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (21#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/fifo.v:45]
INFO: [Synth 8-6157] synthesizing module 'counter_v2' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_data_fifo.v:288]
	Parameter C_MAX_VALUE bound to: 22 - type: integer 
	Parameter C_SAT_VALUE bound to: 23 - type: integer 
	Parameter C_FLR_VALUE bound to: 0 - type: integer 
	Parameter C_RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_v2' (22#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_data_fifo.v:288]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized6' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized6' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized6' (22#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized6' (22#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-6155] done synthesizing module 'tx_data_fifo' (23#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_data_fifo.v:63]
INFO: [Synth 8-6155] done synthesizing module 'tx_data_pipeline' (24#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_data_pipeline.v:55]
INFO: [Synth 8-6157] synthesizing module 'tx_hdr_fifo' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_hdr_fifo.v:56]
	Parameter C_DEPTH_PACKETS bound to: 10 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_WIDTH bound to: 158 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized7' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized7' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized7' (24#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized7' (24#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo__parameterized0' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/fifo.v:45]
	Parameter C_WIDTH bound to: 158 - type: integer 
	Parameter C_DEPTH bound to: 10 - type: integer 
	Parameter C_DELAY bound to: 0 - type: integer 
	Parameter C_POW2_DEPTH bound to: 16 - type: integer 
	Parameter C_DEPTH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'scsdpram__parameterized0' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/scsdpram.v:50]
	Parameter C_WIDTH bound to: 158 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'scsdpram__parameterized0' (24#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/scsdpram.v:50]
INFO: [Synth 8-6155] done synthesizing module 'fifo__parameterized0' (24#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/fifo.v:45]
INFO: [Synth 8-6155] done synthesizing module 'tx_hdr_fifo' (25#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_hdr_fifo.v:56]
INFO: [Synth 8-6157] synthesizing module 'tx_alignment_pipeline' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:87]
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_DATA_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_HDR_INPUT bound to: 1 - type: integer 
	Parameter C_USE_COMPUTE_REG bound to: 1 - type: integer 
	Parameter C_USE_READY_REG bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter C_AGGREGATE_WIDTH bound to: 256 - type: integer 
	Parameter C_MASK_WIDTH bound to: 4 - type: integer 
	Parameter C_NUM_MUXES bound to: 4 - type: integer 
	Parameter C_MUX_INPUTS bound to: 4 - type: integer 
	Parameter C_CLOG_MUX_INPUTS bound to: 2 - type: integer 
	Parameter C_MAX_SCHEDULE bound to: 3 - type: integer 
	Parameter C_CLOG_MAX_SCHEDULE bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized8' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized8' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized8' (25#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized8' (25#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'mux__parameterized0' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/mux.v:45]
	Parameter C_NUM_INPUTS bound to: 4 - type: integer 
	Parameter C_CLOG_NUM_INPUTS bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_TYPE bound to: SELECT - type: string 
INFO: [Synth 8-6157] synthesizing module 'mux_select__parameterized0' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/mux.v:90]
	Parameter C_NUM_INPUTS bound to: 4 - type: integer 
	Parameter C_CLOG_NUM_INPUTS bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_select__parameterized0' (25#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/mux.v:90]
INFO: [Synth 8-6155] done synthesizing module 'mux__parameterized0' (25#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/mux.v:45]
WARNING: [Synth 8-689] width (32) of port connection 'OFFSET' does not match port width (2) of module 'offset_to_mask' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:290]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized9' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 174 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized9' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 174 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized9' (25#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized9' (25#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized10' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 19 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized10' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized10' (25#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized10' (25#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/counter.v:47]
	Parameter C_MAX_VALUE bound to: 2 - type: integer 
	Parameter C_SAT_VALUE bound to: 2 - type: integer 
	Parameter C_RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (26#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/counter.v:47]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/counter.v:47]
	Parameter C_MAX_VALUE bound to: 32768 - type: integer 
	Parameter C_SAT_VALUE bound to: 65536 - type: integer 
	Parameter C_RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (26#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/counter.v:47]
WARNING: [Synth 8-689] width (15) of port connection 'VALUE' does not match port width (16) of module 'counter__parameterized0' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:417]
WARNING: [Synth 8-3848] Net wSchedule[0][31] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][30] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][29] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][28] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][27] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][26] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][25] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][24] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][23] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][19] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][15] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][11] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][10] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][9] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][8] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][7] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][6] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][5] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][4] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][3] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][2] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][1] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][0] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][31] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][30] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][29] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][28] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][27] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][26] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][25] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][24] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][23] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][19] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][15] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][11] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][10] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][9] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][8] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][7] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][6] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][5] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][4] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][3] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][2] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][1] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][0] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][31] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][30] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][29] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][28] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][27] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][26] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][25] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][24] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][23] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][19] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][15] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][11] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][10] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][9] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][8] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][7] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][6] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][5] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][4] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][3] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][2] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][1] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[2][0] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][31] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][30] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][29] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][28] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][27] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][26] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][25] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][24] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][23] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][19] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][15] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][11] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][10] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][9] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][8] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][7] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][6] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][5] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][4] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][3] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][2] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][1] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[3][0] in module/entity tx_alignment_pipeline does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:163]
INFO: [Synth 8-6155] done synthesizing module 'tx_alignment_pipeline' (27#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:87]
INFO: [Synth 8-6155] done synthesizing module 'tx_engine' (28#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_engine.v:49]
INFO: [Synth 8-6155] done synthesizing module 'txc_engine_classic' (29#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/txc_engine_classic.v:52]
INFO: [Synth 8-6157] synthesizing module 'txr_engine_classic' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/txr_engine_classic.v:51]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 64 - type: integer 
	Parameter C_DEPTH_PACKETS bound to: 10 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_ALIGN_WIDTH bound to: 0 - type: integer 
	Parameter C_PIPELINE_FORMATTER_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_FORMATTER_OUTPUT bound to: 0 - type: integer 
	Parameter C_FORMATTER_DELAY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'txr_formatter_classic' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/txr_engine_classic.v:207]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_ALIGN_WIDTH bound to: 0 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
INFO: [Synth 8-6155] done synthesizing module 'txr_formatter_classic' (30#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/txr_engine_classic.v:207]
INFO: [Synth 8-6155] done synthesizing module 'txr_engine_classic' (31#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/txr_engine_classic.v:51]
INFO: [Synth 8-6157] synthesizing module 'tx_mux' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_engine_classic.v:436]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 0 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_MUX_TYPE bound to: SHIFT - type: string 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_WIDTH bound to: 134 - type: integer 
	Parameter C_TXC_PRIORITY bound to: 1 - type: integer 
	Parameter C_TXR_PRIORITY bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized11' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:45]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 134 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized11' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:214]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 134 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized11' (31#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized11' (31#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'tx_arbiter' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_engine_classic.v:656]
	Parameter C_TXC_PRIORITY bound to: 1 - type: integer 
	Parameter C_TXR_PRIORITY bound to: 2 - type: integer 
	Parameter S_TXARB_IDLE bound to: 0 - type: integer 
	Parameter S_TXARB_TRANSMIT_TXR bound to: 1 - type: integer 
	Parameter S_TXARB_TRANSMIT_TXC bound to: 2 - type: integer 
	Parameter S_TXARB_PRIORITY bound to: 2 - type: integer 
	Parameter C_NUM_STATES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tx_arbiter' (32#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_engine_classic.v:656]
INFO: [Synth 8-6157] synthesizing module 'tx_phi' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_engine_classic.v:836]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MUX_TYPE bound to: SHIFT - type: string 
	Parameter C_WIDTH bound to: 134 - type: integer 
	Parameter C_MUX_WIDTH bound to: 135 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mux__parameterized1' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/mux.v:45]
	Parameter C_NUM_INPUTS bound to: 2 - type: integer 
	Parameter C_CLOG_NUM_INPUTS bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 135 - type: integer 
	Parameter C_MUX_TYPE bound to: SELECT - type: string 
INFO: [Synth 8-6157] synthesizing module 'mux_select__parameterized1' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/mux.v:90]
	Parameter C_NUM_INPUTS bound to: 2 - type: integer 
	Parameter C_CLOG_NUM_INPUTS bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 135 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_select__parameterized1' (32#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/mux.v:90]
INFO: [Synth 8-6155] done synthesizing module 'mux__parameterized1' (32#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/mux.v:45]
INFO: [Synth 8-6155] done synthesizing module 'tx_phi' (33#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_engine_classic.v:836]
INFO: [Synth 8-6155] done synthesizing module 'tx_mux' (34#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_engine_classic.v:436]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized3' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/shiftreg.v:49]
	Parameter C_DEPTH bound to: 10 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_VALUE bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_sr_registers[10].rDataShift_reg[10] was removed.  [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/shiftreg.v:73]
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized3' (34#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/shiftreg.v:49]
INFO: [Synth 8-6157] synthesizing module 'reset_controller' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/reset_controller.v:50]
	Parameter C_RST_COUNT bound to: 10 - type: integer 
	Parameter C_CLOG2_RST_COUNT bound to: 4 - type: integer 
	Parameter C_CEIL2_RST_COUNT bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized1' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/counter.v:47]
	Parameter C_MAX_VALUE bound to: 16 - type: integer 
	Parameter C_SAT_VALUE bound to: 16 - type: integer 
	Parameter C_RST_VALUE bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized1' (34#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/counter.v:47]
INFO: [Synth 8-6155] done synthesizing module 'reset_controller' (35#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/reset_controller.v:50]
INFO: [Synth 8-6155] done synthesizing module 'tx_engine_classic' (36#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_engine_classic.v:54]
INFO: [Synth 8-6155] done synthesizing module 'engine_layer' (37#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/engine_layer.v:45]
INFO: [Synth 8-6157] synthesizing module 'riffa' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/riffa.v:38]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_NUM_CHNL bound to: 2 - type: integer 
	Parameter C_MAX_READ_REQ_BYTES bound to: 512 - type: integer 
	Parameter C_TAG_WIDTH bound to: 5 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_FPGA_NAME bound to: REGT - type: string 
	Parameter C_FPGA_ID bound to: Z706 - type: string 
	Parameter C_DEPTH_PACKETS bound to: 4 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 2 - type: integer 
	Parameter C_NUM_CHNL_WIDTH bound to: 1 - type: integer 
	Parameter C_PCI_DATA_WORD_WIDTH bound to: 3 - type: integer 
	Parameter C_NUM_VECTORS bound to: 2 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'channel' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/channel.v:36]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 2 - type: integer 
	Parameter C_DATA_WORD_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'channel_128' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/channel_128.v:45]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 2 - type: integer 
	Parameter C_RX_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_TX_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_SG_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_DATA_WORD_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rx_port_128' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/rx_port_128.v:45]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAIN_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_SG_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 2 - type: integer 
	Parameter C_DATA_WORD_WIDTH bound to: 3 - type: integer 
	Parameter C_MAIN_FIFO_DEPTH_WIDTH bound to: 11 - type: integer 
	Parameter C_SG_FIFO_DEPTH_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_packer_128' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/fifo_packer_128.v:47]
INFO: [Synth 8-6155] done synthesizing module 'fifo_packer_128' (38#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/fifo_packer_128.v:47]
INFO: [Synth 8-6157] synthesizing module 'async_fifo_fwft' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/async_fifo_fwft.v:48]
	Parameter C_WIDTH bound to: 128 - type: integer 
	Parameter C_DEPTH bound to: 1024 - type: integer 
	Parameter C_REAL_DEPTH bound to: 1024 - type: integer 
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
	Parameter C_DEPTH_P1_BITS bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'async_fifo' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/async_fifo.v:51]
	Parameter C_WIDTH bound to: 128 - type: integer 
	Parameter C_DEPTH bound to: 1024 - type: integer 
	Parameter C_REAL_DEPTH bound to: 1024 - type: integer 
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
	Parameter C_DEPTH_P1_BITS bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_2clk_1w_1r' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/ram_2clk_1w_1r.v:48]
	Parameter C_RAM_WIDTH bound to: 128 - type: integer 
	Parameter C_RAM_DEPTH bound to: 1024 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_2clk_1w_1r' (39#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/ram_2clk_1w_1r.v:48]
INFO: [Synth 8-6157] synthesizing module 'async_cmp' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/async_fifo.v:138]
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
	Parameter N bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'async_cmp' (40#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/async_fifo.v:138]
INFO: [Synth 8-6157] synthesizing module 'rd_ptr_empty' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/async_fifo.v:191]
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rd_ptr_empty' (41#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/async_fifo.v:191]
INFO: [Synth 8-6157] synthesizing module 'wr_ptr_full' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/async_fifo.v:251]
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wr_ptr_full' (42#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/async_fifo.v:251]
INFO: [Synth 8-6155] done synthesizing module 'async_fifo' (43#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/async_fifo.v:51]
INFO: [Synth 8-6155] done synthesizing module 'async_fifo_fwft' (44#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/async_fifo_fwft.v:48]
INFO: [Synth 8-6157] synthesizing module 'sync_fifo' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/sync_fifo.v:48]
	Parameter C_WIDTH bound to: 128 - type: integer 
	Parameter C_DEPTH bound to: 1024 - type: integer 
	Parameter C_PROVIDE_COUNT bound to: 1 - type: integer 
	Parameter C_REAL_DEPTH bound to: 1024 - type: integer 
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
	Parameter C_DEPTH_P1_BITS bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_1clk_1w_1r' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/ram_1clk_1w_1r.v:48]
	Parameter C_RAM_WIDTH bound to: 128 - type: integer 
	Parameter C_RAM_DEPTH bound to: 1024 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_1clk_1w_1r' (45#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-6155] done synthesizing module 'sync_fifo' (46#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/sync_fifo.v:48]
INFO: [Synth 8-6157] synthesizing module 'sg_list_requester' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/sg_list_requester.v:57]
	Parameter C_FIFO_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_WIDTH bound to: 11 - type: integer 
	Parameter C_WORDS_PER_ELEM bound to: 4 - type: integer 
	Parameter C_MAX_ELEMS bound to: 200 - type: integer 
	Parameter C_MAX_ENTRIES bound to: 800 - type: integer 
	Parameter C_FIFO_COUNT_THRESH bound to: 224 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/sg_list_requester.v:102]
INFO: [Synth 8-6155] done synthesizing module 'sg_list_requester' (47#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/sg_list_requester.v:57]
INFO: [Synth 8-6157] synthesizing module 'rx_port_requester_mux' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/rx_port_requester_mux.v:52]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/rx_port_requester_mux.v:84]
INFO: [Synth 8-6155] done synthesizing module 'rx_port_requester_mux' (48#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/rx_port_requester_mux.v:52]
INFO: [Synth 8-6157] synthesizing module 'sg_list_reader_128' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/sg_list_reader_128.v:50]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/sg_list_reader_128.v:70]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/sg_list_reader_128.v:74]
WARNING: [Synth 8-3936] Found unconnected internal register 'rData_reg' and it is trimmed from '128' to '96' bits. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/sg_list_reader_128.v:93]
WARNING: [Synth 8-3936] Found unconnected internal register '_rData_reg' and it is trimmed from '128' to '96' bits. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/sg_list_reader_128.v:105]
INFO: [Synth 8-6155] done synthesizing module 'sg_list_reader_128' (49#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/sg_list_reader_128.v:50]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 2 - type: integer 
	Parameter C_DATA_WORD_WIDTH bound to: 3 - type: integer 
	Parameter C_FIFO_WORDS bound to: 4096 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/rx_port_reader.v:122]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/rx_port_reader.v:133]
INFO: [Synth 8-6155] done synthesizing module 'rx_port_reader' (50#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/rx_port_reader.v:62]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ff' (51#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/ff.v:44]
INFO: [Synth 8-6155] done synthesizing module 'syncff' (52#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/syncff.v:45]
INFO: [Synth 8-6155] done synthesizing module 'cross_domain_signal' (53#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/cross_domain_signal.v:47]
INFO: [Synth 8-6155] done synthesizing module 'rx_port_channel_gate' (54#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/rx_port_channel_gate.v:46]
INFO: [Synth 8-6155] done synthesizing module 'rx_port_128' (55#1) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/rx_port_128.v:45]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_FIFO_DEPTH_WIDTH bound to: 10 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 8 - type: integer 
	Parameter C_FIFO_DATA_WIDTH bound to: 129 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_port_channel_gate_128.v:77]
	Parameter C_WIDTH bound to: 129 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_REAL_DEPTH bound to: 8 - type: integer 
	Parameter C_DEPTH_BITS bound to: 3 - type: integer 
	Parameter C_DEPTH_P1_BITS bound to: 4 - type: integer 
	Parameter C_RAM_WIDTH bound to: 129 - type: integer 
	Parameter C_RAM_DEPTH bound to: 8 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 3 - type: integer 
	Parameter C_DEPTH_BITS bound to: 3 - type: integer 
	Parameter N bound to: 2 - type: integer 
	Parameter C_DEPTH_BITS bound to: 3 - type: integer 
	Parameter C_DEPTH_BITS bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_FIFO_DEPTH_THRESH bound to: 508 - type: integer 
	Parameter C_FIFO_DEPTH_WIDTH bound to: 10 - type: integer 
	Parameter C_VALID_HIST bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_port_monitor_128.v:88]
	Parameter C_FIFO_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_FIFO_DEPTH_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_EN_HIST bound to: 2 - type: integer 
	Parameter C_FIFO_RD_EN_HIST bound to: 2 - type: integer 
	Parameter C_CONSUME_HIST bound to: 3 - type: integer 
	Parameter C_COUNT_HIST bound to: 3 - type: integer 
	Parameter C_LEN_LAST_HIST bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 128 - type: integer 
	Parameter C_DEPTH bound to: 512 - type: integer 
	Parameter C_PROVIDE_COUNT bound to: 1 - type: integer 
	Parameter C_REAL_DEPTH bound to: 512 - type: integer 
	Parameter C_DEPTH_BITS bound to: 9 - type: integer 
	Parameter C_DEPTH_P1_BITS bound to: 10 - type: integer 
	Parameter C_RAM_WIDTH bound to: 128 - type: integer 
	Parameter C_RAM_DEPTH bound to: 512 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 9 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_port_writer.v:106]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_port_writer.v:117]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 71 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 71 - type: integer 
	Parameter C_RST_COUNT bound to: 8 - type: integer 
	Parameter C_CLOG2_RST_COUNT bound to: 3 - type: integer 
	Parameter C_CEIL2_RST_COUNT bound to: 8 - type: integer 
	Parameter C_RST_SHIFTREG_DEPTH bound to: 4 - type: integer 
	Parameter C_MAX_VALUE bound to: 8 - type: integer 
	Parameter C_SAT_VALUE bound to: 8 - type: integer 
	Parameter C_RST_VALUE bound to: 0 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_sr_registers[4].rDataShift_reg[4] was removed.  [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/shiftreg.v:73]
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_NUM_CHNL bound to: 2 - type: integer 
	Parameter C_MAX_READ_REQ_BYTES bound to: 512 - type: integer 
	Parameter C_TAG_WIDTH bound to: 5 - type: integer 
	Parameter C_PCI_DATA_WORD bound to: 4 - type: integer 
	Parameter C_PCI_DATA_COUNT_WIDTH bound to: 3 - type: integer 
	Parameter C_NUM_TAGS bound to: 32 - type: integer 
	Parameter C_DW_PER_TAG bound to: 128 - type: integer 
	Parameter C_TAG_DW_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_DATA_ADDR_STRIDE_WIDTH bound to: 5 - type: integer 
	Parameter C_DATA_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_RAM_WIDTH bound to: 32 - type: integer 
	Parameter C_RAM_DEPTH bound to: 1024 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 10 - type: integer 
	Parameter C_RAM_WIDTH bound to: 12 - type: integer 
	Parameter C_RAM_DEPTH bound to: 32 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 5 - type: integer 
	Parameter C_RAM_WIDTH bound to: 6 - type: integer 
	Parameter C_RAM_DEPTH bound to: 32 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 5 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_TAG_WIDTH bound to: 5 - type: integer 
	Parameter C_TAG_DW_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_DATA_ADDR_STRIDE_WIDTH bound to: 5 - type: integer 
	Parameter C_DATA_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_PCI_DATA_WORD bound to: 4 - type: integer 
	Parameter C_PCI_DATA_WORD_WIDTH bound to: 2 - type: integer 
	Parameter C_PCI_DATA_COUNT_WIDTH bound to: 3 - type: integer 
	Parameter C_NUM_TAGS bound to: 32 - type: integer 
	Parameter C_RAM_WIDTH bound to: 8 - type: integer 
	Parameter C_RAM_DEPTH bound to: 32 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 5 - type: integer 
	Parameter C_RAM_WIDTH bound to: 20 - type: integer 
	Parameter C_RAM_DEPTH bound to: 32 - type: integer 
	Parameter C_RAM_ADDR_BITS bound to: 5 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_NUM_CHNL bound to: 2 - type: integer 
	Parameter C_TAG_WIDTH bound to: 5 - type: integer 
	Parameter C_TAG_DW_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_DATA_ADDR_STRIDE_WIDTH bound to: 5 - type: integer 
	Parameter C_DATA_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_PCI_DATA_WORD bound to: 4 - type: integer 
	Parameter C_PCI_DATA_WORD_WIDTH bound to: 2 - type: integer 
	Parameter C_PCI_DATA_COUNT_WIDTH bound to: 3 - type: integer 
	Parameter C_NUM_TAGS bound to: 32 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_NUM_CHNL bound to: 2 - type: integer 
	Parameter C_MAX_READ_REQ_BYTES bound to: 512 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_NUM_VECTORS bound to: 2 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_FPGA_NAME bound to: REGT - type: string 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_ADDR_RANGE bound to: 256 - type: integer 
	Parameter C_ARRAY_LENGTH bound to: 64 - type: integer 
	Parameter C_NAME_WIDTH bound to: 32 - type: integer 
	Parameter C_FIELDS_WIDTH bound to: 4 - type: integer 
	Parameter C_OUTPUT_STAGES bound to: 1 - type: integer 
	Parameter C_INPUT_STAGES bound to: 1 - type: integer 
	Parameter C_TXC_REGISTER_WIDTH bound to: 205 - type: integer 
	Parameter C_RXR_REGISTER_WIDTH bound to: 249 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 249 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 249 - type: integer 
	Parameter C_OUTPUTS bound to: 16 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_OUTPUTS bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 60 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 60 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 205 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 205 - type: integer 
WARNING: [Synth 8-3848] Net __wRdMemory[31] in module/entity registers does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[28] in module/entity registers does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[27] in module/entity registers does not have driver. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/registers.v:160]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_NUM_CHNL bound to: 2 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_NUM_CHNL bound to: 2 - type: integer 
	Parameter C_TAG_WIDTH bound to: 5 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_DEPTH_PACKETS bound to: 4 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_NUM_CHNL bound to: 2 - type: integer 
	Parameter C_TAG_WIDTH bound to: 5 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_DATA_DELAY bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_multiplexer_128.v:156]
	Parameter C_NUM_CHNL bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rCountAddr64_reg was removed.  [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_multiplexer_128.v:312]
WARNING: [Synth 8-6014] Unused sequential element rWnR_reg was removed.  [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_multiplexer_128.v:369]
WARNING: [Synth 8-6014] Unused sequential element rTag_reg was removed.  [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_multiplexer_128.v:371]
WARNING: [Synth 8-6014] Unused sequential element rAddr_reg was removed.  [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_multiplexer_128.v:372]
WARNING: [Synth 8-6014] Unused sequential element rAddr64_reg was removed.  [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_multiplexer_128.v:373]
WARNING: [Synth 8-6014] Unused sequential element rLenEQ1_reg was removed.  [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_multiplexer_128.v:375]
WARNING: [Synth 8-3936] Found unconnected internal register 'rChnl_reg' and it is trimmed from '24' to '20' bits. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_multiplexer_128.v:367]
WARNING: [Synth 8-3936] Found unconnected internal register '_rChnl_reg' and it is trimmed from '24' to '20' bits. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_multiplexer_128.v:383]
WARNING: [Synth 8-3936] Found unconnected internal register 'rLen_reg' and it is trimmed from '60' to '54' bits. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_multiplexer_128.v:374]
WARNING: [Synth 8-3936] Found unconnected internal register '_rLen_reg' and it is trimmed from '60' to '54' bits. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_multiplexer_128.v:387]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_DELAY bound to: 0 - type: integer 
	Parameter C_POW2_DEPTH bound to: 32 - type: integer 
	Parameter C_DEPTH_WIDTH bound to: 5 - type: integer 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 128 - type: integer 
WARNING: [Synth 8-5788] Register mem_reg[15] in module chnl_tester is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/chnl_tester.v:157]
WARNING: [Synth 8-5788] Register mem_reg[14] in module chnl_tester is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/chnl_tester.v:157]
WARNING: [Synth 8-5788] Register mem_reg[13] in module chnl_tester is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/chnl_tester.v:157]
WARNING: [Synth 8-5788] Register mem_reg[12] in module chnl_tester is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/chnl_tester.v:157]
WARNING: [Synth 8-5788] Register mem_reg[11] in module chnl_tester is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/chnl_tester.v:157]
WARNING: [Synth 8-5788] Register mem_reg[10] in module chnl_tester is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/chnl_tester.v:157]
WARNING: [Synth 8-5788] Register mem_reg[9] in module chnl_tester is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/chnl_tester.v:157]
WARNING: [Synth 8-5788] Register mem_reg[8] in module chnl_tester is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/chnl_tester.v:157]
WARNING: [Synth 8-5788] Register mem_reg[7] in module chnl_tester is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/chnl_tester.v:157]
WARNING: [Synth 8-5788] Register mem_reg[6] in module chnl_tester is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/chnl_tester.v:157]
WARNING: [Synth 8-5788] Register mem_reg[5] in module chnl_tester is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/chnl_tester.v:157]
WARNING: [Synth 8-5788] Register mem_reg[4] in module chnl_tester is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/chnl_tester.v:157]
WARNING: [Synth 8-5788] Register mem_reg[3] in module chnl_tester is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/chnl_tester.v:157]
WARNING: [Synth 8-5788] Register mem_reg[2] in module chnl_tester is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/chnl_tester.v:157]
WARNING: [Synth 8-5788] Register mem_reg[1] in module chnl_tester is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/chnl_tester.v:157]
WARNING: [Synth 8-5788] Register mem_reg[0] in module chnl_tester is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/chnl_tester.v:157]
WARNING: [Synth 8-689] width (9) of port connection 'ov_addr' does not match port width (32) of module 'chnl_tester' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/xilinx/zc706/ZC706_Gen2x4If128/hdl/ZC706_Gen2x4If128.v:438]
WARNING: [Synth 8-689] width (9) of port connection 'ov_addr' does not match port width (32) of module 'chnl_tester' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/xilinx/zc706/ZC706_Gen2x4If128/hdl/ZC706_Gen2x4If128.v:477]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/imports/new/mem_32_bits_0_to_255.txt' is read successfully [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/imports/new/mem_dual_port.v:40]
WARNING: [Synth 8-689] width (8) of port connection 'Imag_0_address0_0' does not match port width (12) of module 'FFT_Reorder_x_num_wrapper' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/imports/new/top_mem_DualPort_and_FFT.v:244]
WARNING: [Synth 8-689] width (8) of port connection 'Imag_1_address0_0' does not match port width (12) of module 'FFT_Reorder_x_num_wrapper' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/imports/new/top_mem_DualPort_and_FFT.v:250]
WARNING: [Synth 8-689] width (8) of port connection 'Imag_2_address0_0' does not match port width (12) of module 'FFT_Reorder_x_num_wrapper' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/imports/new/top_mem_DualPort_and_FFT.v:256]
WARNING: [Synth 8-689] width (8) of port connection 'Imag_3_address0_0' does not match port width (12) of module 'FFT_Reorder_x_num_wrapper' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/imports/new/top_mem_DualPort_and_FFT.v:262]
WARNING: [Synth 8-689] width (8) of port connection 'Real_0_address0_0' does not match port width (12) of module 'FFT_Reorder_x_num_wrapper' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/imports/new/top_mem_DualPort_and_FFT.v:268]
WARNING: [Synth 8-689] width (8) of port connection 'Real_1_address0_0' does not match port width (12) of module 'FFT_Reorder_x_num_wrapper' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/imports/new/top_mem_DualPort_and_FFT.v:274]
WARNING: [Synth 8-689] width (8) of port connection 'Real_2_address0_0' does not match port width (12) of module 'FFT_Reorder_x_num_wrapper' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/imports/new/top_mem_DualPort_and_FFT.v:280]
WARNING: [Synth 8-689] width (8) of port connection 'Real_3_address0_0' does not match port width (12) of module 'FFT_Reorder_x_num_wrapper' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/imports/new/top_mem_DualPort_and_FFT.v:286]
WARNING: [Synth 8-6014] Unused sequential element num_word_0_reg was removed.  [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/xilinx/zc706/ZC706_Gen2x4If128/hdl/ZC706_Gen2x4If128.v:201]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_LAST
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[30]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[29]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[28]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[27]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[26]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[25]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[24]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[23]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[22]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[21]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[20]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[19]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[18]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[17]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[16]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[15]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[14]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[13]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[12]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[11]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[10]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[9]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[8]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[7]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[6]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[5]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[4]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[3]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[2]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[1]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_OFF[0]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[127]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[126]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[125]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[124]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[123]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[122]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[121]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[120]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[119]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[118]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[117]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[116]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[115]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[114]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[113]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[112]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[111]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[110]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[109]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[108]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[107]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[106]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[105]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[104]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[103]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[102]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[101]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[100]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[99]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[98]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[97]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[96]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[95]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[94]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[93]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[92]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[91]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[90]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[89]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[88]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[87]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[86]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[85]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[84]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[83]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[82]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[81]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[80]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[79]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[78]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[77]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[76]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[75]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[74]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[73]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[72]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[71]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[70]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[69]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[68]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[67]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[66]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[65]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[64]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[63]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[62]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[61]
WARNING: [Synth 8-3331] design chnl_tester has unconnected port CHNL_RX_DATA[60]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 579.984 ; gain = 207.035
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin output_pipeline:WR_DATA[34] to constant 0 [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/rxr_engine_128.v:451]
WARNING: [Synth 8-3295] tying undriven pin output_pipeline:WR_DATA[33] to constant 0 [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/rxr_engine_128.v:451]
WARNING: [Synth 8-3295] tying undriven pin output_pipeline:WR_DATA[32] to constant 0 [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/rxr_engine_128.v:451]
WARNING: [Synth 8-3295] tying undriven pin output_pipeline:WR_DATA[31] to constant 0 [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/rxr_engine_128.v:451]
WARNING: [Synth 8-3295] tying undriven pin output_pipeline:WR_DATA[30] to constant 0 [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/rxr_engine_128.v:451]
WARNING: [Synth 8-3295] tying undriven pin output_pipeline:WR_DATA[29] to constant 0 [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/rxr_engine_128.v:451]
WARNING: [Synth 8-3295] tying undriven pin output_pipeline:WR_DATA[28] to constant 0 [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/rxr_engine_128.v:451]
WARNING: [Synth 8-3295] tying undriven pin output_pipeline:WR_DATA[27] to constant 0 [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/rxr_engine_128.v:451]
WARNING: [Synth 8-3295] tying undriven pin packet_valid_reg:WR_DATA[0] to constant 0 [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_data_fifo.v:268]
WARNING: [Synth 8-3295] tying undriven pin gen_data_input_regs[0].packet_valid_register:WR_DATA[0] to constant 0 [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:477]
WARNING: [Synth 8-3295] tying undriven pin gen_data_input_regs[1].packet_valid_register:WR_DATA[0] to constant 0 [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:477]
WARNING: [Synth 8-3295] tying undriven pin gen_data_input_regs[2].packet_valid_register:WR_DATA[0] to constant 0 [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:477]
WARNING: [Synth 8-3295] tying undriven pin gen_data_input_regs[3].packet_valid_register:WR_DATA[0] to constant 0 [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_alignment_pipeline.v:477]
WARNING: [Synth 8-3295] tying undriven pin engine_layer_inst:RX_TLP_START_OFFSET[3] to constant 0 [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/xilinx/zc706/riffa_wrapper_zc706.v:372]
WARNING: [Synth 8-3295] tying undriven pin engine_layer_inst:RX_TLP_START_OFFSET[2] to constant 0 [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/xilinx/zc706/riffa_wrapper_zc706.v:372]
WARNING: [Synth 8-3295] tying undriven pin engine_layer_inst:RX_TLP_END_OFFSET[3] to constant 0 [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/xilinx/zc706/riffa_wrapper_zc706.v:372]
WARNING: [Synth 8-3295] tying undriven pin engine_layer_inst:RX_TLP_END_OFFSET[2] to constant 0 [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/xilinx/zc706/riffa_wrapper_zc706.v:372]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 579.984 ; gain = 207.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 579.984 ; gain = 207.035
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/bd/FFT_Reorder_x_num/ip/FFT_Reorder_x_num_Reorder_fft_0_0/FFT_Reorder_x_num_Reorder_fft_0_0/FFT_Reorder_x_num_Reorder_fft_0_0_in_context.xdc] for cell 'top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i/Reorder_fft_0'
Finished Parsing XDC File [c:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.srcs/sources_1/bd/FFT_Reorder_x_num/ip/FFT_Reorder_x_num_Reorder_fft_0_0/FFT_Reorder_x_num_Reorder_fft_0_0/FFT_Reorder_x_num_Reorder_fft_0_0_in_context.xdc] for cell 'top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i/Reorder_fft_0'
Parsing XDC File [c:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/xilinx/zc706/ZC706_Gen2x4If128/ip/PCIeGen2x4If128/PCIeGen2x4If128_in_context.xdc] for cell 'PCIeGen2x4If128_i'
Finished Parsing XDC File [c:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/xilinx/zc706/ZC706_Gen2x4If128/ip/PCIeGen2x4If128/PCIeGen2x4If128_in_context.xdc] for cell 'PCIeGen2x4If128_i'
Parsing XDC File [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/xilinx/zc706/ZC706_Gen2x4If128/constr/ZC706_Gen2x4If128.xdc]
Finished Parsing XDC File [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/xilinx/zc706/ZC706_Gen2x4If128/constr/ZC706_Gen2x4If128.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/xilinx/zc706/ZC706_Gen2x4If128/constr/ZC706_Gen2x4If128.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ZC706_Gen2x4If128_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ZC706_Gen2x4If128_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1120.441 ; gain = 0.066
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1120.777 ; gain = 0.066
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1120.777 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1120.777 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PCIeGen2x4If128_i' at clock pin 'sys_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1121.340 ; gain = 748.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1121.340 ; gain = 748.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_mem_DualPort_and_FFT/FFT_Reorder_x_num_wrapper/FFT_Reorder_x_num_i/Reorder_fft_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PCIeGen2x4If128_i. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1121.340 ; gain = 748.391
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_data_fifo.v:315]
INFO: [Synth 8-802] inferred FSM for state register 'rArbState_reg' in module 'tx_arbiter'
INFO: [Synth 8-802] inferred FSM for state register 'rState_reg' in module 'reset_controller'
INFO: [Synth 8-5544] ROM "_rState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/reorder_queue_input.v:213]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/reorder_queue_input.v:203]
INFO: [Synth 8-802] inferred FSM for state register 'rState_reg' in module 'reorder_queue_output'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/recv_credit_flow_ctrl.v:98]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/recv_credit_flow_ctrl.v:98]
INFO: [Synth 8-802] inferred FSM for state register 'rState_reg' in module 'interrupt_controller'
INFO: [Synth 8-5544] ROM "rStateNext0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rStateNext0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rStateNext0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rStateNext0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rStateNext0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rState_reg' in module 'interrupt'
INFO: [Synth 8-5545] ROM "rState0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "rState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'rCapChnl_reg' and it is trimmed from '6' to '4' bits. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_multiplexer_128.v:227]
INFO: [Synth 8-5546] ROM "TXR_META_LDWBE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "_rRdAck" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_rWrAck" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_rIsWr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_rCapChnl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rState_reg' in module 'sg_list_requester'
INFO: [Synth 8-5546] ROM "_rDelay" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "_rState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_rState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rState_reg' in module 'rx_port_requester_mux'
INFO: [Synth 8-5544] ROM "_rState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_rState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rMainState_reg' in module 'rx_port_reader'
INFO: [Synth 8-802] inferred FSM for state register 'rRxState_reg' in module 'rx_port_reader'
INFO: [Synth 8-5544] ROM "_rMainState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "_rUseInit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_rCopyBufWords" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "_rRxState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_rRxState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rState_reg' in module 'tx_port_channel_gate_128'
INFO: [Synth 8-5544] ROM "_rClosed" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_rState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rState_reg' in module 'tx_port_monitor_128'
INFO: [Synth 8-5544] ROM "_rState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_rState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rMainState_reg' in module 'tx_port_writer'
INFO: [Synth 8-802] inferred FSM for state register 'rTxState_reg' in module 'tx_port_writer'
INFO: [Synth 8-5546] ROM "_rOffLast" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_rStarted" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_rTxErrd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "_rMainState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_rMainState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "_rUseInit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_rCopyBufWords" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "_rTxState0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_rTxState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rState_reg' in module 'chnl_tester'
INFO: [Synth 8-5545] ROM "mem_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ap_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ov_addr0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
    S_TXARB_TRANSMIT_TXC |                               10 |                               10
    S_TXARB_TRANSMIT_TXR |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rArbState_reg' in module 'tx_arbiter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 iSTATE0 |                              100 |                              100
                  iSTATE |                              001 |                              001
                 iSTATE1 |                              010 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rState_reg' in module 'reset_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               10
                 iSTATE1 |                               10 |                               11
                 iSTATE2 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rState_reg' using encoding 'sequential' in module 'reorder_queue_output'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                           000001 |                              000
                 iSTATE0 |                           000010 |                              001
                 iSTATE1 |                           000100 |                              010
                 iSTATE2 |                           001000 |                              011
                 iSTATE3 |                           010000 |                              100
                 iSTATE4 |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rState_reg' using encoding 'one-hot' in module 'interrupt_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rState_reg' using encoding 'sequential' in module 'interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  iSTATE |                         00000001 |                         00000001
                 iSTATE0 |                         00000010 |                         00000010
                 iSTATE1 |                         00000100 |                         00000100
                 iSTATE2 |                         00001000 |                         00001000
                 iSTATE5 |                         00010000 |                         00010000
                 iSTATE3 |                         00100000 |                         00100000
                 iSTATE6 |                         01000000 |                         01000000
                 iSTATE4 |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rState_reg' in module 'sg_list_requester'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rState_reg' using encoding 'one-hot' in module 'rx_port_requester_mux'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  iSTATE |                         00000001 |                         00000001
                 iSTATE6 |                         00000010 |                         00000010
                 iSTATE5 |                         00000100 |                         00000100
                 iSTATE0 |                         00001000 |                         00001000
                 iSTATE1 |                         00010000 |                         00010000
                 iSTATE4 |                         00100000 |                         00100000
                 iSTATE2 |                         01000000 |                         01000000
                 iSTATE3 |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rRxState_reg' in module 'rx_port_reader'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 iSTATE3 |                           000001 |                           000001
                  iSTATE |                           000010 |                           000010
                 iSTATE2 |                           000100 |                           000100
                 iSTATE4 |                           001000 |                           001000
                 iSTATE0 |                           010000 |                           010000
                 iSTATE1 |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rMainState_reg' in module 'rx_port_reader'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rState_reg' using encoding 'sequential' in module 'tx_port_channel_gate_128'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  iSTATE |                           000001 |                           000001
                 iSTATE0 |                           000010 |                           000010
                 iSTATE1 |                           000100 |                           000100
                 iSTATE2 |                           001000 |                           001000
                 iSTATE3 |                           010000 |                           010000
                 iSTATE4 |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rState_reg' in module 'tx_port_monitor_128'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 iSTATE4 |                         00000001 |                         00000001
                 iSTATE6 |                         00000010 |                         00000010
                  iSTATE |                         00000100 |                         00000100
                 iSTATE5 |                         00001000 |                         00001000
                 iSTATE0 |                         00010000 |                         00010000
                 iSTATE1 |                         00100000 |                         00100000
                 iSTATE2 |                         01000000 |                         01000000
                 iSTATE3 |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rTxState_reg' in module 'tx_port_writer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  iSTATE |                         00000001 |                         00000001
                 iSTATE0 |                         00000010 |                         00000010
                 iSTATE4 |                         00000100 |                         00000100
                 iSTATE1 |                         00001000 |                         00001000
                 iSTATE5 |                         00010000 |                         00010000
                 iSTATE2 |                         00100000 |                         00100000
                 iSTATE6 |                         01000000 |                         01000000
                 iSTATE3 |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rMainState_reg' in module 'tx_port_writer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                              011 |                              000
                  iSTATE |                              111 |                              001
                 iSTATE2 |                              101 |                              100
                 iSTATE3 |                              100 |                              101
                 iSTATE4 |                              010 |                              110
                 iSTATE6 |                              000 |                              111
                 iSTATE0 |                              001 |                              010
                 iSTATE1 |                              110 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rState_reg' using encoding 'sequential' in module 'chnl_tester'
INFO: [Synth 8-3971] The signal rv_Mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1121.340 ; gain = 748.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |channel                  |           2|     33163|
|2     |riffa__GC0               |           1|     15616|
|3     |riffa_wrapper_zc706__GC0 |           1|     13803|
|4     |ZC706_Gen2x4If128__GC0   |           1|     12161|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 12    
	   2 Input     32 Bit       Adders := 16    
	   2 Input     31 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 24    
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 8     
	   4 Input     16 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 18    
	   3 Input     11 Bit       Adders := 4     
	   4 Input     11 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 42    
	   3 Input     10 Bit       Adders := 4     
	   5 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 30    
	   2 Input      4 Bit       Adders := 3     
	   4 Input      3 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 20    
	   5 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   4 Input      2 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 13    
	   2 Input      1 Bit       Adders := 4     
+---XORs : 
	   2 Input     10 Bit         XORs := 8     
	   2 Input      5 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	              640 Bit    Registers := 1     
	              249 Bit    Registers := 1     
	              224 Bit    Registers := 8     
	              205 Bit    Registers := 1     
	              174 Bit    Registers := 2     
	              158 Bit    Registers := 8     
	              134 Bit    Registers := 5     
	              132 Bit    Registers := 4     
	              129 Bit    Registers := 4     
	              128 Bit    Registers := 70    
	              102 Bit    Registers := 1     
	               96 Bit    Registers := 4     
	               71 Bit    Registers := 1     
	               68 Bit    Registers := 1     
	               65 Bit    Registers := 3     
	               64 Bit    Registers := 20    
	               62 Bit    Registers := 4     
	               60 Bit    Registers := 1     
	               54 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               34 Bit    Registers := 24    
	               32 Bit    Registers := 105   
	               31 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 5     
	               19 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 44    
	               10 Bit    Registers := 89    
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 22    
	                5 Bit    Registers := 29    
	                4 Bit    Registers := 45    
	                3 Bit    Registers := 64    
	                2 Bit    Registers := 26    
	                1 Bit    Registers := 507   
+---RAMs : 
	             128K Bit         RAMs := 6     
	              64K Bit         RAMs := 2     
	              32K Bit         RAMs := 4     
	              17K Bit         RAMs := 8     
	              16K Bit         RAMs := 8     
	               2K Bit         RAMs := 2     
	               1K Bit         RAMs := 2     
	              640 Bit         RAMs := 1     
	              384 Bit         RAMs := 1     
	              256 Bit         RAMs := 1     
	              192 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    224 Bit        Muxes := 8     
	   2 Input    135 Bit        Muxes := 1     
	   4 Input    129 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 6     
	   8 Input    128 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 8     
	   3 Input     64 Bit        Muxes := 2     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 27    
	   4 Input     32 Bit        Muxes := 10    
	   8 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 36    
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 12    
	   2 Input     10 Bit        Muxes := 25    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 19    
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 8     
	   7 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 13    
	   7 Input      6 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 15    
	   6 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 16    
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 14    
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 29    
	   3 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 34    
	   4 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 141   
	   9 Input      1 Bit        Muxes := 52    
	   3 Input      1 Bit        Muxes := 23    
	   7 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 31    
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 46    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fifo_packer_128__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      3 Bit       Adders := 1     
+---Registers : 
	              224 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    224 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module fifo_packer_128__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      3 Bit       Adders := 1     
+---Registers : 
	              224 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    224 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module fifo_packer_128 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      3 Bit       Adders := 1     
+---Registers : 
	              224 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    224 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module ram_2clk_1w_1r 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module async_cmp 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 4     
Module rd_ptr_empty 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module wr_ptr_full 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module async_fifo_fwft 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ram_1clk_1w_1r__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module sync_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module ram_1clk_1w_1r 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module sync_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module sg_list_requester__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 4     
Module sg_list_requester 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 4     
Module rx_port_requester_mux 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   3 Input     10 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 10    
Module sg_list_reader_128 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module rx_port_reader 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     17 Bit       Adders := 3     
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 1     
	   4 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 12    
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 3     
Module ff__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ff__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rx_port_channel_gate 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module rx_port_128 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ram_2clk_1w_1r__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module async_cmp__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 4     
Module rd_ptr_empty__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
+---XORs : 
	   2 Input      3 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module wr_ptr_full__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
+---XORs : 
	   2 Input      3 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module tx_port_channel_gate_128 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input    129 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 11    
Module tx_port_monitor_128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   7 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module ram_1clk_1w_1r__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module sync_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module tx_port_buffer_128 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              224 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    224 Bit        Muxes := 1     
Module sg_list_reader_128__1 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module tx_port_writer 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   5 Input     10 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 7     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 12    
Module tx_port_128 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	              134 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module shiftreg__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module ram_1clk_1w_1r__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module ram_1clk_1w_1r__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---RAMs : 
	              192 Bit         RAMs := 1     
Module ram_1clk_1w_1r__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module ram_1clk_1w_1r__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module reorder_queue_input 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 12    
	   4 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              640 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module reorder_queue_output 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	              102 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 8     
Module ram_1clk_1w_1r__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ram_1clk_1w_1r__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ram_1clk_1w_1r__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ram_1clk_1w_1r__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module reorder_queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module reg_pipeline__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	              249 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	              205 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module registers 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module recv_credit_flow_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module interrupt_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 2     
Module interrupt 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module tx_engine_selector__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module tx_engine_selector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module tx_multiplexer_128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               62 Bit    Registers := 4     
	               54 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 8     
Module scsdpram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module tx_multiplexer 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module mux_select 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module register__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module register__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module register__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module register__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 1     
Module register__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module register__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module register__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module offset_to_mask 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module reg_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	              132 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module rxr_engine_128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module mux_select__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module register__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module register__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module register__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module register__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	              132 Bit    Registers := 1     
Module register__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module offset_to_mask__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module reg_pipeline__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module rxc_engine_128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module shiftreg 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 4     
Module shiftreg__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module shiftreg__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module shiftreg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module shiftreg__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
Module shiftreg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
Module reg_pipeline__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module txc_formatter_classic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   7 Input      8 Bit        Muxes := 1     
Module reg_pipeline__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	              134 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module offset_to_mask__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module tx_data_shift 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module counter_v2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_pipeline__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module reg_pipeline__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	              17K Bit         RAMs := 1     
Module fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module reg_pipeline__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module counter_v2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_pipeline__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram__2 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	              17K Bit         RAMs := 1     
Module fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module reg_pipeline__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module counter_v2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_pipeline__parameterized5__5 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram__3 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	              17K Bit         RAMs := 1     
Module fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module reg_pipeline__parameterized5__6 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module counter_v2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_pipeline__parameterized5__7 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	              17K Bit         RAMs := 1     
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module reg_pipeline__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module counter_v2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_pipeline__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module offset_to_mask__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module offset_to_mask__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module reg_pipeline__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	              174 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module reg_pipeline__1 
Detailed RTL Component Info : 
+---Registers : 
	              132 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module reg_pipeline__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module reg_pipeline__parameterized8__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module reg_pipeline__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mux_select__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux_select__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux_select__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux_select__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module tx_alignment_pipeline 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module reg_pipeline__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module txr_formatter_classic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
Module reg_pipeline__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	              134 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module offset_to_mask__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module tx_data_shift__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module counter_v2__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_pipeline__parameterized6__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module reg_pipeline__parameterized5__15 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram__7 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	              17K Bit         RAMs := 1     
Module fifo__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module reg_pipeline__parameterized5__14 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module counter_v2__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_pipeline__parameterized5__13 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram__6 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	              17K Bit         RAMs := 1     
Module fifo__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module reg_pipeline__parameterized5__12 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module counter_v2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_pipeline__parameterized5__11 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram__5 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	              17K Bit         RAMs := 1     
Module fifo__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module reg_pipeline__parameterized5__10 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module counter_v2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_pipeline__parameterized5__9 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram__4 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	              17K Bit         RAMs := 1     
Module fifo__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module reg_pipeline__parameterized5__8 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module counter_v2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_pipeline__parameterized7__5 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module scsdpram__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module offset_to_mask__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module offset_to_mask__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module reg_pipeline__parameterized7__4 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	              174 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized7__3 
Detailed RTL Component Info : 
+---Registers : 
	              158 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module counter__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module reg_pipeline__2 
Detailed RTL Component Info : 
+---Registers : 
	              132 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized8__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized6__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module reg_pipeline__parameterized8__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized6__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module reg_pipeline__parameterized8__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized6__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module reg_pipeline__parameterized8__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reg_pipeline__parameterized6__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mux_select__parameterized0__7 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux_select__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux_select__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux_select__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module tx_alignment_pipeline__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module tx_arbiter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module mux_select__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    135 Bit        Muxes := 1     
Module reg_pipeline__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	              134 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module shiftreg__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module reg_pipeline__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	              134 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module tx_engine_classic 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module chnl_tester__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 17    
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   8 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 23    
Module chnl_tester 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 17    
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   8 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 23    
Module mem_dual_port__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module mem_dual_port__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module mem_dual_port__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module mem_dual_port__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module mem_dual_port__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module mem_dual_port__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module mem_dual_port__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module mem_dual_port 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'rDataInEn_reg[2:0]' into 'rDataInEn_reg[2:0]' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/fifo_packer_128.v:82]
INFO: [Synth 8-4471] merging register 'rDataInEn_reg[2:0]' into 'rDataInEn_reg[2:0]' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/fifo_packer_128.v:82]
INFO: [Synth 8-4471] merging register 'rDataInEn_reg[2:0]' into 'rDataInEn_reg[2:0]' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/fifo_packer_128.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'rCountHist_reg' and it is trimmed from '9' to '8' bits. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_port_buffer_128.v:140]
INFO: [Synth 8-5546] ROM "_rUseInit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_rCopyBufWords" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'data_output/rShift_reg[5:0]' into 'data_output/rShift_reg[5:0]' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/reorder_queue_output.v:155]
INFO: [Synth 8-4471] merging register 'rTxEngRdReqAck_reg' into 'rExtTagReq_reg' [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_multiplexer_128.v:186]
WARNING: [Synth 8-3936] Found unconnected internal register 'rLen_reg' and it is trimmed from '54' to '52' bits. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/tx_multiplexer_128.v:374]
INFO: [Synth 8-5546] ROM "TXR_META_LDWBE" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'select_reg/pipeline_inst/gen_stages[1].rData_reg[1]' and it is trimmed from '19' to '15' bits. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:263]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_reg/pipeline_inst/gen_stages[1].rData_reg[1]' and it is trimmed from '19' to '15' bits. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/pipeline.v:263]
WARNING: [Synth 8-3936] Found unconnected internal register 'engine_layer_inst/rx_engine_classic_inst/soff_shiftreg_inst/rDataShift_reg[0]' and it is trimmed from '4' to '2' bits. [C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/riffa_hdl/shiftreg.v:67]
INFO: [Synth 8-5544] ROM "ov_addr0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "mem_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ov_addr0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "mem_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM rRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM rRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM rRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM rRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM rRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM rRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM rRAM_reg to conserve power
INFO: [Synth 8-3971] The signal top_mem_DualPort_and_FFT/MEM_real_0/rv_Mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal top_mem_DualPort_and_FFT/MEM_real_1/rv_Mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal top_mem_DualPort_and_FFT/MEM_real_2/rv_Mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal top_mem_DualPort_and_FFT/MEM_real_3/rv_Mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal top_mem_DualPort_and_FFT/MEM_imag_0/rv_Mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal top_mem_DualPort_and_FFT/MEM_imag_1/rv_Mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal top_mem_DualPort_and_FFT/MEM_imag_2/rv_Mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal top_mem_DualPort_and_FFT/MEM_imag_3/rv_Mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/rxPort /\gate/rConsumed_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/i_0/\channel/txPort/monitor/rWordsRecvdAdv_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/writer/rMaxPayload_reg[0] )
INFO: [Synth 8-3886] merging instance 'channel:/channel/rxPort/sgTxReq/rMaxPayload_reg[0]' (FD) to 'channel:/channel/rxPort/sgTxReq/rMaxPayload_reg[1]'
INFO: [Synth 8-3886] merging instance 'channel:/channel/rxPort/sgRxReq/rMaxPayload_reg[0]' (FD) to 'channel:/channel/rxPort/sgRxReq/rMaxPayload_reg[1]'
INFO: [Synth 8-3886] merging instance 'channel:/channel/rxPort/reader/rMaxPayload_reg[0]' (FD) to 'channel:/channel/rxPort/reader/rMaxPayload_reg[4]'
INFO: [Synth 8-3886] merging instance 'channel:/channel/rxPort/sgTxReq/rMaxPayload_reg[1]' (FD) to 'channel:/channel/rxPort/sgTxReq/rMaxPayload_reg[2]'
INFO: [Synth 8-3886] merging instance 'channel:/channel/rxPort/sgRxReq/rMaxPayload_reg[1]' (FD) to 'channel:/channel/rxPort/sgRxReq/rMaxPayload_reg[2]'
INFO: [Synth 8-3886] merging instance 'channel:/channel/rxPort/reader/rMaxPayload_reg[1]' (FD) to 'channel:/channel/rxPort/reader/rMaxPayload_reg[4]'
INFO: [Synth 8-3886] merging instance 'channel:/channel/rxPort/sgTxReq/rMaxPayload_reg[2]' (FD) to 'channel:/channel/rxPort/sgTxReq/rMaxPayload_reg[3]'
INFO: [Synth 8-3886] merging instance 'channel:/channel/rxPort/sgRxReq/rMaxPayload_reg[2]' (FD) to 'channel:/channel/rxPort/sgRxReq/rMaxPayload_reg[3]'
INFO: [Synth 8-3886] merging instance 'channel:/channel/rxPort/reader/rMaxPayload_reg[2]' (FD) to 'channel:/channel/rxPort/reader/rMaxPayload_reg[4]'
INFO: [Synth 8-3886] merging instance 'channel:/channel/rxPort/sgTxReq/rMaxPayload_reg[3]' (FD) to 'channel:/channel/rxPort/sgTxReq/rMaxPayload_reg[4]'
INFO: [Synth 8-3886] merging instance 'channel:/channel/rxPort/sgRxReq/rMaxPayload_reg[3]' (FD) to 'channel:/channel/rxPort/sgRxReq/rMaxPayload_reg[4]'
INFO: [Synth 8-3886] merging instance 'channel:/channel/rxPort/reader/rMaxPayload_reg[3]' (FD) to 'channel:/channel/rxPort/reader/rMaxPayload_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/rxPort /sgTxReq/\rMaxPayload_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/rxPort /sgRxReq/\rMaxPayload_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/rxPort /reader/\rMaxPayload_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/i_1/\channel/txPort/monitor/rWordsRecvd_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/writer/rMaxPayload_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/writer/rMaxPayload_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/writer/rMaxPayload_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/writer/rMaxPayload_reg[4] )
INFO: [Synth 8-3886] merging instance 'channel:/channel/txPort/writer/rSgErr_reg' (FDR) to 'channel:/channel/txPort/monitor/rTxErr_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/rxPort /\gate/rConsumedStable_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/rxPort /\gate/rConsumedSample_reg[0] )
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reorderQueue/data_input/rPrevCount_reg[6]' (FD) to 'riffa_insti_1/reorderQueue/data_input/rWords_reg[6]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reorderQueue/data_input/rPrevCount_reg[7]' (FD) to 'riffa_insti_1/reorderQueue/data_input/rWords_reg[7]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reorderQueue/data_input/rPrevCount_reg[4]' (FD) to 'riffa_insti_1/reorderQueue/data_input/rWords_reg[4]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reorderQueue/data_input/rPrevCount_reg[5]' (FD) to 'riffa_insti_1/reorderQueue/data_input/rWords_reg[5]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reorderQueue/data_input/rPrevCount_reg[2]' (FD) to 'riffa_insti_1/reorderQueue/data_input/rWords_reg[2]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reorderQueue/data_input/rPrevCount_reg[3]' (FD) to 'riffa_insti_1/reorderQueue/data_input/rWords_reg[3]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reorderQueue/data_input/rPrevCount_reg[1]' (FD) to 'riffa_insti_1/reorderQueue/data_input/rWords_reg[1]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reorderQueue/data_input/rPrevCount_reg[0]' (FD) to 'riffa_insti_1/reorderQueue/data_input/rWords_reg[0]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/rc_fc/rMaxRecv_reg[4]' (FD) to 'riffa_insti_1/rc_fc/rMaxRecv_reg[5]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/rc_fc/rMaxRecv_reg[5]' (FD) to 'riffa_insti_1/rc_fc/rMaxRecv_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_1/rc_fc/\rMaxRecv_reg[6] )
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/rc_fc/rCplDAmt_reg[0]' (FD) to 'riffa_insti_1/rc_fc/rCplDAmt_reg[2]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/rc_fc/rCplDAmt_reg[1]' (FD) to 'riffa_insti_1/rc_fc/rCplDAmt_reg[2]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/rc_fc/rCplDAmt_reg[2]' (FD) to 'riffa_insti_1/rc_fc/rMaxRecv_reg[6]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reorderQueue/data_input/rShiftUp_reg[5]' (FD) to 'riffa_insti_1/reorderQueue/data_input/rShiftDown_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_1/reorderQueue/\data_input/rShiftUp_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_1/reorderQueue/\data_input/rShiftUp_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_1/reorderQueue/\data_input/rShiftUp_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_1/reorderQueue/\data_input/rShiftUp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_1/reorderQueue/\data_input/rShiftUp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_1/reorderQueue/\data_input/rShiftDown_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_1/reorderQueue/\data_input/rShiftDown_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_1/reorderQueue/\data_input/rShiftDown_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_1/reorderQueue/\data_input/rShiftDown_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_1/reorderQueue/\data_input/rShiftDown_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_1/reorderQueue/\data_input/rBaseAddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_1/reorderQueue/\data_input/rBaseAddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_1/reorderQueue/\data_input/rBaseAddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_1/reorderQueue/\data_input/rBaseAddr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_1/reorderQueue/\data_input/rBaseAddr_reg[4] )
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/tx_mux_inst/req_ack_fifo/rRdPtr_reg_rep[4]__0' (FDRE) to 'riffa_insti_1/tx_mux_inst/req_ack_fifo/rRdPtr_reg[4]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/tx_mux_inst/req_ack_fifo/rRdPtr_reg_rep[3]' (FDRE) to 'riffa_insti_1/tx_mux_inst/req_ack_fifo/rRdPtr_reg[3]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/tx_mux_inst/req_ack_fifo/rRdPtr_reg_rep[2]' (FDRE) to 'riffa_insti_1/tx_mux_inst/req_ack_fifo/rRdPtr_reg[2]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/tx_mux_inst/req_ack_fifo/rRdPtr_reg_rep[1]' (FDRE) to 'riffa_insti_1/tx_mux_inst/req_ack_fifo/rRdPtr_reg[1]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/tx_mux_inst/req_ack_fifo/rRdPtr_reg_rep[0]' (FDRE) to 'riffa_insti_1/tx_mux_inst/req_ack_fifo/rRdPtr_reg[0]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][67]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][68]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][69]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][76]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][74]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][75]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][76]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][73]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][109]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][110]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][111]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][112]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][113]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][114]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][115]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][116]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][117]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][118]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][119]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][120]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][121]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][122]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][123]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][124]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][125]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][126]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][127]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][128]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][129]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][130]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][131]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][132]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][133]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][134]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][135]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][136]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][137]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][138]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][139]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][140]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][141]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][142]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][143]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][144]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][145]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][146]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][147]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][148]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][149]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][150]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][151]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][152]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][153]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][154]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][155]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][156]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][157]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][158]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][159]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][160]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][161]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][162]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][163]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][164]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][165]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][166]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][167]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][168]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][169]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Synth 8-3886] merging instance 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][170]' (FDE) to 'riffa_insti_1/reg_inst/txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][204]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_1/reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][66] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffa_insti_1/reg_inst/\txc_output_register/pipeline_inst/gen_stages[1].rData_reg[1][73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_1/rc_fc/\rMaxRecv_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffa_insti_1/\txc_data_hold/pipeline_inst/gen_stages[1].rData_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_1/\txc_data_hold/pipeline_inst/gen_stages[1].rData_reg[1][133] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffa_insti_1/\txc_meta_hold/pipeline_inst/gen_stages[1].rData_reg[1][66] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffa_insti_1/\txc_meta_hold/pipeline_inst/gen_stages[1].rData_reg[1][70] )
WARNING: [Synth 8-3332] Sequential element (intrCtlr/FSM_onehot_rState_reg[4]) is unused and will be removed from module interrupt.
WARNING: [Synth 8-3332] Sequential element (intrCtlr/FSM_onehot_rState_reg[3]) is unused and will be removed from module interrupt.
WARNING: [Synth 8-3332] Sequential element (req_ack_fifo/rRdPtr_reg_rep[5]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (req_ack_fifo/rRdPtr_reg_rep[4]) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (req_ack_fifo/rRdPtr_reg_rep[3]__0) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (req_ack_fifo/rRdPtr_reg_rep[2]__0) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (req_ack_fifo/rRdPtr_reg_rep[1]__0) is unused and will be removed from module tx_multiplexer.
WARNING: [Synth 8-3332] Sequential element (req_ack_fifo/rRdPtr_reg_rep[0]__0) is unused and will be removed from module tx_multiplexer.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_2/\engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_2/\engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_2/\engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst /\txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData_reg[1][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_2/\engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst /\tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_2/\engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst /\tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_2/\engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst /\tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_2/\engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst /\txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData_reg[1][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_2/\engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst /\txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData_reg[1][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_2/\engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst /\tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_2/\engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst /\tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_2/\engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst /\tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_2/\engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst /\tx_alignment_inst/compute_reg/pipeline_inst/gen_stages[1].rData_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_2/\engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst /\tx_alignment_inst/compute_reg/pipeline_inst/gen_stages[1].rData_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_2/\engine_layer_inst/rx_engine_classic_inst/rxr_engine_inst/metadata_valid/rData_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_2/\engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/metadata/rData_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_2/\engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst /\txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData_reg[1][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_2/\engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst /\txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData_reg[1][61] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_2/\engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/output_pipeline/pipeline_inst/gen_stages[1].rData_reg[1][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/real_data/\rCount_2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/imag_data/\rCount_2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_2/\engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst /\tx_data_pipeline_inst/tx_shift_inst/input_register/pipeline_inst/gen_stages[1].rData_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_2/\engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst /\tx_data_pipeline_inst/tx_shift_inst/rStartOffset_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_2/\engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst /\tx_data_pipeline_inst/tx_shift_inst/gen_mux_select[1].rMuxSelect_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_2/\engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst /\tx_data_pipeline_inst/tx_shift_inst/gen_mux_select[1].rMuxSelect_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_2/\engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_2/\engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_2/\engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_2/\engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_formatter_inst/input_inst/pipeline_inst/gen_stages[1].rData_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_2/\engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst /\tx_data_pipeline_inst/tx_shift_inst/input_register/pipeline_inst/gen_stages[1].rData_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_2/\engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst /\tx_data_pipeline_inst/tx_shift_inst/input_register/pipeline_inst/gen_stages[1].rData_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_2/\engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst /\tx_data_pipeline_inst/tx_shift_inst/rStartOffset_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_2/\engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst /\txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData_reg[1][58] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_2/\engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst /\txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData_reg[1][63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_2/\engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst /\txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData_reg[1][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_2/\engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst /\txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_2/\engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst /\tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_2/\engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst /\tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (riffai_2/\engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst /\tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riffai_2/\engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst /\tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/gate/rChnlOff_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/gate/rChnlOff_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/gate/rChnlOff_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/gate/rChnlOff_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/gate/rChnlOff_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/gate/rChnlOff_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/gate/rChnlOff_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/gate/rChnlOff_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/gate/rChnlOff_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/gate/rChnlOff_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/gate/rChnlOff_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/gate/rChnlOff_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/gate/rChnlOff_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/gate/rChnlOff_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/gate/rChnlOff_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/gate/rChnlOff_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/gate/rChnlOff_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/gate/rChnlOff_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/gate/rChnlOff_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/gate/rChnlOff_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/gate/rChnlOff_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/gate/rChnlOff_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/gate/rChnlOff_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/gate/rChnlOff_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (channel:/\channel/txPort/gate/rChnlOff_reg[24] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:24 . Memory (MB): peak = 1121.340 ; gain = 748.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                     | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram_2clk_1w_1r:                 | rRAM_reg    | 1 K x 128(NO_CHANGE)   | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|ram_1clk_1w_1r:                 | rRAM_reg    | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|ram_1clk_1w_1r:                 | rRAM_reg    | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|ram_2clk_1w_1r__parameterized0: | rRAM_reg    | 8 x 129(NO_CHANGE)     | W |   | 8 x 129(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|ram_1clk_1w_1r__parameterized0: | rRAM_reg    | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|ram_1clk_1w_1r__parameterized1: | rRAM_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_1clk_1w_1r__parameterized1: | rRAM_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_1clk_1w_1r__parameterized1: | rRAM_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_1clk_1w_1r__parameterized1: | rRAM_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|scsdpram:                       | rMemory_reg | 512 x 34(READ_FIRST)   | W |   | 512 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|scsdpram:                       | rMemory_reg | 512 x 34(READ_FIRST)   | W |   | 512 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|scsdpram:                       | rMemory_reg | 512 x 34(READ_FIRST)   | W |   | 512 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|scsdpram:                       | rMemory_reg | 512 x 34(READ_FIRST)   | W |   | 512 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|scsdpram__parameterized0:       | rMemory_reg | 16 x 158(READ_FIRST)   | W |   | 16 x 158(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
|scsdpram:                       | rMemory_reg | 512 x 34(READ_FIRST)   | W |   | 512 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|scsdpram:                       | rMemory_reg | 512 x 34(READ_FIRST)   | W |   | 512 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|scsdpram:                       | rMemory_reg | 512 x 34(READ_FIRST)   | W |   | 512 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|scsdpram:                       | rMemory_reg | 512 x 34(READ_FIRST)   | W |   | 512 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|scsdpram__parameterized0:       | rMemory_reg | 16 x 158(READ_FIRST)   | W |   | 16 x 158(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
|mem_dual_port:                  | rv_Mem_reg  | 512 x 32(WRITE_FIRST)  | W | R | 512 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|mem_dual_port:                  | rv_Mem_reg  | 512 x 32(WRITE_FIRST)  | W | R | 512 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|mem_dual_port:                  | rv_Mem_reg  | 512 x 32(WRITE_FIRST)  | W | R | 512 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|mem_dual_port:                  | rv_Mem_reg  | 512 x 32(WRITE_FIRST)  | W | R | 512 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|mem_dual_port:                  | rv_Mem_reg  | 512 x 32(WRITE_FIRST)  | W | R | 512 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|mem_dual_port:                  | rv_Mem_reg  | 512 x 32(WRITE_FIRST)  | W | R | 512 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|mem_dual_port:                  | rv_Mem_reg  | 512 x 32(WRITE_FIRST)  | W | R | 512 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|mem_dual_port:                  | rv_Mem_reg  | 512 x 32(WRITE_FIRST)  | W | R | 512 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
+--------------------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------------------+------------------------------+-----------+----------------------+----------------+
|Module Name                                      | RTL Object                   | Inference | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------+------------------------------+-----------+----------------------+----------------+
|riffa_insti_1/reorderQueue/pktRam                | rRAM_reg                     | Implied   | 32 x 12              | RAM32M x 2     | 
|riffa_insti_1/reorderQueue/mapRam                | rRAM_reg                     | Implied   | 32 x 6               | RAM32M x 1     | 
|riffa_insti_1/reorderQueue/\data_input/countRam  | rRAM_reg                     | Implied   | 32 x 8               | RAM32M x 2     | 
|riffa_insti_1/reorderQueue/\data_input/posRam    | rRAM_reg                     | Implied   | 32 x 20              | RAM32M x 4     | 
|riffa_insti_1/tx_mux_inst                        | req_ack_fifo/mem/rMemory_reg | Implied   | 32 x 2               | RAM32X1D x 2   | 
+-------------------------------------------------+------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance channel:/channel/rxPort/mainFifo/fifo/mem/i_0/rRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance channel:/channel/rxPort/mainFifo/fifo/mem/i_0/rRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance channel:/channel/rxPort/mainFifo/fifo/mem/i_0/rRAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance channel:/channel/rxPort/mainFifo/fifo/mem/i_0/rRAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance channel:/channel/rxPort/sgRxFifo/mem/i_0/rRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance channel:/channel/rxPort/sgRxFifo/mem/i_0/rRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance channel:/channel/rxPort/sgRxFifo/mem/i_0/rRAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance channel:/channel/rxPort/sgTxFifo/mem/i_0/rRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance channel:/channel/rxPort/sgTxFifo/mem/i_0/rRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance channel:/channel/rxPort/sgTxFifo/mem/i_0/rRAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance channel:/channel/txPort/gate/fifo/mem/i_0/rRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance channel:/channel/txPort/gate/fifo/mem/i_0/rRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance channel:/channel/txPort/buffer/fifo/mem/i_0/rRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance channel:/channel/txPort/buffer/fifo/mem/i_0/rRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa_insti_1/reorderQueue/rams[0].ram/i_0/rRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa_insti_1/reorderQueue/rams[1].ram/i_0/rRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa_insti_1/reorderQueue/rams[2].ram/i_0/rRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa_insti_1/reorderQueue/rams[3].ram/i_0/rRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffai_2/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/i_0/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffai_2/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/i_1/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffai_2/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/i_2/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffai_2/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/i_3/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffai_2/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/i_0/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffai_2/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/i_1/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffai_2/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/i_2/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffai_2/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/i_3/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/top_mem_DualPort_and_FFTi_0/top_mem_DualPort_and_FFT/MEM_real_0/rv_Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/top_mem_DualPort_and_FFTi_0/top_mem_DualPort_and_FFT/MEM_real_0/rv_Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/top_mem_DualPort_and_FFTi_1/top_mem_DualPort_and_FFT/MEM_real_1/rv_Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/top_mem_DualPort_and_FFTi_1/top_mem_DualPort_and_FFT/MEM_real_1/rv_Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/top_mem_DualPort_and_FFTi_2/top_mem_DualPort_and_FFT/MEM_real_2/rv_Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/top_mem_DualPort_and_FFTi_2/top_mem_DualPort_and_FFT/MEM_real_2/rv_Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/top_mem_DualPort_and_FFTi_3/top_mem_DualPort_and_FFT/MEM_real_3/rv_Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/top_mem_DualPort_and_FFTi_3/top_mem_DualPort_and_FFT/MEM_real_3/rv_Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/top_mem_DualPort_and_FFTi_4/top_mem_DualPort_and_FFT/MEM_imag_0/rv_Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/top_mem_DualPort_and_FFTi_4/top_mem_DualPort_and_FFT/MEM_imag_0/rv_Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/top_mem_DualPort_and_FFTi_5/top_mem_DualPort_and_FFT/MEM_imag_1/rv_Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/top_mem_DualPort_and_FFTi_5/top_mem_DualPort_and_FFT/MEM_imag_1/rv_Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/top_mem_DualPort_and_FFTi_6/top_mem_DualPort_and_FFT/MEM_imag_2/rv_Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/top_mem_DualPort_and_FFTi_6/top_mem_DualPort_and_FFT/MEM_imag_2/rv_Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/top_mem_DualPort_and_FFTi_7/top_mem_DualPort_and_FFT/MEM_imag_3/rv_Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/top_mem_DualPort_and_FFTi_7/top_mem_DualPort_and_FFT/MEM_imag_3/rv_Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |channel                  |           2|     17325|
|2     |riffa__GC0               |           1|      8050|
|3     |riffa_wrapper_zc706__GC0 |           1|      8084|
|4     |ZC706_Gen2x4If128__GC0   |           1|     10259|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'PCIeGen2x4If128_i/user_clk_out' to pin 'PCIeGen2x4If128_i/bbstub_user_clk_out/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:32 ; elapsed = 00:01:35 . Memory (MB): peak = 1121.340 ; gain = 748.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:01:52 . Memory (MB): peak = 1159.930 ; gain = 786.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                     | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram_2clk_1w_1r:                 | rRAM_reg    | 1 K x 128(NO_CHANGE)   | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|ram_1clk_1w_1r:                 | rRAM_reg    | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|ram_1clk_1w_1r:                 | rRAM_reg    | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|ram_2clk_1w_1r__parameterized0: | rRAM_reg    | 8 x 129(NO_CHANGE)     | W |   | 8 x 129(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|ram_1clk_1w_1r__parameterized0: | rRAM_reg    | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|ram_1clk_1w_1r__parameterized1: | rRAM_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_1clk_1w_1r__parameterized1: | rRAM_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_1clk_1w_1r__parameterized1: | rRAM_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_1clk_1w_1r__parameterized1: | rRAM_reg    | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|scsdpram:                       | rMemory_reg | 512 x 34(READ_FIRST)   | W |   | 512 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|scsdpram:                       | rMemory_reg | 512 x 34(READ_FIRST)   | W |   | 512 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|scsdpram:                       | rMemory_reg | 512 x 34(READ_FIRST)   | W |   | 512 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|scsdpram:                       | rMemory_reg | 512 x 34(READ_FIRST)   | W |   | 512 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|scsdpram__parameterized0:       | rMemory_reg | 16 x 158(READ_FIRST)   | W |   | 16 x 158(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
|scsdpram:                       | rMemory_reg | 512 x 34(READ_FIRST)   | W |   | 512 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|scsdpram:                       | rMemory_reg | 512 x 34(READ_FIRST)   | W |   | 512 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|scsdpram:                       | rMemory_reg | 512 x 34(READ_FIRST)   | W |   | 512 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|scsdpram:                       | rMemory_reg | 512 x 34(READ_FIRST)   | W |   | 512 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|scsdpram__parameterized0:       | rMemory_reg | 16 x 158(READ_FIRST)   | W |   | 16 x 158(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
|mem_dual_port:                  | rv_Mem_reg  | 512 x 32(WRITE_FIRST)  | W | R | 512 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|mem_dual_port:                  | rv_Mem_reg  | 512 x 32(WRITE_FIRST)  | W | R | 512 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|mem_dual_port:                  | rv_Mem_reg  | 512 x 32(WRITE_FIRST)  | W | R | 512 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|mem_dual_port:                  | rv_Mem_reg  | 512 x 32(WRITE_FIRST)  | W | R | 512 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|mem_dual_port:                  | rv_Mem_reg  | 512 x 32(WRITE_FIRST)  | W | R | 512 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|mem_dual_port:                  | rv_Mem_reg  | 512 x 32(WRITE_FIRST)  | W | R | 512 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|mem_dual_port:                  | rv_Mem_reg  | 512 x 32(WRITE_FIRST)  | W | R | 512 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|mem_dual_port:                  | rv_Mem_reg  | 512 x 32(WRITE_FIRST)  | W | R | 512 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
+--------------------------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+-------------------------------------------------+------------------------------+-----------+----------------------+----------------+
|Module Name                                      | RTL Object                   | Inference | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------+------------------------------+-----------+----------------------+----------------+
|riffa_insti_1/reorderQueue/pktRam                | rRAM_reg                     | Implied   | 32 x 12              | RAM32M x 2     | 
|riffa_insti_1/reorderQueue/mapRam                | rRAM_reg                     | Implied   | 32 x 6               | RAM32M x 1     | 
|riffa_insti_1/reorderQueue/\data_input/countRam  | rRAM_reg                     | Implied   | 32 x 8               | RAM32M x 2     | 
|riffa_insti_1/reorderQueue/\data_input/posRam    | rRAM_reg                     | Implied   | 32 x 20              | RAM32M x 4     | 
|riffa_insti_1/tx_mux_inst                        | req_ack_fifo/mem/rMemory_reg | Implied   | 32 x 2               | RAM32X1D x 2   | 
+-------------------------------------------------+------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |channel                  |           2|     17325|
|2     |riffa__GC0               |           1|      8050|
|3     |riffa_wrapper_zc706__GC0 |           1|      8084|
|4     |ZC706_Gen2x4If128__GC0   |           1|     10259|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifo/mem/rRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifo/mem/rRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifo/mem/rRAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifo/mem/rRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifo/mem/rRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifo/mem/rRAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/mem/rRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/mem/rRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/mem/rRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxFifo/mem/rRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxFifo/mem/rRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxFifo/mem/rRAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxFifo/mem/rRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxFifo/mem/rRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxFifo/mem/rRAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/rRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/rRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa/riffa_inst/channels[1].channel/channel/txPort/buffer/fifo/mem/rRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa/riffa_inst/channels[1].channel/channel/txPort/buffer/fifo/mem/rRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa/riffa_inst/reorderQueue/rams[0].ram/rRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa/riffa_inst/reorderQueue/rams[1].ram/rRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa/riffa_inst/reorderQueue/rams[2].ram/rRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa/riffa_inst/reorderQueue/rams[3].ram/rRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[2].fifo_inst_/mem/rMemory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[3].fifo_inst_/mem/rMemory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance top_mem_DualPort_and_FFT/MEM_real_0/rv_Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance top_mem_DualPort_and_FFT/MEM_real_0/rv_Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance top_mem_DualPort_and_FFT/MEM_real_1/rv_Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance top_mem_DualPort_and_FFT/MEM_real_1/rv_Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance top_mem_DualPort_and_FFT/MEM_real_2/rv_Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance top_mem_DualPort_and_FFT/MEM_real_2/rv_Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance top_mem_DualPort_and_FFT/MEM_real_3/rv_Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance top_mem_DualPort_and_FFT/MEM_real_3/rv_Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance top_mem_DualPort_and_FFT/MEM_imag_0/rv_Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance top_mem_DualPort_and_FFT/MEM_imag_0/rv_Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance top_mem_DualPort_and_FFT/MEM_imag_1/rv_Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance top_mem_DualPort_and_FFT/MEM_imag_1/rv_Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance top_mem_DualPort_and_FFT/MEM_imag_2/rv_Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance top_mem_DualPort_and_FFT/MEM_imag_2/rv_Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance top_mem_DualPort_and_FFT/MEM_imag_3/rv_Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance top_mem_DualPort_and_FFT/MEM_imag_3/rv_Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:09 ; elapsed = 00:02:13 . Memory (MB): peak = 1181.441 ; gain = 808.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:12 ; elapsed = 00:02:16 . Memory (MB): peak = 1181.441 ; gain = 808.492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:12 ; elapsed = 00:02:17 . Memory (MB): peak = 1181.441 ; gain = 808.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:18 ; elapsed = 00:02:22 . Memory (MB): peak = 1181.441 ; gain = 808.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:18 ; elapsed = 00:02:22 . Memory (MB): peak = 1181.441 ; gain = 808.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:21 ; elapsed = 00:02:25 . Memory (MB): peak = 1181.441 ; gain = 808.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:21 ; elapsed = 00:02:25 . Memory (MB): peak = 1181.441 ; gain = 808.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------+-------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name       | RTL Name                                                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------+-------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ZC706_Gen2x4If128 | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/rValsProp_reg[3]                                | 4      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|ZC706_Gen2x4If128 | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rValsProp_reg[2]                                 | 3      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|ZC706_Gen2x4If128 | riffa/riffa_inst/reorderQueue/data_input/rErr_reg[4]                                                        | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ZC706_Gen2x4If128 | riffa/riffa_inst/reorderQueue/data_input/rDone_reg[4]                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ZC706_Gen2x4If128 | riffa/riffa_inst/reorderQueue/data_input/rDE_reg[10]                                                        | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|ZC706_Gen2x4If128 | riffa/riffa_inst/reorderQueue/data_input/rData_reg[639]                                                     | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|ZC706_Gen2x4If128 | riffa/riffa_inst/reorderQueue/data_input/rData_reg[607]                                                     | 5      | 96    | NO           | NO                 | YES               | 96     | 0       | 
|ZC706_Gen2x4If128 | riffa/riffa_inst/reg_inst/rxr_input_register/pipeline_inst/gen_stages[1].rData_reg[1][119]                  | 3      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|ZC706_Gen2x4If128 | riffa/riffa_inst/reg_inst/rxr_input_register/pipeline_inst/gen_stages[1].rData_reg[1][44]                   | 3      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|ZC706_Gen2x4If128 | riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/rValid_reg[5]                                                  | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ZC706_Gen2x4If128 | riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/rChnl_reg[19]                                                  | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|ZC706_Gen2x4If128 | riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/rStart_reg[5]                                                  | 6      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|ZC706_Gen2x4If128 | riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/rDone_reg[5]                                                   | 6      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|ZC706_Gen2x4If128 | riffa/riffa_inst/tx_mux_inst/tx_mux_128_inst/rLen_reg[51]                                                   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ZC706_Gen2x4If128 | riffa/engine_layer_inst/rx_engine_classic_inst/data_shiftreg_inst/gen_sr_registers[3].rDataShift_reg[3][97] | 3      | 62    | NO           | NO                 | YES               | 62     | 0       | 
|ZC706_Gen2x4If128 | riffa/engine_layer_inst/rx_engine_classic_inst/data_shiftreg_inst/gen_sr_registers[3].rDataShift_reg[3][95] | 4      | 12    | NO           | NO                 | YES               | 12     | 0       | 
+------------------+-------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |PCIeGen2x4If128                   |         1|
|2     |FFT_Reorder_x_num_Reorder_fft_0_0 |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |FFT_Reorder_x_num_Reorder_fft_0_0 |     1|
|2     |PCIeGen2x4If128                   |     1|
|3     |CARRY4                            |   691|
|4     |IBUFDS_GTE2                       |     1|
|5     |LUT1                              |   205|
|6     |LUT2                              |  1469|
|7     |LUT3                              |  3140|
|8     |LUT4                              |  1917|
|9     |LUT5                              |  1904|
|10    |LUT6                              |  4347|
|11    |MUXF7                             |   557|
|12    |MUXF8                             |   258|
|13    |RAM32M                            |     9|
|14    |RAM32X1D                          |     2|
|15    |RAMB18E1                          |     8|
|16    |RAMB18E1_1                        |     2|
|17    |RAMB36E1                          |     8|
|18    |RAMB36E1_1                        |    16|
|19    |RAMB36E1_2                        |     4|
|20    |RAMB36E1_3                        |     4|
|21    |RAMB36E1_4                        |     8|
|22    |RAMB36E1_5                        |     4|
|23    |SRL16E                            |   273|
|24    |FDCE                              |   582|
|25    |FDPE                              |    12|
|26    |FDRE                              | 17700|
|27    |FDSE                              |   110|
|28    |IBUF                              |    11|
|29    |OBUF                              |     8|
|30    |OBUFT                             |     4|
+------+----------------------------------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------+----------------------------------+------+
|      |Instance                                                     |Module                            |Cells |
+------+-------------------------------------------------------------+----------------------------------+------+
|1     |top                                                          |                                  | 34045|
|2     |  imag_data                                                  |chnl_tester                       |  3409|
|3     |  real_data                                                  |chnl_tester_0                     |  3410|
|4     |  riffa                                                      |riffa_wrapper_zc706               | 26403|
|5     |    engine_layer_inst                                        |engine_layer                      |  4887|
|6     |      rx_engine_classic_inst                                 |rx_engine_classic                 |   866|
|7     |        data_shiftreg_inst                                   |shiftreg                          |   605|
|8     |        eoff_shiftreg_inst                                   |shiftreg__parameterized1          |     7|
|9     |        eop_shiftreg_inst                                    |shiftreg__parameterized0          |     3|
|10    |        rxc_engine_inst                                      |rxc_engine_128                    |   143|
|11    |          hdr_register_127_64                                |register__parameterized2_203      |     6|
|12    |          hdr_register_63_0                                  |register_204                      |    30|
|13    |          metadata                                           |register__parameterized7          |    28|
|14    |          metadata_valid                                     |register__parameterized4_205      |    14|
|15    |          output_pipeline                                    |pipeline__parameterized0          |    54|
|16    |            pipeline_inst                                    |reg_pipeline__parameterized0      |    54|
|17    |          sf4dwh                                             |register__parameterized6          |     7|
|18    |        rxr_engine_inst                                      |rxr_engine_128                    |    96|
|19    |          delayed_sop                                        |register__parameterized1          |     1|
|20    |          hdr_register_127_64                                |register__parameterized2          |    22|
|21    |          hdr_register_63_0                                  |register                          |    42|
|22    |          metadata                                           |register__parameterized3          |    10|
|23    |          metadata_valid                                     |register__parameterized4          |     4|
|24    |          output_pipeline                                    |pipeline_201                      |    11|
|25    |            pipeline_inst                                    |reg_pipeline_202                  |    11|
|26    |          sf4dwh                                             |register__parameterized0          |     4|
|27    |        soff_shiftreg_inst                                   |shiftreg__parameterized1_198      |     4|
|28    |        sop_shiftreg_inst                                    |shiftreg__parameterized0_199      |     5|
|29    |        valid_shiftreg_inst                                  |shiftreg__parameterized0_200      |     3|
|30    |      tx_engine_classic_inst                                 |tx_engine_classic                 |  4021|
|31    |        output_reg_inst                                      |pipeline__parameterized3_84       |   140|
|32    |          pipeline_inst                                      |reg_pipeline__parameterized3_197  |   140|
|33    |        rc_inst                                              |reset_controller                  |    20|
|34    |          rst_counter                                        |counter__parameterized1           |    16|
|35    |        rst_shiftreg                                         |shiftreg__parameterized3          |     7|
|36    |        tx_mux_inst                                          |tx_mux                            |   155|
|37    |          tx_arbiter_inst                                    |tx_arbiter                        |    22|
|38    |          tx_output_inst                                     |pipeline__parameterized3_195      |   133|
|39    |            pipeline_inst                                    |reg_pipeline__parameterized3_196  |   133|
|40    |        txc_engine_inst                                      |txc_engine_classic                |  1495|
|41    |          txc_engine_inst                                    |tx_engine_128                     |  1435|
|42    |            tx_alignment_inst                                |tx_alignment_pipeline_131         |   827|
|43    |              rot_inst                                       |rotate__parameterized0_179        |     4|
|44    |              compute_reg                                    |pipeline__parameterized9_166      |   178|
|45    |                pipeline_inst                                |reg_pipeline__parameterized9_194  |   178|
|46    |              \gen_data_input_regs[0].data_register_         |pipeline__parameterized8_167      |    33|
|47    |                pipeline_inst                                |reg_pipeline__parameterized8_193  |    33|
|48    |              \gen_data_input_regs[0].packet_valid_register  |pipeline__parameterized6_168      |     5|
|49    |                pipeline_inst                                |reg_pipeline__parameterized6_192  |     5|
|50    |              \gen_data_input_regs[1].data_register_         |pipeline__parameterized8_169      |    33|
|51    |                pipeline_inst                                |reg_pipeline__parameterized8_191  |    33|
|52    |              \gen_data_input_regs[1].packet_valid_register  |pipeline__parameterized6_170      |     1|
|53    |                pipeline_inst                                |reg_pipeline__parameterized6_190  |     1|
|54    |              \gen_data_input_regs[2].data_register_         |pipeline__parameterized8_171      |    33|
|55    |                pipeline_inst                                |reg_pipeline__parameterized8_189  |    33|
|56    |              \gen_data_input_regs[2].packet_valid_register  |pipeline__parameterized6_172      |     8|
|57    |                pipeline_inst                                |reg_pipeline__parameterized6_188  |     8|
|58    |              \gen_data_input_regs[3].data_register_         |pipeline__parameterized8_173      |    33|
|59    |                pipeline_inst                                |reg_pipeline__parameterized8_187  |    33|
|60    |              \gen_data_input_regs[3].packet_valid_register  |pipeline__parameterized6_174      |     1|
|61    |                pipeline_inst                                |reg_pipeline__parameterized6_186  |     1|
|62    |              hdr_input_reg                                  |pipeline__parameterized7_175      |     1|
|63    |                pipeline_inst                                |reg_pipeline__parameterized7_185  |     1|
|64    |              output_register_inst                           |pipeline_176                      |   138|
|65    |                pipeline_inst                                |reg_pipeline_184                  |   138|
|66    |              pktctr_inst                                    |counter__parameterized0_177       |    60|
|67    |              ready_reg                                      |pipeline__parameterized7_178      |   136|
|68    |                pipeline_inst                                |reg_pipeline__parameterized7_183  |   136|
|69    |              satctr_inst                                    |counter_180                       |     5|
|70    |              select_reg                                     |pipeline__parameterized10_181     |    20|
|71    |                pipeline_inst                                |reg_pipeline__parameterized10_182 |    20|
|72    |            tx_data_pipeline_inst                            |tx_data_pipeline_132              |   498|
|73    |              tx_shift_inst                                  |tx_data_shift_138                 |    33|
|74    |                input_register                               |pipeline__parameterized3_164      |    33|
|75    |                  pipeline_inst                              |reg_pipeline__parameterized3_165  |    33|
|76    |              txdf_inst                                      |tx_data_fifo_139                  |   465|
|77    |                \gen_regs_fifos[0].fifo_inst_                |fifo_140                          |    90|
|78    |                  mem                                        |scsdpram_163                      |     6|
|79    |                \gen_regs_fifos[0].fifo_pipeline_inst_       |pipeline__parameterized5_141      |    36|
|80    |                  pipeline_inst                              |reg_pipeline__parameterized5_162  |    36|
|81    |                \gen_regs_fifos[0].input_pipeline_inst_      |pipeline__parameterized5_142      |    40|
|82    |                  pipeline_inst                              |reg_pipeline__parameterized5_161  |    40|
|83    |                \gen_regs_fifos[0].perfifo_ctr_inst          |counter_v2_143                    |    13|
|84    |                \gen_regs_fifos[1].fifo_inst_                |fifo_144                          |    47|
|85    |                  mem                                        |scsdpram_160                      |     6|
|86    |                \gen_regs_fifos[1].fifo_pipeline_inst_       |pipeline__parameterized5_145      |    36|
|87    |                  pipeline_inst                              |reg_pipeline__parameterized5_159  |    36|
|88    |                \gen_regs_fifos[1].perfifo_ctr_inst          |counter_v2_146                    |    11|
|89    |                \gen_regs_fifos[2].fifo_inst_                |fifo_147                          |    47|
|90    |                  mem                                        |scsdpram_158                      |     6|
|91    |                \gen_regs_fifos[2].fifo_pipeline_inst_       |pipeline__parameterized5_148      |    38|
|92    |                  pipeline_inst                              |reg_pipeline__parameterized5_157  |    38|
|93    |                \gen_regs_fifos[2].perfifo_ctr_inst          |counter_v2_149                    |    12|
|94    |                \gen_regs_fifos[3].fifo_inst_                |fifo_150                          |    47|
|95    |                  mem                                        |scsdpram_156                      |     6|
|96    |                \gen_regs_fifos[3].fifo_pipeline_inst_       |pipeline__parameterized5_151      |    36|
|97    |                  pipeline_inst                              |reg_pipeline__parameterized5_155  |    36|
|98    |                \gen_regs_fifos[3].perfifo_ctr_inst          |counter_v2_152                    |    11|
|99    |                packet_valid_reg                             |pipeline__parameterized6_153      |     1|
|100   |                  pipeline_inst                              |reg_pipeline__parameterized6_154  |     1|
|101   |            txhf_inst                                        |tx_hdr_fifo_133                   |   110|
|102   |              fifo_inst                                      |fifo__parameterized0_134          |    54|
|103   |                mem                                          |scsdpram__parameterized0_137      |     9|
|104   |              input_pipeline_inst                            |pipeline__parameterized7_135      |    56|
|105   |                pipeline_inst                                |reg_pipeline__parameterized7_136  |    56|
|106   |          txc_formatter_inst                                 |txc_formatter_classic             |    54|
|107   |            input_inst                                       |pipeline__parameterized1_129      |    54|
|108   |              pipeline_inst                                  |reg_pipeline__parameterized1_130  |    54|
|109   |        txr_engine_inst                                      |txr_engine_classic                |  2194|
|110   |          txr_engine_inst                                    |tx_engine                         |  1996|
|111   |            tx_alignment_inst                                |tx_alignment_pipeline             |   967|
|112   |              rot_inst                                       |rotate__parameterized0            |     4|
|113   |              compute_reg                                    |pipeline__parameterized9          |   178|
|114   |                pipeline_inst                                |reg_pipeline__parameterized9      |   178|
|115   |              \gen_data_input_regs[0].data_register_         |pipeline__parameterized8          |    35|
|116   |                pipeline_inst                                |reg_pipeline__parameterized8_127  |    35|
|117   |              \gen_data_input_regs[0].packet_valid_register  |pipeline__parameterized6_110      |     1|
|118   |                pipeline_inst                                |reg_pipeline__parameterized6_126  |     1|
|119   |              \gen_data_input_regs[1].data_register_         |pipeline__parameterized8_111      |    36|
|120   |                pipeline_inst                                |reg_pipeline__parameterized8_125  |    36|
|121   |              \gen_data_input_regs[1].packet_valid_register  |pipeline__parameterized6_112      |     1|
|122   |                pipeline_inst                                |reg_pipeline__parameterized6_124  |     1|
|123   |              \gen_data_input_regs[2].data_register_         |pipeline__parameterized8_113      |    35|
|124   |                pipeline_inst                                |reg_pipeline__parameterized8_123  |    35|
|125   |              \gen_data_input_regs[2].packet_valid_register  |pipeline__parameterized6_114      |     1|
|126   |                pipeline_inst                                |reg_pipeline__parameterized6_122  |     1|
|127   |              \gen_data_input_regs[3].data_register_         |pipeline__parameterized8_115      |    35|
|128   |                pipeline_inst                                |reg_pipeline__parameterized8      |    35|
|129   |              \gen_data_input_regs[3].packet_valid_register  |pipeline__parameterized6_116      |     1|
|130   |                pipeline_inst                                |reg_pipeline__parameterized6_121  |     1|
|131   |              hdr_input_reg                                  |pipeline__parameterized7_117      |     2|
|132   |                pipeline_inst                                |reg_pipeline__parameterized7_120  |     2|
|133   |              output_register_inst                           |pipeline                          |   279|
|134   |                pipeline_inst                                |reg_pipeline                      |   279|
|135   |              pktctr_inst                                    |counter__parameterized0           |    60|
|136   |              ready_reg                                      |pipeline__parameterized7_118      |   136|
|137   |                pipeline_inst                                |reg_pipeline__parameterized7_119  |   136|
|138   |              satctr_inst                                    |counter                           |     5|
|139   |              select_reg                                     |pipeline__parameterized10         |    20|
|140   |                pipeline_inst                                |reg_pipeline__parameterized10     |    20|
|141   |            tx_data_pipeline_inst                            |tx_data_pipeline                  |   850|
|142   |              tx_shift_inst                                  |tx_data_shift                     |   140|
|143   |                input_register                               |pipeline__parameterized3_108      |   140|
|144   |                  pipeline_inst                              |reg_pipeline__parameterized3_109  |   140|
|145   |              txdf_inst                                      |tx_data_fifo                      |   710|
|146   |                \gen_regs_fifos[0].fifo_inst_                |fifo                              |    91|
|147   |                  mem                                        |scsdpram_107                      |     6|
|148   |                \gen_regs_fifos[0].fifo_pipeline_inst_       |pipeline__parameterized5          |    36|
|149   |                  pipeline_inst                              |reg_pipeline__parameterized5_106  |    36|
|150   |                \gen_regs_fifos[0].input_pipeline_inst_      |pipeline__parameterized5_85       |    41|
|151   |                  pipeline_inst                              |reg_pipeline__parameterized5_105  |    41|
|152   |                \gen_regs_fifos[0].perfifo_ctr_inst          |counter_v2                        |    12|
|153   |                \gen_regs_fifos[1].fifo_inst_                |fifo_86                           |    92|
|154   |                  mem                                        |scsdpram_104                      |     6|
|155   |                \gen_regs_fifos[1].fifo_pipeline_inst_       |pipeline__parameterized5_87       |    35|
|156   |                  pipeline_inst                              |reg_pipeline__parameterized5_103  |    35|
|157   |                \gen_regs_fifos[1].input_pipeline_inst_      |pipeline__parameterized5_88       |    37|
|158   |                  pipeline_inst                              |reg_pipeline__parameterized5_102  |    37|
|159   |                \gen_regs_fifos[1].perfifo_ctr_inst          |counter_v2_89                     |    12|
|160   |                \gen_regs_fifos[2].fifo_inst_                |fifo_90                           |    92|
|161   |                  mem                                        |scsdpram_101                      |     6|
|162   |                \gen_regs_fifos[2].fifo_pipeline_inst_       |pipeline__parameterized5_91       |    35|
|163   |                  pipeline_inst                              |reg_pipeline__parameterized5_100  |    35|
|164   |                \gen_regs_fifos[2].input_pipeline_inst_      |pipeline__parameterized5_92       |    37|
|165   |                  pipeline_inst                              |reg_pipeline__parameterized5_99   |    37|
|166   |                \gen_regs_fifos[2].perfifo_ctr_inst          |counter_v2_93                     |    12|
|167   |                \gen_regs_fifos[3].fifo_inst_                |fifo_94                           |    92|
|168   |                  mem                                        |scsdpram                          |     6|
|169   |                \gen_regs_fifos[3].fifo_pipeline_inst_       |pipeline__parameterized5_95       |    35|
|170   |                  pipeline_inst                              |reg_pipeline__parameterized5_98   |    35|
|171   |                \gen_regs_fifos[3].input_pipeline_inst_      |pipeline__parameterized5_96       |    37|
|172   |                  pipeline_inst                              |reg_pipeline__parameterized5      |    37|
|173   |                \gen_regs_fifos[3].perfifo_ctr_inst          |counter_v2_97                     |    13|
|174   |                packet_valid_reg                             |pipeline__parameterized6          |     1|
|175   |                  pipeline_inst                              |reg_pipeline__parameterized6      |     1|
|176   |            txhf_inst                                        |tx_hdr_fifo                       |   179|
|177   |              fifo_inst                                      |fifo__parameterized0              |    55|
|178   |                mem                                          |scsdpram__parameterized0          |     9|
|179   |              input_pipeline_inst                            |pipeline__parameterized7          |   124|
|180   |                pipeline_inst                                |reg_pipeline__parameterized7      |   124|
|181   |          txr_formatter_inst                                 |txr_formatter_classic             |   192|
|182   |            input_inst                                       |pipeline__parameterized1          |   189|
|183   |              pipeline_inst                                  |reg_pipeline__parameterized1      |   189|
|184   |    riffa_inst                                               |riffa                             | 21516|
|185   |      intr                                                   |interrupt                         |    25|
|186   |        intrCtlr                                             |interrupt_controller              |    11|
|187   |      \channels[0].channel                                   |channel                           |  8769|
|188   |        channel                                              |channel_128_33                    |  8438|
|189   |          rxPort                                             |rx_port_128_34                    |  5494|
|190   |            gate                                             |rx_port_channel_gate_48           |   119|
|191   |              countSync                                      |cross_domain_signal_67            |     6|
|192   |                sigAtoB                                      |syncff_78                         |     2|
|193   |                  metaFF                                     |ff_82                             |     1|
|194   |                  syncFF                                     |ff_83                             |     1|
|195   |                sigBtoA                                      |syncff_79                         |     4|
|196   |                  metaFF                                     |ff_80                             |     3|
|197   |                  syncFF                                     |ff_81                             |     1|
|198   |              rxAckSig                                       |syncff_68                         |     2|
|199   |                metaFF                                       |ff_76                             |     1|
|200   |                syncFF                                       |ff_77                             |     1|
|201   |              rxSig                                          |cross_domain_signal_69            |     5|
|202   |                sigAtoB                                      |syncff_70                         |     3|
|203   |                  metaFF                                     |ff_74                             |     2|
|204   |                  syncFF                                     |ff_75                             |     1|
|205   |                sigBtoA                                      |syncff_71                         |     2|
|206   |                  metaFF                                     |ff_72                             |     1|
|207   |                  syncFF                                     |ff_73                             |     1|
|208   |            mainFifo                                         |async_fifo_fwft_49                |   588|
|209   |              fifo                                           |async_fifo_62                     |   324|
|210   |                asyncCompare                                 |async_cmp_63                      |     5|
|211   |                mem                                          |ram_2clk_1w_1r_64                 |   132|
|212   |                rdPtrEmpty                                   |rd_ptr_empty_65                   |    88|
|213   |                wrPtrFull                                    |wr_ptr_full_66                    |    99|
|214   |            mainFifoPacker                                   |fifo_packer_128_50                |   858|
|215   |            reader                                           |rx_port_reader_51                 |  1052|
|216   |            requesterMux                                     |rx_port_requester_mux_52          |   179|
|217   |            sgListReader                                     |sg_list_reader_128_53             |   230|
|218   |            sgRxFifo                                         |sync_fifo_54                      |   109|
|219   |              mem                                            |ram_1clk_1w_1r_61                 |     3|
|220   |            sgRxFifoPacker                                   |fifo_packer_128_55                |   689|
|221   |            sgRxReq                                          |sg_list_requester_56              |   421|
|222   |            sgTxFifo                                         |sync_fifo_57                      |   109|
|223   |              mem                                            |ram_1clk_1w_1r_60                 |     3|
|224   |            sgTxFifoPacker                                   |fifo_packer_128_58                |   689|
|225   |            sgTxReq                                          |sg_list_requester_59              |   421|
|226   |          txPort                                             |tx_port_128_35                    |  2933|
|227   |            buffer                                           |tx_port_buffer_128_36             |  1085|
|228   |              fifo                                           |sync_fifo__parameterized0_46      |   104|
|229   |                mem                                          |ram_1clk_1w_1r__parameterized0_47 |     2|
|230   |            gate                                             |tx_port_channel_gate_128_37       |   304|
|231   |              fifo                                           |async_fifo__parameterized0_41     |    68|
|232   |                asyncCompare                                 |async_cmp__parameterized0_42      |     5|
|233   |                mem                                          |ram_2clk_1w_1r__parameterized0_43 |     3|
|234   |                rdPtrEmpty                                   |rd_ptr_empty__parameterized0_44   |    24|
|235   |                wrPtrFull                                    |wr_ptr_full__parameterized0_45    |    36|
|236   |            monitor                                          |tx_port_monitor_128_38            |   291|
|237   |            sgListReader                                     |sg_list_reader_128_39             |   212|
|238   |            writer                                           |tx_port_writer_40                 |  1041|
|239   |      \channels[1].channel                                   |channel_8                         |  8828|
|240   |        channel                                              |channel_128                       |  8498|
|241   |          rxPort                                             |rx_port_128                       |  5503|
|242   |            gate                                             |rx_port_channel_gate              |   119|
|243   |              countSync                                      |cross_domain_signal               |     6|
|244   |                sigAtoB                                      |syncff_27                         |     2|
|245   |                  metaFF                                     |ff_31                             |     1|
|246   |                  syncFF                                     |ff_32                             |     1|
|247   |                sigBtoA                                      |syncff_28                         |     4|
|248   |                  metaFF                                     |ff_29                             |     3|
|249   |                  syncFF                                     |ff_30                             |     1|
|250   |              rxAckSig                                       |syncff                            |     2|
|251   |                metaFF                                       |ff_25                             |     1|
|252   |                syncFF                                       |ff_26                             |     1|
|253   |              rxSig                                          |cross_domain_signal_19            |     5|
|254   |                sigAtoB                                      |syncff_20                         |     3|
|255   |                  metaFF                                     |ff_23                             |     2|
|256   |                  syncFF                                     |ff_24                             |     1|
|257   |                sigBtoA                                      |syncff_21                         |     2|
|258   |                  metaFF                                     |ff                                |     1|
|259   |                  syncFF                                     |ff_22                             |     1|
|260   |            mainFifo                                         |async_fifo_fwft                   |   588|
|261   |              fifo                                           |async_fifo                        |   324|
|262   |                asyncCompare                                 |async_cmp                         |     5|
|263   |                mem                                          |ram_2clk_1w_1r                    |   132|
|264   |                rdPtrEmpty                                   |rd_ptr_empty                      |    88|
|265   |                wrPtrFull                                    |wr_ptr_full                       |    99|
|266   |            mainFifoPacker                                   |fifo_packer_128                   |   729|
|267   |            reader                                           |rx_port_reader                    |  1149|
|268   |            requesterMux                                     |rx_port_requester_mux             |   187|
|269   |            sgListReader                                     |sg_list_reader_128_13             |   232|
|270   |            sgRxFifo                                         |sync_fifo                         |   109|
|271   |              mem                                            |ram_1clk_1w_1r_18                 |     3|
|272   |            sgRxFifoPacker                                   |fifo_packer_128_14                |   689|
|273   |            sgRxReq                                          |sg_list_requester                 |   440|
|274   |            sgTxFifo                                         |sync_fifo_15                      |   109|
|275   |              mem                                            |ram_1clk_1w_1r                    |     3|
|276   |            sgTxFifoPacker                                   |fifo_packer_128_16                |   689|
|277   |            sgTxReq                                          |sg_list_requester_17              |   423|
|278   |          txPort                                             |tx_port_128                       |  2984|
|279   |            buffer                                           |tx_port_buffer_128                |  1085|
|280   |              fifo                                           |sync_fifo__parameterized0         |   104|
|281   |                mem                                          |ram_1clk_1w_1r__parameterized0    |     2|
|282   |            gate                                             |tx_port_channel_gate_128          |   304|
|283   |              fifo                                           |async_fifo__parameterized0        |    68|
|284   |                asyncCompare                                 |async_cmp__parameterized0         |     5|
|285   |                mem                                          |ram_2clk_1w_1r__parameterized0    |     3|
|286   |                rdPtrEmpty                                   |rd_ptr_empty__parameterized0      |    24|
|287   |                wrPtrFull                                    |wr_ptr_full__parameterized0       |    36|
|288   |            monitor                                          |tx_port_monitor_128               |   291|
|289   |            sgListReader                                     |sg_list_reader_128                |   212|
|290   |            writer                                           |tx_port_writer                    |  1092|
|291   |      rc_fc                                                  |recv_credit_flow_ctrl             |   104|
|292   |      reg_inst                                               |registers                         |   512|
|293   |        chnl_output_register                                 |pipeline__parameterized14         |    63|
|294   |          pipeline_inst                                      |reg_pipeline__parameterized14     |    63|
|295   |        rxr_input_register                                   |pipeline__parameterized13         |   347|
|296   |          pipeline_inst                                      |reg_pipeline__parameterized13     |   347|
|297   |        txc_output_register                                  |pipeline__parameterized15         |    70|
|298   |          pipeline_inst                                      |reg_pipeline__parameterized15     |    70|
|299   |      reorderQueue                                           |reorder_queue                     |  2180|
|300   |        data_input                                           |reorder_queue_input               |  1404|
|301   |          countRam                                           |ram_1clk_1w_1r__parameterized4    |    28|
|302   |          posRam                                             |ram_1clk_1w_1r__parameterized5    |   108|
|303   |        data_output                                          |reorder_queue_output              |   576|
|304   |        mapRam                                               |ram_1clk_1w_1r__parameterized3    |     8|
|305   |        pktRam                                               |ram_1clk_1w_1r__parameterized2    |    20|
|306   |        \rams[0].ram                                         |ram_1clk_1w_1r__parameterized1    |     1|
|307   |        \rams[1].ram                                         |ram_1clk_1w_1r__parameterized1_10 |     1|
|308   |        \rams[2].ram                                         |ram_1clk_1w_1r__parameterized1_11 |     1|
|309   |        \rams[3].ram                                         |ram_1clk_1w_1r__parameterized1_12 |     1|
|310   |      reset_extender_inst                                    |reset_extender                    |    18|
|311   |        rst_counter                                          |counter__parameterized2           |     9|
|312   |        rst_shiftreg                                         |shiftreg__parameterized4          |     9|
|313   |      tx_mux_inst                                            |tx_multiplexer                    |  1009|
|314   |        req_ack_fifo                                         |fifo__parameterized1              |    61|
|315   |          mem                                                |scsdpram__parameterized1          |    13|
|316   |        tx_mux_128_inst                                      |tx_multiplexer_128                |   941|
|317   |          selRd                                              |tx_engine_selector                |   128|
|318   |          selWr                                              |tx_engine_selector_9              |    59|
|319   |      txc_data_hold                                          |pipeline__parameterized3          |    33|
|320   |        pipeline_inst                                        |reg_pipeline__parameterized3      |    33|
|321   |      txc_meta_hold                                          |pipeline__parameterized12         |    38|
|322   |        pipeline_inst                                        |reg_pipeline__parameterized12     |    38|
|323   |  top_mem_DualPort_and_FFT                                   |top_mem_DualPort_and_FFT          |   379|
|324   |    FFT_Reorder_x_num_wrapper                                |FFT_Reorder_x_num_wrapper         |   371|
|325   |      FFT_Reorder_x_num_i                                    |FFT_Reorder_x_num                 |   371|
|326   |    MEM_imag_0                                               |mem_dual_port                     |     1|
|327   |    MEM_imag_1                                               |mem_dual_port_1                   |     1|
|328   |    MEM_imag_2                                               |mem_dual_port_2                   |     1|
|329   |    MEM_imag_3                                               |mem_dual_port_3                   |     1|
|330   |    MEM_real_0                                               |mem_dual_port_4                   |     1|
|331   |    MEM_real_1                                               |mem_dual_port_5                   |     1|
|332   |    MEM_real_2                                               |mem_dual_port_6                   |     1|
|333   |    MEM_real_3                                               |mem_dual_port_7                   |     1|
+------+-------------------------------------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:21 ; elapsed = 00:02:25 . Memory (MB): peak = 1181.441 ; gain = 808.492
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:55 ; elapsed = 00:02:09 . Memory (MB): peak = 1181.441 ; gain = 267.137
Synthesis Optimization Complete : Time (s): cpu = 00:02:21 ; elapsed = 00:02:26 . Memory (MB): peak = 1181.441 ; gain = 808.492
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1571 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1181.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 9 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
681 Infos, 286 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:34 ; elapsed = 00:02:39 . Memory (MB): peak = 1181.441 ; gain = 819.957
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1181.441 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/EMILIO/Desktop/Nueva carpeta/riffa-master_6_v3_3/fpga/xilinx/zc706/ZC706_Gen2x4If128/prj/ZC706_Gen2x4If128.runs/synth_1/ZC706_Gen2x4If128.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1181.441 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ZC706_Gen2x4If128_utilization_synth.rpt -pb ZC706_Gen2x4If128_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 29 13:33:18 2021...
