module lshift_reg(
input clk,

output reg [3:0] q
);
initial 
q=4'b0001;
always@(posedge clk) begin
q<=q<<1;
end 
endmodule

