Info, Log file moved to new working directory
-- Reading file /home/ayman/mgc/LeonardoSpectrum/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/FullAdder.vhd into library work
-- Reading file /home/ayman/mgc/LeonardoSpectrum/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Loading entity FullAdder into library work
-- Loading architecture FullAdderArch of FullAdder into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/NBitAdder.vhd into library work
-- Loading entity NBitAdder into library work
-- Loading architecture NBitAdderArch of NBitAdder into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/Adder4Values.vhd into library work
-- Loading entity Adder4Values into library work
-- Loading architecture Adder4ValuesArch of Adder4Values into library work
{Package .std.standard} {Entity .work.FullAdder} {Entity .work.NBitAdder} {Entity .work.Adder4Values} {Package .IEEE.std_logic_1164}
{Architecture .work.FullAdder.FullAdderArch} {Architecture .work.NBitAdder.NBitAdderArch} {Architecture .work.Adder4Values.Adder4ValuesArch}
{Package .std.standard} {Entity .work.FullAdder} {Entity .work.NBitAdder} {Entity .work.Adder4Values} {Package .IEEE.std_logic_1164}
{Architecture .work.FullAdder.FullAdderArch} {Architecture .work.NBitAdder.NBitAdderArch} {Architecture .work.Adder4Values.Adder4ValuesArch}
{Package .std.standard} {Entity .work.FullAdder} {Entity .work.NBitAdder} {Entity .work.Adder4Values} {Package .IEEE.std_logic_1164}
-- Compiling root entity Adder4Values(Adder4ValuesArch)
-- Compiling entity NBitAdder_16(NBitAdderArch)
-- Compiling entity FullAdder(FullAdderArch)
Info, Command 'elaborate' finished successfully
{Package .std.standard} {Entity .work.FullAdder} {Entity .work.NBitAdder} {Entity .work.Adder4Values} {Package .IEEE.std_logic_1164}
{Architecture .work.FullAdder.FullAdderArch} {Architecture .work.NBitAdder.NBitAdderArch} {Architecture .work.Adder4Values.Adder4ValuesArch}
{Package .std.standard} {Entity .work.FullAdder} {Entity .work.NBitAdder} {Entity .work.Adder4Values} {Package .IEEE.std_logic_1164}
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.FullAdder.FullAdderArch_unfold_1720
-- Start pre-optimization for design .work.FullAdder.FullAdderArch
-- Start pre-optimization for design .work.FullAdder.FullAdderArch_unfold_2287
-- Start pre-optimization for design .work.NBitAdder_16.NBitAdderArch_unfold_2161
-- Start pre-optimization for design .work.Adder4Values.Adder4ValuesArch
Info, Command 'pre_optimize' finished successfully
-- Start pre-optimization for design .work.FullAdder.FullAdderArch_unfold_1720
-- Start pre-optimization for design .work.FullAdder.FullAdderArch
-- Start pre-optimization for design .work.FullAdder.FullAdderArch_unfold_2287
-- Start pre-optimization for design .work.NBitAdder_16.NBitAdderArch_unfold_2161
-- Start pre-optimization for design .work.Adder4Values.Adder4ValuesArch
Info, Command 'pre_optimize' finished successfully
Info, Instances dissolved by autodissolve in View .work.NBitAdder_16.NBitAdderArch_unfold_2161
"/media/sf_CNN_Accelerator/Utils/NBitAdder.vhd", line 29: f0 (FullAdder)
"/media/sf_CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_1_fx (FullAdder)
"/media/sf_CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_2_fx (FullAdder)
"/media/sf_CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_3_fx (FullAdder)
"/media/sf_CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_4_fx (FullAdder)
"/media/sf_CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_5_fx (FullAdder)
"/media/sf_CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_6_fx (FullAdder)
"/media/sf_CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_7_fx (FullAdder)
"/media/sf_CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_8_fx (FullAdder)
"/media/sf_CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_9_fx (FullAdder)
"/media/sf_CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_10_fx (FullAdder)
"/media/sf_CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_11_fx (FullAdder)
"/media/sf_CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_12_fx (FullAdder)
"/media/sf_CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_13_fx (FullAdder)
"/media/sf_CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_14_fx (FullAdder)
"/media/sf_CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_15_fx (FullAdder)
->set wire_table "" 
Info: setting wire_table to 
NO wire table is found
-- Optimizing netlist .work.NBitAdder_16.NBitAdderArch_unfold_2161
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.Adder4Values.Adder4ValuesArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Final Design Rule Check..
Info, Command 'optimize' finished successfully
-- Start timing optimization for design .work.NBitAdder_16.NBitAdderArch_unfold_2161
Starting Timing Characterization...
Starting Timing Analysis...
NO wire table is found
Timing analysis done, time = 0 CPU secs.
Timing characterization done, time = 0 CPU secs.
Info, Command 'optimize_timing' finished successfully
-- Start timing optimization for design .work.NBitAdder_16.NBitAdderArch_unfold_2161
Starting Timing Characterization...
Starting Timing Analysis...
NO wire table is found
Timing analysis done, time = 0 CPU secs.
Timing characterization done, time = 0 CPU secs.
Info, Command 'optimize_timing' finished successfully
Info, Command 'report_area' finished successfully
NO wire table is found
Info, Command 'report_delay' finished successfully
Info: setting novendor_constraint_file to FALSE
FALSE
AutoWrite args are : Adder4Values.vhd
-- Writing file Adder4Values.vhd
Info, Command 'auto_write' finished successfully
Info: setting novendor_constraint_file to FALSE
FALSE
AutoWrite args are : -format VHDL Adder4Values.vhd
-- Writing file Adder4Values.vhd
Info, Command 'auto_write' finished successfully
Info: setting novendor_constraint_file to FALSE
FALSE
AutoWrite args are : -format Verilog Adder4Values.v
-- Writing file Adder4Values.v
Info, Command 'auto_write' finished successfully
Info: setting novendor_constraint_file to FALSE
FALSE
AutoWrite args are : -format SDF Adder4Values.sdf
-- Writing file Adder4Values.sdf
NO wire table is found
Info, Command 'auto_write' finished successfully
Info, Library tsmc035_typ is already loaded. Setting it as target
Info: setting encoding to auto
Info, Working Directory is now '/media/sf_CNN_Accelerator/CNN/Leonardo/RegFile'
Info, History file moved to new working directory
Info, Log file moved to new working directory
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/Mux2.vhd into library work
-- Loading entity Mux2 into library work
-- Loading architecture Mux2Arch of Mux2 into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/Reg.vhd into library work
-- Loading entity Reg into library work
-- Loading architecture RegArch of Reg into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/RegUnit.vhd into library work
-- Loading entity RegUnit into library work
-- Loading architecture RegUnitArch of RegUnit into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/Types.vhd into library work
-- Loading package Types into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/RegRow.vhd into library work
"/media/sf_CNN_Accelerator/CNN/RegRow.vhd",line 4: Warning, math_real is not declared in library IEEE.
-- Loading entity RegRow into library work
-- Loading architecture RegRowArch of RegRow into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/Decoder.vhd into library work
"/media/sf_CNN_Accelerator/Utils/Decoder.vhd",line 3: Warning, math_real is not declared in library IEEE.
-- Reading file /home/ayman/mgc/LeonardoSpectrum/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading entity Decoder into library work
-- Loading architecture DecoderArch of Decoder into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/RegFile.vhd into library work
"/media/sf_CNN_Accelerator/CNN/RegFile.vhd",line 4: Warning, math_real is not declared in library IEEE.
-- Loading entity RegFile into library work
-- Loading architecture RegFileArch of RegFile into library work
-- Compiling root entity RegFile(RegFileArch)
-- Compiling entity Decoder_3(DecoderArch)
-- Compiling entity RegRow_8_16_5_3(RegRowArch)
-- Compiling entity RegUnit_8_16(RegUnitArch)
-- Compiling entity Mux2_16(Mux2Arch)
-- Compiling entity Reg_16(RegArch)
-- Compiling entity Reg_8(RegArch)
-- Compiling root entity RegFile(RegFileArch)
-- Compiling entity Decoder_3(DecoderArch)
-- Info, replacing Decoder_3(DecoderArch)
-- Compiling entity RegRow_8_16_5_3(RegRowArch)
-- Compiling entity RegUnit_8_16(RegUnitArch)
-- Compiling entity Mux2_16(Mux2Arch)
-- Info, replacing Mux2_16(Mux2Arch)
-- Compiling entity Reg_16(RegArch)
-- Info, replacing Reg_16(RegArch)
-- Compiling entity Reg_8(RegArch)
-- Info, replacing Reg_8(RegArch)
-- Info, replacing RegUnit_8_16(RegUnitArch)
-- Info, replacing RegRow_8_16_5_3(RegRowArch)
-- Info, replacing RegFile(RegFileArch)
Info: setting sdf_type to combined
-- Boundary optimization.
-- Boundary optimization.
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.Decoder_3.DecoderArch_unfold_2204
-- Start pre-optimization for design .work.Mux2_16.Mux2Arch
-- Start pre-optimization for design .work.Reg_16.RegArch
-- Start pre-optimization for design .work.Reg_8.RegArch
-- Start pre-optimization for design .work.RegUnit_8_16.RegUnitArch_unfold_2792
-- Start pre-optimization for design .work.RegRow_8_16_5_3.RegRowArch_unfold_2333
-- Start pre-optimization for design .work.RegUnit_8_16.RegUnitArch
-- Start pre-optimization for design .work.RegRow_8_16_5_3.RegRowArch
-- Start pre-optimization for design .work.Mux2_16.Mux2Arch_unfold_2333
-- Start pre-optimization for design .work.RegUnit_8_16.RegUnitArch_unfold_2792_2
-- Start pre-optimization for design .work.RegRow_8_16_5_3.RegRowArch_unfold_2337
-- Start pre-optimization for design .work.RegFile.RegFileArch
-- Start pre-optimization for design .work.Decoder_3.DecoderArch_unfold_2204
-- Start pre-optimization for design .work.Mux2_16.Mux2Arch
-- Start pre-optimization for design .work.Reg_16.RegArch
-- Start pre-optimization for design .work.Reg_8.RegArch
-- Start pre-optimization for design .work.RegUnit_8_16.RegUnitArch_unfold_2792
-- Start pre-optimization for design .work.RegRow_8_16_5_3.RegRowArch_unfold_2333
-- Start pre-optimization for design .work.RegUnit_8_16.RegUnitArch
-- Start pre-optimization for design .work.RegRow_8_16_5_3.RegRowArch
-- Start pre-optimization for design .work.Mux2_16.Mux2Arch_unfold_2333
-- Start pre-optimization for design .work.RegUnit_8_16.RegUnitArch_unfold_2792_2
-- Start pre-optimization for design .work.RegRow_8_16_5_3.RegRowArch_unfold_2337
-- Start pre-optimization for design .work.RegFile.RegFileArch
Info, Instances dissolved by autodissolve in View .work.RegUnit_8_16.RegUnitArch_unfold_2792
"/media/sf_CNN_Accelerator/CNN/RegUnit.vhd", line 49: inputRegPage1Map (Mux2_16)
"/media/sf_CNN_Accelerator/CNN/RegUnit.vhd", line 50: inputRegPage2Map (Mux2_16)
"/media/sf_CNN_Accelerator/CNN/RegUnit.vhd", line 55: regPage1Map (Reg_16)
"/media/sf_CNN_Accelerator/CNN/RegUnit.vhd", line 56: regPage2Map (Reg_16)
"/media/sf_CNN_Accelerator/CNN/RegUnit.vhd", line 57: regFilterMap (Reg_8)
"/media/sf_CNN_Accelerator/CNN/RegUnit.vhd", line 62: outPageMap (Mux2_16)
Info, Instances dissolved by autodissolve in View .work.RegUnit_8_16.RegUnitArch
"/media/sf_CNN_Accelerator/CNN/RegUnit.vhd", line 49: inputRegPage1Map (Mux2_16)
"/media/sf_CNN_Accelerator/CNN/RegUnit.vhd", line 50: inputRegPage2Map (Mux2_16)
"/media/sf_CNN_Accelerator/CNN/RegUnit.vhd", line 55: regPage1Map (Reg_16)
"/media/sf_CNN_Accelerator/CNN/RegUnit.vhd", line 56: regPage2Map (Reg_16)
"/media/sf_CNN_Accelerator/CNN/RegUnit.vhd", line 57: regFilterMap (Reg_8)
"/media/sf_CNN_Accelerator/CNN/RegUnit.vhd", line 62: outPageMap (Mux2_16)
Info, Instances dissolved by autodissolve in View .work.RegUnit_8_16.RegUnitArch_unfold_2792_2
"/media/sf_CNN_Accelerator/CNN/RegUnit.vhd", line 49: inputRegPage1Map (Mux2_16)
"/media/sf_CNN_Accelerator/CNN/RegUnit.vhd", line 50: inputRegPage2Map (Mux2_16)
"/media/sf_CNN_Accelerator/CNN/RegUnit.vhd", line 55: regPage1Map (Reg_16)
"/media/sf_CNN_Accelerator/CNN/RegUnit.vhd", line 56: regPage2Map (Reg_16)
"/media/sf_CNN_Accelerator/CNN/RegUnit.vhd", line 57: regFilterMap (Reg_8)
"/media/sf_CNN_Accelerator/CNN/RegUnit.vhd", line 62: outPageMap (Mux2_16)
Info, Instances dissolved by autodissolve in View .work.RegFile.RegFileArch
"/media/sf_CNN_Accelerator/CNN/RegFile.vhd", line 73: decoderRowMap (Decoder_3)
"/media/sf_CNN_Accelerator/CNN/RegFile.vhd", line 84: loop1_0_regRowMap (RegRow_8_16_5_3)
"/media/sf_CNN_Accelerator/CNN/RegFile.vhd", line 84: loop1_1_regRowMap (RegRow_8_16_5_3)
"/media/sf_CNN_Accelerator/CNN/RegFile.vhd", line 84: loop1_2_regRowMap (RegRow_8_16_5_3)
"/media/sf_CNN_Accelerator/CNN/RegFile.vhd", line 84: loop1_3_regRowMap (RegRow_8_16_5_3)
"/media/sf_CNN_Accelerator/CNN/RegFile.vhd", line 84: loop1_4_regRowMap (RegRow_8_16_5_3)
->set wire_table "" 
Info: setting wire_table to 
NO wire table is found
-- Optimizing netlist .work.RegUnit_8_16.RegUnitArch_unfold_2792
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Optimizing netlist .work.RegUnit_8_16.RegUnitArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Optimizing netlist .work.RegUnit_8_16.RegUnitArch_unfold_2792_2
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Optimizing netlist .work.RegFile.RegFileArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
Re-checking DRC after adjustments
Re-checking DRC after adjustments
Re-checking DRC after adjustments
Re-checking DRC after adjustments
-- Start timing optimization for design .work.RegUnit_8_16.RegUnitArch_unfold_2792
Starting Timing Characterization...
Starting Timing Analysis...
NO wire table is found
Timing analysis done, time = 1 CPU secs.
Timing characterization done, time = 1 CPU secs.
NO wire table is found
Info: setting novendor_constraint_file to FALSE
AutoWrite args are : -format Verilog RegFile.v
-- Writing file RegFile.v
Info: setting novendor_constraint_file to FALSE
AutoWrite args are : -format VHDL RegFile.vhd
-- Writing file RegFile.vhd
Info: setting novendor_constraint_file to FALSE
AutoWrite args are : -format SDF RegFile.sdf
-- Writing file RegFile.sdf
NO wire table is found
Info, Command 'auto_write' finished successfully
