#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jul  7 14:43:50 2021
# Process ID: 13888
# Current directory: C:/Users/Hamit/Desktop/DCD_Final_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5428 C:\Users\Hamit\Desktop\DCD_Final_Project\DCD_Final_Project.xpr
# Log file: C:/Users/Hamit/Desktop/DCD_Final_Project/vivado.log
# Journal file: C:/Users/Hamit/Desktop/DCD_Final_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/mux4.sv]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/Nbitfulladder.sv w ]
add_files C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/Nbitfulladder.sv
update_compile_order -fileset sources_1
close [ open C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/dataMem.sv w ]
add_files C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/dataMem.sv
update_compile_order -fileset sources_1
close [ open C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/registerfile.sv w ]
add_files C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/registerfile.sv
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/Hamit/Desktop/dcd_final_proje/LAB_8.srcs/sources_1/new/ControlUnit.sv
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/Hamit/Desktop/dcd_final_proje/LAB_8.srcs/sources_1/new/extend.sv
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/Hamit/Desktop/dcd_final_proje/LAB_8.srcs/sources_1/new/ProgramCounter.sv
update_compile_order -fileset sources_1
close [ open C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/Executer.sv w ]
add_files C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/Executer.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/InstructionMemory.sv w ]
add_files C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/InstructionMemory.sv
update_compile_order -fileset sources_1
close [ open C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/Processor.sv w ]
add_files C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/Processor.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/mux4.sv] -no_script -reset -force -quiet
remove_files  C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/mux4.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: Processor
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1235.574 ; gain = 234.922
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/Processor.sv:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/InstructionMemory.sv:3]
WARNING: [Synth 8-3848] Net MemoryRD in module/entity InstructionMemory does not have driver. [C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/InstructionMemory.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (1#1) [C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/InstructionMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Executer' [C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/Executer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'extend' [C:/Users/Hamit/Desktop/dcd_final_proje/LAB_8.srcs/sources_1/new/extend.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'extend' (2#1) [C:/Users/Hamit/Desktop/dcd_final_proje/LAB_8.srcs/sources_1/new/extend.sv:3]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (8) of module 'extend' [C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/Executer.sv:25]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/Hamit/Desktop/dcd_final_proje/LAB_8.srcs/sources_1/new/ControlUnit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (3#1) [C:/Users/Hamit/Desktop/dcd_final_proje/LAB_8.srcs/sources_1/new/ControlUnit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'registerFile' [C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/registerfile.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'registerFile' (4#1) [C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/registerfile.sv:3]
WARNING: [Synth 8-689] width (1) of port connection 'RD1' does not match port width (8) of module 'registerFile' [C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/Executer.sv:42]
WARNING: [Synth 8-689] width (1) of port connection 'RD2' does not match port width (8) of module 'registerFile' [C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/Executer.sv:42]
WARNING: [Synth 8-689] width (1) of port connection 'RD3' does not match port width (8) of module 'registerFile' [C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/Executer.sv:42]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/mux2.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (5#1) [C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/mux2.sv:3]
WARNING: [Synth 8-689] width (1) of port connection 'y' does not match port width (8) of module 'mux2' [C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/Executer.sv:44]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/ALU.sv:3]
	Parameter ALU_OP_ADD bound to: 3'b000 
	Parameter ALU_OP_SUB bound to: 3'b010 
	Parameter ALU_OP_AND bound to: 3'b100 
	Parameter ALU_OP_OR bound to: 3'b101 
	Parameter ALU_OP_ADDI bound to: 3'b000 
	Parameter ALU_OP_LW bound to: 3'b000 
	Parameter ALU_OP_SW bound to: 3'b000 
INFO: [Synth 8-6157] synthesizing module 'Nbitfulladder' [C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/Nbitfulladder.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Nbitfulladder' (6#1) [C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/Nbitfulladder.sv:3]
WARNING: [Synth 8-151] case item 3'b000 is unreachable [C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/ALU.sv:36]
WARNING: [Synth 8-151] case item 3'b000 is unreachable [C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/ALU.sv:36]
WARNING: [Synth 8-151] case item 3'b000 is unreachable [C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/ALU.sv:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/ALU.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/ALU.sv:3]
WARNING: [Synth 8-689] width (1) of port connection 'result' does not match port width (8) of module 'ALU' [C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/Executer.sv:46]
INFO: [Synth 8-6157] synthesizing module 'dataMem' [C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/dataMem.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dataMem' (8#1) [C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/dataMem.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Executer' (9#1) [C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/Executer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'PCounter' [C:/Users/Hamit/Desktop/dcd_final_proje/LAB_8.srcs/sources_1/new/ProgramCounter.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'PCounter' (10#1) [C:/Users/Hamit/Desktop/dcd_final_proje/LAB_8.srcs/sources_1/new/ProgramCounter.sv:3]
WARNING: [Synth 8-689] width (8) of port connection 'PC' does not match port width (1) of module 'PCounter' [C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/Processor.sv:37]
WARNING: [Synth 8-6014] Unused sequential element PC_Plus1_reg was removed.  [C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/Processor.sv:33]
WARNING: [Synth 8-3848] Net CLK in module/entity Processor does not have driver. [C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/Processor.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (11#1) [C:/Users/Hamit/Desktop/DCD_Final_Project/DCD_Final_Project.srcs/sources_1/new/Processor.sv:3]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Rd[2]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Rd[1]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port Rd[0]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port MemoryRD[15]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port MemoryRD[14]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port MemoryRD[13]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port MemoryRD[12]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port MemoryRD[11]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port MemoryRD[10]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port MemoryRD[9]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port MemoryRD[8]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port MemoryRD[7]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port MemoryRD[6]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port MemoryRD[5]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port MemoryRD[4]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port MemoryRD[3]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port MemoryRD[2]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port MemoryRD[1]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port MemoryRD[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1306.156 ; gain = 305.504
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1306.156 ; gain = 305.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1306.156 ; gain = 305.504
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1306.156 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1398.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1442.918 ; gain = 442.266
27 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1442.918 ; gain = 680.121
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul  7 15:06:38 2021...
