Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/ianin/Downloads/CEFET/Dispositivos_Reprogramaveis/aula_20201105/ --output-directory=C:/Users/ianin/Downloads/CEFET/Dispositivos_Reprogramaveis/aula_20201105/aula_20201105_qsys/ --report-file=bsf:C:/Users/ianin/Downloads/CEFET/Dispositivos_Reprogramaveis/aula_20201105/aula_20201105_qsys.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/ianin/Downloads/CEFET/Dispositivos_Reprogramaveis/aula_20201105/aula_20201105_qsys.qsys
Progress: Loading aula_20201105/aula_20201105_qsys.qsys
Progress: Reading input file
Progress: Adding clk_ic [clock_source 13.0]
Progress: Parameterizing module clk_ic
Progress: Adding nios2_qsys_ic [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_ic
Progress: Adding onchip_memory2_ic [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_ic
Progress: Adding jtag_uart_ic [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_ic
Progress: Adding key_ic [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module key_ic
Progress: Adding sw_ic [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module sw_ic
Progress: Adding ledr_ic [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module ledr_ic
Progress: Adding ledg_ic [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module ledg_ic
Progress: Adding hex5_ic [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module hex5_ic
Progress: Adding hex4_ic [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module hex4_ic
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: aula_20201105_qsys.key_ic: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: aula_20201105_qsys.sw_ic: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/ianin/Downloads/CEFET/Dispositivos_Reprogramaveis/aula_20201105/ --output-directory=C:/Users/ianin/Downloads/CEFET/Dispositivos_Reprogramaveis/aula_20201105/aula_20201105_qsys/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/ianin/Downloads/CEFET/Dispositivos_Reprogramaveis/aula_20201105/aula_20201105_qsys.sopcinfo --report-file=html:C:/Users/ianin/Downloads/CEFET/Dispositivos_Reprogramaveis/aula_20201105/aula_20201105_qsys.html --report-file=qip:C:/Users/ianin/Downloads/CEFET/Dispositivos_Reprogramaveis/aula_20201105/aula_20201105_qsys/synthesis/aula_20201105_qsys.qip --report-file=cmp:C:/Users/ianin/Downloads/CEFET/Dispositivos_Reprogramaveis/aula_20201105/aula_20201105_qsys.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/ianin/Downloads/CEFET/Dispositivos_Reprogramaveis/aula_20201105/aula_20201105_qsys.qsys --language=VHDL
Progress: Loading aula_20201105/aula_20201105_qsys.qsys
Progress: Reading input file
Progress: Adding clk_ic [clock_source 13.0]
Progress: Parameterizing module clk_ic
Progress: Adding nios2_qsys_ic [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_ic
Progress: Adding onchip_memory2_ic [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_ic
Progress: Adding jtag_uart_ic [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_ic
Progress: Adding key_ic [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module key_ic
Progress: Adding sw_ic [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module sw_ic
Progress: Adding ledr_ic [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module ledr_ic
Progress: Adding ledg_ic [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module ledg_ic
Progress: Adding hex5_ic [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module hex5_ic
Progress: Adding hex4_ic [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module hex4_ic
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: aula_20201105_qsys.key_ic: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: aula_20201105_qsys.sw_ic: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: aula_20201105_qsys: Generating aula_20201105_qsys "aula_20201105_qsys" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 10 modules, 37 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 21 modules, 70 connections
Info: merlin_domain_transform: After transform: 42 modules, 174 connections
Info: merlin_router_transform: After transform: 53 modules, 207 connections
Info: reset_adaptation_transform: After transform: 54 modules, 209 connections
Info: merlin_network_to_switch_transform: After transform: 75 modules, 267 connections
Info: merlin_mm_transform: After transform: 75 modules, 267 connections
Info: merlin_interrupt_mapper_transform: After transform: 76 modules, 270 connections
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula_20201105_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: nios2_qsys_ic: Starting RTL generation for module 'aula_20201105_qsys_nios2_qsys_ic'
Info: nios2_qsys_ic:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=aula_20201105_qsys_nios2_qsys_ic --dir=C:/Users/ianin/AppData/Local/Temp/alt8571_54534598250026836.dir/0001_nios2_qsys_ic_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/ianin/AppData/Local/Temp/alt8571_54534598250026836.dir/0001_nios2_qsys_ic_gen//aula_20201105_qsys_nios2_qsys_ic_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_ic: # 2020.11.05 19:50:51 (*) Starting Nios II generation
Info: nios2_qsys_ic: # 2020.11.05 19:50:51 (*)   Checking for plaintext license.
Info: nios2_qsys_ic: # 2020.11.05 19:50:52 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: nios2_qsys_ic: # 2020.11.05 19:50:52 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_ic: # 2020.11.05 19:50:52 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_ic: # 2020.11.05 19:50:52 (*)   Plaintext license not found.
Info: nios2_qsys_ic: # 2020.11.05 19:50:52 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_ic: # 2020.11.05 19:50:52 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_ic: # 2020.11.05 19:50:52 (*)   Creating all objects for CPU
Info: nios2_qsys_ic: # 2020.11.05 19:50:53 (*)   Generating RTL from CPU objects
Info: nios2_qsys_ic: # 2020.11.05 19:50:53 (*)   Creating plain-text RTL
Info: nios2_qsys_ic: # 2020.11.05 19:50:55 (*) Done Nios II generation
Info: nios2_qsys_ic: Done RTL generation for module 'aula_20201105_qsys_nios2_qsys_ic'
Info: nios2_qsys_ic: "aula_20201105_qsys" instantiated altera_nios2_qsys "nios2_qsys_ic"
Info: onchip_memory2_ic: Starting RTL generation for module 'aula_20201105_qsys_onchip_memory2_ic'
Info: onchip_memory2_ic:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=aula_20201105_qsys_onchip_memory2_ic --dir=C:/Users/ianin/AppData/Local/Temp/alt8571_54534598250026836.dir/0002_onchip_memory2_ic_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/ianin/AppData/Local/Temp/alt8571_54534598250026836.dir/0002_onchip_memory2_ic_gen//aula_20201105_qsys_onchip_memory2_ic_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_ic: Done RTL generation for module 'aula_20201105_qsys_onchip_memory2_ic'
Info: onchip_memory2_ic: "aula_20201105_qsys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_ic"
Info: jtag_uart_ic: Starting RTL generation for module 'aula_20201105_qsys_jtag_uart_ic'
Info: jtag_uart_ic:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=aula_20201105_qsys_jtag_uart_ic --dir=C:/Users/ianin/AppData/Local/Temp/alt8571_54534598250026836.dir/0003_jtag_uart_ic_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/ianin/AppData/Local/Temp/alt8571_54534598250026836.dir/0003_jtag_uart_ic_gen//aula_20201105_qsys_jtag_uart_ic_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_ic: Done RTL generation for module 'aula_20201105_qsys_jtag_uart_ic'
Info: jtag_uart_ic: "aula_20201105_qsys" instantiated altera_avalon_jtag_uart "jtag_uart_ic"
Info: key_ic: Starting RTL generation for module 'aula_20201105_qsys_key_ic'
Info: key_ic:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula_20201105_qsys_key_ic --dir=C:/Users/ianin/AppData/Local/Temp/alt8571_54534598250026836.dir/0004_key_ic_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/ianin/AppData/Local/Temp/alt8571_54534598250026836.dir/0004_key_ic_gen//aula_20201105_qsys_key_ic_component_configuration.pl  --do_build_sim=0  ]
Info: key_ic: Done RTL generation for module 'aula_20201105_qsys_key_ic'
Info: key_ic: "aula_20201105_qsys" instantiated altera_avalon_pio "key_ic"
Info: sw_ic: Starting RTL generation for module 'aula_20201105_qsys_sw_ic'
Info: sw_ic:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula_20201105_qsys_sw_ic --dir=C:/Users/ianin/AppData/Local/Temp/alt8571_54534598250026836.dir/0005_sw_ic_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/ianin/AppData/Local/Temp/alt8571_54534598250026836.dir/0005_sw_ic_gen//aula_20201105_qsys_sw_ic_component_configuration.pl  --do_build_sim=0  ]
Info: sw_ic: Done RTL generation for module 'aula_20201105_qsys_sw_ic'
Info: sw_ic: "aula_20201105_qsys" instantiated altera_avalon_pio "sw_ic"
Info: ledr_ic: Starting RTL generation for module 'aula_20201105_qsys_ledr_ic'
Info: ledr_ic:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula_20201105_qsys_ledr_ic --dir=C:/Users/ianin/AppData/Local/Temp/alt8571_54534598250026836.dir/0006_ledr_ic_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/ianin/AppData/Local/Temp/alt8571_54534598250026836.dir/0006_ledr_ic_gen//aula_20201105_qsys_ledr_ic_component_configuration.pl  --do_build_sim=0  ]
Info: ledr_ic: Done RTL generation for module 'aula_20201105_qsys_ledr_ic'
Info: ledr_ic: "aula_20201105_qsys" instantiated altera_avalon_pio "ledr_ic"
Info: hex5_ic: Starting RTL generation for module 'aula_20201105_qsys_hex5_ic'
Info: hex5_ic:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula_20201105_qsys_hex5_ic --dir=C:/Users/ianin/AppData/Local/Temp/alt8571_54534598250026836.dir/0007_hex5_ic_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/ianin/AppData/Local/Temp/alt8571_54534598250026836.dir/0007_hex5_ic_gen//aula_20201105_qsys_hex5_ic_component_configuration.pl  --do_build_sim=0  ]
Info: hex5_ic: Done RTL generation for module 'aula_20201105_qsys_hex5_ic'
Info: hex5_ic: "aula_20201105_qsys" instantiated altera_avalon_pio "hex5_ic"
Info: nios2_qsys_ic_instruction_master_translator: "aula_20201105_qsys" instantiated altera_merlin_master_translator "nios2_qsys_ic_instruction_master_translator"
Info: nios2_qsys_ic_jtag_debug_module_translator: "aula_20201105_qsys" instantiated altera_merlin_slave_translator "nios2_qsys_ic_jtag_debug_module_translator"
Info: nios2_qsys_ic_instruction_master_translator_avalon_universal_master_0_agent: "aula_20201105_qsys" instantiated altera_merlin_master_agent "nios2_qsys_ic_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_ic_jtag_debug_module_translator_avalon_universal_slave_0_agent: "aula_20201105_qsys" instantiated altera_merlin_slave_agent "nios2_qsys_ic_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_ic_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "aula_20201105_qsys" instantiated altera_avalon_sc_fifo "nios2_qsys_ic_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "aula_20201105_qsys" instantiated altera_merlin_router "addr_router"
Info: id_router: "aula_20201105_qsys" instantiated altera_merlin_router "id_router"
Info: rst_controller: "aula_20201105_qsys" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "aula_20201105_qsys" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "aula_20201105_qsys" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "aula_20201105_qsys" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "aula_20201105_qsys" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/ianin/Downloads/CEFET/Dispositivos_Reprogramaveis/aula_20201105/aula_20201105_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "aula_20201105_qsys" instantiated altera_irq_mapper "irq_mapper"
Info: aula_20201105_qsys: Done aula_20201105_qsys" with 21 modules, 121 files, 2526656 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
