// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
// Date        : Thu Aug  2 09:47:00 2018
// Host        : apple running 64-bit Ubuntu 16.04.4 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ pwm_mixer_0_1_sim_netlist.v
// Design      : pwm_mixer_0_1
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_M_V_ADDR_WIDTH = "32" *) (* C_M_AXI_M_V_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_M_V_AWUSER_WIDTH = "1" *) (* C_M_AXI_M_V_BUSER_WIDTH = "1" *) (* C_M_AXI_M_V_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_M_V_DATA_WIDTH = "32" *) (* C_M_AXI_M_V_ID_WIDTH = "1" *) (* C_M_AXI_M_V_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_M_V_RUSER_WIDTH = "1" *) (* C_M_AXI_M_V_TARGET_ADDR = "0" *) (* C_M_AXI_M_V_USER_VALUE = "0" *) 
(* C_M_AXI_M_V_WSTRB_WIDTH = "4" *) (* C_M_AXI_M_V_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_pp0_stage0 = "6'b000001" *) 
(* ap_ST_fsm_pp0_stage1 = "6'b000010" *) (* ap_ST_fsm_pp0_stage2 = "6'b000100" *) (* ap_ST_fsm_pp0_stage3 = "6'b001000" *) 
(* ap_ST_fsm_pp0_stage4 = "6'b010000" *) (* ap_ST_fsm_pp0_stage5 = "6'b100000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer
   (ap_clk,
    ap_rst_n,
    m_axi_m_V_AWVALID,
    m_axi_m_V_AWREADY,
    m_axi_m_V_AWADDR,
    m_axi_m_V_AWID,
    m_axi_m_V_AWLEN,
    m_axi_m_V_AWSIZE,
    m_axi_m_V_AWBURST,
    m_axi_m_V_AWLOCK,
    m_axi_m_V_AWCACHE,
    m_axi_m_V_AWPROT,
    m_axi_m_V_AWQOS,
    m_axi_m_V_AWREGION,
    m_axi_m_V_AWUSER,
    m_axi_m_V_WVALID,
    m_axi_m_V_WREADY,
    m_axi_m_V_WDATA,
    m_axi_m_V_WSTRB,
    m_axi_m_V_WLAST,
    m_axi_m_V_WID,
    m_axi_m_V_WUSER,
    m_axi_m_V_ARVALID,
    m_axi_m_V_ARREADY,
    m_axi_m_V_ARADDR,
    m_axi_m_V_ARID,
    m_axi_m_V_ARLEN,
    m_axi_m_V_ARSIZE,
    m_axi_m_V_ARBURST,
    m_axi_m_V_ARLOCK,
    m_axi_m_V_ARCACHE,
    m_axi_m_V_ARPROT,
    m_axi_m_V_ARQOS,
    m_axi_m_V_ARREGION,
    m_axi_m_V_ARUSER,
    m_axi_m_V_RVALID,
    m_axi_m_V_RREADY,
    m_axi_m_V_RDATA,
    m_axi_m_V_RLAST,
    m_axi_m_V_RID,
    m_axi_m_V_RUSER,
    m_axi_m_V_RRESP,
    m_axi_m_V_BVALID,
    m_axi_m_V_BREADY,
    m_axi_m_V_BRESP,
    m_axi_m_V_BID,
    m_axi_m_V_BUSER,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output m_axi_m_V_AWVALID;
  input m_axi_m_V_AWREADY;
  output [31:0]m_axi_m_V_AWADDR;
  output [0:0]m_axi_m_V_AWID;
  output [7:0]m_axi_m_V_AWLEN;
  output [2:0]m_axi_m_V_AWSIZE;
  output [1:0]m_axi_m_V_AWBURST;
  output [1:0]m_axi_m_V_AWLOCK;
  output [3:0]m_axi_m_V_AWCACHE;
  output [2:0]m_axi_m_V_AWPROT;
  output [3:0]m_axi_m_V_AWQOS;
  output [3:0]m_axi_m_V_AWREGION;
  output [0:0]m_axi_m_V_AWUSER;
  output m_axi_m_V_WVALID;
  input m_axi_m_V_WREADY;
  output [31:0]m_axi_m_V_WDATA;
  output [3:0]m_axi_m_V_WSTRB;
  output m_axi_m_V_WLAST;
  output [0:0]m_axi_m_V_WID;
  output [0:0]m_axi_m_V_WUSER;
  output m_axi_m_V_ARVALID;
  input m_axi_m_V_ARREADY;
  output [31:0]m_axi_m_V_ARADDR;
  output [0:0]m_axi_m_V_ARID;
  output [7:0]m_axi_m_V_ARLEN;
  output [2:0]m_axi_m_V_ARSIZE;
  output [1:0]m_axi_m_V_ARBURST;
  output [1:0]m_axi_m_V_ARLOCK;
  output [3:0]m_axi_m_V_ARCACHE;
  output [2:0]m_axi_m_V_ARPROT;
  output [3:0]m_axi_m_V_ARQOS;
  output [3:0]m_axi_m_V_ARREGION;
  output [0:0]m_axi_m_V_ARUSER;
  input m_axi_m_V_RVALID;
  output m_axi_m_V_RREADY;
  input [31:0]m_axi_m_V_RDATA;
  input m_axi_m_V_RLAST;
  input [0:0]m_axi_m_V_RID;
  input [0:0]m_axi_m_V_RUSER;
  input [1:0]m_axi_m_V_RRESP;
  input m_axi_m_V_BVALID;
  output m_axi_m_V_BREADY;
  input [1:0]m_axi_m_V_BRESP;
  input [0:0]m_axi_m_V_BID;
  input [0:0]m_axi_m_V_BUSER;
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  input [4:0]s_axi_AXILiteS_ARADDR;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  output [1:0]s_axi_AXILiteS_BRESP;
  output interrupt;

  wire \<const0> ;
  wire \<const1> ;
  wire [13:0]OP1_V_1_cast_reg_1210;
  wire OP1_V_1_cast_reg_12100;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage5;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [5:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_01001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_ready;
  wire ap_reg_ioackin_m_V_AWREADY1;
  wire ap_reg_ioackin_m_V_AWREADY_reg_n_0;
  wire ap_reg_ioackin_m_V_WREADY_i_4_n_0;
  wire ap_reg_ioackin_m_V_WREADY_reg_n_0;
  wire ap_reg_pp0_iter1_tmp_51_reg_1248;
  wire ap_reg_pp0_iter1_tmp_63_reg_1282;
  wire [13:0]ap_reg_pp0_iter1_tmp_7_reg_1237;
  wire ap_reg_pp0_iter2_tmp_13_reg_1300;
  wire ap_reg_pp0_iter2_tmp_51_reg_1248;
  wire ap_reg_pp0_iter2_tmp_55_reg_1336;
  wire ap_reg_pp0_iter2_tmp_59_reg_1347;
  wire ap_reg_pp0_iter2_tmp_63_reg_1282;
  wire ap_reg_pp0_iter2_tmp_67_reg_1358;
  wire [13:0]ap_reg_pp0_iter2_tmp_7_reg_1237;
  wire ap_reg_pp0_iter3_tmp_13_reg_1300;
  wire ap_reg_pp0_iter3_tmp_55_reg_1336;
  wire ap_reg_pp0_iter3_tmp_59_reg_1347;
  wire ap_reg_pp0_iter3_tmp_67_reg_1358;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [86:0]buff9;
  wire ce1;
  wire ce3;
  wire ce4;
  wire ce5;
  wire [15:2]data4;
  wire grp_fu_1184_ce;
  wire [27:0]grp_fu_1184_p2;
  wire grp_fu_1190_ce;
  wire [27:0]grp_fu_1190_p2;
  wire grp_fu_308_ce;
  wire [86:60]grp_fu_503_p2;
  wire grp_fu_528_ce;
  wire [87:60]grp_fu_528_p2;
  wire grp_fu_533_ce;
  wire [87:60]grp_fu_533_p2;
  wire grp_fu_613_ce;
  wire [87:60]grp_fu_613_p2;
  wire [87:60]grp_fu_691_p2;
  wire [87:60]grp_fu_827_p2;
  wire interrupt;
  wire [31:2]\^m_axi_m_V_AWADDR ;
  wire [3:0]\^m_axi_m_V_AWLEN ;
  wire m_axi_m_V_AWREADY;
  wire m_axi_m_V_AWVALID;
  wire m_axi_m_V_BREADY;
  wire m_axi_m_V_BVALID;
  wire m_axi_m_V_RREADY;
  wire m_axi_m_V_RVALID;
  wire [31:0]m_axi_m_V_WDATA;
  wire m_axi_m_V_WLAST;
  wire m_axi_m_V_WREADY;
  wire [3:0]m_axi_m_V_WSTRB;
  wire m_axi_m_V_WVALID;
  wire mixer_AXILiteS_s_axi_U_n_0;
  wire mixer_AXILiteS_s_axi_U_n_1;
  wire mixer_AXILiteS_s_axi_U_n_10;
  wire mixer_AXILiteS_s_axi_U_n_11;
  wire mixer_AXILiteS_s_axi_U_n_12;
  wire mixer_AXILiteS_s_axi_U_n_13;
  wire mixer_AXILiteS_s_axi_U_n_14;
  wire mixer_AXILiteS_s_axi_U_n_15;
  wire mixer_AXILiteS_s_axi_U_n_16;
  wire mixer_AXILiteS_s_axi_U_n_17;
  wire mixer_AXILiteS_s_axi_U_n_18;
  wire mixer_AXILiteS_s_axi_U_n_19;
  wire mixer_AXILiteS_s_axi_U_n_2;
  wire mixer_AXILiteS_s_axi_U_n_20;
  wire mixer_AXILiteS_s_axi_U_n_21;
  wire mixer_AXILiteS_s_axi_U_n_22;
  wire mixer_AXILiteS_s_axi_U_n_23;
  wire mixer_AXILiteS_s_axi_U_n_24;
  wire mixer_AXILiteS_s_axi_U_n_25;
  wire mixer_AXILiteS_s_axi_U_n_26;
  wire mixer_AXILiteS_s_axi_U_n_27;
  wire mixer_AXILiteS_s_axi_U_n_28;
  wire mixer_AXILiteS_s_axi_U_n_29;
  wire mixer_AXILiteS_s_axi_U_n_3;
  wire mixer_AXILiteS_s_axi_U_n_30;
  wire mixer_AXILiteS_s_axi_U_n_31;
  wire mixer_AXILiteS_s_axi_U_n_32;
  wire mixer_AXILiteS_s_axi_U_n_33;
  wire mixer_AXILiteS_s_axi_U_n_34;
  wire mixer_AXILiteS_s_axi_U_n_35;
  wire mixer_AXILiteS_s_axi_U_n_36;
  wire mixer_AXILiteS_s_axi_U_n_37;
  wire mixer_AXILiteS_s_axi_U_n_38;
  wire mixer_AXILiteS_s_axi_U_n_39;
  wire mixer_AXILiteS_s_axi_U_n_4;
  wire mixer_AXILiteS_s_axi_U_n_40;
  wire mixer_AXILiteS_s_axi_U_n_41;
  wire mixer_AXILiteS_s_axi_U_n_42;
  wire mixer_AXILiteS_s_axi_U_n_43;
  wire mixer_AXILiteS_s_axi_U_n_44;
  wire mixer_AXILiteS_s_axi_U_n_45;
  wire mixer_AXILiteS_s_axi_U_n_46;
  wire mixer_AXILiteS_s_axi_U_n_47;
  wire mixer_AXILiteS_s_axi_U_n_48;
  wire mixer_AXILiteS_s_axi_U_n_49;
  wire mixer_AXILiteS_s_axi_U_n_5;
  wire mixer_AXILiteS_s_axi_U_n_50;
  wire mixer_AXILiteS_s_axi_U_n_51;
  wire mixer_AXILiteS_s_axi_U_n_52;
  wire mixer_AXILiteS_s_axi_U_n_53;
  wire mixer_AXILiteS_s_axi_U_n_54;
  wire mixer_AXILiteS_s_axi_U_n_55;
  wire mixer_AXILiteS_s_axi_U_n_56;
  wire mixer_AXILiteS_s_axi_U_n_57;
  wire mixer_AXILiteS_s_axi_U_n_58;
  wire mixer_AXILiteS_s_axi_U_n_59;
  wire mixer_AXILiteS_s_axi_U_n_6;
  wire mixer_AXILiteS_s_axi_U_n_60;
  wire mixer_AXILiteS_s_axi_U_n_61;
  wire mixer_AXILiteS_s_axi_U_n_66;
  wire mixer_AXILiteS_s_axi_U_n_7;
  wire mixer_AXILiteS_s_axi_U_n_8;
  wire mixer_AXILiteS_s_axi_U_n_9;
  wire mixer_m_V_m_axi_U_n_0;
  wire mixer_m_V_m_axi_U_n_10;
  wire mixer_m_V_m_axi_U_n_11;
  wire mixer_m_V_m_axi_U_n_20;
  wire mixer_m_V_m_axi_U_n_21;
  wire mixer_m_V_m_axi_U_n_25;
  wire mixer_m_V_m_axi_U_n_26;
  wire mixer_m_V_m_axi_U_n_28;
  wire mixer_m_V_m_axi_U_n_32;
  wire mixer_m_V_m_axi_U_n_33;
  wire mixer_m_V_m_axi_U_n_39;
  wire mixer_m_V_m_axi_U_n_40;
  wire mixer_m_V_m_axi_U_n_47;
  wire mixer_m_V_m_axi_U_n_48;
  wire mixer_m_V_m_axi_U_n_89;
  wire mixer_m_V_m_axi_U_n_9;
  wire mixer_mul_47ns_42cud_U2_n_0;
  wire mixer_mul_47ns_42cud_U2_n_1;
  wire mixer_mul_47ns_42cud_U2_n_10;
  wire mixer_mul_47ns_42cud_U2_n_11;
  wire mixer_mul_47ns_42cud_U2_n_12;
  wire mixer_mul_47ns_42cud_U2_n_13;
  wire mixer_mul_47ns_42cud_U2_n_14;
  wire mixer_mul_47ns_42cud_U2_n_15;
  wire mixer_mul_47ns_42cud_U2_n_16;
  wire mixer_mul_47ns_42cud_U2_n_17;
  wire mixer_mul_47ns_42cud_U2_n_18;
  wire mixer_mul_47ns_42cud_U2_n_19;
  wire mixer_mul_47ns_42cud_U2_n_2;
  wire mixer_mul_47ns_42cud_U2_n_20;
  wire mixer_mul_47ns_42cud_U2_n_21;
  wire mixer_mul_47ns_42cud_U2_n_22;
  wire mixer_mul_47ns_42cud_U2_n_23;
  wire mixer_mul_47ns_42cud_U2_n_24;
  wire mixer_mul_47ns_42cud_U2_n_25;
  wire mixer_mul_47ns_42cud_U2_n_26;
  wire mixer_mul_47ns_42cud_U2_n_27;
  wire mixer_mul_47ns_42cud_U2_n_28;
  wire mixer_mul_47ns_42cud_U2_n_29;
  wire mixer_mul_47ns_42cud_U2_n_3;
  wire mixer_mul_47ns_42cud_U2_n_30;
  wire mixer_mul_47ns_42cud_U2_n_31;
  wire mixer_mul_47ns_42cud_U2_n_32;
  wire mixer_mul_47ns_42cud_U2_n_33;
  wire mixer_mul_47ns_42cud_U2_n_34;
  wire mixer_mul_47ns_42cud_U2_n_35;
  wire mixer_mul_47ns_42cud_U2_n_36;
  wire mixer_mul_47ns_42cud_U2_n_37;
  wire mixer_mul_47ns_42cud_U2_n_38;
  wire mixer_mul_47ns_42cud_U2_n_39;
  wire mixer_mul_47ns_42cud_U2_n_4;
  wire mixer_mul_47ns_42cud_U2_n_40;
  wire mixer_mul_47ns_42cud_U2_n_41;
  wire mixer_mul_47ns_42cud_U2_n_42;
  wire mixer_mul_47ns_42cud_U2_n_43;
  wire mixer_mul_47ns_42cud_U2_n_44;
  wire mixer_mul_47ns_42cud_U2_n_45;
  wire mixer_mul_47ns_42cud_U2_n_46;
  wire mixer_mul_47ns_42cud_U2_n_47;
  wire mixer_mul_47ns_42cud_U2_n_48;
  wire mixer_mul_47ns_42cud_U2_n_49;
  wire mixer_mul_47ns_42cud_U2_n_5;
  wire mixer_mul_47ns_42cud_U2_n_50;
  wire mixer_mul_47ns_42cud_U2_n_51;
  wire mixer_mul_47ns_42cud_U2_n_52;
  wire mixer_mul_47ns_42cud_U2_n_53;
  wire mixer_mul_47ns_42cud_U2_n_54;
  wire mixer_mul_47ns_42cud_U2_n_55;
  wire mixer_mul_47ns_42cud_U2_n_56;
  wire mixer_mul_47ns_42cud_U2_n_57;
  wire mixer_mul_47ns_42cud_U2_n_58;
  wire mixer_mul_47ns_42cud_U2_n_59;
  wire mixer_mul_47ns_42cud_U2_n_6;
  wire mixer_mul_47ns_42cud_U2_n_60;
  wire mixer_mul_47ns_42cud_U2_n_61;
  wire mixer_mul_47ns_42cud_U2_n_62;
  wire mixer_mul_47ns_42cud_U2_n_63;
  wire mixer_mul_47ns_42cud_U2_n_64;
  wire mixer_mul_47ns_42cud_U2_n_65;
  wire mixer_mul_47ns_42cud_U2_n_66;
  wire mixer_mul_47ns_42cud_U2_n_67;
  wire mixer_mul_47ns_42cud_U2_n_68;
  wire mixer_mul_47ns_42cud_U2_n_69;
  wire mixer_mul_47ns_42cud_U2_n_7;
  wire mixer_mul_47ns_42cud_U2_n_70;
  wire mixer_mul_47ns_42cud_U2_n_71;
  wire mixer_mul_47ns_42cud_U2_n_72;
  wire mixer_mul_47ns_42cud_U2_n_73;
  wire mixer_mul_47ns_42cud_U2_n_74;
  wire mixer_mul_47ns_42cud_U2_n_75;
  wire mixer_mul_47ns_42cud_U2_n_76;
  wire mixer_mul_47ns_42cud_U2_n_77;
  wire mixer_mul_47ns_42cud_U2_n_78;
  wire mixer_mul_47ns_42cud_U2_n_79;
  wire mixer_mul_47ns_42cud_U2_n_8;
  wire mixer_mul_47ns_42cud_U2_n_80;
  wire mixer_mul_47ns_42cud_U2_n_81;
  wire mixer_mul_47ns_42cud_U2_n_82;
  wire mixer_mul_47ns_42cud_U2_n_83;
  wire mixer_mul_47ns_42cud_U2_n_84;
  wire mixer_mul_47ns_42cud_U2_n_85;
  wire mixer_mul_47ns_42cud_U2_n_86;
  wire mixer_mul_47ns_42cud_U2_n_87;
  wire mixer_mul_47ns_42cud_U2_n_9;
  wire mixer_mul_47ns_42cud_U3_n_0;
  wire mixer_mul_47ns_42cud_U3_n_1;
  wire mixer_mul_47ns_42cud_U3_n_10;
  wire mixer_mul_47ns_42cud_U3_n_11;
  wire mixer_mul_47ns_42cud_U3_n_12;
  wire mixer_mul_47ns_42cud_U3_n_13;
  wire mixer_mul_47ns_42cud_U3_n_14;
  wire mixer_mul_47ns_42cud_U3_n_15;
  wire mixer_mul_47ns_42cud_U3_n_16;
  wire mixer_mul_47ns_42cud_U3_n_17;
  wire mixer_mul_47ns_42cud_U3_n_18;
  wire mixer_mul_47ns_42cud_U3_n_19;
  wire mixer_mul_47ns_42cud_U3_n_2;
  wire mixer_mul_47ns_42cud_U3_n_20;
  wire mixer_mul_47ns_42cud_U3_n_21;
  wire mixer_mul_47ns_42cud_U3_n_22;
  wire mixer_mul_47ns_42cud_U3_n_23;
  wire mixer_mul_47ns_42cud_U3_n_24;
  wire mixer_mul_47ns_42cud_U3_n_25;
  wire mixer_mul_47ns_42cud_U3_n_26;
  wire mixer_mul_47ns_42cud_U3_n_27;
  wire mixer_mul_47ns_42cud_U3_n_28;
  wire mixer_mul_47ns_42cud_U3_n_29;
  wire mixer_mul_47ns_42cud_U3_n_3;
  wire mixer_mul_47ns_42cud_U3_n_30;
  wire mixer_mul_47ns_42cud_U3_n_31;
  wire mixer_mul_47ns_42cud_U3_n_32;
  wire mixer_mul_47ns_42cud_U3_n_33;
  wire mixer_mul_47ns_42cud_U3_n_34;
  wire mixer_mul_47ns_42cud_U3_n_35;
  wire mixer_mul_47ns_42cud_U3_n_36;
  wire mixer_mul_47ns_42cud_U3_n_37;
  wire mixer_mul_47ns_42cud_U3_n_38;
  wire mixer_mul_47ns_42cud_U3_n_39;
  wire mixer_mul_47ns_42cud_U3_n_4;
  wire mixer_mul_47ns_42cud_U3_n_40;
  wire mixer_mul_47ns_42cud_U3_n_41;
  wire mixer_mul_47ns_42cud_U3_n_42;
  wire mixer_mul_47ns_42cud_U3_n_43;
  wire mixer_mul_47ns_42cud_U3_n_44;
  wire mixer_mul_47ns_42cud_U3_n_45;
  wire mixer_mul_47ns_42cud_U3_n_46;
  wire mixer_mul_47ns_42cud_U3_n_47;
  wire mixer_mul_47ns_42cud_U3_n_48;
  wire mixer_mul_47ns_42cud_U3_n_49;
  wire mixer_mul_47ns_42cud_U3_n_5;
  wire mixer_mul_47ns_42cud_U3_n_50;
  wire mixer_mul_47ns_42cud_U3_n_51;
  wire mixer_mul_47ns_42cud_U3_n_52;
  wire mixer_mul_47ns_42cud_U3_n_53;
  wire mixer_mul_47ns_42cud_U3_n_54;
  wire mixer_mul_47ns_42cud_U3_n_55;
  wire mixer_mul_47ns_42cud_U3_n_56;
  wire mixer_mul_47ns_42cud_U3_n_57;
  wire mixer_mul_47ns_42cud_U3_n_58;
  wire mixer_mul_47ns_42cud_U3_n_59;
  wire mixer_mul_47ns_42cud_U3_n_6;
  wire mixer_mul_47ns_42cud_U3_n_60;
  wire mixer_mul_47ns_42cud_U3_n_61;
  wire mixer_mul_47ns_42cud_U3_n_62;
  wire mixer_mul_47ns_42cud_U3_n_63;
  wire mixer_mul_47ns_42cud_U3_n_64;
  wire mixer_mul_47ns_42cud_U3_n_65;
  wire mixer_mul_47ns_42cud_U3_n_66;
  wire mixer_mul_47ns_42cud_U3_n_67;
  wire mixer_mul_47ns_42cud_U3_n_68;
  wire mixer_mul_47ns_42cud_U3_n_69;
  wire mixer_mul_47ns_42cud_U3_n_7;
  wire mixer_mul_47ns_42cud_U3_n_70;
  wire mixer_mul_47ns_42cud_U3_n_71;
  wire mixer_mul_47ns_42cud_U3_n_72;
  wire mixer_mul_47ns_42cud_U3_n_73;
  wire mixer_mul_47ns_42cud_U3_n_74;
  wire mixer_mul_47ns_42cud_U3_n_75;
  wire mixer_mul_47ns_42cud_U3_n_76;
  wire mixer_mul_47ns_42cud_U3_n_77;
  wire mixer_mul_47ns_42cud_U3_n_78;
  wire mixer_mul_47ns_42cud_U3_n_79;
  wire mixer_mul_47ns_42cud_U3_n_8;
  wire mixer_mul_47ns_42cud_U3_n_80;
  wire mixer_mul_47ns_42cud_U3_n_81;
  wire mixer_mul_47ns_42cud_U3_n_82;
  wire mixer_mul_47ns_42cud_U3_n_83;
  wire mixer_mul_47ns_42cud_U3_n_84;
  wire mixer_mul_47ns_42cud_U3_n_85;
  wire mixer_mul_47ns_42cud_U3_n_86;
  wire mixer_mul_47ns_42cud_U3_n_87;
  wire mixer_mul_47ns_42cud_U3_n_9;
  wire mixer_mul_47ns_42cud_U4_n_0;
  wire mixer_mul_47ns_42cud_U4_n_1;
  wire mixer_mul_47ns_42cud_U4_n_10;
  wire mixer_mul_47ns_42cud_U4_n_11;
  wire mixer_mul_47ns_42cud_U4_n_12;
  wire mixer_mul_47ns_42cud_U4_n_13;
  wire mixer_mul_47ns_42cud_U4_n_14;
  wire mixer_mul_47ns_42cud_U4_n_15;
  wire mixer_mul_47ns_42cud_U4_n_16;
  wire mixer_mul_47ns_42cud_U4_n_17;
  wire mixer_mul_47ns_42cud_U4_n_18;
  wire mixer_mul_47ns_42cud_U4_n_19;
  wire mixer_mul_47ns_42cud_U4_n_2;
  wire mixer_mul_47ns_42cud_U4_n_20;
  wire mixer_mul_47ns_42cud_U4_n_21;
  wire mixer_mul_47ns_42cud_U4_n_22;
  wire mixer_mul_47ns_42cud_U4_n_23;
  wire mixer_mul_47ns_42cud_U4_n_24;
  wire mixer_mul_47ns_42cud_U4_n_25;
  wire mixer_mul_47ns_42cud_U4_n_26;
  wire mixer_mul_47ns_42cud_U4_n_27;
  wire mixer_mul_47ns_42cud_U4_n_28;
  wire mixer_mul_47ns_42cud_U4_n_29;
  wire mixer_mul_47ns_42cud_U4_n_3;
  wire mixer_mul_47ns_42cud_U4_n_30;
  wire mixer_mul_47ns_42cud_U4_n_31;
  wire mixer_mul_47ns_42cud_U4_n_32;
  wire mixer_mul_47ns_42cud_U4_n_33;
  wire mixer_mul_47ns_42cud_U4_n_34;
  wire mixer_mul_47ns_42cud_U4_n_35;
  wire mixer_mul_47ns_42cud_U4_n_36;
  wire mixer_mul_47ns_42cud_U4_n_37;
  wire mixer_mul_47ns_42cud_U4_n_38;
  wire mixer_mul_47ns_42cud_U4_n_39;
  wire mixer_mul_47ns_42cud_U4_n_4;
  wire mixer_mul_47ns_42cud_U4_n_40;
  wire mixer_mul_47ns_42cud_U4_n_41;
  wire mixer_mul_47ns_42cud_U4_n_42;
  wire mixer_mul_47ns_42cud_U4_n_43;
  wire mixer_mul_47ns_42cud_U4_n_44;
  wire mixer_mul_47ns_42cud_U4_n_45;
  wire mixer_mul_47ns_42cud_U4_n_46;
  wire mixer_mul_47ns_42cud_U4_n_47;
  wire mixer_mul_47ns_42cud_U4_n_48;
  wire mixer_mul_47ns_42cud_U4_n_49;
  wire mixer_mul_47ns_42cud_U4_n_5;
  wire mixer_mul_47ns_42cud_U4_n_50;
  wire mixer_mul_47ns_42cud_U4_n_51;
  wire mixer_mul_47ns_42cud_U4_n_52;
  wire mixer_mul_47ns_42cud_U4_n_53;
  wire mixer_mul_47ns_42cud_U4_n_54;
  wire mixer_mul_47ns_42cud_U4_n_55;
  wire mixer_mul_47ns_42cud_U4_n_56;
  wire mixer_mul_47ns_42cud_U4_n_57;
  wire mixer_mul_47ns_42cud_U4_n_58;
  wire mixer_mul_47ns_42cud_U4_n_59;
  wire mixer_mul_47ns_42cud_U4_n_6;
  wire mixer_mul_47ns_42cud_U4_n_60;
  wire mixer_mul_47ns_42cud_U4_n_61;
  wire mixer_mul_47ns_42cud_U4_n_62;
  wire mixer_mul_47ns_42cud_U4_n_63;
  wire mixer_mul_47ns_42cud_U4_n_64;
  wire mixer_mul_47ns_42cud_U4_n_65;
  wire mixer_mul_47ns_42cud_U4_n_66;
  wire mixer_mul_47ns_42cud_U4_n_67;
  wire mixer_mul_47ns_42cud_U4_n_68;
  wire mixer_mul_47ns_42cud_U4_n_69;
  wire mixer_mul_47ns_42cud_U4_n_7;
  wire mixer_mul_47ns_42cud_U4_n_70;
  wire mixer_mul_47ns_42cud_U4_n_71;
  wire mixer_mul_47ns_42cud_U4_n_72;
  wire mixer_mul_47ns_42cud_U4_n_73;
  wire mixer_mul_47ns_42cud_U4_n_74;
  wire mixer_mul_47ns_42cud_U4_n_75;
  wire mixer_mul_47ns_42cud_U4_n_76;
  wire mixer_mul_47ns_42cud_U4_n_77;
  wire mixer_mul_47ns_42cud_U4_n_78;
  wire mixer_mul_47ns_42cud_U4_n_79;
  wire mixer_mul_47ns_42cud_U4_n_8;
  wire mixer_mul_47ns_42cud_U4_n_80;
  wire mixer_mul_47ns_42cud_U4_n_81;
  wire mixer_mul_47ns_42cud_U4_n_82;
  wire mixer_mul_47ns_42cud_U4_n_83;
  wire mixer_mul_47ns_42cud_U4_n_84;
  wire mixer_mul_47ns_42cud_U4_n_85;
  wire mixer_mul_47ns_42cud_U4_n_86;
  wire mixer_mul_47ns_42cud_U4_n_87;
  wire mixer_mul_47ns_42cud_U4_n_9;
  wire mixer_mul_47ns_42cud_U5_n_0;
  wire mixer_mul_47ns_42cud_U5_n_1;
  wire mixer_mul_47ns_42cud_U5_n_10;
  wire mixer_mul_47ns_42cud_U5_n_11;
  wire mixer_mul_47ns_42cud_U5_n_12;
  wire mixer_mul_47ns_42cud_U5_n_13;
  wire mixer_mul_47ns_42cud_U5_n_14;
  wire mixer_mul_47ns_42cud_U5_n_15;
  wire mixer_mul_47ns_42cud_U5_n_16;
  wire mixer_mul_47ns_42cud_U5_n_17;
  wire mixer_mul_47ns_42cud_U5_n_18;
  wire mixer_mul_47ns_42cud_U5_n_19;
  wire mixer_mul_47ns_42cud_U5_n_2;
  wire mixer_mul_47ns_42cud_U5_n_20;
  wire mixer_mul_47ns_42cud_U5_n_21;
  wire mixer_mul_47ns_42cud_U5_n_22;
  wire mixer_mul_47ns_42cud_U5_n_23;
  wire mixer_mul_47ns_42cud_U5_n_24;
  wire mixer_mul_47ns_42cud_U5_n_25;
  wire mixer_mul_47ns_42cud_U5_n_26;
  wire mixer_mul_47ns_42cud_U5_n_27;
  wire mixer_mul_47ns_42cud_U5_n_28;
  wire mixer_mul_47ns_42cud_U5_n_29;
  wire mixer_mul_47ns_42cud_U5_n_3;
  wire mixer_mul_47ns_42cud_U5_n_30;
  wire mixer_mul_47ns_42cud_U5_n_31;
  wire mixer_mul_47ns_42cud_U5_n_32;
  wire mixer_mul_47ns_42cud_U5_n_33;
  wire mixer_mul_47ns_42cud_U5_n_34;
  wire mixer_mul_47ns_42cud_U5_n_35;
  wire mixer_mul_47ns_42cud_U5_n_36;
  wire mixer_mul_47ns_42cud_U5_n_37;
  wire mixer_mul_47ns_42cud_U5_n_38;
  wire mixer_mul_47ns_42cud_U5_n_39;
  wire mixer_mul_47ns_42cud_U5_n_4;
  wire mixer_mul_47ns_42cud_U5_n_40;
  wire mixer_mul_47ns_42cud_U5_n_41;
  wire mixer_mul_47ns_42cud_U5_n_42;
  wire mixer_mul_47ns_42cud_U5_n_43;
  wire mixer_mul_47ns_42cud_U5_n_44;
  wire mixer_mul_47ns_42cud_U5_n_45;
  wire mixer_mul_47ns_42cud_U5_n_46;
  wire mixer_mul_47ns_42cud_U5_n_47;
  wire mixer_mul_47ns_42cud_U5_n_48;
  wire mixer_mul_47ns_42cud_U5_n_49;
  wire mixer_mul_47ns_42cud_U5_n_5;
  wire mixer_mul_47ns_42cud_U5_n_50;
  wire mixer_mul_47ns_42cud_U5_n_51;
  wire mixer_mul_47ns_42cud_U5_n_52;
  wire mixer_mul_47ns_42cud_U5_n_53;
  wire mixer_mul_47ns_42cud_U5_n_54;
  wire mixer_mul_47ns_42cud_U5_n_55;
  wire mixer_mul_47ns_42cud_U5_n_56;
  wire mixer_mul_47ns_42cud_U5_n_57;
  wire mixer_mul_47ns_42cud_U5_n_58;
  wire mixer_mul_47ns_42cud_U5_n_59;
  wire mixer_mul_47ns_42cud_U5_n_6;
  wire mixer_mul_47ns_42cud_U5_n_60;
  wire mixer_mul_47ns_42cud_U5_n_61;
  wire mixer_mul_47ns_42cud_U5_n_62;
  wire mixer_mul_47ns_42cud_U5_n_63;
  wire mixer_mul_47ns_42cud_U5_n_64;
  wire mixer_mul_47ns_42cud_U5_n_65;
  wire mixer_mul_47ns_42cud_U5_n_66;
  wire mixer_mul_47ns_42cud_U5_n_67;
  wire mixer_mul_47ns_42cud_U5_n_68;
  wire mixer_mul_47ns_42cud_U5_n_69;
  wire mixer_mul_47ns_42cud_U5_n_7;
  wire mixer_mul_47ns_42cud_U5_n_70;
  wire mixer_mul_47ns_42cud_U5_n_71;
  wire mixer_mul_47ns_42cud_U5_n_72;
  wire mixer_mul_47ns_42cud_U5_n_73;
  wire mixer_mul_47ns_42cud_U5_n_74;
  wire mixer_mul_47ns_42cud_U5_n_75;
  wire mixer_mul_47ns_42cud_U5_n_76;
  wire mixer_mul_47ns_42cud_U5_n_77;
  wire mixer_mul_47ns_42cud_U5_n_78;
  wire mixer_mul_47ns_42cud_U5_n_79;
  wire mixer_mul_47ns_42cud_U5_n_8;
  wire mixer_mul_47ns_42cud_U5_n_80;
  wire mixer_mul_47ns_42cud_U5_n_81;
  wire mixer_mul_47ns_42cud_U5_n_82;
  wire mixer_mul_47ns_42cud_U5_n_83;
  wire mixer_mul_47ns_42cud_U5_n_84;
  wire mixer_mul_47ns_42cud_U5_n_85;
  wire mixer_mul_47ns_42cud_U5_n_86;
  wire mixer_mul_47ns_42cud_U5_n_87;
  wire mixer_mul_47ns_42cud_U5_n_9;
  wire mixer_mul_47ns_42cud_U6_n_0;
  wire mixer_mul_47ns_42cud_U6_n_1;
  wire mixer_mul_47ns_42cud_U6_n_10;
  wire mixer_mul_47ns_42cud_U6_n_11;
  wire mixer_mul_47ns_42cud_U6_n_12;
  wire mixer_mul_47ns_42cud_U6_n_13;
  wire mixer_mul_47ns_42cud_U6_n_14;
  wire mixer_mul_47ns_42cud_U6_n_15;
  wire mixer_mul_47ns_42cud_U6_n_16;
  wire mixer_mul_47ns_42cud_U6_n_17;
  wire mixer_mul_47ns_42cud_U6_n_18;
  wire mixer_mul_47ns_42cud_U6_n_19;
  wire mixer_mul_47ns_42cud_U6_n_2;
  wire mixer_mul_47ns_42cud_U6_n_20;
  wire mixer_mul_47ns_42cud_U6_n_21;
  wire mixer_mul_47ns_42cud_U6_n_22;
  wire mixer_mul_47ns_42cud_U6_n_23;
  wire mixer_mul_47ns_42cud_U6_n_24;
  wire mixer_mul_47ns_42cud_U6_n_25;
  wire mixer_mul_47ns_42cud_U6_n_26;
  wire mixer_mul_47ns_42cud_U6_n_27;
  wire mixer_mul_47ns_42cud_U6_n_28;
  wire mixer_mul_47ns_42cud_U6_n_29;
  wire mixer_mul_47ns_42cud_U6_n_3;
  wire mixer_mul_47ns_42cud_U6_n_30;
  wire mixer_mul_47ns_42cud_U6_n_31;
  wire mixer_mul_47ns_42cud_U6_n_32;
  wire mixer_mul_47ns_42cud_U6_n_33;
  wire mixer_mul_47ns_42cud_U6_n_34;
  wire mixer_mul_47ns_42cud_U6_n_35;
  wire mixer_mul_47ns_42cud_U6_n_36;
  wire mixer_mul_47ns_42cud_U6_n_37;
  wire mixer_mul_47ns_42cud_U6_n_38;
  wire mixer_mul_47ns_42cud_U6_n_39;
  wire mixer_mul_47ns_42cud_U6_n_4;
  wire mixer_mul_47ns_42cud_U6_n_40;
  wire mixer_mul_47ns_42cud_U6_n_41;
  wire mixer_mul_47ns_42cud_U6_n_42;
  wire mixer_mul_47ns_42cud_U6_n_43;
  wire mixer_mul_47ns_42cud_U6_n_44;
  wire mixer_mul_47ns_42cud_U6_n_45;
  wire mixer_mul_47ns_42cud_U6_n_46;
  wire mixer_mul_47ns_42cud_U6_n_47;
  wire mixer_mul_47ns_42cud_U6_n_48;
  wire mixer_mul_47ns_42cud_U6_n_49;
  wire mixer_mul_47ns_42cud_U6_n_5;
  wire mixer_mul_47ns_42cud_U6_n_50;
  wire mixer_mul_47ns_42cud_U6_n_51;
  wire mixer_mul_47ns_42cud_U6_n_52;
  wire mixer_mul_47ns_42cud_U6_n_53;
  wire mixer_mul_47ns_42cud_U6_n_54;
  wire mixer_mul_47ns_42cud_U6_n_55;
  wire mixer_mul_47ns_42cud_U6_n_56;
  wire mixer_mul_47ns_42cud_U6_n_57;
  wire mixer_mul_47ns_42cud_U6_n_58;
  wire mixer_mul_47ns_42cud_U6_n_59;
  wire mixer_mul_47ns_42cud_U6_n_6;
  wire mixer_mul_47ns_42cud_U6_n_60;
  wire mixer_mul_47ns_42cud_U6_n_61;
  wire mixer_mul_47ns_42cud_U6_n_62;
  wire mixer_mul_47ns_42cud_U6_n_63;
  wire mixer_mul_47ns_42cud_U6_n_64;
  wire mixer_mul_47ns_42cud_U6_n_65;
  wire mixer_mul_47ns_42cud_U6_n_66;
  wire mixer_mul_47ns_42cud_U6_n_67;
  wire mixer_mul_47ns_42cud_U6_n_68;
  wire mixer_mul_47ns_42cud_U6_n_69;
  wire mixer_mul_47ns_42cud_U6_n_7;
  wire mixer_mul_47ns_42cud_U6_n_70;
  wire mixer_mul_47ns_42cud_U6_n_71;
  wire mixer_mul_47ns_42cud_U6_n_72;
  wire mixer_mul_47ns_42cud_U6_n_73;
  wire mixer_mul_47ns_42cud_U6_n_74;
  wire mixer_mul_47ns_42cud_U6_n_75;
  wire mixer_mul_47ns_42cud_U6_n_76;
  wire mixer_mul_47ns_42cud_U6_n_77;
  wire mixer_mul_47ns_42cud_U6_n_78;
  wire mixer_mul_47ns_42cud_U6_n_79;
  wire mixer_mul_47ns_42cud_U6_n_8;
  wire mixer_mul_47ns_42cud_U6_n_80;
  wire mixer_mul_47ns_42cud_U6_n_81;
  wire mixer_mul_47ns_42cud_U6_n_82;
  wire mixer_mul_47ns_42cud_U6_n_83;
  wire mixer_mul_47ns_42cud_U6_n_84;
  wire mixer_mul_47ns_42cud_U6_n_85;
  wire mixer_mul_47ns_42cud_U6_n_86;
  wire mixer_mul_47ns_42cud_U6_n_87;
  wire mixer_mul_47ns_42cud_U6_n_9;
  wire [59:0]mul1_reg_1399;
  wire [59:0]mul2_reg_1379;
  wire [59:0]mul3_reg_1389;
  wire [59:0]mul4_reg_1424;
  wire [59:0]mul5_reg_1464;
  wire [59:0]mul_reg_1515;
  wire [87:60]neg_mul1_reg_1439;
  wire neg_mul1_reg_14390;
  wire [86:60]neg_mul2_reg_1409;
  wire neg_mul2_reg_14090;
  wire [87:60]neg_mul3_reg_1499;
  wire neg_mul3_reg_14990;
  wire [87:60]neg_mul4_reg_1434;
  wire neg_mul4_reg_14340;
  wire [87:60]neg_mul5_reg_1551;
  wire neg_mul5_reg_15510;
  wire [87:60]neg_mul_reg_1592;
  wire neg_mul_reg_15920;
  wire [28:13]neg_ti1_reg_1489;
  wire neg_ti1_reg_14890;
  wire \neg_ti1_reg_1489[15]_i_10_n_0 ;
  wire \neg_ti1_reg_1489[15]_i_11_n_0 ;
  wire \neg_ti1_reg_1489[15]_i_13_n_0 ;
  wire \neg_ti1_reg_1489[15]_i_14_n_0 ;
  wire \neg_ti1_reg_1489[15]_i_15_n_0 ;
  wire \neg_ti1_reg_1489[15]_i_16_n_0 ;
  wire \neg_ti1_reg_1489[15]_i_17_n_0 ;
  wire \neg_ti1_reg_1489[15]_i_18_n_0 ;
  wire \neg_ti1_reg_1489[15]_i_19_n_0 ;
  wire \neg_ti1_reg_1489[15]_i_3_n_0 ;
  wire \neg_ti1_reg_1489[15]_i_4_n_0 ;
  wire \neg_ti1_reg_1489[15]_i_5_n_0 ;
  wire \neg_ti1_reg_1489[15]_i_6_n_0 ;
  wire \neg_ti1_reg_1489[15]_i_8_n_0 ;
  wire \neg_ti1_reg_1489[15]_i_9_n_0 ;
  wire \neg_ti1_reg_1489[19]_i_2_n_0 ;
  wire \neg_ti1_reg_1489[19]_i_3_n_0 ;
  wire \neg_ti1_reg_1489[19]_i_4_n_0 ;
  wire \neg_ti1_reg_1489[19]_i_5_n_0 ;
  wire \neg_ti1_reg_1489[23]_i_2_n_0 ;
  wire \neg_ti1_reg_1489[23]_i_3_n_0 ;
  wire \neg_ti1_reg_1489[23]_i_4_n_0 ;
  wire \neg_ti1_reg_1489[23]_i_5_n_0 ;
  wire \neg_ti1_reg_1489[27]_i_2_n_0 ;
  wire \neg_ti1_reg_1489[27]_i_3_n_0 ;
  wire \neg_ti1_reg_1489[27]_i_4_n_0 ;
  wire \neg_ti1_reg_1489[27]_i_5_n_0 ;
  wire \neg_ti1_reg_1489[28]_i_3_n_0 ;
  wire \neg_ti1_reg_1489_reg[15]_i_12_n_0 ;
  wire \neg_ti1_reg_1489_reg[15]_i_12_n_1 ;
  wire \neg_ti1_reg_1489_reg[15]_i_12_n_2 ;
  wire \neg_ti1_reg_1489_reg[15]_i_12_n_3 ;
  wire \neg_ti1_reg_1489_reg[15]_i_1_n_0 ;
  wire \neg_ti1_reg_1489_reg[15]_i_1_n_1 ;
  wire \neg_ti1_reg_1489_reg[15]_i_1_n_2 ;
  wire \neg_ti1_reg_1489_reg[15]_i_1_n_3 ;
  wire \neg_ti1_reg_1489_reg[15]_i_1_n_4 ;
  wire \neg_ti1_reg_1489_reg[15]_i_1_n_5 ;
  wire \neg_ti1_reg_1489_reg[15]_i_1_n_6 ;
  wire \neg_ti1_reg_1489_reg[15]_i_2_n_0 ;
  wire \neg_ti1_reg_1489_reg[15]_i_2_n_1 ;
  wire \neg_ti1_reg_1489_reg[15]_i_2_n_2 ;
  wire \neg_ti1_reg_1489_reg[15]_i_2_n_3 ;
  wire \neg_ti1_reg_1489_reg[15]_i_7_n_0 ;
  wire \neg_ti1_reg_1489_reg[15]_i_7_n_1 ;
  wire \neg_ti1_reg_1489_reg[15]_i_7_n_2 ;
  wire \neg_ti1_reg_1489_reg[15]_i_7_n_3 ;
  wire \neg_ti1_reg_1489_reg[19]_i_1_n_0 ;
  wire \neg_ti1_reg_1489_reg[19]_i_1_n_1 ;
  wire \neg_ti1_reg_1489_reg[19]_i_1_n_2 ;
  wire \neg_ti1_reg_1489_reg[19]_i_1_n_3 ;
  wire \neg_ti1_reg_1489_reg[19]_i_1_n_4 ;
  wire \neg_ti1_reg_1489_reg[19]_i_1_n_5 ;
  wire \neg_ti1_reg_1489_reg[19]_i_1_n_6 ;
  wire \neg_ti1_reg_1489_reg[19]_i_1_n_7 ;
  wire \neg_ti1_reg_1489_reg[23]_i_1_n_0 ;
  wire \neg_ti1_reg_1489_reg[23]_i_1_n_1 ;
  wire \neg_ti1_reg_1489_reg[23]_i_1_n_2 ;
  wire \neg_ti1_reg_1489_reg[23]_i_1_n_3 ;
  wire \neg_ti1_reg_1489_reg[23]_i_1_n_4 ;
  wire \neg_ti1_reg_1489_reg[23]_i_1_n_5 ;
  wire \neg_ti1_reg_1489_reg[23]_i_1_n_6 ;
  wire \neg_ti1_reg_1489_reg[23]_i_1_n_7 ;
  wire \neg_ti1_reg_1489_reg[27]_i_1_n_0 ;
  wire \neg_ti1_reg_1489_reg[27]_i_1_n_1 ;
  wire \neg_ti1_reg_1489_reg[27]_i_1_n_2 ;
  wire \neg_ti1_reg_1489_reg[27]_i_1_n_3 ;
  wire \neg_ti1_reg_1489_reg[27]_i_1_n_4 ;
  wire \neg_ti1_reg_1489_reg[27]_i_1_n_5 ;
  wire \neg_ti1_reg_1489_reg[27]_i_1_n_6 ;
  wire \neg_ti1_reg_1489_reg[27]_i_1_n_7 ;
  wire \neg_ti1_reg_1489_reg[28]_i_2_n_7 ;
  wire [28:12]neg_ti2_reg_1419;
  wire neg_ti2_reg_14190;
  wire \neg_ti2_reg_1419[15]_i_10_n_0 ;
  wire \neg_ti2_reg_1419[15]_i_11_n_0 ;
  wire \neg_ti2_reg_1419[15]_i_13_n_0 ;
  wire \neg_ti2_reg_1419[15]_i_14_n_0 ;
  wire \neg_ti2_reg_1419[15]_i_15_n_0 ;
  wire \neg_ti2_reg_1419[15]_i_16_n_0 ;
  wire \neg_ti2_reg_1419[15]_i_17_n_0 ;
  wire \neg_ti2_reg_1419[15]_i_18_n_0 ;
  wire \neg_ti2_reg_1419[15]_i_19_n_0 ;
  wire \neg_ti2_reg_1419[15]_i_3_n_0 ;
  wire \neg_ti2_reg_1419[15]_i_4_n_0 ;
  wire \neg_ti2_reg_1419[15]_i_5_n_0 ;
  wire \neg_ti2_reg_1419[15]_i_6_n_0 ;
  wire \neg_ti2_reg_1419[15]_i_8_n_0 ;
  wire \neg_ti2_reg_1419[15]_i_9_n_0 ;
  wire \neg_ti2_reg_1419[19]_i_2_n_0 ;
  wire \neg_ti2_reg_1419[19]_i_3_n_0 ;
  wire \neg_ti2_reg_1419[19]_i_4_n_0 ;
  wire \neg_ti2_reg_1419[19]_i_5_n_0 ;
  wire \neg_ti2_reg_1419[23]_i_2_n_0 ;
  wire \neg_ti2_reg_1419[23]_i_3_n_0 ;
  wire \neg_ti2_reg_1419[23]_i_4_n_0 ;
  wire \neg_ti2_reg_1419[23]_i_5_n_0 ;
  wire \neg_ti2_reg_1419[27]_i_2_n_0 ;
  wire \neg_ti2_reg_1419[27]_i_3_n_0 ;
  wire \neg_ti2_reg_1419[27]_i_4_n_0 ;
  wire \neg_ti2_reg_1419[27]_i_5_n_0 ;
  wire \neg_ti2_reg_1419[28]_i_3_n_0 ;
  wire \neg_ti2_reg_1419_reg[15]_i_12_n_0 ;
  wire \neg_ti2_reg_1419_reg[15]_i_12_n_1 ;
  wire \neg_ti2_reg_1419_reg[15]_i_12_n_2 ;
  wire \neg_ti2_reg_1419_reg[15]_i_12_n_3 ;
  wire \neg_ti2_reg_1419_reg[15]_i_1_n_0 ;
  wire \neg_ti2_reg_1419_reg[15]_i_1_n_1 ;
  wire \neg_ti2_reg_1419_reg[15]_i_1_n_2 ;
  wire \neg_ti2_reg_1419_reg[15]_i_1_n_3 ;
  wire \neg_ti2_reg_1419_reg[15]_i_1_n_4 ;
  wire \neg_ti2_reg_1419_reg[15]_i_1_n_5 ;
  wire \neg_ti2_reg_1419_reg[15]_i_1_n_6 ;
  wire \neg_ti2_reg_1419_reg[15]_i_1_n_7 ;
  wire \neg_ti2_reg_1419_reg[15]_i_2_n_0 ;
  wire \neg_ti2_reg_1419_reg[15]_i_2_n_1 ;
  wire \neg_ti2_reg_1419_reg[15]_i_2_n_2 ;
  wire \neg_ti2_reg_1419_reg[15]_i_2_n_3 ;
  wire \neg_ti2_reg_1419_reg[15]_i_7_n_0 ;
  wire \neg_ti2_reg_1419_reg[15]_i_7_n_1 ;
  wire \neg_ti2_reg_1419_reg[15]_i_7_n_2 ;
  wire \neg_ti2_reg_1419_reg[15]_i_7_n_3 ;
  wire \neg_ti2_reg_1419_reg[19]_i_1_n_0 ;
  wire \neg_ti2_reg_1419_reg[19]_i_1_n_1 ;
  wire \neg_ti2_reg_1419_reg[19]_i_1_n_2 ;
  wire \neg_ti2_reg_1419_reg[19]_i_1_n_3 ;
  wire \neg_ti2_reg_1419_reg[19]_i_1_n_4 ;
  wire \neg_ti2_reg_1419_reg[19]_i_1_n_5 ;
  wire \neg_ti2_reg_1419_reg[19]_i_1_n_6 ;
  wire \neg_ti2_reg_1419_reg[19]_i_1_n_7 ;
  wire \neg_ti2_reg_1419_reg[23]_i_1_n_0 ;
  wire \neg_ti2_reg_1419_reg[23]_i_1_n_1 ;
  wire \neg_ti2_reg_1419_reg[23]_i_1_n_2 ;
  wire \neg_ti2_reg_1419_reg[23]_i_1_n_3 ;
  wire \neg_ti2_reg_1419_reg[23]_i_1_n_4 ;
  wire \neg_ti2_reg_1419_reg[23]_i_1_n_5 ;
  wire \neg_ti2_reg_1419_reg[23]_i_1_n_6 ;
  wire \neg_ti2_reg_1419_reg[23]_i_1_n_7 ;
  wire \neg_ti2_reg_1419_reg[27]_i_1_n_0 ;
  wire \neg_ti2_reg_1419_reg[27]_i_1_n_1 ;
  wire \neg_ti2_reg_1419_reg[27]_i_1_n_2 ;
  wire \neg_ti2_reg_1419_reg[27]_i_1_n_3 ;
  wire \neg_ti2_reg_1419_reg[27]_i_1_n_4 ;
  wire \neg_ti2_reg_1419_reg[27]_i_1_n_5 ;
  wire \neg_ti2_reg_1419_reg[27]_i_1_n_6 ;
  wire \neg_ti2_reg_1419_reg[27]_i_1_n_7 ;
  wire \neg_ti2_reg_1419_reg[28]_i_2_n_7 ;
  wire [28:13]neg_ti3_reg_1546;
  wire neg_ti3_reg_15460;
  wire \neg_ti3_reg_1546[15]_i_10_n_0 ;
  wire \neg_ti3_reg_1546[15]_i_11_n_0 ;
  wire \neg_ti3_reg_1546[15]_i_13_n_0 ;
  wire \neg_ti3_reg_1546[15]_i_14_n_0 ;
  wire \neg_ti3_reg_1546[15]_i_15_n_0 ;
  wire \neg_ti3_reg_1546[15]_i_16_n_0 ;
  wire \neg_ti3_reg_1546[15]_i_17_n_0 ;
  wire \neg_ti3_reg_1546[15]_i_18_n_0 ;
  wire \neg_ti3_reg_1546[15]_i_19_n_0 ;
  wire \neg_ti3_reg_1546[15]_i_3_n_0 ;
  wire \neg_ti3_reg_1546[15]_i_4_n_0 ;
  wire \neg_ti3_reg_1546[15]_i_5_n_0 ;
  wire \neg_ti3_reg_1546[15]_i_6_n_0 ;
  wire \neg_ti3_reg_1546[15]_i_8_n_0 ;
  wire \neg_ti3_reg_1546[15]_i_9_n_0 ;
  wire \neg_ti3_reg_1546[19]_i_2_n_0 ;
  wire \neg_ti3_reg_1546[19]_i_3_n_0 ;
  wire \neg_ti3_reg_1546[19]_i_4_n_0 ;
  wire \neg_ti3_reg_1546[19]_i_5_n_0 ;
  wire \neg_ti3_reg_1546[23]_i_2_n_0 ;
  wire \neg_ti3_reg_1546[23]_i_3_n_0 ;
  wire \neg_ti3_reg_1546[23]_i_4_n_0 ;
  wire \neg_ti3_reg_1546[23]_i_5_n_0 ;
  wire \neg_ti3_reg_1546[27]_i_2_n_0 ;
  wire \neg_ti3_reg_1546[27]_i_3_n_0 ;
  wire \neg_ti3_reg_1546[27]_i_4_n_0 ;
  wire \neg_ti3_reg_1546[27]_i_5_n_0 ;
  wire \neg_ti3_reg_1546[28]_i_3_n_0 ;
  wire \neg_ti3_reg_1546_reg[15]_i_12_n_0 ;
  wire \neg_ti3_reg_1546_reg[15]_i_12_n_1 ;
  wire \neg_ti3_reg_1546_reg[15]_i_12_n_2 ;
  wire \neg_ti3_reg_1546_reg[15]_i_12_n_3 ;
  wire \neg_ti3_reg_1546_reg[15]_i_1_n_0 ;
  wire \neg_ti3_reg_1546_reg[15]_i_1_n_1 ;
  wire \neg_ti3_reg_1546_reg[15]_i_1_n_2 ;
  wire \neg_ti3_reg_1546_reg[15]_i_1_n_3 ;
  wire \neg_ti3_reg_1546_reg[15]_i_1_n_4 ;
  wire \neg_ti3_reg_1546_reg[15]_i_1_n_5 ;
  wire \neg_ti3_reg_1546_reg[15]_i_1_n_6 ;
  wire \neg_ti3_reg_1546_reg[15]_i_2_n_0 ;
  wire \neg_ti3_reg_1546_reg[15]_i_2_n_1 ;
  wire \neg_ti3_reg_1546_reg[15]_i_2_n_2 ;
  wire \neg_ti3_reg_1546_reg[15]_i_2_n_3 ;
  wire \neg_ti3_reg_1546_reg[15]_i_7_n_0 ;
  wire \neg_ti3_reg_1546_reg[15]_i_7_n_1 ;
  wire \neg_ti3_reg_1546_reg[15]_i_7_n_2 ;
  wire \neg_ti3_reg_1546_reg[15]_i_7_n_3 ;
  wire \neg_ti3_reg_1546_reg[19]_i_1_n_0 ;
  wire \neg_ti3_reg_1546_reg[19]_i_1_n_1 ;
  wire \neg_ti3_reg_1546_reg[19]_i_1_n_2 ;
  wire \neg_ti3_reg_1546_reg[19]_i_1_n_3 ;
  wire \neg_ti3_reg_1546_reg[19]_i_1_n_4 ;
  wire \neg_ti3_reg_1546_reg[19]_i_1_n_5 ;
  wire \neg_ti3_reg_1546_reg[19]_i_1_n_6 ;
  wire \neg_ti3_reg_1546_reg[19]_i_1_n_7 ;
  wire \neg_ti3_reg_1546_reg[23]_i_1_n_0 ;
  wire \neg_ti3_reg_1546_reg[23]_i_1_n_1 ;
  wire \neg_ti3_reg_1546_reg[23]_i_1_n_2 ;
  wire \neg_ti3_reg_1546_reg[23]_i_1_n_3 ;
  wire \neg_ti3_reg_1546_reg[23]_i_1_n_4 ;
  wire \neg_ti3_reg_1546_reg[23]_i_1_n_5 ;
  wire \neg_ti3_reg_1546_reg[23]_i_1_n_6 ;
  wire \neg_ti3_reg_1546_reg[23]_i_1_n_7 ;
  wire \neg_ti3_reg_1546_reg[27]_i_1_n_0 ;
  wire \neg_ti3_reg_1546_reg[27]_i_1_n_1 ;
  wire \neg_ti3_reg_1546_reg[27]_i_1_n_2 ;
  wire \neg_ti3_reg_1546_reg[27]_i_1_n_3 ;
  wire \neg_ti3_reg_1546_reg[27]_i_1_n_4 ;
  wire \neg_ti3_reg_1546_reg[27]_i_1_n_5 ;
  wire \neg_ti3_reg_1546_reg[27]_i_1_n_6 ;
  wire \neg_ti3_reg_1546_reg[27]_i_1_n_7 ;
  wire \neg_ti3_reg_1546_reg[28]_i_2_n_7 ;
  wire [28:13]neg_ti4_reg_1582;
  wire neg_ti4_reg_15820;
  wire \neg_ti4_reg_1582[15]_i_10_n_0 ;
  wire \neg_ti4_reg_1582[15]_i_11_n_0 ;
  wire \neg_ti4_reg_1582[15]_i_13_n_0 ;
  wire \neg_ti4_reg_1582[15]_i_14_n_0 ;
  wire \neg_ti4_reg_1582[15]_i_15_n_0 ;
  wire \neg_ti4_reg_1582[15]_i_16_n_0 ;
  wire \neg_ti4_reg_1582[15]_i_17_n_0 ;
  wire \neg_ti4_reg_1582[15]_i_18_n_0 ;
  wire \neg_ti4_reg_1582[15]_i_19_n_0 ;
  wire \neg_ti4_reg_1582[15]_i_3_n_0 ;
  wire \neg_ti4_reg_1582[15]_i_4_n_0 ;
  wire \neg_ti4_reg_1582[15]_i_5_n_0 ;
  wire \neg_ti4_reg_1582[15]_i_6_n_0 ;
  wire \neg_ti4_reg_1582[15]_i_8_n_0 ;
  wire \neg_ti4_reg_1582[15]_i_9_n_0 ;
  wire \neg_ti4_reg_1582[19]_i_2_n_0 ;
  wire \neg_ti4_reg_1582[19]_i_3_n_0 ;
  wire \neg_ti4_reg_1582[19]_i_4_n_0 ;
  wire \neg_ti4_reg_1582[19]_i_5_n_0 ;
  wire \neg_ti4_reg_1582[23]_i_2_n_0 ;
  wire \neg_ti4_reg_1582[23]_i_3_n_0 ;
  wire \neg_ti4_reg_1582[23]_i_4_n_0 ;
  wire \neg_ti4_reg_1582[23]_i_5_n_0 ;
  wire \neg_ti4_reg_1582[27]_i_2_n_0 ;
  wire \neg_ti4_reg_1582[27]_i_3_n_0 ;
  wire \neg_ti4_reg_1582[27]_i_4_n_0 ;
  wire \neg_ti4_reg_1582[27]_i_5_n_0 ;
  wire \neg_ti4_reg_1582[28]_i_3_n_0 ;
  wire \neg_ti4_reg_1582_reg[15]_i_12_n_0 ;
  wire \neg_ti4_reg_1582_reg[15]_i_12_n_1 ;
  wire \neg_ti4_reg_1582_reg[15]_i_12_n_2 ;
  wire \neg_ti4_reg_1582_reg[15]_i_12_n_3 ;
  wire \neg_ti4_reg_1582_reg[15]_i_1_n_0 ;
  wire \neg_ti4_reg_1582_reg[15]_i_1_n_1 ;
  wire \neg_ti4_reg_1582_reg[15]_i_1_n_2 ;
  wire \neg_ti4_reg_1582_reg[15]_i_1_n_3 ;
  wire \neg_ti4_reg_1582_reg[15]_i_1_n_4 ;
  wire \neg_ti4_reg_1582_reg[15]_i_1_n_5 ;
  wire \neg_ti4_reg_1582_reg[15]_i_1_n_6 ;
  wire \neg_ti4_reg_1582_reg[15]_i_2_n_0 ;
  wire \neg_ti4_reg_1582_reg[15]_i_2_n_1 ;
  wire \neg_ti4_reg_1582_reg[15]_i_2_n_2 ;
  wire \neg_ti4_reg_1582_reg[15]_i_2_n_3 ;
  wire \neg_ti4_reg_1582_reg[15]_i_7_n_0 ;
  wire \neg_ti4_reg_1582_reg[15]_i_7_n_1 ;
  wire \neg_ti4_reg_1582_reg[15]_i_7_n_2 ;
  wire \neg_ti4_reg_1582_reg[15]_i_7_n_3 ;
  wire \neg_ti4_reg_1582_reg[19]_i_1_n_0 ;
  wire \neg_ti4_reg_1582_reg[19]_i_1_n_1 ;
  wire \neg_ti4_reg_1582_reg[19]_i_1_n_2 ;
  wire \neg_ti4_reg_1582_reg[19]_i_1_n_3 ;
  wire \neg_ti4_reg_1582_reg[19]_i_1_n_4 ;
  wire \neg_ti4_reg_1582_reg[19]_i_1_n_5 ;
  wire \neg_ti4_reg_1582_reg[19]_i_1_n_6 ;
  wire \neg_ti4_reg_1582_reg[19]_i_1_n_7 ;
  wire \neg_ti4_reg_1582_reg[23]_i_1_n_0 ;
  wire \neg_ti4_reg_1582_reg[23]_i_1_n_1 ;
  wire \neg_ti4_reg_1582_reg[23]_i_1_n_2 ;
  wire \neg_ti4_reg_1582_reg[23]_i_1_n_3 ;
  wire \neg_ti4_reg_1582_reg[23]_i_1_n_4 ;
  wire \neg_ti4_reg_1582_reg[23]_i_1_n_5 ;
  wire \neg_ti4_reg_1582_reg[23]_i_1_n_6 ;
  wire \neg_ti4_reg_1582_reg[23]_i_1_n_7 ;
  wire \neg_ti4_reg_1582_reg[27]_i_1_n_0 ;
  wire \neg_ti4_reg_1582_reg[27]_i_1_n_1 ;
  wire \neg_ti4_reg_1582_reg[27]_i_1_n_2 ;
  wire \neg_ti4_reg_1582_reg[27]_i_1_n_3 ;
  wire \neg_ti4_reg_1582_reg[27]_i_1_n_4 ;
  wire \neg_ti4_reg_1582_reg[27]_i_1_n_5 ;
  wire \neg_ti4_reg_1582_reg[27]_i_1_n_6 ;
  wire \neg_ti4_reg_1582_reg[27]_i_1_n_7 ;
  wire \neg_ti4_reg_1582_reg[28]_i_2_n_7 ;
  wire [28:13]neg_ti9_reg_1479;
  wire neg_ti9_reg_14790;
  wire \neg_ti9_reg_1479[15]_i_10_n_0 ;
  wire \neg_ti9_reg_1479[15]_i_11_n_0 ;
  wire \neg_ti9_reg_1479[15]_i_13_n_0 ;
  wire \neg_ti9_reg_1479[15]_i_14_n_0 ;
  wire \neg_ti9_reg_1479[15]_i_15_n_0 ;
  wire \neg_ti9_reg_1479[15]_i_16_n_0 ;
  wire \neg_ti9_reg_1479[15]_i_17_n_0 ;
  wire \neg_ti9_reg_1479[15]_i_18_n_0 ;
  wire \neg_ti9_reg_1479[15]_i_19_n_0 ;
  wire \neg_ti9_reg_1479[15]_i_3_n_0 ;
  wire \neg_ti9_reg_1479[15]_i_4_n_0 ;
  wire \neg_ti9_reg_1479[15]_i_5_n_0 ;
  wire \neg_ti9_reg_1479[15]_i_6_n_0 ;
  wire \neg_ti9_reg_1479[15]_i_8_n_0 ;
  wire \neg_ti9_reg_1479[15]_i_9_n_0 ;
  wire \neg_ti9_reg_1479[19]_i_2_n_0 ;
  wire \neg_ti9_reg_1479[19]_i_3_n_0 ;
  wire \neg_ti9_reg_1479[19]_i_4_n_0 ;
  wire \neg_ti9_reg_1479[19]_i_5_n_0 ;
  wire \neg_ti9_reg_1479[23]_i_2_n_0 ;
  wire \neg_ti9_reg_1479[23]_i_3_n_0 ;
  wire \neg_ti9_reg_1479[23]_i_4_n_0 ;
  wire \neg_ti9_reg_1479[23]_i_5_n_0 ;
  wire \neg_ti9_reg_1479[27]_i_2_n_0 ;
  wire \neg_ti9_reg_1479[27]_i_3_n_0 ;
  wire \neg_ti9_reg_1479[27]_i_4_n_0 ;
  wire \neg_ti9_reg_1479[27]_i_5_n_0 ;
  wire \neg_ti9_reg_1479[28]_i_3_n_0 ;
  wire \neg_ti9_reg_1479_reg[15]_i_12_n_0 ;
  wire \neg_ti9_reg_1479_reg[15]_i_12_n_1 ;
  wire \neg_ti9_reg_1479_reg[15]_i_12_n_2 ;
  wire \neg_ti9_reg_1479_reg[15]_i_12_n_3 ;
  wire \neg_ti9_reg_1479_reg[15]_i_1_n_0 ;
  wire \neg_ti9_reg_1479_reg[15]_i_1_n_1 ;
  wire \neg_ti9_reg_1479_reg[15]_i_1_n_2 ;
  wire \neg_ti9_reg_1479_reg[15]_i_1_n_3 ;
  wire \neg_ti9_reg_1479_reg[15]_i_1_n_4 ;
  wire \neg_ti9_reg_1479_reg[15]_i_1_n_5 ;
  wire \neg_ti9_reg_1479_reg[15]_i_1_n_6 ;
  wire \neg_ti9_reg_1479_reg[15]_i_2_n_0 ;
  wire \neg_ti9_reg_1479_reg[15]_i_2_n_1 ;
  wire \neg_ti9_reg_1479_reg[15]_i_2_n_2 ;
  wire \neg_ti9_reg_1479_reg[15]_i_2_n_3 ;
  wire \neg_ti9_reg_1479_reg[15]_i_7_n_0 ;
  wire \neg_ti9_reg_1479_reg[15]_i_7_n_1 ;
  wire \neg_ti9_reg_1479_reg[15]_i_7_n_2 ;
  wire \neg_ti9_reg_1479_reg[15]_i_7_n_3 ;
  wire \neg_ti9_reg_1479_reg[19]_i_1_n_0 ;
  wire \neg_ti9_reg_1479_reg[19]_i_1_n_1 ;
  wire \neg_ti9_reg_1479_reg[19]_i_1_n_2 ;
  wire \neg_ti9_reg_1479_reg[19]_i_1_n_3 ;
  wire \neg_ti9_reg_1479_reg[19]_i_1_n_4 ;
  wire \neg_ti9_reg_1479_reg[19]_i_1_n_5 ;
  wire \neg_ti9_reg_1479_reg[19]_i_1_n_6 ;
  wire \neg_ti9_reg_1479_reg[19]_i_1_n_7 ;
  wire \neg_ti9_reg_1479_reg[23]_i_1_n_0 ;
  wire \neg_ti9_reg_1479_reg[23]_i_1_n_1 ;
  wire \neg_ti9_reg_1479_reg[23]_i_1_n_2 ;
  wire \neg_ti9_reg_1479_reg[23]_i_1_n_3 ;
  wire \neg_ti9_reg_1479_reg[23]_i_1_n_4 ;
  wire \neg_ti9_reg_1479_reg[23]_i_1_n_5 ;
  wire \neg_ti9_reg_1479_reg[23]_i_1_n_6 ;
  wire \neg_ti9_reg_1479_reg[23]_i_1_n_7 ;
  wire \neg_ti9_reg_1479_reg[27]_i_1_n_0 ;
  wire \neg_ti9_reg_1479_reg[27]_i_1_n_1 ;
  wire \neg_ti9_reg_1479_reg[27]_i_1_n_2 ;
  wire \neg_ti9_reg_1479_reg[27]_i_1_n_3 ;
  wire \neg_ti9_reg_1479_reg[27]_i_1_n_4 ;
  wire \neg_ti9_reg_1479_reg[27]_i_1_n_5 ;
  wire \neg_ti9_reg_1479_reg[27]_i_1_n_6 ;
  wire \neg_ti9_reg_1479_reg[27]_i_1_n_7 ;
  wire \neg_ti9_reg_1479_reg[28]_i_2_n_7 ;
  wire [28:13]neg_ti_reg_1634;
  wire neg_ti_reg_16340;
  wire \neg_ti_reg_1634[15]_i_10_n_0 ;
  wire \neg_ti_reg_1634[15]_i_11_n_0 ;
  wire \neg_ti_reg_1634[15]_i_13_n_0 ;
  wire \neg_ti_reg_1634[15]_i_14_n_0 ;
  wire \neg_ti_reg_1634[15]_i_15_n_0 ;
  wire \neg_ti_reg_1634[15]_i_16_n_0 ;
  wire \neg_ti_reg_1634[15]_i_17_n_0 ;
  wire \neg_ti_reg_1634[15]_i_18_n_0 ;
  wire \neg_ti_reg_1634[15]_i_19_n_0 ;
  wire \neg_ti_reg_1634[15]_i_3_n_0 ;
  wire \neg_ti_reg_1634[15]_i_4_n_0 ;
  wire \neg_ti_reg_1634[15]_i_5_n_0 ;
  wire \neg_ti_reg_1634[15]_i_6_n_0 ;
  wire \neg_ti_reg_1634[15]_i_8_n_0 ;
  wire \neg_ti_reg_1634[15]_i_9_n_0 ;
  wire \neg_ti_reg_1634[19]_i_2_n_0 ;
  wire \neg_ti_reg_1634[19]_i_3_n_0 ;
  wire \neg_ti_reg_1634[19]_i_4_n_0 ;
  wire \neg_ti_reg_1634[19]_i_5_n_0 ;
  wire \neg_ti_reg_1634[23]_i_2_n_0 ;
  wire \neg_ti_reg_1634[23]_i_3_n_0 ;
  wire \neg_ti_reg_1634[23]_i_4_n_0 ;
  wire \neg_ti_reg_1634[23]_i_5_n_0 ;
  wire \neg_ti_reg_1634[27]_i_2_n_0 ;
  wire \neg_ti_reg_1634[27]_i_3_n_0 ;
  wire \neg_ti_reg_1634[27]_i_4_n_0 ;
  wire \neg_ti_reg_1634[27]_i_5_n_0 ;
  wire \neg_ti_reg_1634[28]_i_3_n_0 ;
  wire \neg_ti_reg_1634_reg[15]_i_12_n_0 ;
  wire \neg_ti_reg_1634_reg[15]_i_12_n_1 ;
  wire \neg_ti_reg_1634_reg[15]_i_12_n_2 ;
  wire \neg_ti_reg_1634_reg[15]_i_12_n_3 ;
  wire \neg_ti_reg_1634_reg[15]_i_1_n_0 ;
  wire \neg_ti_reg_1634_reg[15]_i_1_n_1 ;
  wire \neg_ti_reg_1634_reg[15]_i_1_n_2 ;
  wire \neg_ti_reg_1634_reg[15]_i_1_n_3 ;
  wire \neg_ti_reg_1634_reg[15]_i_1_n_4 ;
  wire \neg_ti_reg_1634_reg[15]_i_1_n_5 ;
  wire \neg_ti_reg_1634_reg[15]_i_1_n_6 ;
  wire \neg_ti_reg_1634_reg[15]_i_2_n_0 ;
  wire \neg_ti_reg_1634_reg[15]_i_2_n_1 ;
  wire \neg_ti_reg_1634_reg[15]_i_2_n_2 ;
  wire \neg_ti_reg_1634_reg[15]_i_2_n_3 ;
  wire \neg_ti_reg_1634_reg[15]_i_7_n_0 ;
  wire \neg_ti_reg_1634_reg[15]_i_7_n_1 ;
  wire \neg_ti_reg_1634_reg[15]_i_7_n_2 ;
  wire \neg_ti_reg_1634_reg[15]_i_7_n_3 ;
  wire \neg_ti_reg_1634_reg[19]_i_1_n_0 ;
  wire \neg_ti_reg_1634_reg[19]_i_1_n_1 ;
  wire \neg_ti_reg_1634_reg[19]_i_1_n_2 ;
  wire \neg_ti_reg_1634_reg[19]_i_1_n_3 ;
  wire \neg_ti_reg_1634_reg[19]_i_1_n_4 ;
  wire \neg_ti_reg_1634_reg[19]_i_1_n_5 ;
  wire \neg_ti_reg_1634_reg[19]_i_1_n_6 ;
  wire \neg_ti_reg_1634_reg[19]_i_1_n_7 ;
  wire \neg_ti_reg_1634_reg[23]_i_1_n_0 ;
  wire \neg_ti_reg_1634_reg[23]_i_1_n_1 ;
  wire \neg_ti_reg_1634_reg[23]_i_1_n_2 ;
  wire \neg_ti_reg_1634_reg[23]_i_1_n_3 ;
  wire \neg_ti_reg_1634_reg[23]_i_1_n_4 ;
  wire \neg_ti_reg_1634_reg[23]_i_1_n_5 ;
  wire \neg_ti_reg_1634_reg[23]_i_1_n_6 ;
  wire \neg_ti_reg_1634_reg[23]_i_1_n_7 ;
  wire \neg_ti_reg_1634_reg[27]_i_1_n_0 ;
  wire \neg_ti_reg_1634_reg[27]_i_1_n_1 ;
  wire \neg_ti_reg_1634_reg[27]_i_1_n_2 ;
  wire \neg_ti_reg_1634_reg[27]_i_1_n_3 ;
  wire \neg_ti_reg_1634_reg[27]_i_1_n_4 ;
  wire \neg_ti_reg_1634_reg[27]_i_1_n_5 ;
  wire \neg_ti_reg_1634_reg[27]_i_1_n_6 ;
  wire \neg_ti_reg_1634_reg[27]_i_1_n_7 ;
  wire \neg_ti_reg_1634_reg[28]_i_2_n_7 ;
  wire p_0_in;
  wire p_1_in;
  wire [13:12]p_1_in__0;
  wire p_2_in;
  wire [13:0]p_2_in__0;
  wire [28:13]p_Val2_11_1_fu_597_p2;
  wire [28:13]p_Val2_11_1_reg_1453;
  wire \p_Val2_11_1_reg_1453[13]_i_2_n_0 ;
  wire \p_Val2_11_1_reg_1453[13]_i_3_n_0 ;
  wire \p_Val2_11_1_reg_1453[13]_i_4_n_0 ;
  wire \p_Val2_11_1_reg_1453[13]_i_5_n_0 ;
  wire \p_Val2_11_1_reg_1453[16]_i_2_n_0 ;
  wire \p_Val2_11_1_reg_1453[16]_i_3_n_0 ;
  wire \p_Val2_11_1_reg_1453[16]_i_4_n_0 ;
  wire \p_Val2_11_1_reg_1453[16]_i_5_n_0 ;
  wire \p_Val2_11_1_reg_1453[20]_i_2_n_0 ;
  wire \p_Val2_11_1_reg_1453[20]_i_3_n_0 ;
  wire \p_Val2_11_1_reg_1453[20]_i_4_n_0 ;
  wire \p_Val2_11_1_reg_1453[20]_i_5_n_0 ;
  wire \p_Val2_11_1_reg_1453[24]_i_2_n_0 ;
  wire \p_Val2_11_1_reg_1453[24]_i_3_n_0 ;
  wire \p_Val2_11_1_reg_1453[24]_i_4_n_0 ;
  wire \p_Val2_11_1_reg_1453[24]_i_5_n_0 ;
  wire \p_Val2_11_1_reg_1453[24]_i_6_n_0 ;
  wire \p_Val2_11_1_reg_1453[28]_i_2_n_0 ;
  wire \p_Val2_11_1_reg_1453_reg[13]_i_1_n_0 ;
  wire \p_Val2_11_1_reg_1453_reg[13]_i_1_n_1 ;
  wire \p_Val2_11_1_reg_1453_reg[13]_i_1_n_2 ;
  wire \p_Val2_11_1_reg_1453_reg[13]_i_1_n_3 ;
  wire \p_Val2_11_1_reg_1453_reg[16]_i_1_n_0 ;
  wire \p_Val2_11_1_reg_1453_reg[16]_i_1_n_1 ;
  wire \p_Val2_11_1_reg_1453_reg[16]_i_1_n_2 ;
  wire \p_Val2_11_1_reg_1453_reg[16]_i_1_n_3 ;
  wire \p_Val2_11_1_reg_1453_reg[20]_i_1_n_0 ;
  wire \p_Val2_11_1_reg_1453_reg[20]_i_1_n_1 ;
  wire \p_Val2_11_1_reg_1453_reg[20]_i_1_n_2 ;
  wire \p_Val2_11_1_reg_1453_reg[20]_i_1_n_3 ;
  wire \p_Val2_11_1_reg_1453_reg[24]_i_1_n_0 ;
  wire \p_Val2_11_1_reg_1453_reg[24]_i_1_n_1 ;
  wire \p_Val2_11_1_reg_1453_reg[24]_i_1_n_2 ;
  wire \p_Val2_11_1_reg_1453_reg[24]_i_1_n_3 ;
  wire [28:13]p_Val2_11_2_fu_846_p2;
  wire [28:13]p_Val2_11_2_reg_1566;
  wire \p_Val2_11_2_reg_1566[14]_i_2_n_0 ;
  wire \p_Val2_11_2_reg_1566[14]_i_3_n_0 ;
  wire \p_Val2_11_2_reg_1566[14]_i_4_n_0 ;
  wire \p_Val2_11_2_reg_1566[14]_i_5_n_0 ;
  wire \p_Val2_11_2_reg_1566[17]_i_2_n_0 ;
  wire \p_Val2_11_2_reg_1566[17]_i_3_n_0 ;
  wire \p_Val2_11_2_reg_1566[17]_i_4_n_0 ;
  wire \p_Val2_11_2_reg_1566[17]_i_5_n_0 ;
  wire \p_Val2_11_2_reg_1566[21]_i_2_n_0 ;
  wire \p_Val2_11_2_reg_1566[21]_i_3_n_0 ;
  wire \p_Val2_11_2_reg_1566[21]_i_4_n_0 ;
  wire \p_Val2_11_2_reg_1566[21]_i_5_n_0 ;
  wire \p_Val2_11_2_reg_1566[25]_i_2_n_0 ;
  wire \p_Val2_11_2_reg_1566[25]_i_3_n_0 ;
  wire \p_Val2_11_2_reg_1566[25]_i_4_n_0 ;
  wire \p_Val2_11_2_reg_1566[25]_i_5_n_0 ;
  wire \p_Val2_11_2_reg_1566[25]_i_6_n_0 ;
  wire \p_Val2_11_2_reg_1566_reg[14]_i_1_n_0 ;
  wire \p_Val2_11_2_reg_1566_reg[14]_i_1_n_1 ;
  wire \p_Val2_11_2_reg_1566_reg[14]_i_1_n_2 ;
  wire \p_Val2_11_2_reg_1566_reg[14]_i_1_n_3 ;
  wire \p_Val2_11_2_reg_1566_reg[17]_i_1_n_0 ;
  wire \p_Val2_11_2_reg_1566_reg[17]_i_1_n_1 ;
  wire \p_Val2_11_2_reg_1566_reg[17]_i_1_n_2 ;
  wire \p_Val2_11_2_reg_1566_reg[17]_i_1_n_3 ;
  wire \p_Val2_11_2_reg_1566_reg[21]_i_1_n_0 ;
  wire \p_Val2_11_2_reg_1566_reg[21]_i_1_n_1 ;
  wire \p_Val2_11_2_reg_1566_reg[21]_i_1_n_2 ;
  wire \p_Val2_11_2_reg_1566_reg[21]_i_1_n_3 ;
  wire \p_Val2_11_2_reg_1566_reg[25]_i_1_n_1 ;
  wire \p_Val2_11_2_reg_1566_reg[25]_i_1_n_2 ;
  wire \p_Val2_11_2_reg_1566_reg[25]_i_1_n_3 ;
  wire [28:13]p_Val2_11_3_fu_989_p2;
  wire [28:13]p_Val2_11_3_reg_1618;
  wire \p_Val2_11_3_reg_1618[14]_i_2_n_0 ;
  wire \p_Val2_11_3_reg_1618[14]_i_3_n_0 ;
  wire \p_Val2_11_3_reg_1618[14]_i_4_n_0 ;
  wire \p_Val2_11_3_reg_1618[14]_i_5_n_0 ;
  wire \p_Val2_11_3_reg_1618[17]_i_2_n_0 ;
  wire \p_Val2_11_3_reg_1618[17]_i_3_n_0 ;
  wire \p_Val2_11_3_reg_1618[17]_i_4_n_0 ;
  wire \p_Val2_11_3_reg_1618[17]_i_5_n_0 ;
  wire \p_Val2_11_3_reg_1618[21]_i_2_n_0 ;
  wire \p_Val2_11_3_reg_1618[21]_i_3_n_0 ;
  wire \p_Val2_11_3_reg_1618[21]_i_4_n_0 ;
  wire \p_Val2_11_3_reg_1618[21]_i_5_n_0 ;
  wire \p_Val2_11_3_reg_1618[25]_i_2_n_0 ;
  wire \p_Val2_11_3_reg_1618[25]_i_3_n_0 ;
  wire \p_Val2_11_3_reg_1618[25]_i_4_n_0 ;
  wire \p_Val2_11_3_reg_1618[25]_i_5_n_0 ;
  wire \p_Val2_11_3_reg_1618[25]_i_6_n_0 ;
  wire \p_Val2_11_3_reg_1618_reg[14]_i_1_n_0 ;
  wire \p_Val2_11_3_reg_1618_reg[14]_i_1_n_1 ;
  wire \p_Val2_11_3_reg_1618_reg[14]_i_1_n_2 ;
  wire \p_Val2_11_3_reg_1618_reg[14]_i_1_n_3 ;
  wire \p_Val2_11_3_reg_1618_reg[17]_i_1_n_0 ;
  wire \p_Val2_11_3_reg_1618_reg[17]_i_1_n_1 ;
  wire \p_Val2_11_3_reg_1618_reg[17]_i_1_n_2 ;
  wire \p_Val2_11_3_reg_1618_reg[17]_i_1_n_3 ;
  wire \p_Val2_11_3_reg_1618_reg[21]_i_1_n_0 ;
  wire \p_Val2_11_3_reg_1618_reg[21]_i_1_n_1 ;
  wire \p_Val2_11_3_reg_1618_reg[21]_i_1_n_2 ;
  wire \p_Val2_11_3_reg_1618_reg[21]_i_1_n_3 ;
  wire \p_Val2_11_3_reg_1618_reg[25]_i_1_n_1 ;
  wire \p_Val2_11_3_reg_1618_reg[25]_i_1_n_2 ;
  wire \p_Val2_11_3_reg_1618_reg[25]_i_1_n_3 ;
  wire [28:13]p_Val2_11_4_fu_705_p2;
  wire [28:13]p_Val2_11_4_reg_1504;
  wire \p_Val2_11_4_reg_1504[14]_i_2_n_0 ;
  wire \p_Val2_11_4_reg_1504[14]_i_3_n_0 ;
  wire \p_Val2_11_4_reg_1504[14]_i_4_n_0 ;
  wire \p_Val2_11_4_reg_1504[14]_i_5_n_0 ;
  wire \p_Val2_11_4_reg_1504[17]_i_2_n_0 ;
  wire \p_Val2_11_4_reg_1504[17]_i_3_n_0 ;
  wire \p_Val2_11_4_reg_1504[17]_i_4_n_0 ;
  wire \p_Val2_11_4_reg_1504[17]_i_5_n_0 ;
  wire \p_Val2_11_4_reg_1504[21]_i_2_n_0 ;
  wire \p_Val2_11_4_reg_1504[21]_i_3_n_0 ;
  wire \p_Val2_11_4_reg_1504[21]_i_4_n_0 ;
  wire \p_Val2_11_4_reg_1504[21]_i_5_n_0 ;
  wire \p_Val2_11_4_reg_1504[25]_i_2_n_0 ;
  wire \p_Val2_11_4_reg_1504[25]_i_3_n_0 ;
  wire \p_Val2_11_4_reg_1504[25]_i_4_n_0 ;
  wire \p_Val2_11_4_reg_1504[25]_i_5_n_0 ;
  wire \p_Val2_11_4_reg_1504[25]_i_6_n_0 ;
  wire \p_Val2_11_4_reg_1504_reg[14]_i_1_n_0 ;
  wire \p_Val2_11_4_reg_1504_reg[14]_i_1_n_1 ;
  wire \p_Val2_11_4_reg_1504_reg[14]_i_1_n_2 ;
  wire \p_Val2_11_4_reg_1504_reg[14]_i_1_n_3 ;
  wire \p_Val2_11_4_reg_1504_reg[17]_i_1_n_0 ;
  wire \p_Val2_11_4_reg_1504_reg[17]_i_1_n_1 ;
  wire \p_Val2_11_4_reg_1504_reg[17]_i_1_n_2 ;
  wire \p_Val2_11_4_reg_1504_reg[17]_i_1_n_3 ;
  wire \p_Val2_11_4_reg_1504_reg[21]_i_1_n_0 ;
  wire \p_Val2_11_4_reg_1504_reg[21]_i_1_n_1 ;
  wire \p_Val2_11_4_reg_1504_reg[21]_i_1_n_2 ;
  wire \p_Val2_11_4_reg_1504_reg[21]_i_1_n_3 ;
  wire \p_Val2_11_4_reg_1504_reg[25]_i_1_n_1 ;
  wire \p_Val2_11_4_reg_1504_reg[25]_i_1_n_2 ;
  wire \p_Val2_11_4_reg_1504_reg[25]_i_1_n_3 ;
  wire [28:13]p_Val2_11_5_fu_1086_p2;
  wire \p_Val2_11_5_reg_1649[14]_i_2_n_0 ;
  wire \p_Val2_11_5_reg_1649[14]_i_3_n_0 ;
  wire \p_Val2_11_5_reg_1649[14]_i_4_n_0 ;
  wire \p_Val2_11_5_reg_1649[14]_i_5_n_0 ;
  wire \p_Val2_11_5_reg_1649[17]_i_2_n_0 ;
  wire \p_Val2_11_5_reg_1649[17]_i_3_n_0 ;
  wire \p_Val2_11_5_reg_1649[17]_i_4_n_0 ;
  wire \p_Val2_11_5_reg_1649[17]_i_5_n_0 ;
  wire \p_Val2_11_5_reg_1649[21]_i_2_n_0 ;
  wire \p_Val2_11_5_reg_1649[21]_i_3_n_0 ;
  wire \p_Val2_11_5_reg_1649[21]_i_4_n_0 ;
  wire \p_Val2_11_5_reg_1649[21]_i_5_n_0 ;
  wire \p_Val2_11_5_reg_1649[25]_i_2_n_0 ;
  wire \p_Val2_11_5_reg_1649[25]_i_3_n_0 ;
  wire \p_Val2_11_5_reg_1649[25]_i_4_n_0 ;
  wire \p_Val2_11_5_reg_1649[25]_i_5_n_0 ;
  wire \p_Val2_11_5_reg_1649[25]_i_6_n_0 ;
  wire \p_Val2_11_5_reg_1649_reg[14]_i_1_n_0 ;
  wire \p_Val2_11_5_reg_1649_reg[14]_i_1_n_1 ;
  wire \p_Val2_11_5_reg_1649_reg[14]_i_1_n_2 ;
  wire \p_Val2_11_5_reg_1649_reg[14]_i_1_n_3 ;
  wire \p_Val2_11_5_reg_1649_reg[17]_i_1_n_0 ;
  wire \p_Val2_11_5_reg_1649_reg[17]_i_1_n_1 ;
  wire \p_Val2_11_5_reg_1649_reg[17]_i_1_n_2 ;
  wire \p_Val2_11_5_reg_1649_reg[17]_i_1_n_3 ;
  wire \p_Val2_11_5_reg_1649_reg[21]_i_1_n_0 ;
  wire \p_Val2_11_5_reg_1649_reg[21]_i_1_n_1 ;
  wire \p_Val2_11_5_reg_1649_reg[21]_i_1_n_2 ;
  wire \p_Val2_11_5_reg_1649_reg[21]_i_1_n_3 ;
  wire \p_Val2_11_5_reg_1649_reg[25]_i_1_n_1 ;
  wire \p_Val2_11_5_reg_1649_reg[25]_i_1_n_2 ;
  wire \p_Val2_11_5_reg_1649_reg[25]_i_1_n_3 ;
  wire \p_Val2_11_5_reg_1649_reg_n_0_[28] ;
  wire \p_Val2_12_1_reg_1536[10]_i_1_n_0 ;
  wire \p_Val2_12_1_reg_1536[11]_i_1_n_0 ;
  wire \p_Val2_12_1_reg_1536[12]_i_1_n_0 ;
  wire \p_Val2_12_1_reg_1536[13]_i_1_n_0 ;
  wire \p_Val2_12_1_reg_1536[14]_i_2_n_0 ;
  wire \p_Val2_12_1_reg_1536[3]_i_1_n_0 ;
  wire \p_Val2_12_1_reg_1536[4]_i_1_n_0 ;
  wire \p_Val2_12_1_reg_1536[5]_i_1_n_0 ;
  wire \p_Val2_12_1_reg_1536[7]_i_1_n_0 ;
  wire \p_Val2_12_1_reg_1536[9]_i_1_n_0 ;
  wire \p_Val2_12_2_reg_1639[10]_i_1_n_0 ;
  wire \p_Val2_12_2_reg_1639[11]_i_1_n_0 ;
  wire \p_Val2_12_2_reg_1639[12]_i_1_n_0 ;
  wire \p_Val2_12_2_reg_1639[13]_i_1_n_0 ;
  wire \p_Val2_12_2_reg_1639[14]_i_2_n_0 ;
  wire \p_Val2_12_2_reg_1639[3]_i_1_n_0 ;
  wire \p_Val2_12_2_reg_1639[4]_i_1_n_0 ;
  wire \p_Val2_12_2_reg_1639[5]_i_1_n_0 ;
  wire \p_Val2_12_2_reg_1639[7]_i_1_n_0 ;
  wire \p_Val2_12_2_reg_1639[9]_i_1_n_0 ;
  wire [13:0]p_Val2_12_2_reg_1639_reg__0;
  wire \p_Val2_12_3_reg_1660[10]_i_1_n_0 ;
  wire \p_Val2_12_3_reg_1660[11]_i_1_n_0 ;
  wire \p_Val2_12_3_reg_1660[12]_i_1_n_0 ;
  wire \p_Val2_12_3_reg_1660[13]_i_1_n_0 ;
  wire \p_Val2_12_3_reg_1660[14]_i_2_n_0 ;
  wire \p_Val2_12_3_reg_1660[3]_i_1_n_0 ;
  wire \p_Val2_12_3_reg_1660[4]_i_1_n_0 ;
  wire \p_Val2_12_3_reg_1660[5]_i_1_n_0 ;
  wire \p_Val2_12_3_reg_1660[7]_i_1_n_0 ;
  wire \p_Val2_12_3_reg_1660[9]_i_1_n_0 ;
  wire [13:0]p_Val2_12_3_reg_1660_reg__0;
  wire \p_Val2_12_4_reg_1587[10]_i_1_n_0 ;
  wire \p_Val2_12_4_reg_1587[11]_i_1_n_0 ;
  wire \p_Val2_12_4_reg_1587[12]_i_1_n_0 ;
  wire \p_Val2_12_4_reg_1587[13]_i_1_n_0 ;
  wire \p_Val2_12_4_reg_1587[14]_i_2_n_0 ;
  wire \p_Val2_12_4_reg_1587[3]_i_1_n_0 ;
  wire \p_Val2_12_4_reg_1587[4]_i_1_n_0 ;
  wire \p_Val2_12_4_reg_1587[5]_i_1_n_0 ;
  wire \p_Val2_12_4_reg_1587[7]_i_1_n_0 ;
  wire \p_Val2_12_4_reg_1587[9]_i_1_n_0 ;
  wire [13:0]p_Val2_12_4_reg_1587_reg__0;
  wire \p_Val2_12_5_reg_1670[10]_i_1_n_0 ;
  wire \p_Val2_12_5_reg_1670[11]_i_1_n_0 ;
  wire \p_Val2_12_5_reg_1670[12]_i_1_n_0 ;
  wire \p_Val2_12_5_reg_1670[13]_i_1_n_0 ;
  wire \p_Val2_12_5_reg_1670[14]_i_2_n_0 ;
  wire \p_Val2_12_5_reg_1670[3]_i_1_n_0 ;
  wire \p_Val2_12_5_reg_1670[4]_i_1_n_0 ;
  wire \p_Val2_12_5_reg_1670[5]_i_1_n_0 ;
  wire \p_Val2_12_5_reg_1670[7]_i_1_n_0 ;
  wire \p_Val2_12_5_reg_1670[9]_i_1_n_0 ;
  wire [13:0]p_Val2_12_5_reg_1670_reg__0;
  wire [26:13]p_Val2_4_1_cast_fu_259_p1;
  wire p_Val2_4_cast_reg_12540;
  wire \p_Val2_4_cast_reg_1254_reg_n_0_[12] ;
  wire \p_Val2_4_cast_reg_1254_reg_n_0_[13] ;
  wire \p_Val2_4_cast_reg_1254_reg_n_0_[14] ;
  wire \p_Val2_4_cast_reg_1254_reg_n_0_[15] ;
  wire \p_Val2_4_cast_reg_1254_reg_n_0_[16] ;
  wire \p_Val2_4_cast_reg_1254_reg_n_0_[17] ;
  wire \p_Val2_4_cast_reg_1254_reg_n_0_[18] ;
  wire \p_Val2_4_cast_reg_1254_reg_n_0_[19] ;
  wire \p_Val2_4_cast_reg_1254_reg_n_0_[20] ;
  wire \p_Val2_4_cast_reg_1254_reg_n_0_[21] ;
  wire \p_Val2_4_cast_reg_1254_reg_n_0_[22] ;
  wire \p_Val2_4_cast_reg_1254_reg_n_0_[23] ;
  wire \p_Val2_4_cast_reg_1254_reg_n_0_[24] ;
  wire [27:0]p_Val2_5_2_reg_1271;
  wire [27:0]p_Val2_5_reg_1226;
  wire [27:12]p_Val2_6_2_fu_348_p2;
  wire [27:0]p_Val2_6_2_reg_1306;
  wire \p_Val2_6_2_reg_1306[15]_i_2_n_0 ;
  wire \p_Val2_6_2_reg_1306[15]_i_3_n_0 ;
  wire \p_Val2_6_2_reg_1306[15]_i_4_n_0 ;
  wire \p_Val2_6_2_reg_1306[15]_i_5_n_0 ;
  wire \p_Val2_6_2_reg_1306[19]_i_2_n_0 ;
  wire \p_Val2_6_2_reg_1306[19]_i_3_n_0 ;
  wire \p_Val2_6_2_reg_1306[19]_i_4_n_0 ;
  wire \p_Val2_6_2_reg_1306[19]_i_5_n_0 ;
  wire \p_Val2_6_2_reg_1306[23]_i_2_n_0 ;
  wire \p_Val2_6_2_reg_1306[23]_i_3_n_0 ;
  wire \p_Val2_6_2_reg_1306[23]_i_4_n_0 ;
  wire \p_Val2_6_2_reg_1306[23]_i_5_n_0 ;
  wire \p_Val2_6_2_reg_1306[27]_i_2_n_0 ;
  wire \p_Val2_6_2_reg_1306[27]_i_3_n_0 ;
  wire \p_Val2_6_2_reg_1306[27]_i_4_n_0 ;
  wire \p_Val2_6_2_reg_1306[27]_i_5_n_0 ;
  wire \p_Val2_6_2_reg_1306[27]_i_6_n_0 ;
  wire \p_Val2_6_2_reg_1306_reg[15]_i_1_n_0 ;
  wire \p_Val2_6_2_reg_1306_reg[15]_i_1_n_1 ;
  wire \p_Val2_6_2_reg_1306_reg[15]_i_1_n_2 ;
  wire \p_Val2_6_2_reg_1306_reg[15]_i_1_n_3 ;
  wire \p_Val2_6_2_reg_1306_reg[19]_i_1_n_0 ;
  wire \p_Val2_6_2_reg_1306_reg[19]_i_1_n_1 ;
  wire \p_Val2_6_2_reg_1306_reg[19]_i_1_n_2 ;
  wire \p_Val2_6_2_reg_1306_reg[19]_i_1_n_3 ;
  wire \p_Val2_6_2_reg_1306_reg[23]_i_1_n_0 ;
  wire \p_Val2_6_2_reg_1306_reg[23]_i_1_n_1 ;
  wire \p_Val2_6_2_reg_1306_reg[23]_i_1_n_2 ;
  wire \p_Val2_6_2_reg_1306_reg[23]_i_1_n_3 ;
  wire \p_Val2_6_2_reg_1306_reg[27]_i_1_n_1 ;
  wire \p_Val2_6_2_reg_1306_reg[27]_i_1_n_2 ;
  wire \p_Val2_6_2_reg_1306_reg[27]_i_1_n_3 ;
  wire [27:0]p_Val2_6_3_fu_352_p2;
  wire [27:0]p_Val2_6_3_reg_1311;
  wire \p_Val2_6_3_reg_1311[11]_i_2_n_0 ;
  wire \p_Val2_6_3_reg_1311[11]_i_3_n_0 ;
  wire \p_Val2_6_3_reg_1311[11]_i_4_n_0 ;
  wire \p_Val2_6_3_reg_1311[11]_i_5_n_0 ;
  wire \p_Val2_6_3_reg_1311[15]_i_2_n_0 ;
  wire \p_Val2_6_3_reg_1311[15]_i_3_n_0 ;
  wire \p_Val2_6_3_reg_1311[15]_i_4_n_0 ;
  wire \p_Val2_6_3_reg_1311[15]_i_5_n_0 ;
  wire \p_Val2_6_3_reg_1311[19]_i_2_n_0 ;
  wire \p_Val2_6_3_reg_1311[19]_i_3_n_0 ;
  wire \p_Val2_6_3_reg_1311[19]_i_4_n_0 ;
  wire \p_Val2_6_3_reg_1311[19]_i_5_n_0 ;
  wire \p_Val2_6_3_reg_1311[23]_i_2_n_0 ;
  wire \p_Val2_6_3_reg_1311[23]_i_3_n_0 ;
  wire \p_Val2_6_3_reg_1311[23]_i_4_n_0 ;
  wire \p_Val2_6_3_reg_1311[23]_i_5_n_0 ;
  wire \p_Val2_6_3_reg_1311[27]_i_2_n_0 ;
  wire \p_Val2_6_3_reg_1311[27]_i_3_n_0 ;
  wire \p_Val2_6_3_reg_1311[27]_i_4_n_0 ;
  wire \p_Val2_6_3_reg_1311[27]_i_5_n_0 ;
  wire \p_Val2_6_3_reg_1311[3]_i_2_n_0 ;
  wire \p_Val2_6_3_reg_1311[3]_i_3_n_0 ;
  wire \p_Val2_6_3_reg_1311[3]_i_4_n_0 ;
  wire \p_Val2_6_3_reg_1311[3]_i_5_n_0 ;
  wire \p_Val2_6_3_reg_1311[7]_i_2_n_0 ;
  wire \p_Val2_6_3_reg_1311[7]_i_3_n_0 ;
  wire \p_Val2_6_3_reg_1311[7]_i_4_n_0 ;
  wire \p_Val2_6_3_reg_1311[7]_i_5_n_0 ;
  wire \p_Val2_6_3_reg_1311_reg[11]_i_1_n_0 ;
  wire \p_Val2_6_3_reg_1311_reg[11]_i_1_n_1 ;
  wire \p_Val2_6_3_reg_1311_reg[11]_i_1_n_2 ;
  wire \p_Val2_6_3_reg_1311_reg[11]_i_1_n_3 ;
  wire \p_Val2_6_3_reg_1311_reg[15]_i_1_n_0 ;
  wire \p_Val2_6_3_reg_1311_reg[15]_i_1_n_1 ;
  wire \p_Val2_6_3_reg_1311_reg[15]_i_1_n_2 ;
  wire \p_Val2_6_3_reg_1311_reg[15]_i_1_n_3 ;
  wire \p_Val2_6_3_reg_1311_reg[19]_i_1_n_0 ;
  wire \p_Val2_6_3_reg_1311_reg[19]_i_1_n_1 ;
  wire \p_Val2_6_3_reg_1311_reg[19]_i_1_n_2 ;
  wire \p_Val2_6_3_reg_1311_reg[19]_i_1_n_3 ;
  wire \p_Val2_6_3_reg_1311_reg[23]_i_1_n_0 ;
  wire \p_Val2_6_3_reg_1311_reg[23]_i_1_n_1 ;
  wire \p_Val2_6_3_reg_1311_reg[23]_i_1_n_2 ;
  wire \p_Val2_6_3_reg_1311_reg[23]_i_1_n_3 ;
  wire \p_Val2_6_3_reg_1311_reg[27]_i_1_n_1 ;
  wire \p_Val2_6_3_reg_1311_reg[27]_i_1_n_2 ;
  wire \p_Val2_6_3_reg_1311_reg[27]_i_1_n_3 ;
  wire \p_Val2_6_3_reg_1311_reg[3]_i_1_n_0 ;
  wire \p_Val2_6_3_reg_1311_reg[3]_i_1_n_1 ;
  wire \p_Val2_6_3_reg_1311_reg[3]_i_1_n_2 ;
  wire \p_Val2_6_3_reg_1311_reg[3]_i_1_n_3 ;
  wire \p_Val2_6_3_reg_1311_reg[7]_i_1_n_0 ;
  wire \p_Val2_6_3_reg_1311_reg[7]_i_1_n_1 ;
  wire \p_Val2_6_3_reg_1311_reg[7]_i_1_n_2 ;
  wire \p_Val2_6_3_reg_1311_reg[7]_i_1_n_3 ;
  wire [27:0]p_Val2_6_5_fu_373_p2;
  wire [27:0]p_Val2_6_5_reg_1321;
  wire \p_Val2_6_5_reg_1321[11]_i_2_n_0 ;
  wire \p_Val2_6_5_reg_1321[11]_i_3_n_0 ;
  wire \p_Val2_6_5_reg_1321[11]_i_4_n_0 ;
  wire \p_Val2_6_5_reg_1321[11]_i_5_n_0 ;
  wire \p_Val2_6_5_reg_1321[15]_i_2_n_0 ;
  wire \p_Val2_6_5_reg_1321[15]_i_3_n_0 ;
  wire \p_Val2_6_5_reg_1321[15]_i_4_n_0 ;
  wire \p_Val2_6_5_reg_1321[15]_i_5_n_0 ;
  wire \p_Val2_6_5_reg_1321[19]_i_2_n_0 ;
  wire \p_Val2_6_5_reg_1321[19]_i_3_n_0 ;
  wire \p_Val2_6_5_reg_1321[19]_i_4_n_0 ;
  wire \p_Val2_6_5_reg_1321[19]_i_5_n_0 ;
  wire \p_Val2_6_5_reg_1321[23]_i_2_n_0 ;
  wire \p_Val2_6_5_reg_1321[23]_i_3_n_0 ;
  wire \p_Val2_6_5_reg_1321[23]_i_4_n_0 ;
  wire \p_Val2_6_5_reg_1321[23]_i_5_n_0 ;
  wire \p_Val2_6_5_reg_1321[27]_i_3_n_0 ;
  wire \p_Val2_6_5_reg_1321[27]_i_4_n_0 ;
  wire \p_Val2_6_5_reg_1321[27]_i_5_n_0 ;
  wire \p_Val2_6_5_reg_1321[27]_i_6_n_0 ;
  wire \p_Val2_6_5_reg_1321[3]_i_2_n_0 ;
  wire \p_Val2_6_5_reg_1321[3]_i_3_n_0 ;
  wire \p_Val2_6_5_reg_1321[3]_i_4_n_0 ;
  wire \p_Val2_6_5_reg_1321[3]_i_5_n_0 ;
  wire \p_Val2_6_5_reg_1321[7]_i_2_n_0 ;
  wire \p_Val2_6_5_reg_1321[7]_i_3_n_0 ;
  wire \p_Val2_6_5_reg_1321[7]_i_4_n_0 ;
  wire \p_Val2_6_5_reg_1321[7]_i_5_n_0 ;
  wire \p_Val2_6_5_reg_1321_reg[11]_i_1_n_0 ;
  wire \p_Val2_6_5_reg_1321_reg[11]_i_1_n_1 ;
  wire \p_Val2_6_5_reg_1321_reg[11]_i_1_n_2 ;
  wire \p_Val2_6_5_reg_1321_reg[11]_i_1_n_3 ;
  wire \p_Val2_6_5_reg_1321_reg[15]_i_1_n_0 ;
  wire \p_Val2_6_5_reg_1321_reg[15]_i_1_n_1 ;
  wire \p_Val2_6_5_reg_1321_reg[15]_i_1_n_2 ;
  wire \p_Val2_6_5_reg_1321_reg[15]_i_1_n_3 ;
  wire \p_Val2_6_5_reg_1321_reg[19]_i_1_n_0 ;
  wire \p_Val2_6_5_reg_1321_reg[19]_i_1_n_1 ;
  wire \p_Val2_6_5_reg_1321_reg[19]_i_1_n_2 ;
  wire \p_Val2_6_5_reg_1321_reg[19]_i_1_n_3 ;
  wire \p_Val2_6_5_reg_1321_reg[23]_i_1_n_0 ;
  wire \p_Val2_6_5_reg_1321_reg[23]_i_1_n_1 ;
  wire \p_Val2_6_5_reg_1321_reg[23]_i_1_n_2 ;
  wire \p_Val2_6_5_reg_1321_reg[23]_i_1_n_3 ;
  wire \p_Val2_6_5_reg_1321_reg[27]_i_2_n_1 ;
  wire \p_Val2_6_5_reg_1321_reg[27]_i_2_n_2 ;
  wire \p_Val2_6_5_reg_1321_reg[27]_i_2_n_3 ;
  wire \p_Val2_6_5_reg_1321_reg[3]_i_1_n_0 ;
  wire \p_Val2_6_5_reg_1321_reg[3]_i_1_n_1 ;
  wire \p_Val2_6_5_reg_1321_reg[3]_i_1_n_2 ;
  wire \p_Val2_6_5_reg_1321_reg[3]_i_1_n_3 ;
  wire \p_Val2_6_5_reg_1321_reg[7]_i_1_n_0 ;
  wire \p_Val2_6_5_reg_1321_reg[7]_i_1_n_1 ;
  wire \p_Val2_6_5_reg_1321_reg[7]_i_1_n_2 ;
  wire \p_Val2_6_5_reg_1321_reg[7]_i_1_n_3 ;
  wire [27:11]p_Val2_6_fu_289_p2;
  wire [27:0]p_Val2_6_reg_1261;
  wire \p_Val2_6_reg_1261[14]_i_2_n_0 ;
  wire \p_Val2_6_reg_1261[14]_i_3_n_0 ;
  wire \p_Val2_6_reg_1261[14]_i_4_n_0 ;
  wire \p_Val2_6_reg_1261[18]_i_2_n_0 ;
  wire \p_Val2_6_reg_1261[18]_i_3_n_0 ;
  wire \p_Val2_6_reg_1261[18]_i_4_n_0 ;
  wire \p_Val2_6_reg_1261[18]_i_5_n_0 ;
  wire \p_Val2_6_reg_1261[22]_i_2_n_0 ;
  wire \p_Val2_6_reg_1261[22]_i_3_n_0 ;
  wire \p_Val2_6_reg_1261[22]_i_4_n_0 ;
  wire \p_Val2_6_reg_1261[22]_i_5_n_0 ;
  wire \p_Val2_6_reg_1261[26]_i_2_n_0 ;
  wire \p_Val2_6_reg_1261[26]_i_3_n_0 ;
  wire \p_Val2_6_reg_1261[26]_i_4_n_0 ;
  wire \p_Val2_6_reg_1261[26]_i_5_n_0 ;
  wire \p_Val2_6_reg_1261[26]_i_6_n_0 ;
  wire \p_Val2_6_reg_1261[27]_i_2_n_0 ;
  wire \p_Val2_6_reg_1261_reg[14]_i_1_n_0 ;
  wire \p_Val2_6_reg_1261_reg[14]_i_1_n_1 ;
  wire \p_Val2_6_reg_1261_reg[14]_i_1_n_2 ;
  wire \p_Val2_6_reg_1261_reg[14]_i_1_n_3 ;
  wire \p_Val2_6_reg_1261_reg[18]_i_1_n_0 ;
  wire \p_Val2_6_reg_1261_reg[18]_i_1_n_1 ;
  wire \p_Val2_6_reg_1261_reg[18]_i_1_n_2 ;
  wire \p_Val2_6_reg_1261_reg[18]_i_1_n_3 ;
  wire \p_Val2_6_reg_1261_reg[22]_i_1_n_0 ;
  wire \p_Val2_6_reg_1261_reg[22]_i_1_n_1 ;
  wire \p_Val2_6_reg_1261_reg[22]_i_1_n_2 ;
  wire \p_Val2_6_reg_1261_reg[22]_i_1_n_3 ;
  wire \p_Val2_6_reg_1261_reg[26]_i_1_n_0 ;
  wire \p_Val2_6_reg_1261_reg[26]_i_1_n_1 ;
  wire \p_Val2_6_reg_1261_reg[26]_i_1_n_2 ;
  wire \p_Val2_6_reg_1261_reg[26]_i_1_n_3 ;
  wire \p_Val2_7_reg_1597[10]_i_1_n_0 ;
  wire \p_Val2_7_reg_1597[11]_i_1_n_0 ;
  wire \p_Val2_7_reg_1597[12]_i_1_n_0 ;
  wire \p_Val2_7_reg_1597[13]_i_1_n_0 ;
  wire \p_Val2_7_reg_1597[14]_i_3_n_0 ;
  wire \p_Val2_7_reg_1597[3]_i_1_n_0 ;
  wire \p_Val2_7_reg_1597[4]_i_1_n_0 ;
  wire \p_Val2_7_reg_1597[5]_i_1_n_0 ;
  wire \p_Val2_7_reg_1597[7]_i_1_n_0 ;
  wire \p_Val2_7_reg_1597[9]_i_1_n_0 ;
  wire [13:0]p_Val2_7_reg_1597_reg__0;
  wire \p_Val2_8_1_reg_1353[13]_i_1_n_0 ;
  wire \p_Val2_8_1_reg_1353[16]_i_2_n_0 ;
  wire \p_Val2_8_1_reg_1353[16]_i_3_n_0 ;
  wire \p_Val2_8_1_reg_1353[16]_i_4_n_0 ;
  wire \p_Val2_8_1_reg_1353[16]_i_5_n_0 ;
  wire \p_Val2_8_1_reg_1353[20]_i_2_n_0 ;
  wire \p_Val2_8_1_reg_1353[20]_i_3_n_0 ;
  wire \p_Val2_8_1_reg_1353[20]_i_4_n_0 ;
  wire \p_Val2_8_1_reg_1353[20]_i_5_n_0 ;
  wire \p_Val2_8_1_reg_1353[24]_i_2_n_0 ;
  wire \p_Val2_8_1_reg_1353[24]_i_3_n_0 ;
  wire \p_Val2_8_1_reg_1353[24]_i_4_n_0 ;
  wire \p_Val2_8_1_reg_1353[24]_i_5_n_0 ;
  wire \p_Val2_8_1_reg_1353_reg[16]_i_1_n_0 ;
  wire \p_Val2_8_1_reg_1353_reg[16]_i_1_n_1 ;
  wire \p_Val2_8_1_reg_1353_reg[16]_i_1_n_2 ;
  wire \p_Val2_8_1_reg_1353_reg[16]_i_1_n_3 ;
  wire \p_Val2_8_1_reg_1353_reg[16]_i_1_n_4 ;
  wire \p_Val2_8_1_reg_1353_reg[16]_i_1_n_5 ;
  wire \p_Val2_8_1_reg_1353_reg[16]_i_1_n_6 ;
  wire \p_Val2_8_1_reg_1353_reg[20]_i_1_n_0 ;
  wire \p_Val2_8_1_reg_1353_reg[20]_i_1_n_1 ;
  wire \p_Val2_8_1_reg_1353_reg[20]_i_1_n_2 ;
  wire \p_Val2_8_1_reg_1353_reg[20]_i_1_n_3 ;
  wire \p_Val2_8_1_reg_1353_reg[20]_i_1_n_4 ;
  wire \p_Val2_8_1_reg_1353_reg[20]_i_1_n_5 ;
  wire \p_Val2_8_1_reg_1353_reg[20]_i_1_n_6 ;
  wire \p_Val2_8_1_reg_1353_reg[20]_i_1_n_7 ;
  wire \p_Val2_8_1_reg_1353_reg[24]_i_1_n_0 ;
  wire \p_Val2_8_1_reg_1353_reg[24]_i_1_n_1 ;
  wire \p_Val2_8_1_reg_1353_reg[24]_i_1_n_2 ;
  wire \p_Val2_8_1_reg_1353_reg[24]_i_1_n_3 ;
  wire \p_Val2_8_1_reg_1353_reg[24]_i_1_n_4 ;
  wire \p_Val2_8_1_reg_1353_reg[24]_i_1_n_5 ;
  wire \p_Val2_8_1_reg_1353_reg[24]_i_1_n_6 ;
  wire \p_Val2_8_1_reg_1353_reg[24]_i_1_n_7 ;
  wire [27:13]p_Val2_8_2_fu_263_p2;
  wire \p_Val2_8_2_reg_1242[15]_i_2_n_0 ;
  wire \p_Val2_8_2_reg_1242[15]_i_3_n_0 ;
  wire \p_Val2_8_2_reg_1242[15]_i_4_n_0 ;
  wire \p_Val2_8_2_reg_1242[19]_i_2_n_0 ;
  wire \p_Val2_8_2_reg_1242[19]_i_3_n_0 ;
  wire \p_Val2_8_2_reg_1242[19]_i_4_n_0 ;
  wire \p_Val2_8_2_reg_1242[19]_i_5_n_0 ;
  wire \p_Val2_8_2_reg_1242[23]_i_2_n_0 ;
  wire \p_Val2_8_2_reg_1242[23]_i_3_n_0 ;
  wire \p_Val2_8_2_reg_1242[23]_i_4_n_0 ;
  wire \p_Val2_8_2_reg_1242[23]_i_5_n_0 ;
  wire \p_Val2_8_2_reg_1242[26]_i_3_n_0 ;
  wire \p_Val2_8_2_reg_1242[26]_i_4_n_0 ;
  wire \p_Val2_8_2_reg_1242[26]_i_5_n_0 ;
  wire \p_Val2_8_2_reg_1242[26]_i_6_n_0 ;
  wire \p_Val2_8_2_reg_1242_reg[15]_i_1_n_0 ;
  wire \p_Val2_8_2_reg_1242_reg[15]_i_1_n_1 ;
  wire \p_Val2_8_2_reg_1242_reg[15]_i_1_n_2 ;
  wire \p_Val2_8_2_reg_1242_reg[15]_i_1_n_3 ;
  wire \p_Val2_8_2_reg_1242_reg[19]_i_1_n_0 ;
  wire \p_Val2_8_2_reg_1242_reg[19]_i_1_n_1 ;
  wire \p_Val2_8_2_reg_1242_reg[19]_i_1_n_2 ;
  wire \p_Val2_8_2_reg_1242_reg[19]_i_1_n_3 ;
  wire \p_Val2_8_2_reg_1242_reg[23]_i_1_n_0 ;
  wire \p_Val2_8_2_reg_1242_reg[23]_i_1_n_1 ;
  wire \p_Val2_8_2_reg_1242_reg[23]_i_1_n_2 ;
  wire \p_Val2_8_2_reg_1242_reg[23]_i_1_n_3 ;
  wire \p_Val2_8_2_reg_1242_reg[26]_i_2_n_1 ;
  wire \p_Val2_8_2_reg_1242_reg[26]_i_2_n_2 ;
  wire \p_Val2_8_2_reg_1242_reg[26]_i_2_n_3 ;
  wire \p_Val2_8_2_reg_1242_reg_n_0_[13] ;
  wire \p_Val2_8_2_reg_1242_reg_n_0_[14] ;
  wire \p_Val2_8_2_reg_1242_reg_n_0_[15] ;
  wire \p_Val2_8_2_reg_1242_reg_n_0_[16] ;
  wire \p_Val2_8_2_reg_1242_reg_n_0_[17] ;
  wire \p_Val2_8_2_reg_1242_reg_n_0_[18] ;
  wire \p_Val2_8_2_reg_1242_reg_n_0_[19] ;
  wire \p_Val2_8_2_reg_1242_reg_n_0_[20] ;
  wire \p_Val2_8_2_reg_1242_reg_n_0_[21] ;
  wire \p_Val2_8_2_reg_1242_reg_n_0_[22] ;
  wire \p_Val2_8_2_reg_1242_reg_n_0_[23] ;
  wire \p_Val2_8_2_reg_1242_reg_n_0_[24] ;
  wire \p_Val2_8_2_reg_1242_reg_n_0_[25] ;
  wire \p_Val2_8_2_reg_1242_reg_n_0_[26] ;
  wire [28:0]p_Val2_8_4_fu_397_p2;
  wire \p_Val2_8_4_reg_1331[11]_i_2_n_0 ;
  wire \p_Val2_8_4_reg_1331[11]_i_3_n_0 ;
  wire \p_Val2_8_4_reg_1331[11]_i_4_n_0 ;
  wire \p_Val2_8_4_reg_1331[11]_i_5_n_0 ;
  wire \p_Val2_8_4_reg_1331[15]_i_2_n_0 ;
  wire \p_Val2_8_4_reg_1331[15]_i_3_n_0 ;
  wire \p_Val2_8_4_reg_1331[15]_i_4_n_0 ;
  wire \p_Val2_8_4_reg_1331[15]_i_5_n_0 ;
  wire \p_Val2_8_4_reg_1331[19]_i_2_n_0 ;
  wire \p_Val2_8_4_reg_1331[19]_i_3_n_0 ;
  wire \p_Val2_8_4_reg_1331[19]_i_4_n_0 ;
  wire \p_Val2_8_4_reg_1331[19]_i_5_n_0 ;
  wire \p_Val2_8_4_reg_1331[23]_i_2_n_0 ;
  wire \p_Val2_8_4_reg_1331[23]_i_3_n_0 ;
  wire \p_Val2_8_4_reg_1331[23]_i_4_n_0 ;
  wire \p_Val2_8_4_reg_1331[23]_i_5_n_0 ;
  wire \p_Val2_8_4_reg_1331[27]_i_2_n_0 ;
  wire \p_Val2_8_4_reg_1331[27]_i_3_n_0 ;
  wire \p_Val2_8_4_reg_1331[27]_i_4_n_0 ;
  wire \p_Val2_8_4_reg_1331[27]_i_5_n_0 ;
  wire \p_Val2_8_4_reg_1331[3]_i_2_n_0 ;
  wire \p_Val2_8_4_reg_1331[3]_i_3_n_0 ;
  wire \p_Val2_8_4_reg_1331[3]_i_4_n_0 ;
  wire \p_Val2_8_4_reg_1331[3]_i_5_n_0 ;
  wire \p_Val2_8_4_reg_1331[7]_i_2_n_0 ;
  wire \p_Val2_8_4_reg_1331[7]_i_3_n_0 ;
  wire \p_Val2_8_4_reg_1331[7]_i_4_n_0 ;
  wire \p_Val2_8_4_reg_1331[7]_i_5_n_0 ;
  wire \p_Val2_8_4_reg_1331_reg[11]_i_1_n_0 ;
  wire \p_Val2_8_4_reg_1331_reg[11]_i_1_n_1 ;
  wire \p_Val2_8_4_reg_1331_reg[11]_i_1_n_2 ;
  wire \p_Val2_8_4_reg_1331_reg[11]_i_1_n_3 ;
  wire \p_Val2_8_4_reg_1331_reg[15]_i_1_n_0 ;
  wire \p_Val2_8_4_reg_1331_reg[15]_i_1_n_1 ;
  wire \p_Val2_8_4_reg_1331_reg[15]_i_1_n_2 ;
  wire \p_Val2_8_4_reg_1331_reg[15]_i_1_n_3 ;
  wire \p_Val2_8_4_reg_1331_reg[19]_i_1_n_0 ;
  wire \p_Val2_8_4_reg_1331_reg[19]_i_1_n_1 ;
  wire \p_Val2_8_4_reg_1331_reg[19]_i_1_n_2 ;
  wire \p_Val2_8_4_reg_1331_reg[19]_i_1_n_3 ;
  wire \p_Val2_8_4_reg_1331_reg[23]_i_1_n_0 ;
  wire \p_Val2_8_4_reg_1331_reg[23]_i_1_n_1 ;
  wire \p_Val2_8_4_reg_1331_reg[23]_i_1_n_2 ;
  wire \p_Val2_8_4_reg_1331_reg[23]_i_1_n_3 ;
  wire \p_Val2_8_4_reg_1331_reg[27]_i_1_n_0 ;
  wire \p_Val2_8_4_reg_1331_reg[27]_i_1_n_1 ;
  wire \p_Val2_8_4_reg_1331_reg[27]_i_1_n_2 ;
  wire \p_Val2_8_4_reg_1331_reg[27]_i_1_n_3 ;
  wire \p_Val2_8_4_reg_1331_reg[3]_i_1_n_0 ;
  wire \p_Val2_8_4_reg_1331_reg[3]_i_1_n_1 ;
  wire \p_Val2_8_4_reg_1331_reg[3]_i_1_n_2 ;
  wire \p_Val2_8_4_reg_1331_reg[3]_i_1_n_3 ;
  wire \p_Val2_8_4_reg_1331_reg[7]_i_1_n_0 ;
  wire \p_Val2_8_4_reg_1331_reg[7]_i_1_n_1 ;
  wire \p_Val2_8_4_reg_1331_reg[7]_i_1_n_2 ;
  wire \p_Val2_8_4_reg_1331_reg[7]_i_1_n_3 ;
  wire [28:13]p_Val2_8_6_fu_413_p2;
  wire \p_Val2_8_6_reg_1342[16]_i_2_n_0 ;
  wire \p_Val2_8_6_reg_1342[16]_i_3_n_0 ;
  wire \p_Val2_8_6_reg_1342[16]_i_4_n_0 ;
  wire \p_Val2_8_6_reg_1342[16]_i_5_n_0 ;
  wire \p_Val2_8_6_reg_1342[20]_i_2_n_0 ;
  wire \p_Val2_8_6_reg_1342[20]_i_3_n_0 ;
  wire \p_Val2_8_6_reg_1342[20]_i_4_n_0 ;
  wire \p_Val2_8_6_reg_1342[20]_i_5_n_0 ;
  wire \p_Val2_8_6_reg_1342[24]_i_2_n_0 ;
  wire \p_Val2_8_6_reg_1342[24]_i_3_n_0 ;
  wire \p_Val2_8_6_reg_1342[24]_i_4_n_0 ;
  wire \p_Val2_8_6_reg_1342[24]_i_5_n_0 ;
  wire \p_Val2_8_6_reg_1342_reg[16]_i_1_n_0 ;
  wire \p_Val2_8_6_reg_1342_reg[16]_i_1_n_1 ;
  wire \p_Val2_8_6_reg_1342_reg[16]_i_1_n_2 ;
  wire \p_Val2_8_6_reg_1342_reg[16]_i_1_n_3 ;
  wire \p_Val2_8_6_reg_1342_reg[20]_i_1_n_0 ;
  wire \p_Val2_8_6_reg_1342_reg[20]_i_1_n_1 ;
  wire \p_Val2_8_6_reg_1342_reg[20]_i_1_n_2 ;
  wire \p_Val2_8_6_reg_1342_reg[20]_i_1_n_3 ;
  wire \p_Val2_8_6_reg_1342_reg[24]_i_1_n_0 ;
  wire \p_Val2_8_6_reg_1342_reg[24]_i_1_n_1 ;
  wire \p_Val2_8_6_reg_1342_reg[24]_i_1_n_2 ;
  wire \p_Val2_8_6_reg_1342_reg[24]_i_1_n_3 ;
  wire [28:13]p_Val2_8_8_fu_314_p2;
  wire \p_Val2_8_8_reg_1277[15]_i_2_n_0 ;
  wire \p_Val2_8_8_reg_1277[15]_i_3_n_0 ;
  wire \p_Val2_8_8_reg_1277[15]_i_4_n_0 ;
  wire \p_Val2_8_8_reg_1277[19]_i_2_n_0 ;
  wire \p_Val2_8_8_reg_1277[19]_i_3_n_0 ;
  wire \p_Val2_8_8_reg_1277[19]_i_4_n_0 ;
  wire \p_Val2_8_8_reg_1277[19]_i_5_n_0 ;
  wire \p_Val2_8_8_reg_1277[23]_i_2_n_0 ;
  wire \p_Val2_8_8_reg_1277[23]_i_3_n_0 ;
  wire \p_Val2_8_8_reg_1277[23]_i_4_n_0 ;
  wire \p_Val2_8_8_reg_1277[23]_i_5_n_0 ;
  wire \p_Val2_8_8_reg_1277[27]_i_2_n_0 ;
  wire \p_Val2_8_8_reg_1277[27]_i_3_n_0 ;
  wire \p_Val2_8_8_reg_1277[27]_i_4_n_0 ;
  wire \p_Val2_8_8_reg_1277[27]_i_5_n_0 ;
  wire \p_Val2_8_8_reg_1277_reg[15]_i_1_n_0 ;
  wire \p_Val2_8_8_reg_1277_reg[15]_i_1_n_1 ;
  wire \p_Val2_8_8_reg_1277_reg[15]_i_1_n_2 ;
  wire \p_Val2_8_8_reg_1277_reg[15]_i_1_n_3 ;
  wire \p_Val2_8_8_reg_1277_reg[19]_i_1_n_0 ;
  wire \p_Val2_8_8_reg_1277_reg[19]_i_1_n_1 ;
  wire \p_Val2_8_8_reg_1277_reg[19]_i_1_n_2 ;
  wire \p_Val2_8_8_reg_1277_reg[19]_i_1_n_3 ;
  wire \p_Val2_8_8_reg_1277_reg[23]_i_1_n_0 ;
  wire \p_Val2_8_8_reg_1277_reg[23]_i_1_n_1 ;
  wire \p_Val2_8_8_reg_1277_reg[23]_i_1_n_2 ;
  wire \p_Val2_8_8_reg_1277_reg[23]_i_1_n_3 ;
  wire \p_Val2_8_8_reg_1277_reg[27]_i_1_n_0 ;
  wire \p_Val2_8_8_reg_1277_reg[27]_i_1_n_1 ;
  wire \p_Val2_8_8_reg_1277_reg[27]_i_1_n_2 ;
  wire \p_Val2_8_8_reg_1277_reg[27]_i_1_n_3 ;
  wire \p_Val2_8_8_reg_1277_reg_n_0_[13] ;
  wire \p_Val2_8_8_reg_1277_reg_n_0_[14] ;
  wire \p_Val2_8_8_reg_1277_reg_n_0_[15] ;
  wire \p_Val2_8_8_reg_1277_reg_n_0_[16] ;
  wire \p_Val2_8_8_reg_1277_reg_n_0_[17] ;
  wire \p_Val2_8_8_reg_1277_reg_n_0_[18] ;
  wire \p_Val2_8_8_reg_1277_reg_n_0_[19] ;
  wire \p_Val2_8_8_reg_1277_reg_n_0_[20] ;
  wire \p_Val2_8_8_reg_1277_reg_n_0_[21] ;
  wire \p_Val2_8_8_reg_1277_reg_n_0_[22] ;
  wire \p_Val2_8_8_reg_1277_reg_n_0_[23] ;
  wire \p_Val2_8_8_reg_1277_reg_n_0_[24] ;
  wire \p_Val2_8_8_reg_1277_reg_n_0_[25] ;
  wire \p_Val2_8_8_reg_1277_reg_n_0_[26] ;
  wire \p_Val2_8_8_reg_1277_reg_n_0_[27] ;
  wire [28:0]p_Val2_8_s_fu_334_p2;
  wire \p_Val2_8_s_reg_1295[11]_i_2_n_0 ;
  wire \p_Val2_8_s_reg_1295[11]_i_3_n_0 ;
  wire \p_Val2_8_s_reg_1295[11]_i_4_n_0 ;
  wire \p_Val2_8_s_reg_1295[11]_i_5_n_0 ;
  wire \p_Val2_8_s_reg_1295[15]_i_2_n_0 ;
  wire \p_Val2_8_s_reg_1295[15]_i_3_n_0 ;
  wire \p_Val2_8_s_reg_1295[15]_i_4_n_0 ;
  wire \p_Val2_8_s_reg_1295[15]_i_5_n_0 ;
  wire \p_Val2_8_s_reg_1295[19]_i_2_n_0 ;
  wire \p_Val2_8_s_reg_1295[19]_i_3_n_0 ;
  wire \p_Val2_8_s_reg_1295[19]_i_4_n_0 ;
  wire \p_Val2_8_s_reg_1295[19]_i_5_n_0 ;
  wire \p_Val2_8_s_reg_1295[23]_i_2_n_0 ;
  wire \p_Val2_8_s_reg_1295[23]_i_3_n_0 ;
  wire \p_Val2_8_s_reg_1295[23]_i_4_n_0 ;
  wire \p_Val2_8_s_reg_1295[23]_i_5_n_0 ;
  wire \p_Val2_8_s_reg_1295[27]_i_2_n_0 ;
  wire \p_Val2_8_s_reg_1295[27]_i_3_n_0 ;
  wire \p_Val2_8_s_reg_1295[27]_i_4_n_0 ;
  wire \p_Val2_8_s_reg_1295[27]_i_5_n_0 ;
  wire \p_Val2_8_s_reg_1295[3]_i_2_n_0 ;
  wire \p_Val2_8_s_reg_1295[3]_i_3_n_0 ;
  wire \p_Val2_8_s_reg_1295[3]_i_4_n_0 ;
  wire \p_Val2_8_s_reg_1295[3]_i_5_n_0 ;
  wire \p_Val2_8_s_reg_1295[7]_i_2_n_0 ;
  wire \p_Val2_8_s_reg_1295[7]_i_3_n_0 ;
  wire \p_Val2_8_s_reg_1295[7]_i_4_n_0 ;
  wire \p_Val2_8_s_reg_1295[7]_i_5_n_0 ;
  wire \p_Val2_8_s_reg_1295_reg[11]_i_1_n_0 ;
  wire \p_Val2_8_s_reg_1295_reg[11]_i_1_n_1 ;
  wire \p_Val2_8_s_reg_1295_reg[11]_i_1_n_2 ;
  wire \p_Val2_8_s_reg_1295_reg[11]_i_1_n_3 ;
  wire \p_Val2_8_s_reg_1295_reg[15]_i_1_n_0 ;
  wire \p_Val2_8_s_reg_1295_reg[15]_i_1_n_1 ;
  wire \p_Val2_8_s_reg_1295_reg[15]_i_1_n_2 ;
  wire \p_Val2_8_s_reg_1295_reg[15]_i_1_n_3 ;
  wire \p_Val2_8_s_reg_1295_reg[19]_i_1_n_0 ;
  wire \p_Val2_8_s_reg_1295_reg[19]_i_1_n_1 ;
  wire \p_Val2_8_s_reg_1295_reg[19]_i_1_n_2 ;
  wire \p_Val2_8_s_reg_1295_reg[19]_i_1_n_3 ;
  wire \p_Val2_8_s_reg_1295_reg[23]_i_1_n_0 ;
  wire \p_Val2_8_s_reg_1295_reg[23]_i_1_n_1 ;
  wire \p_Val2_8_s_reg_1295_reg[23]_i_1_n_2 ;
  wire \p_Val2_8_s_reg_1295_reg[23]_i_1_n_3 ;
  wire \p_Val2_8_s_reg_1295_reg[27]_i_1_n_0 ;
  wire \p_Val2_8_s_reg_1295_reg[27]_i_1_n_1 ;
  wire \p_Val2_8_s_reg_1295_reg[27]_i_1_n_2 ;
  wire \p_Val2_8_s_reg_1295_reg[27]_i_1_n_3 ;
  wire \p_Val2_8_s_reg_1295_reg[3]_i_1_n_0 ;
  wire \p_Val2_8_s_reg_1295_reg[3]_i_1_n_1 ;
  wire \p_Val2_8_s_reg_1295_reg[3]_i_1_n_2 ;
  wire \p_Val2_8_s_reg_1295_reg[3]_i_1_n_3 ;
  wire \p_Val2_8_s_reg_1295_reg[7]_i_1_n_0 ;
  wire \p_Val2_8_s_reg_1295_reg[7]_i_1_n_1 ;
  wire \p_Val2_8_s_reg_1295_reg[7]_i_1_n_2 ;
  wire \p_Val2_8_s_reg_1295_reg[7]_i_1_n_3 ;
  wire [28:13]p_Val2_s_10_fu_739_p2;
  wire [28:13]p_Val2_s_10_reg_1525;
  wire \p_Val2_s_10_reg_1525[14]_i_2_n_0 ;
  wire \p_Val2_s_10_reg_1525[14]_i_3_n_0 ;
  wire \p_Val2_s_10_reg_1525[14]_i_4_n_0 ;
  wire \p_Val2_s_10_reg_1525[14]_i_5_n_0 ;
  wire \p_Val2_s_10_reg_1525[17]_i_2_n_0 ;
  wire \p_Val2_s_10_reg_1525[17]_i_3_n_0 ;
  wire \p_Val2_s_10_reg_1525[17]_i_4_n_0 ;
  wire \p_Val2_s_10_reg_1525[17]_i_5_n_0 ;
  wire \p_Val2_s_10_reg_1525[21]_i_2_n_0 ;
  wire \p_Val2_s_10_reg_1525[21]_i_3_n_0 ;
  wire \p_Val2_s_10_reg_1525[21]_i_4_n_0 ;
  wire \p_Val2_s_10_reg_1525[21]_i_5_n_0 ;
  wire \p_Val2_s_10_reg_1525[25]_i_2_n_0 ;
  wire \p_Val2_s_10_reg_1525[25]_i_3_n_0 ;
  wire \p_Val2_s_10_reg_1525[25]_i_4_n_0 ;
  wire \p_Val2_s_10_reg_1525[25]_i_5_n_0 ;
  wire \p_Val2_s_10_reg_1525[25]_i_6_n_0 ;
  wire \p_Val2_s_10_reg_1525_reg[14]_i_1_n_0 ;
  wire \p_Val2_s_10_reg_1525_reg[14]_i_1_n_1 ;
  wire \p_Val2_s_10_reg_1525_reg[14]_i_1_n_2 ;
  wire \p_Val2_s_10_reg_1525_reg[14]_i_1_n_3 ;
  wire \p_Val2_s_10_reg_1525_reg[17]_i_1_n_0 ;
  wire \p_Val2_s_10_reg_1525_reg[17]_i_1_n_1 ;
  wire \p_Val2_s_10_reg_1525_reg[17]_i_1_n_2 ;
  wire \p_Val2_s_10_reg_1525_reg[17]_i_1_n_3 ;
  wire \p_Val2_s_10_reg_1525_reg[21]_i_1_n_0 ;
  wire \p_Val2_s_10_reg_1525_reg[21]_i_1_n_1 ;
  wire \p_Val2_s_10_reg_1525_reg[21]_i_1_n_2 ;
  wire \p_Val2_s_10_reg_1525_reg[21]_i_1_n_3 ;
  wire \p_Val2_s_10_reg_1525_reg[25]_i_1_n_1 ;
  wire \p_Val2_s_10_reg_1525_reg[25]_i_1_n_2 ;
  wire \p_Val2_s_10_reg_1525_reg[25]_i_1_n_3 ;
  wire [13:0]p_shl_cast_reg_1288_reg__0;
  wire [13:0]p_shl_reg_1232_reg__0;
  wire \rdata_reg[0]_i_3_n_0 ;
  wire \rdata_reg[10]_i_2_n_0 ;
  wire \rdata_reg[11]_i_2_n_0 ;
  wire \rdata_reg[12]_i_2_n_0 ;
  wire \rdata_reg[13]_i_2_n_0 ;
  wire \rdata_reg[14]_i_2_n_0 ;
  wire \rdata_reg[15]_i_2_n_0 ;
  wire \rdata_reg[16]_i_2_n_0 ;
  wire \rdata_reg[17]_i_2_n_0 ;
  wire \rdata_reg[18]_i_2_n_0 ;
  wire \rdata_reg[19]_i_2_n_0 ;
  wire \rdata_reg[1]_i_3_n_0 ;
  wire \rdata_reg[20]_i_2_n_0 ;
  wire \rdata_reg[21]_i_2_n_0 ;
  wire \rdata_reg[22]_i_2_n_0 ;
  wire \rdata_reg[23]_i_2_n_0 ;
  wire \rdata_reg[24]_i_2_n_0 ;
  wire \rdata_reg[25]_i_2_n_0 ;
  wire \rdata_reg[26]_i_2_n_0 ;
  wire \rdata_reg[27]_i_2_n_0 ;
  wire \rdata_reg[28]_i_2_n_0 ;
  wire \rdata_reg[29]_i_2_n_0 ;
  wire \rdata_reg[2]_i_3_n_0 ;
  wire \rdata_reg[30]_i_2_n_0 ;
  wire \rdata_reg[31]_i_4_n_0 ;
  wire \rdata_reg[31]_i_5_n_0 ;
  wire \rdata_reg[3]_i_3_n_0 ;
  wire \rdata_reg[4]_i_2_n_0 ;
  wire \rdata_reg[5]_i_2_n_0 ;
  wire \rdata_reg[6]_i_2_n_0 ;
  wire \rdata_reg[7]_i_4_n_0 ;
  wire \rdata_reg[8]_i_2_n_0 ;
  wire \rdata_reg[9]_i_2_n_0 ;
  wire reg_2320;
  wire \reg_232_reg[0]_i_2_n_0 ;
  wire \reg_232_reg[0]_i_3_n_0 ;
  wire \reg_232_reg[10]_i_2_n_0 ;
  wire \reg_232_reg[10]_i_3_n_0 ;
  wire \reg_232_reg[11]_i_2_n_0 ;
  wire \reg_232_reg[11]_i_3_n_0 ;
  wire \reg_232_reg[12]_i_2_n_0 ;
  wire \reg_232_reg[12]_i_3_n_0 ;
  wire \reg_232_reg[13]_i_3_n_0 ;
  wire \reg_232_reg[13]_i_4_n_0 ;
  wire \reg_232_reg[13]_i_5_n_0 ;
  wire \reg_232_reg[1]_i_2_n_0 ;
  wire \reg_232_reg[1]_i_3_n_0 ;
  wire \reg_232_reg[2]_i_2_n_0 ;
  wire \reg_232_reg[2]_i_3_n_0 ;
  wire \reg_232_reg[3]_i_2_n_0 ;
  wire \reg_232_reg[3]_i_3_n_0 ;
  wire \reg_232_reg[4]_i_2_n_0 ;
  wire \reg_232_reg[4]_i_3_n_0 ;
  wire \reg_232_reg[5]_i_2_n_0 ;
  wire \reg_232_reg[5]_i_3_n_0 ;
  wire \reg_232_reg[6]_i_2_n_0 ;
  wire \reg_232_reg[6]_i_3_n_0 ;
  wire \reg_232_reg[7]_i_2_n_0 ;
  wire \reg_232_reg[7]_i_3_n_0 ;
  wire \reg_232_reg[8]_i_2_n_0 ;
  wire \reg_232_reg[8]_i_3_n_0 ;
  wire \reg_232_reg[9]_i_2_n_0 ;
  wire \reg_232_reg[9]_i_3_n_0 ;
  wire regs_in_V_ce0;
  wire regs_in_V_ce0337_out;
  wire [15:2]regs_in_V_q0;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [14:14]scaled_power_V_2_reg_1572;
  wire [14:14]scaled_power_V_3_reg_1624;
  wire [14:14]scaled_power_V_4_reg_1510;
  wire [14:14]scaled_power_V_5_reg_1655;
  wire [14:14]scaled_power_V_reg_1531;
  wire [14:14]scaled_power_V_s_reg_1459;
  wire tmp_13_reg_1300;
  wire tmp_15_cast_reg_14440;
  wire \tmp_15_cast_reg_1444_reg_n_0_[13] ;
  wire \tmp_15_cast_reg_1444_reg_n_0_[14] ;
  wire \tmp_15_cast_reg_1444_reg_n_0_[15] ;
  wire \tmp_15_cast_reg_1444_reg_n_0_[16] ;
  wire \tmp_15_cast_reg_1444_reg_n_0_[17] ;
  wire \tmp_15_cast_reg_1444_reg_n_0_[18] ;
  wire \tmp_15_cast_reg_1444_reg_n_0_[19] ;
  wire \tmp_15_cast_reg_1444_reg_n_0_[20] ;
  wire \tmp_15_cast_reg_1444_reg_n_0_[21] ;
  wire \tmp_15_cast_reg_1444_reg_n_0_[22] ;
  wire \tmp_15_cast_reg_1444_reg_n_0_[23] ;
  wire \tmp_15_cast_reg_1444_reg_n_0_[24] ;
  wire \tmp_15_cast_reg_1444_reg_n_0_[25] ;
  wire tmp_15_fu_832_p2;
  wire tmp_15_reg_1561;
  wire \tmp_15_reg_1561[0]_i_10_n_0 ;
  wire \tmp_15_reg_1561[0]_i_11_n_0 ;
  wire \tmp_15_reg_1561[0]_i_12_n_0 ;
  wire \tmp_15_reg_1561[0]_i_13_n_0 ;
  wire \tmp_15_reg_1561[0]_i_14_n_0 ;
  wire \tmp_15_reg_1561[0]_i_3_n_0 ;
  wire \tmp_15_reg_1561[0]_i_4_n_0 ;
  wire \tmp_15_reg_1561[0]_i_5_n_0 ;
  wire \tmp_15_reg_1561[0]_i_6_n_0 ;
  wire \tmp_15_reg_1561[0]_i_7_n_0 ;
  wire \tmp_15_reg_1561[0]_i_8_n_0 ;
  wire \tmp_15_reg_1561[0]_i_9_n_0 ;
  wire \tmp_15_reg_1561_reg[0]_i_1_n_1 ;
  wire \tmp_15_reg_1561_reg[0]_i_1_n_2 ;
  wire \tmp_15_reg_1561_reg[0]_i_1_n_3 ;
  wire \tmp_15_reg_1561_reg[0]_i_2_n_0 ;
  wire \tmp_15_reg_1561_reg[0]_i_2_n_1 ;
  wire \tmp_15_reg_1561_reg[0]_i_2_n_2 ;
  wire \tmp_15_reg_1561_reg[0]_i_2_n_3 ;
  wire [13:0]tmp_1_reg_1221;
  wire [26:12]tmp_21_reg_1414;
  wire tmp_22_1_fu_686_p2;
  wire tmp_22_1_reg_1494;
  wire \tmp_22_1_reg_1494[0]_i_10_n_0 ;
  wire \tmp_22_1_reg_1494[0]_i_11_n_0 ;
  wire \tmp_22_1_reg_1494[0]_i_12_n_0 ;
  wire \tmp_22_1_reg_1494[0]_i_13_n_0 ;
  wire \tmp_22_1_reg_1494[0]_i_14_n_0 ;
  wire \tmp_22_1_reg_1494[0]_i_3_n_0 ;
  wire \tmp_22_1_reg_1494[0]_i_4_n_0 ;
  wire \tmp_22_1_reg_1494[0]_i_5_n_0 ;
  wire \tmp_22_1_reg_1494[0]_i_6_n_0 ;
  wire \tmp_22_1_reg_1494[0]_i_7_n_0 ;
  wire \tmp_22_1_reg_1494[0]_i_8_n_0 ;
  wire \tmp_22_1_reg_1494[0]_i_9_n_0 ;
  wire \tmp_22_1_reg_1494_reg[0]_i_1_n_1 ;
  wire \tmp_22_1_reg_1494_reg[0]_i_1_n_2 ;
  wire \tmp_22_1_reg_1494_reg[0]_i_1_n_3 ;
  wire \tmp_22_1_reg_1494_reg[0]_i_2_n_0 ;
  wire \tmp_22_1_reg_1494_reg[0]_i_2_n_1 ;
  wire \tmp_22_1_reg_1494_reg[0]_i_2_n_2 ;
  wire \tmp_22_1_reg_1494_reg[0]_i_2_n_3 ;
  wire tmp_22_2_fu_975_p2;
  wire tmp_22_2_reg_1613;
  wire \tmp_22_2_reg_1613[0]_i_10_n_0 ;
  wire \tmp_22_2_reg_1613[0]_i_11_n_0 ;
  wire \tmp_22_2_reg_1613[0]_i_12_n_0 ;
  wire \tmp_22_2_reg_1613[0]_i_13_n_0 ;
  wire \tmp_22_2_reg_1613[0]_i_14_n_0 ;
  wire \tmp_22_2_reg_1613[0]_i_3_n_0 ;
  wire \tmp_22_2_reg_1613[0]_i_4_n_0 ;
  wire \tmp_22_2_reg_1613[0]_i_5_n_0 ;
  wire \tmp_22_2_reg_1613[0]_i_6_n_0 ;
  wire \tmp_22_2_reg_1613[0]_i_7_n_0 ;
  wire \tmp_22_2_reg_1613[0]_i_8_n_0 ;
  wire \tmp_22_2_reg_1613[0]_i_9_n_0 ;
  wire \tmp_22_2_reg_1613_reg[0]_i_1_n_1 ;
  wire \tmp_22_2_reg_1613_reg[0]_i_1_n_2 ;
  wire \tmp_22_2_reg_1613_reg[0]_i_1_n_3 ;
  wire \tmp_22_2_reg_1613_reg[0]_i_2_n_0 ;
  wire \tmp_22_2_reg_1613_reg[0]_i_2_n_1 ;
  wire \tmp_22_2_reg_1613_reg[0]_i_2_n_2 ;
  wire \tmp_22_2_reg_1613_reg[0]_i_2_n_3 ;
  wire tmp_22_3_fu_1072_p2;
  wire tmp_22_3_reg_1644;
  wire \tmp_22_3_reg_1644[0]_i_10_n_0 ;
  wire \tmp_22_3_reg_1644[0]_i_11_n_0 ;
  wire \tmp_22_3_reg_1644[0]_i_12_n_0 ;
  wire \tmp_22_3_reg_1644[0]_i_13_n_0 ;
  wire \tmp_22_3_reg_1644[0]_i_14_n_0 ;
  wire \tmp_22_3_reg_1644[0]_i_3_n_0 ;
  wire \tmp_22_3_reg_1644[0]_i_4_n_0 ;
  wire \tmp_22_3_reg_1644[0]_i_5_n_0 ;
  wire \tmp_22_3_reg_1644[0]_i_6_n_0 ;
  wire \tmp_22_3_reg_1644[0]_i_7_n_0 ;
  wire \tmp_22_3_reg_1644[0]_i_8_n_0 ;
  wire \tmp_22_3_reg_1644[0]_i_9_n_0 ;
  wire \tmp_22_3_reg_1644_reg[0]_i_1_n_1 ;
  wire \tmp_22_3_reg_1644_reg[0]_i_1_n_2 ;
  wire \tmp_22_3_reg_1644_reg[0]_i_1_n_3 ;
  wire \tmp_22_3_reg_1644_reg[0]_i_2_n_0 ;
  wire \tmp_22_3_reg_1644_reg[0]_i_2_n_1 ;
  wire \tmp_22_3_reg_1644_reg[0]_i_2_n_2 ;
  wire \tmp_22_3_reg_1644_reg[0]_i_2_n_3 ;
  wire tmp_22_4_fu_822_p2;
  wire tmp_22_4_reg_1556;
  wire \tmp_22_4_reg_1556[0]_i_10_n_0 ;
  wire \tmp_22_4_reg_1556[0]_i_11_n_0 ;
  wire \tmp_22_4_reg_1556[0]_i_12_n_0 ;
  wire \tmp_22_4_reg_1556[0]_i_13_n_0 ;
  wire \tmp_22_4_reg_1556[0]_i_14_n_0 ;
  wire \tmp_22_4_reg_1556[0]_i_3_n_0 ;
  wire \tmp_22_4_reg_1556[0]_i_4_n_0 ;
  wire \tmp_22_4_reg_1556[0]_i_5_n_0 ;
  wire \tmp_22_4_reg_1556[0]_i_6_n_0 ;
  wire \tmp_22_4_reg_1556[0]_i_7_n_0 ;
  wire \tmp_22_4_reg_1556[0]_i_8_n_0 ;
  wire \tmp_22_4_reg_1556[0]_i_9_n_0 ;
  wire \tmp_22_4_reg_1556_reg[0]_i_1_n_1 ;
  wire \tmp_22_4_reg_1556_reg[0]_i_1_n_2 ;
  wire \tmp_22_4_reg_1556_reg[0]_i_1_n_3 ;
  wire \tmp_22_4_reg_1556_reg[0]_i_2_n_0 ;
  wire \tmp_22_4_reg_1556_reg[0]_i_2_n_1 ;
  wire \tmp_22_4_reg_1556_reg[0]_i_2_n_2 ;
  wire \tmp_22_4_reg_1556_reg[0]_i_2_n_3 ;
  wire tmp_22_5_fu_1140_p2;
  wire tmp_22_5_reg_1665;
  wire \tmp_22_5_reg_1665[0]_i_10_n_0 ;
  wire \tmp_22_5_reg_1665[0]_i_11_n_0 ;
  wire \tmp_22_5_reg_1665[0]_i_12_n_0 ;
  wire \tmp_22_5_reg_1665[0]_i_13_n_0 ;
  wire \tmp_22_5_reg_1665[0]_i_14_n_0 ;
  wire \tmp_22_5_reg_1665[0]_i_3_n_0 ;
  wire \tmp_22_5_reg_1665[0]_i_4_n_0 ;
  wire \tmp_22_5_reg_1665[0]_i_5_n_0 ;
  wire \tmp_22_5_reg_1665[0]_i_6_n_0 ;
  wire \tmp_22_5_reg_1665[0]_i_7_n_0 ;
  wire \tmp_22_5_reg_1665[0]_i_8_n_0 ;
  wire \tmp_22_5_reg_1665[0]_i_9_n_0 ;
  wire \tmp_22_5_reg_1665_reg[0]_i_1_n_1 ;
  wire \tmp_22_5_reg_1665_reg[0]_i_1_n_2 ;
  wire \tmp_22_5_reg_1665_reg[0]_i_1_n_3 ;
  wire \tmp_22_5_reg_1665_reg[0]_i_2_n_0 ;
  wire \tmp_22_5_reg_1665_reg[0]_i_2_n_1 ;
  wire \tmp_22_5_reg_1665_reg[0]_i_2_n_2 ;
  wire \tmp_22_5_reg_1665_reg[0]_i_2_n_3 ;
  wire [0:0]tmp_22_fu_554_p3;
  wire [40:13]tmp_25_fu_442_p3;
  wire [27:13]tmp_27_reg_1541;
  wire [0:0]tmp_28_fu_809_p3;
  wire [40:13]tmp_2_fu_377_p3;
  wire [40:13]tmp_31_fu_459_p3;
  wire [27:13]tmp_33_reg_1577;
  wire [0:0]tmp_34_fu_877_p3;
  wire [27:13]tmp_39_reg_1474;
  wire [0:0]tmp_40_fu_644_p3;
  wire [40:13]tmp_43_fu_476_p3;
  wire [27:13]tmp_45_reg_1629;
  wire [0:0]tmp_46_fu_1020_p3;
  wire [27:0]tmp_49_reg_1404;
  wire tmp_51_reg_1248;
  wire [26:0]tmp_53_reg_1384;
  wire tmp_55_reg_1336;
  wire [27:0]tmp_57_reg_1429;
  wire tmp_59_reg_1347;
  wire \tmp_59_reg_1347[0]_i_2_n_0 ;
  wire \tmp_59_reg_1347[0]_i_3_n_0 ;
  wire \tmp_59_reg_1347[0]_i_4_n_0 ;
  wire \tmp_59_reg_1347[0]_i_5_n_0 ;
  wire \tmp_59_reg_1347_reg[0]_i_1_n_1 ;
  wire \tmp_59_reg_1347_reg[0]_i_1_n_2 ;
  wire \tmp_59_reg_1347_reg[0]_i_1_n_3 ;
  wire [27:13]tmp_5_reg_1484;
  wire [27:0]tmp_61_reg_1469;
  wire tmp_63_reg_1282;
  wire [27:0]tmp_65_reg_1394;
  wire tmp_67_reg_1358;
  wire \tmp_67_reg_1358[0]_i_3_n_0 ;
  wire \tmp_67_reg_1358[0]_i_4_n_0 ;
  wire \tmp_67_reg_1358[0]_i_5_n_0 ;
  wire \tmp_67_reg_1358[0]_i_6_n_0 ;
  wire \tmp_67_reg_1358_reg[0]_i_2_n_1 ;
  wire \tmp_67_reg_1358_reg[0]_i_2_n_2 ;
  wire \tmp_67_reg_1358_reg[0]_i_2_n_3 ;
  wire \tmp_67_reg_1358_reg[0]_i_2_n_5 ;
  wire \tmp_67_reg_1358_reg[0]_i_2_n_6 ;
  wire \tmp_67_reg_1358_reg[0]_i_2_n_7 ;
  wire [27:0]tmp_69_reg_1520;
  wire [0:0]tmp_6_fu_673_p3;
  wire [13:0]tmp_7_reg_1237;
  wire tmp_7_reg_12370;
  wire [0:0]\NLW_neg_ti1_reg_1489_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti1_reg_1489_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti1_reg_1489_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti1_reg_1489_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti1_reg_1489_reg[28]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_neg_ti1_reg_1489_reg[28]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti2_reg_1419_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti2_reg_1419_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti2_reg_1419_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti2_reg_1419_reg[28]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_neg_ti2_reg_1419_reg[28]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_neg_ti3_reg_1546_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti3_reg_1546_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti3_reg_1546_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti3_reg_1546_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti3_reg_1546_reg[28]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_neg_ti3_reg_1546_reg[28]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_neg_ti4_reg_1582_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti4_reg_1582_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti4_reg_1582_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti4_reg_1582_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti4_reg_1582_reg[28]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_neg_ti4_reg_1582_reg[28]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_neg_ti9_reg_1479_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti9_reg_1479_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti9_reg_1479_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti9_reg_1479_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti9_reg_1479_reg[28]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_neg_ti9_reg_1479_reg[28]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_neg_ti_reg_1634_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti_reg_1634_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti_reg_1634_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti_reg_1634_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti_reg_1634_reg[28]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_neg_ti_reg_1634_reg[28]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_p_Val2_11_1_reg_1453_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_p_Val2_11_1_reg_1453_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_Val2_11_1_reg_1453_reg[28]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_p_Val2_11_2_reg_1566_reg[14]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_11_2_reg_1566_reg[25]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_p_Val2_11_3_reg_1618_reg[14]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_11_3_reg_1618_reg[25]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_p_Val2_11_4_reg_1504_reg[14]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_11_4_reg_1504_reg[25]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_p_Val2_11_5_reg_1649_reg[14]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_11_5_reg_1649_reg[25]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_p_Val2_6_2_reg_1306_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_6_2_reg_1306_reg[27]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_6_3_reg_1311_reg[27]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_6_5_reg_1321_reg[27]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_p_Val2_6_reg_1261_reg[27]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_Val2_6_reg_1261_reg[27]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_p_Val2_8_1_reg_1353_reg[16]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_p_Val2_8_2_reg_1242_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_8_2_reg_1242_reg[26]_i_2_CO_UNCONNECTED ;
  wire [0:0]\NLW_p_Val2_8_6_reg_1342_reg[16]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_p_Val2_8_8_reg_1277_reg[15]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_p_Val2_s_10_reg_1525_reg[14]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_s_10_reg_1525_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_13_reg_1300_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_13_reg_1300_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_15_reg_1561_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_15_reg_1561_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_22_1_reg_1494_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_22_1_reg_1494_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_22_2_reg_1613_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_22_2_reg_1613_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_22_3_reg_1644_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_22_3_reg_1644_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_22_4_reg_1556_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_22_4_reg_1556_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_22_5_reg_1665_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_22_5_reg_1665_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_55_reg_1336_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_55_reg_1336_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_59_reg_1347_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_63_reg_1282_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_63_reg_1282_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_67_reg_1358_reg[0]_i_2_CO_UNCONNECTED ;

  assign m_axi_m_V_ARADDR[31] = \<const0> ;
  assign m_axi_m_V_ARADDR[30] = \<const0> ;
  assign m_axi_m_V_ARADDR[29] = \<const0> ;
  assign m_axi_m_V_ARADDR[28] = \<const0> ;
  assign m_axi_m_V_ARADDR[27] = \<const0> ;
  assign m_axi_m_V_ARADDR[26] = \<const0> ;
  assign m_axi_m_V_ARADDR[25] = \<const0> ;
  assign m_axi_m_V_ARADDR[24] = \<const0> ;
  assign m_axi_m_V_ARADDR[23] = \<const0> ;
  assign m_axi_m_V_ARADDR[22] = \<const0> ;
  assign m_axi_m_V_ARADDR[21] = \<const0> ;
  assign m_axi_m_V_ARADDR[20] = \<const0> ;
  assign m_axi_m_V_ARADDR[19] = \<const0> ;
  assign m_axi_m_V_ARADDR[18] = \<const0> ;
  assign m_axi_m_V_ARADDR[17] = \<const0> ;
  assign m_axi_m_V_ARADDR[16] = \<const0> ;
  assign m_axi_m_V_ARADDR[15] = \<const0> ;
  assign m_axi_m_V_ARADDR[14] = \<const0> ;
  assign m_axi_m_V_ARADDR[13] = \<const0> ;
  assign m_axi_m_V_ARADDR[12] = \<const0> ;
  assign m_axi_m_V_ARADDR[11] = \<const0> ;
  assign m_axi_m_V_ARADDR[10] = \<const0> ;
  assign m_axi_m_V_ARADDR[9] = \<const0> ;
  assign m_axi_m_V_ARADDR[8] = \<const0> ;
  assign m_axi_m_V_ARADDR[7] = \<const0> ;
  assign m_axi_m_V_ARADDR[6] = \<const0> ;
  assign m_axi_m_V_ARADDR[5] = \<const0> ;
  assign m_axi_m_V_ARADDR[4] = \<const0> ;
  assign m_axi_m_V_ARADDR[3] = \<const0> ;
  assign m_axi_m_V_ARADDR[2] = \<const0> ;
  assign m_axi_m_V_ARADDR[1] = \<const0> ;
  assign m_axi_m_V_ARADDR[0] = \<const0> ;
  assign m_axi_m_V_ARBURST[1] = \<const0> ;
  assign m_axi_m_V_ARBURST[0] = \<const1> ;
  assign m_axi_m_V_ARCACHE[3] = \<const0> ;
  assign m_axi_m_V_ARCACHE[2] = \<const0> ;
  assign m_axi_m_V_ARCACHE[1] = \<const1> ;
  assign m_axi_m_V_ARCACHE[0] = \<const1> ;
  assign m_axi_m_V_ARID[0] = \<const0> ;
  assign m_axi_m_V_ARLEN[7] = \<const0> ;
  assign m_axi_m_V_ARLEN[6] = \<const0> ;
  assign m_axi_m_V_ARLEN[5] = \<const0> ;
  assign m_axi_m_V_ARLEN[4] = \<const0> ;
  assign m_axi_m_V_ARLEN[3] = \<const0> ;
  assign m_axi_m_V_ARLEN[2] = \<const0> ;
  assign m_axi_m_V_ARLEN[1] = \<const0> ;
  assign m_axi_m_V_ARLEN[0] = \<const0> ;
  assign m_axi_m_V_ARLOCK[1] = \<const0> ;
  assign m_axi_m_V_ARLOCK[0] = \<const0> ;
  assign m_axi_m_V_ARPROT[2] = \<const0> ;
  assign m_axi_m_V_ARPROT[1] = \<const0> ;
  assign m_axi_m_V_ARPROT[0] = \<const0> ;
  assign m_axi_m_V_ARQOS[3] = \<const0> ;
  assign m_axi_m_V_ARQOS[2] = \<const0> ;
  assign m_axi_m_V_ARQOS[1] = \<const0> ;
  assign m_axi_m_V_ARQOS[0] = \<const0> ;
  assign m_axi_m_V_ARREGION[3] = \<const0> ;
  assign m_axi_m_V_ARREGION[2] = \<const0> ;
  assign m_axi_m_V_ARREGION[1] = \<const0> ;
  assign m_axi_m_V_ARREGION[0] = \<const0> ;
  assign m_axi_m_V_ARSIZE[2] = \<const0> ;
  assign m_axi_m_V_ARSIZE[1] = \<const1> ;
  assign m_axi_m_V_ARSIZE[0] = \<const0> ;
  assign m_axi_m_V_ARUSER[0] = \<const0> ;
  assign m_axi_m_V_ARVALID = \<const0> ;
  assign m_axi_m_V_AWADDR[31:2] = \^m_axi_m_V_AWADDR [31:2];
  assign m_axi_m_V_AWADDR[1] = \<const0> ;
  assign m_axi_m_V_AWADDR[0] = \<const0> ;
  assign m_axi_m_V_AWBURST[1] = \<const0> ;
  assign m_axi_m_V_AWBURST[0] = \<const1> ;
  assign m_axi_m_V_AWCACHE[3] = \<const0> ;
  assign m_axi_m_V_AWCACHE[2] = \<const0> ;
  assign m_axi_m_V_AWCACHE[1] = \<const1> ;
  assign m_axi_m_V_AWCACHE[0] = \<const1> ;
  assign m_axi_m_V_AWID[0] = \<const0> ;
  assign m_axi_m_V_AWLEN[7] = \<const0> ;
  assign m_axi_m_V_AWLEN[6] = \<const0> ;
  assign m_axi_m_V_AWLEN[5] = \<const0> ;
  assign m_axi_m_V_AWLEN[4] = \<const0> ;
  assign m_axi_m_V_AWLEN[3:0] = \^m_axi_m_V_AWLEN [3:0];
  assign m_axi_m_V_AWLOCK[1] = \<const0> ;
  assign m_axi_m_V_AWLOCK[0] = \<const0> ;
  assign m_axi_m_V_AWPROT[2] = \<const0> ;
  assign m_axi_m_V_AWPROT[1] = \<const0> ;
  assign m_axi_m_V_AWPROT[0] = \<const0> ;
  assign m_axi_m_V_AWQOS[3] = \<const0> ;
  assign m_axi_m_V_AWQOS[2] = \<const0> ;
  assign m_axi_m_V_AWQOS[1] = \<const0> ;
  assign m_axi_m_V_AWQOS[0] = \<const0> ;
  assign m_axi_m_V_AWREGION[3] = \<const0> ;
  assign m_axi_m_V_AWREGION[2] = \<const0> ;
  assign m_axi_m_V_AWREGION[1] = \<const0> ;
  assign m_axi_m_V_AWREGION[0] = \<const0> ;
  assign m_axi_m_V_AWSIZE[2] = \<const0> ;
  assign m_axi_m_V_AWSIZE[1] = \<const1> ;
  assign m_axi_m_V_AWSIZE[0] = \<const0> ;
  assign m_axi_m_V_AWUSER[0] = \<const0> ;
  assign m_axi_m_V_WID[0] = \<const0> ;
  assign m_axi_m_V_WUSER[0] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE \OP1_V_1_cast_reg_1210_reg[0] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(p_Val2_4_1_cast_fu_259_p1[13]),
        .Q(OP1_V_1_cast_reg_1210[0]),
        .R(1'b0));
  FDRE \OP1_V_1_cast_reg_1210_reg[10] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(p_Val2_4_1_cast_fu_259_p1[23]),
        .Q(OP1_V_1_cast_reg_1210[10]),
        .R(1'b0));
  FDRE \OP1_V_1_cast_reg_1210_reg[11] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(p_Val2_4_1_cast_fu_259_p1[24]),
        .Q(OP1_V_1_cast_reg_1210[11]),
        .R(1'b0));
  FDRE \OP1_V_1_cast_reg_1210_reg[12] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(p_Val2_4_1_cast_fu_259_p1[25]),
        .Q(OP1_V_1_cast_reg_1210[12]),
        .R(1'b0));
  FDRE \OP1_V_1_cast_reg_1210_reg[13] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(p_Val2_4_1_cast_fu_259_p1[26]),
        .Q(OP1_V_1_cast_reg_1210[13]),
        .R(1'b0));
  FDRE \OP1_V_1_cast_reg_1210_reg[1] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(p_Val2_4_1_cast_fu_259_p1[14]),
        .Q(OP1_V_1_cast_reg_1210[1]),
        .R(1'b0));
  FDRE \OP1_V_1_cast_reg_1210_reg[2] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(p_Val2_4_1_cast_fu_259_p1[15]),
        .Q(OP1_V_1_cast_reg_1210[2]),
        .R(1'b0));
  FDRE \OP1_V_1_cast_reg_1210_reg[3] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(p_Val2_4_1_cast_fu_259_p1[16]),
        .Q(OP1_V_1_cast_reg_1210[3]),
        .R(1'b0));
  FDRE \OP1_V_1_cast_reg_1210_reg[4] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(p_Val2_4_1_cast_fu_259_p1[17]),
        .Q(OP1_V_1_cast_reg_1210[4]),
        .R(1'b0));
  FDRE \OP1_V_1_cast_reg_1210_reg[5] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(p_Val2_4_1_cast_fu_259_p1[18]),
        .Q(OP1_V_1_cast_reg_1210[5]),
        .R(1'b0));
  FDRE \OP1_V_1_cast_reg_1210_reg[6] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(p_Val2_4_1_cast_fu_259_p1[19]),
        .Q(OP1_V_1_cast_reg_1210[6]),
        .R(1'b0));
  FDRE \OP1_V_1_cast_reg_1210_reg[7] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(p_Val2_4_1_cast_fu_259_p1[20]),
        .Q(OP1_V_1_cast_reg_1210[7]),
        .R(1'b0));
  FDRE \OP1_V_1_cast_reg_1210_reg[8] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(p_Val2_4_1_cast_fu_259_p1[21]),
        .Q(OP1_V_1_cast_reg_1210[8]),
        .R(1'b0));
  FDRE \OP1_V_1_cast_reg_1210_reg[9] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(p_Val2_4_1_cast_fu_259_p1[22]),
        .Q(OP1_V_1_cast_reg_1210[9]),
        .R(1'b0));
  VCC VCC
       (.P(\<const1> ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_pp0_stage5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    ap_reg_ioackin_m_V_AWREADY_i_3
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_reg_ioackin_m_V_AWREADY1));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_m_V_AWREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(mixer_m_V_m_axi_U_n_9),
        .Q(ap_reg_ioackin_m_V_AWREADY_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ap_reg_ioackin_m_V_WREADY_i_4
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(ap_reg_ioackin_m_V_WREADY_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_m_V_WREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(mixer_m_V_m_axi_U_n_11),
        .Q(ap_reg_ioackin_m_V_WREADY_reg_n_0),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_51_reg_1248_reg[0] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_51_reg_1248),
        .Q(ap_reg_pp0_iter1_tmp_51_reg_1248),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_63_reg_1282_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(tmp_63_reg_1282),
        .Q(ap_reg_pp0_iter1_tmp_63_reg_1282),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_1237_reg[0] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_7_reg_1237[0]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_1237[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_1237_reg[10] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_7_reg_1237[10]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_1237[10]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_1237_reg[11] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_7_reg_1237[11]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_1237[11]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_1237_reg[12] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_7_reg_1237[12]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_1237[12]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_1237_reg[13] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_7_reg_1237[13]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_1237[13]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_1237_reg[1] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_7_reg_1237[1]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_1237[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_1237_reg[2] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_7_reg_1237[2]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_1237[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_1237_reg[3] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_7_reg_1237[3]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_1237[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_1237_reg[4] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_7_reg_1237[4]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_1237[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_1237_reg[5] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_7_reg_1237[5]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_1237[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_1237_reg[6] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_7_reg_1237[6]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_1237[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_1237_reg[7] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_7_reg_1237[7]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_1237[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_1237_reg[8] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_7_reg_1237[8]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_1237[8]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_7_reg_1237_reg[9] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_7_reg_1237[9]),
        .Q(ap_reg_pp0_iter1_tmp_7_reg_1237[9]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_13_reg_1300_reg[0] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_13_reg_1300),
        .Q(ap_reg_pp0_iter2_tmp_13_reg_1300),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_51_reg_1248_reg[0] 
       (.C(ap_clk),
        .CE(ce4),
        .D(ap_reg_pp0_iter1_tmp_51_reg_1248),
        .Q(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_55_reg_1336_reg[0] 
       (.C(ap_clk),
        .CE(ce1),
        .D(tmp_55_reg_1336),
        .Q(ap_reg_pp0_iter2_tmp_55_reg_1336),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_59_reg_1347_reg[0] 
       (.C(ap_clk),
        .CE(ce1),
        .D(tmp_59_reg_1347),
        .Q(ap_reg_pp0_iter2_tmp_59_reg_1347),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_63_reg_1282_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_reg_pp0_iter1_tmp_63_reg_1282),
        .Q(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_67_reg_1358_reg[0] 
       (.C(ap_clk),
        .CE(ce1),
        .D(tmp_67_reg_1358),
        .Q(ap_reg_pp0_iter2_tmp_67_reg_1358),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_1237_reg[0] 
       (.C(ap_clk),
        .CE(ce4),
        .D(ap_reg_pp0_iter1_tmp_7_reg_1237[0]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_1237[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_1237_reg[10] 
       (.C(ap_clk),
        .CE(ce4),
        .D(ap_reg_pp0_iter1_tmp_7_reg_1237[10]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_1237[10]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_1237_reg[11] 
       (.C(ap_clk),
        .CE(ce4),
        .D(ap_reg_pp0_iter1_tmp_7_reg_1237[11]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_1237[11]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_1237_reg[12] 
       (.C(ap_clk),
        .CE(ce4),
        .D(ap_reg_pp0_iter1_tmp_7_reg_1237[12]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_1237[12]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_1237_reg[13] 
       (.C(ap_clk),
        .CE(ce4),
        .D(ap_reg_pp0_iter1_tmp_7_reg_1237[13]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_1237[13]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_1237_reg[1] 
       (.C(ap_clk),
        .CE(ce4),
        .D(ap_reg_pp0_iter1_tmp_7_reg_1237[1]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_1237[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_1237_reg[2] 
       (.C(ap_clk),
        .CE(ce4),
        .D(ap_reg_pp0_iter1_tmp_7_reg_1237[2]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_1237[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_1237_reg[3] 
       (.C(ap_clk),
        .CE(ce4),
        .D(ap_reg_pp0_iter1_tmp_7_reg_1237[3]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_1237[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_1237_reg[4] 
       (.C(ap_clk),
        .CE(ce4),
        .D(ap_reg_pp0_iter1_tmp_7_reg_1237[4]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_1237[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_1237_reg[5] 
       (.C(ap_clk),
        .CE(ce4),
        .D(ap_reg_pp0_iter1_tmp_7_reg_1237[5]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_1237[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_1237_reg[6] 
       (.C(ap_clk),
        .CE(ce4),
        .D(ap_reg_pp0_iter1_tmp_7_reg_1237[6]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_1237[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_1237_reg[7] 
       (.C(ap_clk),
        .CE(ce4),
        .D(ap_reg_pp0_iter1_tmp_7_reg_1237[7]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_1237[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_1237_reg[8] 
       (.C(ap_clk),
        .CE(ce4),
        .D(ap_reg_pp0_iter1_tmp_7_reg_1237[8]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_1237[8]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_7_reg_1237_reg[9] 
       (.C(ap_clk),
        .CE(ce4),
        .D(ap_reg_pp0_iter1_tmp_7_reg_1237[9]),
        .Q(ap_reg_pp0_iter2_tmp_7_reg_1237[9]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_tmp_13_reg_1300_reg[0] 
       (.C(ap_clk),
        .CE(ce5),
        .D(ap_reg_pp0_iter2_tmp_13_reg_1300),
        .Q(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_tmp_55_reg_1336_reg[0] 
       (.C(ap_clk),
        .CE(ce1),
        .D(ap_reg_pp0_iter2_tmp_55_reg_1336),
        .Q(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_tmp_59_reg_1347_reg[0] 
       (.C(ap_clk),
        .CE(ce1),
        .D(ap_reg_pp0_iter2_tmp_59_reg_1347),
        .Q(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_tmp_67_reg_1358_reg[0] 
       (.C(ap_clk),
        .CE(ce1),
        .D(ap_reg_pp0_iter2_tmp_67_reg_1358),
        .Q(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_AXILiteS_s_axi mixer_AXILiteS_s_axi_U
       (.D(regs_in_V_q0),
        .DOADO({mixer_AXILiteS_s_axi_U_n_0,mixer_AXILiteS_s_axi_U_n_1,mixer_AXILiteS_s_axi_U_n_2,mixer_AXILiteS_s_axi_U_n_3,mixer_AXILiteS_s_axi_U_n_4,mixer_AXILiteS_s_axi_U_n_5,mixer_AXILiteS_s_axi_U_n_6,mixer_AXILiteS_s_axi_U_n_7,mixer_AXILiteS_s_axi_U_n_8,mixer_AXILiteS_s_axi_U_n_9,mixer_AXILiteS_s_axi_U_n_10,mixer_AXILiteS_s_axi_U_n_11,mixer_AXILiteS_s_axi_U_n_12,mixer_AXILiteS_s_axi_U_n_13,mixer_AXILiteS_s_axi_U_n_14,mixer_AXILiteS_s_axi_U_n_15,mixer_AXILiteS_s_axi_U_n_16,mixer_AXILiteS_s_axi_U_n_17,mixer_AXILiteS_s_axi_U_n_18,mixer_AXILiteS_s_axi_U_n_19,mixer_AXILiteS_s_axi_U_n_20,mixer_AXILiteS_s_axi_U_n_21,mixer_AXILiteS_s_axi_U_n_22,mixer_AXILiteS_s_axi_U_n_23,mixer_AXILiteS_s_axi_U_n_24,mixer_AXILiteS_s_axi_U_n_25,mixer_AXILiteS_s_axi_U_n_26,mixer_AXILiteS_s_axi_U_n_27}),
        .DOBDO({mixer_AXILiteS_s_axi_U_n_28,mixer_AXILiteS_s_axi_U_n_29,mixer_AXILiteS_s_axi_U_n_30,mixer_AXILiteS_s_axi_U_n_31,mixer_AXILiteS_s_axi_U_n_32,mixer_AXILiteS_s_axi_U_n_33,mixer_AXILiteS_s_axi_U_n_34,mixer_AXILiteS_s_axi_U_n_35,mixer_AXILiteS_s_axi_U_n_36,mixer_AXILiteS_s_axi_U_n_37,mixer_AXILiteS_s_axi_U_n_38,mixer_AXILiteS_s_axi_U_n_39,mixer_AXILiteS_s_axi_U_n_40,mixer_AXILiteS_s_axi_U_n_41,mixer_AXILiteS_s_axi_U_n_42,mixer_AXILiteS_s_axi_U_n_43,mixer_AXILiteS_s_axi_U_n_44,mixer_AXILiteS_s_axi_U_n_45,mixer_AXILiteS_s_axi_U_n_46,mixer_AXILiteS_s_axi_U_n_47,mixer_AXILiteS_s_axi_U_n_48,mixer_AXILiteS_s_axi_U_n_49,mixer_AXILiteS_s_axi_U_n_50,mixer_AXILiteS_s_axi_U_n_51,mixer_AXILiteS_s_axi_U_n_52,mixer_AXILiteS_s_axi_U_n_53,mixer_AXILiteS_s_axi_U_n_54,mixer_AXILiteS_s_axi_U_n_55,mixer_AXILiteS_s_axi_U_n_56,mixer_AXILiteS_s_axi_U_n_57,mixer_AXILiteS_s_axi_U_n_58,mixer_AXILiteS_s_axi_U_n_59}),
        .Q({ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg_n_0_[0] }),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[3] (mixer_m_V_m_axi_U_n_0),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_block_pp0_stage0_01001(ap_block_pp0_stage0_01001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter10(ap_enable_reg_pp0_iter10),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_ready(ap_ready),
        .ap_start(ap_start),
        .full_n_reg(mixer_m_V_m_axi_U_n_10),
        .\int_regs_in_V_shift_reg[0]_0 (mixer_AXILiteS_s_axi_U_n_66),
        .interrupt(interrupt),
        .\rdata_reg[0]_i_3 (\rdata_reg[0]_i_3_n_0 ),
        .\rdata_reg[10]_i_2 (\rdata_reg[10]_i_2_n_0 ),
        .\rdata_reg[11]_i_2 (\rdata_reg[11]_i_2_n_0 ),
        .\rdata_reg[12]_i_2 (\rdata_reg[12]_i_2_n_0 ),
        .\rdata_reg[13]_i_2 (\rdata_reg[13]_i_2_n_0 ),
        .\rdata_reg[14]_i_2 (\rdata_reg[14]_i_2_n_0 ),
        .\rdata_reg[15]_i_2 (\rdata_reg[15]_i_2_n_0 ),
        .\rdata_reg[16]_i_2 (\rdata_reg[16]_i_2_n_0 ),
        .\rdata_reg[17]_i_2 (\rdata_reg[17]_i_2_n_0 ),
        .\rdata_reg[18]_i_2 (\rdata_reg[18]_i_2_n_0 ),
        .\rdata_reg[19]_i_2 (\rdata_reg[19]_i_2_n_0 ),
        .\rdata_reg[1]_i_3 (\rdata_reg[1]_i_3_n_0 ),
        .\rdata_reg[20]_i_2 (\rdata_reg[20]_i_2_n_0 ),
        .\rdata_reg[21]_i_2 (\rdata_reg[21]_i_2_n_0 ),
        .\rdata_reg[22]_i_2 (\rdata_reg[22]_i_2_n_0 ),
        .\rdata_reg[23]_i_2 (\rdata_reg[23]_i_2_n_0 ),
        .\rdata_reg[24]_i_2 (\rdata_reg[24]_i_2_n_0 ),
        .\rdata_reg[25]_i_2 (\rdata_reg[25]_i_2_n_0 ),
        .\rdata_reg[26]_i_2 (\rdata_reg[26]_i_2_n_0 ),
        .\rdata_reg[27]_i_2 (\rdata_reg[27]_i_2_n_0 ),
        .\rdata_reg[28]_i_2 (\rdata_reg[28]_i_2_n_0 ),
        .\rdata_reg[29]_i_2 (\rdata_reg[29]_i_2_n_0 ),
        .\rdata_reg[2]_i_3 (\rdata_reg[2]_i_3_n_0 ),
        .\rdata_reg[30]_i_2 (\rdata_reg[30]_i_2_n_0 ),
        .\rdata_reg[31]_i_4 (mixer_AXILiteS_s_axi_U_n_61),
        .\rdata_reg[31]_i_4_0 (\rdata_reg[31]_i_4_n_0 ),
        .\rdata_reg[31]_i_5 (\rdata_reg[31]_i_5_n_0 ),
        .\rdata_reg[3]_i_3 (\rdata_reg[3]_i_3_n_0 ),
        .\rdata_reg[4]_i_2 (\rdata_reg[4]_i_2_n_0 ),
        .\rdata_reg[5]_i_2 (\rdata_reg[5]_i_2_n_0 ),
        .\rdata_reg[6]_i_2 (\rdata_reg[6]_i_2_n_0 ),
        .\rdata_reg[7]_i_4 (\rdata_reg[7]_i_4_n_0 ),
        .\rdata_reg[8]_i_2 (\rdata_reg[8]_i_2_n_0 ),
        .\rdata_reg[9]_i_2 (\rdata_reg[9]_i_2_n_0 ),
        .\reg_232_reg[0]_i_2 (\reg_232_reg[0]_i_2_n_0 ),
        .\reg_232_reg[0]_i_3 (\reg_232_reg[0]_i_3_n_0 ),
        .\reg_232_reg[10]_i_2 (\reg_232_reg[10]_i_2_n_0 ),
        .\reg_232_reg[10]_i_3 (\reg_232_reg[10]_i_3_n_0 ),
        .\reg_232_reg[11]_i_2 (\reg_232_reg[11]_i_2_n_0 ),
        .\reg_232_reg[11]_i_3 (\reg_232_reg[11]_i_3_n_0 ),
        .\reg_232_reg[12]_i_2 (\reg_232_reg[12]_i_2_n_0 ),
        .\reg_232_reg[12]_i_3 (\reg_232_reg[12]_i_3_n_0 ),
        .\reg_232_reg[13]_i_3 (\reg_232_reg[13]_i_3_n_0 ),
        .\reg_232_reg[13]_i_4 (\reg_232_reg[13]_i_4_n_0 ),
        .\reg_232_reg[13]_i_5 (\reg_232_reg[13]_i_5_n_0 ),
        .\reg_232_reg[1]_i_2 (\reg_232_reg[1]_i_2_n_0 ),
        .\reg_232_reg[1]_i_3 (\reg_232_reg[1]_i_3_n_0 ),
        .\reg_232_reg[2]_i_2 (\reg_232_reg[2]_i_2_n_0 ),
        .\reg_232_reg[2]_i_3 (\reg_232_reg[2]_i_3_n_0 ),
        .\reg_232_reg[3]_i_2 (\reg_232_reg[3]_i_2_n_0 ),
        .\reg_232_reg[3]_i_3 (\reg_232_reg[3]_i_3_n_0 ),
        .\reg_232_reg[4]_i_2 (\reg_232_reg[4]_i_2_n_0 ),
        .\reg_232_reg[4]_i_3 (\reg_232_reg[4]_i_3_n_0 ),
        .\reg_232_reg[5]_i_2 (\reg_232_reg[5]_i_2_n_0 ),
        .\reg_232_reg[5]_i_3 (\reg_232_reg[5]_i_3_n_0 ),
        .\reg_232_reg[6]_i_2 (\reg_232_reg[6]_i_2_n_0 ),
        .\reg_232_reg[6]_i_3 (\reg_232_reg[6]_i_3_n_0 ),
        .\reg_232_reg[7]_i_2 (\reg_232_reg[7]_i_2_n_0 ),
        .\reg_232_reg[7]_i_3 (\reg_232_reg[7]_i_3_n_0 ),
        .\reg_232_reg[8]_i_2 (\reg_232_reg[8]_i_2_n_0 ),
        .\reg_232_reg[8]_i_3 (\reg_232_reg[8]_i_3_n_0 ),
        .\reg_232_reg[9]_i_2 (\reg_232_reg[9]_i_2_n_0 ),
        .\reg_232_reg[9]_i_3 (\reg_232_reg[9]_i_3_n_0 ),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID),
        .\tmp_7_reg_1237_reg[0] (mixer_AXILiteS_s_axi_U_n_60));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi mixer_m_V_m_axi_U
       (.AWLEN(\^m_axi_m_V_AWLEN ),
        .D(ap_NS_fsm),
        .E(reg_2320),
        .OP1_V_1_cast_reg_12100(OP1_V_1_cast_reg_12100),
        .Q({ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg_n_0_[0] }),
        .SR({mixer_m_V_m_axi_U_n_20,mixer_m_V_m_axi_U_n_21}),
        .\ap_CS_fsm_reg[1] (mixer_AXILiteS_s_axi_U_n_66),
        .\ap_CS_fsm_reg[4] (ap_reg_ioackin_m_V_WREADY_i_4_n_0),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_block_pp0_stage0_01001(ap_block_pp0_stage0_01001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter10(ap_enable_reg_pp0_iter10),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_ready(ap_ready),
        .ap_reg_ioackin_m_V_AWREADY1(ap_reg_ioackin_m_V_AWREADY1),
        .ap_reg_ioackin_m_V_AWREADY_reg(mixer_m_V_m_axi_U_n_9),
        .ap_reg_ioackin_m_V_AWREADY_reg_0(mixer_m_V_m_axi_U_n_10),
        .ap_reg_ioackin_m_V_AWREADY_reg_1(ap_reg_ioackin_m_V_AWREADY_reg_n_0),
        .ap_reg_ioackin_m_V_WREADY_reg(mixer_m_V_m_axi_U_n_11),
        .ap_reg_ioackin_m_V_WREADY_reg_0(ap_reg_ioackin_m_V_WREADY_reg_n_0),
        .ap_reg_pp0_iter2_tmp_51_reg_1248(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .ap_reg_pp0_iter2_tmp_63_reg_1282(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .ap_reg_pp0_iter3_tmp_13_reg_1300(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .ap_reg_pp0_iter3_tmp_55_reg_1336(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .ap_reg_pp0_iter3_tmp_59_reg_1347(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .ap_reg_pp0_iter3_tmp_67_reg_1358(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .\bin_s1_reg[0] (p_1_in),
        .\bin_s1_reg[0]_0 (mixer_m_V_m_axi_U_n_28),
        .\bin_s1_reg[0]_1 (grp_fu_613_ce),
        .\bin_s1_reg[0]_2 (grp_fu_533_ce),
        .\bin_s1_reg[0]_3 (grp_fu_528_ce),
        .\bin_s1_reg[0]_4 (p_2_in),
        .ce1(ce1),
        .ce3(ce3),
        .ce4(ce4),
        .ce5(ce5),
        .grp_fu_1184_ce(grp_fu_1184_ce),
        .grp_fu_1190_ce(grp_fu_1190_ce),
        .grp_fu_308_ce(grp_fu_308_ce),
        .\int_regs_in_V_shift_reg[0] (mixer_m_V_m_axi_U_n_0),
        .\int_regs_in_V_shift_reg[0]_0 (mixer_AXILiteS_s_axi_U_n_60),
        .m_axi_m_V_AWADDR(\^m_axi_m_V_AWADDR ),
        .m_axi_m_V_AWREADY(m_axi_m_V_AWREADY),
        .m_axi_m_V_AWVALID(m_axi_m_V_AWVALID),
        .m_axi_m_V_BREADY(m_axi_m_V_BREADY),
        .m_axi_m_V_BVALID(m_axi_m_V_BVALID),
        .m_axi_m_V_RREADY(m_axi_m_V_RREADY),
        .m_axi_m_V_RVALID(m_axi_m_V_RVALID),
        .m_axi_m_V_WDATA(m_axi_m_V_WDATA),
        .m_axi_m_V_WLAST(m_axi_m_V_WLAST),
        .m_axi_m_V_WREADY(m_axi_m_V_WREADY),
        .m_axi_m_V_WSTRB(m_axi_m_V_WSTRB),
        .m_axi_m_V_WVALID(m_axi_m_V_WVALID),
        .\neg_mul1_reg_1439_reg[60] (neg_mul1_reg_14390),
        .\neg_mul2_reg_1409_reg[60] (neg_mul2_reg_14090),
        .\neg_mul3_reg_1499_reg[60] (neg_mul3_reg_14990),
        .\neg_mul4_reg_1434_reg[60] (neg_mul4_reg_14340),
        .\neg_mul5_reg_1551_reg[60] (neg_mul5_reg_15510),
        .\neg_mul_reg_1592_reg[60] (neg_mul_reg_15920),
        .\neg_ti1_reg_1489_reg[13] (neg_ti1_reg_14890),
        .\neg_ti2_reg_1419_reg[12] (neg_ti2_reg_14190),
        .\neg_ti3_reg_1546_reg[13] (neg_ti3_reg_15460),
        .\neg_ti4_reg_1582_reg[13] (neg_ti4_reg_15820),
        .\neg_ti9_reg_1479_reg[13] (neg_ti9_reg_14790),
        .\neg_ti_reg_1634_reg[13] (neg_ti_reg_16340),
        .p_Val2_11_1_reg_1453(p_Val2_11_1_reg_1453[28]),
        .p_Val2_11_2_reg_1566(p_Val2_11_2_reg_1566[28]),
        .p_Val2_11_3_reg_1618(p_Val2_11_3_reg_1618[28]),
        .p_Val2_11_4_reg_1504(p_Val2_11_4_reg_1504[28]),
        .\p_Val2_11_5_reg_1649_reg[28] (\p_Val2_11_5_reg_1649_reg_n_0_[28] ),
        .\p_Val2_12_1_reg_1536_reg[15] ({mixer_m_V_m_axi_U_n_25,mixer_m_V_m_axi_U_n_26}),
        .\p_Val2_12_1_reg_1536_reg[15]_0 (data4),
        .\p_Val2_12_2_reg_1639_reg[15] ({mixer_m_V_m_axi_U_n_39,mixer_m_V_m_axi_U_n_40}),
        .\p_Val2_12_2_reg_1639_reg[15]_0 (p_Val2_12_2_reg_1639_reg__0),
        .\p_Val2_12_3_reg_1660_reg[15] ({mixer_m_V_m_axi_U_n_32,mixer_m_V_m_axi_U_n_33}),
        .\p_Val2_12_3_reg_1660_reg[15]_0 (p_Val2_12_3_reg_1660_reg__0),
        .\p_Val2_12_4_reg_1587_reg[15] ({mixer_m_V_m_axi_U_n_47,mixer_m_V_m_axi_U_n_48}),
        .\p_Val2_12_4_reg_1587_reg[15]_0 (p_Val2_12_4_reg_1587_reg__0),
        .\p_Val2_12_5_reg_1670_reg[15] (p_Val2_12_5_reg_1670_reg__0),
        .\p_Val2_12_5_reg_1670_reg[2] (p_1_in__0),
        .\p_Val2_7_reg_1597_reg[15] (p_Val2_7_reg_1597_reg__0),
        .\p_Val2_7_reg_1597_reg[3] (mixer_m_V_m_axi_U_n_89),
        .p_Val2_s_10_reg_1525(p_Val2_s_10_reg_1525[28]),
        .\q_tmp_reg[2] (ap_rst_n_inv),
        .regs_in_V_ce0(regs_in_V_ce0),
        .tmp_15_reg_1561(tmp_15_reg_1561),
        .\tmp_1_reg_1221_reg[0] (regs_in_V_ce0337_out),
        .tmp_22_1_reg_1494(tmp_22_1_reg_1494),
        .tmp_22_2_reg_1613(tmp_22_2_reg_1613),
        .tmp_22_3_reg_1644(tmp_22_3_reg_1644),
        .tmp_22_4_reg_1556(tmp_22_4_reg_1556),
        .tmp_22_5_reg_1665(tmp_22_5_reg_1665),
        .\tmp_7_reg_1237_reg[0] (tmp_7_reg_12370));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_41bkb mixer_mul_47ns_41bkb_U1
       (.ap_clk(ap_clk),
        .buff9(buff9),
        .grp_fu_308_ce(grp_fu_308_ce),
        .in0({tmp_51_reg_1248,\p_Val2_8_2_reg_1242_reg_n_0_[26] ,\p_Val2_8_2_reg_1242_reg_n_0_[25] ,\p_Val2_8_2_reg_1242_reg_n_0_[24] ,\p_Val2_8_2_reg_1242_reg_n_0_[23] ,\p_Val2_8_2_reg_1242_reg_n_0_[22] ,\p_Val2_8_2_reg_1242_reg_n_0_[21] ,\p_Val2_8_2_reg_1242_reg_n_0_[20] ,\p_Val2_8_2_reg_1242_reg_n_0_[19] ,\p_Val2_8_2_reg_1242_reg_n_0_[18] ,\p_Val2_8_2_reg_1242_reg_n_0_[17] ,\p_Val2_8_2_reg_1242_reg_n_0_[16] ,\p_Val2_8_2_reg_1242_reg_n_0_[15] ,\p_Val2_8_2_reg_1242_reg_n_0_[14] ,\p_Val2_8_2_reg_1242_reg_n_0_[13] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud mixer_mul_47ns_42cud_U2
       (.D({mixer_mul_47ns_42cud_U2_n_0,mixer_mul_47ns_42cud_U2_n_1,mixer_mul_47ns_42cud_U2_n_2,mixer_mul_47ns_42cud_U2_n_3,mixer_mul_47ns_42cud_U2_n_4,mixer_mul_47ns_42cud_U2_n_5,mixer_mul_47ns_42cud_U2_n_6,mixer_mul_47ns_42cud_U2_n_7,mixer_mul_47ns_42cud_U2_n_8,mixer_mul_47ns_42cud_U2_n_9,mixer_mul_47ns_42cud_U2_n_10,mixer_mul_47ns_42cud_U2_n_11,mixer_mul_47ns_42cud_U2_n_12,mixer_mul_47ns_42cud_U2_n_13,mixer_mul_47ns_42cud_U2_n_14,mixer_mul_47ns_42cud_U2_n_15,mixer_mul_47ns_42cud_U2_n_16,mixer_mul_47ns_42cud_U2_n_17,mixer_mul_47ns_42cud_U2_n_18,mixer_mul_47ns_42cud_U2_n_19,mixer_mul_47ns_42cud_U2_n_20,mixer_mul_47ns_42cud_U2_n_21,mixer_mul_47ns_42cud_U2_n_22,mixer_mul_47ns_42cud_U2_n_23,mixer_mul_47ns_42cud_U2_n_24,mixer_mul_47ns_42cud_U2_n_25,mixer_mul_47ns_42cud_U2_n_26,mixer_mul_47ns_42cud_U2_n_27,mixer_mul_47ns_42cud_U2_n_28,mixer_mul_47ns_42cud_U2_n_29,mixer_mul_47ns_42cud_U2_n_30,mixer_mul_47ns_42cud_U2_n_31,mixer_mul_47ns_42cud_U2_n_32,mixer_mul_47ns_42cud_U2_n_33,mixer_mul_47ns_42cud_U2_n_34,mixer_mul_47ns_42cud_U2_n_35,mixer_mul_47ns_42cud_U2_n_36,mixer_mul_47ns_42cud_U2_n_37,mixer_mul_47ns_42cud_U2_n_38,mixer_mul_47ns_42cud_U2_n_39,mixer_mul_47ns_42cud_U2_n_40,mixer_mul_47ns_42cud_U2_n_41,mixer_mul_47ns_42cud_U2_n_42,mixer_mul_47ns_42cud_U2_n_43,mixer_mul_47ns_42cud_U2_n_44,mixer_mul_47ns_42cud_U2_n_45,mixer_mul_47ns_42cud_U2_n_46,mixer_mul_47ns_42cud_U2_n_47,mixer_mul_47ns_42cud_U2_n_48,mixer_mul_47ns_42cud_U2_n_49,mixer_mul_47ns_42cud_U2_n_50,mixer_mul_47ns_42cud_U2_n_51,mixer_mul_47ns_42cud_U2_n_52,mixer_mul_47ns_42cud_U2_n_53,mixer_mul_47ns_42cud_U2_n_54,mixer_mul_47ns_42cud_U2_n_55,mixer_mul_47ns_42cud_U2_n_56,mixer_mul_47ns_42cud_U2_n_57,mixer_mul_47ns_42cud_U2_n_58,mixer_mul_47ns_42cud_U2_n_59}),
        .Q({mixer_mul_47ns_42cud_U2_n_60,mixer_mul_47ns_42cud_U2_n_61,mixer_mul_47ns_42cud_U2_n_62,mixer_mul_47ns_42cud_U2_n_63,mixer_mul_47ns_42cud_U2_n_64,mixer_mul_47ns_42cud_U2_n_65,mixer_mul_47ns_42cud_U2_n_66,mixer_mul_47ns_42cud_U2_n_67,mixer_mul_47ns_42cud_U2_n_68,mixer_mul_47ns_42cud_U2_n_69,mixer_mul_47ns_42cud_U2_n_70,mixer_mul_47ns_42cud_U2_n_71,mixer_mul_47ns_42cud_U2_n_72,mixer_mul_47ns_42cud_U2_n_73,mixer_mul_47ns_42cud_U2_n_74,mixer_mul_47ns_42cud_U2_n_75,mixer_mul_47ns_42cud_U2_n_76,mixer_mul_47ns_42cud_U2_n_77,mixer_mul_47ns_42cud_U2_n_78,mixer_mul_47ns_42cud_U2_n_79,mixer_mul_47ns_42cud_U2_n_80,mixer_mul_47ns_42cud_U2_n_81,mixer_mul_47ns_42cud_U2_n_82,mixer_mul_47ns_42cud_U2_n_83,mixer_mul_47ns_42cud_U2_n_84,mixer_mul_47ns_42cud_U2_n_85,mixer_mul_47ns_42cud_U2_n_86,mixer_mul_47ns_42cud_U2_n_87}),
        .ap_clk(ap_clk),
        .grp_fu_308_ce(grp_fu_308_ce),
        .in0({tmp_63_reg_1282,\p_Val2_8_8_reg_1277_reg_n_0_[27] ,\p_Val2_8_8_reg_1277_reg_n_0_[26] ,\p_Val2_8_8_reg_1277_reg_n_0_[25] ,\p_Val2_8_8_reg_1277_reg_n_0_[24] ,\p_Val2_8_8_reg_1277_reg_n_0_[23] ,\p_Val2_8_8_reg_1277_reg_n_0_[22] ,\p_Val2_8_8_reg_1277_reg_n_0_[21] ,\p_Val2_8_8_reg_1277_reg_n_0_[20] ,\p_Val2_8_8_reg_1277_reg_n_0_[19] ,\p_Val2_8_8_reg_1277_reg_n_0_[18] ,\p_Val2_8_8_reg_1277_reg_n_0_[17] ,\p_Val2_8_8_reg_1277_reg_n_0_[16] ,\p_Val2_8_8_reg_1277_reg_n_0_[15] ,\p_Val2_8_8_reg_1277_reg_n_0_[14] ,\p_Val2_8_8_reg_1277_reg_n_0_[13] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_0 mixer_mul_47ns_42cud_U3
       (.D({mixer_mul_47ns_42cud_U3_n_0,mixer_mul_47ns_42cud_U3_n_1,mixer_mul_47ns_42cud_U3_n_2,mixer_mul_47ns_42cud_U3_n_3,mixer_mul_47ns_42cud_U3_n_4,mixer_mul_47ns_42cud_U3_n_5,mixer_mul_47ns_42cud_U3_n_6,mixer_mul_47ns_42cud_U3_n_7,mixer_mul_47ns_42cud_U3_n_8,mixer_mul_47ns_42cud_U3_n_9,mixer_mul_47ns_42cud_U3_n_10,mixer_mul_47ns_42cud_U3_n_11,mixer_mul_47ns_42cud_U3_n_12,mixer_mul_47ns_42cud_U3_n_13,mixer_mul_47ns_42cud_U3_n_14,mixer_mul_47ns_42cud_U3_n_15,mixer_mul_47ns_42cud_U3_n_16,mixer_mul_47ns_42cud_U3_n_17,mixer_mul_47ns_42cud_U3_n_18,mixer_mul_47ns_42cud_U3_n_19,mixer_mul_47ns_42cud_U3_n_20,mixer_mul_47ns_42cud_U3_n_21,mixer_mul_47ns_42cud_U3_n_22,mixer_mul_47ns_42cud_U3_n_23,mixer_mul_47ns_42cud_U3_n_24,mixer_mul_47ns_42cud_U3_n_25,mixer_mul_47ns_42cud_U3_n_26,mixer_mul_47ns_42cud_U3_n_27,mixer_mul_47ns_42cud_U3_n_28,mixer_mul_47ns_42cud_U3_n_29,mixer_mul_47ns_42cud_U3_n_30,mixer_mul_47ns_42cud_U3_n_31,mixer_mul_47ns_42cud_U3_n_32,mixer_mul_47ns_42cud_U3_n_33,mixer_mul_47ns_42cud_U3_n_34,mixer_mul_47ns_42cud_U3_n_35,mixer_mul_47ns_42cud_U3_n_36,mixer_mul_47ns_42cud_U3_n_37,mixer_mul_47ns_42cud_U3_n_38,mixer_mul_47ns_42cud_U3_n_39,mixer_mul_47ns_42cud_U3_n_40,mixer_mul_47ns_42cud_U3_n_41,mixer_mul_47ns_42cud_U3_n_42,mixer_mul_47ns_42cud_U3_n_43,mixer_mul_47ns_42cud_U3_n_44,mixer_mul_47ns_42cud_U3_n_45,mixer_mul_47ns_42cud_U3_n_46,mixer_mul_47ns_42cud_U3_n_47,mixer_mul_47ns_42cud_U3_n_48,mixer_mul_47ns_42cud_U3_n_49,mixer_mul_47ns_42cud_U3_n_50,mixer_mul_47ns_42cud_U3_n_51,mixer_mul_47ns_42cud_U3_n_52,mixer_mul_47ns_42cud_U3_n_53,mixer_mul_47ns_42cud_U3_n_54,mixer_mul_47ns_42cud_U3_n_55,mixer_mul_47ns_42cud_U3_n_56,mixer_mul_47ns_42cud_U3_n_57,mixer_mul_47ns_42cud_U3_n_58,mixer_mul_47ns_42cud_U3_n_59}),
        .Q({mixer_mul_47ns_42cud_U3_n_60,mixer_mul_47ns_42cud_U3_n_61,mixer_mul_47ns_42cud_U3_n_62,mixer_mul_47ns_42cud_U3_n_63,mixer_mul_47ns_42cud_U3_n_64,mixer_mul_47ns_42cud_U3_n_65,mixer_mul_47ns_42cud_U3_n_66,mixer_mul_47ns_42cud_U3_n_67,mixer_mul_47ns_42cud_U3_n_68,mixer_mul_47ns_42cud_U3_n_69,mixer_mul_47ns_42cud_U3_n_70,mixer_mul_47ns_42cud_U3_n_71,mixer_mul_47ns_42cud_U3_n_72,mixer_mul_47ns_42cud_U3_n_73,mixer_mul_47ns_42cud_U3_n_74,mixer_mul_47ns_42cud_U3_n_75,mixer_mul_47ns_42cud_U3_n_76,mixer_mul_47ns_42cud_U3_n_77,mixer_mul_47ns_42cud_U3_n_78,mixer_mul_47ns_42cud_U3_n_79,mixer_mul_47ns_42cud_U3_n_80,mixer_mul_47ns_42cud_U3_n_81,mixer_mul_47ns_42cud_U3_n_82,mixer_mul_47ns_42cud_U3_n_83,mixer_mul_47ns_42cud_U3_n_84,mixer_mul_47ns_42cud_U3_n_85,mixer_mul_47ns_42cud_U3_n_86,mixer_mul_47ns_42cud_U3_n_87}),
        .ap_clk(ap_clk),
        .grp_fu_308_ce(grp_fu_308_ce),
        .in0({tmp_13_reg_1300,tmp_2_fu_377_p3}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_1 mixer_mul_47ns_42cud_U4
       (.D({mixer_mul_47ns_42cud_U4_n_0,mixer_mul_47ns_42cud_U4_n_1,mixer_mul_47ns_42cud_U4_n_2,mixer_mul_47ns_42cud_U4_n_3,mixer_mul_47ns_42cud_U4_n_4,mixer_mul_47ns_42cud_U4_n_5,mixer_mul_47ns_42cud_U4_n_6,mixer_mul_47ns_42cud_U4_n_7,mixer_mul_47ns_42cud_U4_n_8,mixer_mul_47ns_42cud_U4_n_9,mixer_mul_47ns_42cud_U4_n_10,mixer_mul_47ns_42cud_U4_n_11,mixer_mul_47ns_42cud_U4_n_12,mixer_mul_47ns_42cud_U4_n_13,mixer_mul_47ns_42cud_U4_n_14,mixer_mul_47ns_42cud_U4_n_15,mixer_mul_47ns_42cud_U4_n_16,mixer_mul_47ns_42cud_U4_n_17,mixer_mul_47ns_42cud_U4_n_18,mixer_mul_47ns_42cud_U4_n_19,mixer_mul_47ns_42cud_U4_n_20,mixer_mul_47ns_42cud_U4_n_21,mixer_mul_47ns_42cud_U4_n_22,mixer_mul_47ns_42cud_U4_n_23,mixer_mul_47ns_42cud_U4_n_24,mixer_mul_47ns_42cud_U4_n_25,mixer_mul_47ns_42cud_U4_n_26,mixer_mul_47ns_42cud_U4_n_27,mixer_mul_47ns_42cud_U4_n_28,mixer_mul_47ns_42cud_U4_n_29,mixer_mul_47ns_42cud_U4_n_30,mixer_mul_47ns_42cud_U4_n_31,mixer_mul_47ns_42cud_U4_n_32,mixer_mul_47ns_42cud_U4_n_33,mixer_mul_47ns_42cud_U4_n_34,mixer_mul_47ns_42cud_U4_n_35,mixer_mul_47ns_42cud_U4_n_36,mixer_mul_47ns_42cud_U4_n_37,mixer_mul_47ns_42cud_U4_n_38,mixer_mul_47ns_42cud_U4_n_39,mixer_mul_47ns_42cud_U4_n_40,mixer_mul_47ns_42cud_U4_n_41,mixer_mul_47ns_42cud_U4_n_42,mixer_mul_47ns_42cud_U4_n_43,mixer_mul_47ns_42cud_U4_n_44,mixer_mul_47ns_42cud_U4_n_45,mixer_mul_47ns_42cud_U4_n_46,mixer_mul_47ns_42cud_U4_n_47,mixer_mul_47ns_42cud_U4_n_48,mixer_mul_47ns_42cud_U4_n_49,mixer_mul_47ns_42cud_U4_n_50,mixer_mul_47ns_42cud_U4_n_51,mixer_mul_47ns_42cud_U4_n_52,mixer_mul_47ns_42cud_U4_n_53,mixer_mul_47ns_42cud_U4_n_54,mixer_mul_47ns_42cud_U4_n_55,mixer_mul_47ns_42cud_U4_n_56,mixer_mul_47ns_42cud_U4_n_57,mixer_mul_47ns_42cud_U4_n_58,mixer_mul_47ns_42cud_U4_n_59}),
        .Q({mixer_mul_47ns_42cud_U4_n_60,mixer_mul_47ns_42cud_U4_n_61,mixer_mul_47ns_42cud_U4_n_62,mixer_mul_47ns_42cud_U4_n_63,mixer_mul_47ns_42cud_U4_n_64,mixer_mul_47ns_42cud_U4_n_65,mixer_mul_47ns_42cud_U4_n_66,mixer_mul_47ns_42cud_U4_n_67,mixer_mul_47ns_42cud_U4_n_68,mixer_mul_47ns_42cud_U4_n_69,mixer_mul_47ns_42cud_U4_n_70,mixer_mul_47ns_42cud_U4_n_71,mixer_mul_47ns_42cud_U4_n_72,mixer_mul_47ns_42cud_U4_n_73,mixer_mul_47ns_42cud_U4_n_74,mixer_mul_47ns_42cud_U4_n_75,mixer_mul_47ns_42cud_U4_n_76,mixer_mul_47ns_42cud_U4_n_77,mixer_mul_47ns_42cud_U4_n_78,mixer_mul_47ns_42cud_U4_n_79,mixer_mul_47ns_42cud_U4_n_80,mixer_mul_47ns_42cud_U4_n_81,mixer_mul_47ns_42cud_U4_n_82,mixer_mul_47ns_42cud_U4_n_83,mixer_mul_47ns_42cud_U4_n_84,mixer_mul_47ns_42cud_U4_n_85,mixer_mul_47ns_42cud_U4_n_86,mixer_mul_47ns_42cud_U4_n_87}),
        .ap_clk(ap_clk),
        .grp_fu_308_ce(grp_fu_308_ce),
        .in0({tmp_55_reg_1336,tmp_25_fu_442_p3}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_2 mixer_mul_47ns_42cud_U5
       (.D({mixer_mul_47ns_42cud_U5_n_0,mixer_mul_47ns_42cud_U5_n_1,mixer_mul_47ns_42cud_U5_n_2,mixer_mul_47ns_42cud_U5_n_3,mixer_mul_47ns_42cud_U5_n_4,mixer_mul_47ns_42cud_U5_n_5,mixer_mul_47ns_42cud_U5_n_6,mixer_mul_47ns_42cud_U5_n_7,mixer_mul_47ns_42cud_U5_n_8,mixer_mul_47ns_42cud_U5_n_9,mixer_mul_47ns_42cud_U5_n_10,mixer_mul_47ns_42cud_U5_n_11,mixer_mul_47ns_42cud_U5_n_12,mixer_mul_47ns_42cud_U5_n_13,mixer_mul_47ns_42cud_U5_n_14,mixer_mul_47ns_42cud_U5_n_15,mixer_mul_47ns_42cud_U5_n_16,mixer_mul_47ns_42cud_U5_n_17,mixer_mul_47ns_42cud_U5_n_18,mixer_mul_47ns_42cud_U5_n_19,mixer_mul_47ns_42cud_U5_n_20,mixer_mul_47ns_42cud_U5_n_21,mixer_mul_47ns_42cud_U5_n_22,mixer_mul_47ns_42cud_U5_n_23,mixer_mul_47ns_42cud_U5_n_24,mixer_mul_47ns_42cud_U5_n_25,mixer_mul_47ns_42cud_U5_n_26,mixer_mul_47ns_42cud_U5_n_27,mixer_mul_47ns_42cud_U5_n_28,mixer_mul_47ns_42cud_U5_n_29,mixer_mul_47ns_42cud_U5_n_30,mixer_mul_47ns_42cud_U5_n_31,mixer_mul_47ns_42cud_U5_n_32,mixer_mul_47ns_42cud_U5_n_33,mixer_mul_47ns_42cud_U5_n_34,mixer_mul_47ns_42cud_U5_n_35,mixer_mul_47ns_42cud_U5_n_36,mixer_mul_47ns_42cud_U5_n_37,mixer_mul_47ns_42cud_U5_n_38,mixer_mul_47ns_42cud_U5_n_39,mixer_mul_47ns_42cud_U5_n_40,mixer_mul_47ns_42cud_U5_n_41,mixer_mul_47ns_42cud_U5_n_42,mixer_mul_47ns_42cud_U5_n_43,mixer_mul_47ns_42cud_U5_n_44,mixer_mul_47ns_42cud_U5_n_45,mixer_mul_47ns_42cud_U5_n_46,mixer_mul_47ns_42cud_U5_n_47,mixer_mul_47ns_42cud_U5_n_48,mixer_mul_47ns_42cud_U5_n_49,mixer_mul_47ns_42cud_U5_n_50,mixer_mul_47ns_42cud_U5_n_51,mixer_mul_47ns_42cud_U5_n_52,mixer_mul_47ns_42cud_U5_n_53,mixer_mul_47ns_42cud_U5_n_54,mixer_mul_47ns_42cud_U5_n_55,mixer_mul_47ns_42cud_U5_n_56,mixer_mul_47ns_42cud_U5_n_57,mixer_mul_47ns_42cud_U5_n_58,mixer_mul_47ns_42cud_U5_n_59}),
        .Q({mixer_mul_47ns_42cud_U5_n_60,mixer_mul_47ns_42cud_U5_n_61,mixer_mul_47ns_42cud_U5_n_62,mixer_mul_47ns_42cud_U5_n_63,mixer_mul_47ns_42cud_U5_n_64,mixer_mul_47ns_42cud_U5_n_65,mixer_mul_47ns_42cud_U5_n_66,mixer_mul_47ns_42cud_U5_n_67,mixer_mul_47ns_42cud_U5_n_68,mixer_mul_47ns_42cud_U5_n_69,mixer_mul_47ns_42cud_U5_n_70,mixer_mul_47ns_42cud_U5_n_71,mixer_mul_47ns_42cud_U5_n_72,mixer_mul_47ns_42cud_U5_n_73,mixer_mul_47ns_42cud_U5_n_74,mixer_mul_47ns_42cud_U5_n_75,mixer_mul_47ns_42cud_U5_n_76,mixer_mul_47ns_42cud_U5_n_77,mixer_mul_47ns_42cud_U5_n_78,mixer_mul_47ns_42cud_U5_n_79,mixer_mul_47ns_42cud_U5_n_80,mixer_mul_47ns_42cud_U5_n_81,mixer_mul_47ns_42cud_U5_n_82,mixer_mul_47ns_42cud_U5_n_83,mixer_mul_47ns_42cud_U5_n_84,mixer_mul_47ns_42cud_U5_n_85,mixer_mul_47ns_42cud_U5_n_86,mixer_mul_47ns_42cud_U5_n_87}),
        .ap_clk(ap_clk),
        .grp_fu_308_ce(grp_fu_308_ce),
        .in0({tmp_59_reg_1347,tmp_31_fu_459_p3}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_3 mixer_mul_47ns_42cud_U6
       (.D({mixer_mul_47ns_42cud_U6_n_0,mixer_mul_47ns_42cud_U6_n_1,mixer_mul_47ns_42cud_U6_n_2,mixer_mul_47ns_42cud_U6_n_3,mixer_mul_47ns_42cud_U6_n_4,mixer_mul_47ns_42cud_U6_n_5,mixer_mul_47ns_42cud_U6_n_6,mixer_mul_47ns_42cud_U6_n_7,mixer_mul_47ns_42cud_U6_n_8,mixer_mul_47ns_42cud_U6_n_9,mixer_mul_47ns_42cud_U6_n_10,mixer_mul_47ns_42cud_U6_n_11,mixer_mul_47ns_42cud_U6_n_12,mixer_mul_47ns_42cud_U6_n_13,mixer_mul_47ns_42cud_U6_n_14,mixer_mul_47ns_42cud_U6_n_15,mixer_mul_47ns_42cud_U6_n_16,mixer_mul_47ns_42cud_U6_n_17,mixer_mul_47ns_42cud_U6_n_18,mixer_mul_47ns_42cud_U6_n_19,mixer_mul_47ns_42cud_U6_n_20,mixer_mul_47ns_42cud_U6_n_21,mixer_mul_47ns_42cud_U6_n_22,mixer_mul_47ns_42cud_U6_n_23,mixer_mul_47ns_42cud_U6_n_24,mixer_mul_47ns_42cud_U6_n_25,mixer_mul_47ns_42cud_U6_n_26,mixer_mul_47ns_42cud_U6_n_27,mixer_mul_47ns_42cud_U6_n_28,mixer_mul_47ns_42cud_U6_n_29,mixer_mul_47ns_42cud_U6_n_30,mixer_mul_47ns_42cud_U6_n_31,mixer_mul_47ns_42cud_U6_n_32,mixer_mul_47ns_42cud_U6_n_33,mixer_mul_47ns_42cud_U6_n_34,mixer_mul_47ns_42cud_U6_n_35,mixer_mul_47ns_42cud_U6_n_36,mixer_mul_47ns_42cud_U6_n_37,mixer_mul_47ns_42cud_U6_n_38,mixer_mul_47ns_42cud_U6_n_39,mixer_mul_47ns_42cud_U6_n_40,mixer_mul_47ns_42cud_U6_n_41,mixer_mul_47ns_42cud_U6_n_42,mixer_mul_47ns_42cud_U6_n_43,mixer_mul_47ns_42cud_U6_n_44,mixer_mul_47ns_42cud_U6_n_45,mixer_mul_47ns_42cud_U6_n_46,mixer_mul_47ns_42cud_U6_n_47,mixer_mul_47ns_42cud_U6_n_48,mixer_mul_47ns_42cud_U6_n_49,mixer_mul_47ns_42cud_U6_n_50,mixer_mul_47ns_42cud_U6_n_51,mixer_mul_47ns_42cud_U6_n_52,mixer_mul_47ns_42cud_U6_n_53,mixer_mul_47ns_42cud_U6_n_54,mixer_mul_47ns_42cud_U6_n_55,mixer_mul_47ns_42cud_U6_n_56,mixer_mul_47ns_42cud_U6_n_57,mixer_mul_47ns_42cud_U6_n_58,mixer_mul_47ns_42cud_U6_n_59}),
        .Q({mixer_mul_47ns_42cud_U6_n_60,mixer_mul_47ns_42cud_U6_n_61,mixer_mul_47ns_42cud_U6_n_62,mixer_mul_47ns_42cud_U6_n_63,mixer_mul_47ns_42cud_U6_n_64,mixer_mul_47ns_42cud_U6_n_65,mixer_mul_47ns_42cud_U6_n_66,mixer_mul_47ns_42cud_U6_n_67,mixer_mul_47ns_42cud_U6_n_68,mixer_mul_47ns_42cud_U6_n_69,mixer_mul_47ns_42cud_U6_n_70,mixer_mul_47ns_42cud_U6_n_71,mixer_mul_47ns_42cud_U6_n_72,mixer_mul_47ns_42cud_U6_n_73,mixer_mul_47ns_42cud_U6_n_74,mixer_mul_47ns_42cud_U6_n_75,mixer_mul_47ns_42cud_U6_n_76,mixer_mul_47ns_42cud_U6_n_77,mixer_mul_47ns_42cud_U6_n_78,mixer_mul_47ns_42cud_U6_n_79,mixer_mul_47ns_42cud_U6_n_80,mixer_mul_47ns_42cud_U6_n_81,mixer_mul_47ns_42cud_U6_n_82,mixer_mul_47ns_42cud_U6_n_83,mixer_mul_47ns_42cud_U6_n_84,mixer_mul_47ns_42cud_U6_n_85,mixer_mul_47ns_42cud_U6_n_86,mixer_mul_47ns_42cud_U6_n_87}),
        .ap_clk(ap_clk),
        .grp_fu_308_ce(grp_fu_308_ce),
        .in0({tmp_67_reg_1358,tmp_43_fu_476_p3}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14ng8j mixer_mul_mul_14ng8j_U14
       (.D(grp_fu_1190_p2),
        .Q(OP1_V_1_cast_reg_1210),
        .ap_clk(ap_clk),
        .grp_fu_1190_ce(grp_fu_1190_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14sfYi mixer_mul_mul_14sfYi_U13
       (.D(grp_fu_1184_p2),
        .Q(p_Val2_4_1_cast_fu_259_p1),
        .ap_clk(ap_clk),
        .grp_fu_1184_ce(grp_fu_1184_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_87ns_87dEe mixer_sub_87ns_87dEe_U7
       (.E(p_2_in),
        .Q(mul2_reg_1379),
        .ap_clk(ap_clk),
        .s(grp_fu_503_p2),
        .tmp_53_reg_1384(tmp_53_reg_1384));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg mixer_sub_88ns_88eOg_U10
       (.E(grp_fu_613_ce),
        .Q(mul4_reg_1424),
        .ap_clk(ap_clk),
        .s(grp_fu_613_p2),
        .tmp_57_reg_1429(tmp_57_reg_1429));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_4 mixer_sub_88ns_88eOg_U11
       (.E(p_1_in),
        .Q(mul5_reg_1464),
        .ap_clk(ap_clk),
        .s(grp_fu_691_p2),
        .tmp_61_reg_1469(tmp_61_reg_1469));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_5 mixer_sub_88ns_88eOg_U12
       (.E(mixer_m_V_m_axi_U_n_28),
        .Q(mul_reg_1515),
        .ap_clk(ap_clk),
        .s(grp_fu_827_p2),
        .tmp_69_reg_1520(tmp_69_reg_1520));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_6 mixer_sub_88ns_88eOg_U8
       (.E(grp_fu_528_ce),
        .Q(mul3_reg_1389),
        .ap_clk(ap_clk),
        .s(grp_fu_528_p2),
        .tmp_65_reg_1394(tmp_65_reg_1394));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_7 mixer_sub_88ns_88eOg_U9
       (.E(grp_fu_533_ce),
        .Q(mul1_reg_1399),
        .ap_clk(ap_clk),
        .s(grp_fu_533_p2),
        .tmp_49_reg_1404(tmp_49_reg_1404));
  FDRE \mul1_reg_1399_reg[0] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_59),
        .Q(mul1_reg_1399[0]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[10] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_49),
        .Q(mul1_reg_1399[10]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[11] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_48),
        .Q(mul1_reg_1399[11]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[12] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_47),
        .Q(mul1_reg_1399[12]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[13] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_46),
        .Q(mul1_reg_1399[13]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[14] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_45),
        .Q(mul1_reg_1399[14]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[15] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_44),
        .Q(mul1_reg_1399[15]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[16] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_43),
        .Q(mul1_reg_1399[16]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[17] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_42),
        .Q(mul1_reg_1399[17]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[18] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_41),
        .Q(mul1_reg_1399[18]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[19] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_40),
        .Q(mul1_reg_1399[19]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[1] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_58),
        .Q(mul1_reg_1399[1]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[20] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_39),
        .Q(mul1_reg_1399[20]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[21] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_38),
        .Q(mul1_reg_1399[21]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[22] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_37),
        .Q(mul1_reg_1399[22]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[23] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_36),
        .Q(mul1_reg_1399[23]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[24] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_35),
        .Q(mul1_reg_1399[24]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[25] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_34),
        .Q(mul1_reg_1399[25]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[26] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_33),
        .Q(mul1_reg_1399[26]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[27] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_32),
        .Q(mul1_reg_1399[27]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[28] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_31),
        .Q(mul1_reg_1399[28]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[29] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_30),
        .Q(mul1_reg_1399[29]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[2] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_57),
        .Q(mul1_reg_1399[2]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[30] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_29),
        .Q(mul1_reg_1399[30]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[31] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_28),
        .Q(mul1_reg_1399[31]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[32] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_27),
        .Q(mul1_reg_1399[32]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[33] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_26),
        .Q(mul1_reg_1399[33]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[34] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_25),
        .Q(mul1_reg_1399[34]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[35] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_24),
        .Q(mul1_reg_1399[35]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[36] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_23),
        .Q(mul1_reg_1399[36]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[37] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_22),
        .Q(mul1_reg_1399[37]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[38] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_21),
        .Q(mul1_reg_1399[38]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[39] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_20),
        .Q(mul1_reg_1399[39]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[3] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_56),
        .Q(mul1_reg_1399[3]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[40] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_19),
        .Q(mul1_reg_1399[40]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[41] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_18),
        .Q(mul1_reg_1399[41]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[42] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_17),
        .Q(mul1_reg_1399[42]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[43] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_16),
        .Q(mul1_reg_1399[43]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[44] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_15),
        .Q(mul1_reg_1399[44]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[45] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_14),
        .Q(mul1_reg_1399[45]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[46] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_13),
        .Q(mul1_reg_1399[46]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[47] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_12),
        .Q(mul1_reg_1399[47]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[48] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_11),
        .Q(mul1_reg_1399[48]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[49] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_10),
        .Q(mul1_reg_1399[49]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[4] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_55),
        .Q(mul1_reg_1399[4]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[50] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_9),
        .Q(mul1_reg_1399[50]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[51] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_8),
        .Q(mul1_reg_1399[51]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[52] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_7),
        .Q(mul1_reg_1399[52]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[53] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_6),
        .Q(mul1_reg_1399[53]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[54] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_5),
        .Q(mul1_reg_1399[54]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[55] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_4),
        .Q(mul1_reg_1399[55]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[56] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_3),
        .Q(mul1_reg_1399[56]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[57] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_2),
        .Q(mul1_reg_1399[57]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[58] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_1),
        .Q(mul1_reg_1399[58]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[59] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_0),
        .Q(mul1_reg_1399[59]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[5] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_54),
        .Q(mul1_reg_1399[5]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[6] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_53),
        .Q(mul1_reg_1399[6]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[7] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_52),
        .Q(mul1_reg_1399[7]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[8] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_51),
        .Q(mul1_reg_1399[8]),
        .R(1'b0));
  FDRE \mul1_reg_1399_reg[9] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_50),
        .Q(mul1_reg_1399[9]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[0] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[0]),
        .Q(mul2_reg_1379[0]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[10] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[10]),
        .Q(mul2_reg_1379[10]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[11] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[11]),
        .Q(mul2_reg_1379[11]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[12] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[12]),
        .Q(mul2_reg_1379[12]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[13] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[13]),
        .Q(mul2_reg_1379[13]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[14] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[14]),
        .Q(mul2_reg_1379[14]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[15] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[15]),
        .Q(mul2_reg_1379[15]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[16] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[16]),
        .Q(mul2_reg_1379[16]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[17] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[17]),
        .Q(mul2_reg_1379[17]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[18] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[18]),
        .Q(mul2_reg_1379[18]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[19] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[19]),
        .Q(mul2_reg_1379[19]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[1] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[1]),
        .Q(mul2_reg_1379[1]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[20] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[20]),
        .Q(mul2_reg_1379[20]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[21] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[21]),
        .Q(mul2_reg_1379[21]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[22] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[22]),
        .Q(mul2_reg_1379[22]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[23] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[23]),
        .Q(mul2_reg_1379[23]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[24] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[24]),
        .Q(mul2_reg_1379[24]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[25] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[25]),
        .Q(mul2_reg_1379[25]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[26] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[26]),
        .Q(mul2_reg_1379[26]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[27] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[27]),
        .Q(mul2_reg_1379[27]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[28] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[28]),
        .Q(mul2_reg_1379[28]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[29] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[29]),
        .Q(mul2_reg_1379[29]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[2] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[2]),
        .Q(mul2_reg_1379[2]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[30] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[30]),
        .Q(mul2_reg_1379[30]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[31] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[31]),
        .Q(mul2_reg_1379[31]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[32] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[32]),
        .Q(mul2_reg_1379[32]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[33] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[33]),
        .Q(mul2_reg_1379[33]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[34] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[34]),
        .Q(mul2_reg_1379[34]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[35] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[35]),
        .Q(mul2_reg_1379[35]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[36] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[36]),
        .Q(mul2_reg_1379[36]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[37] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[37]),
        .Q(mul2_reg_1379[37]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[38] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[38]),
        .Q(mul2_reg_1379[38]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[39] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[39]),
        .Q(mul2_reg_1379[39]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[3] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[3]),
        .Q(mul2_reg_1379[3]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[40] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[40]),
        .Q(mul2_reg_1379[40]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[41] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[41]),
        .Q(mul2_reg_1379[41]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[42] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[42]),
        .Q(mul2_reg_1379[42]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[43] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[43]),
        .Q(mul2_reg_1379[43]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[44] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[44]),
        .Q(mul2_reg_1379[44]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[45] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[45]),
        .Q(mul2_reg_1379[45]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[46] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[46]),
        .Q(mul2_reg_1379[46]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[47] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[47]),
        .Q(mul2_reg_1379[47]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[48] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[48]),
        .Q(mul2_reg_1379[48]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[49] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[49]),
        .Q(mul2_reg_1379[49]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[4] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[4]),
        .Q(mul2_reg_1379[4]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[50] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[50]),
        .Q(mul2_reg_1379[50]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[51] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[51]),
        .Q(mul2_reg_1379[51]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[52] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[52]),
        .Q(mul2_reg_1379[52]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[53] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[53]),
        .Q(mul2_reg_1379[53]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[54] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[54]),
        .Q(mul2_reg_1379[54]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[55] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[55]),
        .Q(mul2_reg_1379[55]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[56] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[56]),
        .Q(mul2_reg_1379[56]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[57] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[57]),
        .Q(mul2_reg_1379[57]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[58] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[58]),
        .Q(mul2_reg_1379[58]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[59] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[59]),
        .Q(mul2_reg_1379[59]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[5] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[5]),
        .Q(mul2_reg_1379[5]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[6] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[6]),
        .Q(mul2_reg_1379[6]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[7] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[7]),
        .Q(mul2_reg_1379[7]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[8] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[8]),
        .Q(mul2_reg_1379[8]),
        .R(1'b0));
  FDRE \mul2_reg_1379_reg[9] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[9]),
        .Q(mul2_reg_1379[9]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_59),
        .Q(mul3_reg_1389[0]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_49),
        .Q(mul3_reg_1389[10]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_48),
        .Q(mul3_reg_1389[11]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_47),
        .Q(mul3_reg_1389[12]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_46),
        .Q(mul3_reg_1389[13]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_45),
        .Q(mul3_reg_1389[14]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_44),
        .Q(mul3_reg_1389[15]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_43),
        .Q(mul3_reg_1389[16]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_42),
        .Q(mul3_reg_1389[17]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_41),
        .Q(mul3_reg_1389[18]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_40),
        .Q(mul3_reg_1389[19]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_58),
        .Q(mul3_reg_1389[1]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_39),
        .Q(mul3_reg_1389[20]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_38),
        .Q(mul3_reg_1389[21]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_37),
        .Q(mul3_reg_1389[22]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_36),
        .Q(mul3_reg_1389[23]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_35),
        .Q(mul3_reg_1389[24]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_34),
        .Q(mul3_reg_1389[25]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_33),
        .Q(mul3_reg_1389[26]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_32),
        .Q(mul3_reg_1389[27]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_31),
        .Q(mul3_reg_1389[28]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_30),
        .Q(mul3_reg_1389[29]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_57),
        .Q(mul3_reg_1389[2]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[30] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_29),
        .Q(mul3_reg_1389[30]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[31] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_28),
        .Q(mul3_reg_1389[31]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[32] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_27),
        .Q(mul3_reg_1389[32]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[33] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_26),
        .Q(mul3_reg_1389[33]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[34] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_25),
        .Q(mul3_reg_1389[34]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[35] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_24),
        .Q(mul3_reg_1389[35]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[36] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_23),
        .Q(mul3_reg_1389[36]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[37] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_22),
        .Q(mul3_reg_1389[37]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[38] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_21),
        .Q(mul3_reg_1389[38]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[39] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_20),
        .Q(mul3_reg_1389[39]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_56),
        .Q(mul3_reg_1389[3]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[40] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_19),
        .Q(mul3_reg_1389[40]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[41] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_18),
        .Q(mul3_reg_1389[41]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[42] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_17),
        .Q(mul3_reg_1389[42]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[43] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_16),
        .Q(mul3_reg_1389[43]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[44] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_15),
        .Q(mul3_reg_1389[44]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[45] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_14),
        .Q(mul3_reg_1389[45]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[46] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_13),
        .Q(mul3_reg_1389[46]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[47] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_12),
        .Q(mul3_reg_1389[47]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[48] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_11),
        .Q(mul3_reg_1389[48]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[49] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_10),
        .Q(mul3_reg_1389[49]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_55),
        .Q(mul3_reg_1389[4]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[50] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_9),
        .Q(mul3_reg_1389[50]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[51] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_8),
        .Q(mul3_reg_1389[51]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[52] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_7),
        .Q(mul3_reg_1389[52]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[53] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_6),
        .Q(mul3_reg_1389[53]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[54] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_5),
        .Q(mul3_reg_1389[54]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[55] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_4),
        .Q(mul3_reg_1389[55]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[56] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_3),
        .Q(mul3_reg_1389[56]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[57] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_2),
        .Q(mul3_reg_1389[57]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[58] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_1),
        .Q(mul3_reg_1389[58]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[59] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_0),
        .Q(mul3_reg_1389[59]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_54),
        .Q(mul3_reg_1389[5]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_53),
        .Q(mul3_reg_1389[6]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_52),
        .Q(mul3_reg_1389[7]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_51),
        .Q(mul3_reg_1389[8]),
        .R(1'b0));
  FDRE \mul3_reg_1389_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_50),
        .Q(mul3_reg_1389[9]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[0] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_59),
        .Q(mul4_reg_1424[0]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[10] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_49),
        .Q(mul4_reg_1424[10]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[11] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_48),
        .Q(mul4_reg_1424[11]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[12] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_47),
        .Q(mul4_reg_1424[12]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[13] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_46),
        .Q(mul4_reg_1424[13]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[14] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_45),
        .Q(mul4_reg_1424[14]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[15] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_44),
        .Q(mul4_reg_1424[15]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[16] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_43),
        .Q(mul4_reg_1424[16]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[17] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_42),
        .Q(mul4_reg_1424[17]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[18] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_41),
        .Q(mul4_reg_1424[18]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[19] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_40),
        .Q(mul4_reg_1424[19]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[1] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_58),
        .Q(mul4_reg_1424[1]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[20] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_39),
        .Q(mul4_reg_1424[20]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[21] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_38),
        .Q(mul4_reg_1424[21]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[22] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_37),
        .Q(mul4_reg_1424[22]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[23] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_36),
        .Q(mul4_reg_1424[23]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[24] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_35),
        .Q(mul4_reg_1424[24]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[25] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_34),
        .Q(mul4_reg_1424[25]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[26] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_33),
        .Q(mul4_reg_1424[26]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[27] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_32),
        .Q(mul4_reg_1424[27]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[28] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_31),
        .Q(mul4_reg_1424[28]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[29] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_30),
        .Q(mul4_reg_1424[29]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[2] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_57),
        .Q(mul4_reg_1424[2]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[30] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_29),
        .Q(mul4_reg_1424[30]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[31] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_28),
        .Q(mul4_reg_1424[31]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[32] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_27),
        .Q(mul4_reg_1424[32]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[33] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_26),
        .Q(mul4_reg_1424[33]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[34] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_25),
        .Q(mul4_reg_1424[34]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[35] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_24),
        .Q(mul4_reg_1424[35]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[36] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_23),
        .Q(mul4_reg_1424[36]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[37] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_22),
        .Q(mul4_reg_1424[37]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[38] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_21),
        .Q(mul4_reg_1424[38]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[39] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_20),
        .Q(mul4_reg_1424[39]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[3] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_56),
        .Q(mul4_reg_1424[3]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[40] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_19),
        .Q(mul4_reg_1424[40]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[41] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_18),
        .Q(mul4_reg_1424[41]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[42] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_17),
        .Q(mul4_reg_1424[42]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[43] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_16),
        .Q(mul4_reg_1424[43]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[44] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_15),
        .Q(mul4_reg_1424[44]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[45] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_14),
        .Q(mul4_reg_1424[45]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[46] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_13),
        .Q(mul4_reg_1424[46]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[47] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_12),
        .Q(mul4_reg_1424[47]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[48] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_11),
        .Q(mul4_reg_1424[48]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[49] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_10),
        .Q(mul4_reg_1424[49]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[4] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_55),
        .Q(mul4_reg_1424[4]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[50] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_9),
        .Q(mul4_reg_1424[50]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[51] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_8),
        .Q(mul4_reg_1424[51]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[52] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_7),
        .Q(mul4_reg_1424[52]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[53] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_6),
        .Q(mul4_reg_1424[53]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[54] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_5),
        .Q(mul4_reg_1424[54]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[55] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_4),
        .Q(mul4_reg_1424[55]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[56] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_3),
        .Q(mul4_reg_1424[56]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[57] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_2),
        .Q(mul4_reg_1424[57]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[58] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_1),
        .Q(mul4_reg_1424[58]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[59] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_0),
        .Q(mul4_reg_1424[59]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[5] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_54),
        .Q(mul4_reg_1424[5]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[6] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_53),
        .Q(mul4_reg_1424[6]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[7] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_52),
        .Q(mul4_reg_1424[7]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[8] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_51),
        .Q(mul4_reg_1424[8]),
        .R(1'b0));
  FDRE \mul4_reg_1424_reg[9] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_50),
        .Q(mul4_reg_1424[9]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[0] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_59),
        .Q(mul5_reg_1464[0]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[10] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_49),
        .Q(mul5_reg_1464[10]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[11] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_48),
        .Q(mul5_reg_1464[11]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[12] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_47),
        .Q(mul5_reg_1464[12]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[13] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_46),
        .Q(mul5_reg_1464[13]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[14] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_45),
        .Q(mul5_reg_1464[14]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[15] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_44),
        .Q(mul5_reg_1464[15]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[16] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_43),
        .Q(mul5_reg_1464[16]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[17] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_42),
        .Q(mul5_reg_1464[17]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[18] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_41),
        .Q(mul5_reg_1464[18]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[19] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_40),
        .Q(mul5_reg_1464[19]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[1] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_58),
        .Q(mul5_reg_1464[1]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[20] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_39),
        .Q(mul5_reg_1464[20]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[21] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_38),
        .Q(mul5_reg_1464[21]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[22] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_37),
        .Q(mul5_reg_1464[22]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[23] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_36),
        .Q(mul5_reg_1464[23]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[24] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_35),
        .Q(mul5_reg_1464[24]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[25] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_34),
        .Q(mul5_reg_1464[25]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[26] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_33),
        .Q(mul5_reg_1464[26]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[27] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_32),
        .Q(mul5_reg_1464[27]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[28] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_31),
        .Q(mul5_reg_1464[28]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[29] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_30),
        .Q(mul5_reg_1464[29]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[2] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_57),
        .Q(mul5_reg_1464[2]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[30] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_29),
        .Q(mul5_reg_1464[30]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[31] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_28),
        .Q(mul5_reg_1464[31]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[32] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_27),
        .Q(mul5_reg_1464[32]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[33] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_26),
        .Q(mul5_reg_1464[33]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[34] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_25),
        .Q(mul5_reg_1464[34]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[35] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_24),
        .Q(mul5_reg_1464[35]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[36] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_23),
        .Q(mul5_reg_1464[36]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[37] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_22),
        .Q(mul5_reg_1464[37]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[38] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_21),
        .Q(mul5_reg_1464[38]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[39] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_20),
        .Q(mul5_reg_1464[39]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[3] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_56),
        .Q(mul5_reg_1464[3]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[40] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_19),
        .Q(mul5_reg_1464[40]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[41] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_18),
        .Q(mul5_reg_1464[41]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[42] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_17),
        .Q(mul5_reg_1464[42]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[43] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_16),
        .Q(mul5_reg_1464[43]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[44] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_15),
        .Q(mul5_reg_1464[44]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[45] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_14),
        .Q(mul5_reg_1464[45]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[46] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_13),
        .Q(mul5_reg_1464[46]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[47] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_12),
        .Q(mul5_reg_1464[47]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[48] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_11),
        .Q(mul5_reg_1464[48]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[49] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_10),
        .Q(mul5_reg_1464[49]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[4] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_55),
        .Q(mul5_reg_1464[4]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[50] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_9),
        .Q(mul5_reg_1464[50]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[51] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_8),
        .Q(mul5_reg_1464[51]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[52] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_7),
        .Q(mul5_reg_1464[52]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[53] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_6),
        .Q(mul5_reg_1464[53]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[54] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_5),
        .Q(mul5_reg_1464[54]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[55] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_4),
        .Q(mul5_reg_1464[55]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[56] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_3),
        .Q(mul5_reg_1464[56]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[57] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_2),
        .Q(mul5_reg_1464[57]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[58] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_1),
        .Q(mul5_reg_1464[58]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[59] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_0),
        .Q(mul5_reg_1464[59]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[5] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_54),
        .Q(mul5_reg_1464[5]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[6] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_53),
        .Q(mul5_reg_1464[6]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[7] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_52),
        .Q(mul5_reg_1464[7]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[8] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_51),
        .Q(mul5_reg_1464[8]),
        .R(1'b0));
  FDRE \mul5_reg_1464_reg[9] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_50),
        .Q(mul5_reg_1464[9]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[0] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_59),
        .Q(mul_reg_1515[0]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[10] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_49),
        .Q(mul_reg_1515[10]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[11] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_48),
        .Q(mul_reg_1515[11]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[12] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_47),
        .Q(mul_reg_1515[12]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[13] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_46),
        .Q(mul_reg_1515[13]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[14] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_45),
        .Q(mul_reg_1515[14]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[15] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_44),
        .Q(mul_reg_1515[15]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[16] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_43),
        .Q(mul_reg_1515[16]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[17] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_42),
        .Q(mul_reg_1515[17]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[18] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_41),
        .Q(mul_reg_1515[18]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[19] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_40),
        .Q(mul_reg_1515[19]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[1] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_58),
        .Q(mul_reg_1515[1]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[20] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_39),
        .Q(mul_reg_1515[20]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[21] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_38),
        .Q(mul_reg_1515[21]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[22] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_37),
        .Q(mul_reg_1515[22]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[23] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_36),
        .Q(mul_reg_1515[23]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[24] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_35),
        .Q(mul_reg_1515[24]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[25] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_34),
        .Q(mul_reg_1515[25]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[26] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_33),
        .Q(mul_reg_1515[26]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[27] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_32),
        .Q(mul_reg_1515[27]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[28] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_31),
        .Q(mul_reg_1515[28]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[29] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_30),
        .Q(mul_reg_1515[29]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[2] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_57),
        .Q(mul_reg_1515[2]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[30] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_29),
        .Q(mul_reg_1515[30]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[31] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_28),
        .Q(mul_reg_1515[31]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[32] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_27),
        .Q(mul_reg_1515[32]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[33] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_26),
        .Q(mul_reg_1515[33]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[34] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_25),
        .Q(mul_reg_1515[34]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[35] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_24),
        .Q(mul_reg_1515[35]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[36] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_23),
        .Q(mul_reg_1515[36]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[37] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_22),
        .Q(mul_reg_1515[37]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[38] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_21),
        .Q(mul_reg_1515[38]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[39] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_20),
        .Q(mul_reg_1515[39]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[3] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_56),
        .Q(mul_reg_1515[3]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[40] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_19),
        .Q(mul_reg_1515[40]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[41] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_18),
        .Q(mul_reg_1515[41]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[42] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_17),
        .Q(mul_reg_1515[42]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[43] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_16),
        .Q(mul_reg_1515[43]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[44] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_15),
        .Q(mul_reg_1515[44]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[45] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_14),
        .Q(mul_reg_1515[45]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[46] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_13),
        .Q(mul_reg_1515[46]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[47] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_12),
        .Q(mul_reg_1515[47]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[48] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_11),
        .Q(mul_reg_1515[48]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[49] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_10),
        .Q(mul_reg_1515[49]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[4] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_55),
        .Q(mul_reg_1515[4]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[50] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_9),
        .Q(mul_reg_1515[50]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[51] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_8),
        .Q(mul_reg_1515[51]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[52] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_7),
        .Q(mul_reg_1515[52]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[53] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_6),
        .Q(mul_reg_1515[53]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[54] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_5),
        .Q(mul_reg_1515[54]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[55] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_4),
        .Q(mul_reg_1515[55]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[56] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_3),
        .Q(mul_reg_1515[56]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[57] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_2),
        .Q(mul_reg_1515[57]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[58] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_1),
        .Q(mul_reg_1515[58]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[59] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_0),
        .Q(mul_reg_1515[59]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[5] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_54),
        .Q(mul_reg_1515[5]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[6] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_53),
        .Q(mul_reg_1515[6]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[7] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_52),
        .Q(mul_reg_1515[7]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[8] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_51),
        .Q(mul_reg_1515[8]),
        .R(1'b0));
  FDRE \mul_reg_1515_reg[9] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_50),
        .Q(mul_reg_1515[9]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1439_reg[60] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_14390),
        .D(grp_fu_533_p2[60]),
        .Q(neg_mul1_reg_1439[60]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1439_reg[61] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_14390),
        .D(grp_fu_533_p2[61]),
        .Q(neg_mul1_reg_1439[61]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1439_reg[62] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_14390),
        .D(grp_fu_533_p2[62]),
        .Q(neg_mul1_reg_1439[62]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1439_reg[63] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_14390),
        .D(grp_fu_533_p2[63]),
        .Q(neg_mul1_reg_1439[63]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1439_reg[64] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_14390),
        .D(grp_fu_533_p2[64]),
        .Q(neg_mul1_reg_1439[64]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1439_reg[65] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_14390),
        .D(grp_fu_533_p2[65]),
        .Q(neg_mul1_reg_1439[65]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1439_reg[66] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_14390),
        .D(grp_fu_533_p2[66]),
        .Q(neg_mul1_reg_1439[66]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1439_reg[67] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_14390),
        .D(grp_fu_533_p2[67]),
        .Q(neg_mul1_reg_1439[67]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1439_reg[68] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_14390),
        .D(grp_fu_533_p2[68]),
        .Q(neg_mul1_reg_1439[68]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1439_reg[69] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_14390),
        .D(grp_fu_533_p2[69]),
        .Q(neg_mul1_reg_1439[69]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1439_reg[70] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_14390),
        .D(grp_fu_533_p2[70]),
        .Q(neg_mul1_reg_1439[70]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1439_reg[71] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_14390),
        .D(grp_fu_533_p2[71]),
        .Q(neg_mul1_reg_1439[71]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1439_reg[72] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_14390),
        .D(grp_fu_533_p2[72]),
        .Q(neg_mul1_reg_1439[72]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1439_reg[73] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_14390),
        .D(grp_fu_533_p2[73]),
        .Q(neg_mul1_reg_1439[73]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1439_reg[74] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_14390),
        .D(grp_fu_533_p2[74]),
        .Q(neg_mul1_reg_1439[74]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1439_reg[75] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_14390),
        .D(grp_fu_533_p2[75]),
        .Q(neg_mul1_reg_1439[75]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1439_reg[76] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_14390),
        .D(grp_fu_533_p2[76]),
        .Q(neg_mul1_reg_1439[76]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1439_reg[77] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_14390),
        .D(grp_fu_533_p2[77]),
        .Q(neg_mul1_reg_1439[77]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1439_reg[78] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_14390),
        .D(grp_fu_533_p2[78]),
        .Q(neg_mul1_reg_1439[78]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1439_reg[79] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_14390),
        .D(grp_fu_533_p2[79]),
        .Q(neg_mul1_reg_1439[79]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1439_reg[80] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_14390),
        .D(grp_fu_533_p2[80]),
        .Q(neg_mul1_reg_1439[80]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1439_reg[81] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_14390),
        .D(grp_fu_533_p2[81]),
        .Q(neg_mul1_reg_1439[81]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1439_reg[82] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_14390),
        .D(grp_fu_533_p2[82]),
        .Q(neg_mul1_reg_1439[82]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1439_reg[83] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_14390),
        .D(grp_fu_533_p2[83]),
        .Q(neg_mul1_reg_1439[83]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1439_reg[84] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_14390),
        .D(grp_fu_533_p2[84]),
        .Q(neg_mul1_reg_1439[84]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1439_reg[85] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_14390),
        .D(grp_fu_533_p2[85]),
        .Q(neg_mul1_reg_1439[85]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1439_reg[86] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_14390),
        .D(grp_fu_533_p2[86]),
        .Q(neg_mul1_reg_1439[86]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1439_reg[87] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_14390),
        .D(grp_fu_533_p2[87]),
        .Q(neg_mul1_reg_1439[87]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1409_reg[60] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_14090),
        .D(grp_fu_503_p2[60]),
        .Q(neg_mul2_reg_1409[60]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1409_reg[61] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_14090),
        .D(grp_fu_503_p2[61]),
        .Q(neg_mul2_reg_1409[61]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1409_reg[62] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_14090),
        .D(grp_fu_503_p2[62]),
        .Q(neg_mul2_reg_1409[62]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1409_reg[63] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_14090),
        .D(grp_fu_503_p2[63]),
        .Q(neg_mul2_reg_1409[63]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1409_reg[64] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_14090),
        .D(grp_fu_503_p2[64]),
        .Q(neg_mul2_reg_1409[64]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1409_reg[65] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_14090),
        .D(grp_fu_503_p2[65]),
        .Q(neg_mul2_reg_1409[65]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1409_reg[66] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_14090),
        .D(grp_fu_503_p2[66]),
        .Q(neg_mul2_reg_1409[66]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1409_reg[67] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_14090),
        .D(grp_fu_503_p2[67]),
        .Q(neg_mul2_reg_1409[67]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1409_reg[68] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_14090),
        .D(grp_fu_503_p2[68]),
        .Q(neg_mul2_reg_1409[68]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1409_reg[69] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_14090),
        .D(grp_fu_503_p2[69]),
        .Q(neg_mul2_reg_1409[69]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1409_reg[70] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_14090),
        .D(grp_fu_503_p2[70]),
        .Q(neg_mul2_reg_1409[70]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1409_reg[71] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_14090),
        .D(grp_fu_503_p2[71]),
        .Q(neg_mul2_reg_1409[71]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1409_reg[72] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_14090),
        .D(grp_fu_503_p2[72]),
        .Q(neg_mul2_reg_1409[72]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1409_reg[73] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_14090),
        .D(grp_fu_503_p2[73]),
        .Q(neg_mul2_reg_1409[73]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1409_reg[74] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_14090),
        .D(grp_fu_503_p2[74]),
        .Q(neg_mul2_reg_1409[74]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1409_reg[75] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_14090),
        .D(grp_fu_503_p2[75]),
        .Q(neg_mul2_reg_1409[75]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1409_reg[76] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_14090),
        .D(grp_fu_503_p2[76]),
        .Q(neg_mul2_reg_1409[76]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1409_reg[77] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_14090),
        .D(grp_fu_503_p2[77]),
        .Q(neg_mul2_reg_1409[77]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1409_reg[78] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_14090),
        .D(grp_fu_503_p2[78]),
        .Q(neg_mul2_reg_1409[78]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1409_reg[79] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_14090),
        .D(grp_fu_503_p2[79]),
        .Q(neg_mul2_reg_1409[79]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1409_reg[80] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_14090),
        .D(grp_fu_503_p2[80]),
        .Q(neg_mul2_reg_1409[80]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1409_reg[81] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_14090),
        .D(grp_fu_503_p2[81]),
        .Q(neg_mul2_reg_1409[81]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1409_reg[82] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_14090),
        .D(grp_fu_503_p2[82]),
        .Q(neg_mul2_reg_1409[82]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1409_reg[83] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_14090),
        .D(grp_fu_503_p2[83]),
        .Q(neg_mul2_reg_1409[83]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1409_reg[84] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_14090),
        .D(grp_fu_503_p2[84]),
        .Q(neg_mul2_reg_1409[84]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1409_reg[85] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_14090),
        .D(grp_fu_503_p2[85]),
        .Q(neg_mul2_reg_1409[85]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1409_reg[86] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_14090),
        .D(grp_fu_503_p2[86]),
        .Q(neg_mul2_reg_1409[86]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1499_reg[60] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_14990),
        .D(grp_fu_613_p2[60]),
        .Q(neg_mul3_reg_1499[60]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1499_reg[61] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_14990),
        .D(grp_fu_613_p2[61]),
        .Q(neg_mul3_reg_1499[61]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1499_reg[62] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_14990),
        .D(grp_fu_613_p2[62]),
        .Q(neg_mul3_reg_1499[62]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1499_reg[63] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_14990),
        .D(grp_fu_613_p2[63]),
        .Q(neg_mul3_reg_1499[63]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1499_reg[64] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_14990),
        .D(grp_fu_613_p2[64]),
        .Q(neg_mul3_reg_1499[64]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1499_reg[65] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_14990),
        .D(grp_fu_613_p2[65]),
        .Q(neg_mul3_reg_1499[65]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1499_reg[66] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_14990),
        .D(grp_fu_613_p2[66]),
        .Q(neg_mul3_reg_1499[66]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1499_reg[67] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_14990),
        .D(grp_fu_613_p2[67]),
        .Q(neg_mul3_reg_1499[67]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1499_reg[68] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_14990),
        .D(grp_fu_613_p2[68]),
        .Q(neg_mul3_reg_1499[68]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1499_reg[69] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_14990),
        .D(grp_fu_613_p2[69]),
        .Q(neg_mul3_reg_1499[69]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1499_reg[70] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_14990),
        .D(grp_fu_613_p2[70]),
        .Q(neg_mul3_reg_1499[70]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1499_reg[71] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_14990),
        .D(grp_fu_613_p2[71]),
        .Q(neg_mul3_reg_1499[71]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1499_reg[72] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_14990),
        .D(grp_fu_613_p2[72]),
        .Q(neg_mul3_reg_1499[72]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1499_reg[73] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_14990),
        .D(grp_fu_613_p2[73]),
        .Q(neg_mul3_reg_1499[73]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1499_reg[74] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_14990),
        .D(grp_fu_613_p2[74]),
        .Q(neg_mul3_reg_1499[74]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1499_reg[75] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_14990),
        .D(grp_fu_613_p2[75]),
        .Q(neg_mul3_reg_1499[75]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1499_reg[76] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_14990),
        .D(grp_fu_613_p2[76]),
        .Q(neg_mul3_reg_1499[76]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1499_reg[77] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_14990),
        .D(grp_fu_613_p2[77]),
        .Q(neg_mul3_reg_1499[77]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1499_reg[78] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_14990),
        .D(grp_fu_613_p2[78]),
        .Q(neg_mul3_reg_1499[78]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1499_reg[79] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_14990),
        .D(grp_fu_613_p2[79]),
        .Q(neg_mul3_reg_1499[79]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1499_reg[80] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_14990),
        .D(grp_fu_613_p2[80]),
        .Q(neg_mul3_reg_1499[80]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1499_reg[81] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_14990),
        .D(grp_fu_613_p2[81]),
        .Q(neg_mul3_reg_1499[81]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1499_reg[82] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_14990),
        .D(grp_fu_613_p2[82]),
        .Q(neg_mul3_reg_1499[82]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1499_reg[83] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_14990),
        .D(grp_fu_613_p2[83]),
        .Q(neg_mul3_reg_1499[83]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1499_reg[84] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_14990),
        .D(grp_fu_613_p2[84]),
        .Q(neg_mul3_reg_1499[84]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1499_reg[85] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_14990),
        .D(grp_fu_613_p2[85]),
        .Q(neg_mul3_reg_1499[85]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1499_reg[86] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_14990),
        .D(grp_fu_613_p2[86]),
        .Q(neg_mul3_reg_1499[86]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1499_reg[87] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_14990),
        .D(grp_fu_613_p2[87]),
        .Q(neg_mul3_reg_1499[87]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1434_reg[60] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_14340),
        .D(grp_fu_528_p2[60]),
        .Q(neg_mul4_reg_1434[60]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1434_reg[61] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_14340),
        .D(grp_fu_528_p2[61]),
        .Q(neg_mul4_reg_1434[61]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1434_reg[62] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_14340),
        .D(grp_fu_528_p2[62]),
        .Q(neg_mul4_reg_1434[62]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1434_reg[63] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_14340),
        .D(grp_fu_528_p2[63]),
        .Q(neg_mul4_reg_1434[63]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1434_reg[64] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_14340),
        .D(grp_fu_528_p2[64]),
        .Q(neg_mul4_reg_1434[64]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1434_reg[65] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_14340),
        .D(grp_fu_528_p2[65]),
        .Q(neg_mul4_reg_1434[65]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1434_reg[66] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_14340),
        .D(grp_fu_528_p2[66]),
        .Q(neg_mul4_reg_1434[66]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1434_reg[67] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_14340),
        .D(grp_fu_528_p2[67]),
        .Q(neg_mul4_reg_1434[67]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1434_reg[68] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_14340),
        .D(grp_fu_528_p2[68]),
        .Q(neg_mul4_reg_1434[68]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1434_reg[69] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_14340),
        .D(grp_fu_528_p2[69]),
        .Q(neg_mul4_reg_1434[69]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1434_reg[70] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_14340),
        .D(grp_fu_528_p2[70]),
        .Q(neg_mul4_reg_1434[70]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1434_reg[71] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_14340),
        .D(grp_fu_528_p2[71]),
        .Q(neg_mul4_reg_1434[71]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1434_reg[72] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_14340),
        .D(grp_fu_528_p2[72]),
        .Q(neg_mul4_reg_1434[72]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1434_reg[73] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_14340),
        .D(grp_fu_528_p2[73]),
        .Q(neg_mul4_reg_1434[73]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1434_reg[74] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_14340),
        .D(grp_fu_528_p2[74]),
        .Q(neg_mul4_reg_1434[74]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1434_reg[75] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_14340),
        .D(grp_fu_528_p2[75]),
        .Q(neg_mul4_reg_1434[75]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1434_reg[76] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_14340),
        .D(grp_fu_528_p2[76]),
        .Q(neg_mul4_reg_1434[76]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1434_reg[77] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_14340),
        .D(grp_fu_528_p2[77]),
        .Q(neg_mul4_reg_1434[77]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1434_reg[78] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_14340),
        .D(grp_fu_528_p2[78]),
        .Q(neg_mul4_reg_1434[78]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1434_reg[79] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_14340),
        .D(grp_fu_528_p2[79]),
        .Q(neg_mul4_reg_1434[79]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1434_reg[80] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_14340),
        .D(grp_fu_528_p2[80]),
        .Q(neg_mul4_reg_1434[80]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1434_reg[81] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_14340),
        .D(grp_fu_528_p2[81]),
        .Q(neg_mul4_reg_1434[81]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1434_reg[82] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_14340),
        .D(grp_fu_528_p2[82]),
        .Q(neg_mul4_reg_1434[82]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1434_reg[83] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_14340),
        .D(grp_fu_528_p2[83]),
        .Q(neg_mul4_reg_1434[83]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1434_reg[84] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_14340),
        .D(grp_fu_528_p2[84]),
        .Q(neg_mul4_reg_1434[84]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1434_reg[85] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_14340),
        .D(grp_fu_528_p2[85]),
        .Q(neg_mul4_reg_1434[85]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1434_reg[86] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_14340),
        .D(grp_fu_528_p2[86]),
        .Q(neg_mul4_reg_1434[86]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1434_reg[87] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_14340),
        .D(grp_fu_528_p2[87]),
        .Q(neg_mul4_reg_1434[87]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1551_reg[60] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_15510),
        .D(grp_fu_691_p2[60]),
        .Q(neg_mul5_reg_1551[60]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1551_reg[61] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_15510),
        .D(grp_fu_691_p2[61]),
        .Q(neg_mul5_reg_1551[61]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1551_reg[62] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_15510),
        .D(grp_fu_691_p2[62]),
        .Q(neg_mul5_reg_1551[62]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1551_reg[63] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_15510),
        .D(grp_fu_691_p2[63]),
        .Q(neg_mul5_reg_1551[63]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1551_reg[64] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_15510),
        .D(grp_fu_691_p2[64]),
        .Q(neg_mul5_reg_1551[64]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1551_reg[65] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_15510),
        .D(grp_fu_691_p2[65]),
        .Q(neg_mul5_reg_1551[65]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1551_reg[66] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_15510),
        .D(grp_fu_691_p2[66]),
        .Q(neg_mul5_reg_1551[66]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1551_reg[67] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_15510),
        .D(grp_fu_691_p2[67]),
        .Q(neg_mul5_reg_1551[67]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1551_reg[68] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_15510),
        .D(grp_fu_691_p2[68]),
        .Q(neg_mul5_reg_1551[68]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1551_reg[69] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_15510),
        .D(grp_fu_691_p2[69]),
        .Q(neg_mul5_reg_1551[69]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1551_reg[70] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_15510),
        .D(grp_fu_691_p2[70]),
        .Q(neg_mul5_reg_1551[70]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1551_reg[71] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_15510),
        .D(grp_fu_691_p2[71]),
        .Q(neg_mul5_reg_1551[71]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1551_reg[72] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_15510),
        .D(grp_fu_691_p2[72]),
        .Q(neg_mul5_reg_1551[72]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1551_reg[73] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_15510),
        .D(grp_fu_691_p2[73]),
        .Q(neg_mul5_reg_1551[73]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1551_reg[74] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_15510),
        .D(grp_fu_691_p2[74]),
        .Q(neg_mul5_reg_1551[74]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1551_reg[75] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_15510),
        .D(grp_fu_691_p2[75]),
        .Q(neg_mul5_reg_1551[75]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1551_reg[76] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_15510),
        .D(grp_fu_691_p2[76]),
        .Q(neg_mul5_reg_1551[76]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1551_reg[77] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_15510),
        .D(grp_fu_691_p2[77]),
        .Q(neg_mul5_reg_1551[77]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1551_reg[78] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_15510),
        .D(grp_fu_691_p2[78]),
        .Q(neg_mul5_reg_1551[78]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1551_reg[79] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_15510),
        .D(grp_fu_691_p2[79]),
        .Q(neg_mul5_reg_1551[79]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1551_reg[80] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_15510),
        .D(grp_fu_691_p2[80]),
        .Q(neg_mul5_reg_1551[80]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1551_reg[81] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_15510),
        .D(grp_fu_691_p2[81]),
        .Q(neg_mul5_reg_1551[81]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1551_reg[82] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_15510),
        .D(grp_fu_691_p2[82]),
        .Q(neg_mul5_reg_1551[82]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1551_reg[83] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_15510),
        .D(grp_fu_691_p2[83]),
        .Q(neg_mul5_reg_1551[83]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1551_reg[84] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_15510),
        .D(grp_fu_691_p2[84]),
        .Q(neg_mul5_reg_1551[84]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1551_reg[85] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_15510),
        .D(grp_fu_691_p2[85]),
        .Q(neg_mul5_reg_1551[85]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1551_reg[86] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_15510),
        .D(grp_fu_691_p2[86]),
        .Q(neg_mul5_reg_1551[86]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1551_reg[87] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_15510),
        .D(grp_fu_691_p2[87]),
        .Q(neg_mul5_reg_1551[87]),
        .R(1'b0));
  FDRE \neg_mul_reg_1592_reg[60] 
       (.C(ap_clk),
        .CE(neg_mul_reg_15920),
        .D(grp_fu_827_p2[60]),
        .Q(neg_mul_reg_1592[60]),
        .R(1'b0));
  FDRE \neg_mul_reg_1592_reg[61] 
       (.C(ap_clk),
        .CE(neg_mul_reg_15920),
        .D(grp_fu_827_p2[61]),
        .Q(neg_mul_reg_1592[61]),
        .R(1'b0));
  FDRE \neg_mul_reg_1592_reg[62] 
       (.C(ap_clk),
        .CE(neg_mul_reg_15920),
        .D(grp_fu_827_p2[62]),
        .Q(neg_mul_reg_1592[62]),
        .R(1'b0));
  FDRE \neg_mul_reg_1592_reg[63] 
       (.C(ap_clk),
        .CE(neg_mul_reg_15920),
        .D(grp_fu_827_p2[63]),
        .Q(neg_mul_reg_1592[63]),
        .R(1'b0));
  FDRE \neg_mul_reg_1592_reg[64] 
       (.C(ap_clk),
        .CE(neg_mul_reg_15920),
        .D(grp_fu_827_p2[64]),
        .Q(neg_mul_reg_1592[64]),
        .R(1'b0));
  FDRE \neg_mul_reg_1592_reg[65] 
       (.C(ap_clk),
        .CE(neg_mul_reg_15920),
        .D(grp_fu_827_p2[65]),
        .Q(neg_mul_reg_1592[65]),
        .R(1'b0));
  FDRE \neg_mul_reg_1592_reg[66] 
       (.C(ap_clk),
        .CE(neg_mul_reg_15920),
        .D(grp_fu_827_p2[66]),
        .Q(neg_mul_reg_1592[66]),
        .R(1'b0));
  FDRE \neg_mul_reg_1592_reg[67] 
       (.C(ap_clk),
        .CE(neg_mul_reg_15920),
        .D(grp_fu_827_p2[67]),
        .Q(neg_mul_reg_1592[67]),
        .R(1'b0));
  FDRE \neg_mul_reg_1592_reg[68] 
       (.C(ap_clk),
        .CE(neg_mul_reg_15920),
        .D(grp_fu_827_p2[68]),
        .Q(neg_mul_reg_1592[68]),
        .R(1'b0));
  FDRE \neg_mul_reg_1592_reg[69] 
       (.C(ap_clk),
        .CE(neg_mul_reg_15920),
        .D(grp_fu_827_p2[69]),
        .Q(neg_mul_reg_1592[69]),
        .R(1'b0));
  FDRE \neg_mul_reg_1592_reg[70] 
       (.C(ap_clk),
        .CE(neg_mul_reg_15920),
        .D(grp_fu_827_p2[70]),
        .Q(neg_mul_reg_1592[70]),
        .R(1'b0));
  FDRE \neg_mul_reg_1592_reg[71] 
       (.C(ap_clk),
        .CE(neg_mul_reg_15920),
        .D(grp_fu_827_p2[71]),
        .Q(neg_mul_reg_1592[71]),
        .R(1'b0));
  FDRE \neg_mul_reg_1592_reg[72] 
       (.C(ap_clk),
        .CE(neg_mul_reg_15920),
        .D(grp_fu_827_p2[72]),
        .Q(neg_mul_reg_1592[72]),
        .R(1'b0));
  FDRE \neg_mul_reg_1592_reg[73] 
       (.C(ap_clk),
        .CE(neg_mul_reg_15920),
        .D(grp_fu_827_p2[73]),
        .Q(neg_mul_reg_1592[73]),
        .R(1'b0));
  FDRE \neg_mul_reg_1592_reg[74] 
       (.C(ap_clk),
        .CE(neg_mul_reg_15920),
        .D(grp_fu_827_p2[74]),
        .Q(neg_mul_reg_1592[74]),
        .R(1'b0));
  FDRE \neg_mul_reg_1592_reg[75] 
       (.C(ap_clk),
        .CE(neg_mul_reg_15920),
        .D(grp_fu_827_p2[75]),
        .Q(neg_mul_reg_1592[75]),
        .R(1'b0));
  FDRE \neg_mul_reg_1592_reg[76] 
       (.C(ap_clk),
        .CE(neg_mul_reg_15920),
        .D(grp_fu_827_p2[76]),
        .Q(neg_mul_reg_1592[76]),
        .R(1'b0));
  FDRE \neg_mul_reg_1592_reg[77] 
       (.C(ap_clk),
        .CE(neg_mul_reg_15920),
        .D(grp_fu_827_p2[77]),
        .Q(neg_mul_reg_1592[77]),
        .R(1'b0));
  FDRE \neg_mul_reg_1592_reg[78] 
       (.C(ap_clk),
        .CE(neg_mul_reg_15920),
        .D(grp_fu_827_p2[78]),
        .Q(neg_mul_reg_1592[78]),
        .R(1'b0));
  FDRE \neg_mul_reg_1592_reg[79] 
       (.C(ap_clk),
        .CE(neg_mul_reg_15920),
        .D(grp_fu_827_p2[79]),
        .Q(neg_mul_reg_1592[79]),
        .R(1'b0));
  FDRE \neg_mul_reg_1592_reg[80] 
       (.C(ap_clk),
        .CE(neg_mul_reg_15920),
        .D(grp_fu_827_p2[80]),
        .Q(neg_mul_reg_1592[80]),
        .R(1'b0));
  FDRE \neg_mul_reg_1592_reg[81] 
       (.C(ap_clk),
        .CE(neg_mul_reg_15920),
        .D(grp_fu_827_p2[81]),
        .Q(neg_mul_reg_1592[81]),
        .R(1'b0));
  FDRE \neg_mul_reg_1592_reg[82] 
       (.C(ap_clk),
        .CE(neg_mul_reg_15920),
        .D(grp_fu_827_p2[82]),
        .Q(neg_mul_reg_1592[82]),
        .R(1'b0));
  FDRE \neg_mul_reg_1592_reg[83] 
       (.C(ap_clk),
        .CE(neg_mul_reg_15920),
        .D(grp_fu_827_p2[83]),
        .Q(neg_mul_reg_1592[83]),
        .R(1'b0));
  FDRE \neg_mul_reg_1592_reg[84] 
       (.C(ap_clk),
        .CE(neg_mul_reg_15920),
        .D(grp_fu_827_p2[84]),
        .Q(neg_mul_reg_1592[84]),
        .R(1'b0));
  FDRE \neg_mul_reg_1592_reg[85] 
       (.C(ap_clk),
        .CE(neg_mul_reg_15920),
        .D(grp_fu_827_p2[85]),
        .Q(neg_mul_reg_1592[85]),
        .R(1'b0));
  FDRE \neg_mul_reg_1592_reg[86] 
       (.C(ap_clk),
        .CE(neg_mul_reg_15920),
        .D(grp_fu_827_p2[86]),
        .Q(neg_mul_reg_1592[86]),
        .R(1'b0));
  FDRE \neg_mul_reg_1592_reg[87] 
       (.C(ap_clk),
        .CE(neg_mul_reg_15920),
        .D(grp_fu_827_p2[87]),
        .Q(neg_mul_reg_1592[87]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1489[15]_i_10 
       (.I0(neg_mul1_reg_1439[69]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(tmp_49_reg_1404[9]),
        .O(\neg_ti1_reg_1489[15]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1489[15]_i_11 
       (.I0(neg_mul1_reg_1439[68]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(tmp_49_reg_1404[8]),
        .O(\neg_ti1_reg_1489[15]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1489[15]_i_13 
       (.I0(neg_mul1_reg_1439[67]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(tmp_49_reg_1404[7]),
        .O(\neg_ti1_reg_1489[15]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1489[15]_i_14 
       (.I0(neg_mul1_reg_1439[66]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(tmp_49_reg_1404[6]),
        .O(\neg_ti1_reg_1489[15]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1489[15]_i_15 
       (.I0(neg_mul1_reg_1439[65]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(tmp_49_reg_1404[5]),
        .O(\neg_ti1_reg_1489[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1489[15]_i_16 
       (.I0(neg_mul1_reg_1439[64]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(tmp_49_reg_1404[4]),
        .O(\neg_ti1_reg_1489[15]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1489[15]_i_17 
       (.I0(neg_mul1_reg_1439[63]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(tmp_49_reg_1404[3]),
        .O(\neg_ti1_reg_1489[15]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1489[15]_i_18 
       (.I0(neg_mul1_reg_1439[62]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(tmp_49_reg_1404[2]),
        .O(\neg_ti1_reg_1489[15]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1489[15]_i_19 
       (.I0(neg_mul1_reg_1439[61]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(tmp_49_reg_1404[1]),
        .O(\neg_ti1_reg_1489[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \neg_ti1_reg_1489[15]_i_20 
       (.I0(neg_mul1_reg_1439[60]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(tmp_49_reg_1404[0]),
        .O(tmp_6_fu_673_p3));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1489[15]_i_3 
       (.I0(neg_mul1_reg_1439[75]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(tmp_49_reg_1404[15]),
        .O(\neg_ti1_reg_1489[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1489[15]_i_4 
       (.I0(neg_mul1_reg_1439[74]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(tmp_49_reg_1404[14]),
        .O(\neg_ti1_reg_1489[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1489[15]_i_5 
       (.I0(neg_mul1_reg_1439[73]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(tmp_49_reg_1404[13]),
        .O(\neg_ti1_reg_1489[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1489[15]_i_6 
       (.I0(neg_mul1_reg_1439[72]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(tmp_49_reg_1404[12]),
        .O(\neg_ti1_reg_1489[15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1489[15]_i_8 
       (.I0(neg_mul1_reg_1439[71]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(tmp_49_reg_1404[11]),
        .O(\neg_ti1_reg_1489[15]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1489[15]_i_9 
       (.I0(neg_mul1_reg_1439[70]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(tmp_49_reg_1404[10]),
        .O(\neg_ti1_reg_1489[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1489[19]_i_2 
       (.I0(neg_mul1_reg_1439[79]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(tmp_49_reg_1404[19]),
        .O(\neg_ti1_reg_1489[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1489[19]_i_3 
       (.I0(neg_mul1_reg_1439[78]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(tmp_49_reg_1404[18]),
        .O(\neg_ti1_reg_1489[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1489[19]_i_4 
       (.I0(neg_mul1_reg_1439[77]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(tmp_49_reg_1404[17]),
        .O(\neg_ti1_reg_1489[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1489[19]_i_5 
       (.I0(neg_mul1_reg_1439[76]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(tmp_49_reg_1404[16]),
        .O(\neg_ti1_reg_1489[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1489[23]_i_2 
       (.I0(neg_mul1_reg_1439[83]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(tmp_49_reg_1404[23]),
        .O(\neg_ti1_reg_1489[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1489[23]_i_3 
       (.I0(neg_mul1_reg_1439[82]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(tmp_49_reg_1404[22]),
        .O(\neg_ti1_reg_1489[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1489[23]_i_4 
       (.I0(neg_mul1_reg_1439[81]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(tmp_49_reg_1404[21]),
        .O(\neg_ti1_reg_1489[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1489[23]_i_5 
       (.I0(neg_mul1_reg_1439[80]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(tmp_49_reg_1404[20]),
        .O(\neg_ti1_reg_1489[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1489[27]_i_2 
       (.I0(neg_mul1_reg_1439[87]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(tmp_49_reg_1404[27]),
        .O(\neg_ti1_reg_1489[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1489[27]_i_3 
       (.I0(neg_mul1_reg_1439[86]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(tmp_49_reg_1404[26]),
        .O(\neg_ti1_reg_1489[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1489[27]_i_4 
       (.I0(neg_mul1_reg_1439[85]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(tmp_49_reg_1404[25]),
        .O(\neg_ti1_reg_1489[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1489[27]_i_5 
       (.I0(neg_mul1_reg_1439[84]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(tmp_49_reg_1404[24]),
        .O(\neg_ti1_reg_1489[27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1489[28]_i_3 
       (.I0(neg_mul1_reg_1439[87]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(tmp_49_reg_1404[27]),
        .O(\neg_ti1_reg_1489[28]_i_3_n_0 ));
  FDRE \neg_ti1_reg_1489_reg[13] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_14890),
        .D(\neg_ti1_reg_1489_reg[15]_i_1_n_6 ),
        .Q(neg_ti1_reg_1489[13]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1489_reg[14] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_14890),
        .D(\neg_ti1_reg_1489_reg[15]_i_1_n_5 ),
        .Q(neg_ti1_reg_1489[14]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1489_reg[15] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_14890),
        .D(\neg_ti1_reg_1489_reg[15]_i_1_n_4 ),
        .Q(neg_ti1_reg_1489[15]),
        .R(1'b0));
  CARRY4 \neg_ti1_reg_1489_reg[15]_i_1 
       (.CI(\neg_ti1_reg_1489_reg[15]_i_2_n_0 ),
        .CO({\neg_ti1_reg_1489_reg[15]_i_1_n_0 ,\neg_ti1_reg_1489_reg[15]_i_1_n_1 ,\neg_ti1_reg_1489_reg[15]_i_1_n_2 ,\neg_ti1_reg_1489_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti1_reg_1489_reg[15]_i_1_n_4 ,\neg_ti1_reg_1489_reg[15]_i_1_n_5 ,\neg_ti1_reg_1489_reg[15]_i_1_n_6 ,\NLW_neg_ti1_reg_1489_reg[15]_i_1_O_UNCONNECTED [0]}),
        .S({\neg_ti1_reg_1489[15]_i_3_n_0 ,\neg_ti1_reg_1489[15]_i_4_n_0 ,\neg_ti1_reg_1489[15]_i_5_n_0 ,\neg_ti1_reg_1489[15]_i_6_n_0 }));
  CARRY4 \neg_ti1_reg_1489_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\neg_ti1_reg_1489_reg[15]_i_12_n_0 ,\neg_ti1_reg_1489_reg[15]_i_12_n_1 ,\neg_ti1_reg_1489_reg[15]_i_12_n_2 ,\neg_ti1_reg_1489_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_neg_ti1_reg_1489_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\neg_ti1_reg_1489[15]_i_17_n_0 ,\neg_ti1_reg_1489[15]_i_18_n_0 ,\neg_ti1_reg_1489[15]_i_19_n_0 ,tmp_6_fu_673_p3}));
  CARRY4 \neg_ti1_reg_1489_reg[15]_i_2 
       (.CI(\neg_ti1_reg_1489_reg[15]_i_7_n_0 ),
        .CO({\neg_ti1_reg_1489_reg[15]_i_2_n_0 ,\neg_ti1_reg_1489_reg[15]_i_2_n_1 ,\neg_ti1_reg_1489_reg[15]_i_2_n_2 ,\neg_ti1_reg_1489_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti1_reg_1489_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\neg_ti1_reg_1489[15]_i_8_n_0 ,\neg_ti1_reg_1489[15]_i_9_n_0 ,\neg_ti1_reg_1489[15]_i_10_n_0 ,\neg_ti1_reg_1489[15]_i_11_n_0 }));
  CARRY4 \neg_ti1_reg_1489_reg[15]_i_7 
       (.CI(\neg_ti1_reg_1489_reg[15]_i_12_n_0 ),
        .CO({\neg_ti1_reg_1489_reg[15]_i_7_n_0 ,\neg_ti1_reg_1489_reg[15]_i_7_n_1 ,\neg_ti1_reg_1489_reg[15]_i_7_n_2 ,\neg_ti1_reg_1489_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti1_reg_1489_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\neg_ti1_reg_1489[15]_i_13_n_0 ,\neg_ti1_reg_1489[15]_i_14_n_0 ,\neg_ti1_reg_1489[15]_i_15_n_0 ,\neg_ti1_reg_1489[15]_i_16_n_0 }));
  FDRE \neg_ti1_reg_1489_reg[16] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_14890),
        .D(\neg_ti1_reg_1489_reg[19]_i_1_n_7 ),
        .Q(neg_ti1_reg_1489[16]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1489_reg[17] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_14890),
        .D(\neg_ti1_reg_1489_reg[19]_i_1_n_6 ),
        .Q(neg_ti1_reg_1489[17]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1489_reg[18] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_14890),
        .D(\neg_ti1_reg_1489_reg[19]_i_1_n_5 ),
        .Q(neg_ti1_reg_1489[18]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1489_reg[19] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_14890),
        .D(\neg_ti1_reg_1489_reg[19]_i_1_n_4 ),
        .Q(neg_ti1_reg_1489[19]),
        .R(1'b0));
  CARRY4 \neg_ti1_reg_1489_reg[19]_i_1 
       (.CI(\neg_ti1_reg_1489_reg[15]_i_1_n_0 ),
        .CO({\neg_ti1_reg_1489_reg[19]_i_1_n_0 ,\neg_ti1_reg_1489_reg[19]_i_1_n_1 ,\neg_ti1_reg_1489_reg[19]_i_1_n_2 ,\neg_ti1_reg_1489_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti1_reg_1489_reg[19]_i_1_n_4 ,\neg_ti1_reg_1489_reg[19]_i_1_n_5 ,\neg_ti1_reg_1489_reg[19]_i_1_n_6 ,\neg_ti1_reg_1489_reg[19]_i_1_n_7 }),
        .S({\neg_ti1_reg_1489[19]_i_2_n_0 ,\neg_ti1_reg_1489[19]_i_3_n_0 ,\neg_ti1_reg_1489[19]_i_4_n_0 ,\neg_ti1_reg_1489[19]_i_5_n_0 }));
  FDRE \neg_ti1_reg_1489_reg[20] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_14890),
        .D(\neg_ti1_reg_1489_reg[23]_i_1_n_7 ),
        .Q(neg_ti1_reg_1489[20]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1489_reg[21] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_14890),
        .D(\neg_ti1_reg_1489_reg[23]_i_1_n_6 ),
        .Q(neg_ti1_reg_1489[21]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1489_reg[22] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_14890),
        .D(\neg_ti1_reg_1489_reg[23]_i_1_n_5 ),
        .Q(neg_ti1_reg_1489[22]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1489_reg[23] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_14890),
        .D(\neg_ti1_reg_1489_reg[23]_i_1_n_4 ),
        .Q(neg_ti1_reg_1489[23]),
        .R(1'b0));
  CARRY4 \neg_ti1_reg_1489_reg[23]_i_1 
       (.CI(\neg_ti1_reg_1489_reg[19]_i_1_n_0 ),
        .CO({\neg_ti1_reg_1489_reg[23]_i_1_n_0 ,\neg_ti1_reg_1489_reg[23]_i_1_n_1 ,\neg_ti1_reg_1489_reg[23]_i_1_n_2 ,\neg_ti1_reg_1489_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti1_reg_1489_reg[23]_i_1_n_4 ,\neg_ti1_reg_1489_reg[23]_i_1_n_5 ,\neg_ti1_reg_1489_reg[23]_i_1_n_6 ,\neg_ti1_reg_1489_reg[23]_i_1_n_7 }),
        .S({\neg_ti1_reg_1489[23]_i_2_n_0 ,\neg_ti1_reg_1489[23]_i_3_n_0 ,\neg_ti1_reg_1489[23]_i_4_n_0 ,\neg_ti1_reg_1489[23]_i_5_n_0 }));
  FDRE \neg_ti1_reg_1489_reg[24] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_14890),
        .D(\neg_ti1_reg_1489_reg[27]_i_1_n_7 ),
        .Q(neg_ti1_reg_1489[24]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1489_reg[25] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_14890),
        .D(\neg_ti1_reg_1489_reg[27]_i_1_n_6 ),
        .Q(neg_ti1_reg_1489[25]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1489_reg[26] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_14890),
        .D(\neg_ti1_reg_1489_reg[27]_i_1_n_5 ),
        .Q(neg_ti1_reg_1489[26]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1489_reg[27] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_14890),
        .D(\neg_ti1_reg_1489_reg[27]_i_1_n_4 ),
        .Q(neg_ti1_reg_1489[27]),
        .R(1'b0));
  CARRY4 \neg_ti1_reg_1489_reg[27]_i_1 
       (.CI(\neg_ti1_reg_1489_reg[23]_i_1_n_0 ),
        .CO({\neg_ti1_reg_1489_reg[27]_i_1_n_0 ,\neg_ti1_reg_1489_reg[27]_i_1_n_1 ,\neg_ti1_reg_1489_reg[27]_i_1_n_2 ,\neg_ti1_reg_1489_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti1_reg_1489_reg[27]_i_1_n_4 ,\neg_ti1_reg_1489_reg[27]_i_1_n_5 ,\neg_ti1_reg_1489_reg[27]_i_1_n_6 ,\neg_ti1_reg_1489_reg[27]_i_1_n_7 }),
        .S({\neg_ti1_reg_1489[27]_i_2_n_0 ,\neg_ti1_reg_1489[27]_i_3_n_0 ,\neg_ti1_reg_1489[27]_i_4_n_0 ,\neg_ti1_reg_1489[27]_i_5_n_0 }));
  FDRE \neg_ti1_reg_1489_reg[28] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_14890),
        .D(\neg_ti1_reg_1489_reg[28]_i_2_n_7 ),
        .Q(neg_ti1_reg_1489[28]),
        .R(1'b0));
  CARRY4 \neg_ti1_reg_1489_reg[28]_i_2 
       (.CI(\neg_ti1_reg_1489_reg[27]_i_1_n_0 ),
        .CO(\NLW_neg_ti1_reg_1489_reg[28]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_neg_ti1_reg_1489_reg[28]_i_2_O_UNCONNECTED [3:1],\neg_ti1_reg_1489_reg[28]_i_2_n_7 }),
        .S({1'b0,1'b0,1'b0,\neg_ti1_reg_1489[28]_i_3_n_0 }));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1419[15]_i_10 
       (.I0(neg_mul2_reg_1409[69]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(tmp_53_reg_1384[9]),
        .O(\neg_ti2_reg_1419[15]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1419[15]_i_11 
       (.I0(neg_mul2_reg_1409[68]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(tmp_53_reg_1384[8]),
        .O(\neg_ti2_reg_1419[15]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1419[15]_i_13 
       (.I0(neg_mul2_reg_1409[67]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(tmp_53_reg_1384[7]),
        .O(\neg_ti2_reg_1419[15]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1419[15]_i_14 
       (.I0(neg_mul2_reg_1409[66]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(tmp_53_reg_1384[6]),
        .O(\neg_ti2_reg_1419[15]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1419[15]_i_15 
       (.I0(neg_mul2_reg_1409[65]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(tmp_53_reg_1384[5]),
        .O(\neg_ti2_reg_1419[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1419[15]_i_16 
       (.I0(neg_mul2_reg_1409[64]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(tmp_53_reg_1384[4]),
        .O(\neg_ti2_reg_1419[15]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1419[15]_i_17 
       (.I0(neg_mul2_reg_1409[63]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(tmp_53_reg_1384[3]),
        .O(\neg_ti2_reg_1419[15]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1419[15]_i_18 
       (.I0(neg_mul2_reg_1409[62]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(tmp_53_reg_1384[2]),
        .O(\neg_ti2_reg_1419[15]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1419[15]_i_19 
       (.I0(neg_mul2_reg_1409[61]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(tmp_53_reg_1384[1]),
        .O(\neg_ti2_reg_1419[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \neg_ti2_reg_1419[15]_i_20 
       (.I0(neg_mul2_reg_1409[60]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(tmp_53_reg_1384[0]),
        .O(tmp_22_fu_554_p3));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1419[15]_i_3 
       (.I0(neg_mul2_reg_1409[75]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(tmp_53_reg_1384[15]),
        .O(\neg_ti2_reg_1419[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1419[15]_i_4 
       (.I0(neg_mul2_reg_1409[74]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(tmp_53_reg_1384[14]),
        .O(\neg_ti2_reg_1419[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1419[15]_i_5 
       (.I0(neg_mul2_reg_1409[73]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(tmp_53_reg_1384[13]),
        .O(\neg_ti2_reg_1419[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1419[15]_i_6 
       (.I0(neg_mul2_reg_1409[72]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(tmp_53_reg_1384[12]),
        .O(\neg_ti2_reg_1419[15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1419[15]_i_8 
       (.I0(neg_mul2_reg_1409[71]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(tmp_53_reg_1384[11]),
        .O(\neg_ti2_reg_1419[15]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1419[15]_i_9 
       (.I0(neg_mul2_reg_1409[70]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(tmp_53_reg_1384[10]),
        .O(\neg_ti2_reg_1419[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1419[19]_i_2 
       (.I0(neg_mul2_reg_1409[79]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(tmp_53_reg_1384[19]),
        .O(\neg_ti2_reg_1419[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1419[19]_i_3 
       (.I0(neg_mul2_reg_1409[78]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(tmp_53_reg_1384[18]),
        .O(\neg_ti2_reg_1419[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1419[19]_i_4 
       (.I0(neg_mul2_reg_1409[77]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(tmp_53_reg_1384[17]),
        .O(\neg_ti2_reg_1419[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1419[19]_i_5 
       (.I0(neg_mul2_reg_1409[76]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(tmp_53_reg_1384[16]),
        .O(\neg_ti2_reg_1419[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1419[23]_i_2 
       (.I0(neg_mul2_reg_1409[83]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(tmp_53_reg_1384[23]),
        .O(\neg_ti2_reg_1419[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1419[23]_i_3 
       (.I0(neg_mul2_reg_1409[82]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(tmp_53_reg_1384[22]),
        .O(\neg_ti2_reg_1419[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1419[23]_i_4 
       (.I0(neg_mul2_reg_1409[81]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(tmp_53_reg_1384[21]),
        .O(\neg_ti2_reg_1419[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1419[23]_i_5 
       (.I0(neg_mul2_reg_1409[80]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(tmp_53_reg_1384[20]),
        .O(\neg_ti2_reg_1419[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1419[27]_i_2 
       (.I0(neg_mul2_reg_1409[86]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(tmp_53_reg_1384[26]),
        .O(\neg_ti2_reg_1419[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1419[27]_i_3 
       (.I0(neg_mul2_reg_1409[86]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(tmp_53_reg_1384[26]),
        .O(\neg_ti2_reg_1419[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1419[27]_i_4 
       (.I0(neg_mul2_reg_1409[85]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(tmp_53_reg_1384[25]),
        .O(\neg_ti2_reg_1419[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1419[27]_i_5 
       (.I0(neg_mul2_reg_1409[84]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(tmp_53_reg_1384[24]),
        .O(\neg_ti2_reg_1419[27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1419[28]_i_3 
       (.I0(neg_mul2_reg_1409[86]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(tmp_53_reg_1384[26]),
        .O(\neg_ti2_reg_1419[28]_i_3_n_0 ));
  FDRE \neg_ti2_reg_1419_reg[12] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_14190),
        .D(\neg_ti2_reg_1419_reg[15]_i_1_n_7 ),
        .Q(neg_ti2_reg_1419[12]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1419_reg[13] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_14190),
        .D(\neg_ti2_reg_1419_reg[15]_i_1_n_6 ),
        .Q(neg_ti2_reg_1419[13]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1419_reg[14] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_14190),
        .D(\neg_ti2_reg_1419_reg[15]_i_1_n_5 ),
        .Q(neg_ti2_reg_1419[14]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1419_reg[15] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_14190),
        .D(\neg_ti2_reg_1419_reg[15]_i_1_n_4 ),
        .Q(neg_ti2_reg_1419[15]),
        .R(1'b0));
  CARRY4 \neg_ti2_reg_1419_reg[15]_i_1 
       (.CI(\neg_ti2_reg_1419_reg[15]_i_2_n_0 ),
        .CO({\neg_ti2_reg_1419_reg[15]_i_1_n_0 ,\neg_ti2_reg_1419_reg[15]_i_1_n_1 ,\neg_ti2_reg_1419_reg[15]_i_1_n_2 ,\neg_ti2_reg_1419_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti2_reg_1419_reg[15]_i_1_n_4 ,\neg_ti2_reg_1419_reg[15]_i_1_n_5 ,\neg_ti2_reg_1419_reg[15]_i_1_n_6 ,\neg_ti2_reg_1419_reg[15]_i_1_n_7 }),
        .S({\neg_ti2_reg_1419[15]_i_3_n_0 ,\neg_ti2_reg_1419[15]_i_4_n_0 ,\neg_ti2_reg_1419[15]_i_5_n_0 ,\neg_ti2_reg_1419[15]_i_6_n_0 }));
  CARRY4 \neg_ti2_reg_1419_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\neg_ti2_reg_1419_reg[15]_i_12_n_0 ,\neg_ti2_reg_1419_reg[15]_i_12_n_1 ,\neg_ti2_reg_1419_reg[15]_i_12_n_2 ,\neg_ti2_reg_1419_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_neg_ti2_reg_1419_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\neg_ti2_reg_1419[15]_i_17_n_0 ,\neg_ti2_reg_1419[15]_i_18_n_0 ,\neg_ti2_reg_1419[15]_i_19_n_0 ,tmp_22_fu_554_p3}));
  CARRY4 \neg_ti2_reg_1419_reg[15]_i_2 
       (.CI(\neg_ti2_reg_1419_reg[15]_i_7_n_0 ),
        .CO({\neg_ti2_reg_1419_reg[15]_i_2_n_0 ,\neg_ti2_reg_1419_reg[15]_i_2_n_1 ,\neg_ti2_reg_1419_reg[15]_i_2_n_2 ,\neg_ti2_reg_1419_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti2_reg_1419_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\neg_ti2_reg_1419[15]_i_8_n_0 ,\neg_ti2_reg_1419[15]_i_9_n_0 ,\neg_ti2_reg_1419[15]_i_10_n_0 ,\neg_ti2_reg_1419[15]_i_11_n_0 }));
  CARRY4 \neg_ti2_reg_1419_reg[15]_i_7 
       (.CI(\neg_ti2_reg_1419_reg[15]_i_12_n_0 ),
        .CO({\neg_ti2_reg_1419_reg[15]_i_7_n_0 ,\neg_ti2_reg_1419_reg[15]_i_7_n_1 ,\neg_ti2_reg_1419_reg[15]_i_7_n_2 ,\neg_ti2_reg_1419_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti2_reg_1419_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\neg_ti2_reg_1419[15]_i_13_n_0 ,\neg_ti2_reg_1419[15]_i_14_n_0 ,\neg_ti2_reg_1419[15]_i_15_n_0 ,\neg_ti2_reg_1419[15]_i_16_n_0 }));
  FDRE \neg_ti2_reg_1419_reg[16] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_14190),
        .D(\neg_ti2_reg_1419_reg[19]_i_1_n_7 ),
        .Q(neg_ti2_reg_1419[16]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1419_reg[17] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_14190),
        .D(\neg_ti2_reg_1419_reg[19]_i_1_n_6 ),
        .Q(neg_ti2_reg_1419[17]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1419_reg[18] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_14190),
        .D(\neg_ti2_reg_1419_reg[19]_i_1_n_5 ),
        .Q(neg_ti2_reg_1419[18]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1419_reg[19] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_14190),
        .D(\neg_ti2_reg_1419_reg[19]_i_1_n_4 ),
        .Q(neg_ti2_reg_1419[19]),
        .R(1'b0));
  CARRY4 \neg_ti2_reg_1419_reg[19]_i_1 
       (.CI(\neg_ti2_reg_1419_reg[15]_i_1_n_0 ),
        .CO({\neg_ti2_reg_1419_reg[19]_i_1_n_0 ,\neg_ti2_reg_1419_reg[19]_i_1_n_1 ,\neg_ti2_reg_1419_reg[19]_i_1_n_2 ,\neg_ti2_reg_1419_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti2_reg_1419_reg[19]_i_1_n_4 ,\neg_ti2_reg_1419_reg[19]_i_1_n_5 ,\neg_ti2_reg_1419_reg[19]_i_1_n_6 ,\neg_ti2_reg_1419_reg[19]_i_1_n_7 }),
        .S({\neg_ti2_reg_1419[19]_i_2_n_0 ,\neg_ti2_reg_1419[19]_i_3_n_0 ,\neg_ti2_reg_1419[19]_i_4_n_0 ,\neg_ti2_reg_1419[19]_i_5_n_0 }));
  FDRE \neg_ti2_reg_1419_reg[20] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_14190),
        .D(\neg_ti2_reg_1419_reg[23]_i_1_n_7 ),
        .Q(neg_ti2_reg_1419[20]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1419_reg[21] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_14190),
        .D(\neg_ti2_reg_1419_reg[23]_i_1_n_6 ),
        .Q(neg_ti2_reg_1419[21]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1419_reg[22] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_14190),
        .D(\neg_ti2_reg_1419_reg[23]_i_1_n_5 ),
        .Q(neg_ti2_reg_1419[22]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1419_reg[23] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_14190),
        .D(\neg_ti2_reg_1419_reg[23]_i_1_n_4 ),
        .Q(neg_ti2_reg_1419[23]),
        .R(1'b0));
  CARRY4 \neg_ti2_reg_1419_reg[23]_i_1 
       (.CI(\neg_ti2_reg_1419_reg[19]_i_1_n_0 ),
        .CO({\neg_ti2_reg_1419_reg[23]_i_1_n_0 ,\neg_ti2_reg_1419_reg[23]_i_1_n_1 ,\neg_ti2_reg_1419_reg[23]_i_1_n_2 ,\neg_ti2_reg_1419_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti2_reg_1419_reg[23]_i_1_n_4 ,\neg_ti2_reg_1419_reg[23]_i_1_n_5 ,\neg_ti2_reg_1419_reg[23]_i_1_n_6 ,\neg_ti2_reg_1419_reg[23]_i_1_n_7 }),
        .S({\neg_ti2_reg_1419[23]_i_2_n_0 ,\neg_ti2_reg_1419[23]_i_3_n_0 ,\neg_ti2_reg_1419[23]_i_4_n_0 ,\neg_ti2_reg_1419[23]_i_5_n_0 }));
  FDRE \neg_ti2_reg_1419_reg[24] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_14190),
        .D(\neg_ti2_reg_1419_reg[27]_i_1_n_7 ),
        .Q(neg_ti2_reg_1419[24]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1419_reg[25] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_14190),
        .D(\neg_ti2_reg_1419_reg[27]_i_1_n_6 ),
        .Q(neg_ti2_reg_1419[25]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1419_reg[26] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_14190),
        .D(\neg_ti2_reg_1419_reg[27]_i_1_n_5 ),
        .Q(neg_ti2_reg_1419[26]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1419_reg[27] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_14190),
        .D(\neg_ti2_reg_1419_reg[27]_i_1_n_4 ),
        .Q(neg_ti2_reg_1419[27]),
        .R(1'b0));
  CARRY4 \neg_ti2_reg_1419_reg[27]_i_1 
       (.CI(\neg_ti2_reg_1419_reg[23]_i_1_n_0 ),
        .CO({\neg_ti2_reg_1419_reg[27]_i_1_n_0 ,\neg_ti2_reg_1419_reg[27]_i_1_n_1 ,\neg_ti2_reg_1419_reg[27]_i_1_n_2 ,\neg_ti2_reg_1419_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti2_reg_1419_reg[27]_i_1_n_4 ,\neg_ti2_reg_1419_reg[27]_i_1_n_5 ,\neg_ti2_reg_1419_reg[27]_i_1_n_6 ,\neg_ti2_reg_1419_reg[27]_i_1_n_7 }),
        .S({\neg_ti2_reg_1419[27]_i_2_n_0 ,\neg_ti2_reg_1419[27]_i_3_n_0 ,\neg_ti2_reg_1419[27]_i_4_n_0 ,\neg_ti2_reg_1419[27]_i_5_n_0 }));
  FDRE \neg_ti2_reg_1419_reg[28] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_14190),
        .D(\neg_ti2_reg_1419_reg[28]_i_2_n_7 ),
        .Q(neg_ti2_reg_1419[28]),
        .R(1'b0));
  CARRY4 \neg_ti2_reg_1419_reg[28]_i_2 
       (.CI(\neg_ti2_reg_1419_reg[27]_i_1_n_0 ),
        .CO(\NLW_neg_ti2_reg_1419_reg[28]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_neg_ti2_reg_1419_reg[28]_i_2_O_UNCONNECTED [3:1],\neg_ti2_reg_1419_reg[28]_i_2_n_7 }),
        .S({1'b0,1'b0,1'b0,\neg_ti2_reg_1419[28]_i_3_n_0 }));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1546[15]_i_10 
       (.I0(neg_mul3_reg_1499[69]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(tmp_57_reg_1429[9]),
        .O(\neg_ti3_reg_1546[15]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1546[15]_i_11 
       (.I0(neg_mul3_reg_1499[68]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(tmp_57_reg_1429[8]),
        .O(\neg_ti3_reg_1546[15]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1546[15]_i_13 
       (.I0(neg_mul3_reg_1499[67]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(tmp_57_reg_1429[7]),
        .O(\neg_ti3_reg_1546[15]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1546[15]_i_14 
       (.I0(neg_mul3_reg_1499[66]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(tmp_57_reg_1429[6]),
        .O(\neg_ti3_reg_1546[15]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1546[15]_i_15 
       (.I0(neg_mul3_reg_1499[65]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(tmp_57_reg_1429[5]),
        .O(\neg_ti3_reg_1546[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1546[15]_i_16 
       (.I0(neg_mul3_reg_1499[64]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(tmp_57_reg_1429[4]),
        .O(\neg_ti3_reg_1546[15]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1546[15]_i_17 
       (.I0(neg_mul3_reg_1499[63]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(tmp_57_reg_1429[3]),
        .O(\neg_ti3_reg_1546[15]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1546[15]_i_18 
       (.I0(neg_mul3_reg_1499[62]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(tmp_57_reg_1429[2]),
        .O(\neg_ti3_reg_1546[15]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1546[15]_i_19 
       (.I0(neg_mul3_reg_1499[61]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(tmp_57_reg_1429[1]),
        .O(\neg_ti3_reg_1546[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \neg_ti3_reg_1546[15]_i_20 
       (.I0(neg_mul3_reg_1499[60]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(tmp_57_reg_1429[0]),
        .O(tmp_28_fu_809_p3));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1546[15]_i_3 
       (.I0(neg_mul3_reg_1499[75]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(tmp_57_reg_1429[15]),
        .O(\neg_ti3_reg_1546[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1546[15]_i_4 
       (.I0(neg_mul3_reg_1499[74]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(tmp_57_reg_1429[14]),
        .O(\neg_ti3_reg_1546[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1546[15]_i_5 
       (.I0(neg_mul3_reg_1499[73]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(tmp_57_reg_1429[13]),
        .O(\neg_ti3_reg_1546[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1546[15]_i_6 
       (.I0(neg_mul3_reg_1499[72]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(tmp_57_reg_1429[12]),
        .O(\neg_ti3_reg_1546[15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1546[15]_i_8 
       (.I0(neg_mul3_reg_1499[71]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(tmp_57_reg_1429[11]),
        .O(\neg_ti3_reg_1546[15]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1546[15]_i_9 
       (.I0(neg_mul3_reg_1499[70]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(tmp_57_reg_1429[10]),
        .O(\neg_ti3_reg_1546[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1546[19]_i_2 
       (.I0(neg_mul3_reg_1499[79]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(tmp_57_reg_1429[19]),
        .O(\neg_ti3_reg_1546[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1546[19]_i_3 
       (.I0(neg_mul3_reg_1499[78]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(tmp_57_reg_1429[18]),
        .O(\neg_ti3_reg_1546[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1546[19]_i_4 
       (.I0(neg_mul3_reg_1499[77]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(tmp_57_reg_1429[17]),
        .O(\neg_ti3_reg_1546[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1546[19]_i_5 
       (.I0(neg_mul3_reg_1499[76]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(tmp_57_reg_1429[16]),
        .O(\neg_ti3_reg_1546[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1546[23]_i_2 
       (.I0(neg_mul3_reg_1499[83]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(tmp_57_reg_1429[23]),
        .O(\neg_ti3_reg_1546[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1546[23]_i_3 
       (.I0(neg_mul3_reg_1499[82]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(tmp_57_reg_1429[22]),
        .O(\neg_ti3_reg_1546[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1546[23]_i_4 
       (.I0(neg_mul3_reg_1499[81]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(tmp_57_reg_1429[21]),
        .O(\neg_ti3_reg_1546[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1546[23]_i_5 
       (.I0(neg_mul3_reg_1499[80]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(tmp_57_reg_1429[20]),
        .O(\neg_ti3_reg_1546[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1546[27]_i_2 
       (.I0(neg_mul3_reg_1499[87]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(tmp_57_reg_1429[27]),
        .O(\neg_ti3_reg_1546[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1546[27]_i_3 
       (.I0(neg_mul3_reg_1499[86]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(tmp_57_reg_1429[26]),
        .O(\neg_ti3_reg_1546[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1546[27]_i_4 
       (.I0(neg_mul3_reg_1499[85]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(tmp_57_reg_1429[25]),
        .O(\neg_ti3_reg_1546[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1546[27]_i_5 
       (.I0(neg_mul3_reg_1499[84]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(tmp_57_reg_1429[24]),
        .O(\neg_ti3_reg_1546[27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1546[28]_i_3 
       (.I0(neg_mul3_reg_1499[87]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(tmp_57_reg_1429[27]),
        .O(\neg_ti3_reg_1546[28]_i_3_n_0 ));
  FDRE \neg_ti3_reg_1546_reg[13] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_15460),
        .D(\neg_ti3_reg_1546_reg[15]_i_1_n_6 ),
        .Q(neg_ti3_reg_1546[13]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1546_reg[14] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_15460),
        .D(\neg_ti3_reg_1546_reg[15]_i_1_n_5 ),
        .Q(neg_ti3_reg_1546[14]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1546_reg[15] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_15460),
        .D(\neg_ti3_reg_1546_reg[15]_i_1_n_4 ),
        .Q(neg_ti3_reg_1546[15]),
        .R(1'b0));
  CARRY4 \neg_ti3_reg_1546_reg[15]_i_1 
       (.CI(\neg_ti3_reg_1546_reg[15]_i_2_n_0 ),
        .CO({\neg_ti3_reg_1546_reg[15]_i_1_n_0 ,\neg_ti3_reg_1546_reg[15]_i_1_n_1 ,\neg_ti3_reg_1546_reg[15]_i_1_n_2 ,\neg_ti3_reg_1546_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti3_reg_1546_reg[15]_i_1_n_4 ,\neg_ti3_reg_1546_reg[15]_i_1_n_5 ,\neg_ti3_reg_1546_reg[15]_i_1_n_6 ,\NLW_neg_ti3_reg_1546_reg[15]_i_1_O_UNCONNECTED [0]}),
        .S({\neg_ti3_reg_1546[15]_i_3_n_0 ,\neg_ti3_reg_1546[15]_i_4_n_0 ,\neg_ti3_reg_1546[15]_i_5_n_0 ,\neg_ti3_reg_1546[15]_i_6_n_0 }));
  CARRY4 \neg_ti3_reg_1546_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\neg_ti3_reg_1546_reg[15]_i_12_n_0 ,\neg_ti3_reg_1546_reg[15]_i_12_n_1 ,\neg_ti3_reg_1546_reg[15]_i_12_n_2 ,\neg_ti3_reg_1546_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_neg_ti3_reg_1546_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\neg_ti3_reg_1546[15]_i_17_n_0 ,\neg_ti3_reg_1546[15]_i_18_n_0 ,\neg_ti3_reg_1546[15]_i_19_n_0 ,tmp_28_fu_809_p3}));
  CARRY4 \neg_ti3_reg_1546_reg[15]_i_2 
       (.CI(\neg_ti3_reg_1546_reg[15]_i_7_n_0 ),
        .CO({\neg_ti3_reg_1546_reg[15]_i_2_n_0 ,\neg_ti3_reg_1546_reg[15]_i_2_n_1 ,\neg_ti3_reg_1546_reg[15]_i_2_n_2 ,\neg_ti3_reg_1546_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti3_reg_1546_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\neg_ti3_reg_1546[15]_i_8_n_0 ,\neg_ti3_reg_1546[15]_i_9_n_0 ,\neg_ti3_reg_1546[15]_i_10_n_0 ,\neg_ti3_reg_1546[15]_i_11_n_0 }));
  CARRY4 \neg_ti3_reg_1546_reg[15]_i_7 
       (.CI(\neg_ti3_reg_1546_reg[15]_i_12_n_0 ),
        .CO({\neg_ti3_reg_1546_reg[15]_i_7_n_0 ,\neg_ti3_reg_1546_reg[15]_i_7_n_1 ,\neg_ti3_reg_1546_reg[15]_i_7_n_2 ,\neg_ti3_reg_1546_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti3_reg_1546_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\neg_ti3_reg_1546[15]_i_13_n_0 ,\neg_ti3_reg_1546[15]_i_14_n_0 ,\neg_ti3_reg_1546[15]_i_15_n_0 ,\neg_ti3_reg_1546[15]_i_16_n_0 }));
  FDRE \neg_ti3_reg_1546_reg[16] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_15460),
        .D(\neg_ti3_reg_1546_reg[19]_i_1_n_7 ),
        .Q(neg_ti3_reg_1546[16]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1546_reg[17] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_15460),
        .D(\neg_ti3_reg_1546_reg[19]_i_1_n_6 ),
        .Q(neg_ti3_reg_1546[17]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1546_reg[18] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_15460),
        .D(\neg_ti3_reg_1546_reg[19]_i_1_n_5 ),
        .Q(neg_ti3_reg_1546[18]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1546_reg[19] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_15460),
        .D(\neg_ti3_reg_1546_reg[19]_i_1_n_4 ),
        .Q(neg_ti3_reg_1546[19]),
        .R(1'b0));
  CARRY4 \neg_ti3_reg_1546_reg[19]_i_1 
       (.CI(\neg_ti3_reg_1546_reg[15]_i_1_n_0 ),
        .CO({\neg_ti3_reg_1546_reg[19]_i_1_n_0 ,\neg_ti3_reg_1546_reg[19]_i_1_n_1 ,\neg_ti3_reg_1546_reg[19]_i_1_n_2 ,\neg_ti3_reg_1546_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti3_reg_1546_reg[19]_i_1_n_4 ,\neg_ti3_reg_1546_reg[19]_i_1_n_5 ,\neg_ti3_reg_1546_reg[19]_i_1_n_6 ,\neg_ti3_reg_1546_reg[19]_i_1_n_7 }),
        .S({\neg_ti3_reg_1546[19]_i_2_n_0 ,\neg_ti3_reg_1546[19]_i_3_n_0 ,\neg_ti3_reg_1546[19]_i_4_n_0 ,\neg_ti3_reg_1546[19]_i_5_n_0 }));
  FDRE \neg_ti3_reg_1546_reg[20] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_15460),
        .D(\neg_ti3_reg_1546_reg[23]_i_1_n_7 ),
        .Q(neg_ti3_reg_1546[20]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1546_reg[21] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_15460),
        .D(\neg_ti3_reg_1546_reg[23]_i_1_n_6 ),
        .Q(neg_ti3_reg_1546[21]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1546_reg[22] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_15460),
        .D(\neg_ti3_reg_1546_reg[23]_i_1_n_5 ),
        .Q(neg_ti3_reg_1546[22]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1546_reg[23] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_15460),
        .D(\neg_ti3_reg_1546_reg[23]_i_1_n_4 ),
        .Q(neg_ti3_reg_1546[23]),
        .R(1'b0));
  CARRY4 \neg_ti3_reg_1546_reg[23]_i_1 
       (.CI(\neg_ti3_reg_1546_reg[19]_i_1_n_0 ),
        .CO({\neg_ti3_reg_1546_reg[23]_i_1_n_0 ,\neg_ti3_reg_1546_reg[23]_i_1_n_1 ,\neg_ti3_reg_1546_reg[23]_i_1_n_2 ,\neg_ti3_reg_1546_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti3_reg_1546_reg[23]_i_1_n_4 ,\neg_ti3_reg_1546_reg[23]_i_1_n_5 ,\neg_ti3_reg_1546_reg[23]_i_1_n_6 ,\neg_ti3_reg_1546_reg[23]_i_1_n_7 }),
        .S({\neg_ti3_reg_1546[23]_i_2_n_0 ,\neg_ti3_reg_1546[23]_i_3_n_0 ,\neg_ti3_reg_1546[23]_i_4_n_0 ,\neg_ti3_reg_1546[23]_i_5_n_0 }));
  FDRE \neg_ti3_reg_1546_reg[24] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_15460),
        .D(\neg_ti3_reg_1546_reg[27]_i_1_n_7 ),
        .Q(neg_ti3_reg_1546[24]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1546_reg[25] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_15460),
        .D(\neg_ti3_reg_1546_reg[27]_i_1_n_6 ),
        .Q(neg_ti3_reg_1546[25]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1546_reg[26] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_15460),
        .D(\neg_ti3_reg_1546_reg[27]_i_1_n_5 ),
        .Q(neg_ti3_reg_1546[26]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1546_reg[27] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_15460),
        .D(\neg_ti3_reg_1546_reg[27]_i_1_n_4 ),
        .Q(neg_ti3_reg_1546[27]),
        .R(1'b0));
  CARRY4 \neg_ti3_reg_1546_reg[27]_i_1 
       (.CI(\neg_ti3_reg_1546_reg[23]_i_1_n_0 ),
        .CO({\neg_ti3_reg_1546_reg[27]_i_1_n_0 ,\neg_ti3_reg_1546_reg[27]_i_1_n_1 ,\neg_ti3_reg_1546_reg[27]_i_1_n_2 ,\neg_ti3_reg_1546_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti3_reg_1546_reg[27]_i_1_n_4 ,\neg_ti3_reg_1546_reg[27]_i_1_n_5 ,\neg_ti3_reg_1546_reg[27]_i_1_n_6 ,\neg_ti3_reg_1546_reg[27]_i_1_n_7 }),
        .S({\neg_ti3_reg_1546[27]_i_2_n_0 ,\neg_ti3_reg_1546[27]_i_3_n_0 ,\neg_ti3_reg_1546[27]_i_4_n_0 ,\neg_ti3_reg_1546[27]_i_5_n_0 }));
  FDRE \neg_ti3_reg_1546_reg[28] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_15460),
        .D(\neg_ti3_reg_1546_reg[28]_i_2_n_7 ),
        .Q(neg_ti3_reg_1546[28]),
        .R(1'b0));
  CARRY4 \neg_ti3_reg_1546_reg[28]_i_2 
       (.CI(\neg_ti3_reg_1546_reg[27]_i_1_n_0 ),
        .CO(\NLW_neg_ti3_reg_1546_reg[28]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_neg_ti3_reg_1546_reg[28]_i_2_O_UNCONNECTED [3:1],\neg_ti3_reg_1546_reg[28]_i_2_n_7 }),
        .S({1'b0,1'b0,1'b0,\neg_ti3_reg_1546[28]_i_3_n_0 }));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1582[15]_i_10 
       (.I0(neg_mul5_reg_1551[69]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(tmp_61_reg_1469[9]),
        .O(\neg_ti4_reg_1582[15]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1582[15]_i_11 
       (.I0(neg_mul5_reg_1551[68]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(tmp_61_reg_1469[8]),
        .O(\neg_ti4_reg_1582[15]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1582[15]_i_13 
       (.I0(neg_mul5_reg_1551[67]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(tmp_61_reg_1469[7]),
        .O(\neg_ti4_reg_1582[15]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1582[15]_i_14 
       (.I0(neg_mul5_reg_1551[66]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(tmp_61_reg_1469[6]),
        .O(\neg_ti4_reg_1582[15]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1582[15]_i_15 
       (.I0(neg_mul5_reg_1551[65]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(tmp_61_reg_1469[5]),
        .O(\neg_ti4_reg_1582[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1582[15]_i_16 
       (.I0(neg_mul5_reg_1551[64]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(tmp_61_reg_1469[4]),
        .O(\neg_ti4_reg_1582[15]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1582[15]_i_17 
       (.I0(neg_mul5_reg_1551[63]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(tmp_61_reg_1469[3]),
        .O(\neg_ti4_reg_1582[15]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1582[15]_i_18 
       (.I0(neg_mul5_reg_1551[62]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(tmp_61_reg_1469[2]),
        .O(\neg_ti4_reg_1582[15]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1582[15]_i_19 
       (.I0(neg_mul5_reg_1551[61]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(tmp_61_reg_1469[1]),
        .O(\neg_ti4_reg_1582[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \neg_ti4_reg_1582[15]_i_20 
       (.I0(neg_mul5_reg_1551[60]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(tmp_61_reg_1469[0]),
        .O(tmp_34_fu_877_p3));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1582[15]_i_3 
       (.I0(neg_mul5_reg_1551[75]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(tmp_61_reg_1469[15]),
        .O(\neg_ti4_reg_1582[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1582[15]_i_4 
       (.I0(neg_mul5_reg_1551[74]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(tmp_61_reg_1469[14]),
        .O(\neg_ti4_reg_1582[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1582[15]_i_5 
       (.I0(neg_mul5_reg_1551[73]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(tmp_61_reg_1469[13]),
        .O(\neg_ti4_reg_1582[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1582[15]_i_6 
       (.I0(neg_mul5_reg_1551[72]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(tmp_61_reg_1469[12]),
        .O(\neg_ti4_reg_1582[15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1582[15]_i_8 
       (.I0(neg_mul5_reg_1551[71]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(tmp_61_reg_1469[11]),
        .O(\neg_ti4_reg_1582[15]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1582[15]_i_9 
       (.I0(neg_mul5_reg_1551[70]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(tmp_61_reg_1469[10]),
        .O(\neg_ti4_reg_1582[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1582[19]_i_2 
       (.I0(neg_mul5_reg_1551[79]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(tmp_61_reg_1469[19]),
        .O(\neg_ti4_reg_1582[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1582[19]_i_3 
       (.I0(neg_mul5_reg_1551[78]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(tmp_61_reg_1469[18]),
        .O(\neg_ti4_reg_1582[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1582[19]_i_4 
       (.I0(neg_mul5_reg_1551[77]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(tmp_61_reg_1469[17]),
        .O(\neg_ti4_reg_1582[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1582[19]_i_5 
       (.I0(neg_mul5_reg_1551[76]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(tmp_61_reg_1469[16]),
        .O(\neg_ti4_reg_1582[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1582[23]_i_2 
       (.I0(neg_mul5_reg_1551[83]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(tmp_61_reg_1469[23]),
        .O(\neg_ti4_reg_1582[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1582[23]_i_3 
       (.I0(neg_mul5_reg_1551[82]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(tmp_61_reg_1469[22]),
        .O(\neg_ti4_reg_1582[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1582[23]_i_4 
       (.I0(neg_mul5_reg_1551[81]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(tmp_61_reg_1469[21]),
        .O(\neg_ti4_reg_1582[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1582[23]_i_5 
       (.I0(neg_mul5_reg_1551[80]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(tmp_61_reg_1469[20]),
        .O(\neg_ti4_reg_1582[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1582[27]_i_2 
       (.I0(neg_mul5_reg_1551[87]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(tmp_61_reg_1469[27]),
        .O(\neg_ti4_reg_1582[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1582[27]_i_3 
       (.I0(neg_mul5_reg_1551[86]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(tmp_61_reg_1469[26]),
        .O(\neg_ti4_reg_1582[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1582[27]_i_4 
       (.I0(neg_mul5_reg_1551[85]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(tmp_61_reg_1469[25]),
        .O(\neg_ti4_reg_1582[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1582[27]_i_5 
       (.I0(neg_mul5_reg_1551[84]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(tmp_61_reg_1469[24]),
        .O(\neg_ti4_reg_1582[27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1582[28]_i_3 
       (.I0(neg_mul5_reg_1551[87]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(tmp_61_reg_1469[27]),
        .O(\neg_ti4_reg_1582[28]_i_3_n_0 ));
  FDRE \neg_ti4_reg_1582_reg[13] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_15820),
        .D(\neg_ti4_reg_1582_reg[15]_i_1_n_6 ),
        .Q(neg_ti4_reg_1582[13]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1582_reg[14] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_15820),
        .D(\neg_ti4_reg_1582_reg[15]_i_1_n_5 ),
        .Q(neg_ti4_reg_1582[14]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1582_reg[15] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_15820),
        .D(\neg_ti4_reg_1582_reg[15]_i_1_n_4 ),
        .Q(neg_ti4_reg_1582[15]),
        .R(1'b0));
  CARRY4 \neg_ti4_reg_1582_reg[15]_i_1 
       (.CI(\neg_ti4_reg_1582_reg[15]_i_2_n_0 ),
        .CO({\neg_ti4_reg_1582_reg[15]_i_1_n_0 ,\neg_ti4_reg_1582_reg[15]_i_1_n_1 ,\neg_ti4_reg_1582_reg[15]_i_1_n_2 ,\neg_ti4_reg_1582_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti4_reg_1582_reg[15]_i_1_n_4 ,\neg_ti4_reg_1582_reg[15]_i_1_n_5 ,\neg_ti4_reg_1582_reg[15]_i_1_n_6 ,\NLW_neg_ti4_reg_1582_reg[15]_i_1_O_UNCONNECTED [0]}),
        .S({\neg_ti4_reg_1582[15]_i_3_n_0 ,\neg_ti4_reg_1582[15]_i_4_n_0 ,\neg_ti4_reg_1582[15]_i_5_n_0 ,\neg_ti4_reg_1582[15]_i_6_n_0 }));
  CARRY4 \neg_ti4_reg_1582_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\neg_ti4_reg_1582_reg[15]_i_12_n_0 ,\neg_ti4_reg_1582_reg[15]_i_12_n_1 ,\neg_ti4_reg_1582_reg[15]_i_12_n_2 ,\neg_ti4_reg_1582_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_neg_ti4_reg_1582_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\neg_ti4_reg_1582[15]_i_17_n_0 ,\neg_ti4_reg_1582[15]_i_18_n_0 ,\neg_ti4_reg_1582[15]_i_19_n_0 ,tmp_34_fu_877_p3}));
  CARRY4 \neg_ti4_reg_1582_reg[15]_i_2 
       (.CI(\neg_ti4_reg_1582_reg[15]_i_7_n_0 ),
        .CO({\neg_ti4_reg_1582_reg[15]_i_2_n_0 ,\neg_ti4_reg_1582_reg[15]_i_2_n_1 ,\neg_ti4_reg_1582_reg[15]_i_2_n_2 ,\neg_ti4_reg_1582_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti4_reg_1582_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\neg_ti4_reg_1582[15]_i_8_n_0 ,\neg_ti4_reg_1582[15]_i_9_n_0 ,\neg_ti4_reg_1582[15]_i_10_n_0 ,\neg_ti4_reg_1582[15]_i_11_n_0 }));
  CARRY4 \neg_ti4_reg_1582_reg[15]_i_7 
       (.CI(\neg_ti4_reg_1582_reg[15]_i_12_n_0 ),
        .CO({\neg_ti4_reg_1582_reg[15]_i_7_n_0 ,\neg_ti4_reg_1582_reg[15]_i_7_n_1 ,\neg_ti4_reg_1582_reg[15]_i_7_n_2 ,\neg_ti4_reg_1582_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti4_reg_1582_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\neg_ti4_reg_1582[15]_i_13_n_0 ,\neg_ti4_reg_1582[15]_i_14_n_0 ,\neg_ti4_reg_1582[15]_i_15_n_0 ,\neg_ti4_reg_1582[15]_i_16_n_0 }));
  FDRE \neg_ti4_reg_1582_reg[16] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_15820),
        .D(\neg_ti4_reg_1582_reg[19]_i_1_n_7 ),
        .Q(neg_ti4_reg_1582[16]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1582_reg[17] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_15820),
        .D(\neg_ti4_reg_1582_reg[19]_i_1_n_6 ),
        .Q(neg_ti4_reg_1582[17]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1582_reg[18] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_15820),
        .D(\neg_ti4_reg_1582_reg[19]_i_1_n_5 ),
        .Q(neg_ti4_reg_1582[18]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1582_reg[19] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_15820),
        .D(\neg_ti4_reg_1582_reg[19]_i_1_n_4 ),
        .Q(neg_ti4_reg_1582[19]),
        .R(1'b0));
  CARRY4 \neg_ti4_reg_1582_reg[19]_i_1 
       (.CI(\neg_ti4_reg_1582_reg[15]_i_1_n_0 ),
        .CO({\neg_ti4_reg_1582_reg[19]_i_1_n_0 ,\neg_ti4_reg_1582_reg[19]_i_1_n_1 ,\neg_ti4_reg_1582_reg[19]_i_1_n_2 ,\neg_ti4_reg_1582_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti4_reg_1582_reg[19]_i_1_n_4 ,\neg_ti4_reg_1582_reg[19]_i_1_n_5 ,\neg_ti4_reg_1582_reg[19]_i_1_n_6 ,\neg_ti4_reg_1582_reg[19]_i_1_n_7 }),
        .S({\neg_ti4_reg_1582[19]_i_2_n_0 ,\neg_ti4_reg_1582[19]_i_3_n_0 ,\neg_ti4_reg_1582[19]_i_4_n_0 ,\neg_ti4_reg_1582[19]_i_5_n_0 }));
  FDRE \neg_ti4_reg_1582_reg[20] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_15820),
        .D(\neg_ti4_reg_1582_reg[23]_i_1_n_7 ),
        .Q(neg_ti4_reg_1582[20]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1582_reg[21] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_15820),
        .D(\neg_ti4_reg_1582_reg[23]_i_1_n_6 ),
        .Q(neg_ti4_reg_1582[21]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1582_reg[22] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_15820),
        .D(\neg_ti4_reg_1582_reg[23]_i_1_n_5 ),
        .Q(neg_ti4_reg_1582[22]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1582_reg[23] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_15820),
        .D(\neg_ti4_reg_1582_reg[23]_i_1_n_4 ),
        .Q(neg_ti4_reg_1582[23]),
        .R(1'b0));
  CARRY4 \neg_ti4_reg_1582_reg[23]_i_1 
       (.CI(\neg_ti4_reg_1582_reg[19]_i_1_n_0 ),
        .CO({\neg_ti4_reg_1582_reg[23]_i_1_n_0 ,\neg_ti4_reg_1582_reg[23]_i_1_n_1 ,\neg_ti4_reg_1582_reg[23]_i_1_n_2 ,\neg_ti4_reg_1582_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti4_reg_1582_reg[23]_i_1_n_4 ,\neg_ti4_reg_1582_reg[23]_i_1_n_5 ,\neg_ti4_reg_1582_reg[23]_i_1_n_6 ,\neg_ti4_reg_1582_reg[23]_i_1_n_7 }),
        .S({\neg_ti4_reg_1582[23]_i_2_n_0 ,\neg_ti4_reg_1582[23]_i_3_n_0 ,\neg_ti4_reg_1582[23]_i_4_n_0 ,\neg_ti4_reg_1582[23]_i_5_n_0 }));
  FDRE \neg_ti4_reg_1582_reg[24] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_15820),
        .D(\neg_ti4_reg_1582_reg[27]_i_1_n_7 ),
        .Q(neg_ti4_reg_1582[24]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1582_reg[25] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_15820),
        .D(\neg_ti4_reg_1582_reg[27]_i_1_n_6 ),
        .Q(neg_ti4_reg_1582[25]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1582_reg[26] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_15820),
        .D(\neg_ti4_reg_1582_reg[27]_i_1_n_5 ),
        .Q(neg_ti4_reg_1582[26]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1582_reg[27] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_15820),
        .D(\neg_ti4_reg_1582_reg[27]_i_1_n_4 ),
        .Q(neg_ti4_reg_1582[27]),
        .R(1'b0));
  CARRY4 \neg_ti4_reg_1582_reg[27]_i_1 
       (.CI(\neg_ti4_reg_1582_reg[23]_i_1_n_0 ),
        .CO({\neg_ti4_reg_1582_reg[27]_i_1_n_0 ,\neg_ti4_reg_1582_reg[27]_i_1_n_1 ,\neg_ti4_reg_1582_reg[27]_i_1_n_2 ,\neg_ti4_reg_1582_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti4_reg_1582_reg[27]_i_1_n_4 ,\neg_ti4_reg_1582_reg[27]_i_1_n_5 ,\neg_ti4_reg_1582_reg[27]_i_1_n_6 ,\neg_ti4_reg_1582_reg[27]_i_1_n_7 }),
        .S({\neg_ti4_reg_1582[27]_i_2_n_0 ,\neg_ti4_reg_1582[27]_i_3_n_0 ,\neg_ti4_reg_1582[27]_i_4_n_0 ,\neg_ti4_reg_1582[27]_i_5_n_0 }));
  FDRE \neg_ti4_reg_1582_reg[28] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_15820),
        .D(\neg_ti4_reg_1582_reg[28]_i_2_n_7 ),
        .Q(neg_ti4_reg_1582[28]),
        .R(1'b0));
  CARRY4 \neg_ti4_reg_1582_reg[28]_i_2 
       (.CI(\neg_ti4_reg_1582_reg[27]_i_1_n_0 ),
        .CO(\NLW_neg_ti4_reg_1582_reg[28]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_neg_ti4_reg_1582_reg[28]_i_2_O_UNCONNECTED [3:1],\neg_ti4_reg_1582_reg[28]_i_2_n_7 }),
        .S({1'b0,1'b0,1'b0,\neg_ti4_reg_1582[28]_i_3_n_0 }));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1479[15]_i_10 
       (.I0(neg_mul4_reg_1434[69]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(tmp_65_reg_1394[9]),
        .O(\neg_ti9_reg_1479[15]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1479[15]_i_11 
       (.I0(neg_mul4_reg_1434[68]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(tmp_65_reg_1394[8]),
        .O(\neg_ti9_reg_1479[15]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1479[15]_i_13 
       (.I0(neg_mul4_reg_1434[67]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(tmp_65_reg_1394[7]),
        .O(\neg_ti9_reg_1479[15]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1479[15]_i_14 
       (.I0(neg_mul4_reg_1434[66]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(tmp_65_reg_1394[6]),
        .O(\neg_ti9_reg_1479[15]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1479[15]_i_15 
       (.I0(neg_mul4_reg_1434[65]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(tmp_65_reg_1394[5]),
        .O(\neg_ti9_reg_1479[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1479[15]_i_16 
       (.I0(neg_mul4_reg_1434[64]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(tmp_65_reg_1394[4]),
        .O(\neg_ti9_reg_1479[15]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1479[15]_i_17 
       (.I0(neg_mul4_reg_1434[63]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(tmp_65_reg_1394[3]),
        .O(\neg_ti9_reg_1479[15]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1479[15]_i_18 
       (.I0(neg_mul4_reg_1434[62]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(tmp_65_reg_1394[2]),
        .O(\neg_ti9_reg_1479[15]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1479[15]_i_19 
       (.I0(neg_mul4_reg_1434[61]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(tmp_65_reg_1394[1]),
        .O(\neg_ti9_reg_1479[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \neg_ti9_reg_1479[15]_i_20 
       (.I0(neg_mul4_reg_1434[60]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(tmp_65_reg_1394[0]),
        .O(tmp_40_fu_644_p3));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1479[15]_i_3 
       (.I0(neg_mul4_reg_1434[75]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(tmp_65_reg_1394[15]),
        .O(\neg_ti9_reg_1479[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1479[15]_i_4 
       (.I0(neg_mul4_reg_1434[74]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(tmp_65_reg_1394[14]),
        .O(\neg_ti9_reg_1479[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1479[15]_i_5 
       (.I0(neg_mul4_reg_1434[73]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(tmp_65_reg_1394[13]),
        .O(\neg_ti9_reg_1479[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1479[15]_i_6 
       (.I0(neg_mul4_reg_1434[72]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(tmp_65_reg_1394[12]),
        .O(\neg_ti9_reg_1479[15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1479[15]_i_8 
       (.I0(neg_mul4_reg_1434[71]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(tmp_65_reg_1394[11]),
        .O(\neg_ti9_reg_1479[15]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1479[15]_i_9 
       (.I0(neg_mul4_reg_1434[70]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(tmp_65_reg_1394[10]),
        .O(\neg_ti9_reg_1479[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1479[19]_i_2 
       (.I0(neg_mul4_reg_1434[79]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(tmp_65_reg_1394[19]),
        .O(\neg_ti9_reg_1479[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1479[19]_i_3 
       (.I0(neg_mul4_reg_1434[78]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(tmp_65_reg_1394[18]),
        .O(\neg_ti9_reg_1479[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1479[19]_i_4 
       (.I0(neg_mul4_reg_1434[77]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(tmp_65_reg_1394[17]),
        .O(\neg_ti9_reg_1479[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1479[19]_i_5 
       (.I0(neg_mul4_reg_1434[76]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(tmp_65_reg_1394[16]),
        .O(\neg_ti9_reg_1479[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1479[23]_i_2 
       (.I0(neg_mul4_reg_1434[83]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(tmp_65_reg_1394[23]),
        .O(\neg_ti9_reg_1479[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1479[23]_i_3 
       (.I0(neg_mul4_reg_1434[82]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(tmp_65_reg_1394[22]),
        .O(\neg_ti9_reg_1479[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1479[23]_i_4 
       (.I0(neg_mul4_reg_1434[81]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(tmp_65_reg_1394[21]),
        .O(\neg_ti9_reg_1479[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1479[23]_i_5 
       (.I0(neg_mul4_reg_1434[80]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(tmp_65_reg_1394[20]),
        .O(\neg_ti9_reg_1479[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1479[27]_i_2 
       (.I0(neg_mul4_reg_1434[87]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(tmp_65_reg_1394[27]),
        .O(\neg_ti9_reg_1479[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1479[27]_i_3 
       (.I0(neg_mul4_reg_1434[86]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(tmp_65_reg_1394[26]),
        .O(\neg_ti9_reg_1479[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1479[27]_i_4 
       (.I0(neg_mul4_reg_1434[85]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(tmp_65_reg_1394[25]),
        .O(\neg_ti9_reg_1479[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1479[27]_i_5 
       (.I0(neg_mul4_reg_1434[84]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(tmp_65_reg_1394[24]),
        .O(\neg_ti9_reg_1479[27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1479[28]_i_3 
       (.I0(neg_mul4_reg_1434[87]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(tmp_65_reg_1394[27]),
        .O(\neg_ti9_reg_1479[28]_i_3_n_0 ));
  FDRE \neg_ti9_reg_1479_reg[13] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_14790),
        .D(\neg_ti9_reg_1479_reg[15]_i_1_n_6 ),
        .Q(neg_ti9_reg_1479[13]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1479_reg[14] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_14790),
        .D(\neg_ti9_reg_1479_reg[15]_i_1_n_5 ),
        .Q(neg_ti9_reg_1479[14]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1479_reg[15] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_14790),
        .D(\neg_ti9_reg_1479_reg[15]_i_1_n_4 ),
        .Q(neg_ti9_reg_1479[15]),
        .R(1'b0));
  CARRY4 \neg_ti9_reg_1479_reg[15]_i_1 
       (.CI(\neg_ti9_reg_1479_reg[15]_i_2_n_0 ),
        .CO({\neg_ti9_reg_1479_reg[15]_i_1_n_0 ,\neg_ti9_reg_1479_reg[15]_i_1_n_1 ,\neg_ti9_reg_1479_reg[15]_i_1_n_2 ,\neg_ti9_reg_1479_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti9_reg_1479_reg[15]_i_1_n_4 ,\neg_ti9_reg_1479_reg[15]_i_1_n_5 ,\neg_ti9_reg_1479_reg[15]_i_1_n_6 ,\NLW_neg_ti9_reg_1479_reg[15]_i_1_O_UNCONNECTED [0]}),
        .S({\neg_ti9_reg_1479[15]_i_3_n_0 ,\neg_ti9_reg_1479[15]_i_4_n_0 ,\neg_ti9_reg_1479[15]_i_5_n_0 ,\neg_ti9_reg_1479[15]_i_6_n_0 }));
  CARRY4 \neg_ti9_reg_1479_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\neg_ti9_reg_1479_reg[15]_i_12_n_0 ,\neg_ti9_reg_1479_reg[15]_i_12_n_1 ,\neg_ti9_reg_1479_reg[15]_i_12_n_2 ,\neg_ti9_reg_1479_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_neg_ti9_reg_1479_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\neg_ti9_reg_1479[15]_i_17_n_0 ,\neg_ti9_reg_1479[15]_i_18_n_0 ,\neg_ti9_reg_1479[15]_i_19_n_0 ,tmp_40_fu_644_p3}));
  CARRY4 \neg_ti9_reg_1479_reg[15]_i_2 
       (.CI(\neg_ti9_reg_1479_reg[15]_i_7_n_0 ),
        .CO({\neg_ti9_reg_1479_reg[15]_i_2_n_0 ,\neg_ti9_reg_1479_reg[15]_i_2_n_1 ,\neg_ti9_reg_1479_reg[15]_i_2_n_2 ,\neg_ti9_reg_1479_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti9_reg_1479_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\neg_ti9_reg_1479[15]_i_8_n_0 ,\neg_ti9_reg_1479[15]_i_9_n_0 ,\neg_ti9_reg_1479[15]_i_10_n_0 ,\neg_ti9_reg_1479[15]_i_11_n_0 }));
  CARRY4 \neg_ti9_reg_1479_reg[15]_i_7 
       (.CI(\neg_ti9_reg_1479_reg[15]_i_12_n_0 ),
        .CO({\neg_ti9_reg_1479_reg[15]_i_7_n_0 ,\neg_ti9_reg_1479_reg[15]_i_7_n_1 ,\neg_ti9_reg_1479_reg[15]_i_7_n_2 ,\neg_ti9_reg_1479_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti9_reg_1479_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\neg_ti9_reg_1479[15]_i_13_n_0 ,\neg_ti9_reg_1479[15]_i_14_n_0 ,\neg_ti9_reg_1479[15]_i_15_n_0 ,\neg_ti9_reg_1479[15]_i_16_n_0 }));
  FDRE \neg_ti9_reg_1479_reg[16] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_14790),
        .D(\neg_ti9_reg_1479_reg[19]_i_1_n_7 ),
        .Q(neg_ti9_reg_1479[16]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1479_reg[17] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_14790),
        .D(\neg_ti9_reg_1479_reg[19]_i_1_n_6 ),
        .Q(neg_ti9_reg_1479[17]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1479_reg[18] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_14790),
        .D(\neg_ti9_reg_1479_reg[19]_i_1_n_5 ),
        .Q(neg_ti9_reg_1479[18]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1479_reg[19] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_14790),
        .D(\neg_ti9_reg_1479_reg[19]_i_1_n_4 ),
        .Q(neg_ti9_reg_1479[19]),
        .R(1'b0));
  CARRY4 \neg_ti9_reg_1479_reg[19]_i_1 
       (.CI(\neg_ti9_reg_1479_reg[15]_i_1_n_0 ),
        .CO({\neg_ti9_reg_1479_reg[19]_i_1_n_0 ,\neg_ti9_reg_1479_reg[19]_i_1_n_1 ,\neg_ti9_reg_1479_reg[19]_i_1_n_2 ,\neg_ti9_reg_1479_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti9_reg_1479_reg[19]_i_1_n_4 ,\neg_ti9_reg_1479_reg[19]_i_1_n_5 ,\neg_ti9_reg_1479_reg[19]_i_1_n_6 ,\neg_ti9_reg_1479_reg[19]_i_1_n_7 }),
        .S({\neg_ti9_reg_1479[19]_i_2_n_0 ,\neg_ti9_reg_1479[19]_i_3_n_0 ,\neg_ti9_reg_1479[19]_i_4_n_0 ,\neg_ti9_reg_1479[19]_i_5_n_0 }));
  FDRE \neg_ti9_reg_1479_reg[20] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_14790),
        .D(\neg_ti9_reg_1479_reg[23]_i_1_n_7 ),
        .Q(neg_ti9_reg_1479[20]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1479_reg[21] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_14790),
        .D(\neg_ti9_reg_1479_reg[23]_i_1_n_6 ),
        .Q(neg_ti9_reg_1479[21]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1479_reg[22] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_14790),
        .D(\neg_ti9_reg_1479_reg[23]_i_1_n_5 ),
        .Q(neg_ti9_reg_1479[22]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1479_reg[23] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_14790),
        .D(\neg_ti9_reg_1479_reg[23]_i_1_n_4 ),
        .Q(neg_ti9_reg_1479[23]),
        .R(1'b0));
  CARRY4 \neg_ti9_reg_1479_reg[23]_i_1 
       (.CI(\neg_ti9_reg_1479_reg[19]_i_1_n_0 ),
        .CO({\neg_ti9_reg_1479_reg[23]_i_1_n_0 ,\neg_ti9_reg_1479_reg[23]_i_1_n_1 ,\neg_ti9_reg_1479_reg[23]_i_1_n_2 ,\neg_ti9_reg_1479_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti9_reg_1479_reg[23]_i_1_n_4 ,\neg_ti9_reg_1479_reg[23]_i_1_n_5 ,\neg_ti9_reg_1479_reg[23]_i_1_n_6 ,\neg_ti9_reg_1479_reg[23]_i_1_n_7 }),
        .S({\neg_ti9_reg_1479[23]_i_2_n_0 ,\neg_ti9_reg_1479[23]_i_3_n_0 ,\neg_ti9_reg_1479[23]_i_4_n_0 ,\neg_ti9_reg_1479[23]_i_5_n_0 }));
  FDRE \neg_ti9_reg_1479_reg[24] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_14790),
        .D(\neg_ti9_reg_1479_reg[27]_i_1_n_7 ),
        .Q(neg_ti9_reg_1479[24]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1479_reg[25] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_14790),
        .D(\neg_ti9_reg_1479_reg[27]_i_1_n_6 ),
        .Q(neg_ti9_reg_1479[25]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1479_reg[26] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_14790),
        .D(\neg_ti9_reg_1479_reg[27]_i_1_n_5 ),
        .Q(neg_ti9_reg_1479[26]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1479_reg[27] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_14790),
        .D(\neg_ti9_reg_1479_reg[27]_i_1_n_4 ),
        .Q(neg_ti9_reg_1479[27]),
        .R(1'b0));
  CARRY4 \neg_ti9_reg_1479_reg[27]_i_1 
       (.CI(\neg_ti9_reg_1479_reg[23]_i_1_n_0 ),
        .CO({\neg_ti9_reg_1479_reg[27]_i_1_n_0 ,\neg_ti9_reg_1479_reg[27]_i_1_n_1 ,\neg_ti9_reg_1479_reg[27]_i_1_n_2 ,\neg_ti9_reg_1479_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti9_reg_1479_reg[27]_i_1_n_4 ,\neg_ti9_reg_1479_reg[27]_i_1_n_5 ,\neg_ti9_reg_1479_reg[27]_i_1_n_6 ,\neg_ti9_reg_1479_reg[27]_i_1_n_7 }),
        .S({\neg_ti9_reg_1479[27]_i_2_n_0 ,\neg_ti9_reg_1479[27]_i_3_n_0 ,\neg_ti9_reg_1479[27]_i_4_n_0 ,\neg_ti9_reg_1479[27]_i_5_n_0 }));
  FDRE \neg_ti9_reg_1479_reg[28] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_14790),
        .D(\neg_ti9_reg_1479_reg[28]_i_2_n_7 ),
        .Q(neg_ti9_reg_1479[28]),
        .R(1'b0));
  CARRY4 \neg_ti9_reg_1479_reg[28]_i_2 
       (.CI(\neg_ti9_reg_1479_reg[27]_i_1_n_0 ),
        .CO(\NLW_neg_ti9_reg_1479_reg[28]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_neg_ti9_reg_1479_reg[28]_i_2_O_UNCONNECTED [3:1],\neg_ti9_reg_1479_reg[28]_i_2_n_7 }),
        .S({1'b0,1'b0,1'b0,\neg_ti9_reg_1479[28]_i_3_n_0 }));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1634[15]_i_10 
       (.I0(neg_mul_reg_1592[69]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(tmp_69_reg_1520[9]),
        .O(\neg_ti_reg_1634[15]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1634[15]_i_11 
       (.I0(neg_mul_reg_1592[68]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(tmp_69_reg_1520[8]),
        .O(\neg_ti_reg_1634[15]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1634[15]_i_13 
       (.I0(neg_mul_reg_1592[67]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(tmp_69_reg_1520[7]),
        .O(\neg_ti_reg_1634[15]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1634[15]_i_14 
       (.I0(neg_mul_reg_1592[66]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(tmp_69_reg_1520[6]),
        .O(\neg_ti_reg_1634[15]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1634[15]_i_15 
       (.I0(neg_mul_reg_1592[65]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(tmp_69_reg_1520[5]),
        .O(\neg_ti_reg_1634[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1634[15]_i_16 
       (.I0(neg_mul_reg_1592[64]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(tmp_69_reg_1520[4]),
        .O(\neg_ti_reg_1634[15]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1634[15]_i_17 
       (.I0(neg_mul_reg_1592[63]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(tmp_69_reg_1520[3]),
        .O(\neg_ti_reg_1634[15]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1634[15]_i_18 
       (.I0(neg_mul_reg_1592[62]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(tmp_69_reg_1520[2]),
        .O(\neg_ti_reg_1634[15]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1634[15]_i_19 
       (.I0(neg_mul_reg_1592[61]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(tmp_69_reg_1520[1]),
        .O(\neg_ti_reg_1634[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \neg_ti_reg_1634[15]_i_20 
       (.I0(neg_mul_reg_1592[60]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(tmp_69_reg_1520[0]),
        .O(tmp_46_fu_1020_p3));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1634[15]_i_3 
       (.I0(neg_mul_reg_1592[75]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(tmp_69_reg_1520[15]),
        .O(\neg_ti_reg_1634[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1634[15]_i_4 
       (.I0(neg_mul_reg_1592[74]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(tmp_69_reg_1520[14]),
        .O(\neg_ti_reg_1634[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1634[15]_i_5 
       (.I0(neg_mul_reg_1592[73]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(tmp_69_reg_1520[13]),
        .O(\neg_ti_reg_1634[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1634[15]_i_6 
       (.I0(neg_mul_reg_1592[72]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(tmp_69_reg_1520[12]),
        .O(\neg_ti_reg_1634[15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1634[15]_i_8 
       (.I0(neg_mul_reg_1592[71]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(tmp_69_reg_1520[11]),
        .O(\neg_ti_reg_1634[15]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1634[15]_i_9 
       (.I0(neg_mul_reg_1592[70]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(tmp_69_reg_1520[10]),
        .O(\neg_ti_reg_1634[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1634[19]_i_2 
       (.I0(neg_mul_reg_1592[79]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(tmp_69_reg_1520[19]),
        .O(\neg_ti_reg_1634[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1634[19]_i_3 
       (.I0(neg_mul_reg_1592[78]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(tmp_69_reg_1520[18]),
        .O(\neg_ti_reg_1634[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1634[19]_i_4 
       (.I0(neg_mul_reg_1592[77]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(tmp_69_reg_1520[17]),
        .O(\neg_ti_reg_1634[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1634[19]_i_5 
       (.I0(neg_mul_reg_1592[76]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(tmp_69_reg_1520[16]),
        .O(\neg_ti_reg_1634[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1634[23]_i_2 
       (.I0(neg_mul_reg_1592[83]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(tmp_69_reg_1520[23]),
        .O(\neg_ti_reg_1634[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1634[23]_i_3 
       (.I0(neg_mul_reg_1592[82]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(tmp_69_reg_1520[22]),
        .O(\neg_ti_reg_1634[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1634[23]_i_4 
       (.I0(neg_mul_reg_1592[81]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(tmp_69_reg_1520[21]),
        .O(\neg_ti_reg_1634[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1634[23]_i_5 
       (.I0(neg_mul_reg_1592[80]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(tmp_69_reg_1520[20]),
        .O(\neg_ti_reg_1634[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1634[27]_i_2 
       (.I0(neg_mul_reg_1592[87]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(tmp_69_reg_1520[27]),
        .O(\neg_ti_reg_1634[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1634[27]_i_3 
       (.I0(neg_mul_reg_1592[86]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(tmp_69_reg_1520[26]),
        .O(\neg_ti_reg_1634[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1634[27]_i_4 
       (.I0(neg_mul_reg_1592[85]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(tmp_69_reg_1520[25]),
        .O(\neg_ti_reg_1634[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1634[27]_i_5 
       (.I0(neg_mul_reg_1592[84]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(tmp_69_reg_1520[24]),
        .O(\neg_ti_reg_1634[27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1634[28]_i_3 
       (.I0(neg_mul_reg_1592[87]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(tmp_69_reg_1520[27]),
        .O(\neg_ti_reg_1634[28]_i_3_n_0 ));
  FDRE \neg_ti_reg_1634_reg[13] 
       (.C(ap_clk),
        .CE(neg_ti_reg_16340),
        .D(\neg_ti_reg_1634_reg[15]_i_1_n_6 ),
        .Q(neg_ti_reg_1634[13]),
        .R(1'b0));
  FDRE \neg_ti_reg_1634_reg[14] 
       (.C(ap_clk),
        .CE(neg_ti_reg_16340),
        .D(\neg_ti_reg_1634_reg[15]_i_1_n_5 ),
        .Q(neg_ti_reg_1634[14]),
        .R(1'b0));
  FDRE \neg_ti_reg_1634_reg[15] 
       (.C(ap_clk),
        .CE(neg_ti_reg_16340),
        .D(\neg_ti_reg_1634_reg[15]_i_1_n_4 ),
        .Q(neg_ti_reg_1634[15]),
        .R(1'b0));
  CARRY4 \neg_ti_reg_1634_reg[15]_i_1 
       (.CI(\neg_ti_reg_1634_reg[15]_i_2_n_0 ),
        .CO({\neg_ti_reg_1634_reg[15]_i_1_n_0 ,\neg_ti_reg_1634_reg[15]_i_1_n_1 ,\neg_ti_reg_1634_reg[15]_i_1_n_2 ,\neg_ti_reg_1634_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti_reg_1634_reg[15]_i_1_n_4 ,\neg_ti_reg_1634_reg[15]_i_1_n_5 ,\neg_ti_reg_1634_reg[15]_i_1_n_6 ,\NLW_neg_ti_reg_1634_reg[15]_i_1_O_UNCONNECTED [0]}),
        .S({\neg_ti_reg_1634[15]_i_3_n_0 ,\neg_ti_reg_1634[15]_i_4_n_0 ,\neg_ti_reg_1634[15]_i_5_n_0 ,\neg_ti_reg_1634[15]_i_6_n_0 }));
  CARRY4 \neg_ti_reg_1634_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\neg_ti_reg_1634_reg[15]_i_12_n_0 ,\neg_ti_reg_1634_reg[15]_i_12_n_1 ,\neg_ti_reg_1634_reg[15]_i_12_n_2 ,\neg_ti_reg_1634_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_neg_ti_reg_1634_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\neg_ti_reg_1634[15]_i_17_n_0 ,\neg_ti_reg_1634[15]_i_18_n_0 ,\neg_ti_reg_1634[15]_i_19_n_0 ,tmp_46_fu_1020_p3}));
  CARRY4 \neg_ti_reg_1634_reg[15]_i_2 
       (.CI(\neg_ti_reg_1634_reg[15]_i_7_n_0 ),
        .CO({\neg_ti_reg_1634_reg[15]_i_2_n_0 ,\neg_ti_reg_1634_reg[15]_i_2_n_1 ,\neg_ti_reg_1634_reg[15]_i_2_n_2 ,\neg_ti_reg_1634_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti_reg_1634_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\neg_ti_reg_1634[15]_i_8_n_0 ,\neg_ti_reg_1634[15]_i_9_n_0 ,\neg_ti_reg_1634[15]_i_10_n_0 ,\neg_ti_reg_1634[15]_i_11_n_0 }));
  CARRY4 \neg_ti_reg_1634_reg[15]_i_7 
       (.CI(\neg_ti_reg_1634_reg[15]_i_12_n_0 ),
        .CO({\neg_ti_reg_1634_reg[15]_i_7_n_0 ,\neg_ti_reg_1634_reg[15]_i_7_n_1 ,\neg_ti_reg_1634_reg[15]_i_7_n_2 ,\neg_ti_reg_1634_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti_reg_1634_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\neg_ti_reg_1634[15]_i_13_n_0 ,\neg_ti_reg_1634[15]_i_14_n_0 ,\neg_ti_reg_1634[15]_i_15_n_0 ,\neg_ti_reg_1634[15]_i_16_n_0 }));
  FDRE \neg_ti_reg_1634_reg[16] 
       (.C(ap_clk),
        .CE(neg_ti_reg_16340),
        .D(\neg_ti_reg_1634_reg[19]_i_1_n_7 ),
        .Q(neg_ti_reg_1634[16]),
        .R(1'b0));
  FDRE \neg_ti_reg_1634_reg[17] 
       (.C(ap_clk),
        .CE(neg_ti_reg_16340),
        .D(\neg_ti_reg_1634_reg[19]_i_1_n_6 ),
        .Q(neg_ti_reg_1634[17]),
        .R(1'b0));
  FDRE \neg_ti_reg_1634_reg[18] 
       (.C(ap_clk),
        .CE(neg_ti_reg_16340),
        .D(\neg_ti_reg_1634_reg[19]_i_1_n_5 ),
        .Q(neg_ti_reg_1634[18]),
        .R(1'b0));
  FDRE \neg_ti_reg_1634_reg[19] 
       (.C(ap_clk),
        .CE(neg_ti_reg_16340),
        .D(\neg_ti_reg_1634_reg[19]_i_1_n_4 ),
        .Q(neg_ti_reg_1634[19]),
        .R(1'b0));
  CARRY4 \neg_ti_reg_1634_reg[19]_i_1 
       (.CI(\neg_ti_reg_1634_reg[15]_i_1_n_0 ),
        .CO({\neg_ti_reg_1634_reg[19]_i_1_n_0 ,\neg_ti_reg_1634_reg[19]_i_1_n_1 ,\neg_ti_reg_1634_reg[19]_i_1_n_2 ,\neg_ti_reg_1634_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti_reg_1634_reg[19]_i_1_n_4 ,\neg_ti_reg_1634_reg[19]_i_1_n_5 ,\neg_ti_reg_1634_reg[19]_i_1_n_6 ,\neg_ti_reg_1634_reg[19]_i_1_n_7 }),
        .S({\neg_ti_reg_1634[19]_i_2_n_0 ,\neg_ti_reg_1634[19]_i_3_n_0 ,\neg_ti_reg_1634[19]_i_4_n_0 ,\neg_ti_reg_1634[19]_i_5_n_0 }));
  FDRE \neg_ti_reg_1634_reg[20] 
       (.C(ap_clk),
        .CE(neg_ti_reg_16340),
        .D(\neg_ti_reg_1634_reg[23]_i_1_n_7 ),
        .Q(neg_ti_reg_1634[20]),
        .R(1'b0));
  FDRE \neg_ti_reg_1634_reg[21] 
       (.C(ap_clk),
        .CE(neg_ti_reg_16340),
        .D(\neg_ti_reg_1634_reg[23]_i_1_n_6 ),
        .Q(neg_ti_reg_1634[21]),
        .R(1'b0));
  FDRE \neg_ti_reg_1634_reg[22] 
       (.C(ap_clk),
        .CE(neg_ti_reg_16340),
        .D(\neg_ti_reg_1634_reg[23]_i_1_n_5 ),
        .Q(neg_ti_reg_1634[22]),
        .R(1'b0));
  FDRE \neg_ti_reg_1634_reg[23] 
       (.C(ap_clk),
        .CE(neg_ti_reg_16340),
        .D(\neg_ti_reg_1634_reg[23]_i_1_n_4 ),
        .Q(neg_ti_reg_1634[23]),
        .R(1'b0));
  CARRY4 \neg_ti_reg_1634_reg[23]_i_1 
       (.CI(\neg_ti_reg_1634_reg[19]_i_1_n_0 ),
        .CO({\neg_ti_reg_1634_reg[23]_i_1_n_0 ,\neg_ti_reg_1634_reg[23]_i_1_n_1 ,\neg_ti_reg_1634_reg[23]_i_1_n_2 ,\neg_ti_reg_1634_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti_reg_1634_reg[23]_i_1_n_4 ,\neg_ti_reg_1634_reg[23]_i_1_n_5 ,\neg_ti_reg_1634_reg[23]_i_1_n_6 ,\neg_ti_reg_1634_reg[23]_i_1_n_7 }),
        .S({\neg_ti_reg_1634[23]_i_2_n_0 ,\neg_ti_reg_1634[23]_i_3_n_0 ,\neg_ti_reg_1634[23]_i_4_n_0 ,\neg_ti_reg_1634[23]_i_5_n_0 }));
  FDRE \neg_ti_reg_1634_reg[24] 
       (.C(ap_clk),
        .CE(neg_ti_reg_16340),
        .D(\neg_ti_reg_1634_reg[27]_i_1_n_7 ),
        .Q(neg_ti_reg_1634[24]),
        .R(1'b0));
  FDRE \neg_ti_reg_1634_reg[25] 
       (.C(ap_clk),
        .CE(neg_ti_reg_16340),
        .D(\neg_ti_reg_1634_reg[27]_i_1_n_6 ),
        .Q(neg_ti_reg_1634[25]),
        .R(1'b0));
  FDRE \neg_ti_reg_1634_reg[26] 
       (.C(ap_clk),
        .CE(neg_ti_reg_16340),
        .D(\neg_ti_reg_1634_reg[27]_i_1_n_5 ),
        .Q(neg_ti_reg_1634[26]),
        .R(1'b0));
  FDRE \neg_ti_reg_1634_reg[27] 
       (.C(ap_clk),
        .CE(neg_ti_reg_16340),
        .D(\neg_ti_reg_1634_reg[27]_i_1_n_4 ),
        .Q(neg_ti_reg_1634[27]),
        .R(1'b0));
  CARRY4 \neg_ti_reg_1634_reg[27]_i_1 
       (.CI(\neg_ti_reg_1634_reg[23]_i_1_n_0 ),
        .CO({\neg_ti_reg_1634_reg[27]_i_1_n_0 ,\neg_ti_reg_1634_reg[27]_i_1_n_1 ,\neg_ti_reg_1634_reg[27]_i_1_n_2 ,\neg_ti_reg_1634_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti_reg_1634_reg[27]_i_1_n_4 ,\neg_ti_reg_1634_reg[27]_i_1_n_5 ,\neg_ti_reg_1634_reg[27]_i_1_n_6 ,\neg_ti_reg_1634_reg[27]_i_1_n_7 }),
        .S({\neg_ti_reg_1634[27]_i_2_n_0 ,\neg_ti_reg_1634[27]_i_3_n_0 ,\neg_ti_reg_1634[27]_i_4_n_0 ,\neg_ti_reg_1634[27]_i_5_n_0 }));
  FDRE \neg_ti_reg_1634_reg[28] 
       (.C(ap_clk),
        .CE(neg_ti_reg_16340),
        .D(\neg_ti_reg_1634_reg[28]_i_2_n_7 ),
        .Q(neg_ti_reg_1634[28]),
        .R(1'b0));
  CARRY4 \neg_ti_reg_1634_reg[28]_i_2 
       (.CI(\neg_ti_reg_1634_reg[27]_i_1_n_0 ),
        .CO(\NLW_neg_ti_reg_1634_reg[28]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_neg_ti_reg_1634_reg[28]_i_2_O_UNCONNECTED [3:1],\neg_ti_reg_1634_reg[28]_i_2_n_7 }),
        .S({1'b0,1'b0,1'b0,\neg_ti_reg_1634[28]_i_3_n_0 }));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_1_reg_1453[13]_i_2 
       (.I0(tmp_21_reg_1414[15]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(neg_ti2_reg_1419[15]),
        .I3(ap_reg_pp0_iter2_tmp_7_reg_1237[2]),
        .O(\p_Val2_11_1_reg_1453[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_1_reg_1453[13]_i_3 
       (.I0(tmp_21_reg_1414[14]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(neg_ti2_reg_1419[14]),
        .I3(ap_reg_pp0_iter2_tmp_7_reg_1237[1]),
        .O(\p_Val2_11_1_reg_1453[13]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_1_reg_1453[13]_i_4 
       (.I0(tmp_21_reg_1414[13]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(neg_ti2_reg_1419[13]),
        .I3(ap_reg_pp0_iter2_tmp_7_reg_1237[0]),
        .O(\p_Val2_11_1_reg_1453[13]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_11_1_reg_1453[13]_i_5 
       (.I0(neg_ti2_reg_1419[12]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(tmp_21_reg_1414[12]),
        .O(\p_Val2_11_1_reg_1453[13]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_1_reg_1453[16]_i_2 
       (.I0(tmp_21_reg_1414[19]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(neg_ti2_reg_1419[19]),
        .I3(ap_reg_pp0_iter2_tmp_7_reg_1237[6]),
        .O(\p_Val2_11_1_reg_1453[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_1_reg_1453[16]_i_3 
       (.I0(tmp_21_reg_1414[18]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(neg_ti2_reg_1419[18]),
        .I3(ap_reg_pp0_iter2_tmp_7_reg_1237[5]),
        .O(\p_Val2_11_1_reg_1453[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_1_reg_1453[16]_i_4 
       (.I0(tmp_21_reg_1414[17]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(neg_ti2_reg_1419[17]),
        .I3(ap_reg_pp0_iter2_tmp_7_reg_1237[4]),
        .O(\p_Val2_11_1_reg_1453[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_1_reg_1453[16]_i_5 
       (.I0(tmp_21_reg_1414[16]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(neg_ti2_reg_1419[16]),
        .I3(ap_reg_pp0_iter2_tmp_7_reg_1237[3]),
        .O(\p_Val2_11_1_reg_1453[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_1_reg_1453[20]_i_2 
       (.I0(tmp_21_reg_1414[23]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(neg_ti2_reg_1419[23]),
        .I3(ap_reg_pp0_iter2_tmp_7_reg_1237[10]),
        .O(\p_Val2_11_1_reg_1453[20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_1_reg_1453[20]_i_3 
       (.I0(tmp_21_reg_1414[22]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(neg_ti2_reg_1419[22]),
        .I3(ap_reg_pp0_iter2_tmp_7_reg_1237[9]),
        .O(\p_Val2_11_1_reg_1453[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_1_reg_1453[20]_i_4 
       (.I0(tmp_21_reg_1414[21]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(neg_ti2_reg_1419[21]),
        .I3(ap_reg_pp0_iter2_tmp_7_reg_1237[8]),
        .O(\p_Val2_11_1_reg_1453[20]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_1_reg_1453[20]_i_5 
       (.I0(tmp_21_reg_1414[20]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(neg_ti2_reg_1419[20]),
        .I3(ap_reg_pp0_iter2_tmp_7_reg_1237[7]),
        .O(\p_Val2_11_1_reg_1453[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_11_1_reg_1453[24]_i_2 
       (.I0(ap_reg_pp0_iter2_tmp_7_reg_1237[13]),
        .O(\p_Val2_11_1_reg_1453[24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_11_1_reg_1453[24]_i_3 
       (.I0(ap_reg_pp0_iter2_tmp_7_reg_1237[13]),
        .I1(tmp_21_reg_1414[26]),
        .I2(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I3(neg_ti2_reg_1419[27]),
        .O(\p_Val2_11_1_reg_1453[24]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_11_1_reg_1453[24]_i_4 
       (.I0(ap_reg_pp0_iter2_tmp_7_reg_1237[13]),
        .I1(tmp_21_reg_1414[26]),
        .I2(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I3(neg_ti2_reg_1419[26]),
        .O(\p_Val2_11_1_reg_1453[24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_1_reg_1453[24]_i_5 
       (.I0(tmp_21_reg_1414[25]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(neg_ti2_reg_1419[25]),
        .I3(ap_reg_pp0_iter2_tmp_7_reg_1237[12]),
        .O(\p_Val2_11_1_reg_1453[24]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_1_reg_1453[24]_i_6 
       (.I0(tmp_21_reg_1414[24]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(neg_ti2_reg_1419[24]),
        .I3(ap_reg_pp0_iter2_tmp_7_reg_1237[11]),
        .O(\p_Val2_11_1_reg_1453[24]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB7)) 
    \p_Val2_11_1_reg_1453[28]_i_2 
       (.I0(neg_ti2_reg_1419[27]),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .I2(neg_ti2_reg_1419[28]),
        .O(\p_Val2_11_1_reg_1453[28]_i_2_n_0 ));
  FDRE \p_Val2_11_1_reg_1453_reg[13] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(p_Val2_11_1_fu_597_p2[13]),
        .Q(p_Val2_11_1_reg_1453[13]),
        .R(1'b0));
  CARRY4 \p_Val2_11_1_reg_1453_reg[13]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_11_1_reg_1453_reg[13]_i_1_n_0 ,\p_Val2_11_1_reg_1453_reg[13]_i_1_n_1 ,\p_Val2_11_1_reg_1453_reg[13]_i_1_n_2 ,\p_Val2_11_1_reg_1453_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({ap_reg_pp0_iter2_tmp_7_reg_1237[2:0],1'b0}),
        .O({p_Val2_11_1_fu_597_p2[15:13],\NLW_p_Val2_11_1_reg_1453_reg[13]_i_1_O_UNCONNECTED [0]}),
        .S({\p_Val2_11_1_reg_1453[13]_i_2_n_0 ,\p_Val2_11_1_reg_1453[13]_i_3_n_0 ,\p_Val2_11_1_reg_1453[13]_i_4_n_0 ,\p_Val2_11_1_reg_1453[13]_i_5_n_0 }));
  FDRE \p_Val2_11_1_reg_1453_reg[14] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(p_Val2_11_1_fu_597_p2[14]),
        .Q(p_Val2_11_1_reg_1453[14]),
        .R(1'b0));
  FDRE \p_Val2_11_1_reg_1453_reg[15] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(p_Val2_11_1_fu_597_p2[15]),
        .Q(p_Val2_11_1_reg_1453[15]),
        .R(1'b0));
  FDRE \p_Val2_11_1_reg_1453_reg[16] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(p_Val2_11_1_fu_597_p2[16]),
        .Q(p_Val2_11_1_reg_1453[16]),
        .R(1'b0));
  CARRY4 \p_Val2_11_1_reg_1453_reg[16]_i_1 
       (.CI(\p_Val2_11_1_reg_1453_reg[13]_i_1_n_0 ),
        .CO({\p_Val2_11_1_reg_1453_reg[16]_i_1_n_0 ,\p_Val2_11_1_reg_1453_reg[16]_i_1_n_1 ,\p_Val2_11_1_reg_1453_reg[16]_i_1_n_2 ,\p_Val2_11_1_reg_1453_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ap_reg_pp0_iter2_tmp_7_reg_1237[6:3]),
        .O(p_Val2_11_1_fu_597_p2[19:16]),
        .S({\p_Val2_11_1_reg_1453[16]_i_2_n_0 ,\p_Val2_11_1_reg_1453[16]_i_3_n_0 ,\p_Val2_11_1_reg_1453[16]_i_4_n_0 ,\p_Val2_11_1_reg_1453[16]_i_5_n_0 }));
  FDRE \p_Val2_11_1_reg_1453_reg[17] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(p_Val2_11_1_fu_597_p2[17]),
        .Q(p_Val2_11_1_reg_1453[17]),
        .R(1'b0));
  FDRE \p_Val2_11_1_reg_1453_reg[18] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(p_Val2_11_1_fu_597_p2[18]),
        .Q(p_Val2_11_1_reg_1453[18]),
        .R(1'b0));
  FDRE \p_Val2_11_1_reg_1453_reg[19] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(p_Val2_11_1_fu_597_p2[19]),
        .Q(p_Val2_11_1_reg_1453[19]),
        .R(1'b0));
  FDRE \p_Val2_11_1_reg_1453_reg[20] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(p_Val2_11_1_fu_597_p2[20]),
        .Q(p_Val2_11_1_reg_1453[20]),
        .R(1'b0));
  CARRY4 \p_Val2_11_1_reg_1453_reg[20]_i_1 
       (.CI(\p_Val2_11_1_reg_1453_reg[16]_i_1_n_0 ),
        .CO({\p_Val2_11_1_reg_1453_reg[20]_i_1_n_0 ,\p_Val2_11_1_reg_1453_reg[20]_i_1_n_1 ,\p_Val2_11_1_reg_1453_reg[20]_i_1_n_2 ,\p_Val2_11_1_reg_1453_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ap_reg_pp0_iter2_tmp_7_reg_1237[10:7]),
        .O(p_Val2_11_1_fu_597_p2[23:20]),
        .S({\p_Val2_11_1_reg_1453[20]_i_2_n_0 ,\p_Val2_11_1_reg_1453[20]_i_3_n_0 ,\p_Val2_11_1_reg_1453[20]_i_4_n_0 ,\p_Val2_11_1_reg_1453[20]_i_5_n_0 }));
  FDRE \p_Val2_11_1_reg_1453_reg[21] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(p_Val2_11_1_fu_597_p2[21]),
        .Q(p_Val2_11_1_reg_1453[21]),
        .R(1'b0));
  FDRE \p_Val2_11_1_reg_1453_reg[22] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(p_Val2_11_1_fu_597_p2[22]),
        .Q(p_Val2_11_1_reg_1453[22]),
        .R(1'b0));
  FDRE \p_Val2_11_1_reg_1453_reg[23] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(p_Val2_11_1_fu_597_p2[23]),
        .Q(p_Val2_11_1_reg_1453[23]),
        .R(1'b0));
  FDRE \p_Val2_11_1_reg_1453_reg[24] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(p_Val2_11_1_fu_597_p2[24]),
        .Q(p_Val2_11_1_reg_1453[24]),
        .R(1'b0));
  CARRY4 \p_Val2_11_1_reg_1453_reg[24]_i_1 
       (.CI(\p_Val2_11_1_reg_1453_reg[20]_i_1_n_0 ),
        .CO({\p_Val2_11_1_reg_1453_reg[24]_i_1_n_0 ,\p_Val2_11_1_reg_1453_reg[24]_i_1_n_1 ,\p_Val2_11_1_reg_1453_reg[24]_i_1_n_2 ,\p_Val2_11_1_reg_1453_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_11_1_reg_1453[24]_i_2_n_0 ,ap_reg_pp0_iter2_tmp_7_reg_1237[13:11]}),
        .O(p_Val2_11_1_fu_597_p2[27:24]),
        .S({\p_Val2_11_1_reg_1453[24]_i_3_n_0 ,\p_Val2_11_1_reg_1453[24]_i_4_n_0 ,\p_Val2_11_1_reg_1453[24]_i_5_n_0 ,\p_Val2_11_1_reg_1453[24]_i_6_n_0 }));
  FDRE \p_Val2_11_1_reg_1453_reg[25] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(p_Val2_11_1_fu_597_p2[25]),
        .Q(p_Val2_11_1_reg_1453[25]),
        .R(1'b0));
  FDRE \p_Val2_11_1_reg_1453_reg[26] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(p_Val2_11_1_fu_597_p2[26]),
        .Q(p_Val2_11_1_reg_1453[26]),
        .R(1'b0));
  FDRE \p_Val2_11_1_reg_1453_reg[28] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(p_Val2_11_1_fu_597_p2[28]),
        .Q(p_Val2_11_1_reg_1453[28]),
        .R(1'b0));
  CARRY4 \p_Val2_11_1_reg_1453_reg[28]_i_1 
       (.CI(\p_Val2_11_1_reg_1453_reg[24]_i_1_n_0 ),
        .CO(\NLW_p_Val2_11_1_reg_1453_reg[28]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_Val2_11_1_reg_1453_reg[28]_i_1_O_UNCONNECTED [3:1],p_Val2_11_1_fu_597_p2[28]}),
        .S({1'b0,1'b0,1'b0,\p_Val2_11_1_reg_1453[28]_i_2_n_0 }));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_2_reg_1566[13]_i_1 
       (.I0(tmp_27_reg_1541[13]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(neg_ti3_reg_1546[13]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[13] ),
        .O(p_Val2_11_2_fu_846_p2[13]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_2_reg_1566[14]_i_2 
       (.I0(tmp_27_reg_1541[16]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(neg_ti3_reg_1546[16]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[16] ),
        .O(\p_Val2_11_2_reg_1566[14]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_2_reg_1566[14]_i_3 
       (.I0(tmp_27_reg_1541[15]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(neg_ti3_reg_1546[15]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[15] ),
        .O(\p_Val2_11_2_reg_1566[14]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_2_reg_1566[14]_i_4 
       (.I0(tmp_27_reg_1541[14]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(neg_ti3_reg_1546[14]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[14] ),
        .O(\p_Val2_11_2_reg_1566[14]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_2_reg_1566[14]_i_5 
       (.I0(tmp_27_reg_1541[13]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(neg_ti3_reg_1546[13]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[13] ),
        .O(\p_Val2_11_2_reg_1566[14]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_2_reg_1566[17]_i_2 
       (.I0(tmp_27_reg_1541[20]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(neg_ti3_reg_1546[20]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[20] ),
        .O(\p_Val2_11_2_reg_1566[17]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_2_reg_1566[17]_i_3 
       (.I0(tmp_27_reg_1541[19]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(neg_ti3_reg_1546[19]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[19] ),
        .O(\p_Val2_11_2_reg_1566[17]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_2_reg_1566[17]_i_4 
       (.I0(tmp_27_reg_1541[18]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(neg_ti3_reg_1546[18]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[18] ),
        .O(\p_Val2_11_2_reg_1566[17]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_2_reg_1566[17]_i_5 
       (.I0(tmp_27_reg_1541[17]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(neg_ti3_reg_1546[17]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[17] ),
        .O(\p_Val2_11_2_reg_1566[17]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_2_reg_1566[21]_i_2 
       (.I0(tmp_27_reg_1541[24]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(neg_ti3_reg_1546[24]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[24] ),
        .O(\p_Val2_11_2_reg_1566[21]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_2_reg_1566[21]_i_3 
       (.I0(tmp_27_reg_1541[23]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(neg_ti3_reg_1546[23]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[23] ),
        .O(\p_Val2_11_2_reg_1566[21]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_2_reg_1566[21]_i_4 
       (.I0(tmp_27_reg_1541[22]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(neg_ti3_reg_1546[22]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[22] ),
        .O(\p_Val2_11_2_reg_1566[21]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_2_reg_1566[21]_i_5 
       (.I0(tmp_27_reg_1541[21]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(neg_ti3_reg_1546[21]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[21] ),
        .O(\p_Val2_11_2_reg_1566[21]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_11_2_reg_1566[25]_i_2 
       (.I0(tmp_15_cast_reg_14440),
        .O(\p_Val2_11_2_reg_1566[25]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB7)) 
    \p_Val2_11_2_reg_1566[25]_i_3 
       (.I0(neg_ti3_reg_1546[27]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(neg_ti3_reg_1546[28]),
        .O(\p_Val2_11_2_reg_1566[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_11_2_reg_1566[25]_i_4 
       (.I0(tmp_15_cast_reg_14440),
        .I1(tmp_27_reg_1541[27]),
        .I2(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I3(neg_ti3_reg_1546[27]),
        .O(\p_Val2_11_2_reg_1566[25]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_11_2_reg_1566[25]_i_5 
       (.I0(tmp_15_cast_reg_14440),
        .I1(tmp_27_reg_1541[26]),
        .I2(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I3(neg_ti3_reg_1546[26]),
        .O(\p_Val2_11_2_reg_1566[25]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_2_reg_1566[25]_i_6 
       (.I0(tmp_27_reg_1541[25]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(neg_ti3_reg_1546[25]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[25] ),
        .O(\p_Val2_11_2_reg_1566[25]_i_6_n_0 ));
  FDRE \p_Val2_11_2_reg_1566_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_11_2_fu_846_p2[13]),
        .Q(p_Val2_11_2_reg_1566[13]),
        .R(1'b0));
  FDRE \p_Val2_11_2_reg_1566_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_11_2_fu_846_p2[14]),
        .Q(p_Val2_11_2_reg_1566[14]),
        .R(1'b0));
  CARRY4 \p_Val2_11_2_reg_1566_reg[14]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_11_2_reg_1566_reg[14]_i_1_n_0 ,\p_Val2_11_2_reg_1566_reg[14]_i_1_n_1 ,\p_Val2_11_2_reg_1566_reg[14]_i_1_n_2 ,\p_Val2_11_2_reg_1566_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_15_cast_reg_1444_reg_n_0_[16] ,\tmp_15_cast_reg_1444_reg_n_0_[15] ,\tmp_15_cast_reg_1444_reg_n_0_[14] ,\tmp_15_cast_reg_1444_reg_n_0_[13] }),
        .O({p_Val2_11_2_fu_846_p2[16:14],\NLW_p_Val2_11_2_reg_1566_reg[14]_i_1_O_UNCONNECTED [0]}),
        .S({\p_Val2_11_2_reg_1566[14]_i_2_n_0 ,\p_Val2_11_2_reg_1566[14]_i_3_n_0 ,\p_Val2_11_2_reg_1566[14]_i_4_n_0 ,\p_Val2_11_2_reg_1566[14]_i_5_n_0 }));
  FDRE \p_Val2_11_2_reg_1566_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_11_2_fu_846_p2[15]),
        .Q(p_Val2_11_2_reg_1566[15]),
        .R(1'b0));
  FDRE \p_Val2_11_2_reg_1566_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_11_2_fu_846_p2[16]),
        .Q(p_Val2_11_2_reg_1566[16]),
        .R(1'b0));
  FDRE \p_Val2_11_2_reg_1566_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_11_2_fu_846_p2[17]),
        .Q(p_Val2_11_2_reg_1566[17]),
        .R(1'b0));
  CARRY4 \p_Val2_11_2_reg_1566_reg[17]_i_1 
       (.CI(\p_Val2_11_2_reg_1566_reg[14]_i_1_n_0 ),
        .CO({\p_Val2_11_2_reg_1566_reg[17]_i_1_n_0 ,\p_Val2_11_2_reg_1566_reg[17]_i_1_n_1 ,\p_Val2_11_2_reg_1566_reg[17]_i_1_n_2 ,\p_Val2_11_2_reg_1566_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_15_cast_reg_1444_reg_n_0_[20] ,\tmp_15_cast_reg_1444_reg_n_0_[19] ,\tmp_15_cast_reg_1444_reg_n_0_[18] ,\tmp_15_cast_reg_1444_reg_n_0_[17] }),
        .O(p_Val2_11_2_fu_846_p2[20:17]),
        .S({\p_Val2_11_2_reg_1566[17]_i_2_n_0 ,\p_Val2_11_2_reg_1566[17]_i_3_n_0 ,\p_Val2_11_2_reg_1566[17]_i_4_n_0 ,\p_Val2_11_2_reg_1566[17]_i_5_n_0 }));
  FDRE \p_Val2_11_2_reg_1566_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_11_2_fu_846_p2[18]),
        .Q(p_Val2_11_2_reg_1566[18]),
        .R(1'b0));
  FDRE \p_Val2_11_2_reg_1566_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_11_2_fu_846_p2[19]),
        .Q(p_Val2_11_2_reg_1566[19]),
        .R(1'b0));
  FDRE \p_Val2_11_2_reg_1566_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_11_2_fu_846_p2[20]),
        .Q(p_Val2_11_2_reg_1566[20]),
        .R(1'b0));
  FDRE \p_Val2_11_2_reg_1566_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_11_2_fu_846_p2[21]),
        .Q(p_Val2_11_2_reg_1566[21]),
        .R(1'b0));
  CARRY4 \p_Val2_11_2_reg_1566_reg[21]_i_1 
       (.CI(\p_Val2_11_2_reg_1566_reg[17]_i_1_n_0 ),
        .CO({\p_Val2_11_2_reg_1566_reg[21]_i_1_n_0 ,\p_Val2_11_2_reg_1566_reg[21]_i_1_n_1 ,\p_Val2_11_2_reg_1566_reg[21]_i_1_n_2 ,\p_Val2_11_2_reg_1566_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_15_cast_reg_1444_reg_n_0_[24] ,\tmp_15_cast_reg_1444_reg_n_0_[23] ,\tmp_15_cast_reg_1444_reg_n_0_[22] ,\tmp_15_cast_reg_1444_reg_n_0_[21] }),
        .O(p_Val2_11_2_fu_846_p2[24:21]),
        .S({\p_Val2_11_2_reg_1566[21]_i_2_n_0 ,\p_Val2_11_2_reg_1566[21]_i_3_n_0 ,\p_Val2_11_2_reg_1566[21]_i_4_n_0 ,\p_Val2_11_2_reg_1566[21]_i_5_n_0 }));
  FDRE \p_Val2_11_2_reg_1566_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_11_2_fu_846_p2[22]),
        .Q(p_Val2_11_2_reg_1566[22]),
        .R(1'b0));
  FDRE \p_Val2_11_2_reg_1566_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_11_2_fu_846_p2[23]),
        .Q(p_Val2_11_2_reg_1566[23]),
        .R(1'b0));
  FDRE \p_Val2_11_2_reg_1566_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_11_2_fu_846_p2[24]),
        .Q(p_Val2_11_2_reg_1566[24]),
        .R(1'b0));
  FDRE \p_Val2_11_2_reg_1566_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_11_2_fu_846_p2[25]),
        .Q(p_Val2_11_2_reg_1566[25]),
        .R(1'b0));
  CARRY4 \p_Val2_11_2_reg_1566_reg[25]_i_1 
       (.CI(\p_Val2_11_2_reg_1566_reg[21]_i_1_n_0 ),
        .CO({\NLW_p_Val2_11_2_reg_1566_reg[25]_i_1_CO_UNCONNECTED [3],\p_Val2_11_2_reg_1566_reg[25]_i_1_n_1 ,\p_Val2_11_2_reg_1566_reg[25]_i_1_n_2 ,\p_Val2_11_2_reg_1566_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\p_Val2_11_2_reg_1566[25]_i_2_n_0 ,tmp_15_cast_reg_14440,\tmp_15_cast_reg_1444_reg_n_0_[25] }),
        .O(p_Val2_11_2_fu_846_p2[28:25]),
        .S({\p_Val2_11_2_reg_1566[25]_i_3_n_0 ,\p_Val2_11_2_reg_1566[25]_i_4_n_0 ,\p_Val2_11_2_reg_1566[25]_i_5_n_0 ,\p_Val2_11_2_reg_1566[25]_i_6_n_0 }));
  FDRE \p_Val2_11_2_reg_1566_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_11_2_fu_846_p2[26]),
        .Q(p_Val2_11_2_reg_1566[26]),
        .R(1'b0));
  FDRE \p_Val2_11_2_reg_1566_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_11_2_fu_846_p2[28]),
        .Q(p_Val2_11_2_reg_1566[28]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_3_reg_1618[13]_i_1 
       (.I0(tmp_33_reg_1577[13]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(neg_ti4_reg_1582[13]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[13] ),
        .O(p_Val2_11_3_fu_989_p2[13]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_3_reg_1618[14]_i_2 
       (.I0(tmp_33_reg_1577[16]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(neg_ti4_reg_1582[16]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[16] ),
        .O(\p_Val2_11_3_reg_1618[14]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_3_reg_1618[14]_i_3 
       (.I0(tmp_33_reg_1577[15]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(neg_ti4_reg_1582[15]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[15] ),
        .O(\p_Val2_11_3_reg_1618[14]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_3_reg_1618[14]_i_4 
       (.I0(tmp_33_reg_1577[14]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(neg_ti4_reg_1582[14]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[14] ),
        .O(\p_Val2_11_3_reg_1618[14]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_3_reg_1618[14]_i_5 
       (.I0(tmp_33_reg_1577[13]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(neg_ti4_reg_1582[13]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[13] ),
        .O(\p_Val2_11_3_reg_1618[14]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_3_reg_1618[17]_i_2 
       (.I0(tmp_33_reg_1577[20]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(neg_ti4_reg_1582[20]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[20] ),
        .O(\p_Val2_11_3_reg_1618[17]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_3_reg_1618[17]_i_3 
       (.I0(tmp_33_reg_1577[19]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(neg_ti4_reg_1582[19]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[19] ),
        .O(\p_Val2_11_3_reg_1618[17]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_3_reg_1618[17]_i_4 
       (.I0(tmp_33_reg_1577[18]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(neg_ti4_reg_1582[18]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[18] ),
        .O(\p_Val2_11_3_reg_1618[17]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_3_reg_1618[17]_i_5 
       (.I0(tmp_33_reg_1577[17]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(neg_ti4_reg_1582[17]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[17] ),
        .O(\p_Val2_11_3_reg_1618[17]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_3_reg_1618[21]_i_2 
       (.I0(tmp_33_reg_1577[24]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(neg_ti4_reg_1582[24]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[24] ),
        .O(\p_Val2_11_3_reg_1618[21]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_3_reg_1618[21]_i_3 
       (.I0(tmp_33_reg_1577[23]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(neg_ti4_reg_1582[23]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[23] ),
        .O(\p_Val2_11_3_reg_1618[21]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_3_reg_1618[21]_i_4 
       (.I0(tmp_33_reg_1577[22]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(neg_ti4_reg_1582[22]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[22] ),
        .O(\p_Val2_11_3_reg_1618[21]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_3_reg_1618[21]_i_5 
       (.I0(tmp_33_reg_1577[21]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(neg_ti4_reg_1582[21]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[21] ),
        .O(\p_Val2_11_3_reg_1618[21]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_11_3_reg_1618[25]_i_2 
       (.I0(tmp_15_cast_reg_14440),
        .O(\p_Val2_11_3_reg_1618[25]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB7)) 
    \p_Val2_11_3_reg_1618[25]_i_3 
       (.I0(neg_ti4_reg_1582[27]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(neg_ti4_reg_1582[28]),
        .O(\p_Val2_11_3_reg_1618[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_11_3_reg_1618[25]_i_4 
       (.I0(tmp_15_cast_reg_14440),
        .I1(tmp_33_reg_1577[27]),
        .I2(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I3(neg_ti4_reg_1582[27]),
        .O(\p_Val2_11_3_reg_1618[25]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_11_3_reg_1618[25]_i_5 
       (.I0(tmp_15_cast_reg_14440),
        .I1(tmp_33_reg_1577[26]),
        .I2(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I3(neg_ti4_reg_1582[26]),
        .O(\p_Val2_11_3_reg_1618[25]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_3_reg_1618[25]_i_6 
       (.I0(tmp_33_reg_1577[25]),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .I2(neg_ti4_reg_1582[25]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[25] ),
        .O(\p_Val2_11_3_reg_1618[25]_i_6_n_0 ));
  FDRE \p_Val2_11_3_reg_1618_reg[13] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_11_3_fu_989_p2[13]),
        .Q(p_Val2_11_3_reg_1618[13]),
        .R(1'b0));
  FDRE \p_Val2_11_3_reg_1618_reg[14] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_11_3_fu_989_p2[14]),
        .Q(p_Val2_11_3_reg_1618[14]),
        .R(1'b0));
  CARRY4 \p_Val2_11_3_reg_1618_reg[14]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_11_3_reg_1618_reg[14]_i_1_n_0 ,\p_Val2_11_3_reg_1618_reg[14]_i_1_n_1 ,\p_Val2_11_3_reg_1618_reg[14]_i_1_n_2 ,\p_Val2_11_3_reg_1618_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_15_cast_reg_1444_reg_n_0_[16] ,\tmp_15_cast_reg_1444_reg_n_0_[15] ,\tmp_15_cast_reg_1444_reg_n_0_[14] ,\tmp_15_cast_reg_1444_reg_n_0_[13] }),
        .O({p_Val2_11_3_fu_989_p2[16:14],\NLW_p_Val2_11_3_reg_1618_reg[14]_i_1_O_UNCONNECTED [0]}),
        .S({\p_Val2_11_3_reg_1618[14]_i_2_n_0 ,\p_Val2_11_3_reg_1618[14]_i_3_n_0 ,\p_Val2_11_3_reg_1618[14]_i_4_n_0 ,\p_Val2_11_3_reg_1618[14]_i_5_n_0 }));
  FDRE \p_Val2_11_3_reg_1618_reg[15] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_11_3_fu_989_p2[15]),
        .Q(p_Val2_11_3_reg_1618[15]),
        .R(1'b0));
  FDRE \p_Val2_11_3_reg_1618_reg[16] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_11_3_fu_989_p2[16]),
        .Q(p_Val2_11_3_reg_1618[16]),
        .R(1'b0));
  FDRE \p_Val2_11_3_reg_1618_reg[17] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_11_3_fu_989_p2[17]),
        .Q(p_Val2_11_3_reg_1618[17]),
        .R(1'b0));
  CARRY4 \p_Val2_11_3_reg_1618_reg[17]_i_1 
       (.CI(\p_Val2_11_3_reg_1618_reg[14]_i_1_n_0 ),
        .CO({\p_Val2_11_3_reg_1618_reg[17]_i_1_n_0 ,\p_Val2_11_3_reg_1618_reg[17]_i_1_n_1 ,\p_Val2_11_3_reg_1618_reg[17]_i_1_n_2 ,\p_Val2_11_3_reg_1618_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_15_cast_reg_1444_reg_n_0_[20] ,\tmp_15_cast_reg_1444_reg_n_0_[19] ,\tmp_15_cast_reg_1444_reg_n_0_[18] ,\tmp_15_cast_reg_1444_reg_n_0_[17] }),
        .O(p_Val2_11_3_fu_989_p2[20:17]),
        .S({\p_Val2_11_3_reg_1618[17]_i_2_n_0 ,\p_Val2_11_3_reg_1618[17]_i_3_n_0 ,\p_Val2_11_3_reg_1618[17]_i_4_n_0 ,\p_Val2_11_3_reg_1618[17]_i_5_n_0 }));
  FDRE \p_Val2_11_3_reg_1618_reg[18] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_11_3_fu_989_p2[18]),
        .Q(p_Val2_11_3_reg_1618[18]),
        .R(1'b0));
  FDRE \p_Val2_11_3_reg_1618_reg[19] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_11_3_fu_989_p2[19]),
        .Q(p_Val2_11_3_reg_1618[19]),
        .R(1'b0));
  FDRE \p_Val2_11_3_reg_1618_reg[20] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_11_3_fu_989_p2[20]),
        .Q(p_Val2_11_3_reg_1618[20]),
        .R(1'b0));
  FDRE \p_Val2_11_3_reg_1618_reg[21] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_11_3_fu_989_p2[21]),
        .Q(p_Val2_11_3_reg_1618[21]),
        .R(1'b0));
  CARRY4 \p_Val2_11_3_reg_1618_reg[21]_i_1 
       (.CI(\p_Val2_11_3_reg_1618_reg[17]_i_1_n_0 ),
        .CO({\p_Val2_11_3_reg_1618_reg[21]_i_1_n_0 ,\p_Val2_11_3_reg_1618_reg[21]_i_1_n_1 ,\p_Val2_11_3_reg_1618_reg[21]_i_1_n_2 ,\p_Val2_11_3_reg_1618_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_15_cast_reg_1444_reg_n_0_[24] ,\tmp_15_cast_reg_1444_reg_n_0_[23] ,\tmp_15_cast_reg_1444_reg_n_0_[22] ,\tmp_15_cast_reg_1444_reg_n_0_[21] }),
        .O(p_Val2_11_3_fu_989_p2[24:21]),
        .S({\p_Val2_11_3_reg_1618[21]_i_2_n_0 ,\p_Val2_11_3_reg_1618[21]_i_3_n_0 ,\p_Val2_11_3_reg_1618[21]_i_4_n_0 ,\p_Val2_11_3_reg_1618[21]_i_5_n_0 }));
  FDRE \p_Val2_11_3_reg_1618_reg[22] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_11_3_fu_989_p2[22]),
        .Q(p_Val2_11_3_reg_1618[22]),
        .R(1'b0));
  FDRE \p_Val2_11_3_reg_1618_reg[23] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_11_3_fu_989_p2[23]),
        .Q(p_Val2_11_3_reg_1618[23]),
        .R(1'b0));
  FDRE \p_Val2_11_3_reg_1618_reg[24] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_11_3_fu_989_p2[24]),
        .Q(p_Val2_11_3_reg_1618[24]),
        .R(1'b0));
  FDRE \p_Val2_11_3_reg_1618_reg[25] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_11_3_fu_989_p2[25]),
        .Q(p_Val2_11_3_reg_1618[25]),
        .R(1'b0));
  CARRY4 \p_Val2_11_3_reg_1618_reg[25]_i_1 
       (.CI(\p_Val2_11_3_reg_1618_reg[21]_i_1_n_0 ),
        .CO({\NLW_p_Val2_11_3_reg_1618_reg[25]_i_1_CO_UNCONNECTED [3],\p_Val2_11_3_reg_1618_reg[25]_i_1_n_1 ,\p_Val2_11_3_reg_1618_reg[25]_i_1_n_2 ,\p_Val2_11_3_reg_1618_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\p_Val2_11_3_reg_1618[25]_i_2_n_0 ,tmp_15_cast_reg_14440,\tmp_15_cast_reg_1444_reg_n_0_[25] }),
        .O(p_Val2_11_3_fu_989_p2[28:25]),
        .S({\p_Val2_11_3_reg_1618[25]_i_3_n_0 ,\p_Val2_11_3_reg_1618[25]_i_4_n_0 ,\p_Val2_11_3_reg_1618[25]_i_5_n_0 ,\p_Val2_11_3_reg_1618[25]_i_6_n_0 }));
  FDRE \p_Val2_11_3_reg_1618_reg[26] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_11_3_fu_989_p2[26]),
        .Q(p_Val2_11_3_reg_1618[26]),
        .R(1'b0));
  FDRE \p_Val2_11_3_reg_1618_reg[28] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_11_3_fu_989_p2[28]),
        .Q(p_Val2_11_3_reg_1618[28]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_4_reg_1504[13]_i_1 
       (.I0(tmp_39_reg_1474[13]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(neg_ti9_reg_1479[13]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[13] ),
        .O(p_Val2_11_4_fu_705_p2[13]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_4_reg_1504[14]_i_2 
       (.I0(tmp_39_reg_1474[16]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(neg_ti9_reg_1479[16]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[16] ),
        .O(\p_Val2_11_4_reg_1504[14]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_4_reg_1504[14]_i_3 
       (.I0(tmp_39_reg_1474[15]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(neg_ti9_reg_1479[15]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[15] ),
        .O(\p_Val2_11_4_reg_1504[14]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_4_reg_1504[14]_i_4 
       (.I0(tmp_39_reg_1474[14]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(neg_ti9_reg_1479[14]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[14] ),
        .O(\p_Val2_11_4_reg_1504[14]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_4_reg_1504[14]_i_5 
       (.I0(tmp_39_reg_1474[13]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(neg_ti9_reg_1479[13]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[13] ),
        .O(\p_Val2_11_4_reg_1504[14]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_4_reg_1504[17]_i_2 
       (.I0(tmp_39_reg_1474[20]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(neg_ti9_reg_1479[20]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[20] ),
        .O(\p_Val2_11_4_reg_1504[17]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_4_reg_1504[17]_i_3 
       (.I0(tmp_39_reg_1474[19]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(neg_ti9_reg_1479[19]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[19] ),
        .O(\p_Val2_11_4_reg_1504[17]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_4_reg_1504[17]_i_4 
       (.I0(tmp_39_reg_1474[18]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(neg_ti9_reg_1479[18]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[18] ),
        .O(\p_Val2_11_4_reg_1504[17]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_4_reg_1504[17]_i_5 
       (.I0(tmp_39_reg_1474[17]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(neg_ti9_reg_1479[17]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[17] ),
        .O(\p_Val2_11_4_reg_1504[17]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_4_reg_1504[21]_i_2 
       (.I0(tmp_39_reg_1474[24]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(neg_ti9_reg_1479[24]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[24] ),
        .O(\p_Val2_11_4_reg_1504[21]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_4_reg_1504[21]_i_3 
       (.I0(tmp_39_reg_1474[23]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(neg_ti9_reg_1479[23]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[23] ),
        .O(\p_Val2_11_4_reg_1504[21]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_4_reg_1504[21]_i_4 
       (.I0(tmp_39_reg_1474[22]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(neg_ti9_reg_1479[22]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[22] ),
        .O(\p_Val2_11_4_reg_1504[21]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_4_reg_1504[21]_i_5 
       (.I0(tmp_39_reg_1474[21]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(neg_ti9_reg_1479[21]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[21] ),
        .O(\p_Val2_11_4_reg_1504[21]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_11_4_reg_1504[25]_i_2 
       (.I0(tmp_15_cast_reg_14440),
        .O(\p_Val2_11_4_reg_1504[25]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB7)) 
    \p_Val2_11_4_reg_1504[25]_i_3 
       (.I0(neg_ti9_reg_1479[27]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(neg_ti9_reg_1479[28]),
        .O(\p_Val2_11_4_reg_1504[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_11_4_reg_1504[25]_i_4 
       (.I0(tmp_15_cast_reg_14440),
        .I1(tmp_39_reg_1474[27]),
        .I2(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I3(neg_ti9_reg_1479[27]),
        .O(\p_Val2_11_4_reg_1504[25]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_11_4_reg_1504[25]_i_5 
       (.I0(tmp_15_cast_reg_14440),
        .I1(tmp_39_reg_1474[26]),
        .I2(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I3(neg_ti9_reg_1479[26]),
        .O(\p_Val2_11_4_reg_1504[25]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_4_reg_1504[25]_i_6 
       (.I0(tmp_39_reg_1474[25]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(neg_ti9_reg_1479[25]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[25] ),
        .O(\p_Val2_11_4_reg_1504[25]_i_6_n_0 ));
  FDRE \p_Val2_11_4_reg_1504_reg[13] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_Val2_11_4_fu_705_p2[13]),
        .Q(p_Val2_11_4_reg_1504[13]),
        .R(1'b0));
  FDRE \p_Val2_11_4_reg_1504_reg[14] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_Val2_11_4_fu_705_p2[14]),
        .Q(p_Val2_11_4_reg_1504[14]),
        .R(1'b0));
  CARRY4 \p_Val2_11_4_reg_1504_reg[14]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_11_4_reg_1504_reg[14]_i_1_n_0 ,\p_Val2_11_4_reg_1504_reg[14]_i_1_n_1 ,\p_Val2_11_4_reg_1504_reg[14]_i_1_n_2 ,\p_Val2_11_4_reg_1504_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_15_cast_reg_1444_reg_n_0_[16] ,\tmp_15_cast_reg_1444_reg_n_0_[15] ,\tmp_15_cast_reg_1444_reg_n_0_[14] ,\tmp_15_cast_reg_1444_reg_n_0_[13] }),
        .O({p_Val2_11_4_fu_705_p2[16:14],\NLW_p_Val2_11_4_reg_1504_reg[14]_i_1_O_UNCONNECTED [0]}),
        .S({\p_Val2_11_4_reg_1504[14]_i_2_n_0 ,\p_Val2_11_4_reg_1504[14]_i_3_n_0 ,\p_Val2_11_4_reg_1504[14]_i_4_n_0 ,\p_Val2_11_4_reg_1504[14]_i_5_n_0 }));
  FDRE \p_Val2_11_4_reg_1504_reg[15] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_Val2_11_4_fu_705_p2[15]),
        .Q(p_Val2_11_4_reg_1504[15]),
        .R(1'b0));
  FDRE \p_Val2_11_4_reg_1504_reg[16] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_Val2_11_4_fu_705_p2[16]),
        .Q(p_Val2_11_4_reg_1504[16]),
        .R(1'b0));
  FDRE \p_Val2_11_4_reg_1504_reg[17] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_Val2_11_4_fu_705_p2[17]),
        .Q(p_Val2_11_4_reg_1504[17]),
        .R(1'b0));
  CARRY4 \p_Val2_11_4_reg_1504_reg[17]_i_1 
       (.CI(\p_Val2_11_4_reg_1504_reg[14]_i_1_n_0 ),
        .CO({\p_Val2_11_4_reg_1504_reg[17]_i_1_n_0 ,\p_Val2_11_4_reg_1504_reg[17]_i_1_n_1 ,\p_Val2_11_4_reg_1504_reg[17]_i_1_n_2 ,\p_Val2_11_4_reg_1504_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_15_cast_reg_1444_reg_n_0_[20] ,\tmp_15_cast_reg_1444_reg_n_0_[19] ,\tmp_15_cast_reg_1444_reg_n_0_[18] ,\tmp_15_cast_reg_1444_reg_n_0_[17] }),
        .O(p_Val2_11_4_fu_705_p2[20:17]),
        .S({\p_Val2_11_4_reg_1504[17]_i_2_n_0 ,\p_Val2_11_4_reg_1504[17]_i_3_n_0 ,\p_Val2_11_4_reg_1504[17]_i_4_n_0 ,\p_Val2_11_4_reg_1504[17]_i_5_n_0 }));
  FDRE \p_Val2_11_4_reg_1504_reg[18] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_Val2_11_4_fu_705_p2[18]),
        .Q(p_Val2_11_4_reg_1504[18]),
        .R(1'b0));
  FDRE \p_Val2_11_4_reg_1504_reg[19] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_Val2_11_4_fu_705_p2[19]),
        .Q(p_Val2_11_4_reg_1504[19]),
        .R(1'b0));
  FDRE \p_Val2_11_4_reg_1504_reg[20] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_Val2_11_4_fu_705_p2[20]),
        .Q(p_Val2_11_4_reg_1504[20]),
        .R(1'b0));
  FDRE \p_Val2_11_4_reg_1504_reg[21] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_Val2_11_4_fu_705_p2[21]),
        .Q(p_Val2_11_4_reg_1504[21]),
        .R(1'b0));
  CARRY4 \p_Val2_11_4_reg_1504_reg[21]_i_1 
       (.CI(\p_Val2_11_4_reg_1504_reg[17]_i_1_n_0 ),
        .CO({\p_Val2_11_4_reg_1504_reg[21]_i_1_n_0 ,\p_Val2_11_4_reg_1504_reg[21]_i_1_n_1 ,\p_Val2_11_4_reg_1504_reg[21]_i_1_n_2 ,\p_Val2_11_4_reg_1504_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_15_cast_reg_1444_reg_n_0_[24] ,\tmp_15_cast_reg_1444_reg_n_0_[23] ,\tmp_15_cast_reg_1444_reg_n_0_[22] ,\tmp_15_cast_reg_1444_reg_n_0_[21] }),
        .O(p_Val2_11_4_fu_705_p2[24:21]),
        .S({\p_Val2_11_4_reg_1504[21]_i_2_n_0 ,\p_Val2_11_4_reg_1504[21]_i_3_n_0 ,\p_Val2_11_4_reg_1504[21]_i_4_n_0 ,\p_Val2_11_4_reg_1504[21]_i_5_n_0 }));
  FDRE \p_Val2_11_4_reg_1504_reg[22] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_Val2_11_4_fu_705_p2[22]),
        .Q(p_Val2_11_4_reg_1504[22]),
        .R(1'b0));
  FDRE \p_Val2_11_4_reg_1504_reg[23] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_Val2_11_4_fu_705_p2[23]),
        .Q(p_Val2_11_4_reg_1504[23]),
        .R(1'b0));
  FDRE \p_Val2_11_4_reg_1504_reg[24] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_Val2_11_4_fu_705_p2[24]),
        .Q(p_Val2_11_4_reg_1504[24]),
        .R(1'b0));
  FDRE \p_Val2_11_4_reg_1504_reg[25] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_Val2_11_4_fu_705_p2[25]),
        .Q(p_Val2_11_4_reg_1504[25]),
        .R(1'b0));
  CARRY4 \p_Val2_11_4_reg_1504_reg[25]_i_1 
       (.CI(\p_Val2_11_4_reg_1504_reg[21]_i_1_n_0 ),
        .CO({\NLW_p_Val2_11_4_reg_1504_reg[25]_i_1_CO_UNCONNECTED [3],\p_Val2_11_4_reg_1504_reg[25]_i_1_n_1 ,\p_Val2_11_4_reg_1504_reg[25]_i_1_n_2 ,\p_Val2_11_4_reg_1504_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\p_Val2_11_4_reg_1504[25]_i_2_n_0 ,tmp_15_cast_reg_14440,\tmp_15_cast_reg_1444_reg_n_0_[25] }),
        .O(p_Val2_11_4_fu_705_p2[28:25]),
        .S({\p_Val2_11_4_reg_1504[25]_i_3_n_0 ,\p_Val2_11_4_reg_1504[25]_i_4_n_0 ,\p_Val2_11_4_reg_1504[25]_i_5_n_0 ,\p_Val2_11_4_reg_1504[25]_i_6_n_0 }));
  FDRE \p_Val2_11_4_reg_1504_reg[26] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_Val2_11_4_fu_705_p2[26]),
        .Q(p_Val2_11_4_reg_1504[26]),
        .R(1'b0));
  FDRE \p_Val2_11_4_reg_1504_reg[28] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_Val2_11_4_fu_705_p2[28]),
        .Q(p_Val2_11_4_reg_1504[28]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_5_reg_1649[13]_i_1 
       (.I0(tmp_45_reg_1629[13]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(neg_ti_reg_1634[13]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[13] ),
        .O(p_Val2_11_5_fu_1086_p2[13]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_5_reg_1649[14]_i_2 
       (.I0(tmp_45_reg_1629[16]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(neg_ti_reg_1634[16]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[16] ),
        .O(\p_Val2_11_5_reg_1649[14]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_5_reg_1649[14]_i_3 
       (.I0(tmp_45_reg_1629[15]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(neg_ti_reg_1634[15]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[15] ),
        .O(\p_Val2_11_5_reg_1649[14]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_5_reg_1649[14]_i_4 
       (.I0(tmp_45_reg_1629[14]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(neg_ti_reg_1634[14]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[14] ),
        .O(\p_Val2_11_5_reg_1649[14]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_5_reg_1649[14]_i_5 
       (.I0(tmp_45_reg_1629[13]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(neg_ti_reg_1634[13]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[13] ),
        .O(\p_Val2_11_5_reg_1649[14]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_5_reg_1649[17]_i_2 
       (.I0(tmp_45_reg_1629[20]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(neg_ti_reg_1634[20]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[20] ),
        .O(\p_Val2_11_5_reg_1649[17]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_5_reg_1649[17]_i_3 
       (.I0(tmp_45_reg_1629[19]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(neg_ti_reg_1634[19]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[19] ),
        .O(\p_Val2_11_5_reg_1649[17]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_5_reg_1649[17]_i_4 
       (.I0(tmp_45_reg_1629[18]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(neg_ti_reg_1634[18]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[18] ),
        .O(\p_Val2_11_5_reg_1649[17]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_5_reg_1649[17]_i_5 
       (.I0(tmp_45_reg_1629[17]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(neg_ti_reg_1634[17]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[17] ),
        .O(\p_Val2_11_5_reg_1649[17]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_5_reg_1649[21]_i_2 
       (.I0(tmp_45_reg_1629[24]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(neg_ti_reg_1634[24]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[24] ),
        .O(\p_Val2_11_5_reg_1649[21]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_5_reg_1649[21]_i_3 
       (.I0(tmp_45_reg_1629[23]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(neg_ti_reg_1634[23]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[23] ),
        .O(\p_Val2_11_5_reg_1649[21]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_5_reg_1649[21]_i_4 
       (.I0(tmp_45_reg_1629[22]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(neg_ti_reg_1634[22]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[22] ),
        .O(\p_Val2_11_5_reg_1649[21]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_5_reg_1649[21]_i_5 
       (.I0(tmp_45_reg_1629[21]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(neg_ti_reg_1634[21]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[21] ),
        .O(\p_Val2_11_5_reg_1649[21]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_11_5_reg_1649[25]_i_2 
       (.I0(tmp_15_cast_reg_14440),
        .O(\p_Val2_11_5_reg_1649[25]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB7)) 
    \p_Val2_11_5_reg_1649[25]_i_3 
       (.I0(neg_ti_reg_1634[27]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(neg_ti_reg_1634[28]),
        .O(\p_Val2_11_5_reg_1649[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_11_5_reg_1649[25]_i_4 
       (.I0(tmp_15_cast_reg_14440),
        .I1(tmp_45_reg_1629[27]),
        .I2(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I3(neg_ti_reg_1634[27]),
        .O(\p_Val2_11_5_reg_1649[25]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_11_5_reg_1649[25]_i_5 
       (.I0(tmp_15_cast_reg_14440),
        .I1(tmp_45_reg_1629[26]),
        .I2(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I3(neg_ti_reg_1634[26]),
        .O(\p_Val2_11_5_reg_1649[25]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_11_5_reg_1649[25]_i_6 
       (.I0(tmp_45_reg_1629[25]),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .I2(neg_ti_reg_1634[25]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[25] ),
        .O(\p_Val2_11_5_reg_1649[25]_i_6_n_0 ));
  FDRE \p_Val2_11_5_reg_1649_reg[13] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_11_5_fu_1086_p2[13]),
        .Q(p_2_in__0[0]),
        .R(1'b0));
  FDRE \p_Val2_11_5_reg_1649_reg[14] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_11_5_fu_1086_p2[14]),
        .Q(p_2_in__0[1]),
        .R(1'b0));
  CARRY4 \p_Val2_11_5_reg_1649_reg[14]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_11_5_reg_1649_reg[14]_i_1_n_0 ,\p_Val2_11_5_reg_1649_reg[14]_i_1_n_1 ,\p_Val2_11_5_reg_1649_reg[14]_i_1_n_2 ,\p_Val2_11_5_reg_1649_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_15_cast_reg_1444_reg_n_0_[16] ,\tmp_15_cast_reg_1444_reg_n_0_[15] ,\tmp_15_cast_reg_1444_reg_n_0_[14] ,\tmp_15_cast_reg_1444_reg_n_0_[13] }),
        .O({p_Val2_11_5_fu_1086_p2[16:14],\NLW_p_Val2_11_5_reg_1649_reg[14]_i_1_O_UNCONNECTED [0]}),
        .S({\p_Val2_11_5_reg_1649[14]_i_2_n_0 ,\p_Val2_11_5_reg_1649[14]_i_3_n_0 ,\p_Val2_11_5_reg_1649[14]_i_4_n_0 ,\p_Val2_11_5_reg_1649[14]_i_5_n_0 }));
  FDRE \p_Val2_11_5_reg_1649_reg[15] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_11_5_fu_1086_p2[15]),
        .Q(p_2_in__0[2]),
        .R(1'b0));
  FDRE \p_Val2_11_5_reg_1649_reg[16] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_11_5_fu_1086_p2[16]),
        .Q(p_2_in__0[3]),
        .R(1'b0));
  FDRE \p_Val2_11_5_reg_1649_reg[17] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_11_5_fu_1086_p2[17]),
        .Q(p_2_in__0[4]),
        .R(1'b0));
  CARRY4 \p_Val2_11_5_reg_1649_reg[17]_i_1 
       (.CI(\p_Val2_11_5_reg_1649_reg[14]_i_1_n_0 ),
        .CO({\p_Val2_11_5_reg_1649_reg[17]_i_1_n_0 ,\p_Val2_11_5_reg_1649_reg[17]_i_1_n_1 ,\p_Val2_11_5_reg_1649_reg[17]_i_1_n_2 ,\p_Val2_11_5_reg_1649_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_15_cast_reg_1444_reg_n_0_[20] ,\tmp_15_cast_reg_1444_reg_n_0_[19] ,\tmp_15_cast_reg_1444_reg_n_0_[18] ,\tmp_15_cast_reg_1444_reg_n_0_[17] }),
        .O(p_Val2_11_5_fu_1086_p2[20:17]),
        .S({\p_Val2_11_5_reg_1649[17]_i_2_n_0 ,\p_Val2_11_5_reg_1649[17]_i_3_n_0 ,\p_Val2_11_5_reg_1649[17]_i_4_n_0 ,\p_Val2_11_5_reg_1649[17]_i_5_n_0 }));
  FDRE \p_Val2_11_5_reg_1649_reg[18] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_11_5_fu_1086_p2[18]),
        .Q(p_2_in__0[5]),
        .R(1'b0));
  FDRE \p_Val2_11_5_reg_1649_reg[19] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_11_5_fu_1086_p2[19]),
        .Q(p_2_in__0[6]),
        .R(1'b0));
  FDRE \p_Val2_11_5_reg_1649_reg[20] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_11_5_fu_1086_p2[20]),
        .Q(p_2_in__0[7]),
        .R(1'b0));
  FDRE \p_Val2_11_5_reg_1649_reg[21] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_11_5_fu_1086_p2[21]),
        .Q(p_2_in__0[8]),
        .R(1'b0));
  CARRY4 \p_Val2_11_5_reg_1649_reg[21]_i_1 
       (.CI(\p_Val2_11_5_reg_1649_reg[17]_i_1_n_0 ),
        .CO({\p_Val2_11_5_reg_1649_reg[21]_i_1_n_0 ,\p_Val2_11_5_reg_1649_reg[21]_i_1_n_1 ,\p_Val2_11_5_reg_1649_reg[21]_i_1_n_2 ,\p_Val2_11_5_reg_1649_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_15_cast_reg_1444_reg_n_0_[24] ,\tmp_15_cast_reg_1444_reg_n_0_[23] ,\tmp_15_cast_reg_1444_reg_n_0_[22] ,\tmp_15_cast_reg_1444_reg_n_0_[21] }),
        .O(p_Val2_11_5_fu_1086_p2[24:21]),
        .S({\p_Val2_11_5_reg_1649[21]_i_2_n_0 ,\p_Val2_11_5_reg_1649[21]_i_3_n_0 ,\p_Val2_11_5_reg_1649[21]_i_4_n_0 ,\p_Val2_11_5_reg_1649[21]_i_5_n_0 }));
  FDRE \p_Val2_11_5_reg_1649_reg[22] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_11_5_fu_1086_p2[22]),
        .Q(p_2_in__0[9]),
        .R(1'b0));
  FDRE \p_Val2_11_5_reg_1649_reg[23] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_11_5_fu_1086_p2[23]),
        .Q(p_2_in__0[10]),
        .R(1'b0));
  FDRE \p_Val2_11_5_reg_1649_reg[24] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_11_5_fu_1086_p2[24]),
        .Q(p_2_in__0[11]),
        .R(1'b0));
  FDRE \p_Val2_11_5_reg_1649_reg[25] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_11_5_fu_1086_p2[25]),
        .Q(p_2_in__0[12]),
        .R(1'b0));
  CARRY4 \p_Val2_11_5_reg_1649_reg[25]_i_1 
       (.CI(\p_Val2_11_5_reg_1649_reg[21]_i_1_n_0 ),
        .CO({\NLW_p_Val2_11_5_reg_1649_reg[25]_i_1_CO_UNCONNECTED [3],\p_Val2_11_5_reg_1649_reg[25]_i_1_n_1 ,\p_Val2_11_5_reg_1649_reg[25]_i_1_n_2 ,\p_Val2_11_5_reg_1649_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\p_Val2_11_5_reg_1649[25]_i_2_n_0 ,tmp_15_cast_reg_14440,\tmp_15_cast_reg_1444_reg_n_0_[25] }),
        .O(p_Val2_11_5_fu_1086_p2[28:25]),
        .S({\p_Val2_11_5_reg_1649[25]_i_3_n_0 ,\p_Val2_11_5_reg_1649[25]_i_4_n_0 ,\p_Val2_11_5_reg_1649[25]_i_5_n_0 ,\p_Val2_11_5_reg_1649[25]_i_6_n_0 }));
  FDRE \p_Val2_11_5_reg_1649_reg[26] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_11_5_fu_1086_p2[26]),
        .Q(p_2_in__0[13]),
        .R(1'b0));
  FDRE \p_Val2_11_5_reg_1649_reg[28] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_11_5_fu_1086_p2[28]),
        .Q(\p_Val2_11_5_reg_1649_reg_n_0_[28] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_1_reg_1536[10]_i_1 
       (.I0(p_Val2_11_1_reg_1453[21]),
        .I1(tmp_22_1_reg_1494),
        .O(\p_Val2_12_1_reg_1536[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_1_reg_1536[11]_i_1 
       (.I0(p_Val2_11_1_reg_1453[22]),
        .I1(tmp_22_1_reg_1494),
        .O(\p_Val2_12_1_reg_1536[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_1_reg_1536[12]_i_1 
       (.I0(p_Val2_11_1_reg_1453[23]),
        .I1(tmp_22_1_reg_1494),
        .O(\p_Val2_12_1_reg_1536[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_1_reg_1536[13]_i_1 
       (.I0(p_Val2_11_1_reg_1453[24]),
        .I1(tmp_22_1_reg_1494),
        .O(\p_Val2_12_1_reg_1536[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_1_reg_1536[14]_i_2 
       (.I0(p_Val2_11_1_reg_1453[25]),
        .I1(tmp_22_1_reg_1494),
        .O(\p_Val2_12_1_reg_1536[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_1_reg_1536[3]_i_1 
       (.I0(p_Val2_11_1_reg_1453[14]),
        .I1(tmp_22_1_reg_1494),
        .O(\p_Val2_12_1_reg_1536[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_1_reg_1536[4]_i_1 
       (.I0(p_Val2_11_1_reg_1453[15]),
        .I1(tmp_22_1_reg_1494),
        .O(\p_Val2_12_1_reg_1536[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_1_reg_1536[5]_i_1 
       (.I0(p_Val2_11_1_reg_1453[16]),
        .I1(tmp_22_1_reg_1494),
        .O(\p_Val2_12_1_reg_1536[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_1_reg_1536[7]_i_1 
       (.I0(p_Val2_11_1_reg_1453[18]),
        .I1(tmp_22_1_reg_1494),
        .O(\p_Val2_12_1_reg_1536[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_1_reg_1536[9]_i_1 
       (.I0(p_Val2_11_1_reg_1453[20]),
        .I1(tmp_22_1_reg_1494),
        .O(\p_Val2_12_1_reg_1536[9]_i_1_n_0 ));
  FDRE \p_Val2_12_1_reg_1536_reg[10] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\p_Val2_12_1_reg_1536[10]_i_1_n_0 ),
        .Q(data4[10]),
        .R(mixer_m_V_m_axi_U_n_26));
  FDRE \p_Val2_12_1_reg_1536_reg[11] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\p_Val2_12_1_reg_1536[11]_i_1_n_0 ),
        .Q(data4[11]),
        .R(mixer_m_V_m_axi_U_n_26));
  FDRE \p_Val2_12_1_reg_1536_reg[12] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\p_Val2_12_1_reg_1536[12]_i_1_n_0 ),
        .Q(data4[12]),
        .R(mixer_m_V_m_axi_U_n_26));
  FDRE \p_Val2_12_1_reg_1536_reg[13] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\p_Val2_12_1_reg_1536[13]_i_1_n_0 ),
        .Q(data4[13]),
        .R(mixer_m_V_m_axi_U_n_26));
  FDRE \p_Val2_12_1_reg_1536_reg[14] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\p_Val2_12_1_reg_1536[14]_i_2_n_0 ),
        .Q(data4[14]),
        .R(mixer_m_V_m_axi_U_n_26));
  FDRE \p_Val2_12_1_reg_1536_reg[15] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_11_1_reg_1453[26]),
        .Q(data4[15]),
        .R(mixer_m_V_m_axi_U_n_25));
  FDRE \p_Val2_12_1_reg_1536_reg[2] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_11_1_reg_1453[13]),
        .Q(data4[2]),
        .R(mixer_m_V_m_axi_U_n_25));
  FDRE \p_Val2_12_1_reg_1536_reg[3] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\p_Val2_12_1_reg_1536[3]_i_1_n_0 ),
        .Q(data4[3]),
        .R(mixer_m_V_m_axi_U_n_26));
  FDRE \p_Val2_12_1_reg_1536_reg[4] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\p_Val2_12_1_reg_1536[4]_i_1_n_0 ),
        .Q(data4[4]),
        .R(mixer_m_V_m_axi_U_n_26));
  FDRE \p_Val2_12_1_reg_1536_reg[5] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\p_Val2_12_1_reg_1536[5]_i_1_n_0 ),
        .Q(data4[5]),
        .R(mixer_m_V_m_axi_U_n_26));
  FDRE \p_Val2_12_1_reg_1536_reg[6] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_11_1_reg_1453[17]),
        .Q(data4[6]),
        .R(mixer_m_V_m_axi_U_n_25));
  FDRE \p_Val2_12_1_reg_1536_reg[7] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\p_Val2_12_1_reg_1536[7]_i_1_n_0 ),
        .Q(data4[7]),
        .R(mixer_m_V_m_axi_U_n_26));
  FDRE \p_Val2_12_1_reg_1536_reg[8] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_11_1_reg_1453[19]),
        .Q(data4[8]),
        .R(mixer_m_V_m_axi_U_n_25));
  FDRE \p_Val2_12_1_reg_1536_reg[9] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\p_Val2_12_1_reg_1536[9]_i_1_n_0 ),
        .Q(data4[9]),
        .R(mixer_m_V_m_axi_U_n_26));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_2_reg_1639[10]_i_1 
       (.I0(p_Val2_11_2_reg_1566[21]),
        .I1(tmp_22_2_reg_1613),
        .O(\p_Val2_12_2_reg_1639[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_2_reg_1639[11]_i_1 
       (.I0(p_Val2_11_2_reg_1566[22]),
        .I1(tmp_22_2_reg_1613),
        .O(\p_Val2_12_2_reg_1639[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_2_reg_1639[12]_i_1 
       (.I0(p_Val2_11_2_reg_1566[23]),
        .I1(tmp_22_2_reg_1613),
        .O(\p_Val2_12_2_reg_1639[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_2_reg_1639[13]_i_1 
       (.I0(p_Val2_11_2_reg_1566[24]),
        .I1(tmp_22_2_reg_1613),
        .O(\p_Val2_12_2_reg_1639[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_2_reg_1639[14]_i_2 
       (.I0(p_Val2_11_2_reg_1566[25]),
        .I1(tmp_22_2_reg_1613),
        .O(\p_Val2_12_2_reg_1639[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_2_reg_1639[3]_i_1 
       (.I0(p_Val2_11_2_reg_1566[14]),
        .I1(tmp_22_2_reg_1613),
        .O(\p_Val2_12_2_reg_1639[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_2_reg_1639[4]_i_1 
       (.I0(p_Val2_11_2_reg_1566[15]),
        .I1(tmp_22_2_reg_1613),
        .O(\p_Val2_12_2_reg_1639[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_2_reg_1639[5]_i_1 
       (.I0(p_Val2_11_2_reg_1566[16]),
        .I1(tmp_22_2_reg_1613),
        .O(\p_Val2_12_2_reg_1639[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_2_reg_1639[7]_i_1 
       (.I0(p_Val2_11_2_reg_1566[18]),
        .I1(tmp_22_2_reg_1613),
        .O(\p_Val2_12_2_reg_1639[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_2_reg_1639[9]_i_1 
       (.I0(p_Val2_11_2_reg_1566[20]),
        .I1(tmp_22_2_reg_1613),
        .O(\p_Val2_12_2_reg_1639[9]_i_1_n_0 ));
  FDRE \p_Val2_12_2_reg_1639_reg[10] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\p_Val2_12_2_reg_1639[10]_i_1_n_0 ),
        .Q(p_Val2_12_2_reg_1639_reg__0[8]),
        .R(mixer_m_V_m_axi_U_n_40));
  FDRE \p_Val2_12_2_reg_1639_reg[11] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\p_Val2_12_2_reg_1639[11]_i_1_n_0 ),
        .Q(p_Val2_12_2_reg_1639_reg__0[9]),
        .R(mixer_m_V_m_axi_U_n_40));
  FDRE \p_Val2_12_2_reg_1639_reg[12] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\p_Val2_12_2_reg_1639[12]_i_1_n_0 ),
        .Q(p_Val2_12_2_reg_1639_reg__0[10]),
        .R(mixer_m_V_m_axi_U_n_40));
  FDRE \p_Val2_12_2_reg_1639_reg[13] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\p_Val2_12_2_reg_1639[13]_i_1_n_0 ),
        .Q(p_Val2_12_2_reg_1639_reg__0[11]),
        .R(mixer_m_V_m_axi_U_n_40));
  FDRE \p_Val2_12_2_reg_1639_reg[14] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\p_Val2_12_2_reg_1639[14]_i_2_n_0 ),
        .Q(p_Val2_12_2_reg_1639_reg__0[12]),
        .R(mixer_m_V_m_axi_U_n_40));
  FDRE \p_Val2_12_2_reg_1639_reg[15] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_11_2_reg_1566[26]),
        .Q(p_Val2_12_2_reg_1639_reg__0[13]),
        .R(mixer_m_V_m_axi_U_n_39));
  FDRE \p_Val2_12_2_reg_1639_reg[2] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_11_2_reg_1566[13]),
        .Q(p_Val2_12_2_reg_1639_reg__0[0]),
        .R(mixer_m_V_m_axi_U_n_39));
  FDRE \p_Val2_12_2_reg_1639_reg[3] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\p_Val2_12_2_reg_1639[3]_i_1_n_0 ),
        .Q(p_Val2_12_2_reg_1639_reg__0[1]),
        .R(mixer_m_V_m_axi_U_n_40));
  FDRE \p_Val2_12_2_reg_1639_reg[4] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\p_Val2_12_2_reg_1639[4]_i_1_n_0 ),
        .Q(p_Val2_12_2_reg_1639_reg__0[2]),
        .R(mixer_m_V_m_axi_U_n_40));
  FDRE \p_Val2_12_2_reg_1639_reg[5] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\p_Val2_12_2_reg_1639[5]_i_1_n_0 ),
        .Q(p_Val2_12_2_reg_1639_reg__0[3]),
        .R(mixer_m_V_m_axi_U_n_40));
  FDRE \p_Val2_12_2_reg_1639_reg[6] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_11_2_reg_1566[17]),
        .Q(p_Val2_12_2_reg_1639_reg__0[4]),
        .R(mixer_m_V_m_axi_U_n_39));
  FDRE \p_Val2_12_2_reg_1639_reg[7] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\p_Val2_12_2_reg_1639[7]_i_1_n_0 ),
        .Q(p_Val2_12_2_reg_1639_reg__0[5]),
        .R(mixer_m_V_m_axi_U_n_40));
  FDRE \p_Val2_12_2_reg_1639_reg[8] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_11_2_reg_1566[19]),
        .Q(p_Val2_12_2_reg_1639_reg__0[6]),
        .R(mixer_m_V_m_axi_U_n_39));
  FDRE \p_Val2_12_2_reg_1639_reg[9] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\p_Val2_12_2_reg_1639[9]_i_1_n_0 ),
        .Q(p_Val2_12_2_reg_1639_reg__0[7]),
        .R(mixer_m_V_m_axi_U_n_40));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_3_reg_1660[10]_i_1 
       (.I0(p_Val2_11_3_reg_1618[21]),
        .I1(tmp_22_3_reg_1644),
        .O(\p_Val2_12_3_reg_1660[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_3_reg_1660[11]_i_1 
       (.I0(p_Val2_11_3_reg_1618[22]),
        .I1(tmp_22_3_reg_1644),
        .O(\p_Val2_12_3_reg_1660[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_3_reg_1660[12]_i_1 
       (.I0(p_Val2_11_3_reg_1618[23]),
        .I1(tmp_22_3_reg_1644),
        .O(\p_Val2_12_3_reg_1660[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_3_reg_1660[13]_i_1 
       (.I0(p_Val2_11_3_reg_1618[24]),
        .I1(tmp_22_3_reg_1644),
        .O(\p_Val2_12_3_reg_1660[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_3_reg_1660[14]_i_2 
       (.I0(p_Val2_11_3_reg_1618[25]),
        .I1(tmp_22_3_reg_1644),
        .O(\p_Val2_12_3_reg_1660[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_3_reg_1660[3]_i_1 
       (.I0(p_Val2_11_3_reg_1618[14]),
        .I1(tmp_22_3_reg_1644),
        .O(\p_Val2_12_3_reg_1660[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_3_reg_1660[4]_i_1 
       (.I0(p_Val2_11_3_reg_1618[15]),
        .I1(tmp_22_3_reg_1644),
        .O(\p_Val2_12_3_reg_1660[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_3_reg_1660[5]_i_1 
       (.I0(p_Val2_11_3_reg_1618[16]),
        .I1(tmp_22_3_reg_1644),
        .O(\p_Val2_12_3_reg_1660[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_3_reg_1660[7]_i_1 
       (.I0(p_Val2_11_3_reg_1618[18]),
        .I1(tmp_22_3_reg_1644),
        .O(\p_Val2_12_3_reg_1660[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_3_reg_1660[9]_i_1 
       (.I0(p_Val2_11_3_reg_1618[20]),
        .I1(tmp_22_3_reg_1644),
        .O(\p_Val2_12_3_reg_1660[9]_i_1_n_0 ));
  FDRE \p_Val2_12_3_reg_1660_reg[10] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(\p_Val2_12_3_reg_1660[10]_i_1_n_0 ),
        .Q(p_Val2_12_3_reg_1660_reg__0[8]),
        .R(mixer_m_V_m_axi_U_n_33));
  FDRE \p_Val2_12_3_reg_1660_reg[11] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(\p_Val2_12_3_reg_1660[11]_i_1_n_0 ),
        .Q(p_Val2_12_3_reg_1660_reg__0[9]),
        .R(mixer_m_V_m_axi_U_n_33));
  FDRE \p_Val2_12_3_reg_1660_reg[12] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(\p_Val2_12_3_reg_1660[12]_i_1_n_0 ),
        .Q(p_Val2_12_3_reg_1660_reg__0[10]),
        .R(mixer_m_V_m_axi_U_n_33));
  FDRE \p_Val2_12_3_reg_1660_reg[13] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(\p_Val2_12_3_reg_1660[13]_i_1_n_0 ),
        .Q(p_Val2_12_3_reg_1660_reg__0[11]),
        .R(mixer_m_V_m_axi_U_n_33));
  FDRE \p_Val2_12_3_reg_1660_reg[14] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(\p_Val2_12_3_reg_1660[14]_i_2_n_0 ),
        .Q(p_Val2_12_3_reg_1660_reg__0[12]),
        .R(mixer_m_V_m_axi_U_n_33));
  FDRE \p_Val2_12_3_reg_1660_reg[15] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(p_Val2_11_3_reg_1618[26]),
        .Q(p_Val2_12_3_reg_1660_reg__0[13]),
        .R(mixer_m_V_m_axi_U_n_32));
  FDRE \p_Val2_12_3_reg_1660_reg[2] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(p_Val2_11_3_reg_1618[13]),
        .Q(p_Val2_12_3_reg_1660_reg__0[0]),
        .R(mixer_m_V_m_axi_U_n_32));
  FDRE \p_Val2_12_3_reg_1660_reg[3] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(\p_Val2_12_3_reg_1660[3]_i_1_n_0 ),
        .Q(p_Val2_12_3_reg_1660_reg__0[1]),
        .R(mixer_m_V_m_axi_U_n_33));
  FDRE \p_Val2_12_3_reg_1660_reg[4] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(\p_Val2_12_3_reg_1660[4]_i_1_n_0 ),
        .Q(p_Val2_12_3_reg_1660_reg__0[2]),
        .R(mixer_m_V_m_axi_U_n_33));
  FDRE \p_Val2_12_3_reg_1660_reg[5] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(\p_Val2_12_3_reg_1660[5]_i_1_n_0 ),
        .Q(p_Val2_12_3_reg_1660_reg__0[3]),
        .R(mixer_m_V_m_axi_U_n_33));
  FDRE \p_Val2_12_3_reg_1660_reg[6] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(p_Val2_11_3_reg_1618[17]),
        .Q(p_Val2_12_3_reg_1660_reg__0[4]),
        .R(mixer_m_V_m_axi_U_n_32));
  FDRE \p_Val2_12_3_reg_1660_reg[7] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(\p_Val2_12_3_reg_1660[7]_i_1_n_0 ),
        .Q(p_Val2_12_3_reg_1660_reg__0[5]),
        .R(mixer_m_V_m_axi_U_n_33));
  FDRE \p_Val2_12_3_reg_1660_reg[8] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(p_Val2_11_3_reg_1618[19]),
        .Q(p_Val2_12_3_reg_1660_reg__0[6]),
        .R(mixer_m_V_m_axi_U_n_32));
  FDRE \p_Val2_12_3_reg_1660_reg[9] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(\p_Val2_12_3_reg_1660[9]_i_1_n_0 ),
        .Q(p_Val2_12_3_reg_1660_reg__0[7]),
        .R(mixer_m_V_m_axi_U_n_33));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_4_reg_1587[10]_i_1 
       (.I0(p_Val2_11_4_reg_1504[21]),
        .I1(tmp_22_4_reg_1556),
        .O(\p_Val2_12_4_reg_1587[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_4_reg_1587[11]_i_1 
       (.I0(p_Val2_11_4_reg_1504[22]),
        .I1(tmp_22_4_reg_1556),
        .O(\p_Val2_12_4_reg_1587[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_4_reg_1587[12]_i_1 
       (.I0(p_Val2_11_4_reg_1504[23]),
        .I1(tmp_22_4_reg_1556),
        .O(\p_Val2_12_4_reg_1587[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_4_reg_1587[13]_i_1 
       (.I0(p_Val2_11_4_reg_1504[24]),
        .I1(tmp_22_4_reg_1556),
        .O(\p_Val2_12_4_reg_1587[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_4_reg_1587[14]_i_2 
       (.I0(p_Val2_11_4_reg_1504[25]),
        .I1(tmp_22_4_reg_1556),
        .O(\p_Val2_12_4_reg_1587[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_4_reg_1587[3]_i_1 
       (.I0(p_Val2_11_4_reg_1504[14]),
        .I1(tmp_22_4_reg_1556),
        .O(\p_Val2_12_4_reg_1587[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_4_reg_1587[4]_i_1 
       (.I0(p_Val2_11_4_reg_1504[15]),
        .I1(tmp_22_4_reg_1556),
        .O(\p_Val2_12_4_reg_1587[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_4_reg_1587[5]_i_1 
       (.I0(p_Val2_11_4_reg_1504[16]),
        .I1(tmp_22_4_reg_1556),
        .O(\p_Val2_12_4_reg_1587[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_4_reg_1587[7]_i_1 
       (.I0(p_Val2_11_4_reg_1504[18]),
        .I1(tmp_22_4_reg_1556),
        .O(\p_Val2_12_4_reg_1587[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_4_reg_1587[9]_i_1 
       (.I0(p_Val2_11_4_reg_1504[20]),
        .I1(tmp_22_4_reg_1556),
        .O(\p_Val2_12_4_reg_1587[9]_i_1_n_0 ));
  FDRE \p_Val2_12_4_reg_1587_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\p_Val2_12_4_reg_1587[10]_i_1_n_0 ),
        .Q(p_Val2_12_4_reg_1587_reg__0[8]),
        .R(mixer_m_V_m_axi_U_n_48));
  FDRE \p_Val2_12_4_reg_1587_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\p_Val2_12_4_reg_1587[11]_i_1_n_0 ),
        .Q(p_Val2_12_4_reg_1587_reg__0[9]),
        .R(mixer_m_V_m_axi_U_n_48));
  FDRE \p_Val2_12_4_reg_1587_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\p_Val2_12_4_reg_1587[12]_i_1_n_0 ),
        .Q(p_Val2_12_4_reg_1587_reg__0[10]),
        .R(mixer_m_V_m_axi_U_n_48));
  FDRE \p_Val2_12_4_reg_1587_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\p_Val2_12_4_reg_1587[13]_i_1_n_0 ),
        .Q(p_Val2_12_4_reg_1587_reg__0[11]),
        .R(mixer_m_V_m_axi_U_n_48));
  FDRE \p_Val2_12_4_reg_1587_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\p_Val2_12_4_reg_1587[14]_i_2_n_0 ),
        .Q(p_Val2_12_4_reg_1587_reg__0[12]),
        .R(mixer_m_V_m_axi_U_n_48));
  FDRE \p_Val2_12_4_reg_1587_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_11_4_reg_1504[26]),
        .Q(p_Val2_12_4_reg_1587_reg__0[13]),
        .R(mixer_m_V_m_axi_U_n_47));
  FDRE \p_Val2_12_4_reg_1587_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_11_4_reg_1504[13]),
        .Q(p_Val2_12_4_reg_1587_reg__0[0]),
        .R(mixer_m_V_m_axi_U_n_47));
  FDRE \p_Val2_12_4_reg_1587_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\p_Val2_12_4_reg_1587[3]_i_1_n_0 ),
        .Q(p_Val2_12_4_reg_1587_reg__0[1]),
        .R(mixer_m_V_m_axi_U_n_48));
  FDRE \p_Val2_12_4_reg_1587_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\p_Val2_12_4_reg_1587[4]_i_1_n_0 ),
        .Q(p_Val2_12_4_reg_1587_reg__0[2]),
        .R(mixer_m_V_m_axi_U_n_48));
  FDRE \p_Val2_12_4_reg_1587_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\p_Val2_12_4_reg_1587[5]_i_1_n_0 ),
        .Q(p_Val2_12_4_reg_1587_reg__0[3]),
        .R(mixer_m_V_m_axi_U_n_48));
  FDRE \p_Val2_12_4_reg_1587_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_11_4_reg_1504[17]),
        .Q(p_Val2_12_4_reg_1587_reg__0[4]),
        .R(mixer_m_V_m_axi_U_n_47));
  FDRE \p_Val2_12_4_reg_1587_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\p_Val2_12_4_reg_1587[7]_i_1_n_0 ),
        .Q(p_Val2_12_4_reg_1587_reg__0[5]),
        .R(mixer_m_V_m_axi_U_n_48));
  FDRE \p_Val2_12_4_reg_1587_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_11_4_reg_1504[19]),
        .Q(p_Val2_12_4_reg_1587_reg__0[6]),
        .R(mixer_m_V_m_axi_U_n_47));
  FDRE \p_Val2_12_4_reg_1587_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(\p_Val2_12_4_reg_1587[9]_i_1_n_0 ),
        .Q(p_Val2_12_4_reg_1587_reg__0[7]),
        .R(mixer_m_V_m_axi_U_n_48));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_5_reg_1670[10]_i_1 
       (.I0(p_2_in__0[8]),
        .I1(tmp_22_5_reg_1665),
        .O(\p_Val2_12_5_reg_1670[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_5_reg_1670[11]_i_1 
       (.I0(p_2_in__0[9]),
        .I1(tmp_22_5_reg_1665),
        .O(\p_Val2_12_5_reg_1670[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_5_reg_1670[12]_i_1 
       (.I0(p_2_in__0[10]),
        .I1(tmp_22_5_reg_1665),
        .O(\p_Val2_12_5_reg_1670[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_5_reg_1670[13]_i_1 
       (.I0(p_2_in__0[11]),
        .I1(tmp_22_5_reg_1665),
        .O(\p_Val2_12_5_reg_1670[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_5_reg_1670[14]_i_2 
       (.I0(p_2_in__0[12]),
        .I1(tmp_22_5_reg_1665),
        .O(\p_Val2_12_5_reg_1670[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_5_reg_1670[3]_i_1 
       (.I0(p_2_in__0[1]),
        .I1(tmp_22_5_reg_1665),
        .O(\p_Val2_12_5_reg_1670[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_5_reg_1670[4]_i_1 
       (.I0(p_2_in__0[2]),
        .I1(tmp_22_5_reg_1665),
        .O(\p_Val2_12_5_reg_1670[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_5_reg_1670[5]_i_1 
       (.I0(p_2_in__0[3]),
        .I1(tmp_22_5_reg_1665),
        .O(\p_Val2_12_5_reg_1670[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_5_reg_1670[7]_i_1 
       (.I0(p_2_in__0[5]),
        .I1(tmp_22_5_reg_1665),
        .O(\p_Val2_12_5_reg_1670[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_12_5_reg_1670[9]_i_1 
       (.I0(p_2_in__0[7]),
        .I1(tmp_22_5_reg_1665),
        .O(\p_Val2_12_5_reg_1670[9]_i_1_n_0 ));
  FDRE \p_Val2_12_5_reg_1670_reg[10] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\p_Val2_12_5_reg_1670[10]_i_1_n_0 ),
        .Q(p_Val2_12_5_reg_1670_reg__0[8]),
        .R(p_1_in__0[12]));
  FDRE \p_Val2_12_5_reg_1670_reg[11] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\p_Val2_12_5_reg_1670[11]_i_1_n_0 ),
        .Q(p_Val2_12_5_reg_1670_reg__0[9]),
        .R(p_1_in__0[12]));
  FDRE \p_Val2_12_5_reg_1670_reg[12] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\p_Val2_12_5_reg_1670[12]_i_1_n_0 ),
        .Q(p_Val2_12_5_reg_1670_reg__0[10]),
        .R(p_1_in__0[12]));
  FDRE \p_Val2_12_5_reg_1670_reg[13] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\p_Val2_12_5_reg_1670[13]_i_1_n_0 ),
        .Q(p_Val2_12_5_reg_1670_reg__0[11]),
        .R(p_1_in__0[12]));
  FDRE \p_Val2_12_5_reg_1670_reg[14] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\p_Val2_12_5_reg_1670[14]_i_2_n_0 ),
        .Q(p_Val2_12_5_reg_1670_reg__0[12]),
        .R(p_1_in__0[12]));
  FDRE \p_Val2_12_5_reg_1670_reg[15] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_2_in__0[13]),
        .Q(p_Val2_12_5_reg_1670_reg__0[13]),
        .R(p_1_in__0[13]));
  FDRE \p_Val2_12_5_reg_1670_reg[2] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_2_in__0[0]),
        .Q(p_Val2_12_5_reg_1670_reg__0[0]),
        .R(p_1_in__0[13]));
  FDRE \p_Val2_12_5_reg_1670_reg[3] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\p_Val2_12_5_reg_1670[3]_i_1_n_0 ),
        .Q(p_Val2_12_5_reg_1670_reg__0[1]),
        .R(p_1_in__0[12]));
  FDRE \p_Val2_12_5_reg_1670_reg[4] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\p_Val2_12_5_reg_1670[4]_i_1_n_0 ),
        .Q(p_Val2_12_5_reg_1670_reg__0[2]),
        .R(p_1_in__0[12]));
  FDRE \p_Val2_12_5_reg_1670_reg[5] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\p_Val2_12_5_reg_1670[5]_i_1_n_0 ),
        .Q(p_Val2_12_5_reg_1670_reg__0[3]),
        .R(p_1_in__0[12]));
  FDRE \p_Val2_12_5_reg_1670_reg[6] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_2_in__0[4]),
        .Q(p_Val2_12_5_reg_1670_reg__0[4]),
        .R(p_1_in__0[13]));
  FDRE \p_Val2_12_5_reg_1670_reg[7] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\p_Val2_12_5_reg_1670[7]_i_1_n_0 ),
        .Q(p_Val2_12_5_reg_1670_reg__0[5]),
        .R(p_1_in__0[12]));
  FDRE \p_Val2_12_5_reg_1670_reg[8] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_2_in__0[6]),
        .Q(p_Val2_12_5_reg_1670_reg__0[6]),
        .R(p_1_in__0[13]));
  FDRE \p_Val2_12_5_reg_1670_reg[9] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\p_Val2_12_5_reg_1670[9]_i_1_n_0 ),
        .Q(p_Val2_12_5_reg_1670_reg__0[7]),
        .R(p_1_in__0[12]));
  FDRE \p_Val2_4_cast_reg_1254_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_4_1_cast_fu_259_p1[13]),
        .Q(\p_Val2_4_cast_reg_1254_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \p_Val2_4_cast_reg_1254_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_4_1_cast_fu_259_p1[14]),
        .Q(\p_Val2_4_cast_reg_1254_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \p_Val2_4_cast_reg_1254_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_4_1_cast_fu_259_p1[15]),
        .Q(\p_Val2_4_cast_reg_1254_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \p_Val2_4_cast_reg_1254_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_4_1_cast_fu_259_p1[16]),
        .Q(\p_Val2_4_cast_reg_1254_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \p_Val2_4_cast_reg_1254_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_4_1_cast_fu_259_p1[17]),
        .Q(\p_Val2_4_cast_reg_1254_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \p_Val2_4_cast_reg_1254_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_4_1_cast_fu_259_p1[18]),
        .Q(\p_Val2_4_cast_reg_1254_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \p_Val2_4_cast_reg_1254_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_4_1_cast_fu_259_p1[19]),
        .Q(\p_Val2_4_cast_reg_1254_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \p_Val2_4_cast_reg_1254_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_4_1_cast_fu_259_p1[20]),
        .Q(\p_Val2_4_cast_reg_1254_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \p_Val2_4_cast_reg_1254_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_4_1_cast_fu_259_p1[21]),
        .Q(\p_Val2_4_cast_reg_1254_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \p_Val2_4_cast_reg_1254_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_4_1_cast_fu_259_p1[22]),
        .Q(\p_Val2_4_cast_reg_1254_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \p_Val2_4_cast_reg_1254_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_4_1_cast_fu_259_p1[23]),
        .Q(\p_Val2_4_cast_reg_1254_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \p_Val2_4_cast_reg_1254_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_4_1_cast_fu_259_p1[24]),
        .Q(\p_Val2_4_cast_reg_1254_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \p_Val2_4_cast_reg_1254_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_4_1_cast_fu_259_p1[25]),
        .Q(\p_Val2_4_cast_reg_1254_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \p_Val2_4_cast_reg_1254_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_4_1_cast_fu_259_p1[26]),
        .Q(p_Val2_4_cast_reg_12540),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1271_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_1190_p2[0]),
        .Q(p_Val2_5_2_reg_1271[0]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1271_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_1190_p2[10]),
        .Q(p_Val2_5_2_reg_1271[10]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1271_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_1190_p2[11]),
        .Q(p_Val2_5_2_reg_1271[11]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1271_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_1190_p2[12]),
        .Q(p_Val2_5_2_reg_1271[12]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1271_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_1190_p2[13]),
        .Q(p_Val2_5_2_reg_1271[13]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1271_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_1190_p2[14]),
        .Q(p_Val2_5_2_reg_1271[14]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1271_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_1190_p2[15]),
        .Q(p_Val2_5_2_reg_1271[15]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1271_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_1190_p2[16]),
        .Q(p_Val2_5_2_reg_1271[16]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1271_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_1190_p2[17]),
        .Q(p_Val2_5_2_reg_1271[17]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1271_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_1190_p2[18]),
        .Q(p_Val2_5_2_reg_1271[18]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1271_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_1190_p2[19]),
        .Q(p_Val2_5_2_reg_1271[19]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1271_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_1190_p2[1]),
        .Q(p_Val2_5_2_reg_1271[1]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1271_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_1190_p2[20]),
        .Q(p_Val2_5_2_reg_1271[20]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1271_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_1190_p2[21]),
        .Q(p_Val2_5_2_reg_1271[21]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1271_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_1190_p2[22]),
        .Q(p_Val2_5_2_reg_1271[22]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1271_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_1190_p2[23]),
        .Q(p_Val2_5_2_reg_1271[23]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1271_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_1190_p2[24]),
        .Q(p_Val2_5_2_reg_1271[24]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1271_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_1190_p2[25]),
        .Q(p_Val2_5_2_reg_1271[25]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1271_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_1190_p2[26]),
        .Q(p_Val2_5_2_reg_1271[26]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1271_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_1190_p2[27]),
        .Q(p_Val2_5_2_reg_1271[27]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1271_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_1190_p2[2]),
        .Q(p_Val2_5_2_reg_1271[2]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1271_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_1190_p2[3]),
        .Q(p_Val2_5_2_reg_1271[3]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1271_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_1190_p2[4]),
        .Q(p_Val2_5_2_reg_1271[4]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1271_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_1190_p2[5]),
        .Q(p_Val2_5_2_reg_1271[5]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1271_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_1190_p2[6]),
        .Q(p_Val2_5_2_reg_1271[6]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1271_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_1190_p2[7]),
        .Q(p_Val2_5_2_reg_1271[7]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1271_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_1190_p2[8]),
        .Q(p_Val2_5_2_reg_1271[8]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1271_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_fu_1190_p2[9]),
        .Q(p_Val2_5_2_reg_1271[9]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1226_reg[0] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1184_p2[0]),
        .Q(p_Val2_5_reg_1226[0]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1226_reg[10] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1184_p2[10]),
        .Q(p_Val2_5_reg_1226[10]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1226_reg[11] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1184_p2[11]),
        .Q(p_Val2_5_reg_1226[11]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1226_reg[12] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1184_p2[12]),
        .Q(p_Val2_5_reg_1226[12]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1226_reg[13] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1184_p2[13]),
        .Q(p_Val2_5_reg_1226[13]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1226_reg[14] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1184_p2[14]),
        .Q(p_Val2_5_reg_1226[14]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1226_reg[15] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1184_p2[15]),
        .Q(p_Val2_5_reg_1226[15]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1226_reg[16] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1184_p2[16]),
        .Q(p_Val2_5_reg_1226[16]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1226_reg[17] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1184_p2[17]),
        .Q(p_Val2_5_reg_1226[17]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1226_reg[18] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1184_p2[18]),
        .Q(p_Val2_5_reg_1226[18]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1226_reg[19] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1184_p2[19]),
        .Q(p_Val2_5_reg_1226[19]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1226_reg[1] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1184_p2[1]),
        .Q(p_Val2_5_reg_1226[1]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1226_reg[20] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1184_p2[20]),
        .Q(p_Val2_5_reg_1226[20]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1226_reg[21] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1184_p2[21]),
        .Q(p_Val2_5_reg_1226[21]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1226_reg[22] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1184_p2[22]),
        .Q(p_Val2_5_reg_1226[22]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1226_reg[23] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1184_p2[23]),
        .Q(p_Val2_5_reg_1226[23]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1226_reg[24] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1184_p2[24]),
        .Q(p_Val2_5_reg_1226[24]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1226_reg[25] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1184_p2[25]),
        .Q(p_Val2_5_reg_1226[25]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1226_reg[26] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1184_p2[26]),
        .Q(p_Val2_5_reg_1226[26]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1226_reg[27] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1184_p2[27]),
        .Q(p_Val2_5_reg_1226[27]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1226_reg[2] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1184_p2[2]),
        .Q(p_Val2_5_reg_1226[2]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1226_reg[3] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1184_p2[3]),
        .Q(p_Val2_5_reg_1226[3]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1226_reg[4] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1184_p2[4]),
        .Q(p_Val2_5_reg_1226[4]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1226_reg[5] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1184_p2[5]),
        .Q(p_Val2_5_reg_1226[5]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1226_reg[6] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1184_p2[6]),
        .Q(p_Val2_5_reg_1226[6]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1226_reg[7] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1184_p2[7]),
        .Q(p_Val2_5_reg_1226[7]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1226_reg[8] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1184_p2[8]),
        .Q(p_Val2_5_reg_1226[8]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1226_reg[9] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1184_p2[9]),
        .Q(p_Val2_5_reg_1226[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1306[12]_i_1 
       (.I0(\p_Val2_4_cast_reg_1254_reg_n_0_[12] ),
        .I1(p_Val2_5_2_reg_1271[12]),
        .O(p_Val2_6_2_fu_348_p2[12]));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1306[15]_i_2 
       (.I0(\p_Val2_4_cast_reg_1254_reg_n_0_[15] ),
        .I1(p_Val2_5_2_reg_1271[15]),
        .O(\p_Val2_6_2_reg_1306[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1306[15]_i_3 
       (.I0(\p_Val2_4_cast_reg_1254_reg_n_0_[14] ),
        .I1(p_Val2_5_2_reg_1271[14]),
        .O(\p_Val2_6_2_reg_1306[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1306[15]_i_4 
       (.I0(\p_Val2_4_cast_reg_1254_reg_n_0_[13] ),
        .I1(p_Val2_5_2_reg_1271[13]),
        .O(\p_Val2_6_2_reg_1306[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1306[15]_i_5 
       (.I0(\p_Val2_4_cast_reg_1254_reg_n_0_[12] ),
        .I1(p_Val2_5_2_reg_1271[12]),
        .O(\p_Val2_6_2_reg_1306[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1306[19]_i_2 
       (.I0(\p_Val2_4_cast_reg_1254_reg_n_0_[19] ),
        .I1(p_Val2_5_2_reg_1271[19]),
        .O(\p_Val2_6_2_reg_1306[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1306[19]_i_3 
       (.I0(\p_Val2_4_cast_reg_1254_reg_n_0_[18] ),
        .I1(p_Val2_5_2_reg_1271[18]),
        .O(\p_Val2_6_2_reg_1306[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1306[19]_i_4 
       (.I0(\p_Val2_4_cast_reg_1254_reg_n_0_[17] ),
        .I1(p_Val2_5_2_reg_1271[17]),
        .O(\p_Val2_6_2_reg_1306[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1306[19]_i_5 
       (.I0(\p_Val2_4_cast_reg_1254_reg_n_0_[16] ),
        .I1(p_Val2_5_2_reg_1271[16]),
        .O(\p_Val2_6_2_reg_1306[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1306[23]_i_2 
       (.I0(\p_Val2_4_cast_reg_1254_reg_n_0_[23] ),
        .I1(p_Val2_5_2_reg_1271[23]),
        .O(\p_Val2_6_2_reg_1306[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1306[23]_i_3 
       (.I0(\p_Val2_4_cast_reg_1254_reg_n_0_[22] ),
        .I1(p_Val2_5_2_reg_1271[22]),
        .O(\p_Val2_6_2_reg_1306[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1306[23]_i_4 
       (.I0(\p_Val2_4_cast_reg_1254_reg_n_0_[21] ),
        .I1(p_Val2_5_2_reg_1271[21]),
        .O(\p_Val2_6_2_reg_1306[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1306[23]_i_5 
       (.I0(\p_Val2_4_cast_reg_1254_reg_n_0_[20] ),
        .I1(p_Val2_5_2_reg_1271[20]),
        .O(\p_Val2_6_2_reg_1306[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_2_reg_1306[27]_i_2 
       (.I0(p_Val2_5_2_reg_1271[25]),
        .O(\p_Val2_6_2_reg_1306[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_2_reg_1306[27]_i_3 
       (.I0(p_Val2_5_2_reg_1271[26]),
        .I1(p_Val2_5_2_reg_1271[27]),
        .O(\p_Val2_6_2_reg_1306[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_2_reg_1306[27]_i_4 
       (.I0(p_Val2_5_2_reg_1271[25]),
        .I1(p_Val2_5_2_reg_1271[26]),
        .O(\p_Val2_6_2_reg_1306[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1306[27]_i_5 
       (.I0(p_Val2_5_2_reg_1271[25]),
        .I1(p_Val2_4_cast_reg_12540),
        .O(\p_Val2_6_2_reg_1306[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1306[27]_i_6 
       (.I0(\p_Val2_4_cast_reg_1254_reg_n_0_[24] ),
        .I1(p_Val2_5_2_reg_1271[24]),
        .O(\p_Val2_6_2_reg_1306[27]_i_6_n_0 ));
  FDRE \p_Val2_6_2_reg_1306_reg[0] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_5_2_reg_1271[0]),
        .Q(p_Val2_6_2_reg_1306[0]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1306_reg[10] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_5_2_reg_1271[10]),
        .Q(p_Val2_6_2_reg_1306[10]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1306_reg[11] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_5_2_reg_1271[11]),
        .Q(p_Val2_6_2_reg_1306[11]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1306_reg[12] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_2_fu_348_p2[12]),
        .Q(p_Val2_6_2_reg_1306[12]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1306_reg[13] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_2_fu_348_p2[13]),
        .Q(p_Val2_6_2_reg_1306[13]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1306_reg[14] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_2_fu_348_p2[14]),
        .Q(p_Val2_6_2_reg_1306[14]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1306_reg[15] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_2_fu_348_p2[15]),
        .Q(p_Val2_6_2_reg_1306[15]),
        .R(1'b0));
  CARRY4 \p_Val2_6_2_reg_1306_reg[15]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_6_2_reg_1306_reg[15]_i_1_n_0 ,\p_Val2_6_2_reg_1306_reg[15]_i_1_n_1 ,\p_Val2_6_2_reg_1306_reg[15]_i_1_n_2 ,\p_Val2_6_2_reg_1306_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_4_cast_reg_1254_reg_n_0_[15] ,\p_Val2_4_cast_reg_1254_reg_n_0_[14] ,\p_Val2_4_cast_reg_1254_reg_n_0_[13] ,\p_Val2_4_cast_reg_1254_reg_n_0_[12] }),
        .O({p_Val2_6_2_fu_348_p2[15:13],\NLW_p_Val2_6_2_reg_1306_reg[15]_i_1_O_UNCONNECTED [0]}),
        .S({\p_Val2_6_2_reg_1306[15]_i_2_n_0 ,\p_Val2_6_2_reg_1306[15]_i_3_n_0 ,\p_Val2_6_2_reg_1306[15]_i_4_n_0 ,\p_Val2_6_2_reg_1306[15]_i_5_n_0 }));
  FDRE \p_Val2_6_2_reg_1306_reg[16] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_2_fu_348_p2[16]),
        .Q(p_Val2_6_2_reg_1306[16]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1306_reg[17] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_2_fu_348_p2[17]),
        .Q(p_Val2_6_2_reg_1306[17]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1306_reg[18] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_2_fu_348_p2[18]),
        .Q(p_Val2_6_2_reg_1306[18]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1306_reg[19] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_2_fu_348_p2[19]),
        .Q(p_Val2_6_2_reg_1306[19]),
        .R(1'b0));
  CARRY4 \p_Val2_6_2_reg_1306_reg[19]_i_1 
       (.CI(\p_Val2_6_2_reg_1306_reg[15]_i_1_n_0 ),
        .CO({\p_Val2_6_2_reg_1306_reg[19]_i_1_n_0 ,\p_Val2_6_2_reg_1306_reg[19]_i_1_n_1 ,\p_Val2_6_2_reg_1306_reg[19]_i_1_n_2 ,\p_Val2_6_2_reg_1306_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_4_cast_reg_1254_reg_n_0_[19] ,\p_Val2_4_cast_reg_1254_reg_n_0_[18] ,\p_Val2_4_cast_reg_1254_reg_n_0_[17] ,\p_Val2_4_cast_reg_1254_reg_n_0_[16] }),
        .O(p_Val2_6_2_fu_348_p2[19:16]),
        .S({\p_Val2_6_2_reg_1306[19]_i_2_n_0 ,\p_Val2_6_2_reg_1306[19]_i_3_n_0 ,\p_Val2_6_2_reg_1306[19]_i_4_n_0 ,\p_Val2_6_2_reg_1306[19]_i_5_n_0 }));
  FDRE \p_Val2_6_2_reg_1306_reg[1] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_5_2_reg_1271[1]),
        .Q(p_Val2_6_2_reg_1306[1]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1306_reg[20] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_2_fu_348_p2[20]),
        .Q(p_Val2_6_2_reg_1306[20]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1306_reg[21] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_2_fu_348_p2[21]),
        .Q(p_Val2_6_2_reg_1306[21]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1306_reg[22] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_2_fu_348_p2[22]),
        .Q(p_Val2_6_2_reg_1306[22]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1306_reg[23] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_2_fu_348_p2[23]),
        .Q(p_Val2_6_2_reg_1306[23]),
        .R(1'b0));
  CARRY4 \p_Val2_6_2_reg_1306_reg[23]_i_1 
       (.CI(\p_Val2_6_2_reg_1306_reg[19]_i_1_n_0 ),
        .CO({\p_Val2_6_2_reg_1306_reg[23]_i_1_n_0 ,\p_Val2_6_2_reg_1306_reg[23]_i_1_n_1 ,\p_Val2_6_2_reg_1306_reg[23]_i_1_n_2 ,\p_Val2_6_2_reg_1306_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_4_cast_reg_1254_reg_n_0_[23] ,\p_Val2_4_cast_reg_1254_reg_n_0_[22] ,\p_Val2_4_cast_reg_1254_reg_n_0_[21] ,\p_Val2_4_cast_reg_1254_reg_n_0_[20] }),
        .O(p_Val2_6_2_fu_348_p2[23:20]),
        .S({\p_Val2_6_2_reg_1306[23]_i_2_n_0 ,\p_Val2_6_2_reg_1306[23]_i_3_n_0 ,\p_Val2_6_2_reg_1306[23]_i_4_n_0 ,\p_Val2_6_2_reg_1306[23]_i_5_n_0 }));
  FDRE \p_Val2_6_2_reg_1306_reg[24] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_2_fu_348_p2[24]),
        .Q(p_Val2_6_2_reg_1306[24]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1306_reg[25] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_2_fu_348_p2[25]),
        .Q(p_Val2_6_2_reg_1306[25]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1306_reg[26] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_2_fu_348_p2[26]),
        .Q(p_Val2_6_2_reg_1306[26]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1306_reg[27] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_2_fu_348_p2[27]),
        .Q(p_Val2_6_2_reg_1306[27]),
        .R(1'b0));
  CARRY4 \p_Val2_6_2_reg_1306_reg[27]_i_1 
       (.CI(\p_Val2_6_2_reg_1306_reg[23]_i_1_n_0 ),
        .CO({\NLW_p_Val2_6_2_reg_1306_reg[27]_i_1_CO_UNCONNECTED [3],\p_Val2_6_2_reg_1306_reg[27]_i_1_n_1 ,\p_Val2_6_2_reg_1306_reg[27]_i_1_n_2 ,\p_Val2_6_2_reg_1306_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_Val2_5_2_reg_1271[25],\p_Val2_6_2_reg_1306[27]_i_2_n_0 ,\p_Val2_4_cast_reg_1254_reg_n_0_[24] }),
        .O(p_Val2_6_2_fu_348_p2[27:24]),
        .S({\p_Val2_6_2_reg_1306[27]_i_3_n_0 ,\p_Val2_6_2_reg_1306[27]_i_4_n_0 ,\p_Val2_6_2_reg_1306[27]_i_5_n_0 ,\p_Val2_6_2_reg_1306[27]_i_6_n_0 }));
  FDRE \p_Val2_6_2_reg_1306_reg[2] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_5_2_reg_1271[2]),
        .Q(p_Val2_6_2_reg_1306[2]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1306_reg[3] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_5_2_reg_1271[3]),
        .Q(p_Val2_6_2_reg_1306[3]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1306_reg[4] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_5_2_reg_1271[4]),
        .Q(p_Val2_6_2_reg_1306[4]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1306_reg[5] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_5_2_reg_1271[5]),
        .Q(p_Val2_6_2_reg_1306[5]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1306_reg[6] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_5_2_reg_1271[6]),
        .Q(p_Val2_6_2_reg_1306[6]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1306_reg[7] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_5_2_reg_1271[7]),
        .Q(p_Val2_6_2_reg_1306[7]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1306_reg[8] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_5_2_reg_1271[8]),
        .Q(p_Val2_6_2_reg_1306[8]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1306_reg[9] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_5_2_reg_1271[9]),
        .Q(p_Val2_6_2_reg_1306[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_3_reg_1311[11]_i_2 
       (.I0(p_Val2_5_reg_1226[11]),
        .O(\p_Val2_6_3_reg_1311[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_3_reg_1311[11]_i_3 
       (.I0(p_Val2_5_reg_1226[10]),
        .O(\p_Val2_6_3_reg_1311[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_3_reg_1311[11]_i_4 
       (.I0(p_Val2_5_reg_1226[9]),
        .O(\p_Val2_6_3_reg_1311[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_3_reg_1311[11]_i_5 
       (.I0(p_Val2_5_reg_1226[8]),
        .O(\p_Val2_6_3_reg_1311[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1311[15]_i_2 
       (.I0(p_Val2_5_reg_1226[15]),
        .I1(\p_Val2_4_cast_reg_1254_reg_n_0_[15] ),
        .O(\p_Val2_6_3_reg_1311[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1311[15]_i_3 
       (.I0(p_Val2_5_reg_1226[14]),
        .I1(\p_Val2_4_cast_reg_1254_reg_n_0_[14] ),
        .O(\p_Val2_6_3_reg_1311[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1311[15]_i_4 
       (.I0(p_Val2_5_reg_1226[13]),
        .I1(\p_Val2_4_cast_reg_1254_reg_n_0_[13] ),
        .O(\p_Val2_6_3_reg_1311[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1311[15]_i_5 
       (.I0(p_Val2_5_reg_1226[12]),
        .I1(\p_Val2_4_cast_reg_1254_reg_n_0_[12] ),
        .O(\p_Val2_6_3_reg_1311[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1311[19]_i_2 
       (.I0(p_Val2_5_reg_1226[19]),
        .I1(\p_Val2_4_cast_reg_1254_reg_n_0_[19] ),
        .O(\p_Val2_6_3_reg_1311[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1311[19]_i_3 
       (.I0(p_Val2_5_reg_1226[18]),
        .I1(\p_Val2_4_cast_reg_1254_reg_n_0_[18] ),
        .O(\p_Val2_6_3_reg_1311[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1311[19]_i_4 
       (.I0(p_Val2_5_reg_1226[17]),
        .I1(\p_Val2_4_cast_reg_1254_reg_n_0_[17] ),
        .O(\p_Val2_6_3_reg_1311[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1311[19]_i_5 
       (.I0(p_Val2_5_reg_1226[16]),
        .I1(\p_Val2_4_cast_reg_1254_reg_n_0_[16] ),
        .O(\p_Val2_6_3_reg_1311[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1311[23]_i_2 
       (.I0(p_Val2_5_reg_1226[23]),
        .I1(\p_Val2_4_cast_reg_1254_reg_n_0_[23] ),
        .O(\p_Val2_6_3_reg_1311[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1311[23]_i_3 
       (.I0(p_Val2_5_reg_1226[22]),
        .I1(\p_Val2_4_cast_reg_1254_reg_n_0_[22] ),
        .O(\p_Val2_6_3_reg_1311[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1311[23]_i_4 
       (.I0(p_Val2_5_reg_1226[21]),
        .I1(\p_Val2_4_cast_reg_1254_reg_n_0_[21] ),
        .O(\p_Val2_6_3_reg_1311[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1311[23]_i_5 
       (.I0(p_Val2_5_reg_1226[20]),
        .I1(\p_Val2_4_cast_reg_1254_reg_n_0_[20] ),
        .O(\p_Val2_6_3_reg_1311[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1311[27]_i_2 
       (.I0(p_Val2_5_reg_1226[26]),
        .I1(p_Val2_5_reg_1226[27]),
        .O(\p_Val2_6_3_reg_1311[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1311[27]_i_3 
       (.I0(p_Val2_4_cast_reg_12540),
        .I1(p_Val2_5_reg_1226[26]),
        .O(\p_Val2_6_3_reg_1311[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1311[27]_i_4 
       (.I0(p_Val2_4_cast_reg_12540),
        .I1(p_Val2_5_reg_1226[25]),
        .O(\p_Val2_6_3_reg_1311[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1311[27]_i_5 
       (.I0(p_Val2_5_reg_1226[24]),
        .I1(\p_Val2_4_cast_reg_1254_reg_n_0_[24] ),
        .O(\p_Val2_6_3_reg_1311[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_3_reg_1311[3]_i_2 
       (.I0(p_Val2_5_reg_1226[3]),
        .O(\p_Val2_6_3_reg_1311[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_3_reg_1311[3]_i_3 
       (.I0(p_Val2_5_reg_1226[2]),
        .O(\p_Val2_6_3_reg_1311[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_3_reg_1311[3]_i_4 
       (.I0(p_Val2_5_reg_1226[1]),
        .O(\p_Val2_6_3_reg_1311[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_3_reg_1311[3]_i_5 
       (.I0(p_Val2_5_reg_1226[0]),
        .O(\p_Val2_6_3_reg_1311[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_3_reg_1311[7]_i_2 
       (.I0(p_Val2_5_reg_1226[7]),
        .O(\p_Val2_6_3_reg_1311[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_3_reg_1311[7]_i_3 
       (.I0(p_Val2_5_reg_1226[6]),
        .O(\p_Val2_6_3_reg_1311[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_3_reg_1311[7]_i_4 
       (.I0(p_Val2_5_reg_1226[5]),
        .O(\p_Val2_6_3_reg_1311[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_3_reg_1311[7]_i_5 
       (.I0(p_Val2_5_reg_1226[4]),
        .O(\p_Val2_6_3_reg_1311[7]_i_5_n_0 ));
  FDRE \p_Val2_6_3_reg_1311_reg[0] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[0]),
        .Q(p_Val2_6_3_reg_1311[0]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1311_reg[10] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[10]),
        .Q(p_Val2_6_3_reg_1311[10]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1311_reg[11] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[11]),
        .Q(p_Val2_6_3_reg_1311[11]),
        .R(1'b0));
  CARRY4 \p_Val2_6_3_reg_1311_reg[11]_i_1 
       (.CI(\p_Val2_6_3_reg_1311_reg[7]_i_1_n_0 ),
        .CO({\p_Val2_6_3_reg_1311_reg[11]_i_1_n_0 ,\p_Val2_6_3_reg_1311_reg[11]_i_1_n_1 ,\p_Val2_6_3_reg_1311_reg[11]_i_1_n_2 ,\p_Val2_6_3_reg_1311_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_5_reg_1226[11:8]),
        .O(p_Val2_6_3_fu_352_p2[11:8]),
        .S({\p_Val2_6_3_reg_1311[11]_i_2_n_0 ,\p_Val2_6_3_reg_1311[11]_i_3_n_0 ,\p_Val2_6_3_reg_1311[11]_i_4_n_0 ,\p_Val2_6_3_reg_1311[11]_i_5_n_0 }));
  FDRE \p_Val2_6_3_reg_1311_reg[12] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[12]),
        .Q(p_Val2_6_3_reg_1311[12]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1311_reg[13] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[13]),
        .Q(p_Val2_6_3_reg_1311[13]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1311_reg[14] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[14]),
        .Q(p_Val2_6_3_reg_1311[14]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1311_reg[15] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[15]),
        .Q(p_Val2_6_3_reg_1311[15]),
        .R(1'b0));
  CARRY4 \p_Val2_6_3_reg_1311_reg[15]_i_1 
       (.CI(\p_Val2_6_3_reg_1311_reg[11]_i_1_n_0 ),
        .CO({\p_Val2_6_3_reg_1311_reg[15]_i_1_n_0 ,\p_Val2_6_3_reg_1311_reg[15]_i_1_n_1 ,\p_Val2_6_3_reg_1311_reg[15]_i_1_n_2 ,\p_Val2_6_3_reg_1311_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_5_reg_1226[15:12]),
        .O(p_Val2_6_3_fu_352_p2[15:12]),
        .S({\p_Val2_6_3_reg_1311[15]_i_2_n_0 ,\p_Val2_6_3_reg_1311[15]_i_3_n_0 ,\p_Val2_6_3_reg_1311[15]_i_4_n_0 ,\p_Val2_6_3_reg_1311[15]_i_5_n_0 }));
  FDRE \p_Val2_6_3_reg_1311_reg[16] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[16]),
        .Q(p_Val2_6_3_reg_1311[16]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1311_reg[17] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[17]),
        .Q(p_Val2_6_3_reg_1311[17]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1311_reg[18] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[18]),
        .Q(p_Val2_6_3_reg_1311[18]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1311_reg[19] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[19]),
        .Q(p_Val2_6_3_reg_1311[19]),
        .R(1'b0));
  CARRY4 \p_Val2_6_3_reg_1311_reg[19]_i_1 
       (.CI(\p_Val2_6_3_reg_1311_reg[15]_i_1_n_0 ),
        .CO({\p_Val2_6_3_reg_1311_reg[19]_i_1_n_0 ,\p_Val2_6_3_reg_1311_reg[19]_i_1_n_1 ,\p_Val2_6_3_reg_1311_reg[19]_i_1_n_2 ,\p_Val2_6_3_reg_1311_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_5_reg_1226[19:16]),
        .O(p_Val2_6_3_fu_352_p2[19:16]),
        .S({\p_Val2_6_3_reg_1311[19]_i_2_n_0 ,\p_Val2_6_3_reg_1311[19]_i_3_n_0 ,\p_Val2_6_3_reg_1311[19]_i_4_n_0 ,\p_Val2_6_3_reg_1311[19]_i_5_n_0 }));
  FDRE \p_Val2_6_3_reg_1311_reg[1] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[1]),
        .Q(p_Val2_6_3_reg_1311[1]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1311_reg[20] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[20]),
        .Q(p_Val2_6_3_reg_1311[20]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1311_reg[21] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[21]),
        .Q(p_Val2_6_3_reg_1311[21]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1311_reg[22] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[22]),
        .Q(p_Val2_6_3_reg_1311[22]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1311_reg[23] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[23]),
        .Q(p_Val2_6_3_reg_1311[23]),
        .R(1'b0));
  CARRY4 \p_Val2_6_3_reg_1311_reg[23]_i_1 
       (.CI(\p_Val2_6_3_reg_1311_reg[19]_i_1_n_0 ),
        .CO({\p_Val2_6_3_reg_1311_reg[23]_i_1_n_0 ,\p_Val2_6_3_reg_1311_reg[23]_i_1_n_1 ,\p_Val2_6_3_reg_1311_reg[23]_i_1_n_2 ,\p_Val2_6_3_reg_1311_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_5_reg_1226[23:20]),
        .O(p_Val2_6_3_fu_352_p2[23:20]),
        .S({\p_Val2_6_3_reg_1311[23]_i_2_n_0 ,\p_Val2_6_3_reg_1311[23]_i_3_n_0 ,\p_Val2_6_3_reg_1311[23]_i_4_n_0 ,\p_Val2_6_3_reg_1311[23]_i_5_n_0 }));
  FDRE \p_Val2_6_3_reg_1311_reg[24] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[24]),
        .Q(p_Val2_6_3_reg_1311[24]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1311_reg[25] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[25]),
        .Q(p_Val2_6_3_reg_1311[25]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1311_reg[26] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[26]),
        .Q(p_Val2_6_3_reg_1311[26]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1311_reg[27] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[27]),
        .Q(p_Val2_6_3_reg_1311[27]),
        .R(1'b0));
  CARRY4 \p_Val2_6_3_reg_1311_reg[27]_i_1 
       (.CI(\p_Val2_6_3_reg_1311_reg[23]_i_1_n_0 ),
        .CO({\NLW_p_Val2_6_3_reg_1311_reg[27]_i_1_CO_UNCONNECTED [3],\p_Val2_6_3_reg_1311_reg[27]_i_1_n_1 ,\p_Val2_6_3_reg_1311_reg[27]_i_1_n_2 ,\p_Val2_6_3_reg_1311_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_Val2_4_cast_reg_12540,p_Val2_5_reg_1226[25:24]}),
        .O(p_Val2_6_3_fu_352_p2[27:24]),
        .S({\p_Val2_6_3_reg_1311[27]_i_2_n_0 ,\p_Val2_6_3_reg_1311[27]_i_3_n_0 ,\p_Val2_6_3_reg_1311[27]_i_4_n_0 ,\p_Val2_6_3_reg_1311[27]_i_5_n_0 }));
  FDRE \p_Val2_6_3_reg_1311_reg[2] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[2]),
        .Q(p_Val2_6_3_reg_1311[2]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1311_reg[3] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[3]),
        .Q(p_Val2_6_3_reg_1311[3]),
        .R(1'b0));
  CARRY4 \p_Val2_6_3_reg_1311_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_6_3_reg_1311_reg[3]_i_1_n_0 ,\p_Val2_6_3_reg_1311_reg[3]_i_1_n_1 ,\p_Val2_6_3_reg_1311_reg[3]_i_1_n_2 ,\p_Val2_6_3_reg_1311_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(p_Val2_5_reg_1226[3:0]),
        .O(p_Val2_6_3_fu_352_p2[3:0]),
        .S({\p_Val2_6_3_reg_1311[3]_i_2_n_0 ,\p_Val2_6_3_reg_1311[3]_i_3_n_0 ,\p_Val2_6_3_reg_1311[3]_i_4_n_0 ,\p_Val2_6_3_reg_1311[3]_i_5_n_0 }));
  FDRE \p_Val2_6_3_reg_1311_reg[4] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[4]),
        .Q(p_Val2_6_3_reg_1311[4]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1311_reg[5] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[5]),
        .Q(p_Val2_6_3_reg_1311[5]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1311_reg[6] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[6]),
        .Q(p_Val2_6_3_reg_1311[6]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1311_reg[7] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[7]),
        .Q(p_Val2_6_3_reg_1311[7]),
        .R(1'b0));
  CARRY4 \p_Val2_6_3_reg_1311_reg[7]_i_1 
       (.CI(\p_Val2_6_3_reg_1311_reg[3]_i_1_n_0 ),
        .CO({\p_Val2_6_3_reg_1311_reg[7]_i_1_n_0 ,\p_Val2_6_3_reg_1311_reg[7]_i_1_n_1 ,\p_Val2_6_3_reg_1311_reg[7]_i_1_n_2 ,\p_Val2_6_3_reg_1311_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_5_reg_1226[7:4]),
        .O(p_Val2_6_3_fu_352_p2[7:4]),
        .S({\p_Val2_6_3_reg_1311[7]_i_2_n_0 ,\p_Val2_6_3_reg_1311[7]_i_3_n_0 ,\p_Val2_6_3_reg_1311[7]_i_4_n_0 ,\p_Val2_6_3_reg_1311[7]_i_5_n_0 }));
  FDRE \p_Val2_6_3_reg_1311_reg[8] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[8]),
        .Q(p_Val2_6_3_reg_1311[8]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1311_reg[9] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[9]),
        .Q(p_Val2_6_3_reg_1311[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_5_reg_1321[11]_i_2 
       (.I0(p_Val2_5_2_reg_1271[11]),
        .O(\p_Val2_6_5_reg_1321[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_5_reg_1321[11]_i_3 
       (.I0(p_Val2_5_2_reg_1271[10]),
        .O(\p_Val2_6_5_reg_1321[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_5_reg_1321[11]_i_4 
       (.I0(p_Val2_5_2_reg_1271[9]),
        .O(\p_Val2_6_5_reg_1321[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_5_reg_1321[11]_i_5 
       (.I0(p_Val2_5_2_reg_1271[8]),
        .O(\p_Val2_6_5_reg_1321[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1321[15]_i_2 
       (.I0(p_Val2_5_2_reg_1271[15]),
        .I1(\p_Val2_4_cast_reg_1254_reg_n_0_[15] ),
        .O(\p_Val2_6_5_reg_1321[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1321[15]_i_3 
       (.I0(p_Val2_5_2_reg_1271[14]),
        .I1(\p_Val2_4_cast_reg_1254_reg_n_0_[14] ),
        .O(\p_Val2_6_5_reg_1321[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1321[15]_i_4 
       (.I0(p_Val2_5_2_reg_1271[13]),
        .I1(\p_Val2_4_cast_reg_1254_reg_n_0_[13] ),
        .O(\p_Val2_6_5_reg_1321[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1321[15]_i_5 
       (.I0(p_Val2_5_2_reg_1271[12]),
        .I1(\p_Val2_4_cast_reg_1254_reg_n_0_[12] ),
        .O(\p_Val2_6_5_reg_1321[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1321[19]_i_2 
       (.I0(p_Val2_5_2_reg_1271[19]),
        .I1(\p_Val2_4_cast_reg_1254_reg_n_0_[19] ),
        .O(\p_Val2_6_5_reg_1321[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1321[19]_i_3 
       (.I0(p_Val2_5_2_reg_1271[18]),
        .I1(\p_Val2_4_cast_reg_1254_reg_n_0_[18] ),
        .O(\p_Val2_6_5_reg_1321[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1321[19]_i_4 
       (.I0(p_Val2_5_2_reg_1271[17]),
        .I1(\p_Val2_4_cast_reg_1254_reg_n_0_[17] ),
        .O(\p_Val2_6_5_reg_1321[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1321[19]_i_5 
       (.I0(p_Val2_5_2_reg_1271[16]),
        .I1(\p_Val2_4_cast_reg_1254_reg_n_0_[16] ),
        .O(\p_Val2_6_5_reg_1321[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1321[23]_i_2 
       (.I0(p_Val2_5_2_reg_1271[23]),
        .I1(\p_Val2_4_cast_reg_1254_reg_n_0_[23] ),
        .O(\p_Val2_6_5_reg_1321[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1321[23]_i_3 
       (.I0(p_Val2_5_2_reg_1271[22]),
        .I1(\p_Val2_4_cast_reg_1254_reg_n_0_[22] ),
        .O(\p_Val2_6_5_reg_1321[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1321[23]_i_4 
       (.I0(p_Val2_5_2_reg_1271[21]),
        .I1(\p_Val2_4_cast_reg_1254_reg_n_0_[21] ),
        .O(\p_Val2_6_5_reg_1321[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1321[23]_i_5 
       (.I0(p_Val2_5_2_reg_1271[20]),
        .I1(\p_Val2_4_cast_reg_1254_reg_n_0_[20] ),
        .O(\p_Val2_6_5_reg_1321[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1321[27]_i_3 
       (.I0(p_Val2_5_2_reg_1271[26]),
        .I1(p_Val2_5_2_reg_1271[27]),
        .O(\p_Val2_6_5_reg_1321[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1321[27]_i_4 
       (.I0(p_Val2_4_cast_reg_12540),
        .I1(p_Val2_5_2_reg_1271[26]),
        .O(\p_Val2_6_5_reg_1321[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1321[27]_i_5 
       (.I0(p_Val2_4_cast_reg_12540),
        .I1(p_Val2_5_2_reg_1271[25]),
        .O(\p_Val2_6_5_reg_1321[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1321[27]_i_6 
       (.I0(p_Val2_5_2_reg_1271[24]),
        .I1(\p_Val2_4_cast_reg_1254_reg_n_0_[24] ),
        .O(\p_Val2_6_5_reg_1321[27]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_5_reg_1321[3]_i_2 
       (.I0(p_Val2_5_2_reg_1271[3]),
        .O(\p_Val2_6_5_reg_1321[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_5_reg_1321[3]_i_3 
       (.I0(p_Val2_5_2_reg_1271[2]),
        .O(\p_Val2_6_5_reg_1321[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_5_reg_1321[3]_i_4 
       (.I0(p_Val2_5_2_reg_1271[1]),
        .O(\p_Val2_6_5_reg_1321[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_5_reg_1321[3]_i_5 
       (.I0(p_Val2_5_2_reg_1271[0]),
        .O(\p_Val2_6_5_reg_1321[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_5_reg_1321[7]_i_2 
       (.I0(p_Val2_5_2_reg_1271[7]),
        .O(\p_Val2_6_5_reg_1321[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_5_reg_1321[7]_i_3 
       (.I0(p_Val2_5_2_reg_1271[6]),
        .O(\p_Val2_6_5_reg_1321[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_5_reg_1321[7]_i_4 
       (.I0(p_Val2_5_2_reg_1271[5]),
        .O(\p_Val2_6_5_reg_1321[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_5_reg_1321[7]_i_5 
       (.I0(p_Val2_5_2_reg_1271[4]),
        .O(\p_Val2_6_5_reg_1321[7]_i_5_n_0 ));
  FDRE \p_Val2_6_5_reg_1321_reg[0] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[0]),
        .Q(p_Val2_6_5_reg_1321[0]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1321_reg[10] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[10]),
        .Q(p_Val2_6_5_reg_1321[10]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1321_reg[11] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[11]),
        .Q(p_Val2_6_5_reg_1321[11]),
        .R(1'b0));
  CARRY4 \p_Val2_6_5_reg_1321_reg[11]_i_1 
       (.CI(\p_Val2_6_5_reg_1321_reg[7]_i_1_n_0 ),
        .CO({\p_Val2_6_5_reg_1321_reg[11]_i_1_n_0 ,\p_Val2_6_5_reg_1321_reg[11]_i_1_n_1 ,\p_Val2_6_5_reg_1321_reg[11]_i_1_n_2 ,\p_Val2_6_5_reg_1321_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_5_2_reg_1271[11:8]),
        .O(p_Val2_6_5_fu_373_p2[11:8]),
        .S({\p_Val2_6_5_reg_1321[11]_i_2_n_0 ,\p_Val2_6_5_reg_1321[11]_i_3_n_0 ,\p_Val2_6_5_reg_1321[11]_i_4_n_0 ,\p_Val2_6_5_reg_1321[11]_i_5_n_0 }));
  FDRE \p_Val2_6_5_reg_1321_reg[12] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[12]),
        .Q(p_Val2_6_5_reg_1321[12]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1321_reg[13] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[13]),
        .Q(p_Val2_6_5_reg_1321[13]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1321_reg[14] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[14]),
        .Q(p_Val2_6_5_reg_1321[14]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1321_reg[15] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[15]),
        .Q(p_Val2_6_5_reg_1321[15]),
        .R(1'b0));
  CARRY4 \p_Val2_6_5_reg_1321_reg[15]_i_1 
       (.CI(\p_Val2_6_5_reg_1321_reg[11]_i_1_n_0 ),
        .CO({\p_Val2_6_5_reg_1321_reg[15]_i_1_n_0 ,\p_Val2_6_5_reg_1321_reg[15]_i_1_n_1 ,\p_Val2_6_5_reg_1321_reg[15]_i_1_n_2 ,\p_Val2_6_5_reg_1321_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_5_2_reg_1271[15:12]),
        .O(p_Val2_6_5_fu_373_p2[15:12]),
        .S({\p_Val2_6_5_reg_1321[15]_i_2_n_0 ,\p_Val2_6_5_reg_1321[15]_i_3_n_0 ,\p_Val2_6_5_reg_1321[15]_i_4_n_0 ,\p_Val2_6_5_reg_1321[15]_i_5_n_0 }));
  FDRE \p_Val2_6_5_reg_1321_reg[16] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[16]),
        .Q(p_Val2_6_5_reg_1321[16]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1321_reg[17] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[17]),
        .Q(p_Val2_6_5_reg_1321[17]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1321_reg[18] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[18]),
        .Q(p_Val2_6_5_reg_1321[18]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1321_reg[19] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[19]),
        .Q(p_Val2_6_5_reg_1321[19]),
        .R(1'b0));
  CARRY4 \p_Val2_6_5_reg_1321_reg[19]_i_1 
       (.CI(\p_Val2_6_5_reg_1321_reg[15]_i_1_n_0 ),
        .CO({\p_Val2_6_5_reg_1321_reg[19]_i_1_n_0 ,\p_Val2_6_5_reg_1321_reg[19]_i_1_n_1 ,\p_Val2_6_5_reg_1321_reg[19]_i_1_n_2 ,\p_Val2_6_5_reg_1321_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_5_2_reg_1271[19:16]),
        .O(p_Val2_6_5_fu_373_p2[19:16]),
        .S({\p_Val2_6_5_reg_1321[19]_i_2_n_0 ,\p_Val2_6_5_reg_1321[19]_i_3_n_0 ,\p_Val2_6_5_reg_1321[19]_i_4_n_0 ,\p_Val2_6_5_reg_1321[19]_i_5_n_0 }));
  FDRE \p_Val2_6_5_reg_1321_reg[1] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[1]),
        .Q(p_Val2_6_5_reg_1321[1]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1321_reg[20] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[20]),
        .Q(p_Val2_6_5_reg_1321[20]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1321_reg[21] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[21]),
        .Q(p_Val2_6_5_reg_1321[21]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1321_reg[22] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[22]),
        .Q(p_Val2_6_5_reg_1321[22]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1321_reg[23] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[23]),
        .Q(p_Val2_6_5_reg_1321[23]),
        .R(1'b0));
  CARRY4 \p_Val2_6_5_reg_1321_reg[23]_i_1 
       (.CI(\p_Val2_6_5_reg_1321_reg[19]_i_1_n_0 ),
        .CO({\p_Val2_6_5_reg_1321_reg[23]_i_1_n_0 ,\p_Val2_6_5_reg_1321_reg[23]_i_1_n_1 ,\p_Val2_6_5_reg_1321_reg[23]_i_1_n_2 ,\p_Val2_6_5_reg_1321_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_5_2_reg_1271[23:20]),
        .O(p_Val2_6_5_fu_373_p2[23:20]),
        .S({\p_Val2_6_5_reg_1321[23]_i_2_n_0 ,\p_Val2_6_5_reg_1321[23]_i_3_n_0 ,\p_Val2_6_5_reg_1321[23]_i_4_n_0 ,\p_Val2_6_5_reg_1321[23]_i_5_n_0 }));
  FDRE \p_Val2_6_5_reg_1321_reg[24] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[24]),
        .Q(p_Val2_6_5_reg_1321[24]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1321_reg[25] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[25]),
        .Q(p_Val2_6_5_reg_1321[25]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1321_reg[26] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[26]),
        .Q(p_Val2_6_5_reg_1321[26]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1321_reg[27] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[27]),
        .Q(p_Val2_6_5_reg_1321[27]),
        .R(1'b0));
  CARRY4 \p_Val2_6_5_reg_1321_reg[27]_i_2 
       (.CI(\p_Val2_6_5_reg_1321_reg[23]_i_1_n_0 ),
        .CO({\NLW_p_Val2_6_5_reg_1321_reg[27]_i_2_CO_UNCONNECTED [3],\p_Val2_6_5_reg_1321_reg[27]_i_2_n_1 ,\p_Val2_6_5_reg_1321_reg[27]_i_2_n_2 ,\p_Val2_6_5_reg_1321_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_Val2_4_cast_reg_12540,p_Val2_5_2_reg_1271[25:24]}),
        .O(p_Val2_6_5_fu_373_p2[27:24]),
        .S({\p_Val2_6_5_reg_1321[27]_i_3_n_0 ,\p_Val2_6_5_reg_1321[27]_i_4_n_0 ,\p_Val2_6_5_reg_1321[27]_i_5_n_0 ,\p_Val2_6_5_reg_1321[27]_i_6_n_0 }));
  FDRE \p_Val2_6_5_reg_1321_reg[2] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[2]),
        .Q(p_Val2_6_5_reg_1321[2]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1321_reg[3] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[3]),
        .Q(p_Val2_6_5_reg_1321[3]),
        .R(1'b0));
  CARRY4 \p_Val2_6_5_reg_1321_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_6_5_reg_1321_reg[3]_i_1_n_0 ,\p_Val2_6_5_reg_1321_reg[3]_i_1_n_1 ,\p_Val2_6_5_reg_1321_reg[3]_i_1_n_2 ,\p_Val2_6_5_reg_1321_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(p_Val2_5_2_reg_1271[3:0]),
        .O(p_Val2_6_5_fu_373_p2[3:0]),
        .S({\p_Val2_6_5_reg_1321[3]_i_2_n_0 ,\p_Val2_6_5_reg_1321[3]_i_3_n_0 ,\p_Val2_6_5_reg_1321[3]_i_4_n_0 ,\p_Val2_6_5_reg_1321[3]_i_5_n_0 }));
  FDRE \p_Val2_6_5_reg_1321_reg[4] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[4]),
        .Q(p_Val2_6_5_reg_1321[4]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1321_reg[5] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[5]),
        .Q(p_Val2_6_5_reg_1321[5]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1321_reg[6] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[6]),
        .Q(p_Val2_6_5_reg_1321[6]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1321_reg[7] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[7]),
        .Q(p_Val2_6_5_reg_1321[7]),
        .R(1'b0));
  CARRY4 \p_Val2_6_5_reg_1321_reg[7]_i_1 
       (.CI(\p_Val2_6_5_reg_1321_reg[3]_i_1_n_0 ),
        .CO({\p_Val2_6_5_reg_1321_reg[7]_i_1_n_0 ,\p_Val2_6_5_reg_1321_reg[7]_i_1_n_1 ,\p_Val2_6_5_reg_1321_reg[7]_i_1_n_2 ,\p_Val2_6_5_reg_1321_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_5_2_reg_1271[7:4]),
        .O(p_Val2_6_5_fu_373_p2[7:4]),
        .S({\p_Val2_6_5_reg_1321[7]_i_2_n_0 ,\p_Val2_6_5_reg_1321[7]_i_3_n_0 ,\p_Val2_6_5_reg_1321[7]_i_4_n_0 ,\p_Val2_6_5_reg_1321[7]_i_5_n_0 }));
  FDRE \p_Val2_6_5_reg_1321_reg[8] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[8]),
        .Q(p_Val2_6_5_reg_1321[8]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1321_reg[9] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[9]),
        .Q(p_Val2_6_5_reg_1321[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_1261[14]_i_2 
       (.I0(p_Val2_4_1_cast_fu_259_p1[15]),
        .I1(p_Val2_5_reg_1226[14]),
        .O(\p_Val2_6_reg_1261[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_1261[14]_i_3 
       (.I0(p_Val2_4_1_cast_fu_259_p1[14]),
        .I1(p_Val2_5_reg_1226[13]),
        .O(\p_Val2_6_reg_1261[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_1261[14]_i_4 
       (.I0(p_Val2_4_1_cast_fu_259_p1[13]),
        .I1(p_Val2_5_reg_1226[12]),
        .O(\p_Val2_6_reg_1261[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_1261[18]_i_2 
       (.I0(p_Val2_4_1_cast_fu_259_p1[19]),
        .I1(p_Val2_5_reg_1226[18]),
        .O(\p_Val2_6_reg_1261[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_1261[18]_i_3 
       (.I0(p_Val2_4_1_cast_fu_259_p1[18]),
        .I1(p_Val2_5_reg_1226[17]),
        .O(\p_Val2_6_reg_1261[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_1261[18]_i_4 
       (.I0(p_Val2_4_1_cast_fu_259_p1[17]),
        .I1(p_Val2_5_reg_1226[16]),
        .O(\p_Val2_6_reg_1261[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_1261[18]_i_5 
       (.I0(p_Val2_4_1_cast_fu_259_p1[16]),
        .I1(p_Val2_5_reg_1226[15]),
        .O(\p_Val2_6_reg_1261[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_1261[22]_i_2 
       (.I0(p_Val2_4_1_cast_fu_259_p1[23]),
        .I1(p_Val2_5_reg_1226[22]),
        .O(\p_Val2_6_reg_1261[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_1261[22]_i_3 
       (.I0(p_Val2_4_1_cast_fu_259_p1[22]),
        .I1(p_Val2_5_reg_1226[21]),
        .O(\p_Val2_6_reg_1261[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_1261[22]_i_4 
       (.I0(p_Val2_4_1_cast_fu_259_p1[21]),
        .I1(p_Val2_5_reg_1226[20]),
        .O(\p_Val2_6_reg_1261[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_1261[22]_i_5 
       (.I0(p_Val2_4_1_cast_fu_259_p1[20]),
        .I1(p_Val2_5_reg_1226[19]),
        .O(\p_Val2_6_reg_1261[22]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_reg_1261[26]_i_2 
       (.I0(p_Val2_5_reg_1226[25]),
        .O(\p_Val2_6_reg_1261[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_reg_1261[26]_i_3 
       (.I0(p_Val2_5_reg_1226[25]),
        .I1(p_Val2_5_reg_1226[26]),
        .O(\p_Val2_6_reg_1261[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_1261[26]_i_4 
       (.I0(p_Val2_5_reg_1226[25]),
        .I1(p_Val2_4_1_cast_fu_259_p1[26]),
        .O(\p_Val2_6_reg_1261[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_1261[26]_i_5 
       (.I0(p_Val2_4_1_cast_fu_259_p1[25]),
        .I1(p_Val2_5_reg_1226[24]),
        .O(\p_Val2_6_reg_1261[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_1261[26]_i_6 
       (.I0(p_Val2_4_1_cast_fu_259_p1[24]),
        .I1(p_Val2_5_reg_1226[23]),
        .O(\p_Val2_6_reg_1261[26]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_reg_1261[27]_i_2 
       (.I0(p_Val2_5_reg_1226[26]),
        .I1(p_Val2_5_reg_1226[27]),
        .O(\p_Val2_6_reg_1261[27]_i_2_n_0 ));
  FDRE \p_Val2_6_reg_1261_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_5_reg_1226[0]),
        .Q(p_Val2_6_reg_1261[0]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1261_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_5_reg_1226[10]),
        .Q(p_Val2_6_reg_1261[10]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1261_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_6_fu_289_p2[11]),
        .Q(p_Val2_6_reg_1261[11]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1261_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_6_fu_289_p2[12]),
        .Q(p_Val2_6_reg_1261[12]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1261_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_6_fu_289_p2[13]),
        .Q(p_Val2_6_reg_1261[13]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1261_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_6_fu_289_p2[14]),
        .Q(p_Val2_6_reg_1261[14]),
        .R(1'b0));
  CARRY4 \p_Val2_6_reg_1261_reg[14]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_6_reg_1261_reg[14]_i_1_n_0 ,\p_Val2_6_reg_1261_reg[14]_i_1_n_1 ,\p_Val2_6_reg_1261_reg[14]_i_1_n_2 ,\p_Val2_6_reg_1261_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_Val2_4_1_cast_fu_259_p1[15:13],1'b0}),
        .O(p_Val2_6_fu_289_p2[14:11]),
        .S({\p_Val2_6_reg_1261[14]_i_2_n_0 ,\p_Val2_6_reg_1261[14]_i_3_n_0 ,\p_Val2_6_reg_1261[14]_i_4_n_0 ,p_Val2_5_reg_1226[11]}));
  FDRE \p_Val2_6_reg_1261_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_6_fu_289_p2[15]),
        .Q(p_Val2_6_reg_1261[15]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1261_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_6_fu_289_p2[16]),
        .Q(p_Val2_6_reg_1261[16]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1261_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_6_fu_289_p2[17]),
        .Q(p_Val2_6_reg_1261[17]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1261_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_6_fu_289_p2[18]),
        .Q(p_Val2_6_reg_1261[18]),
        .R(1'b0));
  CARRY4 \p_Val2_6_reg_1261_reg[18]_i_1 
       (.CI(\p_Val2_6_reg_1261_reg[14]_i_1_n_0 ),
        .CO({\p_Val2_6_reg_1261_reg[18]_i_1_n_0 ,\p_Val2_6_reg_1261_reg[18]_i_1_n_1 ,\p_Val2_6_reg_1261_reg[18]_i_1_n_2 ,\p_Val2_6_reg_1261_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_4_1_cast_fu_259_p1[19:16]),
        .O(p_Val2_6_fu_289_p2[18:15]),
        .S({\p_Val2_6_reg_1261[18]_i_2_n_0 ,\p_Val2_6_reg_1261[18]_i_3_n_0 ,\p_Val2_6_reg_1261[18]_i_4_n_0 ,\p_Val2_6_reg_1261[18]_i_5_n_0 }));
  FDRE \p_Val2_6_reg_1261_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_6_fu_289_p2[19]),
        .Q(p_Val2_6_reg_1261[19]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1261_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_5_reg_1226[1]),
        .Q(p_Val2_6_reg_1261[1]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1261_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_6_fu_289_p2[20]),
        .Q(p_Val2_6_reg_1261[20]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1261_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_6_fu_289_p2[21]),
        .Q(p_Val2_6_reg_1261[21]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1261_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_6_fu_289_p2[22]),
        .Q(p_Val2_6_reg_1261[22]),
        .R(1'b0));
  CARRY4 \p_Val2_6_reg_1261_reg[22]_i_1 
       (.CI(\p_Val2_6_reg_1261_reg[18]_i_1_n_0 ),
        .CO({\p_Val2_6_reg_1261_reg[22]_i_1_n_0 ,\p_Val2_6_reg_1261_reg[22]_i_1_n_1 ,\p_Val2_6_reg_1261_reg[22]_i_1_n_2 ,\p_Val2_6_reg_1261_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_4_1_cast_fu_259_p1[23:20]),
        .O(p_Val2_6_fu_289_p2[22:19]),
        .S({\p_Val2_6_reg_1261[22]_i_2_n_0 ,\p_Val2_6_reg_1261[22]_i_3_n_0 ,\p_Val2_6_reg_1261[22]_i_4_n_0 ,\p_Val2_6_reg_1261[22]_i_5_n_0 }));
  FDRE \p_Val2_6_reg_1261_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_6_fu_289_p2[23]),
        .Q(p_Val2_6_reg_1261[23]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1261_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_6_fu_289_p2[24]),
        .Q(p_Val2_6_reg_1261[24]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1261_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_6_fu_289_p2[25]),
        .Q(p_Val2_6_reg_1261[25]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1261_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_6_fu_289_p2[26]),
        .Q(p_Val2_6_reg_1261[26]),
        .R(1'b0));
  CARRY4 \p_Val2_6_reg_1261_reg[26]_i_1 
       (.CI(\p_Val2_6_reg_1261_reg[22]_i_1_n_0 ),
        .CO({\p_Val2_6_reg_1261_reg[26]_i_1_n_0 ,\p_Val2_6_reg_1261_reg[26]_i_1_n_1 ,\p_Val2_6_reg_1261_reg[26]_i_1_n_2 ,\p_Val2_6_reg_1261_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_Val2_5_reg_1226[25],\p_Val2_6_reg_1261[26]_i_2_n_0 ,p_Val2_4_1_cast_fu_259_p1[25:24]}),
        .O(p_Val2_6_fu_289_p2[26:23]),
        .S({\p_Val2_6_reg_1261[26]_i_3_n_0 ,\p_Val2_6_reg_1261[26]_i_4_n_0 ,\p_Val2_6_reg_1261[26]_i_5_n_0 ,\p_Val2_6_reg_1261[26]_i_6_n_0 }));
  FDRE \p_Val2_6_reg_1261_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_6_fu_289_p2[27]),
        .Q(p_Val2_6_reg_1261[27]),
        .R(1'b0));
  CARRY4 \p_Val2_6_reg_1261_reg[27]_i_1 
       (.CI(\p_Val2_6_reg_1261_reg[26]_i_1_n_0 ),
        .CO(\NLW_p_Val2_6_reg_1261_reg[27]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_Val2_6_reg_1261_reg[27]_i_1_O_UNCONNECTED [3:1],p_Val2_6_fu_289_p2[27]}),
        .S({1'b0,1'b0,1'b0,\p_Val2_6_reg_1261[27]_i_2_n_0 }));
  FDRE \p_Val2_6_reg_1261_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_5_reg_1226[2]),
        .Q(p_Val2_6_reg_1261[2]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1261_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_5_reg_1226[3]),
        .Q(p_Val2_6_reg_1261[3]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1261_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_5_reg_1226[4]),
        .Q(p_Val2_6_reg_1261[4]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1261_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_5_reg_1226[5]),
        .Q(p_Val2_6_reg_1261[5]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1261_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_5_reg_1226[6]),
        .Q(p_Val2_6_reg_1261[6]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1261_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_5_reg_1226[7]),
        .Q(p_Val2_6_reg_1261[7]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1261_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_5_reg_1226[8]),
        .Q(p_Val2_6_reg_1261[8]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_1261_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_5_reg_1226[9]),
        .Q(p_Val2_6_reg_1261[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_7_reg_1597[10]_i_1 
       (.I0(p_Val2_s_10_reg_1525[21]),
        .I1(tmp_15_reg_1561),
        .O(\p_Val2_7_reg_1597[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_7_reg_1597[11]_i_1 
       (.I0(p_Val2_s_10_reg_1525[22]),
        .I1(tmp_15_reg_1561),
        .O(\p_Val2_7_reg_1597[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_7_reg_1597[12]_i_1 
       (.I0(p_Val2_s_10_reg_1525[23]),
        .I1(tmp_15_reg_1561),
        .O(\p_Val2_7_reg_1597[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_7_reg_1597[13]_i_1 
       (.I0(p_Val2_s_10_reg_1525[24]),
        .I1(tmp_15_reg_1561),
        .O(\p_Val2_7_reg_1597[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_7_reg_1597[14]_i_3 
       (.I0(p_Val2_s_10_reg_1525[25]),
        .I1(tmp_15_reg_1561),
        .O(\p_Val2_7_reg_1597[14]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_7_reg_1597[3]_i_1 
       (.I0(p_Val2_s_10_reg_1525[14]),
        .I1(tmp_15_reg_1561),
        .O(\p_Val2_7_reg_1597[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_7_reg_1597[4]_i_1 
       (.I0(p_Val2_s_10_reg_1525[15]),
        .I1(tmp_15_reg_1561),
        .O(\p_Val2_7_reg_1597[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_7_reg_1597[5]_i_1 
       (.I0(p_Val2_s_10_reg_1525[16]),
        .I1(tmp_15_reg_1561),
        .O(\p_Val2_7_reg_1597[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_7_reg_1597[7]_i_1 
       (.I0(p_Val2_s_10_reg_1525[18]),
        .I1(tmp_15_reg_1561),
        .O(\p_Val2_7_reg_1597[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \p_Val2_7_reg_1597[9]_i_1 
       (.I0(p_Val2_s_10_reg_1525[20]),
        .I1(tmp_15_reg_1561),
        .O(\p_Val2_7_reg_1597[9]_i_1_n_0 ));
  FDRE \p_Val2_7_reg_1597_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_89),
        .D(\p_Val2_7_reg_1597[10]_i_1_n_0 ),
        .Q(p_Val2_7_reg_1597_reg__0[8]),
        .R(mixer_m_V_m_axi_U_n_21));
  FDRE \p_Val2_7_reg_1597_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_89),
        .D(\p_Val2_7_reg_1597[11]_i_1_n_0 ),
        .Q(p_Val2_7_reg_1597_reg__0[9]),
        .R(mixer_m_V_m_axi_U_n_21));
  FDRE \p_Val2_7_reg_1597_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_89),
        .D(\p_Val2_7_reg_1597[12]_i_1_n_0 ),
        .Q(p_Val2_7_reg_1597_reg__0[10]),
        .R(mixer_m_V_m_axi_U_n_21));
  FDRE \p_Val2_7_reg_1597_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_89),
        .D(\p_Val2_7_reg_1597[13]_i_1_n_0 ),
        .Q(p_Val2_7_reg_1597_reg__0[11]),
        .R(mixer_m_V_m_axi_U_n_21));
  FDRE \p_Val2_7_reg_1597_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_89),
        .D(\p_Val2_7_reg_1597[14]_i_3_n_0 ),
        .Q(p_Val2_7_reg_1597_reg__0[12]),
        .R(mixer_m_V_m_axi_U_n_21));
  FDRE \p_Val2_7_reg_1597_reg[15] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_s_10_reg_1525[26]),
        .Q(p_Val2_7_reg_1597_reg__0[13]),
        .R(mixer_m_V_m_axi_U_n_20));
  FDRE \p_Val2_7_reg_1597_reg[2] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_s_10_reg_1525[13]),
        .Q(p_Val2_7_reg_1597_reg__0[0]),
        .R(mixer_m_V_m_axi_U_n_20));
  FDRE \p_Val2_7_reg_1597_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_89),
        .D(\p_Val2_7_reg_1597[3]_i_1_n_0 ),
        .Q(p_Val2_7_reg_1597_reg__0[1]),
        .R(mixer_m_V_m_axi_U_n_21));
  FDRE \p_Val2_7_reg_1597_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_89),
        .D(\p_Val2_7_reg_1597[4]_i_1_n_0 ),
        .Q(p_Val2_7_reg_1597_reg__0[2]),
        .R(mixer_m_V_m_axi_U_n_21));
  FDRE \p_Val2_7_reg_1597_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_89),
        .D(\p_Val2_7_reg_1597[5]_i_1_n_0 ),
        .Q(p_Val2_7_reg_1597_reg__0[3]),
        .R(mixer_m_V_m_axi_U_n_21));
  FDRE \p_Val2_7_reg_1597_reg[6] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_s_10_reg_1525[17]),
        .Q(p_Val2_7_reg_1597_reg__0[4]),
        .R(mixer_m_V_m_axi_U_n_20));
  FDRE \p_Val2_7_reg_1597_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_89),
        .D(\p_Val2_7_reg_1597[7]_i_1_n_0 ),
        .Q(p_Val2_7_reg_1597_reg__0[5]),
        .R(mixer_m_V_m_axi_U_n_21));
  FDRE \p_Val2_7_reg_1597_reg[8] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_s_10_reg_1525[19]),
        .Q(p_Val2_7_reg_1597_reg__0[6]),
        .R(mixer_m_V_m_axi_U_n_20));
  FDRE \p_Val2_7_reg_1597_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_89),
        .D(\p_Val2_7_reg_1597[9]_i_1_n_0 ),
        .Q(p_Val2_7_reg_1597_reg__0[7]),
        .R(mixer_m_V_m_axi_U_n_21));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_1_reg_1353[13]_i_1 
       (.I0(p_shl_cast_reg_1288_reg__0[0]),
        .I1(p_Val2_6_5_reg_1321[13]),
        .O(\p_Val2_8_1_reg_1353[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_1_reg_1353[16]_i_2 
       (.I0(p_shl_cast_reg_1288_reg__0[3]),
        .I1(p_Val2_6_5_reg_1321[16]),
        .O(\p_Val2_8_1_reg_1353[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_1_reg_1353[16]_i_3 
       (.I0(p_shl_cast_reg_1288_reg__0[2]),
        .I1(p_Val2_6_5_reg_1321[15]),
        .O(\p_Val2_8_1_reg_1353[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_1_reg_1353[16]_i_4 
       (.I0(p_shl_cast_reg_1288_reg__0[1]),
        .I1(p_Val2_6_5_reg_1321[14]),
        .O(\p_Val2_8_1_reg_1353[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_1_reg_1353[16]_i_5 
       (.I0(p_shl_cast_reg_1288_reg__0[0]),
        .I1(p_Val2_6_5_reg_1321[13]),
        .O(\p_Val2_8_1_reg_1353[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_1_reg_1353[20]_i_2 
       (.I0(p_shl_cast_reg_1288_reg__0[7]),
        .I1(p_Val2_6_5_reg_1321[20]),
        .O(\p_Val2_8_1_reg_1353[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_1_reg_1353[20]_i_3 
       (.I0(p_shl_cast_reg_1288_reg__0[6]),
        .I1(p_Val2_6_5_reg_1321[19]),
        .O(\p_Val2_8_1_reg_1353[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_1_reg_1353[20]_i_4 
       (.I0(p_shl_cast_reg_1288_reg__0[5]),
        .I1(p_Val2_6_5_reg_1321[18]),
        .O(\p_Val2_8_1_reg_1353[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_1_reg_1353[20]_i_5 
       (.I0(p_shl_cast_reg_1288_reg__0[4]),
        .I1(p_Val2_6_5_reg_1321[17]),
        .O(\p_Val2_8_1_reg_1353[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_1_reg_1353[24]_i_2 
       (.I0(p_shl_cast_reg_1288_reg__0[11]),
        .I1(p_Val2_6_5_reg_1321[24]),
        .O(\p_Val2_8_1_reg_1353[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_1_reg_1353[24]_i_3 
       (.I0(p_shl_cast_reg_1288_reg__0[10]),
        .I1(p_Val2_6_5_reg_1321[23]),
        .O(\p_Val2_8_1_reg_1353[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_1_reg_1353[24]_i_4 
       (.I0(p_shl_cast_reg_1288_reg__0[9]),
        .I1(p_Val2_6_5_reg_1321[22]),
        .O(\p_Val2_8_1_reg_1353[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_1_reg_1353[24]_i_5 
       (.I0(p_shl_cast_reg_1288_reg__0[8]),
        .I1(p_Val2_6_5_reg_1321[21]),
        .O(\p_Val2_8_1_reg_1353[24]_i_5_n_0 ));
  FDRE \p_Val2_8_1_reg_1353_reg[0] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_5_reg_1321[0]),
        .Q(tmp_43_fu_476_p3[13]),
        .R(1'b0));
  FDRE \p_Val2_8_1_reg_1353_reg[10] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_5_reg_1321[10]),
        .Q(tmp_43_fu_476_p3[23]),
        .R(1'b0));
  FDRE \p_Val2_8_1_reg_1353_reg[11] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_5_reg_1321[11]),
        .Q(tmp_43_fu_476_p3[24]),
        .R(1'b0));
  FDRE \p_Val2_8_1_reg_1353_reg[12] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_5_reg_1321[12]),
        .Q(tmp_43_fu_476_p3[25]),
        .R(1'b0));
  FDRE \p_Val2_8_1_reg_1353_reg[13] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\p_Val2_8_1_reg_1353[13]_i_1_n_0 ),
        .Q(tmp_43_fu_476_p3[26]),
        .R(1'b0));
  FDRE \p_Val2_8_1_reg_1353_reg[14] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\p_Val2_8_1_reg_1353_reg[16]_i_1_n_6 ),
        .Q(tmp_43_fu_476_p3[27]),
        .R(1'b0));
  FDRE \p_Val2_8_1_reg_1353_reg[15] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\p_Val2_8_1_reg_1353_reg[16]_i_1_n_5 ),
        .Q(tmp_43_fu_476_p3[28]),
        .R(1'b0));
  FDRE \p_Val2_8_1_reg_1353_reg[16] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\p_Val2_8_1_reg_1353_reg[16]_i_1_n_4 ),
        .Q(tmp_43_fu_476_p3[29]),
        .R(1'b0));
  CARRY4 \p_Val2_8_1_reg_1353_reg[16]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_8_1_reg_1353_reg[16]_i_1_n_0 ,\p_Val2_8_1_reg_1353_reg[16]_i_1_n_1 ,\p_Val2_8_1_reg_1353_reg[16]_i_1_n_2 ,\p_Val2_8_1_reg_1353_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_shl_cast_reg_1288_reg__0[3:0]),
        .O({\p_Val2_8_1_reg_1353_reg[16]_i_1_n_4 ,\p_Val2_8_1_reg_1353_reg[16]_i_1_n_5 ,\p_Val2_8_1_reg_1353_reg[16]_i_1_n_6 ,\NLW_p_Val2_8_1_reg_1353_reg[16]_i_1_O_UNCONNECTED [0]}),
        .S({\p_Val2_8_1_reg_1353[16]_i_2_n_0 ,\p_Val2_8_1_reg_1353[16]_i_3_n_0 ,\p_Val2_8_1_reg_1353[16]_i_4_n_0 ,\p_Val2_8_1_reg_1353[16]_i_5_n_0 }));
  FDRE \p_Val2_8_1_reg_1353_reg[17] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\p_Val2_8_1_reg_1353_reg[20]_i_1_n_7 ),
        .Q(tmp_43_fu_476_p3[30]),
        .R(1'b0));
  FDRE \p_Val2_8_1_reg_1353_reg[18] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\p_Val2_8_1_reg_1353_reg[20]_i_1_n_6 ),
        .Q(tmp_43_fu_476_p3[31]),
        .R(1'b0));
  FDRE \p_Val2_8_1_reg_1353_reg[19] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\p_Val2_8_1_reg_1353_reg[20]_i_1_n_5 ),
        .Q(tmp_43_fu_476_p3[32]),
        .R(1'b0));
  FDRE \p_Val2_8_1_reg_1353_reg[1] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_5_reg_1321[1]),
        .Q(tmp_43_fu_476_p3[14]),
        .R(1'b0));
  FDRE \p_Val2_8_1_reg_1353_reg[20] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\p_Val2_8_1_reg_1353_reg[20]_i_1_n_4 ),
        .Q(tmp_43_fu_476_p3[33]),
        .R(1'b0));
  CARRY4 \p_Val2_8_1_reg_1353_reg[20]_i_1 
       (.CI(\p_Val2_8_1_reg_1353_reg[16]_i_1_n_0 ),
        .CO({\p_Val2_8_1_reg_1353_reg[20]_i_1_n_0 ,\p_Val2_8_1_reg_1353_reg[20]_i_1_n_1 ,\p_Val2_8_1_reg_1353_reg[20]_i_1_n_2 ,\p_Val2_8_1_reg_1353_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_shl_cast_reg_1288_reg__0[7:4]),
        .O({\p_Val2_8_1_reg_1353_reg[20]_i_1_n_4 ,\p_Val2_8_1_reg_1353_reg[20]_i_1_n_5 ,\p_Val2_8_1_reg_1353_reg[20]_i_1_n_6 ,\p_Val2_8_1_reg_1353_reg[20]_i_1_n_7 }),
        .S({\p_Val2_8_1_reg_1353[20]_i_2_n_0 ,\p_Val2_8_1_reg_1353[20]_i_3_n_0 ,\p_Val2_8_1_reg_1353[20]_i_4_n_0 ,\p_Val2_8_1_reg_1353[20]_i_5_n_0 }));
  FDRE \p_Val2_8_1_reg_1353_reg[21] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\p_Val2_8_1_reg_1353_reg[24]_i_1_n_7 ),
        .Q(tmp_43_fu_476_p3[34]),
        .R(1'b0));
  FDRE \p_Val2_8_1_reg_1353_reg[22] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\p_Val2_8_1_reg_1353_reg[24]_i_1_n_6 ),
        .Q(tmp_43_fu_476_p3[35]),
        .R(1'b0));
  FDRE \p_Val2_8_1_reg_1353_reg[23] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\p_Val2_8_1_reg_1353_reg[24]_i_1_n_5 ),
        .Q(tmp_43_fu_476_p3[36]),
        .R(1'b0));
  FDRE \p_Val2_8_1_reg_1353_reg[24] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\p_Val2_8_1_reg_1353_reg[24]_i_1_n_4 ),
        .Q(tmp_43_fu_476_p3[37]),
        .R(1'b0));
  CARRY4 \p_Val2_8_1_reg_1353_reg[24]_i_1 
       (.CI(\p_Val2_8_1_reg_1353_reg[20]_i_1_n_0 ),
        .CO({\p_Val2_8_1_reg_1353_reg[24]_i_1_n_0 ,\p_Val2_8_1_reg_1353_reg[24]_i_1_n_1 ,\p_Val2_8_1_reg_1353_reg[24]_i_1_n_2 ,\p_Val2_8_1_reg_1353_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_shl_cast_reg_1288_reg__0[11:8]),
        .O({\p_Val2_8_1_reg_1353_reg[24]_i_1_n_4 ,\p_Val2_8_1_reg_1353_reg[24]_i_1_n_5 ,\p_Val2_8_1_reg_1353_reg[24]_i_1_n_6 ,\p_Val2_8_1_reg_1353_reg[24]_i_1_n_7 }),
        .S({\p_Val2_8_1_reg_1353[24]_i_2_n_0 ,\p_Val2_8_1_reg_1353[24]_i_3_n_0 ,\p_Val2_8_1_reg_1353[24]_i_4_n_0 ,\p_Val2_8_1_reg_1353[24]_i_5_n_0 }));
  FDRE \p_Val2_8_1_reg_1353_reg[25] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\tmp_67_reg_1358_reg[0]_i_2_n_7 ),
        .Q(tmp_43_fu_476_p3[38]),
        .R(1'b0));
  FDRE \p_Val2_8_1_reg_1353_reg[26] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\tmp_67_reg_1358_reg[0]_i_2_n_6 ),
        .Q(tmp_43_fu_476_p3[39]),
        .R(1'b0));
  FDRE \p_Val2_8_1_reg_1353_reg[27] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\tmp_67_reg_1358_reg[0]_i_2_n_5 ),
        .Q(tmp_43_fu_476_p3[40]),
        .R(1'b0));
  FDRE \p_Val2_8_1_reg_1353_reg[2] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_5_reg_1321[2]),
        .Q(tmp_43_fu_476_p3[15]),
        .R(1'b0));
  FDRE \p_Val2_8_1_reg_1353_reg[3] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_5_reg_1321[3]),
        .Q(tmp_43_fu_476_p3[16]),
        .R(1'b0));
  FDRE \p_Val2_8_1_reg_1353_reg[4] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_5_reg_1321[4]),
        .Q(tmp_43_fu_476_p3[17]),
        .R(1'b0));
  FDRE \p_Val2_8_1_reg_1353_reg[5] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_5_reg_1321[5]),
        .Q(tmp_43_fu_476_p3[18]),
        .R(1'b0));
  FDRE \p_Val2_8_1_reg_1353_reg[6] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_5_reg_1321[6]),
        .Q(tmp_43_fu_476_p3[19]),
        .R(1'b0));
  FDRE \p_Val2_8_1_reg_1353_reg[7] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_5_reg_1321[7]),
        .Q(tmp_43_fu_476_p3[20]),
        .R(1'b0));
  FDRE \p_Val2_8_1_reg_1353_reg[8] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_5_reg_1321[8]),
        .Q(tmp_43_fu_476_p3[21]),
        .R(1'b0));
  FDRE \p_Val2_8_1_reg_1353_reg[9] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_5_reg_1321[9]),
        .Q(tmp_43_fu_476_p3[22]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_2_reg_1242[15]_i_2 
       (.I0(tmp_1_reg_1221[2]),
        .I1(p_Val2_4_1_cast_fu_259_p1[15]),
        .O(\p_Val2_8_2_reg_1242[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_2_reg_1242[15]_i_3 
       (.I0(tmp_1_reg_1221[1]),
        .I1(p_Val2_4_1_cast_fu_259_p1[14]),
        .O(\p_Val2_8_2_reg_1242[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_2_reg_1242[15]_i_4 
       (.I0(tmp_1_reg_1221[0]),
        .I1(p_Val2_4_1_cast_fu_259_p1[13]),
        .O(\p_Val2_8_2_reg_1242[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_2_reg_1242[19]_i_2 
       (.I0(tmp_1_reg_1221[6]),
        .I1(p_Val2_4_1_cast_fu_259_p1[19]),
        .O(\p_Val2_8_2_reg_1242[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_2_reg_1242[19]_i_3 
       (.I0(tmp_1_reg_1221[5]),
        .I1(p_Val2_4_1_cast_fu_259_p1[18]),
        .O(\p_Val2_8_2_reg_1242[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_2_reg_1242[19]_i_4 
       (.I0(tmp_1_reg_1221[4]),
        .I1(p_Val2_4_1_cast_fu_259_p1[17]),
        .O(\p_Val2_8_2_reg_1242[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_2_reg_1242[19]_i_5 
       (.I0(tmp_1_reg_1221[3]),
        .I1(p_Val2_4_1_cast_fu_259_p1[16]),
        .O(\p_Val2_8_2_reg_1242[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_2_reg_1242[23]_i_2 
       (.I0(tmp_1_reg_1221[10]),
        .I1(p_Val2_4_1_cast_fu_259_p1[23]),
        .O(\p_Val2_8_2_reg_1242[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_2_reg_1242[23]_i_3 
       (.I0(tmp_1_reg_1221[9]),
        .I1(p_Val2_4_1_cast_fu_259_p1[22]),
        .O(\p_Val2_8_2_reg_1242[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_2_reg_1242[23]_i_4 
       (.I0(tmp_1_reg_1221[8]),
        .I1(p_Val2_4_1_cast_fu_259_p1[21]),
        .O(\p_Val2_8_2_reg_1242[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_2_reg_1242[23]_i_5 
       (.I0(tmp_1_reg_1221[7]),
        .I1(p_Val2_4_1_cast_fu_259_p1[20]),
        .O(\p_Val2_8_2_reg_1242[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_2_reg_1242[26]_i_3 
       (.I0(tmp_1_reg_1221[13]),
        .O(\p_Val2_8_2_reg_1242[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_2_reg_1242[26]_i_4 
       (.I0(tmp_1_reg_1221[13]),
        .I1(p_Val2_4_1_cast_fu_259_p1[26]),
        .O(\p_Val2_8_2_reg_1242[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_2_reg_1242[26]_i_5 
       (.I0(tmp_1_reg_1221[12]),
        .I1(p_Val2_4_1_cast_fu_259_p1[25]),
        .O(\p_Val2_8_2_reg_1242[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_2_reg_1242[26]_i_6 
       (.I0(tmp_1_reg_1221[11]),
        .I1(p_Val2_4_1_cast_fu_259_p1[24]),
        .O(\p_Val2_8_2_reg_1242[26]_i_6_n_0 ));
  FDRE \p_Val2_8_2_reg_1242_reg[13] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_8_2_fu_263_p2[13]),
        .Q(\p_Val2_8_2_reg_1242_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \p_Val2_8_2_reg_1242_reg[14] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_8_2_fu_263_p2[14]),
        .Q(\p_Val2_8_2_reg_1242_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \p_Val2_8_2_reg_1242_reg[15] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_8_2_fu_263_p2[15]),
        .Q(\p_Val2_8_2_reg_1242_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \p_Val2_8_2_reg_1242_reg[15]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_8_2_reg_1242_reg[15]_i_1_n_0 ,\p_Val2_8_2_reg_1242_reg[15]_i_1_n_1 ,\p_Val2_8_2_reg_1242_reg[15]_i_1_n_2 ,\p_Val2_8_2_reg_1242_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_1_reg_1221[2:0],1'b0}),
        .O({p_Val2_8_2_fu_263_p2[15:13],\NLW_p_Val2_8_2_reg_1242_reg[15]_i_1_O_UNCONNECTED [0]}),
        .S({\p_Val2_8_2_reg_1242[15]_i_2_n_0 ,\p_Val2_8_2_reg_1242[15]_i_3_n_0 ,\p_Val2_8_2_reg_1242[15]_i_4_n_0 ,1'b0}));
  FDRE \p_Val2_8_2_reg_1242_reg[16] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_8_2_fu_263_p2[16]),
        .Q(\p_Val2_8_2_reg_1242_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \p_Val2_8_2_reg_1242_reg[17] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_8_2_fu_263_p2[17]),
        .Q(\p_Val2_8_2_reg_1242_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \p_Val2_8_2_reg_1242_reg[18] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_8_2_fu_263_p2[18]),
        .Q(\p_Val2_8_2_reg_1242_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \p_Val2_8_2_reg_1242_reg[19] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_8_2_fu_263_p2[19]),
        .Q(\p_Val2_8_2_reg_1242_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \p_Val2_8_2_reg_1242_reg[19]_i_1 
       (.CI(\p_Val2_8_2_reg_1242_reg[15]_i_1_n_0 ),
        .CO({\p_Val2_8_2_reg_1242_reg[19]_i_1_n_0 ,\p_Val2_8_2_reg_1242_reg[19]_i_1_n_1 ,\p_Val2_8_2_reg_1242_reg[19]_i_1_n_2 ,\p_Val2_8_2_reg_1242_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_1_reg_1221[6:3]),
        .O(p_Val2_8_2_fu_263_p2[19:16]),
        .S({\p_Val2_8_2_reg_1242[19]_i_2_n_0 ,\p_Val2_8_2_reg_1242[19]_i_3_n_0 ,\p_Val2_8_2_reg_1242[19]_i_4_n_0 ,\p_Val2_8_2_reg_1242[19]_i_5_n_0 }));
  FDRE \p_Val2_8_2_reg_1242_reg[20] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_8_2_fu_263_p2[20]),
        .Q(\p_Val2_8_2_reg_1242_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \p_Val2_8_2_reg_1242_reg[21] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_8_2_fu_263_p2[21]),
        .Q(\p_Val2_8_2_reg_1242_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \p_Val2_8_2_reg_1242_reg[22] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_8_2_fu_263_p2[22]),
        .Q(\p_Val2_8_2_reg_1242_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \p_Val2_8_2_reg_1242_reg[23] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_8_2_fu_263_p2[23]),
        .Q(\p_Val2_8_2_reg_1242_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \p_Val2_8_2_reg_1242_reg[23]_i_1 
       (.CI(\p_Val2_8_2_reg_1242_reg[19]_i_1_n_0 ),
        .CO({\p_Val2_8_2_reg_1242_reg[23]_i_1_n_0 ,\p_Val2_8_2_reg_1242_reg[23]_i_1_n_1 ,\p_Val2_8_2_reg_1242_reg[23]_i_1_n_2 ,\p_Val2_8_2_reg_1242_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_1_reg_1221[10:7]),
        .O(p_Val2_8_2_fu_263_p2[23:20]),
        .S({\p_Val2_8_2_reg_1242[23]_i_2_n_0 ,\p_Val2_8_2_reg_1242[23]_i_3_n_0 ,\p_Val2_8_2_reg_1242[23]_i_4_n_0 ,\p_Val2_8_2_reg_1242[23]_i_5_n_0 }));
  FDRE \p_Val2_8_2_reg_1242_reg[24] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_8_2_fu_263_p2[24]),
        .Q(\p_Val2_8_2_reg_1242_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \p_Val2_8_2_reg_1242_reg[25] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_8_2_fu_263_p2[25]),
        .Q(\p_Val2_8_2_reg_1242_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \p_Val2_8_2_reg_1242_reg[26] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_8_2_fu_263_p2[26]),
        .Q(\p_Val2_8_2_reg_1242_reg_n_0_[26] ),
        .R(1'b0));
  CARRY4 \p_Val2_8_2_reg_1242_reg[26]_i_2 
       (.CI(\p_Val2_8_2_reg_1242_reg[23]_i_1_n_0 ),
        .CO({\NLW_p_Val2_8_2_reg_1242_reg[26]_i_2_CO_UNCONNECTED [3],\p_Val2_8_2_reg_1242_reg[26]_i_2_n_1 ,\p_Val2_8_2_reg_1242_reg[26]_i_2_n_2 ,\p_Val2_8_2_reg_1242_reg[26]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\p_Val2_8_2_reg_1242[26]_i_3_n_0 ,tmp_1_reg_1221[12:11]}),
        .O(p_Val2_8_2_fu_263_p2[27:24]),
        .S({1'b1,\p_Val2_8_2_reg_1242[26]_i_4_n_0 ,\p_Val2_8_2_reg_1242[26]_i_5_n_0 ,\p_Val2_8_2_reg_1242[26]_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_4_reg_1331[11]_i_2 
       (.I0(p_Val2_6_2_reg_1306[11]),
        .O(\p_Val2_8_4_reg_1331[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_4_reg_1331[11]_i_3 
       (.I0(p_Val2_6_2_reg_1306[10]),
        .O(\p_Val2_8_4_reg_1331[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_4_reg_1331[11]_i_4 
       (.I0(p_Val2_6_2_reg_1306[9]),
        .O(\p_Val2_8_4_reg_1331[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_4_reg_1331[11]_i_5 
       (.I0(p_Val2_6_2_reg_1306[8]),
        .O(\p_Val2_8_4_reg_1331[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_8_4_reg_1331[15]_i_2 
       (.I0(p_Val2_6_2_reg_1306[15]),
        .I1(p_shl_cast_reg_1288_reg__0[2]),
        .O(\p_Val2_8_4_reg_1331[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_8_4_reg_1331[15]_i_3 
       (.I0(p_Val2_6_2_reg_1306[14]),
        .I1(p_shl_cast_reg_1288_reg__0[1]),
        .O(\p_Val2_8_4_reg_1331[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_8_4_reg_1331[15]_i_4 
       (.I0(p_Val2_6_2_reg_1306[13]),
        .I1(p_shl_cast_reg_1288_reg__0[0]),
        .O(\p_Val2_8_4_reg_1331[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_4_reg_1331[15]_i_5 
       (.I0(p_Val2_6_2_reg_1306[12]),
        .O(\p_Val2_8_4_reg_1331[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_8_4_reg_1331[19]_i_2 
       (.I0(p_Val2_6_2_reg_1306[19]),
        .I1(p_shl_cast_reg_1288_reg__0[6]),
        .O(\p_Val2_8_4_reg_1331[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_8_4_reg_1331[19]_i_3 
       (.I0(p_Val2_6_2_reg_1306[18]),
        .I1(p_shl_cast_reg_1288_reg__0[5]),
        .O(\p_Val2_8_4_reg_1331[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_8_4_reg_1331[19]_i_4 
       (.I0(p_Val2_6_2_reg_1306[17]),
        .I1(p_shl_cast_reg_1288_reg__0[4]),
        .O(\p_Val2_8_4_reg_1331[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_8_4_reg_1331[19]_i_5 
       (.I0(p_Val2_6_2_reg_1306[16]),
        .I1(p_shl_cast_reg_1288_reg__0[3]),
        .O(\p_Val2_8_4_reg_1331[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_8_4_reg_1331[23]_i_2 
       (.I0(p_Val2_6_2_reg_1306[23]),
        .I1(p_shl_cast_reg_1288_reg__0[10]),
        .O(\p_Val2_8_4_reg_1331[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_8_4_reg_1331[23]_i_3 
       (.I0(p_Val2_6_2_reg_1306[22]),
        .I1(p_shl_cast_reg_1288_reg__0[9]),
        .O(\p_Val2_8_4_reg_1331[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_8_4_reg_1331[23]_i_4 
       (.I0(p_Val2_6_2_reg_1306[21]),
        .I1(p_shl_cast_reg_1288_reg__0[8]),
        .O(\p_Val2_8_4_reg_1331[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_8_4_reg_1331[23]_i_5 
       (.I0(p_Val2_6_2_reg_1306[20]),
        .I1(p_shl_cast_reg_1288_reg__0[7]),
        .O(\p_Val2_8_4_reg_1331[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_8_4_reg_1331[27]_i_2 
       (.I0(p_shl_cast_reg_1288_reg__0[13]),
        .I1(p_Val2_6_2_reg_1306[27]),
        .O(\p_Val2_8_4_reg_1331[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_8_4_reg_1331[27]_i_3 
       (.I0(p_Val2_6_2_reg_1306[26]),
        .I1(p_shl_cast_reg_1288_reg__0[13]),
        .O(\p_Val2_8_4_reg_1331[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_8_4_reg_1331[27]_i_4 
       (.I0(p_Val2_6_2_reg_1306[25]),
        .I1(p_shl_cast_reg_1288_reg__0[12]),
        .O(\p_Val2_8_4_reg_1331[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_8_4_reg_1331[27]_i_5 
       (.I0(p_Val2_6_2_reg_1306[24]),
        .I1(p_shl_cast_reg_1288_reg__0[11]),
        .O(\p_Val2_8_4_reg_1331[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_4_reg_1331[3]_i_2 
       (.I0(p_Val2_6_2_reg_1306[3]),
        .O(\p_Val2_8_4_reg_1331[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_4_reg_1331[3]_i_3 
       (.I0(p_Val2_6_2_reg_1306[2]),
        .O(\p_Val2_8_4_reg_1331[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_4_reg_1331[3]_i_4 
       (.I0(p_Val2_6_2_reg_1306[1]),
        .O(\p_Val2_8_4_reg_1331[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_4_reg_1331[3]_i_5 
       (.I0(p_Val2_6_2_reg_1306[0]),
        .O(\p_Val2_8_4_reg_1331[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_4_reg_1331[7]_i_2 
       (.I0(p_Val2_6_2_reg_1306[7]),
        .O(\p_Val2_8_4_reg_1331[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_4_reg_1331[7]_i_3 
       (.I0(p_Val2_6_2_reg_1306[6]),
        .O(\p_Val2_8_4_reg_1331[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_4_reg_1331[7]_i_4 
       (.I0(p_Val2_6_2_reg_1306[5]),
        .O(\p_Val2_8_4_reg_1331[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_4_reg_1331[7]_i_5 
       (.I0(p_Val2_6_2_reg_1306[4]),
        .O(\p_Val2_8_4_reg_1331[7]_i_5_n_0 ));
  FDRE \p_Val2_8_4_reg_1331_reg[0] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_4_fu_397_p2[0]),
        .Q(tmp_25_fu_442_p3[13]),
        .R(1'b0));
  FDRE \p_Val2_8_4_reg_1331_reg[10] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_4_fu_397_p2[10]),
        .Q(tmp_25_fu_442_p3[23]),
        .R(1'b0));
  FDRE \p_Val2_8_4_reg_1331_reg[11] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_4_fu_397_p2[11]),
        .Q(tmp_25_fu_442_p3[24]),
        .R(1'b0));
  CARRY4 \p_Val2_8_4_reg_1331_reg[11]_i_1 
       (.CI(\p_Val2_8_4_reg_1331_reg[7]_i_1_n_0 ),
        .CO({\p_Val2_8_4_reg_1331_reg[11]_i_1_n_0 ,\p_Val2_8_4_reg_1331_reg[11]_i_1_n_1 ,\p_Val2_8_4_reg_1331_reg[11]_i_1_n_2 ,\p_Val2_8_4_reg_1331_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_2_reg_1306[11:8]),
        .O(p_Val2_8_4_fu_397_p2[11:8]),
        .S({\p_Val2_8_4_reg_1331[11]_i_2_n_0 ,\p_Val2_8_4_reg_1331[11]_i_3_n_0 ,\p_Val2_8_4_reg_1331[11]_i_4_n_0 ,\p_Val2_8_4_reg_1331[11]_i_5_n_0 }));
  FDRE \p_Val2_8_4_reg_1331_reg[12] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_4_fu_397_p2[12]),
        .Q(tmp_25_fu_442_p3[25]),
        .R(1'b0));
  FDRE \p_Val2_8_4_reg_1331_reg[13] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_4_fu_397_p2[13]),
        .Q(tmp_25_fu_442_p3[26]),
        .R(1'b0));
  FDRE \p_Val2_8_4_reg_1331_reg[14] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_4_fu_397_p2[14]),
        .Q(tmp_25_fu_442_p3[27]),
        .R(1'b0));
  FDRE \p_Val2_8_4_reg_1331_reg[15] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_4_fu_397_p2[15]),
        .Q(tmp_25_fu_442_p3[28]),
        .R(1'b0));
  CARRY4 \p_Val2_8_4_reg_1331_reg[15]_i_1 
       (.CI(\p_Val2_8_4_reg_1331_reg[11]_i_1_n_0 ),
        .CO({\p_Val2_8_4_reg_1331_reg[15]_i_1_n_0 ,\p_Val2_8_4_reg_1331_reg[15]_i_1_n_1 ,\p_Val2_8_4_reg_1331_reg[15]_i_1_n_2 ,\p_Val2_8_4_reg_1331_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_2_reg_1306[15:12]),
        .O(p_Val2_8_4_fu_397_p2[15:12]),
        .S({\p_Val2_8_4_reg_1331[15]_i_2_n_0 ,\p_Val2_8_4_reg_1331[15]_i_3_n_0 ,\p_Val2_8_4_reg_1331[15]_i_4_n_0 ,\p_Val2_8_4_reg_1331[15]_i_5_n_0 }));
  FDRE \p_Val2_8_4_reg_1331_reg[16] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_4_fu_397_p2[16]),
        .Q(tmp_25_fu_442_p3[29]),
        .R(1'b0));
  FDRE \p_Val2_8_4_reg_1331_reg[17] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_4_fu_397_p2[17]),
        .Q(tmp_25_fu_442_p3[30]),
        .R(1'b0));
  FDRE \p_Val2_8_4_reg_1331_reg[18] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_4_fu_397_p2[18]),
        .Q(tmp_25_fu_442_p3[31]),
        .R(1'b0));
  FDRE \p_Val2_8_4_reg_1331_reg[19] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_4_fu_397_p2[19]),
        .Q(tmp_25_fu_442_p3[32]),
        .R(1'b0));
  CARRY4 \p_Val2_8_4_reg_1331_reg[19]_i_1 
       (.CI(\p_Val2_8_4_reg_1331_reg[15]_i_1_n_0 ),
        .CO({\p_Val2_8_4_reg_1331_reg[19]_i_1_n_0 ,\p_Val2_8_4_reg_1331_reg[19]_i_1_n_1 ,\p_Val2_8_4_reg_1331_reg[19]_i_1_n_2 ,\p_Val2_8_4_reg_1331_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_2_reg_1306[19:16]),
        .O(p_Val2_8_4_fu_397_p2[19:16]),
        .S({\p_Val2_8_4_reg_1331[19]_i_2_n_0 ,\p_Val2_8_4_reg_1331[19]_i_3_n_0 ,\p_Val2_8_4_reg_1331[19]_i_4_n_0 ,\p_Val2_8_4_reg_1331[19]_i_5_n_0 }));
  FDRE \p_Val2_8_4_reg_1331_reg[1] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_4_fu_397_p2[1]),
        .Q(tmp_25_fu_442_p3[14]),
        .R(1'b0));
  FDRE \p_Val2_8_4_reg_1331_reg[20] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_4_fu_397_p2[20]),
        .Q(tmp_25_fu_442_p3[33]),
        .R(1'b0));
  FDRE \p_Val2_8_4_reg_1331_reg[21] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_4_fu_397_p2[21]),
        .Q(tmp_25_fu_442_p3[34]),
        .R(1'b0));
  FDRE \p_Val2_8_4_reg_1331_reg[22] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_4_fu_397_p2[22]),
        .Q(tmp_25_fu_442_p3[35]),
        .R(1'b0));
  FDRE \p_Val2_8_4_reg_1331_reg[23] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_4_fu_397_p2[23]),
        .Q(tmp_25_fu_442_p3[36]),
        .R(1'b0));
  CARRY4 \p_Val2_8_4_reg_1331_reg[23]_i_1 
       (.CI(\p_Val2_8_4_reg_1331_reg[19]_i_1_n_0 ),
        .CO({\p_Val2_8_4_reg_1331_reg[23]_i_1_n_0 ,\p_Val2_8_4_reg_1331_reg[23]_i_1_n_1 ,\p_Val2_8_4_reg_1331_reg[23]_i_1_n_2 ,\p_Val2_8_4_reg_1331_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_2_reg_1306[23:20]),
        .O(p_Val2_8_4_fu_397_p2[23:20]),
        .S({\p_Val2_8_4_reg_1331[23]_i_2_n_0 ,\p_Val2_8_4_reg_1331[23]_i_3_n_0 ,\p_Val2_8_4_reg_1331[23]_i_4_n_0 ,\p_Val2_8_4_reg_1331[23]_i_5_n_0 }));
  FDRE \p_Val2_8_4_reg_1331_reg[24] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_4_fu_397_p2[24]),
        .Q(tmp_25_fu_442_p3[37]),
        .R(1'b0));
  FDRE \p_Val2_8_4_reg_1331_reg[25] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_4_fu_397_p2[25]),
        .Q(tmp_25_fu_442_p3[38]),
        .R(1'b0));
  FDRE \p_Val2_8_4_reg_1331_reg[26] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_4_fu_397_p2[26]),
        .Q(tmp_25_fu_442_p3[39]),
        .R(1'b0));
  FDRE \p_Val2_8_4_reg_1331_reg[27] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_4_fu_397_p2[27]),
        .Q(tmp_25_fu_442_p3[40]),
        .R(1'b0));
  CARRY4 \p_Val2_8_4_reg_1331_reg[27]_i_1 
       (.CI(\p_Val2_8_4_reg_1331_reg[23]_i_1_n_0 ),
        .CO({\p_Val2_8_4_reg_1331_reg[27]_i_1_n_0 ,\p_Val2_8_4_reg_1331_reg[27]_i_1_n_1 ,\p_Val2_8_4_reg_1331_reg[27]_i_1_n_2 ,\p_Val2_8_4_reg_1331_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_shl_cast_reg_1288_reg__0[13],p_Val2_6_2_reg_1306[26:24]}),
        .O(p_Val2_8_4_fu_397_p2[27:24]),
        .S({\p_Val2_8_4_reg_1331[27]_i_2_n_0 ,\p_Val2_8_4_reg_1331[27]_i_3_n_0 ,\p_Val2_8_4_reg_1331[27]_i_4_n_0 ,\p_Val2_8_4_reg_1331[27]_i_5_n_0 }));
  FDRE \p_Val2_8_4_reg_1331_reg[2] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_4_fu_397_p2[2]),
        .Q(tmp_25_fu_442_p3[15]),
        .R(1'b0));
  FDRE \p_Val2_8_4_reg_1331_reg[3] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_4_fu_397_p2[3]),
        .Q(tmp_25_fu_442_p3[16]),
        .R(1'b0));
  CARRY4 \p_Val2_8_4_reg_1331_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_8_4_reg_1331_reg[3]_i_1_n_0 ,\p_Val2_8_4_reg_1331_reg[3]_i_1_n_1 ,\p_Val2_8_4_reg_1331_reg[3]_i_1_n_2 ,\p_Val2_8_4_reg_1331_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(p_Val2_6_2_reg_1306[3:0]),
        .O(p_Val2_8_4_fu_397_p2[3:0]),
        .S({\p_Val2_8_4_reg_1331[3]_i_2_n_0 ,\p_Val2_8_4_reg_1331[3]_i_3_n_0 ,\p_Val2_8_4_reg_1331[3]_i_4_n_0 ,\p_Val2_8_4_reg_1331[3]_i_5_n_0 }));
  FDRE \p_Val2_8_4_reg_1331_reg[4] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_4_fu_397_p2[4]),
        .Q(tmp_25_fu_442_p3[17]),
        .R(1'b0));
  FDRE \p_Val2_8_4_reg_1331_reg[5] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_4_fu_397_p2[5]),
        .Q(tmp_25_fu_442_p3[18]),
        .R(1'b0));
  FDRE \p_Val2_8_4_reg_1331_reg[6] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_4_fu_397_p2[6]),
        .Q(tmp_25_fu_442_p3[19]),
        .R(1'b0));
  FDRE \p_Val2_8_4_reg_1331_reg[7] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_4_fu_397_p2[7]),
        .Q(tmp_25_fu_442_p3[20]),
        .R(1'b0));
  CARRY4 \p_Val2_8_4_reg_1331_reg[7]_i_1 
       (.CI(\p_Val2_8_4_reg_1331_reg[3]_i_1_n_0 ),
        .CO({\p_Val2_8_4_reg_1331_reg[7]_i_1_n_0 ,\p_Val2_8_4_reg_1331_reg[7]_i_1_n_1 ,\p_Val2_8_4_reg_1331_reg[7]_i_1_n_2 ,\p_Val2_8_4_reg_1331_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_2_reg_1306[7:4]),
        .O(p_Val2_8_4_fu_397_p2[7:4]),
        .S({\p_Val2_8_4_reg_1331[7]_i_2_n_0 ,\p_Val2_8_4_reg_1331[7]_i_3_n_0 ,\p_Val2_8_4_reg_1331[7]_i_4_n_0 ,\p_Val2_8_4_reg_1331[7]_i_5_n_0 }));
  FDRE \p_Val2_8_4_reg_1331_reg[8] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_4_fu_397_p2[8]),
        .Q(tmp_25_fu_442_p3[21]),
        .R(1'b0));
  FDRE \p_Val2_8_4_reg_1331_reg[9] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_4_fu_397_p2[9]),
        .Q(tmp_25_fu_442_p3[22]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_6_reg_1342[13]_i_1 
       (.I0(p_shl_cast_reg_1288_reg__0[0]),
        .I1(p_Val2_6_3_reg_1311[13]),
        .O(p_Val2_8_6_fu_413_p2[13]));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_6_reg_1342[16]_i_2 
       (.I0(p_shl_cast_reg_1288_reg__0[3]),
        .I1(p_Val2_6_3_reg_1311[16]),
        .O(\p_Val2_8_6_reg_1342[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_6_reg_1342[16]_i_3 
       (.I0(p_shl_cast_reg_1288_reg__0[2]),
        .I1(p_Val2_6_3_reg_1311[15]),
        .O(\p_Val2_8_6_reg_1342[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_6_reg_1342[16]_i_4 
       (.I0(p_shl_cast_reg_1288_reg__0[1]),
        .I1(p_Val2_6_3_reg_1311[14]),
        .O(\p_Val2_8_6_reg_1342[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_6_reg_1342[16]_i_5 
       (.I0(p_shl_cast_reg_1288_reg__0[0]),
        .I1(p_Val2_6_3_reg_1311[13]),
        .O(\p_Val2_8_6_reg_1342[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_6_reg_1342[20]_i_2 
       (.I0(p_shl_cast_reg_1288_reg__0[7]),
        .I1(p_Val2_6_3_reg_1311[20]),
        .O(\p_Val2_8_6_reg_1342[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_6_reg_1342[20]_i_3 
       (.I0(p_shl_cast_reg_1288_reg__0[6]),
        .I1(p_Val2_6_3_reg_1311[19]),
        .O(\p_Val2_8_6_reg_1342[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_6_reg_1342[20]_i_4 
       (.I0(p_shl_cast_reg_1288_reg__0[5]),
        .I1(p_Val2_6_3_reg_1311[18]),
        .O(\p_Val2_8_6_reg_1342[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_6_reg_1342[20]_i_5 
       (.I0(p_shl_cast_reg_1288_reg__0[4]),
        .I1(p_Val2_6_3_reg_1311[17]),
        .O(\p_Val2_8_6_reg_1342[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_6_reg_1342[24]_i_2 
       (.I0(p_shl_cast_reg_1288_reg__0[11]),
        .I1(p_Val2_6_3_reg_1311[24]),
        .O(\p_Val2_8_6_reg_1342[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_6_reg_1342[24]_i_3 
       (.I0(p_shl_cast_reg_1288_reg__0[10]),
        .I1(p_Val2_6_3_reg_1311[23]),
        .O(\p_Val2_8_6_reg_1342[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_6_reg_1342[24]_i_4 
       (.I0(p_shl_cast_reg_1288_reg__0[9]),
        .I1(p_Val2_6_3_reg_1311[22]),
        .O(\p_Val2_8_6_reg_1342[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_6_reg_1342[24]_i_5 
       (.I0(p_shl_cast_reg_1288_reg__0[8]),
        .I1(p_Val2_6_3_reg_1311[21]),
        .O(\p_Val2_8_6_reg_1342[24]_i_5_n_0 ));
  FDRE \p_Val2_8_6_reg_1342_reg[0] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_3_reg_1311[0]),
        .Q(tmp_31_fu_459_p3[13]),
        .R(1'b0));
  FDRE \p_Val2_8_6_reg_1342_reg[10] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_3_reg_1311[10]),
        .Q(tmp_31_fu_459_p3[23]),
        .R(1'b0));
  FDRE \p_Val2_8_6_reg_1342_reg[11] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_3_reg_1311[11]),
        .Q(tmp_31_fu_459_p3[24]),
        .R(1'b0));
  FDRE \p_Val2_8_6_reg_1342_reg[12] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_3_reg_1311[12]),
        .Q(tmp_31_fu_459_p3[25]),
        .R(1'b0));
  FDRE \p_Val2_8_6_reg_1342_reg[13] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_6_fu_413_p2[13]),
        .Q(tmp_31_fu_459_p3[26]),
        .R(1'b0));
  FDRE \p_Val2_8_6_reg_1342_reg[14] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_6_fu_413_p2[14]),
        .Q(tmp_31_fu_459_p3[27]),
        .R(1'b0));
  FDRE \p_Val2_8_6_reg_1342_reg[15] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_6_fu_413_p2[15]),
        .Q(tmp_31_fu_459_p3[28]),
        .R(1'b0));
  FDRE \p_Val2_8_6_reg_1342_reg[16] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_6_fu_413_p2[16]),
        .Q(tmp_31_fu_459_p3[29]),
        .R(1'b0));
  CARRY4 \p_Val2_8_6_reg_1342_reg[16]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_8_6_reg_1342_reg[16]_i_1_n_0 ,\p_Val2_8_6_reg_1342_reg[16]_i_1_n_1 ,\p_Val2_8_6_reg_1342_reg[16]_i_1_n_2 ,\p_Val2_8_6_reg_1342_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_shl_cast_reg_1288_reg__0[3:0]),
        .O({p_Val2_8_6_fu_413_p2[16:14],\NLW_p_Val2_8_6_reg_1342_reg[16]_i_1_O_UNCONNECTED [0]}),
        .S({\p_Val2_8_6_reg_1342[16]_i_2_n_0 ,\p_Val2_8_6_reg_1342[16]_i_3_n_0 ,\p_Val2_8_6_reg_1342[16]_i_4_n_0 ,\p_Val2_8_6_reg_1342[16]_i_5_n_0 }));
  FDRE \p_Val2_8_6_reg_1342_reg[17] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_6_fu_413_p2[17]),
        .Q(tmp_31_fu_459_p3[30]),
        .R(1'b0));
  FDRE \p_Val2_8_6_reg_1342_reg[18] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_6_fu_413_p2[18]),
        .Q(tmp_31_fu_459_p3[31]),
        .R(1'b0));
  FDRE \p_Val2_8_6_reg_1342_reg[19] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_6_fu_413_p2[19]),
        .Q(tmp_31_fu_459_p3[32]),
        .R(1'b0));
  FDRE \p_Val2_8_6_reg_1342_reg[1] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_3_reg_1311[1]),
        .Q(tmp_31_fu_459_p3[14]),
        .R(1'b0));
  FDRE \p_Val2_8_6_reg_1342_reg[20] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_6_fu_413_p2[20]),
        .Q(tmp_31_fu_459_p3[33]),
        .R(1'b0));
  CARRY4 \p_Val2_8_6_reg_1342_reg[20]_i_1 
       (.CI(\p_Val2_8_6_reg_1342_reg[16]_i_1_n_0 ),
        .CO({\p_Val2_8_6_reg_1342_reg[20]_i_1_n_0 ,\p_Val2_8_6_reg_1342_reg[20]_i_1_n_1 ,\p_Val2_8_6_reg_1342_reg[20]_i_1_n_2 ,\p_Val2_8_6_reg_1342_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_shl_cast_reg_1288_reg__0[7:4]),
        .O(p_Val2_8_6_fu_413_p2[20:17]),
        .S({\p_Val2_8_6_reg_1342[20]_i_2_n_0 ,\p_Val2_8_6_reg_1342[20]_i_3_n_0 ,\p_Val2_8_6_reg_1342[20]_i_4_n_0 ,\p_Val2_8_6_reg_1342[20]_i_5_n_0 }));
  FDRE \p_Val2_8_6_reg_1342_reg[21] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_6_fu_413_p2[21]),
        .Q(tmp_31_fu_459_p3[34]),
        .R(1'b0));
  FDRE \p_Val2_8_6_reg_1342_reg[22] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_6_fu_413_p2[22]),
        .Q(tmp_31_fu_459_p3[35]),
        .R(1'b0));
  FDRE \p_Val2_8_6_reg_1342_reg[23] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_6_fu_413_p2[23]),
        .Q(tmp_31_fu_459_p3[36]),
        .R(1'b0));
  FDRE \p_Val2_8_6_reg_1342_reg[24] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_6_fu_413_p2[24]),
        .Q(tmp_31_fu_459_p3[37]),
        .R(1'b0));
  CARRY4 \p_Val2_8_6_reg_1342_reg[24]_i_1 
       (.CI(\p_Val2_8_6_reg_1342_reg[20]_i_1_n_0 ),
        .CO({\p_Val2_8_6_reg_1342_reg[24]_i_1_n_0 ,\p_Val2_8_6_reg_1342_reg[24]_i_1_n_1 ,\p_Val2_8_6_reg_1342_reg[24]_i_1_n_2 ,\p_Val2_8_6_reg_1342_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_shl_cast_reg_1288_reg__0[11:8]),
        .O(p_Val2_8_6_fu_413_p2[24:21]),
        .S({\p_Val2_8_6_reg_1342[24]_i_2_n_0 ,\p_Val2_8_6_reg_1342[24]_i_3_n_0 ,\p_Val2_8_6_reg_1342[24]_i_4_n_0 ,\p_Val2_8_6_reg_1342[24]_i_5_n_0 }));
  FDRE \p_Val2_8_6_reg_1342_reg[25] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_6_fu_413_p2[25]),
        .Q(tmp_31_fu_459_p3[38]),
        .R(1'b0));
  FDRE \p_Val2_8_6_reg_1342_reg[26] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_6_fu_413_p2[26]),
        .Q(tmp_31_fu_459_p3[39]),
        .R(1'b0));
  FDRE \p_Val2_8_6_reg_1342_reg[27] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_6_fu_413_p2[27]),
        .Q(tmp_31_fu_459_p3[40]),
        .R(1'b0));
  FDRE \p_Val2_8_6_reg_1342_reg[2] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_3_reg_1311[2]),
        .Q(tmp_31_fu_459_p3[15]),
        .R(1'b0));
  FDRE \p_Val2_8_6_reg_1342_reg[3] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_3_reg_1311[3]),
        .Q(tmp_31_fu_459_p3[16]),
        .R(1'b0));
  FDRE \p_Val2_8_6_reg_1342_reg[4] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_3_reg_1311[4]),
        .Q(tmp_31_fu_459_p3[17]),
        .R(1'b0));
  FDRE \p_Val2_8_6_reg_1342_reg[5] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_3_reg_1311[5]),
        .Q(tmp_31_fu_459_p3[18]),
        .R(1'b0));
  FDRE \p_Val2_8_6_reg_1342_reg[6] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_3_reg_1311[6]),
        .Q(tmp_31_fu_459_p3[19]),
        .R(1'b0));
  FDRE \p_Val2_8_6_reg_1342_reg[7] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_3_reg_1311[7]),
        .Q(tmp_31_fu_459_p3[20]),
        .R(1'b0));
  FDRE \p_Val2_8_6_reg_1342_reg[8] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_3_reg_1311[8]),
        .Q(tmp_31_fu_459_p3[21]),
        .R(1'b0));
  FDRE \p_Val2_8_6_reg_1342_reg[9] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_3_reg_1311[9]),
        .Q(tmp_31_fu_459_p3[22]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_8_reg_1277[15]_i_2 
       (.I0(\p_Val2_8_2_reg_1242_reg_n_0_[15] ),
        .O(\p_Val2_8_8_reg_1277[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_8_reg_1277[15]_i_3 
       (.I0(\p_Val2_8_2_reg_1242_reg_n_0_[14] ),
        .O(\p_Val2_8_8_reg_1277[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_8_reg_1277[15]_i_4 
       (.I0(\p_Val2_8_2_reg_1242_reg_n_0_[13] ),
        .O(\p_Val2_8_8_reg_1277[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_8_reg_1277[19]_i_2 
       (.I0(\p_Val2_8_2_reg_1242_reg_n_0_[19] ),
        .O(\p_Val2_8_8_reg_1277[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_8_reg_1277[19]_i_3 
       (.I0(\p_Val2_8_2_reg_1242_reg_n_0_[18] ),
        .O(\p_Val2_8_8_reg_1277[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_8_reg_1277[19]_i_4 
       (.I0(\p_Val2_8_2_reg_1242_reg_n_0_[17] ),
        .O(\p_Val2_8_8_reg_1277[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_8_reg_1277[19]_i_5 
       (.I0(\p_Val2_8_2_reg_1242_reg_n_0_[16] ),
        .O(\p_Val2_8_8_reg_1277[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_8_reg_1277[23]_i_2 
       (.I0(\p_Val2_8_2_reg_1242_reg_n_0_[23] ),
        .O(\p_Val2_8_8_reg_1277[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_8_reg_1277[23]_i_3 
       (.I0(\p_Val2_8_2_reg_1242_reg_n_0_[22] ),
        .O(\p_Val2_8_8_reg_1277[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_8_reg_1277[23]_i_4 
       (.I0(\p_Val2_8_2_reg_1242_reg_n_0_[21] ),
        .O(\p_Val2_8_8_reg_1277[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_8_reg_1277[23]_i_5 
       (.I0(\p_Val2_8_2_reg_1242_reg_n_0_[20] ),
        .O(\p_Val2_8_8_reg_1277[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_8_reg_1277[27]_i_2 
       (.I0(tmp_51_reg_1248),
        .O(\p_Val2_8_8_reg_1277[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_8_reg_1277[27]_i_3 
       (.I0(\p_Val2_8_2_reg_1242_reg_n_0_[26] ),
        .O(\p_Val2_8_8_reg_1277[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_8_reg_1277[27]_i_4 
       (.I0(\p_Val2_8_2_reg_1242_reg_n_0_[25] ),
        .O(\p_Val2_8_8_reg_1277[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_8_reg_1277[27]_i_5 
       (.I0(\p_Val2_8_2_reg_1242_reg_n_0_[24] ),
        .O(\p_Val2_8_8_reg_1277[27]_i_5_n_0 ));
  FDRE \p_Val2_8_8_reg_1277_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_8_8_fu_314_p2[13]),
        .Q(\p_Val2_8_8_reg_1277_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \p_Val2_8_8_reg_1277_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_8_8_fu_314_p2[14]),
        .Q(\p_Val2_8_8_reg_1277_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \p_Val2_8_8_reg_1277_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_8_8_fu_314_p2[15]),
        .Q(\p_Val2_8_8_reg_1277_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \p_Val2_8_8_reg_1277_reg[15]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_8_8_reg_1277_reg[15]_i_1_n_0 ,\p_Val2_8_8_reg_1277_reg[15]_i_1_n_1 ,\p_Val2_8_8_reg_1277_reg[15]_i_1_n_2 ,\p_Val2_8_8_reg_1277_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({p_Val2_8_8_fu_314_p2[15:13],\NLW_p_Val2_8_8_reg_1277_reg[15]_i_1_O_UNCONNECTED [0]}),
        .S({\p_Val2_8_8_reg_1277[15]_i_2_n_0 ,\p_Val2_8_8_reg_1277[15]_i_3_n_0 ,\p_Val2_8_8_reg_1277[15]_i_4_n_0 ,1'b0}));
  FDRE \p_Val2_8_8_reg_1277_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_8_8_fu_314_p2[16]),
        .Q(\p_Val2_8_8_reg_1277_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \p_Val2_8_8_reg_1277_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_8_8_fu_314_p2[17]),
        .Q(\p_Val2_8_8_reg_1277_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \p_Val2_8_8_reg_1277_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_8_8_fu_314_p2[18]),
        .Q(\p_Val2_8_8_reg_1277_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \p_Val2_8_8_reg_1277_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_8_8_fu_314_p2[19]),
        .Q(\p_Val2_8_8_reg_1277_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \p_Val2_8_8_reg_1277_reg[19]_i_1 
       (.CI(\p_Val2_8_8_reg_1277_reg[15]_i_1_n_0 ),
        .CO({\p_Val2_8_8_reg_1277_reg[19]_i_1_n_0 ,\p_Val2_8_8_reg_1277_reg[19]_i_1_n_1 ,\p_Val2_8_8_reg_1277_reg[19]_i_1_n_2 ,\p_Val2_8_8_reg_1277_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_Val2_8_8_fu_314_p2[19:16]),
        .S({\p_Val2_8_8_reg_1277[19]_i_2_n_0 ,\p_Val2_8_8_reg_1277[19]_i_3_n_0 ,\p_Val2_8_8_reg_1277[19]_i_4_n_0 ,\p_Val2_8_8_reg_1277[19]_i_5_n_0 }));
  FDRE \p_Val2_8_8_reg_1277_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_8_8_fu_314_p2[20]),
        .Q(\p_Val2_8_8_reg_1277_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \p_Val2_8_8_reg_1277_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_8_8_fu_314_p2[21]),
        .Q(\p_Val2_8_8_reg_1277_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \p_Val2_8_8_reg_1277_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_8_8_fu_314_p2[22]),
        .Q(\p_Val2_8_8_reg_1277_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \p_Val2_8_8_reg_1277_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_8_8_fu_314_p2[23]),
        .Q(\p_Val2_8_8_reg_1277_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \p_Val2_8_8_reg_1277_reg[23]_i_1 
       (.CI(\p_Val2_8_8_reg_1277_reg[19]_i_1_n_0 ),
        .CO({\p_Val2_8_8_reg_1277_reg[23]_i_1_n_0 ,\p_Val2_8_8_reg_1277_reg[23]_i_1_n_1 ,\p_Val2_8_8_reg_1277_reg[23]_i_1_n_2 ,\p_Val2_8_8_reg_1277_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_Val2_8_8_fu_314_p2[23:20]),
        .S({\p_Val2_8_8_reg_1277[23]_i_2_n_0 ,\p_Val2_8_8_reg_1277[23]_i_3_n_0 ,\p_Val2_8_8_reg_1277[23]_i_4_n_0 ,\p_Val2_8_8_reg_1277[23]_i_5_n_0 }));
  FDRE \p_Val2_8_8_reg_1277_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_8_8_fu_314_p2[24]),
        .Q(\p_Val2_8_8_reg_1277_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \p_Val2_8_8_reg_1277_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_8_8_fu_314_p2[25]),
        .Q(\p_Val2_8_8_reg_1277_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \p_Val2_8_8_reg_1277_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_8_8_fu_314_p2[26]),
        .Q(\p_Val2_8_8_reg_1277_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \p_Val2_8_8_reg_1277_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_8_8_fu_314_p2[27]),
        .Q(\p_Val2_8_8_reg_1277_reg_n_0_[27] ),
        .R(1'b0));
  CARRY4 \p_Val2_8_8_reg_1277_reg[27]_i_1 
       (.CI(\p_Val2_8_8_reg_1277_reg[23]_i_1_n_0 ),
        .CO({\p_Val2_8_8_reg_1277_reg[27]_i_1_n_0 ,\p_Val2_8_8_reg_1277_reg[27]_i_1_n_1 ,\p_Val2_8_8_reg_1277_reg[27]_i_1_n_2 ,\p_Val2_8_8_reg_1277_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_51_reg_1248,1'b0,1'b0,1'b0}),
        .O(p_Val2_8_8_fu_314_p2[27:24]),
        .S({\p_Val2_8_8_reg_1277[27]_i_2_n_0 ,\p_Val2_8_8_reg_1277[27]_i_3_n_0 ,\p_Val2_8_8_reg_1277[27]_i_4_n_0 ,\p_Val2_8_8_reg_1277[27]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_s_reg_1295[11]_i_2 
       (.I0(p_Val2_6_reg_1261[11]),
        .O(\p_Val2_8_s_reg_1295[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_s_reg_1295[11]_i_3 
       (.I0(p_Val2_6_reg_1261[10]),
        .O(\p_Val2_8_s_reg_1295[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_s_reg_1295[11]_i_4 
       (.I0(p_Val2_6_reg_1261[9]),
        .O(\p_Val2_8_s_reg_1295[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_s_reg_1295[11]_i_5 
       (.I0(p_Val2_6_reg_1261[8]),
        .O(\p_Val2_8_s_reg_1295[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_8_s_reg_1295[15]_i_2 
       (.I0(p_Val2_6_reg_1261[15]),
        .I1(p_shl_reg_1232_reg__0[2]),
        .O(\p_Val2_8_s_reg_1295[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_8_s_reg_1295[15]_i_3 
       (.I0(p_Val2_6_reg_1261[14]),
        .I1(p_shl_reg_1232_reg__0[1]),
        .O(\p_Val2_8_s_reg_1295[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_8_s_reg_1295[15]_i_4 
       (.I0(p_Val2_6_reg_1261[13]),
        .I1(p_shl_reg_1232_reg__0[0]),
        .O(\p_Val2_8_s_reg_1295[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_s_reg_1295[15]_i_5 
       (.I0(p_Val2_6_reg_1261[12]),
        .O(\p_Val2_8_s_reg_1295[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_8_s_reg_1295[19]_i_2 
       (.I0(p_Val2_6_reg_1261[19]),
        .I1(p_shl_reg_1232_reg__0[6]),
        .O(\p_Val2_8_s_reg_1295[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_8_s_reg_1295[19]_i_3 
       (.I0(p_Val2_6_reg_1261[18]),
        .I1(p_shl_reg_1232_reg__0[5]),
        .O(\p_Val2_8_s_reg_1295[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_8_s_reg_1295[19]_i_4 
       (.I0(p_Val2_6_reg_1261[17]),
        .I1(p_shl_reg_1232_reg__0[4]),
        .O(\p_Val2_8_s_reg_1295[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_8_s_reg_1295[19]_i_5 
       (.I0(p_Val2_6_reg_1261[16]),
        .I1(p_shl_reg_1232_reg__0[3]),
        .O(\p_Val2_8_s_reg_1295[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_8_s_reg_1295[23]_i_2 
       (.I0(p_Val2_6_reg_1261[23]),
        .I1(p_shl_reg_1232_reg__0[10]),
        .O(\p_Val2_8_s_reg_1295[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_8_s_reg_1295[23]_i_3 
       (.I0(p_Val2_6_reg_1261[22]),
        .I1(p_shl_reg_1232_reg__0[9]),
        .O(\p_Val2_8_s_reg_1295[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_8_s_reg_1295[23]_i_4 
       (.I0(p_Val2_6_reg_1261[21]),
        .I1(p_shl_reg_1232_reg__0[8]),
        .O(\p_Val2_8_s_reg_1295[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_8_s_reg_1295[23]_i_5 
       (.I0(p_Val2_6_reg_1261[20]),
        .I1(p_shl_reg_1232_reg__0[7]),
        .O(\p_Val2_8_s_reg_1295[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_8_s_reg_1295[27]_i_2 
       (.I0(p_shl_reg_1232_reg__0[13]),
        .I1(p_Val2_6_reg_1261[27]),
        .O(\p_Val2_8_s_reg_1295[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_8_s_reg_1295[27]_i_3 
       (.I0(p_shl_reg_1232_reg__0[13]),
        .I1(p_Val2_6_reg_1261[26]),
        .O(\p_Val2_8_s_reg_1295[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_8_s_reg_1295[27]_i_4 
       (.I0(p_Val2_6_reg_1261[25]),
        .I1(p_shl_reg_1232_reg__0[12]),
        .O(\p_Val2_8_s_reg_1295[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_8_s_reg_1295[27]_i_5 
       (.I0(p_Val2_6_reg_1261[24]),
        .I1(p_shl_reg_1232_reg__0[11]),
        .O(\p_Val2_8_s_reg_1295[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_s_reg_1295[3]_i_2 
       (.I0(p_Val2_6_reg_1261[3]),
        .O(\p_Val2_8_s_reg_1295[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_s_reg_1295[3]_i_3 
       (.I0(p_Val2_6_reg_1261[2]),
        .O(\p_Val2_8_s_reg_1295[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_s_reg_1295[3]_i_4 
       (.I0(p_Val2_6_reg_1261[1]),
        .O(\p_Val2_8_s_reg_1295[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_s_reg_1295[3]_i_5 
       (.I0(p_Val2_6_reg_1261[0]),
        .O(\p_Val2_8_s_reg_1295[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_s_reg_1295[7]_i_2 
       (.I0(p_Val2_6_reg_1261[7]),
        .O(\p_Val2_8_s_reg_1295[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_s_reg_1295[7]_i_3 
       (.I0(p_Val2_6_reg_1261[6]),
        .O(\p_Val2_8_s_reg_1295[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_s_reg_1295[7]_i_4 
       (.I0(p_Val2_6_reg_1261[5]),
        .O(\p_Val2_8_s_reg_1295[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_8_s_reg_1295[7]_i_5 
       (.I0(p_Val2_6_reg_1261[4]),
        .O(\p_Val2_8_s_reg_1295[7]_i_5_n_0 ));
  FDRE \p_Val2_8_s_reg_1295_reg[0] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_8_s_fu_334_p2[0]),
        .Q(tmp_2_fu_377_p3[13]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_1295_reg[10] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_8_s_fu_334_p2[10]),
        .Q(tmp_2_fu_377_p3[23]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_1295_reg[11] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_8_s_fu_334_p2[11]),
        .Q(tmp_2_fu_377_p3[24]),
        .R(1'b0));
  CARRY4 \p_Val2_8_s_reg_1295_reg[11]_i_1 
       (.CI(\p_Val2_8_s_reg_1295_reg[7]_i_1_n_0 ),
        .CO({\p_Val2_8_s_reg_1295_reg[11]_i_1_n_0 ,\p_Val2_8_s_reg_1295_reg[11]_i_1_n_1 ,\p_Val2_8_s_reg_1295_reg[11]_i_1_n_2 ,\p_Val2_8_s_reg_1295_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_reg_1261[11:8]),
        .O(p_Val2_8_s_fu_334_p2[11:8]),
        .S({\p_Val2_8_s_reg_1295[11]_i_2_n_0 ,\p_Val2_8_s_reg_1295[11]_i_3_n_0 ,\p_Val2_8_s_reg_1295[11]_i_4_n_0 ,\p_Val2_8_s_reg_1295[11]_i_5_n_0 }));
  FDRE \p_Val2_8_s_reg_1295_reg[12] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_8_s_fu_334_p2[12]),
        .Q(tmp_2_fu_377_p3[25]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_1295_reg[13] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_8_s_fu_334_p2[13]),
        .Q(tmp_2_fu_377_p3[26]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_1295_reg[14] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_8_s_fu_334_p2[14]),
        .Q(tmp_2_fu_377_p3[27]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_1295_reg[15] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_8_s_fu_334_p2[15]),
        .Q(tmp_2_fu_377_p3[28]),
        .R(1'b0));
  CARRY4 \p_Val2_8_s_reg_1295_reg[15]_i_1 
       (.CI(\p_Val2_8_s_reg_1295_reg[11]_i_1_n_0 ),
        .CO({\p_Val2_8_s_reg_1295_reg[15]_i_1_n_0 ,\p_Val2_8_s_reg_1295_reg[15]_i_1_n_1 ,\p_Val2_8_s_reg_1295_reg[15]_i_1_n_2 ,\p_Val2_8_s_reg_1295_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_reg_1261[15:12]),
        .O(p_Val2_8_s_fu_334_p2[15:12]),
        .S({\p_Val2_8_s_reg_1295[15]_i_2_n_0 ,\p_Val2_8_s_reg_1295[15]_i_3_n_0 ,\p_Val2_8_s_reg_1295[15]_i_4_n_0 ,\p_Val2_8_s_reg_1295[15]_i_5_n_0 }));
  FDRE \p_Val2_8_s_reg_1295_reg[16] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_8_s_fu_334_p2[16]),
        .Q(tmp_2_fu_377_p3[29]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_1295_reg[17] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_8_s_fu_334_p2[17]),
        .Q(tmp_2_fu_377_p3[30]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_1295_reg[18] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_8_s_fu_334_p2[18]),
        .Q(tmp_2_fu_377_p3[31]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_1295_reg[19] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_8_s_fu_334_p2[19]),
        .Q(tmp_2_fu_377_p3[32]),
        .R(1'b0));
  CARRY4 \p_Val2_8_s_reg_1295_reg[19]_i_1 
       (.CI(\p_Val2_8_s_reg_1295_reg[15]_i_1_n_0 ),
        .CO({\p_Val2_8_s_reg_1295_reg[19]_i_1_n_0 ,\p_Val2_8_s_reg_1295_reg[19]_i_1_n_1 ,\p_Val2_8_s_reg_1295_reg[19]_i_1_n_2 ,\p_Val2_8_s_reg_1295_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_reg_1261[19:16]),
        .O(p_Val2_8_s_fu_334_p2[19:16]),
        .S({\p_Val2_8_s_reg_1295[19]_i_2_n_0 ,\p_Val2_8_s_reg_1295[19]_i_3_n_0 ,\p_Val2_8_s_reg_1295[19]_i_4_n_0 ,\p_Val2_8_s_reg_1295[19]_i_5_n_0 }));
  FDRE \p_Val2_8_s_reg_1295_reg[1] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_8_s_fu_334_p2[1]),
        .Q(tmp_2_fu_377_p3[14]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_1295_reg[20] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_8_s_fu_334_p2[20]),
        .Q(tmp_2_fu_377_p3[33]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_1295_reg[21] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_8_s_fu_334_p2[21]),
        .Q(tmp_2_fu_377_p3[34]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_1295_reg[22] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_8_s_fu_334_p2[22]),
        .Q(tmp_2_fu_377_p3[35]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_1295_reg[23] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_8_s_fu_334_p2[23]),
        .Q(tmp_2_fu_377_p3[36]),
        .R(1'b0));
  CARRY4 \p_Val2_8_s_reg_1295_reg[23]_i_1 
       (.CI(\p_Val2_8_s_reg_1295_reg[19]_i_1_n_0 ),
        .CO({\p_Val2_8_s_reg_1295_reg[23]_i_1_n_0 ,\p_Val2_8_s_reg_1295_reg[23]_i_1_n_1 ,\p_Val2_8_s_reg_1295_reg[23]_i_1_n_2 ,\p_Val2_8_s_reg_1295_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_reg_1261[23:20]),
        .O(p_Val2_8_s_fu_334_p2[23:20]),
        .S({\p_Val2_8_s_reg_1295[23]_i_2_n_0 ,\p_Val2_8_s_reg_1295[23]_i_3_n_0 ,\p_Val2_8_s_reg_1295[23]_i_4_n_0 ,\p_Val2_8_s_reg_1295[23]_i_5_n_0 }));
  FDRE \p_Val2_8_s_reg_1295_reg[24] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_8_s_fu_334_p2[24]),
        .Q(tmp_2_fu_377_p3[37]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_1295_reg[25] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_8_s_fu_334_p2[25]),
        .Q(tmp_2_fu_377_p3[38]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_1295_reg[26] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_8_s_fu_334_p2[26]),
        .Q(tmp_2_fu_377_p3[39]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_1295_reg[27] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_8_s_fu_334_p2[27]),
        .Q(tmp_2_fu_377_p3[40]),
        .R(1'b0));
  CARRY4 \p_Val2_8_s_reg_1295_reg[27]_i_1 
       (.CI(\p_Val2_8_s_reg_1295_reg[23]_i_1_n_0 ),
        .CO({\p_Val2_8_s_reg_1295_reg[27]_i_1_n_0 ,\p_Val2_8_s_reg_1295_reg[27]_i_1_n_1 ,\p_Val2_8_s_reg_1295_reg[27]_i_1_n_2 ,\p_Val2_8_s_reg_1295_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_shl_reg_1232_reg__0[13],p_Val2_6_reg_1261[26:24]}),
        .O(p_Val2_8_s_fu_334_p2[27:24]),
        .S({\p_Val2_8_s_reg_1295[27]_i_2_n_0 ,\p_Val2_8_s_reg_1295[27]_i_3_n_0 ,\p_Val2_8_s_reg_1295[27]_i_4_n_0 ,\p_Val2_8_s_reg_1295[27]_i_5_n_0 }));
  FDRE \p_Val2_8_s_reg_1295_reg[2] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_8_s_fu_334_p2[2]),
        .Q(tmp_2_fu_377_p3[15]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_1295_reg[3] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_8_s_fu_334_p2[3]),
        .Q(tmp_2_fu_377_p3[16]),
        .R(1'b0));
  CARRY4 \p_Val2_8_s_reg_1295_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_8_s_reg_1295_reg[3]_i_1_n_0 ,\p_Val2_8_s_reg_1295_reg[3]_i_1_n_1 ,\p_Val2_8_s_reg_1295_reg[3]_i_1_n_2 ,\p_Val2_8_s_reg_1295_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(p_Val2_6_reg_1261[3:0]),
        .O(p_Val2_8_s_fu_334_p2[3:0]),
        .S({\p_Val2_8_s_reg_1295[3]_i_2_n_0 ,\p_Val2_8_s_reg_1295[3]_i_3_n_0 ,\p_Val2_8_s_reg_1295[3]_i_4_n_0 ,\p_Val2_8_s_reg_1295[3]_i_5_n_0 }));
  FDRE \p_Val2_8_s_reg_1295_reg[4] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_8_s_fu_334_p2[4]),
        .Q(tmp_2_fu_377_p3[17]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_1295_reg[5] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_8_s_fu_334_p2[5]),
        .Q(tmp_2_fu_377_p3[18]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_1295_reg[6] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_8_s_fu_334_p2[6]),
        .Q(tmp_2_fu_377_p3[19]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_1295_reg[7] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_8_s_fu_334_p2[7]),
        .Q(tmp_2_fu_377_p3[20]),
        .R(1'b0));
  CARRY4 \p_Val2_8_s_reg_1295_reg[7]_i_1 
       (.CI(\p_Val2_8_s_reg_1295_reg[3]_i_1_n_0 ),
        .CO({\p_Val2_8_s_reg_1295_reg[7]_i_1_n_0 ,\p_Val2_8_s_reg_1295_reg[7]_i_1_n_1 ,\p_Val2_8_s_reg_1295_reg[7]_i_1_n_2 ,\p_Val2_8_s_reg_1295_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_reg_1261[7:4]),
        .O(p_Val2_8_s_fu_334_p2[7:4]),
        .S({\p_Val2_8_s_reg_1295[7]_i_2_n_0 ,\p_Val2_8_s_reg_1295[7]_i_3_n_0 ,\p_Val2_8_s_reg_1295[7]_i_4_n_0 ,\p_Val2_8_s_reg_1295[7]_i_5_n_0 }));
  FDRE \p_Val2_8_s_reg_1295_reg[8] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_8_s_fu_334_p2[8]),
        .Q(tmp_2_fu_377_p3[21]),
        .R(1'b0));
  FDRE \p_Val2_8_s_reg_1295_reg[9] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_8_s_fu_334_p2[9]),
        .Q(tmp_2_fu_377_p3[22]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_s_10_reg_1525[13]_i_1 
       (.I0(tmp_5_reg_1484[13]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(neg_ti1_reg_1489[13]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[13] ),
        .O(p_Val2_s_10_fu_739_p2[13]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_s_10_reg_1525[14]_i_2 
       (.I0(tmp_5_reg_1484[16]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(neg_ti1_reg_1489[16]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[16] ),
        .O(\p_Val2_s_10_reg_1525[14]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_s_10_reg_1525[14]_i_3 
       (.I0(tmp_5_reg_1484[15]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(neg_ti1_reg_1489[15]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[15] ),
        .O(\p_Val2_s_10_reg_1525[14]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_s_10_reg_1525[14]_i_4 
       (.I0(tmp_5_reg_1484[14]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(neg_ti1_reg_1489[14]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[14] ),
        .O(\p_Val2_s_10_reg_1525[14]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_s_10_reg_1525[14]_i_5 
       (.I0(tmp_5_reg_1484[13]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(neg_ti1_reg_1489[13]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[13] ),
        .O(\p_Val2_s_10_reg_1525[14]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_s_10_reg_1525[17]_i_2 
       (.I0(tmp_5_reg_1484[20]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(neg_ti1_reg_1489[20]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[20] ),
        .O(\p_Val2_s_10_reg_1525[17]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_s_10_reg_1525[17]_i_3 
       (.I0(tmp_5_reg_1484[19]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(neg_ti1_reg_1489[19]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[19] ),
        .O(\p_Val2_s_10_reg_1525[17]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_s_10_reg_1525[17]_i_4 
       (.I0(tmp_5_reg_1484[18]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(neg_ti1_reg_1489[18]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[18] ),
        .O(\p_Val2_s_10_reg_1525[17]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_s_10_reg_1525[17]_i_5 
       (.I0(tmp_5_reg_1484[17]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(neg_ti1_reg_1489[17]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[17] ),
        .O(\p_Val2_s_10_reg_1525[17]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_s_10_reg_1525[21]_i_2 
       (.I0(tmp_5_reg_1484[24]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(neg_ti1_reg_1489[24]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[24] ),
        .O(\p_Val2_s_10_reg_1525[21]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_s_10_reg_1525[21]_i_3 
       (.I0(tmp_5_reg_1484[23]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(neg_ti1_reg_1489[23]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[23] ),
        .O(\p_Val2_s_10_reg_1525[21]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_s_10_reg_1525[21]_i_4 
       (.I0(tmp_5_reg_1484[22]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(neg_ti1_reg_1489[22]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[22] ),
        .O(\p_Val2_s_10_reg_1525[21]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_s_10_reg_1525[21]_i_5 
       (.I0(tmp_5_reg_1484[21]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(neg_ti1_reg_1489[21]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[21] ),
        .O(\p_Val2_s_10_reg_1525[21]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_s_10_reg_1525[25]_i_2 
       (.I0(tmp_15_cast_reg_14440),
        .O(\p_Val2_s_10_reg_1525[25]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB7)) 
    \p_Val2_s_10_reg_1525[25]_i_3 
       (.I0(neg_ti1_reg_1489[27]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(neg_ti1_reg_1489[28]),
        .O(\p_Val2_s_10_reg_1525[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_s_10_reg_1525[25]_i_4 
       (.I0(tmp_15_cast_reg_14440),
        .I1(tmp_5_reg_1484[27]),
        .I2(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I3(neg_ti1_reg_1489[27]),
        .O(\p_Val2_s_10_reg_1525[25]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_s_10_reg_1525[25]_i_5 
       (.I0(tmp_15_cast_reg_14440),
        .I1(tmp_5_reg_1484[26]),
        .I2(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I3(neg_ti1_reg_1489[26]),
        .O(\p_Val2_s_10_reg_1525[25]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_Val2_s_10_reg_1525[25]_i_6 
       (.I0(tmp_5_reg_1484[25]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(neg_ti1_reg_1489[25]),
        .I3(\tmp_15_cast_reg_1444_reg_n_0_[25] ),
        .O(\p_Val2_s_10_reg_1525[25]_i_6_n_0 ));
  FDRE \p_Val2_s_10_reg_1525_reg[13] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_s_10_fu_739_p2[13]),
        .Q(p_Val2_s_10_reg_1525[13]),
        .R(1'b0));
  FDRE \p_Val2_s_10_reg_1525_reg[14] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_s_10_fu_739_p2[14]),
        .Q(p_Val2_s_10_reg_1525[14]),
        .R(1'b0));
  CARRY4 \p_Val2_s_10_reg_1525_reg[14]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_s_10_reg_1525_reg[14]_i_1_n_0 ,\p_Val2_s_10_reg_1525_reg[14]_i_1_n_1 ,\p_Val2_s_10_reg_1525_reg[14]_i_1_n_2 ,\p_Val2_s_10_reg_1525_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_15_cast_reg_1444_reg_n_0_[16] ,\tmp_15_cast_reg_1444_reg_n_0_[15] ,\tmp_15_cast_reg_1444_reg_n_0_[14] ,\tmp_15_cast_reg_1444_reg_n_0_[13] }),
        .O({p_Val2_s_10_fu_739_p2[16:14],\NLW_p_Val2_s_10_reg_1525_reg[14]_i_1_O_UNCONNECTED [0]}),
        .S({\p_Val2_s_10_reg_1525[14]_i_2_n_0 ,\p_Val2_s_10_reg_1525[14]_i_3_n_0 ,\p_Val2_s_10_reg_1525[14]_i_4_n_0 ,\p_Val2_s_10_reg_1525[14]_i_5_n_0 }));
  FDRE \p_Val2_s_10_reg_1525_reg[15] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_s_10_fu_739_p2[15]),
        .Q(p_Val2_s_10_reg_1525[15]),
        .R(1'b0));
  FDRE \p_Val2_s_10_reg_1525_reg[16] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_s_10_fu_739_p2[16]),
        .Q(p_Val2_s_10_reg_1525[16]),
        .R(1'b0));
  FDRE \p_Val2_s_10_reg_1525_reg[17] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_s_10_fu_739_p2[17]),
        .Q(p_Val2_s_10_reg_1525[17]),
        .R(1'b0));
  CARRY4 \p_Val2_s_10_reg_1525_reg[17]_i_1 
       (.CI(\p_Val2_s_10_reg_1525_reg[14]_i_1_n_0 ),
        .CO({\p_Val2_s_10_reg_1525_reg[17]_i_1_n_0 ,\p_Val2_s_10_reg_1525_reg[17]_i_1_n_1 ,\p_Val2_s_10_reg_1525_reg[17]_i_1_n_2 ,\p_Val2_s_10_reg_1525_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_15_cast_reg_1444_reg_n_0_[20] ,\tmp_15_cast_reg_1444_reg_n_0_[19] ,\tmp_15_cast_reg_1444_reg_n_0_[18] ,\tmp_15_cast_reg_1444_reg_n_0_[17] }),
        .O(p_Val2_s_10_fu_739_p2[20:17]),
        .S({\p_Val2_s_10_reg_1525[17]_i_2_n_0 ,\p_Val2_s_10_reg_1525[17]_i_3_n_0 ,\p_Val2_s_10_reg_1525[17]_i_4_n_0 ,\p_Val2_s_10_reg_1525[17]_i_5_n_0 }));
  FDRE \p_Val2_s_10_reg_1525_reg[18] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_s_10_fu_739_p2[18]),
        .Q(p_Val2_s_10_reg_1525[18]),
        .R(1'b0));
  FDRE \p_Val2_s_10_reg_1525_reg[19] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_s_10_fu_739_p2[19]),
        .Q(p_Val2_s_10_reg_1525[19]),
        .R(1'b0));
  FDRE \p_Val2_s_10_reg_1525_reg[20] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_s_10_fu_739_p2[20]),
        .Q(p_Val2_s_10_reg_1525[20]),
        .R(1'b0));
  FDRE \p_Val2_s_10_reg_1525_reg[21] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_s_10_fu_739_p2[21]),
        .Q(p_Val2_s_10_reg_1525[21]),
        .R(1'b0));
  CARRY4 \p_Val2_s_10_reg_1525_reg[21]_i_1 
       (.CI(\p_Val2_s_10_reg_1525_reg[17]_i_1_n_0 ),
        .CO({\p_Val2_s_10_reg_1525_reg[21]_i_1_n_0 ,\p_Val2_s_10_reg_1525_reg[21]_i_1_n_1 ,\p_Val2_s_10_reg_1525_reg[21]_i_1_n_2 ,\p_Val2_s_10_reg_1525_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_15_cast_reg_1444_reg_n_0_[24] ,\tmp_15_cast_reg_1444_reg_n_0_[23] ,\tmp_15_cast_reg_1444_reg_n_0_[22] ,\tmp_15_cast_reg_1444_reg_n_0_[21] }),
        .O(p_Val2_s_10_fu_739_p2[24:21]),
        .S({\p_Val2_s_10_reg_1525[21]_i_2_n_0 ,\p_Val2_s_10_reg_1525[21]_i_3_n_0 ,\p_Val2_s_10_reg_1525[21]_i_4_n_0 ,\p_Val2_s_10_reg_1525[21]_i_5_n_0 }));
  FDRE \p_Val2_s_10_reg_1525_reg[22] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_s_10_fu_739_p2[22]),
        .Q(p_Val2_s_10_reg_1525[22]),
        .R(1'b0));
  FDRE \p_Val2_s_10_reg_1525_reg[23] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_s_10_fu_739_p2[23]),
        .Q(p_Val2_s_10_reg_1525[23]),
        .R(1'b0));
  FDRE \p_Val2_s_10_reg_1525_reg[24] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_s_10_fu_739_p2[24]),
        .Q(p_Val2_s_10_reg_1525[24]),
        .R(1'b0));
  FDRE \p_Val2_s_10_reg_1525_reg[25] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_s_10_fu_739_p2[25]),
        .Q(p_Val2_s_10_reg_1525[25]),
        .R(1'b0));
  CARRY4 \p_Val2_s_10_reg_1525_reg[25]_i_1 
       (.CI(\p_Val2_s_10_reg_1525_reg[21]_i_1_n_0 ),
        .CO({\NLW_p_Val2_s_10_reg_1525_reg[25]_i_1_CO_UNCONNECTED [3],\p_Val2_s_10_reg_1525_reg[25]_i_1_n_1 ,\p_Val2_s_10_reg_1525_reg[25]_i_1_n_2 ,\p_Val2_s_10_reg_1525_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\p_Val2_s_10_reg_1525[25]_i_2_n_0 ,tmp_15_cast_reg_14440,\tmp_15_cast_reg_1444_reg_n_0_[25] }),
        .O(p_Val2_s_10_fu_739_p2[28:25]),
        .S({\p_Val2_s_10_reg_1525[25]_i_3_n_0 ,\p_Val2_s_10_reg_1525[25]_i_4_n_0 ,\p_Val2_s_10_reg_1525[25]_i_5_n_0 ,\p_Val2_s_10_reg_1525[25]_i_6_n_0 }));
  FDRE \p_Val2_s_10_reg_1525_reg[26] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_s_10_fu_739_p2[26]),
        .Q(p_Val2_s_10_reg_1525[26]),
        .R(1'b0));
  FDRE \p_Val2_s_10_reg_1525_reg[28] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_s_10_fu_739_p2[28]),
        .Q(p_Val2_s_10_reg_1525[28]),
        .R(1'b0));
  FDRE \p_shl_cast_reg_1288_reg[13] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_shl_reg_1232_reg__0[0]),
        .Q(p_shl_cast_reg_1288_reg__0[0]),
        .R(1'b0));
  FDRE \p_shl_cast_reg_1288_reg[14] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_shl_reg_1232_reg__0[1]),
        .Q(p_shl_cast_reg_1288_reg__0[1]),
        .R(1'b0));
  FDRE \p_shl_cast_reg_1288_reg[15] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_shl_reg_1232_reg__0[2]),
        .Q(p_shl_cast_reg_1288_reg__0[2]),
        .R(1'b0));
  FDRE \p_shl_cast_reg_1288_reg[16] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_shl_reg_1232_reg__0[3]),
        .Q(p_shl_cast_reg_1288_reg__0[3]),
        .R(1'b0));
  FDRE \p_shl_cast_reg_1288_reg[17] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_shl_reg_1232_reg__0[4]),
        .Q(p_shl_cast_reg_1288_reg__0[4]),
        .R(1'b0));
  FDRE \p_shl_cast_reg_1288_reg[18] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_shl_reg_1232_reg__0[5]),
        .Q(p_shl_cast_reg_1288_reg__0[5]),
        .R(1'b0));
  FDRE \p_shl_cast_reg_1288_reg[19] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_shl_reg_1232_reg__0[6]),
        .Q(p_shl_cast_reg_1288_reg__0[6]),
        .R(1'b0));
  FDRE \p_shl_cast_reg_1288_reg[20] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_shl_reg_1232_reg__0[7]),
        .Q(p_shl_cast_reg_1288_reg__0[7]),
        .R(1'b0));
  FDRE \p_shl_cast_reg_1288_reg[21] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_shl_reg_1232_reg__0[8]),
        .Q(p_shl_cast_reg_1288_reg__0[8]),
        .R(1'b0));
  FDRE \p_shl_cast_reg_1288_reg[22] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_shl_reg_1232_reg__0[9]),
        .Q(p_shl_cast_reg_1288_reg__0[9]),
        .R(1'b0));
  FDRE \p_shl_cast_reg_1288_reg[23] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_shl_reg_1232_reg__0[10]),
        .Q(p_shl_cast_reg_1288_reg__0[10]),
        .R(1'b0));
  FDRE \p_shl_cast_reg_1288_reg[24] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_shl_reg_1232_reg__0[11]),
        .Q(p_shl_cast_reg_1288_reg__0[11]),
        .R(1'b0));
  FDRE \p_shl_cast_reg_1288_reg[25] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_shl_reg_1232_reg__0[12]),
        .Q(p_shl_cast_reg_1288_reg__0[12]),
        .R(1'b0));
  FDRE \p_shl_cast_reg_1288_reg[26] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_shl_reg_1232_reg__0[13]),
        .Q(p_shl_cast_reg_1288_reg__0[13]),
        .R(1'b0));
  FDRE \p_shl_reg_1232_reg[13] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_1_reg_1221[0]),
        .Q(p_shl_reg_1232_reg__0[0]),
        .R(1'b0));
  FDRE \p_shl_reg_1232_reg[14] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_1_reg_1221[1]),
        .Q(p_shl_reg_1232_reg__0[1]),
        .R(1'b0));
  FDRE \p_shl_reg_1232_reg[15] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_1_reg_1221[2]),
        .Q(p_shl_reg_1232_reg__0[2]),
        .R(1'b0));
  FDRE \p_shl_reg_1232_reg[16] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_1_reg_1221[3]),
        .Q(p_shl_reg_1232_reg__0[3]),
        .R(1'b0));
  FDRE \p_shl_reg_1232_reg[17] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_1_reg_1221[4]),
        .Q(p_shl_reg_1232_reg__0[4]),
        .R(1'b0));
  FDRE \p_shl_reg_1232_reg[18] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_1_reg_1221[5]),
        .Q(p_shl_reg_1232_reg__0[5]),
        .R(1'b0));
  FDRE \p_shl_reg_1232_reg[19] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_1_reg_1221[6]),
        .Q(p_shl_reg_1232_reg__0[6]),
        .R(1'b0));
  FDRE \p_shl_reg_1232_reg[20] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_1_reg_1221[7]),
        .Q(p_shl_reg_1232_reg__0[7]),
        .R(1'b0));
  FDRE \p_shl_reg_1232_reg[21] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_1_reg_1221[8]),
        .Q(p_shl_reg_1232_reg__0[8]),
        .R(1'b0));
  FDRE \p_shl_reg_1232_reg[22] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_1_reg_1221[9]),
        .Q(p_shl_reg_1232_reg__0[9]),
        .R(1'b0));
  FDRE \p_shl_reg_1232_reg[23] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_1_reg_1221[10]),
        .Q(p_shl_reg_1232_reg__0[10]),
        .R(1'b0));
  FDRE \p_shl_reg_1232_reg[24] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_1_reg_1221[11]),
        .Q(p_shl_reg_1232_reg__0[11]),
        .R(1'b0));
  FDRE \p_shl_reg_1232_reg[25] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_1_reg_1221[12]),
        .Q(p_shl_reg_1232_reg__0[12]),
        .R(1'b0));
  FDRE \p_shl_reg_1232_reg[26] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_1_reg_1221[13]),
        .Q(p_shl_reg_1232_reg__0[13]),
        .R(1'b0));
  FDRE \rdata_reg[0]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_59),
        .Q(\rdata_reg[0]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[10]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_49),
        .Q(\rdata_reg[10]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[11]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_48),
        .Q(\rdata_reg[11]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[12]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_47),
        .Q(\rdata_reg[12]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[13]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_46),
        .Q(\rdata_reg[13]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[14]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_45),
        .Q(\rdata_reg[14]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[15]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_44),
        .Q(\rdata_reg[15]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[16]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_43),
        .Q(\rdata_reg[16]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[17]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_42),
        .Q(\rdata_reg[17]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[18]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_41),
        .Q(\rdata_reg[18]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[19]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_40),
        .Q(\rdata_reg[19]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[1]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_58),
        .Q(\rdata_reg[1]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[20]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_39),
        .Q(\rdata_reg[20]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[21]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_38),
        .Q(\rdata_reg[21]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[22]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_37),
        .Q(\rdata_reg[22]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[23]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_36),
        .Q(\rdata_reg[23]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[24]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_35),
        .Q(\rdata_reg[24]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[25]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_34),
        .Q(\rdata_reg[25]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[26]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_33),
        .Q(\rdata_reg[26]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[27]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_32),
        .Q(\rdata_reg[27]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[28]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_31),
        .Q(\rdata_reg[28]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[29]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_30),
        .Q(\rdata_reg[29]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[2]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_57),
        .Q(\rdata_reg[2]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[30]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_29),
        .Q(\rdata_reg[30]_i_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rdata_reg[31]_i_4 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mixer_AXILiteS_s_axi_U_n_61),
        .Q(\rdata_reg[31]_i_4_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[31]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_28),
        .Q(\rdata_reg[31]_i_5_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[3]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_56),
        .Q(\rdata_reg[3]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[4]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_55),
        .Q(\rdata_reg[4]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[5]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_54),
        .Q(\rdata_reg[5]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[6]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_53),
        .Q(\rdata_reg[6]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[7]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_52),
        .Q(\rdata_reg[7]_i_4_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[8]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_51),
        .Q(\rdata_reg[8]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[9]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_50),
        .Q(\rdata_reg[9]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_232_reg[0] 
       (.C(ap_clk),
        .CE(reg_2320),
        .D(regs_in_V_q0[2]),
        .Q(p_Val2_4_1_cast_fu_259_p1[13]),
        .R(1'b0));
  FDRE \reg_232_reg[0]_i_2 
       (.C(ap_clk),
        .CE(\reg_232_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_13),
        .Q(\reg_232_reg[0]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_232_reg[0]_i_3 
       (.C(ap_clk),
        .CE(\reg_232_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_27),
        .Q(\reg_232_reg[0]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_232_reg[10] 
       (.C(ap_clk),
        .CE(reg_2320),
        .D(regs_in_V_q0[12]),
        .Q(p_Val2_4_1_cast_fu_259_p1[23]),
        .R(1'b0));
  FDRE \reg_232_reg[10]_i_2 
       (.C(ap_clk),
        .CE(\reg_232_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_3),
        .Q(\reg_232_reg[10]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_232_reg[10]_i_3 
       (.C(ap_clk),
        .CE(\reg_232_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_17),
        .Q(\reg_232_reg[10]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_232_reg[11] 
       (.C(ap_clk),
        .CE(reg_2320),
        .D(regs_in_V_q0[13]),
        .Q(p_Val2_4_1_cast_fu_259_p1[24]),
        .R(1'b0));
  FDRE \reg_232_reg[11]_i_2 
       (.C(ap_clk),
        .CE(\reg_232_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_2),
        .Q(\reg_232_reg[11]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_232_reg[11]_i_3 
       (.C(ap_clk),
        .CE(\reg_232_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_16),
        .Q(\reg_232_reg[11]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_232_reg[12] 
       (.C(ap_clk),
        .CE(reg_2320),
        .D(regs_in_V_q0[14]),
        .Q(p_Val2_4_1_cast_fu_259_p1[25]),
        .R(1'b0));
  FDRE \reg_232_reg[12]_i_2 
       (.C(ap_clk),
        .CE(\reg_232_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_1),
        .Q(\reg_232_reg[12]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_232_reg[12]_i_3 
       (.C(ap_clk),
        .CE(\reg_232_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_15),
        .Q(\reg_232_reg[12]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_232_reg[13] 
       (.C(ap_clk),
        .CE(reg_2320),
        .D(regs_in_V_q0[15]),
        .Q(p_Val2_4_1_cast_fu_259_p1[26]),
        .R(1'b0));
  FDRE \reg_232_reg[13]_i_3 
       (.C(ap_clk),
        .CE(\reg_232_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_0),
        .Q(\reg_232_reg[13]_i_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \reg_232_reg[13]_i_4 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regs_in_V_ce0),
        .Q(\reg_232_reg[13]_i_4_n_0 ),
        .R(1'b0));
  FDRE \reg_232_reg[13]_i_5 
       (.C(ap_clk),
        .CE(\reg_232_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_14),
        .Q(\reg_232_reg[13]_i_5_n_0 ),
        .R(1'b0));
  FDRE \reg_232_reg[1] 
       (.C(ap_clk),
        .CE(reg_2320),
        .D(regs_in_V_q0[3]),
        .Q(p_Val2_4_1_cast_fu_259_p1[14]),
        .R(1'b0));
  FDRE \reg_232_reg[1]_i_2 
       (.C(ap_clk),
        .CE(\reg_232_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_12),
        .Q(\reg_232_reg[1]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_232_reg[1]_i_3 
       (.C(ap_clk),
        .CE(\reg_232_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_26),
        .Q(\reg_232_reg[1]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_232_reg[2] 
       (.C(ap_clk),
        .CE(reg_2320),
        .D(regs_in_V_q0[4]),
        .Q(p_Val2_4_1_cast_fu_259_p1[15]),
        .R(1'b0));
  FDRE \reg_232_reg[2]_i_2 
       (.C(ap_clk),
        .CE(\reg_232_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_11),
        .Q(\reg_232_reg[2]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_232_reg[2]_i_3 
       (.C(ap_clk),
        .CE(\reg_232_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_25),
        .Q(\reg_232_reg[2]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_232_reg[3] 
       (.C(ap_clk),
        .CE(reg_2320),
        .D(regs_in_V_q0[5]),
        .Q(p_Val2_4_1_cast_fu_259_p1[16]),
        .R(1'b0));
  FDRE \reg_232_reg[3]_i_2 
       (.C(ap_clk),
        .CE(\reg_232_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_10),
        .Q(\reg_232_reg[3]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_232_reg[3]_i_3 
       (.C(ap_clk),
        .CE(\reg_232_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_24),
        .Q(\reg_232_reg[3]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_232_reg[4] 
       (.C(ap_clk),
        .CE(reg_2320),
        .D(regs_in_V_q0[6]),
        .Q(p_Val2_4_1_cast_fu_259_p1[17]),
        .R(1'b0));
  FDRE \reg_232_reg[4]_i_2 
       (.C(ap_clk),
        .CE(\reg_232_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_9),
        .Q(\reg_232_reg[4]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_232_reg[4]_i_3 
       (.C(ap_clk),
        .CE(\reg_232_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_23),
        .Q(\reg_232_reg[4]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_232_reg[5] 
       (.C(ap_clk),
        .CE(reg_2320),
        .D(regs_in_V_q0[7]),
        .Q(p_Val2_4_1_cast_fu_259_p1[18]),
        .R(1'b0));
  FDRE \reg_232_reg[5]_i_2 
       (.C(ap_clk),
        .CE(\reg_232_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_8),
        .Q(\reg_232_reg[5]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_232_reg[5]_i_3 
       (.C(ap_clk),
        .CE(\reg_232_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_22),
        .Q(\reg_232_reg[5]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_232_reg[6] 
       (.C(ap_clk),
        .CE(reg_2320),
        .D(regs_in_V_q0[8]),
        .Q(p_Val2_4_1_cast_fu_259_p1[19]),
        .R(1'b0));
  FDRE \reg_232_reg[6]_i_2 
       (.C(ap_clk),
        .CE(\reg_232_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_7),
        .Q(\reg_232_reg[6]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_232_reg[6]_i_3 
       (.C(ap_clk),
        .CE(\reg_232_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_21),
        .Q(\reg_232_reg[6]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_232_reg[7] 
       (.C(ap_clk),
        .CE(reg_2320),
        .D(regs_in_V_q0[9]),
        .Q(p_Val2_4_1_cast_fu_259_p1[20]),
        .R(1'b0));
  FDRE \reg_232_reg[7]_i_2 
       (.C(ap_clk),
        .CE(\reg_232_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_6),
        .Q(\reg_232_reg[7]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_232_reg[7]_i_3 
       (.C(ap_clk),
        .CE(\reg_232_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_20),
        .Q(\reg_232_reg[7]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_232_reg[8] 
       (.C(ap_clk),
        .CE(reg_2320),
        .D(regs_in_V_q0[10]),
        .Q(p_Val2_4_1_cast_fu_259_p1[21]),
        .R(1'b0));
  FDRE \reg_232_reg[8]_i_2 
       (.C(ap_clk),
        .CE(\reg_232_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_5),
        .Q(\reg_232_reg[8]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_232_reg[8]_i_3 
       (.C(ap_clk),
        .CE(\reg_232_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_19),
        .Q(\reg_232_reg[8]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_232_reg[9] 
       (.C(ap_clk),
        .CE(reg_2320),
        .D(regs_in_V_q0[11]),
        .Q(p_Val2_4_1_cast_fu_259_p1[22]),
        .R(1'b0));
  FDRE \reg_232_reg[9]_i_2 
       (.C(ap_clk),
        .CE(\reg_232_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_4),
        .Q(\reg_232_reg[9]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_232_reg[9]_i_3 
       (.C(ap_clk),
        .CE(\reg_232_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_18),
        .Q(\reg_232_reg[9]_i_3_n_0 ),
        .R(1'b0));
  FDRE \scaled_power_V_2_reg_1572_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_11_2_fu_846_p2[27]),
        .Q(scaled_power_V_2_reg_1572),
        .R(1'b0));
  FDRE \scaled_power_V_3_reg_1624_reg[14] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_11_3_fu_989_p2[27]),
        .Q(scaled_power_V_3_reg_1624),
        .R(1'b0));
  FDRE \scaled_power_V_4_reg_1510_reg[14] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_Val2_11_4_fu_705_p2[27]),
        .Q(scaled_power_V_4_reg_1510),
        .R(1'b0));
  FDRE \scaled_power_V_5_reg_1655_reg[14] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_11_5_fu_1086_p2[27]),
        .Q(scaled_power_V_5_reg_1655),
        .R(1'b0));
  FDRE \scaled_power_V_reg_1531_reg[14] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_s_10_fu_739_p2[27]),
        .Q(scaled_power_V_reg_1531),
        .R(1'b0));
  FDRE \scaled_power_V_s_reg_1459_reg[14] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(p_Val2_11_1_fu_597_p2[27]),
        .Q(scaled_power_V_s_reg_1459),
        .R(1'b0));
  FDRE \tmp_13_reg_1300_reg[0] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_8_s_fu_334_p2[28]),
        .Q(tmp_13_reg_1300),
        .R(1'b0));
  CARRY4 \tmp_13_reg_1300_reg[0]_i_1 
       (.CI(\p_Val2_8_s_reg_1295_reg[27]_i_1_n_0 ),
        .CO(\NLW_tmp_13_reg_1300_reg[0]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_13_reg_1300_reg[0]_i_1_O_UNCONNECTED [3:1],p_Val2_8_s_fu_334_p2[28]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \tmp_15_cast_reg_1444_reg[13] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(ap_reg_pp0_iter2_tmp_7_reg_1237[0]),
        .Q(\tmp_15_cast_reg_1444_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1444_reg[14] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(ap_reg_pp0_iter2_tmp_7_reg_1237[1]),
        .Q(\tmp_15_cast_reg_1444_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1444_reg[15] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(ap_reg_pp0_iter2_tmp_7_reg_1237[2]),
        .Q(\tmp_15_cast_reg_1444_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1444_reg[16] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(ap_reg_pp0_iter2_tmp_7_reg_1237[3]),
        .Q(\tmp_15_cast_reg_1444_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1444_reg[17] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(ap_reg_pp0_iter2_tmp_7_reg_1237[4]),
        .Q(\tmp_15_cast_reg_1444_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1444_reg[18] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(ap_reg_pp0_iter2_tmp_7_reg_1237[5]),
        .Q(\tmp_15_cast_reg_1444_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1444_reg[19] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(ap_reg_pp0_iter2_tmp_7_reg_1237[6]),
        .Q(\tmp_15_cast_reg_1444_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1444_reg[20] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(ap_reg_pp0_iter2_tmp_7_reg_1237[7]),
        .Q(\tmp_15_cast_reg_1444_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1444_reg[21] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(ap_reg_pp0_iter2_tmp_7_reg_1237[8]),
        .Q(\tmp_15_cast_reg_1444_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1444_reg[22] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(ap_reg_pp0_iter2_tmp_7_reg_1237[9]),
        .Q(\tmp_15_cast_reg_1444_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1444_reg[23] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(ap_reg_pp0_iter2_tmp_7_reg_1237[10]),
        .Q(\tmp_15_cast_reg_1444_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1444_reg[24] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(ap_reg_pp0_iter2_tmp_7_reg_1237[11]),
        .Q(\tmp_15_cast_reg_1444_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1444_reg[25] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(ap_reg_pp0_iter2_tmp_7_reg_1237[12]),
        .Q(\tmp_15_cast_reg_1444_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \tmp_15_cast_reg_1444_reg[26] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(ap_reg_pp0_iter2_tmp_7_reg_1237[13]),
        .Q(tmp_15_cast_reg_14440),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_15_reg_1561[0]_i_10 
       (.I0(p_Val2_s_10_reg_1525[13]),
        .I1(p_Val2_s_10_reg_1525[14]),
        .O(\tmp_15_reg_1561[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_15_reg_1561[0]_i_11 
       (.I0(p_Val2_s_10_reg_1525[20]),
        .I1(p_Val2_s_10_reg_1525[19]),
        .O(\tmp_15_reg_1561[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_15_reg_1561[0]_i_12 
       (.I0(p_Val2_s_10_reg_1525[18]),
        .I1(p_Val2_s_10_reg_1525[17]),
        .O(\tmp_15_reg_1561[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_15_reg_1561[0]_i_13 
       (.I0(p_Val2_s_10_reg_1525[15]),
        .I1(p_Val2_s_10_reg_1525[16]),
        .O(\tmp_15_reg_1561[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_15_reg_1561[0]_i_14 
       (.I0(p_Val2_s_10_reg_1525[14]),
        .I1(p_Val2_s_10_reg_1525[13]),
        .O(\tmp_15_reg_1561[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_15_reg_1561[0]_i_3 
       (.I0(scaled_power_V_reg_1531),
        .I1(p_Val2_s_10_reg_1525[28]),
        .O(\tmp_15_reg_1561[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_15_reg_1561[0]_i_4 
       (.I0(p_Val2_s_10_reg_1525[28]),
        .I1(scaled_power_V_reg_1531),
        .O(\tmp_15_reg_1561[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_15_reg_1561[0]_i_5 
       (.I0(p_Val2_s_10_reg_1525[25]),
        .I1(p_Val2_s_10_reg_1525[26]),
        .O(\tmp_15_reg_1561[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_15_reg_1561[0]_i_6 
       (.I0(p_Val2_s_10_reg_1525[23]),
        .I1(p_Val2_s_10_reg_1525[24]),
        .O(\tmp_15_reg_1561[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_15_reg_1561[0]_i_7 
       (.I0(p_Val2_s_10_reg_1525[21]),
        .I1(p_Val2_s_10_reg_1525[22]),
        .O(\tmp_15_reg_1561[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_15_reg_1561[0]_i_8 
       (.I0(p_Val2_s_10_reg_1525[19]),
        .I1(p_Val2_s_10_reg_1525[20]),
        .O(\tmp_15_reg_1561[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_15_reg_1561[0]_i_9 
       (.I0(p_Val2_s_10_reg_1525[17]),
        .I1(p_Val2_s_10_reg_1525[18]),
        .O(\tmp_15_reg_1561[0]_i_9_n_0 ));
  FDRE \tmp_15_reg_1561_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(tmp_15_fu_832_p2),
        .Q(tmp_15_reg_1561),
        .R(1'b0));
  CARRY4 \tmp_15_reg_1561_reg[0]_i_1 
       (.CI(\tmp_15_reg_1561_reg[0]_i_2_n_0 ),
        .CO({tmp_15_fu_832_p2,\tmp_15_reg_1561_reg[0]_i_1_n_1 ,\tmp_15_reg_1561_reg[0]_i_1_n_2 ,\tmp_15_reg_1561_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_15_reg_1561[0]_i_3_n_0 ,p_Val2_s_10_reg_1525[26],1'b0,1'b0}),
        .O(\NLW_tmp_15_reg_1561_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_15_reg_1561[0]_i_4_n_0 ,\tmp_15_reg_1561[0]_i_5_n_0 ,\tmp_15_reg_1561[0]_i_6_n_0 ,\tmp_15_reg_1561[0]_i_7_n_0 }));
  CARRY4 \tmp_15_reg_1561_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\tmp_15_reg_1561_reg[0]_i_2_n_0 ,\tmp_15_reg_1561_reg[0]_i_2_n_1 ,\tmp_15_reg_1561_reg[0]_i_2_n_2 ,\tmp_15_reg_1561_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_15_reg_1561[0]_i_8_n_0 ,\tmp_15_reg_1561[0]_i_9_n_0 ,1'b0,\tmp_15_reg_1561[0]_i_10_n_0 }),
        .O(\NLW_tmp_15_reg_1561_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_15_reg_1561[0]_i_11_n_0 ,\tmp_15_reg_1561[0]_i_12_n_0 ,\tmp_15_reg_1561[0]_i_13_n_0 ,\tmp_15_reg_1561[0]_i_14_n_0 }));
  FDRE \tmp_1_reg_1221_reg[0] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0337_out),
        .D(regs_in_V_q0[2]),
        .Q(tmp_1_reg_1221[0]),
        .R(1'b0));
  FDRE \tmp_1_reg_1221_reg[10] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0337_out),
        .D(regs_in_V_q0[12]),
        .Q(tmp_1_reg_1221[10]),
        .R(1'b0));
  FDRE \tmp_1_reg_1221_reg[11] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0337_out),
        .D(regs_in_V_q0[13]),
        .Q(tmp_1_reg_1221[11]),
        .R(1'b0));
  FDRE \tmp_1_reg_1221_reg[12] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0337_out),
        .D(regs_in_V_q0[14]),
        .Q(tmp_1_reg_1221[12]),
        .R(1'b0));
  FDRE \tmp_1_reg_1221_reg[13] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0337_out),
        .D(regs_in_V_q0[15]),
        .Q(tmp_1_reg_1221[13]),
        .R(1'b0));
  FDRE \tmp_1_reg_1221_reg[1] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0337_out),
        .D(regs_in_V_q0[3]),
        .Q(tmp_1_reg_1221[1]),
        .R(1'b0));
  FDRE \tmp_1_reg_1221_reg[2] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0337_out),
        .D(regs_in_V_q0[4]),
        .Q(tmp_1_reg_1221[2]),
        .R(1'b0));
  FDRE \tmp_1_reg_1221_reg[3] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0337_out),
        .D(regs_in_V_q0[5]),
        .Q(tmp_1_reg_1221[3]),
        .R(1'b0));
  FDRE \tmp_1_reg_1221_reg[4] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0337_out),
        .D(regs_in_V_q0[6]),
        .Q(tmp_1_reg_1221[4]),
        .R(1'b0));
  FDRE \tmp_1_reg_1221_reg[5] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0337_out),
        .D(regs_in_V_q0[7]),
        .Q(tmp_1_reg_1221[5]),
        .R(1'b0));
  FDRE \tmp_1_reg_1221_reg[6] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0337_out),
        .D(regs_in_V_q0[8]),
        .Q(tmp_1_reg_1221[6]),
        .R(1'b0));
  FDRE \tmp_1_reg_1221_reg[7] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0337_out),
        .D(regs_in_V_q0[9]),
        .Q(tmp_1_reg_1221[7]),
        .R(1'b0));
  FDRE \tmp_1_reg_1221_reg[8] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0337_out),
        .D(regs_in_V_q0[10]),
        .Q(tmp_1_reg_1221[8]),
        .R(1'b0));
  FDRE \tmp_1_reg_1221_reg[9] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0337_out),
        .D(regs_in_V_q0[11]),
        .Q(tmp_1_reg_1221[9]),
        .R(1'b0));
  FDRE \tmp_21_reg_1414_reg[12] 
       (.C(ap_clk),
        .CE(ce1),
        .D(tmp_53_reg_1384[12]),
        .Q(tmp_21_reg_1414[12]),
        .R(1'b0));
  FDRE \tmp_21_reg_1414_reg[13] 
       (.C(ap_clk),
        .CE(ce1),
        .D(tmp_53_reg_1384[13]),
        .Q(tmp_21_reg_1414[13]),
        .R(1'b0));
  FDRE \tmp_21_reg_1414_reg[14] 
       (.C(ap_clk),
        .CE(ce1),
        .D(tmp_53_reg_1384[14]),
        .Q(tmp_21_reg_1414[14]),
        .R(1'b0));
  FDRE \tmp_21_reg_1414_reg[15] 
       (.C(ap_clk),
        .CE(ce1),
        .D(tmp_53_reg_1384[15]),
        .Q(tmp_21_reg_1414[15]),
        .R(1'b0));
  FDRE \tmp_21_reg_1414_reg[16] 
       (.C(ap_clk),
        .CE(ce1),
        .D(tmp_53_reg_1384[16]),
        .Q(tmp_21_reg_1414[16]),
        .R(1'b0));
  FDRE \tmp_21_reg_1414_reg[17] 
       (.C(ap_clk),
        .CE(ce1),
        .D(tmp_53_reg_1384[17]),
        .Q(tmp_21_reg_1414[17]),
        .R(1'b0));
  FDRE \tmp_21_reg_1414_reg[18] 
       (.C(ap_clk),
        .CE(ce1),
        .D(tmp_53_reg_1384[18]),
        .Q(tmp_21_reg_1414[18]),
        .R(1'b0));
  FDRE \tmp_21_reg_1414_reg[19] 
       (.C(ap_clk),
        .CE(ce1),
        .D(tmp_53_reg_1384[19]),
        .Q(tmp_21_reg_1414[19]),
        .R(1'b0));
  FDRE \tmp_21_reg_1414_reg[20] 
       (.C(ap_clk),
        .CE(ce1),
        .D(tmp_53_reg_1384[20]),
        .Q(tmp_21_reg_1414[20]),
        .R(1'b0));
  FDRE \tmp_21_reg_1414_reg[21] 
       (.C(ap_clk),
        .CE(ce1),
        .D(tmp_53_reg_1384[21]),
        .Q(tmp_21_reg_1414[21]),
        .R(1'b0));
  FDRE \tmp_21_reg_1414_reg[22] 
       (.C(ap_clk),
        .CE(ce1),
        .D(tmp_53_reg_1384[22]),
        .Q(tmp_21_reg_1414[22]),
        .R(1'b0));
  FDRE \tmp_21_reg_1414_reg[23] 
       (.C(ap_clk),
        .CE(ce1),
        .D(tmp_53_reg_1384[23]),
        .Q(tmp_21_reg_1414[23]),
        .R(1'b0));
  FDRE \tmp_21_reg_1414_reg[24] 
       (.C(ap_clk),
        .CE(ce1),
        .D(tmp_53_reg_1384[24]),
        .Q(tmp_21_reg_1414[24]),
        .R(1'b0));
  FDRE \tmp_21_reg_1414_reg[25] 
       (.C(ap_clk),
        .CE(ce1),
        .D(tmp_53_reg_1384[25]),
        .Q(tmp_21_reg_1414[25]),
        .R(1'b0));
  FDRE \tmp_21_reg_1414_reg[26] 
       (.C(ap_clk),
        .CE(ce1),
        .D(tmp_53_reg_1384[26]),
        .Q(tmp_21_reg_1414[26]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_22_1_reg_1494[0]_i_10 
       (.I0(p_Val2_11_1_reg_1453[13]),
        .I1(p_Val2_11_1_reg_1453[14]),
        .O(\tmp_22_1_reg_1494[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_22_1_reg_1494[0]_i_11 
       (.I0(p_Val2_11_1_reg_1453[20]),
        .I1(p_Val2_11_1_reg_1453[19]),
        .O(\tmp_22_1_reg_1494[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_22_1_reg_1494[0]_i_12 
       (.I0(p_Val2_11_1_reg_1453[18]),
        .I1(p_Val2_11_1_reg_1453[17]),
        .O(\tmp_22_1_reg_1494[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_22_1_reg_1494[0]_i_13 
       (.I0(p_Val2_11_1_reg_1453[15]),
        .I1(p_Val2_11_1_reg_1453[16]),
        .O(\tmp_22_1_reg_1494[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_22_1_reg_1494[0]_i_14 
       (.I0(p_Val2_11_1_reg_1453[14]),
        .I1(p_Val2_11_1_reg_1453[13]),
        .O(\tmp_22_1_reg_1494[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_22_1_reg_1494[0]_i_3 
       (.I0(scaled_power_V_s_reg_1459),
        .I1(p_Val2_11_1_reg_1453[28]),
        .O(\tmp_22_1_reg_1494[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_22_1_reg_1494[0]_i_4 
       (.I0(p_Val2_11_1_reg_1453[28]),
        .I1(scaled_power_V_s_reg_1459),
        .O(\tmp_22_1_reg_1494[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_22_1_reg_1494[0]_i_5 
       (.I0(p_Val2_11_1_reg_1453[25]),
        .I1(p_Val2_11_1_reg_1453[26]),
        .O(\tmp_22_1_reg_1494[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_22_1_reg_1494[0]_i_6 
       (.I0(p_Val2_11_1_reg_1453[23]),
        .I1(p_Val2_11_1_reg_1453[24]),
        .O(\tmp_22_1_reg_1494[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_22_1_reg_1494[0]_i_7 
       (.I0(p_Val2_11_1_reg_1453[21]),
        .I1(p_Val2_11_1_reg_1453[22]),
        .O(\tmp_22_1_reg_1494[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_22_1_reg_1494[0]_i_8 
       (.I0(p_Val2_11_1_reg_1453[19]),
        .I1(p_Val2_11_1_reg_1453[20]),
        .O(\tmp_22_1_reg_1494[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_22_1_reg_1494[0]_i_9 
       (.I0(p_Val2_11_1_reg_1453[17]),
        .I1(p_Val2_11_1_reg_1453[18]),
        .O(\tmp_22_1_reg_1494[0]_i_9_n_0 ));
  FDRE \tmp_22_1_reg_1494_reg[0] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_22_1_fu_686_p2),
        .Q(tmp_22_1_reg_1494),
        .R(1'b0));
  CARRY4 \tmp_22_1_reg_1494_reg[0]_i_1 
       (.CI(\tmp_22_1_reg_1494_reg[0]_i_2_n_0 ),
        .CO({tmp_22_1_fu_686_p2,\tmp_22_1_reg_1494_reg[0]_i_1_n_1 ,\tmp_22_1_reg_1494_reg[0]_i_1_n_2 ,\tmp_22_1_reg_1494_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_22_1_reg_1494[0]_i_3_n_0 ,p_Val2_11_1_reg_1453[26],1'b0,1'b0}),
        .O(\NLW_tmp_22_1_reg_1494_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_22_1_reg_1494[0]_i_4_n_0 ,\tmp_22_1_reg_1494[0]_i_5_n_0 ,\tmp_22_1_reg_1494[0]_i_6_n_0 ,\tmp_22_1_reg_1494[0]_i_7_n_0 }));
  CARRY4 \tmp_22_1_reg_1494_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\tmp_22_1_reg_1494_reg[0]_i_2_n_0 ,\tmp_22_1_reg_1494_reg[0]_i_2_n_1 ,\tmp_22_1_reg_1494_reg[0]_i_2_n_2 ,\tmp_22_1_reg_1494_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_22_1_reg_1494[0]_i_8_n_0 ,\tmp_22_1_reg_1494[0]_i_9_n_0 ,1'b0,\tmp_22_1_reg_1494[0]_i_10_n_0 }),
        .O(\NLW_tmp_22_1_reg_1494_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_22_1_reg_1494[0]_i_11_n_0 ,\tmp_22_1_reg_1494[0]_i_12_n_0 ,\tmp_22_1_reg_1494[0]_i_13_n_0 ,\tmp_22_1_reg_1494[0]_i_14_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_22_2_reg_1613[0]_i_10 
       (.I0(p_Val2_11_2_reg_1566[13]),
        .I1(p_Val2_11_2_reg_1566[14]),
        .O(\tmp_22_2_reg_1613[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_22_2_reg_1613[0]_i_11 
       (.I0(p_Val2_11_2_reg_1566[20]),
        .I1(p_Val2_11_2_reg_1566[19]),
        .O(\tmp_22_2_reg_1613[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_22_2_reg_1613[0]_i_12 
       (.I0(p_Val2_11_2_reg_1566[18]),
        .I1(p_Val2_11_2_reg_1566[17]),
        .O(\tmp_22_2_reg_1613[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_22_2_reg_1613[0]_i_13 
       (.I0(p_Val2_11_2_reg_1566[15]),
        .I1(p_Val2_11_2_reg_1566[16]),
        .O(\tmp_22_2_reg_1613[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_22_2_reg_1613[0]_i_14 
       (.I0(p_Val2_11_2_reg_1566[14]),
        .I1(p_Val2_11_2_reg_1566[13]),
        .O(\tmp_22_2_reg_1613[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_22_2_reg_1613[0]_i_3 
       (.I0(scaled_power_V_2_reg_1572),
        .I1(p_Val2_11_2_reg_1566[28]),
        .O(\tmp_22_2_reg_1613[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_22_2_reg_1613[0]_i_4 
       (.I0(p_Val2_11_2_reg_1566[28]),
        .I1(scaled_power_V_2_reg_1572),
        .O(\tmp_22_2_reg_1613[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_22_2_reg_1613[0]_i_5 
       (.I0(p_Val2_11_2_reg_1566[25]),
        .I1(p_Val2_11_2_reg_1566[26]),
        .O(\tmp_22_2_reg_1613[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_22_2_reg_1613[0]_i_6 
       (.I0(p_Val2_11_2_reg_1566[23]),
        .I1(p_Val2_11_2_reg_1566[24]),
        .O(\tmp_22_2_reg_1613[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_22_2_reg_1613[0]_i_7 
       (.I0(p_Val2_11_2_reg_1566[21]),
        .I1(p_Val2_11_2_reg_1566[22]),
        .O(\tmp_22_2_reg_1613[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_22_2_reg_1613[0]_i_8 
       (.I0(p_Val2_11_2_reg_1566[19]),
        .I1(p_Val2_11_2_reg_1566[20]),
        .O(\tmp_22_2_reg_1613[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_22_2_reg_1613[0]_i_9 
       (.I0(p_Val2_11_2_reg_1566[17]),
        .I1(p_Val2_11_2_reg_1566[18]),
        .O(\tmp_22_2_reg_1613[0]_i_9_n_0 ));
  FDRE \tmp_22_2_reg_1613_reg[0] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_22_2_fu_975_p2),
        .Q(tmp_22_2_reg_1613),
        .R(1'b0));
  CARRY4 \tmp_22_2_reg_1613_reg[0]_i_1 
       (.CI(\tmp_22_2_reg_1613_reg[0]_i_2_n_0 ),
        .CO({tmp_22_2_fu_975_p2,\tmp_22_2_reg_1613_reg[0]_i_1_n_1 ,\tmp_22_2_reg_1613_reg[0]_i_1_n_2 ,\tmp_22_2_reg_1613_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_22_2_reg_1613[0]_i_3_n_0 ,p_Val2_11_2_reg_1566[26],1'b0,1'b0}),
        .O(\NLW_tmp_22_2_reg_1613_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_22_2_reg_1613[0]_i_4_n_0 ,\tmp_22_2_reg_1613[0]_i_5_n_0 ,\tmp_22_2_reg_1613[0]_i_6_n_0 ,\tmp_22_2_reg_1613[0]_i_7_n_0 }));
  CARRY4 \tmp_22_2_reg_1613_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\tmp_22_2_reg_1613_reg[0]_i_2_n_0 ,\tmp_22_2_reg_1613_reg[0]_i_2_n_1 ,\tmp_22_2_reg_1613_reg[0]_i_2_n_2 ,\tmp_22_2_reg_1613_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_22_2_reg_1613[0]_i_8_n_0 ,\tmp_22_2_reg_1613[0]_i_9_n_0 ,1'b0,\tmp_22_2_reg_1613[0]_i_10_n_0 }),
        .O(\NLW_tmp_22_2_reg_1613_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_22_2_reg_1613[0]_i_11_n_0 ,\tmp_22_2_reg_1613[0]_i_12_n_0 ,\tmp_22_2_reg_1613[0]_i_13_n_0 ,\tmp_22_2_reg_1613[0]_i_14_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_22_3_reg_1644[0]_i_10 
       (.I0(p_Val2_11_3_reg_1618[13]),
        .I1(p_Val2_11_3_reg_1618[14]),
        .O(\tmp_22_3_reg_1644[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_22_3_reg_1644[0]_i_11 
       (.I0(p_Val2_11_3_reg_1618[20]),
        .I1(p_Val2_11_3_reg_1618[19]),
        .O(\tmp_22_3_reg_1644[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_22_3_reg_1644[0]_i_12 
       (.I0(p_Val2_11_3_reg_1618[18]),
        .I1(p_Val2_11_3_reg_1618[17]),
        .O(\tmp_22_3_reg_1644[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_22_3_reg_1644[0]_i_13 
       (.I0(p_Val2_11_3_reg_1618[15]),
        .I1(p_Val2_11_3_reg_1618[16]),
        .O(\tmp_22_3_reg_1644[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_22_3_reg_1644[0]_i_14 
       (.I0(p_Val2_11_3_reg_1618[14]),
        .I1(p_Val2_11_3_reg_1618[13]),
        .O(\tmp_22_3_reg_1644[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_22_3_reg_1644[0]_i_3 
       (.I0(scaled_power_V_3_reg_1624),
        .I1(p_Val2_11_3_reg_1618[28]),
        .O(\tmp_22_3_reg_1644[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_22_3_reg_1644[0]_i_4 
       (.I0(p_Val2_11_3_reg_1618[28]),
        .I1(scaled_power_V_3_reg_1624),
        .O(\tmp_22_3_reg_1644[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_22_3_reg_1644[0]_i_5 
       (.I0(p_Val2_11_3_reg_1618[25]),
        .I1(p_Val2_11_3_reg_1618[26]),
        .O(\tmp_22_3_reg_1644[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_22_3_reg_1644[0]_i_6 
       (.I0(p_Val2_11_3_reg_1618[23]),
        .I1(p_Val2_11_3_reg_1618[24]),
        .O(\tmp_22_3_reg_1644[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_22_3_reg_1644[0]_i_7 
       (.I0(p_Val2_11_3_reg_1618[21]),
        .I1(p_Val2_11_3_reg_1618[22]),
        .O(\tmp_22_3_reg_1644[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_22_3_reg_1644[0]_i_8 
       (.I0(p_Val2_11_3_reg_1618[19]),
        .I1(p_Val2_11_3_reg_1618[20]),
        .O(\tmp_22_3_reg_1644[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_22_3_reg_1644[0]_i_9 
       (.I0(p_Val2_11_3_reg_1618[17]),
        .I1(p_Val2_11_3_reg_1618[18]),
        .O(\tmp_22_3_reg_1644[0]_i_9_n_0 ));
  FDRE \tmp_22_3_reg_1644_reg[0] 
       (.C(ap_clk),
        .CE(ce1),
        .D(tmp_22_3_fu_1072_p2),
        .Q(tmp_22_3_reg_1644),
        .R(1'b0));
  CARRY4 \tmp_22_3_reg_1644_reg[0]_i_1 
       (.CI(\tmp_22_3_reg_1644_reg[0]_i_2_n_0 ),
        .CO({tmp_22_3_fu_1072_p2,\tmp_22_3_reg_1644_reg[0]_i_1_n_1 ,\tmp_22_3_reg_1644_reg[0]_i_1_n_2 ,\tmp_22_3_reg_1644_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_22_3_reg_1644[0]_i_3_n_0 ,p_Val2_11_3_reg_1618[26],1'b0,1'b0}),
        .O(\NLW_tmp_22_3_reg_1644_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_22_3_reg_1644[0]_i_4_n_0 ,\tmp_22_3_reg_1644[0]_i_5_n_0 ,\tmp_22_3_reg_1644[0]_i_6_n_0 ,\tmp_22_3_reg_1644[0]_i_7_n_0 }));
  CARRY4 \tmp_22_3_reg_1644_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\tmp_22_3_reg_1644_reg[0]_i_2_n_0 ,\tmp_22_3_reg_1644_reg[0]_i_2_n_1 ,\tmp_22_3_reg_1644_reg[0]_i_2_n_2 ,\tmp_22_3_reg_1644_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_22_3_reg_1644[0]_i_8_n_0 ,\tmp_22_3_reg_1644[0]_i_9_n_0 ,1'b0,\tmp_22_3_reg_1644[0]_i_10_n_0 }),
        .O(\NLW_tmp_22_3_reg_1644_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_22_3_reg_1644[0]_i_11_n_0 ,\tmp_22_3_reg_1644[0]_i_12_n_0 ,\tmp_22_3_reg_1644[0]_i_13_n_0 ,\tmp_22_3_reg_1644[0]_i_14_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_22_4_reg_1556[0]_i_10 
       (.I0(p_Val2_11_4_reg_1504[13]),
        .I1(p_Val2_11_4_reg_1504[14]),
        .O(\tmp_22_4_reg_1556[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_22_4_reg_1556[0]_i_11 
       (.I0(p_Val2_11_4_reg_1504[20]),
        .I1(p_Val2_11_4_reg_1504[19]),
        .O(\tmp_22_4_reg_1556[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_22_4_reg_1556[0]_i_12 
       (.I0(p_Val2_11_4_reg_1504[18]),
        .I1(p_Val2_11_4_reg_1504[17]),
        .O(\tmp_22_4_reg_1556[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_22_4_reg_1556[0]_i_13 
       (.I0(p_Val2_11_4_reg_1504[15]),
        .I1(p_Val2_11_4_reg_1504[16]),
        .O(\tmp_22_4_reg_1556[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_22_4_reg_1556[0]_i_14 
       (.I0(p_Val2_11_4_reg_1504[14]),
        .I1(p_Val2_11_4_reg_1504[13]),
        .O(\tmp_22_4_reg_1556[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_22_4_reg_1556[0]_i_3 
       (.I0(scaled_power_V_4_reg_1510),
        .I1(p_Val2_11_4_reg_1504[28]),
        .O(\tmp_22_4_reg_1556[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_22_4_reg_1556[0]_i_4 
       (.I0(p_Val2_11_4_reg_1504[28]),
        .I1(scaled_power_V_4_reg_1510),
        .O(\tmp_22_4_reg_1556[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_22_4_reg_1556[0]_i_5 
       (.I0(p_Val2_11_4_reg_1504[25]),
        .I1(p_Val2_11_4_reg_1504[26]),
        .O(\tmp_22_4_reg_1556[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_22_4_reg_1556[0]_i_6 
       (.I0(p_Val2_11_4_reg_1504[23]),
        .I1(p_Val2_11_4_reg_1504[24]),
        .O(\tmp_22_4_reg_1556[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_22_4_reg_1556[0]_i_7 
       (.I0(p_Val2_11_4_reg_1504[21]),
        .I1(p_Val2_11_4_reg_1504[22]),
        .O(\tmp_22_4_reg_1556[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_22_4_reg_1556[0]_i_8 
       (.I0(p_Val2_11_4_reg_1504[19]),
        .I1(p_Val2_11_4_reg_1504[20]),
        .O(\tmp_22_4_reg_1556[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_22_4_reg_1556[0]_i_9 
       (.I0(p_Val2_11_4_reg_1504[17]),
        .I1(p_Val2_11_4_reg_1504[18]),
        .O(\tmp_22_4_reg_1556[0]_i_9_n_0 ));
  FDRE \tmp_22_4_reg_1556_reg[0] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_22_4_fu_822_p2),
        .Q(tmp_22_4_reg_1556),
        .R(1'b0));
  CARRY4 \tmp_22_4_reg_1556_reg[0]_i_1 
       (.CI(\tmp_22_4_reg_1556_reg[0]_i_2_n_0 ),
        .CO({tmp_22_4_fu_822_p2,\tmp_22_4_reg_1556_reg[0]_i_1_n_1 ,\tmp_22_4_reg_1556_reg[0]_i_1_n_2 ,\tmp_22_4_reg_1556_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_22_4_reg_1556[0]_i_3_n_0 ,p_Val2_11_4_reg_1504[26],1'b0,1'b0}),
        .O(\NLW_tmp_22_4_reg_1556_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_22_4_reg_1556[0]_i_4_n_0 ,\tmp_22_4_reg_1556[0]_i_5_n_0 ,\tmp_22_4_reg_1556[0]_i_6_n_0 ,\tmp_22_4_reg_1556[0]_i_7_n_0 }));
  CARRY4 \tmp_22_4_reg_1556_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\tmp_22_4_reg_1556_reg[0]_i_2_n_0 ,\tmp_22_4_reg_1556_reg[0]_i_2_n_1 ,\tmp_22_4_reg_1556_reg[0]_i_2_n_2 ,\tmp_22_4_reg_1556_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_22_4_reg_1556[0]_i_8_n_0 ,\tmp_22_4_reg_1556[0]_i_9_n_0 ,1'b0,\tmp_22_4_reg_1556[0]_i_10_n_0 }),
        .O(\NLW_tmp_22_4_reg_1556_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_22_4_reg_1556[0]_i_11_n_0 ,\tmp_22_4_reg_1556[0]_i_12_n_0 ,\tmp_22_4_reg_1556[0]_i_13_n_0 ,\tmp_22_4_reg_1556[0]_i_14_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_22_5_reg_1665[0]_i_10 
       (.I0(p_2_in__0[0]),
        .I1(p_2_in__0[1]),
        .O(\tmp_22_5_reg_1665[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_22_5_reg_1665[0]_i_11 
       (.I0(p_2_in__0[7]),
        .I1(p_2_in__0[6]),
        .O(\tmp_22_5_reg_1665[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_22_5_reg_1665[0]_i_12 
       (.I0(p_2_in__0[5]),
        .I1(p_2_in__0[4]),
        .O(\tmp_22_5_reg_1665[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_22_5_reg_1665[0]_i_13 
       (.I0(p_2_in__0[2]),
        .I1(p_2_in__0[3]),
        .O(\tmp_22_5_reg_1665[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_22_5_reg_1665[0]_i_14 
       (.I0(p_2_in__0[1]),
        .I1(p_2_in__0[0]),
        .O(\tmp_22_5_reg_1665[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_22_5_reg_1665[0]_i_3 
       (.I0(scaled_power_V_5_reg_1655),
        .I1(\p_Val2_11_5_reg_1649_reg_n_0_[28] ),
        .O(\tmp_22_5_reg_1665[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_22_5_reg_1665[0]_i_4 
       (.I0(\p_Val2_11_5_reg_1649_reg_n_0_[28] ),
        .I1(scaled_power_V_5_reg_1655),
        .O(\tmp_22_5_reg_1665[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_22_5_reg_1665[0]_i_5 
       (.I0(p_2_in__0[12]),
        .I1(p_2_in__0[13]),
        .O(\tmp_22_5_reg_1665[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_22_5_reg_1665[0]_i_6 
       (.I0(p_2_in__0[10]),
        .I1(p_2_in__0[11]),
        .O(\tmp_22_5_reg_1665[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_22_5_reg_1665[0]_i_7 
       (.I0(p_2_in__0[8]),
        .I1(p_2_in__0[9]),
        .O(\tmp_22_5_reg_1665[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_22_5_reg_1665[0]_i_8 
       (.I0(p_2_in__0[6]),
        .I1(p_2_in__0[7]),
        .O(\tmp_22_5_reg_1665[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_22_5_reg_1665[0]_i_9 
       (.I0(p_2_in__0[4]),
        .I1(p_2_in__0[5]),
        .O(\tmp_22_5_reg_1665[0]_i_9_n_0 ));
  FDRE \tmp_22_5_reg_1665_reg[0] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(tmp_22_5_fu_1140_p2),
        .Q(tmp_22_5_reg_1665),
        .R(1'b0));
  CARRY4 \tmp_22_5_reg_1665_reg[0]_i_1 
       (.CI(\tmp_22_5_reg_1665_reg[0]_i_2_n_0 ),
        .CO({tmp_22_5_fu_1140_p2,\tmp_22_5_reg_1665_reg[0]_i_1_n_1 ,\tmp_22_5_reg_1665_reg[0]_i_1_n_2 ,\tmp_22_5_reg_1665_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_22_5_reg_1665[0]_i_3_n_0 ,p_2_in__0[13],1'b0,1'b0}),
        .O(\NLW_tmp_22_5_reg_1665_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_22_5_reg_1665[0]_i_4_n_0 ,\tmp_22_5_reg_1665[0]_i_5_n_0 ,\tmp_22_5_reg_1665[0]_i_6_n_0 ,\tmp_22_5_reg_1665[0]_i_7_n_0 }));
  CARRY4 \tmp_22_5_reg_1665_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\tmp_22_5_reg_1665_reg[0]_i_2_n_0 ,\tmp_22_5_reg_1665_reg[0]_i_2_n_1 ,\tmp_22_5_reg_1665_reg[0]_i_2_n_2 ,\tmp_22_5_reg_1665_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_22_5_reg_1665[0]_i_8_n_0 ,\tmp_22_5_reg_1665[0]_i_9_n_0 ,1'b0,\tmp_22_5_reg_1665[0]_i_10_n_0 }),
        .O(\NLW_tmp_22_5_reg_1665_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_22_5_reg_1665[0]_i_11_n_0 ,\tmp_22_5_reg_1665[0]_i_12_n_0 ,\tmp_22_5_reg_1665[0]_i_13_n_0 ,\tmp_22_5_reg_1665[0]_i_14_n_0 }));
  FDRE \tmp_27_reg_1541_reg[13] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_57_reg_1429[13]),
        .Q(tmp_27_reg_1541[13]),
        .R(1'b0));
  FDRE \tmp_27_reg_1541_reg[14] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_57_reg_1429[14]),
        .Q(tmp_27_reg_1541[14]),
        .R(1'b0));
  FDRE \tmp_27_reg_1541_reg[15] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_57_reg_1429[15]),
        .Q(tmp_27_reg_1541[15]),
        .R(1'b0));
  FDRE \tmp_27_reg_1541_reg[16] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_57_reg_1429[16]),
        .Q(tmp_27_reg_1541[16]),
        .R(1'b0));
  FDRE \tmp_27_reg_1541_reg[17] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_57_reg_1429[17]),
        .Q(tmp_27_reg_1541[17]),
        .R(1'b0));
  FDRE \tmp_27_reg_1541_reg[18] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_57_reg_1429[18]),
        .Q(tmp_27_reg_1541[18]),
        .R(1'b0));
  FDRE \tmp_27_reg_1541_reg[19] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_57_reg_1429[19]),
        .Q(tmp_27_reg_1541[19]),
        .R(1'b0));
  FDRE \tmp_27_reg_1541_reg[20] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_57_reg_1429[20]),
        .Q(tmp_27_reg_1541[20]),
        .R(1'b0));
  FDRE \tmp_27_reg_1541_reg[21] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_57_reg_1429[21]),
        .Q(tmp_27_reg_1541[21]),
        .R(1'b0));
  FDRE \tmp_27_reg_1541_reg[22] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_57_reg_1429[22]),
        .Q(tmp_27_reg_1541[22]),
        .R(1'b0));
  FDRE \tmp_27_reg_1541_reg[23] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_57_reg_1429[23]),
        .Q(tmp_27_reg_1541[23]),
        .R(1'b0));
  FDRE \tmp_27_reg_1541_reg[24] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_57_reg_1429[24]),
        .Q(tmp_27_reg_1541[24]),
        .R(1'b0));
  FDRE \tmp_27_reg_1541_reg[25] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_57_reg_1429[25]),
        .Q(tmp_27_reg_1541[25]),
        .R(1'b0));
  FDRE \tmp_27_reg_1541_reg[26] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_57_reg_1429[26]),
        .Q(tmp_27_reg_1541[26]),
        .R(1'b0));
  FDRE \tmp_27_reg_1541_reg[27] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_57_reg_1429[27]),
        .Q(tmp_27_reg_1541[27]),
        .R(1'b0));
  FDRE \tmp_33_reg_1577_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(tmp_61_reg_1469[13]),
        .Q(tmp_33_reg_1577[13]),
        .R(1'b0));
  FDRE \tmp_33_reg_1577_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(tmp_61_reg_1469[14]),
        .Q(tmp_33_reg_1577[14]),
        .R(1'b0));
  FDRE \tmp_33_reg_1577_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(tmp_61_reg_1469[15]),
        .Q(tmp_33_reg_1577[15]),
        .R(1'b0));
  FDRE \tmp_33_reg_1577_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(tmp_61_reg_1469[16]),
        .Q(tmp_33_reg_1577[16]),
        .R(1'b0));
  FDRE \tmp_33_reg_1577_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(tmp_61_reg_1469[17]),
        .Q(tmp_33_reg_1577[17]),
        .R(1'b0));
  FDRE \tmp_33_reg_1577_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(tmp_61_reg_1469[18]),
        .Q(tmp_33_reg_1577[18]),
        .R(1'b0));
  FDRE \tmp_33_reg_1577_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(tmp_61_reg_1469[19]),
        .Q(tmp_33_reg_1577[19]),
        .R(1'b0));
  FDRE \tmp_33_reg_1577_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(tmp_61_reg_1469[20]),
        .Q(tmp_33_reg_1577[20]),
        .R(1'b0));
  FDRE \tmp_33_reg_1577_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(tmp_61_reg_1469[21]),
        .Q(tmp_33_reg_1577[21]),
        .R(1'b0));
  FDRE \tmp_33_reg_1577_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(tmp_61_reg_1469[22]),
        .Q(tmp_33_reg_1577[22]),
        .R(1'b0));
  FDRE \tmp_33_reg_1577_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(tmp_61_reg_1469[23]),
        .Q(tmp_33_reg_1577[23]),
        .R(1'b0));
  FDRE \tmp_33_reg_1577_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(tmp_61_reg_1469[24]),
        .Q(tmp_33_reg_1577[24]),
        .R(1'b0));
  FDRE \tmp_33_reg_1577_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(tmp_61_reg_1469[25]),
        .Q(tmp_33_reg_1577[25]),
        .R(1'b0));
  FDRE \tmp_33_reg_1577_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(tmp_61_reg_1469[26]),
        .Q(tmp_33_reg_1577[26]),
        .R(1'b0));
  FDRE \tmp_33_reg_1577_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(tmp_61_reg_1469[27]),
        .Q(tmp_33_reg_1577[27]),
        .R(1'b0));
  FDRE \tmp_39_reg_1474_reg[13] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(tmp_65_reg_1394[13]),
        .Q(tmp_39_reg_1474[13]),
        .R(1'b0));
  FDRE \tmp_39_reg_1474_reg[14] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(tmp_65_reg_1394[14]),
        .Q(tmp_39_reg_1474[14]),
        .R(1'b0));
  FDRE \tmp_39_reg_1474_reg[15] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(tmp_65_reg_1394[15]),
        .Q(tmp_39_reg_1474[15]),
        .R(1'b0));
  FDRE \tmp_39_reg_1474_reg[16] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(tmp_65_reg_1394[16]),
        .Q(tmp_39_reg_1474[16]),
        .R(1'b0));
  FDRE \tmp_39_reg_1474_reg[17] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(tmp_65_reg_1394[17]),
        .Q(tmp_39_reg_1474[17]),
        .R(1'b0));
  FDRE \tmp_39_reg_1474_reg[18] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(tmp_65_reg_1394[18]),
        .Q(tmp_39_reg_1474[18]),
        .R(1'b0));
  FDRE \tmp_39_reg_1474_reg[19] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(tmp_65_reg_1394[19]),
        .Q(tmp_39_reg_1474[19]),
        .R(1'b0));
  FDRE \tmp_39_reg_1474_reg[20] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(tmp_65_reg_1394[20]),
        .Q(tmp_39_reg_1474[20]),
        .R(1'b0));
  FDRE \tmp_39_reg_1474_reg[21] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(tmp_65_reg_1394[21]),
        .Q(tmp_39_reg_1474[21]),
        .R(1'b0));
  FDRE \tmp_39_reg_1474_reg[22] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(tmp_65_reg_1394[22]),
        .Q(tmp_39_reg_1474[22]),
        .R(1'b0));
  FDRE \tmp_39_reg_1474_reg[23] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(tmp_65_reg_1394[23]),
        .Q(tmp_39_reg_1474[23]),
        .R(1'b0));
  FDRE \tmp_39_reg_1474_reg[24] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(tmp_65_reg_1394[24]),
        .Q(tmp_39_reg_1474[24]),
        .R(1'b0));
  FDRE \tmp_39_reg_1474_reg[25] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(tmp_65_reg_1394[25]),
        .Q(tmp_39_reg_1474[25]),
        .R(1'b0));
  FDRE \tmp_39_reg_1474_reg[26] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(tmp_65_reg_1394[26]),
        .Q(tmp_39_reg_1474[26]),
        .R(1'b0));
  FDRE \tmp_39_reg_1474_reg[27] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(tmp_65_reg_1394[27]),
        .Q(tmp_39_reg_1474[27]),
        .R(1'b0));
  FDRE \tmp_45_reg_1629_reg[13] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_69_reg_1520[13]),
        .Q(tmp_45_reg_1629[13]),
        .R(1'b0));
  FDRE \tmp_45_reg_1629_reg[14] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_69_reg_1520[14]),
        .Q(tmp_45_reg_1629[14]),
        .R(1'b0));
  FDRE \tmp_45_reg_1629_reg[15] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_69_reg_1520[15]),
        .Q(tmp_45_reg_1629[15]),
        .R(1'b0));
  FDRE \tmp_45_reg_1629_reg[16] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_69_reg_1520[16]),
        .Q(tmp_45_reg_1629[16]),
        .R(1'b0));
  FDRE \tmp_45_reg_1629_reg[17] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_69_reg_1520[17]),
        .Q(tmp_45_reg_1629[17]),
        .R(1'b0));
  FDRE \tmp_45_reg_1629_reg[18] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_69_reg_1520[18]),
        .Q(tmp_45_reg_1629[18]),
        .R(1'b0));
  FDRE \tmp_45_reg_1629_reg[19] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_69_reg_1520[19]),
        .Q(tmp_45_reg_1629[19]),
        .R(1'b0));
  FDRE \tmp_45_reg_1629_reg[20] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_69_reg_1520[20]),
        .Q(tmp_45_reg_1629[20]),
        .R(1'b0));
  FDRE \tmp_45_reg_1629_reg[21] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_69_reg_1520[21]),
        .Q(tmp_45_reg_1629[21]),
        .R(1'b0));
  FDRE \tmp_45_reg_1629_reg[22] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_69_reg_1520[22]),
        .Q(tmp_45_reg_1629[22]),
        .R(1'b0));
  FDRE \tmp_45_reg_1629_reg[23] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_69_reg_1520[23]),
        .Q(tmp_45_reg_1629[23]),
        .R(1'b0));
  FDRE \tmp_45_reg_1629_reg[24] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_69_reg_1520[24]),
        .Q(tmp_45_reg_1629[24]),
        .R(1'b0));
  FDRE \tmp_45_reg_1629_reg[25] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_69_reg_1520[25]),
        .Q(tmp_45_reg_1629[25]),
        .R(1'b0));
  FDRE \tmp_45_reg_1629_reg[26] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_69_reg_1520[26]),
        .Q(tmp_45_reg_1629[26]),
        .R(1'b0));
  FDRE \tmp_45_reg_1629_reg[27] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_69_reg_1520[27]),
        .Q(tmp_45_reg_1629[27]),
        .R(1'b0));
  FDRE \tmp_49_reg_1404_reg[0] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_87),
        .Q(tmp_49_reg_1404[0]),
        .R(1'b0));
  FDRE \tmp_49_reg_1404_reg[10] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_77),
        .Q(tmp_49_reg_1404[10]),
        .R(1'b0));
  FDRE \tmp_49_reg_1404_reg[11] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_76),
        .Q(tmp_49_reg_1404[11]),
        .R(1'b0));
  FDRE \tmp_49_reg_1404_reg[12] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_75),
        .Q(tmp_49_reg_1404[12]),
        .R(1'b0));
  FDRE \tmp_49_reg_1404_reg[13] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_74),
        .Q(tmp_49_reg_1404[13]),
        .R(1'b0));
  FDRE \tmp_49_reg_1404_reg[14] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_73),
        .Q(tmp_49_reg_1404[14]),
        .R(1'b0));
  FDRE \tmp_49_reg_1404_reg[15] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_72),
        .Q(tmp_49_reg_1404[15]),
        .R(1'b0));
  FDRE \tmp_49_reg_1404_reg[16] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_71),
        .Q(tmp_49_reg_1404[16]),
        .R(1'b0));
  FDRE \tmp_49_reg_1404_reg[17] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_70),
        .Q(tmp_49_reg_1404[17]),
        .R(1'b0));
  FDRE \tmp_49_reg_1404_reg[18] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_69),
        .Q(tmp_49_reg_1404[18]),
        .R(1'b0));
  FDRE \tmp_49_reg_1404_reg[19] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_68),
        .Q(tmp_49_reg_1404[19]),
        .R(1'b0));
  FDRE \tmp_49_reg_1404_reg[1] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_86),
        .Q(tmp_49_reg_1404[1]),
        .R(1'b0));
  FDRE \tmp_49_reg_1404_reg[20] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_67),
        .Q(tmp_49_reg_1404[20]),
        .R(1'b0));
  FDRE \tmp_49_reg_1404_reg[21] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_66),
        .Q(tmp_49_reg_1404[21]),
        .R(1'b0));
  FDRE \tmp_49_reg_1404_reg[22] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_65),
        .Q(tmp_49_reg_1404[22]),
        .R(1'b0));
  FDRE \tmp_49_reg_1404_reg[23] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_64),
        .Q(tmp_49_reg_1404[23]),
        .R(1'b0));
  FDRE \tmp_49_reg_1404_reg[24] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_63),
        .Q(tmp_49_reg_1404[24]),
        .R(1'b0));
  FDRE \tmp_49_reg_1404_reg[25] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_62),
        .Q(tmp_49_reg_1404[25]),
        .R(1'b0));
  FDRE \tmp_49_reg_1404_reg[26] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_61),
        .Q(tmp_49_reg_1404[26]),
        .R(1'b0));
  FDRE \tmp_49_reg_1404_reg[27] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_60),
        .Q(tmp_49_reg_1404[27]),
        .R(1'b0));
  FDRE \tmp_49_reg_1404_reg[2] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_85),
        .Q(tmp_49_reg_1404[2]),
        .R(1'b0));
  FDRE \tmp_49_reg_1404_reg[3] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_84),
        .Q(tmp_49_reg_1404[3]),
        .R(1'b0));
  FDRE \tmp_49_reg_1404_reg[4] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_83),
        .Q(tmp_49_reg_1404[4]),
        .R(1'b0));
  FDRE \tmp_49_reg_1404_reg[5] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_82),
        .Q(tmp_49_reg_1404[5]),
        .R(1'b0));
  FDRE \tmp_49_reg_1404_reg[6] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_81),
        .Q(tmp_49_reg_1404[6]),
        .R(1'b0));
  FDRE \tmp_49_reg_1404_reg[7] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_80),
        .Q(tmp_49_reg_1404[7]),
        .R(1'b0));
  FDRE \tmp_49_reg_1404_reg[8] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_79),
        .Q(tmp_49_reg_1404[8]),
        .R(1'b0));
  FDRE \tmp_49_reg_1404_reg[9] 
       (.C(ap_clk),
        .CE(ce5),
        .D(mixer_mul_47ns_42cud_U3_n_78),
        .Q(tmp_49_reg_1404[9]),
        .R(1'b0));
  FDRE \tmp_51_reg_1248_reg[0] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_8_2_fu_263_p2[27]),
        .Q(tmp_51_reg_1248),
        .R(1'b0));
  FDRE \tmp_53_reg_1384_reg[0] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[60]),
        .Q(tmp_53_reg_1384[0]),
        .R(1'b0));
  FDRE \tmp_53_reg_1384_reg[10] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[70]),
        .Q(tmp_53_reg_1384[10]),
        .R(1'b0));
  FDRE \tmp_53_reg_1384_reg[11] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[71]),
        .Q(tmp_53_reg_1384[11]),
        .R(1'b0));
  FDRE \tmp_53_reg_1384_reg[12] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[72]),
        .Q(tmp_53_reg_1384[12]),
        .R(1'b0));
  FDRE \tmp_53_reg_1384_reg[13] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[73]),
        .Q(tmp_53_reg_1384[13]),
        .R(1'b0));
  FDRE \tmp_53_reg_1384_reg[14] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[74]),
        .Q(tmp_53_reg_1384[14]),
        .R(1'b0));
  FDRE \tmp_53_reg_1384_reg[15] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[75]),
        .Q(tmp_53_reg_1384[15]),
        .R(1'b0));
  FDRE \tmp_53_reg_1384_reg[16] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[76]),
        .Q(tmp_53_reg_1384[16]),
        .R(1'b0));
  FDRE \tmp_53_reg_1384_reg[17] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[77]),
        .Q(tmp_53_reg_1384[17]),
        .R(1'b0));
  FDRE \tmp_53_reg_1384_reg[18] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[78]),
        .Q(tmp_53_reg_1384[18]),
        .R(1'b0));
  FDRE \tmp_53_reg_1384_reg[19] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[79]),
        .Q(tmp_53_reg_1384[19]),
        .R(1'b0));
  FDRE \tmp_53_reg_1384_reg[1] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[61]),
        .Q(tmp_53_reg_1384[1]),
        .R(1'b0));
  FDRE \tmp_53_reg_1384_reg[20] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[80]),
        .Q(tmp_53_reg_1384[20]),
        .R(1'b0));
  FDRE \tmp_53_reg_1384_reg[21] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[81]),
        .Q(tmp_53_reg_1384[21]),
        .R(1'b0));
  FDRE \tmp_53_reg_1384_reg[22] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[82]),
        .Q(tmp_53_reg_1384[22]),
        .R(1'b0));
  FDRE \tmp_53_reg_1384_reg[23] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[83]),
        .Q(tmp_53_reg_1384[23]),
        .R(1'b0));
  FDRE \tmp_53_reg_1384_reg[24] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[84]),
        .Q(tmp_53_reg_1384[24]),
        .R(1'b0));
  FDRE \tmp_53_reg_1384_reg[25] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[85]),
        .Q(tmp_53_reg_1384[25]),
        .R(1'b0));
  FDRE \tmp_53_reg_1384_reg[26] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[86]),
        .Q(tmp_53_reg_1384[26]),
        .R(1'b0));
  FDRE \tmp_53_reg_1384_reg[2] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[62]),
        .Q(tmp_53_reg_1384[2]),
        .R(1'b0));
  FDRE \tmp_53_reg_1384_reg[3] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[63]),
        .Q(tmp_53_reg_1384[3]),
        .R(1'b0));
  FDRE \tmp_53_reg_1384_reg[4] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[64]),
        .Q(tmp_53_reg_1384[4]),
        .R(1'b0));
  FDRE \tmp_53_reg_1384_reg[5] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[65]),
        .Q(tmp_53_reg_1384[5]),
        .R(1'b0));
  FDRE \tmp_53_reg_1384_reg[6] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[66]),
        .Q(tmp_53_reg_1384[6]),
        .R(1'b0));
  FDRE \tmp_53_reg_1384_reg[7] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[67]),
        .Q(tmp_53_reg_1384[7]),
        .R(1'b0));
  FDRE \tmp_53_reg_1384_reg[8] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[68]),
        .Q(tmp_53_reg_1384[8]),
        .R(1'b0));
  FDRE \tmp_53_reg_1384_reg[9] 
       (.C(ap_clk),
        .CE(ce4),
        .D(buff9[69]),
        .Q(tmp_53_reg_1384[9]),
        .R(1'b0));
  FDRE \tmp_55_reg_1336_reg[0] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_4_fu_397_p2[28]),
        .Q(tmp_55_reg_1336),
        .R(1'b0));
  CARRY4 \tmp_55_reg_1336_reg[0]_i_1 
       (.CI(\p_Val2_8_4_reg_1331_reg[27]_i_1_n_0 ),
        .CO(\NLW_tmp_55_reg_1336_reg[0]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_55_reg_1336_reg[0]_i_1_O_UNCONNECTED [3:1],p_Val2_8_4_fu_397_p2[28]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \tmp_57_reg_1429_reg[0] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_87),
        .Q(tmp_57_reg_1429[0]),
        .R(1'b0));
  FDRE \tmp_57_reg_1429_reg[10] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_77),
        .Q(tmp_57_reg_1429[10]),
        .R(1'b0));
  FDRE \tmp_57_reg_1429_reg[11] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_76),
        .Q(tmp_57_reg_1429[11]),
        .R(1'b0));
  FDRE \tmp_57_reg_1429_reg[12] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_75),
        .Q(tmp_57_reg_1429[12]),
        .R(1'b0));
  FDRE \tmp_57_reg_1429_reg[13] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_74),
        .Q(tmp_57_reg_1429[13]),
        .R(1'b0));
  FDRE \tmp_57_reg_1429_reg[14] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_73),
        .Q(tmp_57_reg_1429[14]),
        .R(1'b0));
  FDRE \tmp_57_reg_1429_reg[15] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_72),
        .Q(tmp_57_reg_1429[15]),
        .R(1'b0));
  FDRE \tmp_57_reg_1429_reg[16] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_71),
        .Q(tmp_57_reg_1429[16]),
        .R(1'b0));
  FDRE \tmp_57_reg_1429_reg[17] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_70),
        .Q(tmp_57_reg_1429[17]),
        .R(1'b0));
  FDRE \tmp_57_reg_1429_reg[18] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_69),
        .Q(tmp_57_reg_1429[18]),
        .R(1'b0));
  FDRE \tmp_57_reg_1429_reg[19] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_68),
        .Q(tmp_57_reg_1429[19]),
        .R(1'b0));
  FDRE \tmp_57_reg_1429_reg[1] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_86),
        .Q(tmp_57_reg_1429[1]),
        .R(1'b0));
  FDRE \tmp_57_reg_1429_reg[20] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_67),
        .Q(tmp_57_reg_1429[20]),
        .R(1'b0));
  FDRE \tmp_57_reg_1429_reg[21] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_66),
        .Q(tmp_57_reg_1429[21]),
        .R(1'b0));
  FDRE \tmp_57_reg_1429_reg[22] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_65),
        .Q(tmp_57_reg_1429[22]),
        .R(1'b0));
  FDRE \tmp_57_reg_1429_reg[23] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_64),
        .Q(tmp_57_reg_1429[23]),
        .R(1'b0));
  FDRE \tmp_57_reg_1429_reg[24] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_63),
        .Q(tmp_57_reg_1429[24]),
        .R(1'b0));
  FDRE \tmp_57_reg_1429_reg[25] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_62),
        .Q(tmp_57_reg_1429[25]),
        .R(1'b0));
  FDRE \tmp_57_reg_1429_reg[26] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_61),
        .Q(tmp_57_reg_1429[26]),
        .R(1'b0));
  FDRE \tmp_57_reg_1429_reg[27] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_60),
        .Q(tmp_57_reg_1429[27]),
        .R(1'b0));
  FDRE \tmp_57_reg_1429_reg[2] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_85),
        .Q(tmp_57_reg_1429[2]),
        .R(1'b0));
  FDRE \tmp_57_reg_1429_reg[3] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_84),
        .Q(tmp_57_reg_1429[3]),
        .R(1'b0));
  FDRE \tmp_57_reg_1429_reg[4] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_83),
        .Q(tmp_57_reg_1429[4]),
        .R(1'b0));
  FDRE \tmp_57_reg_1429_reg[5] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_82),
        .Q(tmp_57_reg_1429[5]),
        .R(1'b0));
  FDRE \tmp_57_reg_1429_reg[6] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_81),
        .Q(tmp_57_reg_1429[6]),
        .R(1'b0));
  FDRE \tmp_57_reg_1429_reg[7] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_80),
        .Q(tmp_57_reg_1429[7]),
        .R(1'b0));
  FDRE \tmp_57_reg_1429_reg[8] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_79),
        .Q(tmp_57_reg_1429[8]),
        .R(1'b0));
  FDRE \tmp_57_reg_1429_reg[9] 
       (.C(ap_clk),
        .CE(ce1),
        .D(mixer_mul_47ns_42cud_U4_n_78),
        .Q(tmp_57_reg_1429[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_59_reg_1347[0]_i_2 
       (.I0(p_Val2_6_3_reg_1311[26]),
        .O(\tmp_59_reg_1347[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_59_reg_1347[0]_i_3 
       (.I0(p_Val2_6_3_reg_1311[26]),
        .I1(p_Val2_6_3_reg_1311[27]),
        .O(\tmp_59_reg_1347[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_59_reg_1347[0]_i_4 
       (.I0(p_Val2_6_3_reg_1311[26]),
        .I1(p_shl_cast_reg_1288_reg__0[13]),
        .O(\tmp_59_reg_1347[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_59_reg_1347[0]_i_5 
       (.I0(p_shl_cast_reg_1288_reg__0[12]),
        .I1(p_Val2_6_3_reg_1311[25]),
        .O(\tmp_59_reg_1347[0]_i_5_n_0 ));
  FDRE \tmp_59_reg_1347_reg[0] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_8_6_fu_413_p2[28]),
        .Q(tmp_59_reg_1347),
        .R(1'b0));
  CARRY4 \tmp_59_reg_1347_reg[0]_i_1 
       (.CI(\p_Val2_8_6_reg_1342_reg[24]_i_1_n_0 ),
        .CO({\NLW_tmp_59_reg_1347_reg[0]_i_1_CO_UNCONNECTED [3],\tmp_59_reg_1347_reg[0]_i_1_n_1 ,\tmp_59_reg_1347_reg[0]_i_1_n_2 ,\tmp_59_reg_1347_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_Val2_6_3_reg_1311[26],\tmp_59_reg_1347[0]_i_2_n_0 ,p_shl_cast_reg_1288_reg__0[12]}),
        .O(p_Val2_8_6_fu_413_p2[28:25]),
        .S({1'b1,\tmp_59_reg_1347[0]_i_3_n_0 ,\tmp_59_reg_1347[0]_i_4_n_0 ,\tmp_59_reg_1347[0]_i_5_n_0 }));
  FDRE \tmp_5_reg_1484_reg[13] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_49_reg_1404[13]),
        .Q(tmp_5_reg_1484[13]),
        .R(1'b0));
  FDRE \tmp_5_reg_1484_reg[14] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_49_reg_1404[14]),
        .Q(tmp_5_reg_1484[14]),
        .R(1'b0));
  FDRE \tmp_5_reg_1484_reg[15] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_49_reg_1404[15]),
        .Q(tmp_5_reg_1484[15]),
        .R(1'b0));
  FDRE \tmp_5_reg_1484_reg[16] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_49_reg_1404[16]),
        .Q(tmp_5_reg_1484[16]),
        .R(1'b0));
  FDRE \tmp_5_reg_1484_reg[17] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_49_reg_1404[17]),
        .Q(tmp_5_reg_1484[17]),
        .R(1'b0));
  FDRE \tmp_5_reg_1484_reg[18] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_49_reg_1404[18]),
        .Q(tmp_5_reg_1484[18]),
        .R(1'b0));
  FDRE \tmp_5_reg_1484_reg[19] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_49_reg_1404[19]),
        .Q(tmp_5_reg_1484[19]),
        .R(1'b0));
  FDRE \tmp_5_reg_1484_reg[20] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_49_reg_1404[20]),
        .Q(tmp_5_reg_1484[20]),
        .R(1'b0));
  FDRE \tmp_5_reg_1484_reg[21] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_49_reg_1404[21]),
        .Q(tmp_5_reg_1484[21]),
        .R(1'b0));
  FDRE \tmp_5_reg_1484_reg[22] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_49_reg_1404[22]),
        .Q(tmp_5_reg_1484[22]),
        .R(1'b0));
  FDRE \tmp_5_reg_1484_reg[23] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_49_reg_1404[23]),
        .Q(tmp_5_reg_1484[23]),
        .R(1'b0));
  FDRE \tmp_5_reg_1484_reg[24] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_49_reg_1404[24]),
        .Q(tmp_5_reg_1484[24]),
        .R(1'b0));
  FDRE \tmp_5_reg_1484_reg[25] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_49_reg_1404[25]),
        .Q(tmp_5_reg_1484[25]),
        .R(1'b0));
  FDRE \tmp_5_reg_1484_reg[26] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_49_reg_1404[26]),
        .Q(tmp_5_reg_1484[26]),
        .R(1'b0));
  FDRE \tmp_5_reg_1484_reg[27] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_49_reg_1404[27]),
        .Q(tmp_5_reg_1484[27]),
        .R(1'b0));
  FDRE \tmp_61_reg_1469_reg[0] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_87),
        .Q(tmp_61_reg_1469[0]),
        .R(1'b0));
  FDRE \tmp_61_reg_1469_reg[10] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_77),
        .Q(tmp_61_reg_1469[10]),
        .R(1'b0));
  FDRE \tmp_61_reg_1469_reg[11] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_76),
        .Q(tmp_61_reg_1469[11]),
        .R(1'b0));
  FDRE \tmp_61_reg_1469_reg[12] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_75),
        .Q(tmp_61_reg_1469[12]),
        .R(1'b0));
  FDRE \tmp_61_reg_1469_reg[13] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_74),
        .Q(tmp_61_reg_1469[13]),
        .R(1'b0));
  FDRE \tmp_61_reg_1469_reg[14] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_73),
        .Q(tmp_61_reg_1469[14]),
        .R(1'b0));
  FDRE \tmp_61_reg_1469_reg[15] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_72),
        .Q(tmp_61_reg_1469[15]),
        .R(1'b0));
  FDRE \tmp_61_reg_1469_reg[16] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_71),
        .Q(tmp_61_reg_1469[16]),
        .R(1'b0));
  FDRE \tmp_61_reg_1469_reg[17] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_70),
        .Q(tmp_61_reg_1469[17]),
        .R(1'b0));
  FDRE \tmp_61_reg_1469_reg[18] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_69),
        .Q(tmp_61_reg_1469[18]),
        .R(1'b0));
  FDRE \tmp_61_reg_1469_reg[19] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_68),
        .Q(tmp_61_reg_1469[19]),
        .R(1'b0));
  FDRE \tmp_61_reg_1469_reg[1] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_86),
        .Q(tmp_61_reg_1469[1]),
        .R(1'b0));
  FDRE \tmp_61_reg_1469_reg[20] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_67),
        .Q(tmp_61_reg_1469[20]),
        .R(1'b0));
  FDRE \tmp_61_reg_1469_reg[21] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_66),
        .Q(tmp_61_reg_1469[21]),
        .R(1'b0));
  FDRE \tmp_61_reg_1469_reg[22] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_65),
        .Q(tmp_61_reg_1469[22]),
        .R(1'b0));
  FDRE \tmp_61_reg_1469_reg[23] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_64),
        .Q(tmp_61_reg_1469[23]),
        .R(1'b0));
  FDRE \tmp_61_reg_1469_reg[24] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_63),
        .Q(tmp_61_reg_1469[24]),
        .R(1'b0));
  FDRE \tmp_61_reg_1469_reg[25] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_62),
        .Q(tmp_61_reg_1469[25]),
        .R(1'b0));
  FDRE \tmp_61_reg_1469_reg[26] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_61),
        .Q(tmp_61_reg_1469[26]),
        .R(1'b0));
  FDRE \tmp_61_reg_1469_reg[27] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_60),
        .Q(tmp_61_reg_1469[27]),
        .R(1'b0));
  FDRE \tmp_61_reg_1469_reg[2] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_85),
        .Q(tmp_61_reg_1469[2]),
        .R(1'b0));
  FDRE \tmp_61_reg_1469_reg[3] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_84),
        .Q(tmp_61_reg_1469[3]),
        .R(1'b0));
  FDRE \tmp_61_reg_1469_reg[4] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_83),
        .Q(tmp_61_reg_1469[4]),
        .R(1'b0));
  FDRE \tmp_61_reg_1469_reg[5] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_82),
        .Q(tmp_61_reg_1469[5]),
        .R(1'b0));
  FDRE \tmp_61_reg_1469_reg[6] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_81),
        .Q(tmp_61_reg_1469[6]),
        .R(1'b0));
  FDRE \tmp_61_reg_1469_reg[7] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_80),
        .Q(tmp_61_reg_1469[7]),
        .R(1'b0));
  FDRE \tmp_61_reg_1469_reg[8] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_79),
        .Q(tmp_61_reg_1469[8]),
        .R(1'b0));
  FDRE \tmp_61_reg_1469_reg[9] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_12100),
        .D(mixer_mul_47ns_42cud_U5_n_78),
        .Q(tmp_61_reg_1469[9]),
        .R(1'b0));
  FDRE \tmp_63_reg_1282_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(p_Val2_8_8_fu_314_p2[28]),
        .Q(tmp_63_reg_1282),
        .R(1'b0));
  CARRY4 \tmp_63_reg_1282_reg[0]_i_1 
       (.CI(\p_Val2_8_8_reg_1277_reg[27]_i_1_n_0 ),
        .CO(\NLW_tmp_63_reg_1282_reg[0]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_63_reg_1282_reg[0]_i_1_O_UNCONNECTED [3:1],p_Val2_8_8_fu_314_p2[28]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \tmp_65_reg_1394_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_87),
        .Q(tmp_65_reg_1394[0]),
        .R(1'b0));
  FDRE \tmp_65_reg_1394_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_77),
        .Q(tmp_65_reg_1394[10]),
        .R(1'b0));
  FDRE \tmp_65_reg_1394_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_76),
        .Q(tmp_65_reg_1394[11]),
        .R(1'b0));
  FDRE \tmp_65_reg_1394_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_75),
        .Q(tmp_65_reg_1394[12]),
        .R(1'b0));
  FDRE \tmp_65_reg_1394_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_74),
        .Q(tmp_65_reg_1394[13]),
        .R(1'b0));
  FDRE \tmp_65_reg_1394_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_73),
        .Q(tmp_65_reg_1394[14]),
        .R(1'b0));
  FDRE \tmp_65_reg_1394_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_72),
        .Q(tmp_65_reg_1394[15]),
        .R(1'b0));
  FDRE \tmp_65_reg_1394_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_71),
        .Q(tmp_65_reg_1394[16]),
        .R(1'b0));
  FDRE \tmp_65_reg_1394_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_70),
        .Q(tmp_65_reg_1394[17]),
        .R(1'b0));
  FDRE \tmp_65_reg_1394_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_69),
        .Q(tmp_65_reg_1394[18]),
        .R(1'b0));
  FDRE \tmp_65_reg_1394_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_68),
        .Q(tmp_65_reg_1394[19]),
        .R(1'b0));
  FDRE \tmp_65_reg_1394_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_86),
        .Q(tmp_65_reg_1394[1]),
        .R(1'b0));
  FDRE \tmp_65_reg_1394_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_67),
        .Q(tmp_65_reg_1394[20]),
        .R(1'b0));
  FDRE \tmp_65_reg_1394_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_66),
        .Q(tmp_65_reg_1394[21]),
        .R(1'b0));
  FDRE \tmp_65_reg_1394_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_65),
        .Q(tmp_65_reg_1394[22]),
        .R(1'b0));
  FDRE \tmp_65_reg_1394_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_64),
        .Q(tmp_65_reg_1394[23]),
        .R(1'b0));
  FDRE \tmp_65_reg_1394_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_63),
        .Q(tmp_65_reg_1394[24]),
        .R(1'b0));
  FDRE \tmp_65_reg_1394_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_62),
        .Q(tmp_65_reg_1394[25]),
        .R(1'b0));
  FDRE \tmp_65_reg_1394_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_61),
        .Q(tmp_65_reg_1394[26]),
        .R(1'b0));
  FDRE \tmp_65_reg_1394_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_60),
        .Q(tmp_65_reg_1394[27]),
        .R(1'b0));
  FDRE \tmp_65_reg_1394_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_85),
        .Q(tmp_65_reg_1394[2]),
        .R(1'b0));
  FDRE \tmp_65_reg_1394_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_84),
        .Q(tmp_65_reg_1394[3]),
        .R(1'b0));
  FDRE \tmp_65_reg_1394_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_83),
        .Q(tmp_65_reg_1394[4]),
        .R(1'b0));
  FDRE \tmp_65_reg_1394_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_82),
        .Q(tmp_65_reg_1394[5]),
        .R(1'b0));
  FDRE \tmp_65_reg_1394_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_81),
        .Q(tmp_65_reg_1394[6]),
        .R(1'b0));
  FDRE \tmp_65_reg_1394_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_80),
        .Q(tmp_65_reg_1394[7]),
        .R(1'b0));
  FDRE \tmp_65_reg_1394_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_79),
        .Q(tmp_65_reg_1394[8]),
        .R(1'b0));
  FDRE \tmp_65_reg_1394_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(mixer_mul_47ns_42cud_U2_n_78),
        .Q(tmp_65_reg_1394[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_67_reg_1358[0]_i_3 
       (.I0(p_Val2_6_5_reg_1321[26]),
        .O(\tmp_67_reg_1358[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_67_reg_1358[0]_i_4 
       (.I0(p_Val2_6_5_reg_1321[26]),
        .I1(p_Val2_6_5_reg_1321[27]),
        .O(\tmp_67_reg_1358[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_67_reg_1358[0]_i_5 
       (.I0(p_Val2_6_5_reg_1321[26]),
        .I1(p_shl_cast_reg_1288_reg__0[13]),
        .O(\tmp_67_reg_1358[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_67_reg_1358[0]_i_6 
       (.I0(p_shl_cast_reg_1288_reg__0[12]),
        .I1(p_Val2_6_5_reg_1321[25]),
        .O(\tmp_67_reg_1358[0]_i_6_n_0 ));
  FDRE \tmp_67_reg_1358_reg[0] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_0_in),
        .Q(tmp_67_reg_1358),
        .R(1'b0));
  CARRY4 \tmp_67_reg_1358_reg[0]_i_2 
       (.CI(\p_Val2_8_1_reg_1353_reg[24]_i_1_n_0 ),
        .CO({\NLW_tmp_67_reg_1358_reg[0]_i_2_CO_UNCONNECTED [3],\tmp_67_reg_1358_reg[0]_i_2_n_1 ,\tmp_67_reg_1358_reg[0]_i_2_n_2 ,\tmp_67_reg_1358_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_Val2_6_5_reg_1321[26],\tmp_67_reg_1358[0]_i_3_n_0 ,p_shl_cast_reg_1288_reg__0[12]}),
        .O({p_0_in,\tmp_67_reg_1358_reg[0]_i_2_n_5 ,\tmp_67_reg_1358_reg[0]_i_2_n_6 ,\tmp_67_reg_1358_reg[0]_i_2_n_7 }),
        .S({1'b1,\tmp_67_reg_1358[0]_i_4_n_0 ,\tmp_67_reg_1358[0]_i_5_n_0 ,\tmp_67_reg_1358[0]_i_6_n_0 }));
  FDRE \tmp_69_reg_1520_reg[0] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_87),
        .Q(tmp_69_reg_1520[0]),
        .R(1'b0));
  FDRE \tmp_69_reg_1520_reg[10] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_77),
        .Q(tmp_69_reg_1520[10]),
        .R(1'b0));
  FDRE \tmp_69_reg_1520_reg[11] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_76),
        .Q(tmp_69_reg_1520[11]),
        .R(1'b0));
  FDRE \tmp_69_reg_1520_reg[12] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_75),
        .Q(tmp_69_reg_1520[12]),
        .R(1'b0));
  FDRE \tmp_69_reg_1520_reg[13] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_74),
        .Q(tmp_69_reg_1520[13]),
        .R(1'b0));
  FDRE \tmp_69_reg_1520_reg[14] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_73),
        .Q(tmp_69_reg_1520[14]),
        .R(1'b0));
  FDRE \tmp_69_reg_1520_reg[15] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_72),
        .Q(tmp_69_reg_1520[15]),
        .R(1'b0));
  FDRE \tmp_69_reg_1520_reg[16] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_71),
        .Q(tmp_69_reg_1520[16]),
        .R(1'b0));
  FDRE \tmp_69_reg_1520_reg[17] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_70),
        .Q(tmp_69_reg_1520[17]),
        .R(1'b0));
  FDRE \tmp_69_reg_1520_reg[18] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_69),
        .Q(tmp_69_reg_1520[18]),
        .R(1'b0));
  FDRE \tmp_69_reg_1520_reg[19] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_68),
        .Q(tmp_69_reg_1520[19]),
        .R(1'b0));
  FDRE \tmp_69_reg_1520_reg[1] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_86),
        .Q(tmp_69_reg_1520[1]),
        .R(1'b0));
  FDRE \tmp_69_reg_1520_reg[20] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_67),
        .Q(tmp_69_reg_1520[20]),
        .R(1'b0));
  FDRE \tmp_69_reg_1520_reg[21] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_66),
        .Q(tmp_69_reg_1520[21]),
        .R(1'b0));
  FDRE \tmp_69_reg_1520_reg[22] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_65),
        .Q(tmp_69_reg_1520[22]),
        .R(1'b0));
  FDRE \tmp_69_reg_1520_reg[23] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_64),
        .Q(tmp_69_reg_1520[23]),
        .R(1'b0));
  FDRE \tmp_69_reg_1520_reg[24] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_63),
        .Q(tmp_69_reg_1520[24]),
        .R(1'b0));
  FDRE \tmp_69_reg_1520_reg[25] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_62),
        .Q(tmp_69_reg_1520[25]),
        .R(1'b0));
  FDRE \tmp_69_reg_1520_reg[26] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_61),
        .Q(tmp_69_reg_1520[26]),
        .R(1'b0));
  FDRE \tmp_69_reg_1520_reg[27] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_60),
        .Q(tmp_69_reg_1520[27]),
        .R(1'b0));
  FDRE \tmp_69_reg_1520_reg[2] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_85),
        .Q(tmp_69_reg_1520[2]),
        .R(1'b0));
  FDRE \tmp_69_reg_1520_reg[3] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_84),
        .Q(tmp_69_reg_1520[3]),
        .R(1'b0));
  FDRE \tmp_69_reg_1520_reg[4] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_83),
        .Q(tmp_69_reg_1520[4]),
        .R(1'b0));
  FDRE \tmp_69_reg_1520_reg[5] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_82),
        .Q(tmp_69_reg_1520[5]),
        .R(1'b0));
  FDRE \tmp_69_reg_1520_reg[6] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_81),
        .Q(tmp_69_reg_1520[6]),
        .R(1'b0));
  FDRE \tmp_69_reg_1520_reg[7] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_80),
        .Q(tmp_69_reg_1520[7]),
        .R(1'b0));
  FDRE \tmp_69_reg_1520_reg[8] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_79),
        .Q(tmp_69_reg_1520[8]),
        .R(1'b0));
  FDRE \tmp_69_reg_1520_reg[9] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_47ns_42cud_U6_n_78),
        .Q(tmp_69_reg_1520[9]),
        .R(1'b0));
  FDRE \tmp_7_reg_1237_reg[0] 
       (.C(ap_clk),
        .CE(tmp_7_reg_12370),
        .D(regs_in_V_q0[2]),
        .Q(tmp_7_reg_1237[0]),
        .R(1'b0));
  FDRE \tmp_7_reg_1237_reg[10] 
       (.C(ap_clk),
        .CE(tmp_7_reg_12370),
        .D(regs_in_V_q0[12]),
        .Q(tmp_7_reg_1237[10]),
        .R(1'b0));
  FDRE \tmp_7_reg_1237_reg[11] 
       (.C(ap_clk),
        .CE(tmp_7_reg_12370),
        .D(regs_in_V_q0[13]),
        .Q(tmp_7_reg_1237[11]),
        .R(1'b0));
  FDRE \tmp_7_reg_1237_reg[12] 
       (.C(ap_clk),
        .CE(tmp_7_reg_12370),
        .D(regs_in_V_q0[14]),
        .Q(tmp_7_reg_1237[12]),
        .R(1'b0));
  FDRE \tmp_7_reg_1237_reg[13] 
       (.C(ap_clk),
        .CE(tmp_7_reg_12370),
        .D(regs_in_V_q0[15]),
        .Q(tmp_7_reg_1237[13]),
        .R(1'b0));
  FDRE \tmp_7_reg_1237_reg[1] 
       (.C(ap_clk),
        .CE(tmp_7_reg_12370),
        .D(regs_in_V_q0[3]),
        .Q(tmp_7_reg_1237[1]),
        .R(1'b0));
  FDRE \tmp_7_reg_1237_reg[2] 
       (.C(ap_clk),
        .CE(tmp_7_reg_12370),
        .D(regs_in_V_q0[4]),
        .Q(tmp_7_reg_1237[2]),
        .R(1'b0));
  FDRE \tmp_7_reg_1237_reg[3] 
       (.C(ap_clk),
        .CE(tmp_7_reg_12370),
        .D(regs_in_V_q0[5]),
        .Q(tmp_7_reg_1237[3]),
        .R(1'b0));
  FDRE \tmp_7_reg_1237_reg[4] 
       (.C(ap_clk),
        .CE(tmp_7_reg_12370),
        .D(regs_in_V_q0[6]),
        .Q(tmp_7_reg_1237[4]),
        .R(1'b0));
  FDRE \tmp_7_reg_1237_reg[5] 
       (.C(ap_clk),
        .CE(tmp_7_reg_12370),
        .D(regs_in_V_q0[7]),
        .Q(tmp_7_reg_1237[5]),
        .R(1'b0));
  FDRE \tmp_7_reg_1237_reg[6] 
       (.C(ap_clk),
        .CE(tmp_7_reg_12370),
        .D(regs_in_V_q0[8]),
        .Q(tmp_7_reg_1237[6]),
        .R(1'b0));
  FDRE \tmp_7_reg_1237_reg[7] 
       (.C(ap_clk),
        .CE(tmp_7_reg_12370),
        .D(regs_in_V_q0[9]),
        .Q(tmp_7_reg_1237[7]),
        .R(1'b0));
  FDRE \tmp_7_reg_1237_reg[8] 
       (.C(ap_clk),
        .CE(tmp_7_reg_12370),
        .D(regs_in_V_q0[10]),
        .Q(tmp_7_reg_1237[8]),
        .R(1'b0));
  FDRE \tmp_7_reg_1237_reg[9] 
       (.C(ap_clk),
        .CE(tmp_7_reg_12370),
        .D(regs_in_V_q0[11]),
        .Q(tmp_7_reg_1237[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_AXILiteS_s_axi
   (DOADO,
    DOBDO,
    \tmp_7_reg_1237_reg[0] ,
    \rdata_reg[31]_i_4 ,
    ap_NS_fsm1,
    ap_block_pp0_stage0_01001,
    ap_start,
    ap_enable_reg_pp0_iter0,
    \int_regs_in_V_shift_reg[0]_0 ,
    s_axi_AXILiteS_RDATA,
    D,
    interrupt,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RVALID,
    ap_clk,
    s_axi_AXILiteS_WDATA,
    SR,
    ap_ready,
    \ap_CS_fsm_reg[3] ,
    \rdata_reg[31]_i_4_0 ,
    \rdata_reg[4]_i_2 ,
    \rdata_reg[5]_i_2 ,
    \rdata_reg[6]_i_2 ,
    \rdata_reg[8]_i_2 ,
    \rdata_reg[9]_i_2 ,
    \rdata_reg[10]_i_2 ,
    \rdata_reg[11]_i_2 ,
    \rdata_reg[12]_i_2 ,
    \rdata_reg[13]_i_2 ,
    \rdata_reg[14]_i_2 ,
    \rdata_reg[15]_i_2 ,
    \rdata_reg[16]_i_2 ,
    \rdata_reg[17]_i_2 ,
    \rdata_reg[18]_i_2 ,
    \rdata_reg[19]_i_2 ,
    \rdata_reg[20]_i_2 ,
    \rdata_reg[21]_i_2 ,
    \rdata_reg[22]_i_2 ,
    \rdata_reg[23]_i_2 ,
    \rdata_reg[24]_i_2 ,
    \rdata_reg[25]_i_2 ,
    \rdata_reg[26]_i_2 ,
    \rdata_reg[27]_i_2 ,
    \rdata_reg[28]_i_2 ,
    \rdata_reg[29]_i_2 ,
    \rdata_reg[30]_i_2 ,
    \rdata_reg[31]_i_5 ,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_WSTRB,
    ap_enable_reg_pp0_iter5,
    ap_enable_reg_pp0_iter10,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_AWADDR,
    full_n_reg,
    ap_enable_reg_pp0_iter0_reg,
    Q,
    ap_enable_reg_pp0_iter4,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter3,
    ap_enable_reg_pp0_iter2,
    s_axi_AXILiteS_RREADY,
    \reg_232_reg[0]_i_2 ,
    \reg_232_reg[13]_i_4 ,
    \reg_232_reg[0]_i_3 ,
    \reg_232_reg[1]_i_2 ,
    \reg_232_reg[1]_i_3 ,
    \reg_232_reg[2]_i_2 ,
    \reg_232_reg[2]_i_3 ,
    \reg_232_reg[3]_i_2 ,
    \reg_232_reg[3]_i_3 ,
    \reg_232_reg[4]_i_2 ,
    \reg_232_reg[4]_i_3 ,
    \reg_232_reg[5]_i_2 ,
    \reg_232_reg[5]_i_3 ,
    \reg_232_reg[6]_i_2 ,
    \reg_232_reg[6]_i_3 ,
    \reg_232_reg[7]_i_2 ,
    \reg_232_reg[7]_i_3 ,
    \reg_232_reg[8]_i_2 ,
    \reg_232_reg[8]_i_3 ,
    \reg_232_reg[9]_i_2 ,
    \reg_232_reg[9]_i_3 ,
    \reg_232_reg[10]_i_2 ,
    \reg_232_reg[10]_i_3 ,
    \reg_232_reg[11]_i_2 ,
    \reg_232_reg[11]_i_3 ,
    \reg_232_reg[12]_i_2 ,
    \reg_232_reg[12]_i_3 ,
    \reg_232_reg[13]_i_3 ,
    \reg_232_reg[13]_i_5 ,
    \rdata_reg[0]_i_3 ,
    \rdata_reg[1]_i_3 ,
    \rdata_reg[2]_i_3 ,
    \rdata_reg[3]_i_3 ,
    \rdata_reg[7]_i_4 ,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_BREADY);
  output [27:0]DOADO;
  output [31:0]DOBDO;
  output \tmp_7_reg_1237_reg[0] ;
  output \rdata_reg[31]_i_4 ;
  output ap_NS_fsm1;
  output ap_block_pp0_stage0_01001;
  output ap_start;
  output ap_enable_reg_pp0_iter0;
  output \int_regs_in_V_shift_reg[0]_0 ;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [13:0]D;
  output interrupt;
  output s_axi_AXILiteS_AWREADY;
  output s_axi_AXILiteS_WREADY;
  output s_axi_AXILiteS_BVALID;
  output s_axi_AXILiteS_ARREADY;
  output s_axi_AXILiteS_RVALID;
  input ap_clk;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [0:0]SR;
  input ap_ready;
  input \ap_CS_fsm_reg[3] ;
  input \rdata_reg[31]_i_4_0 ;
  input \rdata_reg[4]_i_2 ;
  input \rdata_reg[5]_i_2 ;
  input \rdata_reg[6]_i_2 ;
  input \rdata_reg[8]_i_2 ;
  input \rdata_reg[9]_i_2 ;
  input \rdata_reg[10]_i_2 ;
  input \rdata_reg[11]_i_2 ;
  input \rdata_reg[12]_i_2 ;
  input \rdata_reg[13]_i_2 ;
  input \rdata_reg[14]_i_2 ;
  input \rdata_reg[15]_i_2 ;
  input \rdata_reg[16]_i_2 ;
  input \rdata_reg[17]_i_2 ;
  input \rdata_reg[18]_i_2 ;
  input \rdata_reg[19]_i_2 ;
  input \rdata_reg[20]_i_2 ;
  input \rdata_reg[21]_i_2 ;
  input \rdata_reg[22]_i_2 ;
  input \rdata_reg[23]_i_2 ;
  input \rdata_reg[24]_i_2 ;
  input \rdata_reg[25]_i_2 ;
  input \rdata_reg[26]_i_2 ;
  input \rdata_reg[27]_i_2 ;
  input \rdata_reg[28]_i_2 ;
  input \rdata_reg[29]_i_2 ;
  input \rdata_reg[30]_i_2 ;
  input \rdata_reg[31]_i_5 ;
  input s_axi_AXILiteS_WVALID;
  input s_axi_AXILiteS_ARVALID;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input ap_enable_reg_pp0_iter5;
  input ap_enable_reg_pp0_iter10;
  input [4:0]s_axi_AXILiteS_ARADDR;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input full_n_reg;
  input ap_enable_reg_pp0_iter0_reg;
  input [3:0]Q;
  input ap_enable_reg_pp0_iter4;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter3;
  input ap_enable_reg_pp0_iter2;
  input s_axi_AXILiteS_RREADY;
  input \reg_232_reg[0]_i_2 ;
  input \reg_232_reg[13]_i_4 ;
  input \reg_232_reg[0]_i_3 ;
  input \reg_232_reg[1]_i_2 ;
  input \reg_232_reg[1]_i_3 ;
  input \reg_232_reg[2]_i_2 ;
  input \reg_232_reg[2]_i_3 ;
  input \reg_232_reg[3]_i_2 ;
  input \reg_232_reg[3]_i_3 ;
  input \reg_232_reg[4]_i_2 ;
  input \reg_232_reg[4]_i_3 ;
  input \reg_232_reg[5]_i_2 ;
  input \reg_232_reg[5]_i_3 ;
  input \reg_232_reg[6]_i_2 ;
  input \reg_232_reg[6]_i_3 ;
  input \reg_232_reg[7]_i_2 ;
  input \reg_232_reg[7]_i_3 ;
  input \reg_232_reg[8]_i_2 ;
  input \reg_232_reg[8]_i_3 ;
  input \reg_232_reg[9]_i_2 ;
  input \reg_232_reg[9]_i_3 ;
  input \reg_232_reg[10]_i_2 ;
  input \reg_232_reg[10]_i_3 ;
  input \reg_232_reg[11]_i_2 ;
  input \reg_232_reg[11]_i_3 ;
  input \reg_232_reg[12]_i_2 ;
  input \reg_232_reg[12]_i_3 ;
  input \reg_232_reg[13]_i_3 ;
  input \reg_232_reg[13]_i_5 ;
  input \rdata_reg[0]_i_3 ;
  input \rdata_reg[1]_i_3 ;
  input \rdata_reg[2]_i_3 ;
  input \rdata_reg[3]_i_3 ;
  input \rdata_reg[7]_i_4 ;
  input s_axi_AXILiteS_AWVALID;
  input s_axi_AXILiteS_BREADY;

  wire [13:0]D;
  wire [27:0]DOADO;
  wire [31:0]DOBDO;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_01001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_idle;
  wire ap_ready;
  wire ap_start;
  wire ar_hs;
  wire aw_hs;
  wire [7:7]data0;
  wire full_n_reg;
  wire int_ap_done;
  wire int_ap_done_i_1_n_0;
  wire int_ap_done_i_2_n_0;
  wire int_ap_idle;
  wire int_ap_idle_i_2_n_0;
  wire int_ap_ready;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire \int_ier_reg_n_0_[1] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire \int_isr_reg_n_0_[1] ;
  wire int_regs_in_V_n_60;
  wire int_regs_in_V_n_61;
  wire int_regs_in_V_n_62;
  wire int_regs_in_V_n_63;
  wire int_regs_in_V_n_64;
  wire int_regs_in_V_n_65;
  wire int_regs_in_V_n_66;
  wire int_regs_in_V_n_67;
  wire int_regs_in_V_n_68;
  wire int_regs_in_V_n_69;
  wire int_regs_in_V_n_70;
  wire int_regs_in_V_n_71;
  wire int_regs_in_V_n_72;
  wire int_regs_in_V_n_73;
  wire int_regs_in_V_n_74;
  wire int_regs_in_V_n_75;
  wire int_regs_in_V_n_76;
  wire int_regs_in_V_n_77;
  wire int_regs_in_V_n_78;
  wire int_regs_in_V_n_79;
  wire int_regs_in_V_n_80;
  wire int_regs_in_V_n_81;
  wire int_regs_in_V_n_82;
  wire int_regs_in_V_n_83;
  wire int_regs_in_V_n_84;
  wire int_regs_in_V_n_85;
  wire int_regs_in_V_n_86;
  wire int_regs_in_V_n_87;
  wire int_regs_in_V_n_88;
  wire int_regs_in_V_n_89;
  wire int_regs_in_V_n_90;
  wire int_regs_in_V_n_91;
  wire int_regs_in_V_read;
  wire int_regs_in_V_read0;
  wire \int_regs_in_V_shift_reg[0]_0 ;
  wire int_regs_in_V_write_i_1_n_0;
  wire int_regs_in_V_write_reg_n_0;
  wire interrupt;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_2_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata_reg[0]_i_3 ;
  wire \rdata_reg[10]_i_2 ;
  wire \rdata_reg[11]_i_2 ;
  wire \rdata_reg[12]_i_2 ;
  wire \rdata_reg[13]_i_2 ;
  wire \rdata_reg[14]_i_2 ;
  wire \rdata_reg[15]_i_2 ;
  wire \rdata_reg[16]_i_2 ;
  wire \rdata_reg[17]_i_2 ;
  wire \rdata_reg[18]_i_2 ;
  wire \rdata_reg[19]_i_2 ;
  wire \rdata_reg[1]_i_3 ;
  wire \rdata_reg[20]_i_2 ;
  wire \rdata_reg[21]_i_2 ;
  wire \rdata_reg[22]_i_2 ;
  wire \rdata_reg[23]_i_2 ;
  wire \rdata_reg[24]_i_2 ;
  wire \rdata_reg[25]_i_2 ;
  wire \rdata_reg[26]_i_2 ;
  wire \rdata_reg[27]_i_2 ;
  wire \rdata_reg[28]_i_2 ;
  wire \rdata_reg[29]_i_2 ;
  wire \rdata_reg[2]_i_3 ;
  wire \rdata_reg[30]_i_2 ;
  wire \rdata_reg[31]_i_4 ;
  wire \rdata_reg[31]_i_4_0 ;
  wire \rdata_reg[31]_i_5 ;
  wire \rdata_reg[3]_i_3 ;
  wire \rdata_reg[4]_i_2 ;
  wire \rdata_reg[5]_i_2 ;
  wire \rdata_reg[6]_i_2 ;
  wire \rdata_reg[7]_i_4 ;
  wire \rdata_reg[8]_i_2 ;
  wire \rdata_reg[9]_i_2 ;
  wire \reg_232_reg[0]_i_2 ;
  wire \reg_232_reg[0]_i_3 ;
  wire \reg_232_reg[10]_i_2 ;
  wire \reg_232_reg[10]_i_3 ;
  wire \reg_232_reg[11]_i_2 ;
  wire \reg_232_reg[11]_i_3 ;
  wire \reg_232_reg[12]_i_2 ;
  wire \reg_232_reg[12]_i_3 ;
  wire \reg_232_reg[13]_i_3 ;
  wire \reg_232_reg[13]_i_4 ;
  wire \reg_232_reg[13]_i_5 ;
  wire \reg_232_reg[1]_i_2 ;
  wire \reg_232_reg[1]_i_3 ;
  wire \reg_232_reg[2]_i_2 ;
  wire \reg_232_reg[2]_i_3 ;
  wire \reg_232_reg[3]_i_2 ;
  wire \reg_232_reg[3]_i_3 ;
  wire \reg_232_reg[4]_i_2 ;
  wire \reg_232_reg[4]_i_3 ;
  wire \reg_232_reg[5]_i_2 ;
  wire \reg_232_reg[5]_i_3 ;
  wire \reg_232_reg[6]_i_2 ;
  wire \reg_232_reg[6]_i_3 ;
  wire \reg_232_reg[7]_i_2 ;
  wire \reg_232_reg[7]_i_3 ;
  wire \reg_232_reg[8]_i_2 ;
  wire \reg_232_reg[8]_i_3 ;
  wire \reg_232_reg[9]_i_2 ;
  wire \reg_232_reg[9]_i_3 ;
  wire [1:0]rstate;
  wire \rstate[0]_i_1_n_0 ;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire \tmp_7_reg_1237_reg[0] ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire [1:0]wstate;
  wire \wstate[0]_i_1_n_0 ;
  wire \wstate[1]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(int_ap_idle_i_2_n_0),
        .I1(full_n_reg),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    ap_reg_ioackin_m_V_AWREADY_i_2
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(ap_start),
        .O(ap_block_pp0_stage0_01001));
  LUT6 #(
    .INIT(64'hFFFFFFF888888888)) 
    int_ap_done_i_1
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(int_ap_done_i_2_n_0),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(int_ap_done),
        .O(int_ap_done_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    int_ap_done_i_2
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(rstate[0]),
        .I4(rstate[1]),
        .I5(s_axi_AXILiteS_ARADDR[1]),
        .O(int_ap_done_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_0),
        .Q(int_ap_done),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h04)) 
    int_ap_idle_i_1
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(int_ap_idle_i_2_n_0),
        .O(ap_idle));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    int_ap_idle_i_2
       (.I0(ap_start),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(ap_enable_reg_pp0_iter2),
        .O(int_ap_idle_i_2_n_0));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(int_ap_idle),
        .R(SR));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_ready),
        .Q(int_ap_ready),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF8A8CCCCC)) 
    int_ap_start_i_1
       (.I0(data0),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_enable_reg_pp0_iter10),
        .I5(int_ap_start3_out),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    int_ap_start_i_2
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(s_axi_AXILiteS_WSTRB[0]),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    int_auto_restart_i_1
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(data0),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(data0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    int_gie_i_1
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(\int_ier_reg_n_0_[1] ),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(wstate[1]),
        .I3(wstate[0]),
        .I4(s_axi_AXILiteS_WVALID),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[1] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter10),
        .I4(ap_enable_reg_pp0_iter5),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_AXILiteS_WSTRB[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[2] ),
        .O(int_isr6_out));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_0_[1] ),
        .I3(ap_enable_reg_pp0_iter10),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\int_isr_reg_n_0_[1] ),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[1] ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_AXILiteS_s_axi_ram int_regs_in_V
       (.D({int_regs_in_V_n_87,int_regs_in_V_n_88,int_regs_in_V_n_89,int_regs_in_V_n_90,int_regs_in_V_n_91}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(Q[3:2]),
        .ap_clk(ap_clk),
        .ar_hs(ar_hs),
        .int_ap_done_reg(\rdata[1]_i_2_n_0 ),
        .int_ap_idle_reg(\rdata[2]_i_2_n_0 ),
        .int_ap_ready_reg(\rdata[3]_i_2_n_0 ),
        .int_auto_restart_reg(\rdata[7]_i_2_n_0 ),
        .\int_isr_reg[0] (\rdata[0]_i_2_n_0 ),
        .int_regs_in_V_write_reg(int_regs_in_V_write_reg_n_0),
        .\rdata_reg[0]_i_3 (\rdata_reg[0]_i_3 ),
        .\rdata_reg[10] (int_regs_in_V_n_65),
        .\rdata_reg[10]_i_2 (\rdata_reg[10]_i_2 ),
        .\rdata_reg[11] (int_regs_in_V_n_66),
        .\rdata_reg[11]_i_2 (\rdata_reg[11]_i_2 ),
        .\rdata_reg[12] (int_regs_in_V_n_67),
        .\rdata_reg[12]_i_2 (\rdata_reg[12]_i_2 ),
        .\rdata_reg[13] (int_regs_in_V_n_68),
        .\rdata_reg[13]_i_2 (\rdata_reg[13]_i_2 ),
        .\rdata_reg[14] (int_regs_in_V_n_69),
        .\rdata_reg[14]_i_2 (\rdata_reg[14]_i_2 ),
        .\rdata_reg[15] (int_regs_in_V_n_70),
        .\rdata_reg[15]_i_2 (\rdata_reg[15]_i_2 ),
        .\rdata_reg[16] (int_regs_in_V_n_71),
        .\rdata_reg[16]_i_2 (\rdata_reg[16]_i_2 ),
        .\rdata_reg[17] (int_regs_in_V_n_72),
        .\rdata_reg[17]_i_2 (\rdata_reg[17]_i_2 ),
        .\rdata_reg[18] (int_regs_in_V_n_73),
        .\rdata_reg[18]_i_2 (\rdata_reg[18]_i_2 ),
        .\rdata_reg[19] (int_regs_in_V_n_74),
        .\rdata_reg[19]_i_2 (\rdata_reg[19]_i_2 ),
        .\rdata_reg[1]_i_3 (\rdata_reg[1]_i_3 ),
        .\rdata_reg[20] (int_regs_in_V_n_75),
        .\rdata_reg[20]_i_2 (\rdata_reg[20]_i_2 ),
        .\rdata_reg[21] (int_regs_in_V_n_76),
        .\rdata_reg[21]_i_2 (\rdata_reg[21]_i_2 ),
        .\rdata_reg[22] (int_regs_in_V_n_77),
        .\rdata_reg[22]_i_2 (\rdata_reg[22]_i_2 ),
        .\rdata_reg[23] (int_regs_in_V_n_78),
        .\rdata_reg[23]_i_2 (\rdata_reg[23]_i_2 ),
        .\rdata_reg[24] (int_regs_in_V_n_79),
        .\rdata_reg[24]_i_2 (\rdata_reg[24]_i_2 ),
        .\rdata_reg[25] (int_regs_in_V_n_80),
        .\rdata_reg[25]_i_2 (\rdata_reg[25]_i_2 ),
        .\rdata_reg[26] (int_regs_in_V_n_81),
        .\rdata_reg[26]_i_2 (\rdata_reg[26]_i_2 ),
        .\rdata_reg[27] (int_regs_in_V_n_82),
        .\rdata_reg[27]_i_2 (\rdata_reg[27]_i_2 ),
        .\rdata_reg[28] (int_regs_in_V_n_83),
        .\rdata_reg[28]_i_2 (\rdata_reg[28]_i_2 ),
        .\rdata_reg[29] (int_regs_in_V_n_84),
        .\rdata_reg[29]_i_2 (\rdata_reg[29]_i_2 ),
        .\rdata_reg[2]_i_3 (\rdata_reg[2]_i_3 ),
        .\rdata_reg[30] (int_regs_in_V_n_85),
        .\rdata_reg[30]_i_2 (\rdata_reg[30]_i_2 ),
        .\rdata_reg[31] (int_regs_in_V_n_86),
        .\rdata_reg[31]_i_4 (\rdata_reg[31]_i_4_0 ),
        .\rdata_reg[31]_i_5 (\rdata_reg[31]_i_5 ),
        .\rdata_reg[3]_i_3 (\rdata_reg[3]_i_3 ),
        .\rdata_reg[4] (int_regs_in_V_n_60),
        .\rdata_reg[4]_i_2 (\rdata_reg[4]_i_2 ),
        .\rdata_reg[5] (int_regs_in_V_n_61),
        .\rdata_reg[5]_i_2 (\rdata_reg[5]_i_2 ),
        .\rdata_reg[6] (int_regs_in_V_n_62),
        .\rdata_reg[6]_i_2 (\rdata_reg[6]_i_2 ),
        .\rdata_reg[7]_i_4 (\rdata_reg[7]_i_4 ),
        .\rdata_reg[8] (int_regs_in_V_n_63),
        .\rdata_reg[8]_i_2 (\rdata_reg[8]_i_2 ),
        .\rdata_reg[9] (int_regs_in_V_n_64),
        .\rdata_reg[9]_i_2 (\rdata_reg[9]_i_2 ),
        .rstate(rstate),
        .s_axi_AXILiteS_ARADDR({s_axi_AXILiteS_ARADDR[4],s_axi_AXILiteS_ARADDR[2]}),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID),
        .\waddr_reg[2] (\waddr_reg_n_0_[2] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    int_regs_in_V_read_i_1
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .O(int_regs_in_V_read0));
  FDRE int_regs_in_V_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_regs_in_V_read0),
        .Q(int_regs_in_V_read),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    \int_regs_in_V_shift[0]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\int_regs_in_V_shift_reg[0]_0 ));
  FDRE \int_regs_in_V_shift_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[3] ),
        .Q(\tmp_7_reg_1237_reg[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    int_regs_in_V_write_i_1
       (.I0(s_axi_AXILiteS_AWADDR[4]),
        .I1(aw_hs),
        .I2(s_axi_AXILiteS_AWADDR[3]),
        .I3(s_axi_AXILiteS_WVALID),
        .I4(int_regs_in_V_write_reg_n_0),
        .O(int_regs_in_V_write_i_1_n_0));
  FDRE int_regs_in_V_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_regs_in_V_write_i_1_n_0),
        .Q(int_regs_in_V_write_reg_n_0),
        .R(SR));
  LUT3 #(
    .INIT(8'hA8)) 
    interrupt_INST_0
       (.I0(int_gie_reg_n_0),
        .I1(\int_isr_reg_n_0_[0] ),
        .I2(\int_isr_reg_n_0_[1] ),
        .O(interrupt));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \rdata[0]_i_2 
       (.I0(\rdata[0]_i_4_n_0 ),
        .I1(s_axi_AXILiteS_ARADDR[1]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_4 
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(int_gie_reg_n_0),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(\int_ier_reg_n_0_[0] ),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(ap_start),
        .O(\rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[1]_i_2 
       (.I0(\rdata[1]_i_4_n_0 ),
        .I1(int_ap_done),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\int_ier_reg_n_0_[1] ),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .I5(\int_isr_reg_n_0_[1] ),
        .O(\rdata[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[1]_i_4 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \rdata[2]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[0]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .I4(int_ap_idle),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[31]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .O(\rdata[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \rdata[31]_i_2 
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(int_regs_in_V_read),
        .O(\rdata[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h888F8888)) 
    \rdata[31]_i_6 
       (.I0(s_axi_AXILiteS_WVALID),
        .I1(int_regs_in_V_write_reg_n_0),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .I4(s_axi_AXILiteS_ARVALID),
        .O(\rdata_reg[31]_i_4 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \rdata[3]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[0]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .I4(int_ap_ready),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \rdata[7]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[0]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .I4(data0),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[7]_i_3 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .O(ar_hs));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_91),
        .Q(s_axi_AXILiteS_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_65),
        .Q(s_axi_AXILiteS_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_66),
        .Q(s_axi_AXILiteS_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_67),
        .Q(s_axi_AXILiteS_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_68),
        .Q(s_axi_AXILiteS_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_69),
        .Q(s_axi_AXILiteS_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_70),
        .Q(s_axi_AXILiteS_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_71),
        .Q(s_axi_AXILiteS_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_72),
        .Q(s_axi_AXILiteS_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_73),
        .Q(s_axi_AXILiteS_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_74),
        .Q(s_axi_AXILiteS_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_90),
        .Q(s_axi_AXILiteS_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_75),
        .Q(s_axi_AXILiteS_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_76),
        .Q(s_axi_AXILiteS_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_77),
        .Q(s_axi_AXILiteS_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_78),
        .Q(s_axi_AXILiteS_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_79),
        .Q(s_axi_AXILiteS_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_80),
        .Q(s_axi_AXILiteS_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_81),
        .Q(s_axi_AXILiteS_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_82),
        .Q(s_axi_AXILiteS_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_83),
        .Q(s_axi_AXILiteS_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_84),
        .Q(s_axi_AXILiteS_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_89),
        .Q(s_axi_AXILiteS_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_85),
        .Q(s_axi_AXILiteS_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_86),
        .Q(s_axi_AXILiteS_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_88),
        .Q(s_axi_AXILiteS_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_60),
        .Q(s_axi_AXILiteS_RDATA[4]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_61),
        .Q(s_axi_AXILiteS_RDATA[5]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_62),
        .Q(s_axi_AXILiteS_RDATA[6]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_87),
        .Q(s_axi_AXILiteS_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_63),
        .Q(s_axi_AXILiteS_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_64),
        .Q(s_axi_AXILiteS_RDATA[9]),
        .R(\rdata[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_232[0]_i_1 
       (.I0(DOADO[14]),
        .I1(\reg_232_reg[0]_i_2 ),
        .I2(\tmp_7_reg_1237_reg[0] ),
        .I3(DOADO[0]),
        .I4(\reg_232_reg[13]_i_4 ),
        .I5(\reg_232_reg[0]_i_3 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_232[10]_i_1 
       (.I0(DOADO[24]),
        .I1(\reg_232_reg[10]_i_2 ),
        .I2(\tmp_7_reg_1237_reg[0] ),
        .I3(DOADO[10]),
        .I4(\reg_232_reg[13]_i_4 ),
        .I5(\reg_232_reg[10]_i_3 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_232[11]_i_1 
       (.I0(DOADO[25]),
        .I1(\reg_232_reg[11]_i_2 ),
        .I2(\tmp_7_reg_1237_reg[0] ),
        .I3(DOADO[11]),
        .I4(\reg_232_reg[13]_i_4 ),
        .I5(\reg_232_reg[11]_i_3 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_232[12]_i_1 
       (.I0(DOADO[26]),
        .I1(\reg_232_reg[12]_i_2 ),
        .I2(\tmp_7_reg_1237_reg[0] ),
        .I3(DOADO[12]),
        .I4(\reg_232_reg[13]_i_4 ),
        .I5(\reg_232_reg[12]_i_3 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_232[13]_i_2 
       (.I0(DOADO[27]),
        .I1(\reg_232_reg[13]_i_3 ),
        .I2(\tmp_7_reg_1237_reg[0] ),
        .I3(DOADO[13]),
        .I4(\reg_232_reg[13]_i_4 ),
        .I5(\reg_232_reg[13]_i_5 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_232[1]_i_1 
       (.I0(DOADO[15]),
        .I1(\reg_232_reg[1]_i_2 ),
        .I2(\tmp_7_reg_1237_reg[0] ),
        .I3(DOADO[1]),
        .I4(\reg_232_reg[13]_i_4 ),
        .I5(\reg_232_reg[1]_i_3 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_232[2]_i_1 
       (.I0(DOADO[16]),
        .I1(\reg_232_reg[2]_i_2 ),
        .I2(\tmp_7_reg_1237_reg[0] ),
        .I3(DOADO[2]),
        .I4(\reg_232_reg[13]_i_4 ),
        .I5(\reg_232_reg[2]_i_3 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_232[3]_i_1 
       (.I0(DOADO[17]),
        .I1(\reg_232_reg[3]_i_2 ),
        .I2(\tmp_7_reg_1237_reg[0] ),
        .I3(DOADO[3]),
        .I4(\reg_232_reg[13]_i_4 ),
        .I5(\reg_232_reg[3]_i_3 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_232[4]_i_1 
       (.I0(DOADO[18]),
        .I1(\reg_232_reg[4]_i_2 ),
        .I2(\tmp_7_reg_1237_reg[0] ),
        .I3(DOADO[4]),
        .I4(\reg_232_reg[13]_i_4 ),
        .I5(\reg_232_reg[4]_i_3 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_232[5]_i_1 
       (.I0(DOADO[19]),
        .I1(\reg_232_reg[5]_i_2 ),
        .I2(\tmp_7_reg_1237_reg[0] ),
        .I3(DOADO[5]),
        .I4(\reg_232_reg[13]_i_4 ),
        .I5(\reg_232_reg[5]_i_3 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_232[6]_i_1 
       (.I0(DOADO[20]),
        .I1(\reg_232_reg[6]_i_2 ),
        .I2(\tmp_7_reg_1237_reg[0] ),
        .I3(DOADO[6]),
        .I4(\reg_232_reg[13]_i_4 ),
        .I5(\reg_232_reg[6]_i_3 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_232[7]_i_1 
       (.I0(DOADO[21]),
        .I1(\reg_232_reg[7]_i_2 ),
        .I2(\tmp_7_reg_1237_reg[0] ),
        .I3(DOADO[7]),
        .I4(\reg_232_reg[13]_i_4 ),
        .I5(\reg_232_reg[7]_i_3 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_232[8]_i_1 
       (.I0(DOADO[22]),
        .I1(\reg_232_reg[8]_i_2 ),
        .I2(\tmp_7_reg_1237_reg[0] ),
        .I3(DOADO[8]),
        .I4(\reg_232_reg[13]_i_4 ),
        .I5(\reg_232_reg[8]_i_3 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_232[9]_i_1 
       (.I0(DOADO[23]),
        .I1(\reg_232_reg[9]_i_2 ),
        .I2(\tmp_7_reg_1237_reg[0] ),
        .I3(DOADO[9]),
        .I4(\reg_232_reg[13]_i_4 ),
        .I5(\reg_232_reg[9]_i_3 ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h0000EE2E)) 
    \rstate[0]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(rstate[0]),
        .I2(s_axi_AXILiteS_RREADY),
        .I3(int_regs_in_V_read),
        .I4(rstate[1]),
        .O(\rstate[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_0 ),
        .Q(rstate[0]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(rstate[1]),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_AXILiteS_ARREADY_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .O(s_axi_AXILiteS_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_AXILiteS_AWREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_AXILiteS_AWREADY));
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_AXILiteS_BVALID_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_AXILiteS_BVALID));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h02)) 
    s_axi_AXILiteS_RVALID_INST_0
       (.I0(rstate[0]),
        .I1(int_regs_in_V_read),
        .I2(rstate[1]),
        .O(s_axi_AXILiteS_RVALID));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_AXILiteS_WREADY_INST_0
       (.I0(wstate[0]),
        .I1(wstate[1]),
        .O(s_axi_AXILiteS_WREADY));
  LUT3 #(
    .INIT(8'h02)) 
    \waddr[4]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .O(aw_hs));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0454)) 
    \wstate[0]_i_1 
       (.I0(wstate[1]),
        .I1(s_axi_AXILiteS_AWVALID),
        .I2(wstate[0]),
        .I3(s_axi_AXILiteS_WVALID),
        .O(\wstate[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0838)) 
    \wstate[1]_i_1 
       (.I0(s_axi_AXILiteS_WVALID),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_AXILiteS_BREADY),
        .O(\wstate[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[0]_i_1_n_0 ),
        .Q(wstate[0]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[1]_i_1_n_0 ),
        .Q(wstate[1]),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_AXILiteS_s_axi_ram
   (DOADO,
    DOBDO,
    \rdata_reg[4] ,
    \rdata_reg[5] ,
    \rdata_reg[6] ,
    \rdata_reg[8] ,
    \rdata_reg[9] ,
    \rdata_reg[10] ,
    \rdata_reg[11] ,
    \rdata_reg[12] ,
    \rdata_reg[13] ,
    \rdata_reg[14] ,
    \rdata_reg[15] ,
    \rdata_reg[16] ,
    \rdata_reg[17] ,
    \rdata_reg[18] ,
    \rdata_reg[19] ,
    \rdata_reg[20] ,
    \rdata_reg[21] ,
    \rdata_reg[22] ,
    \rdata_reg[23] ,
    \rdata_reg[24] ,
    \rdata_reg[25] ,
    \rdata_reg[26] ,
    \rdata_reg[27] ,
    \rdata_reg[28] ,
    \rdata_reg[29] ,
    \rdata_reg[30] ,
    \rdata_reg[31] ,
    D,
    ap_clk,
    s_axi_AXILiteS_WDATA,
    \rdata_reg[31]_i_4 ,
    \rdata_reg[4]_i_2 ,
    \rdata_reg[5]_i_2 ,
    \rdata_reg[6]_i_2 ,
    \rdata_reg[8]_i_2 ,
    \rdata_reg[9]_i_2 ,
    \rdata_reg[10]_i_2 ,
    \rdata_reg[11]_i_2 ,
    \rdata_reg[12]_i_2 ,
    \rdata_reg[13]_i_2 ,
    \rdata_reg[14]_i_2 ,
    \rdata_reg[15]_i_2 ,
    \rdata_reg[16]_i_2 ,
    \rdata_reg[17]_i_2 ,
    \rdata_reg[18]_i_2 ,
    \rdata_reg[19]_i_2 ,
    \rdata_reg[20]_i_2 ,
    \rdata_reg[21]_i_2 ,
    \rdata_reg[22]_i_2 ,
    \rdata_reg[23]_i_2 ,
    \rdata_reg[24]_i_2 ,
    \rdata_reg[25]_i_2 ,
    \rdata_reg[26]_i_2 ,
    \rdata_reg[27]_i_2 ,
    \rdata_reg[28]_i_2 ,
    \rdata_reg[29]_i_2 ,
    \rdata_reg[30]_i_2 ,
    \rdata_reg[31]_i_5 ,
    Q,
    \int_isr_reg[0] ,
    ar_hs,
    \rdata_reg[0]_i_3 ,
    int_ap_done_reg,
    s_axi_AXILiteS_ARADDR,
    \rdata_reg[1]_i_3 ,
    int_ap_idle_reg,
    \rdata_reg[2]_i_3 ,
    int_ap_ready_reg,
    \rdata_reg[3]_i_3 ,
    int_auto_restart_reg,
    \rdata_reg[7]_i_4 ,
    s_axi_AXILiteS_ARVALID,
    rstate,
    \waddr_reg[2] ,
    s_axi_AXILiteS_WSTRB,
    int_regs_in_V_write_reg,
    s_axi_AXILiteS_WVALID);
  output [27:0]DOADO;
  output [31:0]DOBDO;
  output \rdata_reg[4] ;
  output \rdata_reg[5] ;
  output \rdata_reg[6] ;
  output \rdata_reg[8] ;
  output \rdata_reg[9] ;
  output \rdata_reg[10] ;
  output \rdata_reg[11] ;
  output \rdata_reg[12] ;
  output \rdata_reg[13] ;
  output \rdata_reg[14] ;
  output \rdata_reg[15] ;
  output \rdata_reg[16] ;
  output \rdata_reg[17] ;
  output \rdata_reg[18] ;
  output \rdata_reg[19] ;
  output \rdata_reg[20] ;
  output \rdata_reg[21] ;
  output \rdata_reg[22] ;
  output \rdata_reg[23] ;
  output \rdata_reg[24] ;
  output \rdata_reg[25] ;
  output \rdata_reg[26] ;
  output \rdata_reg[27] ;
  output \rdata_reg[28] ;
  output \rdata_reg[29] ;
  output \rdata_reg[30] ;
  output \rdata_reg[31] ;
  output [4:0]D;
  input ap_clk;
  input [31:0]s_axi_AXILiteS_WDATA;
  input \rdata_reg[31]_i_4 ;
  input \rdata_reg[4]_i_2 ;
  input \rdata_reg[5]_i_2 ;
  input \rdata_reg[6]_i_2 ;
  input \rdata_reg[8]_i_2 ;
  input \rdata_reg[9]_i_2 ;
  input \rdata_reg[10]_i_2 ;
  input \rdata_reg[11]_i_2 ;
  input \rdata_reg[12]_i_2 ;
  input \rdata_reg[13]_i_2 ;
  input \rdata_reg[14]_i_2 ;
  input \rdata_reg[15]_i_2 ;
  input \rdata_reg[16]_i_2 ;
  input \rdata_reg[17]_i_2 ;
  input \rdata_reg[18]_i_2 ;
  input \rdata_reg[19]_i_2 ;
  input \rdata_reg[20]_i_2 ;
  input \rdata_reg[21]_i_2 ;
  input \rdata_reg[22]_i_2 ;
  input \rdata_reg[23]_i_2 ;
  input \rdata_reg[24]_i_2 ;
  input \rdata_reg[25]_i_2 ;
  input \rdata_reg[26]_i_2 ;
  input \rdata_reg[27]_i_2 ;
  input \rdata_reg[28]_i_2 ;
  input \rdata_reg[29]_i_2 ;
  input \rdata_reg[30]_i_2 ;
  input \rdata_reg[31]_i_5 ;
  input [1:0]Q;
  input \int_isr_reg[0] ;
  input ar_hs;
  input \rdata_reg[0]_i_3 ;
  input int_ap_done_reg;
  input [1:0]s_axi_AXILiteS_ARADDR;
  input \rdata_reg[1]_i_3 ;
  input int_ap_idle_reg;
  input \rdata_reg[2]_i_3 ;
  input int_ap_ready_reg;
  input \rdata_reg[3]_i_3 ;
  input int_auto_restart_reg;
  input \rdata_reg[7]_i_4 ;
  input s_axi_AXILiteS_ARVALID;
  input [1:0]rstate;
  input [0:0]\waddr_reg[2] ;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input int_regs_in_V_write_reg;
  input s_axi_AXILiteS_WVALID;

  wire [4:0]D;
  wire [27:0]DOADO;
  wire [31:0]DOBDO;
  wire [1:0]Q;
  wire ap_clk;
  wire ar_hs;
  wire \gen_write[1].mem_reg_i_1_n_0 ;
  wire \gen_write[1].mem_reg_i_3_n_0 ;
  wire \gen_write[1].mem_reg_i_4_n_0 ;
  wire \gen_write[1].mem_reg_i_5_n_0 ;
  wire \gen_write[1].mem_reg_i_6_n_0 ;
  wire \gen_write[1].mem_reg_n_35 ;
  wire \gen_write[1].mem_reg_n_36 ;
  wire \gen_write[1].mem_reg_n_51 ;
  wire \gen_write[1].mem_reg_n_52 ;
  wire int_ap_done_reg;
  wire int_ap_idle_reg;
  wire int_ap_ready_reg;
  wire int_auto_restart_reg;
  wire \int_isr_reg[0] ;
  wire int_regs_in_V_address1;
  wire int_regs_in_V_write_reg;
  wire \rdata_reg[0]_i_3 ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[10]_i_2 ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[11]_i_2 ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[12]_i_2 ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[13]_i_2 ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[14]_i_2 ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[15]_i_2 ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[16]_i_2 ;
  wire \rdata_reg[17] ;
  wire \rdata_reg[17]_i_2 ;
  wire \rdata_reg[18] ;
  wire \rdata_reg[18]_i_2 ;
  wire \rdata_reg[19] ;
  wire \rdata_reg[19]_i_2 ;
  wire \rdata_reg[1]_i_3 ;
  wire \rdata_reg[20] ;
  wire \rdata_reg[20]_i_2 ;
  wire \rdata_reg[21] ;
  wire \rdata_reg[21]_i_2 ;
  wire \rdata_reg[22] ;
  wire \rdata_reg[22]_i_2 ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[23]_i_2 ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[24]_i_2 ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[25]_i_2 ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[26]_i_2 ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[27]_i_2 ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[28]_i_2 ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[29]_i_2 ;
  wire \rdata_reg[2]_i_3 ;
  wire \rdata_reg[30] ;
  wire \rdata_reg[30]_i_2 ;
  wire \rdata_reg[31] ;
  wire \rdata_reg[31]_i_4 ;
  wire \rdata_reg[31]_i_5 ;
  wire \rdata_reg[3]_i_3 ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[4]_i_2 ;
  wire \rdata_reg[5] ;
  wire \rdata_reg[5]_i_2 ;
  wire \rdata_reg[6] ;
  wire \rdata_reg[6]_i_2 ;
  wire \rdata_reg[7]_i_4 ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[8]_i_2 ;
  wire \rdata_reg[9] ;
  wire \rdata_reg[9]_i_2 ;
  wire [1:0]rstate;
  wire [1:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [0:0]\waddr_reg[2] ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "gen_write[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_write[1].mem_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,\gen_write[1].mem_reg_i_1_n_0 ,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,int_regs_in_V_address1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI(s_axi_AXILiteS_WDATA),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({DOADO[27:14],\gen_write[1].mem_reg_n_35 ,\gen_write[1].mem_reg_n_36 ,DOADO[13:0],\gen_write[1].mem_reg_n_51 ,\gen_write[1].mem_reg_n_52 }),
        .DOBDO(DOBDO),
        .DOPADOP(\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_write[1].mem_reg_i_3_n_0 ,\gen_write[1].mem_reg_i_4_n_0 ,\gen_write[1].mem_reg_i_5_n_0 ,\gen_write[1].mem_reg_i_6_n_0 }));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_write[1].mem_reg_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\gen_write[1].mem_reg_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \gen_write[1].mem_reg_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[0]),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(\waddr_reg[2] ),
        .O(int_regs_in_V_address1));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_3 
       (.I0(s_axi_AXILiteS_WSTRB[3]),
        .I1(int_regs_in_V_write_reg),
        .I2(s_axi_AXILiteS_WVALID),
        .O(\gen_write[1].mem_reg_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_4 
       (.I0(s_axi_AXILiteS_WSTRB[2]),
        .I1(int_regs_in_V_write_reg),
        .I2(s_axi_AXILiteS_WVALID),
        .O(\gen_write[1].mem_reg_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_5 
       (.I0(s_axi_AXILiteS_WSTRB[1]),
        .I1(int_regs_in_V_write_reg),
        .I2(s_axi_AXILiteS_WVALID),
        .O(\gen_write[1].mem_reg_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_6 
       (.I0(s_axi_AXILiteS_WSTRB[0]),
        .I1(int_regs_in_V_write_reg),
        .I2(s_axi_AXILiteS_WVALID),
        .O(\gen_write[1].mem_reg_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[0]_i_1 
       (.I0(\int_isr_reg[0] ),
        .I1(ar_hs),
        .I2(DOBDO[0]),
        .I3(\rdata_reg[31]_i_4 ),
        .I4(\rdata_reg[0]_i_3 ),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[10]_i_1 
       (.I0(DOBDO[10]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[10]_i_2 ),
        .O(\rdata_reg[10] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[11]_i_1 
       (.I0(DOBDO[11]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[11]_i_2 ),
        .O(\rdata_reg[11] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[12]_i_1 
       (.I0(DOBDO[12]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[12]_i_2 ),
        .O(\rdata_reg[12] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[13]_i_1 
       (.I0(DOBDO[13]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[13]_i_2 ),
        .O(\rdata_reg[13] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[14]_i_1 
       (.I0(DOBDO[14]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[14]_i_2 ),
        .O(\rdata_reg[14] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[15]_i_1 
       (.I0(DOBDO[15]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[15]_i_2 ),
        .O(\rdata_reg[15] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[16]_i_1 
       (.I0(DOBDO[16]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[16]_i_2 ),
        .O(\rdata_reg[16] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[17]_i_1 
       (.I0(DOBDO[17]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[17]_i_2 ),
        .O(\rdata_reg[17] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[18]_i_1 
       (.I0(DOBDO[18]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[18]_i_2 ),
        .O(\rdata_reg[18] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[19]_i_1 
       (.I0(DOBDO[19]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[19]_i_2 ),
        .O(\rdata_reg[19] ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[1]_i_1 
       (.I0(int_ap_done_reg),
        .I1(s_axi_AXILiteS_ARADDR[1]),
        .I2(ar_hs),
        .I3(DOBDO[1]),
        .I4(\rdata_reg[31]_i_4 ),
        .I5(\rdata_reg[1]_i_3 ),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[20]_i_1 
       (.I0(DOBDO[20]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[20]_i_2 ),
        .O(\rdata_reg[20] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[21]_i_1 
       (.I0(DOBDO[21]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[21]_i_2 ),
        .O(\rdata_reg[21] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[22]_i_1 
       (.I0(DOBDO[22]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[22]_i_2 ),
        .O(\rdata_reg[22] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[23]_i_1 
       (.I0(DOBDO[23]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[23]_i_2 ),
        .O(\rdata_reg[23] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[24]_i_1 
       (.I0(DOBDO[24]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[24]_i_2 ),
        .O(\rdata_reg[24] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[25]_i_1 
       (.I0(DOBDO[25]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[25]_i_2 ),
        .O(\rdata_reg[25] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[26]_i_1 
       (.I0(DOBDO[26]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[26]_i_2 ),
        .O(\rdata_reg[26] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[27]_i_1 
       (.I0(DOBDO[27]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[27]_i_2 ),
        .O(\rdata_reg[27] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[28]_i_1 
       (.I0(DOBDO[28]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[28]_i_2 ),
        .O(\rdata_reg[28] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[29]_i_1 
       (.I0(DOBDO[29]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[29]_i_2 ),
        .O(\rdata_reg[29] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[2]_i_1 
       (.I0(int_ap_idle_reg),
        .I1(ar_hs),
        .I2(DOBDO[2]),
        .I3(\rdata_reg[31]_i_4 ),
        .I4(\rdata_reg[2]_i_3 ),
        .O(D[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[30]_i_1 
       (.I0(DOBDO[30]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[30]_i_2 ),
        .O(\rdata_reg[30] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[31]_i_3 
       (.I0(DOBDO[31]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[31]_i_5 ),
        .O(\rdata_reg[31] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[3]_i_1 
       (.I0(int_ap_ready_reg),
        .I1(ar_hs),
        .I2(DOBDO[3]),
        .I3(\rdata_reg[31]_i_4 ),
        .I4(\rdata_reg[3]_i_3 ),
        .O(D[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[4]_i_2 ),
        .O(\rdata_reg[4] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[5]_i_2 ),
        .O(\rdata_reg[5] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[6]_i_2 ),
        .O(\rdata_reg[6] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[7]_i_1 
       (.I0(int_auto_restart_reg),
        .I1(ar_hs),
        .I2(DOBDO[7]),
        .I3(\rdata_reg[31]_i_4 ),
        .I4(\rdata_reg[7]_i_4 ),
        .O(D[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[8]_i_1 
       (.I0(DOBDO[8]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[8]_i_2 ),
        .O(\rdata_reg[8] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[9]_i_1 
       (.I0(DOBDO[9]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[9]_i_2 ),
        .O(\rdata_reg[9] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi
   (\int_regs_in_V_shift_reg[0] ,
    ce5,
    D,
    ap_enable_reg_pp0_iter10,
    ap_reg_ioackin_m_V_AWREADY_reg,
    ap_reg_ioackin_m_V_AWREADY_reg_0,
    ap_reg_ioackin_m_V_WREADY_reg,
    regs_in_V_ce0,
    E,
    \tmp_1_reg_1221_reg[0] ,
    grp_fu_308_ce,
    ce4,
    ce3,
    OP1_V_1_cast_reg_12100,
    ce1,
    SR,
    \tmp_7_reg_1237_reg[0] ,
    ap_ready,
    \q_tmp_reg[2] ,
    \p_Val2_12_1_reg_1536_reg[15] ,
    \bin_s1_reg[0] ,
    \bin_s1_reg[0]_0 ,
    \neg_mul5_reg_1551_reg[60] ,
    \bin_s1_reg[0]_1 ,
    \bin_s1_reg[0]_2 ,
    \p_Val2_12_3_reg_1660_reg[15] ,
    \p_Val2_12_5_reg_1670_reg[2] ,
    \neg_mul1_reg_1439_reg[60] ,
    \neg_ti1_reg_1489_reg[13] ,
    \neg_ti2_reg_1419_reg[12] ,
    \p_Val2_12_2_reg_1639_reg[15] ,
    \neg_mul3_reg_1499_reg[60] ,
    \neg_ti3_reg_1546_reg[13] ,
    \neg_mul4_reg_1434_reg[60] ,
    \neg_ti9_reg_1479_reg[13] ,
    \neg_mul_reg_1592_reg[60] ,
    \neg_ti4_reg_1582_reg[13] ,
    \p_Val2_12_4_reg_1587_reg[15] ,
    m_axi_m_V_RREADY,
    m_axi_m_V_AWADDR,
    AWLEN,
    m_axi_m_V_WVALID,
    \neg_ti_reg_1634_reg[13] ,
    \neg_mul2_reg_1409_reg[60] ,
    \bin_s1_reg[0]_3 ,
    \bin_s1_reg[0]_4 ,
    \p_Val2_7_reg_1597_reg[3] ,
    grp_fu_1184_ce,
    grp_fu_1190_ce,
    m_axi_m_V_WDATA,
    m_axi_m_V_WSTRB,
    m_axi_m_V_AWVALID,
    m_axi_m_V_BREADY,
    m_axi_m_V_WLAST,
    \ap_CS_fsm_reg[1] ,
    Q,
    ap_enable_reg_pp0_iter0,
    \int_regs_in_V_shift_reg[0]_0 ,
    ap_NS_fsm1,
    ap_reg_ioackin_m_V_WREADY_reg_0,
    ap_enable_reg_pp0_iter4,
    ap_reg_ioackin_m_V_AWREADY_reg_1,
    ap_block_pp0_stage0_01001,
    ap_rst_n,
    ap_reg_ioackin_m_V_AWREADY1,
    ap_enable_reg_pp0_iter5,
    ap_start,
    ap_enable_reg_pp0_iter0_reg,
    p_Val2_s_10_reg_1525,
    tmp_15_reg_1561,
    \p_Val2_12_3_reg_1660_reg[15]_0 ,
    \p_Val2_12_4_reg_1587_reg[15]_0 ,
    \p_Val2_12_5_reg_1670_reg[15] ,
    p_Val2_11_1_reg_1453,
    tmp_22_1_reg_1494,
    ap_reg_pp0_iter3_tmp_59_reg_1347,
    \ap_CS_fsm_reg[4] ,
    p_Val2_11_3_reg_1618,
    tmp_22_3_reg_1644,
    \p_Val2_11_5_reg_1649_reg[28] ,
    tmp_22_5_reg_1665,
    ap_reg_pp0_iter3_tmp_13_reg_1300,
    ap_reg_pp0_iter2_tmp_51_reg_1248,
    p_Val2_11_2_reg_1566,
    tmp_22_2_reg_1613,
    ap_reg_pp0_iter3_tmp_55_reg_1336,
    ap_reg_pp0_iter2_tmp_63_reg_1282,
    ap_reg_pp0_iter3_tmp_67_reg_1358,
    p_Val2_11_4_reg_1504,
    tmp_22_4_reg_1556,
    m_axi_m_V_RVALID,
    \p_Val2_7_reg_1597_reg[15] ,
    \p_Val2_12_1_reg_1536_reg[15]_0 ,
    \p_Val2_12_2_reg_1639_reg[15]_0 ,
    m_axi_m_V_WREADY,
    ap_clk,
    m_axi_m_V_AWREADY,
    m_axi_m_V_BVALID);
  output \int_regs_in_V_shift_reg[0] ;
  output ce5;
  output [5:0]D;
  output ap_enable_reg_pp0_iter10;
  output ap_reg_ioackin_m_V_AWREADY_reg;
  output ap_reg_ioackin_m_V_AWREADY_reg_0;
  output ap_reg_ioackin_m_V_WREADY_reg;
  output regs_in_V_ce0;
  output [0:0]E;
  output [0:0]\tmp_1_reg_1221_reg[0] ;
  output grp_fu_308_ce;
  output ce4;
  output ce3;
  output OP1_V_1_cast_reg_12100;
  output ce1;
  output [1:0]SR;
  output [0:0]\tmp_7_reg_1237_reg[0] ;
  output ap_ready;
  output [0:0]\q_tmp_reg[2] ;
  output [1:0]\p_Val2_12_1_reg_1536_reg[15] ;
  output [0:0]\bin_s1_reg[0] ;
  output [0:0]\bin_s1_reg[0]_0 ;
  output [0:0]\neg_mul5_reg_1551_reg[60] ;
  output [0:0]\bin_s1_reg[0]_1 ;
  output [0:0]\bin_s1_reg[0]_2 ;
  output [1:0]\p_Val2_12_3_reg_1660_reg[15] ;
  output [1:0]\p_Val2_12_5_reg_1670_reg[2] ;
  output [0:0]\neg_mul1_reg_1439_reg[60] ;
  output [0:0]\neg_ti1_reg_1489_reg[13] ;
  output [0:0]\neg_ti2_reg_1419_reg[12] ;
  output [1:0]\p_Val2_12_2_reg_1639_reg[15] ;
  output [0:0]\neg_mul3_reg_1499_reg[60] ;
  output [0:0]\neg_ti3_reg_1546_reg[13] ;
  output [0:0]\neg_mul4_reg_1434_reg[60] ;
  output [0:0]\neg_ti9_reg_1479_reg[13] ;
  output [0:0]\neg_mul_reg_1592_reg[60] ;
  output [0:0]\neg_ti4_reg_1582_reg[13] ;
  output [1:0]\p_Val2_12_4_reg_1587_reg[15] ;
  output m_axi_m_V_RREADY;
  output [29:0]m_axi_m_V_AWADDR;
  output [3:0]AWLEN;
  output m_axi_m_V_WVALID;
  output [0:0]\neg_ti_reg_1634_reg[13] ;
  output [0:0]\neg_mul2_reg_1409_reg[60] ;
  output [0:0]\bin_s1_reg[0]_3 ;
  output [0:0]\bin_s1_reg[0]_4 ;
  output \p_Val2_7_reg_1597_reg[3] ;
  output grp_fu_1184_ce;
  output grp_fu_1190_ce;
  output [31:0]m_axi_m_V_WDATA;
  output [3:0]m_axi_m_V_WSTRB;
  output m_axi_m_V_AWVALID;
  output m_axi_m_V_BREADY;
  output m_axi_m_V_WLAST;
  input \ap_CS_fsm_reg[1] ;
  input [5:0]Q;
  input ap_enable_reg_pp0_iter0;
  input \int_regs_in_V_shift_reg[0]_0 ;
  input ap_NS_fsm1;
  input ap_reg_ioackin_m_V_WREADY_reg_0;
  input ap_enable_reg_pp0_iter4;
  input ap_reg_ioackin_m_V_AWREADY_reg_1;
  input ap_block_pp0_stage0_01001;
  input ap_rst_n;
  input ap_reg_ioackin_m_V_AWREADY1;
  input ap_enable_reg_pp0_iter5;
  input ap_start;
  input ap_enable_reg_pp0_iter0_reg;
  input [0:0]p_Val2_s_10_reg_1525;
  input tmp_15_reg_1561;
  input [13:0]\p_Val2_12_3_reg_1660_reg[15]_0 ;
  input [13:0]\p_Val2_12_4_reg_1587_reg[15]_0 ;
  input [13:0]\p_Val2_12_5_reg_1670_reg[15] ;
  input [0:0]p_Val2_11_1_reg_1453;
  input tmp_22_1_reg_1494;
  input ap_reg_pp0_iter3_tmp_59_reg_1347;
  input \ap_CS_fsm_reg[4] ;
  input [0:0]p_Val2_11_3_reg_1618;
  input tmp_22_3_reg_1644;
  input \p_Val2_11_5_reg_1649_reg[28] ;
  input tmp_22_5_reg_1665;
  input ap_reg_pp0_iter3_tmp_13_reg_1300;
  input ap_reg_pp0_iter2_tmp_51_reg_1248;
  input [0:0]p_Val2_11_2_reg_1566;
  input tmp_22_2_reg_1613;
  input ap_reg_pp0_iter3_tmp_55_reg_1336;
  input ap_reg_pp0_iter2_tmp_63_reg_1282;
  input ap_reg_pp0_iter3_tmp_67_reg_1358;
  input [0:0]p_Val2_11_4_reg_1504;
  input tmp_22_4_reg_1556;
  input m_axi_m_V_RVALID;
  input [13:0]\p_Val2_7_reg_1597_reg[15] ;
  input [13:0]\p_Val2_12_1_reg_1536_reg[15]_0 ;
  input [13:0]\p_Val2_12_2_reg_1639_reg[15]_0 ;
  input m_axi_m_V_WREADY;
  input ap_clk;
  input m_axi_m_V_AWREADY;
  input m_axi_m_V_BVALID;

  wire [3:0]AWLEN;
  wire AWVALID_Dummy;
  wire [5:0]D;
  wire [0:0]E;
  wire OP1_V_1_cast_reg_12100;
  wire [5:0]Q;
  wire [1:0]SR;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_01001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_ready;
  wire ap_reg_ioackin_m_V_AWREADY1;
  wire ap_reg_ioackin_m_V_AWREADY_reg;
  wire ap_reg_ioackin_m_V_AWREADY_reg_0;
  wire ap_reg_ioackin_m_V_AWREADY_reg_1;
  wire ap_reg_ioackin_m_V_WREADY_reg;
  wire ap_reg_ioackin_m_V_WREADY_reg_0;
  wire ap_reg_pp0_iter2_tmp_51_reg_1248;
  wire ap_reg_pp0_iter2_tmp_63_reg_1282;
  wire ap_reg_pp0_iter3_tmp_13_reg_1300;
  wire ap_reg_pp0_iter3_tmp_55_reg_1336;
  wire ap_reg_pp0_iter3_tmp_59_reg_1347;
  wire ap_reg_pp0_iter3_tmp_67_reg_1358;
  wire ap_rst_n;
  wire ap_start;
  wire [0:0]\bin_s1_reg[0] ;
  wire [0:0]\bin_s1_reg[0]_0 ;
  wire [0:0]\bin_s1_reg[0]_1 ;
  wire [0:0]\bin_s1_reg[0]_2 ;
  wire [0:0]\bin_s1_reg[0]_3 ;
  wire [0:0]\bin_s1_reg[0]_4 ;
  wire bus_write_n_95;
  wire ce1;
  wire ce3;
  wire ce4;
  wire ce5;
  wire grp_fu_1184_ce;
  wire grp_fu_1190_ce;
  wire grp_fu_308_ce;
  wire \int_regs_in_V_shift_reg[0] ;
  wire \int_regs_in_V_shift_reg[0]_0 ;
  wire [29:0]m_axi_m_V_AWADDR;
  wire m_axi_m_V_AWREADY;
  wire m_axi_m_V_AWVALID;
  wire m_axi_m_V_BREADY;
  wire m_axi_m_V_BVALID;
  wire m_axi_m_V_RREADY;
  wire m_axi_m_V_RVALID;
  wire [31:0]m_axi_m_V_WDATA;
  wire m_axi_m_V_WLAST;
  wire m_axi_m_V_WREADY;
  wire [3:0]m_axi_m_V_WSTRB;
  wire m_axi_m_V_WVALID;
  wire [0:0]\neg_mul1_reg_1439_reg[60] ;
  wire [0:0]\neg_mul2_reg_1409_reg[60] ;
  wire [0:0]\neg_mul3_reg_1499_reg[60] ;
  wire [0:0]\neg_mul4_reg_1434_reg[60] ;
  wire [0:0]\neg_mul5_reg_1551_reg[60] ;
  wire [0:0]\neg_mul_reg_1592_reg[60] ;
  wire [0:0]\neg_ti1_reg_1489_reg[13] ;
  wire [0:0]\neg_ti2_reg_1419_reg[12] ;
  wire [0:0]\neg_ti3_reg_1546_reg[13] ;
  wire [0:0]\neg_ti4_reg_1582_reg[13] ;
  wire [0:0]\neg_ti9_reg_1479_reg[13] ;
  wire [0:0]\neg_ti_reg_1634_reg[13] ;
  wire [0:0]p_0_in__1;
  wire [0:0]p_Val2_11_1_reg_1453;
  wire [0:0]p_Val2_11_2_reg_1566;
  wire [0:0]p_Val2_11_3_reg_1618;
  wire [0:0]p_Val2_11_4_reg_1504;
  wire \p_Val2_11_5_reg_1649_reg[28] ;
  wire [1:0]\p_Val2_12_1_reg_1536_reg[15] ;
  wire [13:0]\p_Val2_12_1_reg_1536_reg[15]_0 ;
  wire [1:0]\p_Val2_12_2_reg_1639_reg[15] ;
  wire [13:0]\p_Val2_12_2_reg_1639_reg[15]_0 ;
  wire [1:0]\p_Val2_12_3_reg_1660_reg[15] ;
  wire [13:0]\p_Val2_12_3_reg_1660_reg[15]_0 ;
  wire [1:0]\p_Val2_12_4_reg_1587_reg[15] ;
  wire [13:0]\p_Val2_12_4_reg_1587_reg[15]_0 ;
  wire [13:0]\p_Val2_12_5_reg_1670_reg[15] ;
  wire [1:0]\p_Val2_12_5_reg_1670_reg[2] ;
  wire [13:0]\p_Val2_7_reg_1597_reg[15] ;
  wire \p_Val2_7_reg_1597_reg[3] ;
  wire [0:0]p_Val2_s_10_reg_1525;
  wire [0:0]\q_tmp_reg[2] ;
  wire regs_in_V_ce0;
  wire [0:0]throttl_cnt_reg;
  wire tmp_15_reg_1561;
  wire [0:0]\tmp_1_reg_1221_reg[0] ;
  wire tmp_22_1_reg_1494;
  wire tmp_22_2_reg_1613;
  wire tmp_22_3_reg_1644;
  wire tmp_22_4_reg_1556;
  wire tmp_22_5_reg_1665;
  wire [0:0]\tmp_7_reg_1237_reg[0] ;
  wire wreq_throttl_n_2;
  wire wreq_throttl_n_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_read bus_read
       (.SR(\q_tmp_reg[2] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .m_axi_m_V_RREADY(m_axi_m_V_RREADY),
        .m_axi_m_V_RVALID(m_axi_m_V_RVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_write bus_write
       (.AWVALID_Dummy(AWVALID_Dummy),
        .D(D),
        .E(E),
        .Q(Q),
        .SR(\q_tmp_reg[2] ),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_block_pp0_stage0_01001(ap_block_pp0_stage0_01001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_ready(ap_ready),
        .ap_reg_ioackin_m_V_AWREADY1(ap_reg_ioackin_m_V_AWREADY1),
        .ap_reg_ioackin_m_V_AWREADY_reg(ap_reg_ioackin_m_V_AWREADY_reg),
        .ap_reg_ioackin_m_V_AWREADY_reg_0(ap_reg_ioackin_m_V_AWREADY_reg_0),
        .ap_reg_ioackin_m_V_AWREADY_reg_1(ap_reg_ioackin_m_V_AWREADY_reg_1),
        .ap_reg_ioackin_m_V_WREADY_reg(ap_reg_ioackin_m_V_WREADY_reg),
        .ap_reg_ioackin_m_V_WREADY_reg_0(ap_reg_ioackin_m_V_WREADY_reg_0),
        .ap_reg_pp0_iter2_tmp_51_reg_1248(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .ap_reg_pp0_iter2_tmp_63_reg_1282(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .ap_reg_pp0_iter3_tmp_13_reg_1300(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .ap_reg_pp0_iter3_tmp_55_reg_1336(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .ap_reg_pp0_iter3_tmp_59_reg_1347(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .ap_reg_pp0_iter3_tmp_67_reg_1358(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .\bin_s1_reg[0] (\bin_s1_reg[0] ),
        .\bin_s1_reg[0]_0 (\bin_s1_reg[0]_0 ),
        .\bin_s1_reg[0]_1 (\bin_s1_reg[0]_1 ),
        .\bin_s1_reg[0]_2 (\bin_s1_reg[0]_2 ),
        .\bin_s1_reg[0]_3 (\bin_s1_reg[0]_3 ),
        .\bin_s1_reg[0]_4 (\bin_s1_reg[0]_4 ),
        .grp_fu_1184_ce(grp_fu_1184_ce),
        .grp_fu_1190_ce(grp_fu_1190_ce),
        .grp_fu_308_ce(grp_fu_308_ce),
        .\int_regs_in_V_shift_reg[0] (\int_regs_in_V_shift_reg[0] ),
        .\int_regs_in_V_shift_reg[0]_0 (\int_regs_in_V_shift_reg[0]_0 ),
        .m_axi_m_V_AWADDR(m_axi_m_V_AWADDR),
        .\m_axi_m_V_AWLEN[3] (AWLEN),
        .m_axi_m_V_AWREADY(m_axi_m_V_AWREADY),
        .m_axi_m_V_BREADY(m_axi_m_V_BREADY),
        .m_axi_m_V_BVALID(m_axi_m_V_BVALID),
        .m_axi_m_V_WDATA(m_axi_m_V_WDATA),
        .m_axi_m_V_WLAST(m_axi_m_V_WLAST),
        .m_axi_m_V_WREADY(m_axi_m_V_WREADY),
        .m_axi_m_V_WSTRB(m_axi_m_V_WSTRB),
        .m_axi_m_V_WVALID(m_axi_m_V_WVALID),
        .\mul1_reg_1399_reg[0] (ce5),
        .\neg_mul1_reg_1439_reg[60] (\neg_mul1_reg_1439_reg[60] ),
        .\neg_mul2_reg_1409_reg[60] (\neg_mul2_reg_1409_reg[60] ),
        .\neg_mul3_reg_1499_reg[60] (\neg_mul3_reg_1499_reg[60] ),
        .\neg_mul4_reg_1434_reg[60] (\neg_mul4_reg_1434_reg[60] ),
        .\neg_mul5_reg_1551_reg[60] (\neg_mul5_reg_1551_reg[60] ),
        .\neg_mul_reg_1592_reg[60] (\neg_mul_reg_1592_reg[60] ),
        .\neg_ti1_reg_1489_reg[13] (\neg_ti1_reg_1489_reg[13] ),
        .\neg_ti2_reg_1419_reg[12] (\neg_ti2_reg_1419_reg[12] ),
        .\neg_ti3_reg_1546_reg[13] (\neg_ti3_reg_1546_reg[13] ),
        .\neg_ti4_reg_1582_reg[13] (\neg_ti4_reg_1582_reg[13] ),
        .\neg_ti9_reg_1479_reg[13] (\neg_ti9_reg_1479_reg[13] ),
        .\neg_ti_reg_1634_reg[13] (\neg_ti_reg_1634_reg[13] ),
        .p_Val2_11_1_reg_1453(p_Val2_11_1_reg_1453),
        .p_Val2_11_2_reg_1566(p_Val2_11_2_reg_1566),
        .p_Val2_11_3_reg_1618(p_Val2_11_3_reg_1618),
        .p_Val2_11_4_reg_1504(p_Val2_11_4_reg_1504),
        .\p_Val2_11_5_reg_1649_reg[28] (\p_Val2_11_5_reg_1649_reg[28] ),
        .\p_Val2_12_1_reg_1536_reg[14] (ce4),
        .\p_Val2_12_1_reg_1536_reg[15] (\p_Val2_12_1_reg_1536_reg[15] ),
        .\p_Val2_12_1_reg_1536_reg[15]_0 (\p_Val2_12_1_reg_1536_reg[15]_0 ),
        .\p_Val2_12_2_reg_1639_reg[14] (ce1),
        .\p_Val2_12_2_reg_1639_reg[15] (\p_Val2_12_2_reg_1639_reg[15] ),
        .\p_Val2_12_2_reg_1639_reg[15]_0 (\p_Val2_12_2_reg_1639_reg[15]_0 ),
        .\p_Val2_12_3_reg_1660_reg[14] (OP1_V_1_cast_reg_12100),
        .\p_Val2_12_3_reg_1660_reg[15] (\p_Val2_12_3_reg_1660_reg[15] ),
        .\p_Val2_12_3_reg_1660_reg[15]_0 (\p_Val2_12_3_reg_1660_reg[15]_0 ),
        .\p_Val2_12_4_reg_1587_reg[14] (ap_enable_reg_pp0_iter10),
        .\p_Val2_12_4_reg_1587_reg[15] (\p_Val2_12_4_reg_1587_reg[15] ),
        .\p_Val2_12_4_reg_1587_reg[15]_0 (\p_Val2_12_4_reg_1587_reg[15]_0 ),
        .\p_Val2_12_5_reg_1670_reg[14] (ce3),
        .\p_Val2_12_5_reg_1670_reg[15] (\p_Val2_12_5_reg_1670_reg[15] ),
        .\p_Val2_12_5_reg_1670_reg[2] (\p_Val2_12_5_reg_1670_reg[2] ),
        .\p_Val2_7_reg_1597_reg[15] (SR),
        .\p_Val2_7_reg_1597_reg[15]_0 (\p_Val2_7_reg_1597_reg[15] ),
        .\p_Val2_7_reg_1597_reg[3] (\p_Val2_7_reg_1597_reg[3] ),
        .p_Val2_s_10_reg_1525(p_Val2_s_10_reg_1525),
        .regs_in_V_ce0(regs_in_V_ce0),
        .\throttl_cnt_reg[0] (p_0_in__1),
        .\throttl_cnt_reg[0]_0 (bus_write_n_95),
        .\throttl_cnt_reg[0]_1 (throttl_cnt_reg),
        .\throttl_cnt_reg[6] (wreq_throttl_n_3),
        .\throttl_cnt_reg[6]_0 (wreq_throttl_n_2),
        .tmp_15_reg_1561(tmp_15_reg_1561),
        .\tmp_1_reg_1221_reg[0] (\tmp_1_reg_1221_reg[0] ),
        .tmp_22_1_reg_1494(tmp_22_1_reg_1494),
        .tmp_22_2_reg_1613(tmp_22_2_reg_1613),
        .tmp_22_3_reg_1644(tmp_22_3_reg_1644),
        .tmp_22_4_reg_1556(tmp_22_4_reg_1556),
        .tmp_22_5_reg_1665(tmp_22_5_reg_1665),
        .\tmp_7_reg_1237_reg[0] (\tmp_7_reg_1237_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_throttl wreq_throttl
       (.AWLEN(AWLEN[3:1]),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D(p_0_in__1),
        .Q(throttl_cnt_reg),
        .SR(\q_tmp_reg[2] ),
        .ap_clk(ap_clk),
        .\bus_wide_gen.WVALID_Dummy_reg (m_axi_m_V_WVALID),
        .\could_multi_bursts.awlen_buf_reg[1] (bus_write_n_95),
        .\could_multi_bursts.loop_cnt_reg[0] (wreq_throttl_n_3),
        .m_axi_m_V_AWREADY(m_axi_m_V_AWREADY),
        .m_axi_m_V_AWVALID(m_axi_m_V_AWVALID),
        .m_axi_m_V_WREADY(m_axi_m_V_WREADY),
        .\throttl_cnt_reg[0]_0 (wreq_throttl_n_2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_buffer
   (m_V_WREADY,
    data_valid,
    SR,
    \int_regs_in_V_shift_reg[0] ,
    ap_block_pp0_stage1_11001,
    \ap_CS_fsm_reg[5] ,
    \p_Val2_12_4_reg_1587_reg[14] ,
    regs_in_V_ce0,
    E,
    \tmp_1_reg_1221_reg[0] ,
    grp_fu_308_ce,
    \p_Val2_12_1_reg_1536_reg[14] ,
    \p_Val2_12_5_reg_1670_reg[14] ,
    \p_Val2_12_3_reg_1660_reg[14] ,
    \p_Val2_12_2_reg_1639_reg[14] ,
    \tmp_7_reg_1237_reg[0] ,
    ap_ready,
    \p_Val2_12_1_reg_1536_reg[15] ,
    \bin_s1_reg[0] ,
    \bin_s1_reg[0]_0 ,
    \neg_mul5_reg_1551_reg[60] ,
    \bin_s1_reg[0]_1 ,
    \bin_s1_reg[0]_2 ,
    \p_Val2_12_3_reg_1660_reg[15] ,
    \p_Val2_12_5_reg_1670_reg[2] ,
    \neg_mul1_reg_1439_reg[60] ,
    \neg_ti1_reg_1489_reg[13] ,
    \neg_ti2_reg_1419_reg[12] ,
    \p_Val2_12_2_reg_1639_reg[15] ,
    \neg_mul3_reg_1499_reg[60] ,
    \neg_ti3_reg_1546_reg[13] ,
    \neg_mul4_reg_1434_reg[60] ,
    \neg_ti9_reg_1479_reg[13] ,
    \neg_mul_reg_1592_reg[60] ,
    \neg_ti4_reg_1582_reg[13] ,
    \p_Val2_12_4_reg_1587_reg[15] ,
    ap_condition_691,
    \q_tmp_reg[2]_0 ,
    \q_tmp_reg[3]_0 ,
    \q_tmp_reg[4]_0 ,
    \q_tmp_reg[5]_0 ,
    \q_tmp_reg[6]_0 ,
    \q_tmp_reg[7]_0 ,
    \q_tmp_reg[8]_0 ,
    \q_tmp_reg[9]_0 ,
    \q_tmp_reg[10]_0 ,
    \q_tmp_reg[11]_0 ,
    \q_tmp_reg[12]_0 ,
    \q_tmp_reg[13]_0 ,
    \q_tmp_reg[14]_0 ,
    \q_tmp_reg[15]_0 ,
    S,
    \usedw_reg[7]_0 ,
    \usedw_reg[4]_0 ,
    \bin_s1_reg[0]_3 ,
    \bin_s1_reg[0]_4 ,
    grp_fu_1184_ce,
    grp_fu_1190_ce,
    \bus_wide_gen.data_buf_reg[16] ,
    \bus_wide_gen.data_buf_reg[0] ,
    \bus_wide_gen.len_cnt_reg[0] ,
    \bus_wide_gen.next_pad ,
    \q_reg[9] ,
    pop0,
    DI,
    \bus_wide_gen.WVALID_Dummy_reg ,
    \bus_wide_gen.first_pad_reg ,
    \bus_wide_gen.strb_buf_reg[1] ,
    \bus_wide_gen.strb_buf_reg[0] ,
    \bus_wide_gen.strb_buf_reg[3] ,
    \bus_wide_gen.strb_buf_reg[2] ,
    \bus_wide_gen.data_buf_reg[15] ,
    ap_clk,
    D,
    WEA,
    \ap_CS_fsm_reg[1] ,
    Q,
    ap_enable_reg_pp0_iter0,
    full_n_reg_0,
    \int_regs_in_V_shift_reg[0]_0 ,
    ap_NS_fsm1,
    ap_reg_ioackin_m_V_WREADY_reg,
    ap_enable_reg_pp0_iter4,
    ap_start,
    ap_enable_reg_pp0_iter0_reg,
    ap_rst_n,
    m_V_BVALID,
    ap_enable_reg_pp0_iter5,
    p_Val2_11_1_reg_1453,
    tmp_22_1_reg_1494,
    ap_reg_pp0_iter3_tmp_59_reg_1347,
    p_Val2_11_3_reg_1618,
    tmp_22_3_reg_1644,
    \p_Val2_11_5_reg_1649_reg[28] ,
    tmp_22_5_reg_1665,
    ap_reg_pp0_iter3_tmp_13_reg_1300,
    ap_reg_pp0_iter2_tmp_51_reg_1248,
    p_Val2_11_2_reg_1566,
    tmp_22_2_reg_1613,
    ap_reg_pp0_iter3_tmp_55_reg_1336,
    ap_reg_pp0_iter2_tmp_63_reg_1282,
    ap_reg_pp0_iter3_tmp_67_reg_1358,
    p_Val2_11_4_reg_1504,
    tmp_22_4_reg_1556,
    \p_Val2_7_reg_1597_reg[15] ,
    \p_Val2_12_1_reg_1536_reg[15]_0 ,
    \p_Val2_12_2_reg_1639_reg[15]_0 ,
    ap_enable_reg_pp0_iter4_reg,
    ap_enable_reg_pp0_iter4_reg_0,
    \bus_wide_gen.WVALID_Dummy_reg_0 ,
    m_axi_m_V_WREADY,
    \bus_wide_gen.pad_oh_reg_reg[1] ,
    \bus_wide_gen.first_pad_reg_0 ,
    \q_reg[9]_0 ,
    burst_valid,
    \q_reg[8] ,
    m_axi_m_V_WSTRB,
    \bus_wide_gen.WVALID_Dummy_reg_1 ,
    \bus_wide_gen.WVALID_Dummy_reg_2 ,
    \usedw_reg[5]_0 );
  output m_V_WREADY;
  output data_valid;
  output [0:0]SR;
  output \int_regs_in_V_shift_reg[0] ;
  output ap_block_pp0_stage1_11001;
  output [5:0]\ap_CS_fsm_reg[5] ;
  output \p_Val2_12_4_reg_1587_reg[14] ;
  output regs_in_V_ce0;
  output [0:0]E;
  output [0:0]\tmp_1_reg_1221_reg[0] ;
  output grp_fu_308_ce;
  output \p_Val2_12_1_reg_1536_reg[14] ;
  output \p_Val2_12_5_reg_1670_reg[14] ;
  output \p_Val2_12_3_reg_1660_reg[14] ;
  output \p_Val2_12_2_reg_1639_reg[14] ;
  output [0:0]\tmp_7_reg_1237_reg[0] ;
  output ap_ready;
  output [1:0]\p_Val2_12_1_reg_1536_reg[15] ;
  output [0:0]\bin_s1_reg[0] ;
  output [0:0]\bin_s1_reg[0]_0 ;
  output [0:0]\neg_mul5_reg_1551_reg[60] ;
  output [0:0]\bin_s1_reg[0]_1 ;
  output [0:0]\bin_s1_reg[0]_2 ;
  output [1:0]\p_Val2_12_3_reg_1660_reg[15] ;
  output [1:0]\p_Val2_12_5_reg_1670_reg[2] ;
  output [0:0]\neg_mul1_reg_1439_reg[60] ;
  output [0:0]\neg_ti1_reg_1489_reg[13] ;
  output [0:0]\neg_ti2_reg_1419_reg[12] ;
  output [1:0]\p_Val2_12_2_reg_1639_reg[15] ;
  output [0:0]\neg_mul3_reg_1499_reg[60] ;
  output [0:0]\neg_ti3_reg_1546_reg[13] ;
  output [0:0]\neg_mul4_reg_1434_reg[60] ;
  output [0:0]\neg_ti9_reg_1479_reg[13] ;
  output [0:0]\neg_mul_reg_1592_reg[60] ;
  output [0:0]\neg_ti4_reg_1582_reg[13] ;
  output [1:0]\p_Val2_12_4_reg_1587_reg[15] ;
  output ap_condition_691;
  output \q_tmp_reg[2]_0 ;
  output \q_tmp_reg[3]_0 ;
  output \q_tmp_reg[4]_0 ;
  output \q_tmp_reg[5]_0 ;
  output \q_tmp_reg[6]_0 ;
  output \q_tmp_reg[7]_0 ;
  output \q_tmp_reg[8]_0 ;
  output \q_tmp_reg[9]_0 ;
  output \q_tmp_reg[10]_0 ;
  output \q_tmp_reg[11]_0 ;
  output \q_tmp_reg[12]_0 ;
  output \q_tmp_reg[13]_0 ;
  output \q_tmp_reg[14]_0 ;
  output \q_tmp_reg[15]_0 ;
  output [2:0]S;
  output [5:0]\usedw_reg[7]_0 ;
  output [3:0]\usedw_reg[4]_0 ;
  output [0:0]\bin_s1_reg[0]_3 ;
  output [0:0]\bin_s1_reg[0]_4 ;
  output grp_fu_1184_ce;
  output grp_fu_1190_ce;
  output [0:0]\bus_wide_gen.data_buf_reg[16] ;
  output [0:0]\bus_wide_gen.data_buf_reg[0] ;
  output [0:0]\bus_wide_gen.len_cnt_reg[0] ;
  output \bus_wide_gen.next_pad ;
  output \q_reg[9] ;
  output pop0;
  output [0:0]DI;
  output \bus_wide_gen.WVALID_Dummy_reg ;
  output \bus_wide_gen.first_pad_reg ;
  output \bus_wide_gen.strb_buf_reg[1] ;
  output \bus_wide_gen.strb_buf_reg[0] ;
  output \bus_wide_gen.strb_buf_reg[3] ;
  output \bus_wide_gen.strb_buf_reg[2] ;
  output [15:0]\bus_wide_gen.data_buf_reg[15] ;
  input ap_clk;
  input [13:0]D;
  input [0:0]WEA;
  input \ap_CS_fsm_reg[1] ;
  input [5:0]Q;
  input ap_enable_reg_pp0_iter0;
  input full_n_reg_0;
  input \int_regs_in_V_shift_reg[0]_0 ;
  input ap_NS_fsm1;
  input ap_reg_ioackin_m_V_WREADY_reg;
  input ap_enable_reg_pp0_iter4;
  input ap_start;
  input ap_enable_reg_pp0_iter0_reg;
  input ap_rst_n;
  input m_V_BVALID;
  input ap_enable_reg_pp0_iter5;
  input [0:0]p_Val2_11_1_reg_1453;
  input tmp_22_1_reg_1494;
  input ap_reg_pp0_iter3_tmp_59_reg_1347;
  input [0:0]p_Val2_11_3_reg_1618;
  input tmp_22_3_reg_1644;
  input \p_Val2_11_5_reg_1649_reg[28] ;
  input tmp_22_5_reg_1665;
  input ap_reg_pp0_iter3_tmp_13_reg_1300;
  input ap_reg_pp0_iter2_tmp_51_reg_1248;
  input [0:0]p_Val2_11_2_reg_1566;
  input tmp_22_2_reg_1613;
  input ap_reg_pp0_iter3_tmp_55_reg_1336;
  input ap_reg_pp0_iter2_tmp_63_reg_1282;
  input ap_reg_pp0_iter3_tmp_67_reg_1358;
  input [0:0]p_Val2_11_4_reg_1504;
  input tmp_22_4_reg_1556;
  input [13:0]\p_Val2_7_reg_1597_reg[15] ;
  input [13:0]\p_Val2_12_1_reg_1536_reg[15]_0 ;
  input [13:0]\p_Val2_12_2_reg_1639_reg[15]_0 ;
  input ap_enable_reg_pp0_iter4_reg;
  input ap_enable_reg_pp0_iter4_reg_0;
  input \bus_wide_gen.WVALID_Dummy_reg_0 ;
  input m_axi_m_V_WREADY;
  input \bus_wide_gen.pad_oh_reg_reg[1] ;
  input \bus_wide_gen.first_pad_reg_0 ;
  input \q_reg[9]_0 ;
  input burst_valid;
  input \q_reg[8] ;
  input [3:0]m_axi_m_V_WSTRB;
  input [0:0]\bus_wide_gen.WVALID_Dummy_reg_1 ;
  input [0:0]\bus_wide_gen.WVALID_Dummy_reg_2 ;
  input [6:0]\usedw_reg[5]_0 ;

  wire [13:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [5:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[1] ;
  wire [5:0]\ap_CS_fsm_reg[5] ;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage1_11001;
  wire ap_clk;
  wire ap_condition_691;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_reg;
  wire ap_enable_reg_pp0_iter4_reg_0;
  wire ap_enable_reg_pp0_iter5;
  wire ap_ready;
  wire ap_reg_ioackin_m_V_WREADY_reg;
  wire ap_reg_pp0_iter2_tmp_51_reg_1248;
  wire ap_reg_pp0_iter2_tmp_63_reg_1282;
  wire ap_reg_pp0_iter3_tmp_13_reg_1300;
  wire ap_reg_pp0_iter3_tmp_55_reg_1336;
  wire ap_reg_pp0_iter3_tmp_59_reg_1347;
  wire ap_reg_pp0_iter3_tmp_67_reg_1358;
  wire ap_rst_n;
  wire ap_start;
  wire [0:0]\bin_s1_reg[0] ;
  wire [0:0]\bin_s1_reg[0]_0 ;
  wire [0:0]\bin_s1_reg[0]_1 ;
  wire [0:0]\bin_s1_reg[0]_2 ;
  wire [0:0]\bin_s1_reg[0]_3 ;
  wire [0:0]\bin_s1_reg[0]_4 ;
  wire burst_valid;
  wire \bus_wide_gen.WVALID_Dummy_reg ;
  wire \bus_wide_gen.WVALID_Dummy_reg_0 ;
  wire [0:0]\bus_wide_gen.WVALID_Dummy_reg_1 ;
  wire [0:0]\bus_wide_gen.WVALID_Dummy_reg_2 ;
  wire [0:0]\bus_wide_gen.data_buf_reg[0] ;
  wire [15:0]\bus_wide_gen.data_buf_reg[15] ;
  wire [0:0]\bus_wide_gen.data_buf_reg[16] ;
  wire \bus_wide_gen.first_pad_reg ;
  wire \bus_wide_gen.first_pad_reg_0 ;
  wire [0:0]\bus_wide_gen.len_cnt_reg[0] ;
  wire \bus_wide_gen.next_pad ;
  wire \bus_wide_gen.pad_oh_reg_reg[1] ;
  wire \bus_wide_gen.strb_buf_reg[0] ;
  wire \bus_wide_gen.strb_buf_reg[1] ;
  wire \bus_wide_gen.strb_buf_reg[2] ;
  wire \bus_wide_gen.strb_buf_reg[3] ;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[10]_i_1_n_0 ;
  wire \dout_buf[11]_i_1_n_0 ;
  wire \dout_buf[12]_i_1_n_0 ;
  wire \dout_buf[13]_i_1_n_0 ;
  wire \dout_buf[14]_i_1_n_0 ;
  wire \dout_buf[15]_i_1_n_0 ;
  wire \dout_buf[16]_i_1_n_0 ;
  wire \dout_buf[17]_i_2_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire \dout_buf[8]_i_1_n_0 ;
  wire \dout_buf[9]_i_1_n_0 ;
  wire dout_valid_i_1_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_i_3__0_n_0;
  wire empty_n_i_4__0_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1_n_0;
  wire full_n_i_2__3_n_0;
  wire full_n_i_3__1_n_0;
  wire full_n_reg_0;
  wire grp_fu_1184_ce;
  wire grp_fu_1190_ce;
  wire grp_fu_308_ce;
  wire \int_regs_in_V_shift_reg[0] ;
  wire \int_regs_in_V_shift_reg[0]_0 ;
  wire m_V_BVALID;
  wire m_V_WREADY;
  wire m_axi_m_V_WREADY;
  wire [3:0]m_axi_m_V_WSTRB;
  wire mem_reg_i_24_n_0;
  wire [0:0]\neg_mul1_reg_1439_reg[60] ;
  wire [0:0]\neg_mul3_reg_1499_reg[60] ;
  wire [0:0]\neg_mul4_reg_1434_reg[60] ;
  wire [0:0]\neg_mul5_reg_1551_reg[60] ;
  wire [0:0]\neg_mul_reg_1592_reg[60] ;
  wire [0:0]\neg_ti1_reg_1489_reg[13] ;
  wire [0:0]\neg_ti2_reg_1419_reg[12] ;
  wire [0:0]\neg_ti3_reg_1546_reg[13] ;
  wire [0:0]\neg_ti4_reg_1582_reg[13] ;
  wire [0:0]\neg_ti9_reg_1479_reg[13] ;
  wire [0:0]p_Val2_11_1_reg_1453;
  wire [0:0]p_Val2_11_2_reg_1566;
  wire [0:0]p_Val2_11_3_reg_1618;
  wire [0:0]p_Val2_11_4_reg_1504;
  wire \p_Val2_11_5_reg_1649_reg[28] ;
  wire \p_Val2_12_1_reg_1536_reg[14] ;
  wire [1:0]\p_Val2_12_1_reg_1536_reg[15] ;
  wire [13:0]\p_Val2_12_1_reg_1536_reg[15]_0 ;
  wire \p_Val2_12_2_reg_1639_reg[14] ;
  wire [1:0]\p_Val2_12_2_reg_1639_reg[15] ;
  wire [13:0]\p_Val2_12_2_reg_1639_reg[15]_0 ;
  wire \p_Val2_12_3_reg_1660_reg[14] ;
  wire [1:0]\p_Val2_12_3_reg_1660_reg[15] ;
  wire \p_Val2_12_4_reg_1587_reg[14] ;
  wire [1:0]\p_Val2_12_4_reg_1587_reg[15] ;
  wire \p_Val2_12_5_reg_1670_reg[14] ;
  wire [1:0]\p_Val2_12_5_reg_1670_reg[2] ;
  wire [13:0]\p_Val2_7_reg_1597_reg[15] ;
  wire pop;
  wire pop0;
  wire push;
  wire [17:0]q_buf;
  wire \q_reg[8] ;
  wire \q_reg[9] ;
  wire \q_reg[9]_0 ;
  wire [17:2]q_tmp;
  wire \q_tmp_reg[10]_0 ;
  wire \q_tmp_reg[11]_0 ;
  wire \q_tmp_reg[12]_0 ;
  wire \q_tmp_reg[13]_0 ;
  wire \q_tmp_reg[14]_0 ;
  wire \q_tmp_reg[15]_0 ;
  wire \q_tmp_reg[2]_0 ;
  wire \q_tmp_reg[3]_0 ;
  wire \q_tmp_reg[4]_0 ;
  wire \q_tmp_reg[5]_0 ;
  wire \q_tmp_reg[6]_0 ;
  wire \q_tmp_reg[7]_0 ;
  wire \q_tmp_reg[8]_0 ;
  wire \q_tmp_reg[9]_0 ;
  wire [7:0]raddr;
  wire regs_in_V_ce0;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2_n_0;
  wire [0:0]\tmp_1_reg_1221_reg[0] ;
  wire tmp_22_1_reg_1494;
  wire tmp_22_2_reg_1613;
  wire tmp_22_3_reg_1644;
  wire tmp_22_4_reg_1556;
  wire tmp_22_5_reg_1665;
  wire [0:0]\tmp_7_reg_1237_reg[0] ;
  wire [1:0]tmp_strb;
  wire \usedw[0]_i_1_n_0 ;
  wire \usedw[7]_i_1_n_0 ;
  wire [3:0]\usedw_reg[4]_0 ;
  wire [6:0]\usedw_reg[5]_0 ;
  wire [5:0]\usedw_reg[7]_0 ;
  wire [7:6]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[4]_i_1__0_n_0 ;
  wire \waddr[5]_i_1_n_0 ;
  wire \waddr[6]_i_1_n_0 ;
  wire \waddr[6]_i_2_n_0 ;
  wire \waddr[7]_i_2_n_0 ;
  wire \waddr[7]_i_3_n_0 ;
  wire \waddr[7]_i_4_n_0 ;
  wire [15:0]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(\p_Val2_12_4_reg_1587_reg[14] ),
        .I1(ap_NS_fsm1),
        .I2(Q[0]),
        .O(\ap_CS_fsm_reg[5] [0]));
  LUT6 #(
    .INIT(64'hFFFF040004000400)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_reg_ioackin_m_V_WREADY_reg),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(m_V_WREADY),
        .I3(Q[1]),
        .I4(ap_NS_fsm1),
        .I5(Q[0]),
        .O(\ap_CS_fsm_reg[5] [1]));
  LUT5 #(
    .INIT(32'hFFFF0400)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_reg_ioackin_m_V_WREADY_reg),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(m_V_WREADY),
        .I3(Q[2]),
        .I4(\p_Val2_12_2_reg_1639_reg[14] ),
        .O(\ap_CS_fsm_reg[5] [2]));
  LUT5 #(
    .INIT(32'hFFFF0400)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_reg_ioackin_m_V_WREADY_reg),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(m_V_WREADY),
        .I3(Q[3]),
        .I4(\p_Val2_12_3_reg_1660_reg[14] ),
        .O(\ap_CS_fsm_reg[5] [3]));
  LUT5 #(
    .INIT(32'hFFFF0400)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_reg_ioackin_m_V_WREADY_reg),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(m_V_WREADY),
        .I3(Q[4]),
        .I4(\p_Val2_12_5_reg_1670_reg[14] ),
        .O(\ap_CS_fsm_reg[5] [4]));
  LUT5 #(
    .INIT(32'hFFFFF400)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(m_V_BVALID),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(ap_block_pp0_stage1_11001),
        .I3(Q[5]),
        .I4(\p_Val2_12_1_reg_1536_reg[14] ),
        .O(\ap_CS_fsm_reg[5] [5]));
  LUT6 #(
    .INIT(64'hAA8AAA8A0000AA8A)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(Q[5]),
        .I1(ap_reg_ioackin_m_V_WREADY_reg),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(m_V_WREADY),
        .I4(ap_enable_reg_pp0_iter5),
        .I5(m_V_BVALID),
        .O(\p_Val2_12_4_reg_1587_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bin_s1[43]_i_1 
       (.I0(\p_Val2_12_1_reg_1536_reg[14] ),
        .I1(\p_Val2_12_5_reg_1670_reg[14] ),
        .O(\bin_s1_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bin_s1[43]_i_1__0 
       (.I0(\p_Val2_12_4_reg_1587_reg[14] ),
        .I1(\p_Val2_12_1_reg_1536_reg[14] ),
        .O(\bin_s1_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bin_s1[43]_i_1__1 
       (.I0(\p_Val2_12_5_reg_1670_reg[14] ),
        .I1(\p_Val2_12_3_reg_1660_reg[14] ),
        .O(\bin_s1_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bin_s1[43]_i_1__2 
       (.I0(\p_Val2_12_3_reg_1660_reg[14] ),
        .I1(\p_Val2_12_2_reg_1639_reg[14] ),
        .O(\bin_s1_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55450000)) 
    \bin_s1[43]_i_1__3 
       (.I0(ap_enable_reg_pp0_iter4_reg_0),
        .I1(m_V_WREADY),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(ap_reg_ioackin_m_V_WREADY_reg),
        .I4(Q[0]),
        .I5(\p_Val2_12_2_reg_1639_reg[14] ),
        .O(\bin_s1_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55450000)) 
    \bin_s1[43]_i_1__4 
       (.I0(ap_enable_reg_pp0_iter4_reg_0),
        .I1(m_V_WREADY),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(ap_reg_ioackin_m_V_WREADY_reg),
        .I4(Q[0]),
        .I5(\p_Val2_12_4_reg_1587_reg[14] ),
        .O(\bin_s1_reg[0]_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    buff2_reg_i_1
       (.I0(\p_Val2_12_1_reg_1536_reg[14] ),
        .I1(\p_Val2_12_5_reg_1670_reg[14] ),
        .I2(\p_Val2_12_3_reg_1660_reg[14] ),
        .I3(\p_Val2_12_2_reg_1639_reg[14] ),
        .I4(\p_Val2_12_4_reg_1587_reg[14] ),
        .I5(full_n_reg_0),
        .O(grp_fu_308_ce));
  LUT3 #(
    .INIT(8'hF2)) 
    \bus_wide_gen.WVALID_Dummy_i_1 
       (.I0(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I1(m_axi_m_V_WREADY),
        .I2(\bus_wide_gen.len_cnt_reg[0] ),
        .O(\bus_wide_gen.WVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \bus_wide_gen.data_buf[15]_i_2 
       (.I0(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I1(m_axi_m_V_WREADY),
        .I2(data_valid),
        .I3(\q_reg[9]_0 ),
        .O(\bus_wide_gen.data_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hDDD0000000000000)) 
    \bus_wide_gen.data_buf[31]_i_2 
       (.I0(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I1(m_axi_m_V_WREADY),
        .I2(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I3(\bus_wide_gen.first_pad_reg_0 ),
        .I4(data_valid),
        .I5(\q_reg[9]_0 ),
        .O(\bus_wide_gen.data_buf_reg[16] ));
  LUT6 #(
    .INIT(64'hAEFFFFFFA2000000)) 
    \bus_wide_gen.first_pad_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg[0] ),
        .I1(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I2(m_axi_m_V_WREADY),
        .I3(data_valid),
        .I4(burst_valid),
        .I5(\bus_wide_gen.first_pad_reg_0 ),
        .O(\bus_wide_gen.first_pad_reg ));
  LUT6 #(
    .INIT(64'hA80000000000AAAA)) 
    \bus_wide_gen.len_cnt[7]_i_2 
       (.I0(\bus_wide_gen.next_pad ),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I2(\bus_wide_gen.first_pad_reg_0 ),
        .I3(data_valid),
        .I4(\q_reg[9]_0 ),
        .I5(\q_reg[8] ),
        .O(\bus_wide_gen.len_cnt_reg[0] ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \bus_wide_gen.strb_buf[0]_i_1 
       (.I0(m_axi_m_V_WSTRB[0]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(tmp_strb[0]),
        .I3(ap_rst_n),
        .I4(\bus_wide_gen.WVALID_Dummy_reg_1 ),
        .O(\bus_wide_gen.strb_buf_reg[0] ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \bus_wide_gen.strb_buf[1]_i_1 
       (.I0(m_axi_m_V_WSTRB[1]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(tmp_strb[1]),
        .I3(ap_rst_n),
        .I4(\bus_wide_gen.WVALID_Dummy_reg_1 ),
        .O(\bus_wide_gen.strb_buf_reg[1] ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \bus_wide_gen.strb_buf[2]_i_1 
       (.I0(m_axi_m_V_WSTRB[2]),
        .I1(\bus_wide_gen.data_buf_reg[16] ),
        .I2(tmp_strb[0]),
        .I3(ap_rst_n),
        .I4(\bus_wide_gen.WVALID_Dummy_reg_2 ),
        .O(\bus_wide_gen.strb_buf_reg[2] ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \bus_wide_gen.strb_buf[3]_i_1 
       (.I0(m_axi_m_V_WSTRB[3]),
        .I1(\bus_wide_gen.data_buf_reg[16] ),
        .I2(tmp_strb[1]),
        .I3(ap_rst_n),
        .I4(\bus_wide_gen.WVALID_Dummy_reg_2 ),
        .O(\bus_wide_gen.strb_buf_reg[3] ));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[0]_i_1 
       (.I0(q_buf[0]),
        .I1(show_ahead),
        .O(\dout_buf[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hD0FF0000)) 
    \dout_buf[17]_i_1 
       (.I0(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I1(m_axi_m_V_WREADY),
        .I2(burst_valid),
        .I3(data_valid),
        .I4(empty_n_reg_n_0),
        .O(pop));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_2 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[1]_i_1 
       (.I0(q_buf[1]),
        .I1(show_ahead),
        .O(\dout_buf[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(\bus_wide_gen.data_buf_reg[15] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_0 ),
        .Q(\bus_wide_gen.data_buf_reg[15] [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_0 ),
        .Q(\bus_wide_gen.data_buf_reg[15] [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_0 ),
        .Q(\bus_wide_gen.data_buf_reg[15] [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_0 ),
        .Q(\bus_wide_gen.data_buf_reg[15] [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_0 ),
        .Q(\bus_wide_gen.data_buf_reg[15] [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_0 ),
        .Q(\bus_wide_gen.data_buf_reg[15] [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_0 ),
        .Q(tmp_strb[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_2_n_0 ),
        .Q(tmp_strb[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(\bus_wide_gen.data_buf_reg[15] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(\bus_wide_gen.data_buf_reg[15] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(\bus_wide_gen.data_buf_reg[15] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(\bus_wide_gen.data_buf_reg[15] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(\bus_wide_gen.data_buf_reg[15] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(\bus_wide_gen.data_buf_reg[15] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(\bus_wide_gen.data_buf_reg[15] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_0 ),
        .Q(\bus_wide_gen.data_buf_reg[15] [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_0 ),
        .Q(\bus_wide_gen.data_buf_reg[15] [9]),
        .R(SR));
  LUT5 #(
    .INIT(32'hAEEEAEAE)) 
    dout_valid_i_1
       (.I0(empty_n_reg_n_0),
        .I1(data_valid),
        .I2(burst_valid),
        .I3(m_axi_m_V_WREADY),
        .I4(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .O(dout_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_0),
        .Q(data_valid),
        .R(SR));
  LUT4 #(
    .INIT(16'hBF83)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_0),
        .I1(pop),
        .I2(empty_n_i_3__0_n_0),
        .I3(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    empty_n_i_2
       (.I0(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I1(m_axi_m_V_WREADY),
        .I2(data_valid),
        .I3(burst_valid),
        .O(\bus_wide_gen.next_pad ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_2__0
       (.I0(\usedw_reg[7]_0 [1]),
        .I1(usedw_reg__0[6]),
        .I2(\usedw_reg[7]_0 [4]),
        .I3(\usedw_reg[7]_0 [0]),
        .I4(empty_n_i_4__0_n_0),
        .O(empty_n_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h1F)) 
    empty_n_i_3
       (.I0(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I1(\bus_wide_gen.first_pad_reg_0 ),
        .I2(data_valid),
        .O(\q_reg[9] ));
  LUT3 #(
    .INIT(8'hDF)) 
    empty_n_i_3__0
       (.I0(m_V_WREADY),
        .I1(ap_reg_ioackin_m_V_WREADY_reg),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .O(empty_n_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_4__0
       (.I0(\usedw_reg[7]_0 [2]),
        .I1(usedw_reg__0[7]),
        .I2(\usedw_reg[7]_0 [3]),
        .I3(\usedw_reg[7]_0 [5]),
        .O(empty_n_i_4__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFF5F5DD)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(full_n_i_2__3_n_0),
        .I2(m_V_WREADY),
        .I3(pop),
        .I4(empty_n_i_3__0_n_0),
        .O(full_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__3
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .I2(\usedw_reg[7]_0 [0]),
        .I3(\usedw_reg[7]_0 [1]),
        .I4(full_n_i_3__1_n_0),
        .O(full_n_i_2__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__1
       (.I0(\usedw_reg[7]_0 [3]),
        .I1(\usedw_reg[7]_0 [4]),
        .I2(\usedw_reg[7]_0 [2]),
        .I3(\usedw_reg[7]_0 [5]),
        .O(full_n_i_3__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(m_V_WREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    int_ap_ready_i_1
       (.I0(\p_Val2_12_4_reg_1587_reg[14] ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(ap_start),
        .O(ap_ready));
  LUT6 #(
    .INIT(64'hF5FFFDFFF5003000)) 
    \int_regs_in_V_shift[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(ap_block_pp0_stage1_11001),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(full_n_reg_0),
        .I5(\int_regs_in_V_shift_reg[0]_0 ),
        .O(\int_regs_in_V_shift_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \int_regs_in_V_shift[0]_i_3 
       (.I0(ap_reg_ioackin_m_V_WREADY_reg),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(m_V_WREADY),
        .O(ap_block_pp0_stage1_11001));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4608" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,rnext,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({D,1'b0,1'b0}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(NLW_mem_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(q_buf[15:0]),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(q_buf[17:16]),
        .ENARDEN(m_V_WREADY),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hDF20)) 
    mem_reg_i_1
       (.I0(raddr[6]),
        .I1(mem_reg_i_24_n_0),
        .I2(raddr[5]),
        .I3(raddr[7]),
        .O(rnext[7]));
  LUT3 #(
    .INIT(8'hD2)) 
    mem_reg_i_2
       (.I0(raddr[5]),
        .I1(mem_reg_i_24_n_0),
        .I2(raddr[6]),
        .O(rnext[6]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    mem_reg_i_24
       (.I0(pop),
        .I1(raddr[2]),
        .I2(raddr[3]),
        .I3(raddr[1]),
        .I4(raddr[0]),
        .I5(raddr[4]),
        .O(mem_reg_i_24_n_0));
  LUT6 #(
    .INIT(64'hFF00E4E4CCCCCCCC)) 
    mem_reg_i_26
       (.I0(Q[2]),
        .I1(\p_Val2_7_reg_1597_reg[15] [13]),
        .I2(\p_Val2_12_1_reg_1536_reg[15]_0 [13]),
        .I3(\p_Val2_12_2_reg_1639_reg[15]_0 [13]),
        .I4(Q[3]),
        .I5(ap_enable_reg_pp0_iter4),
        .O(\q_tmp_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hFF00E4E4CCCCCCCC)) 
    mem_reg_i_28
       (.I0(Q[2]),
        .I1(\p_Val2_7_reg_1597_reg[15] [12]),
        .I2(\p_Val2_12_1_reg_1536_reg[15]_0 [12]),
        .I3(\p_Val2_12_2_reg_1639_reg[15]_0 [12]),
        .I4(Q[3]),
        .I5(ap_enable_reg_pp0_iter4),
        .O(\q_tmp_reg[14]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_3
       (.I0(mem_reg_i_24_n_0),
        .I1(raddr[5]),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hFF00E4E4CCCCCCCC)) 
    mem_reg_i_30
       (.I0(Q[2]),
        .I1(\p_Val2_7_reg_1597_reg[15] [11]),
        .I2(\p_Val2_12_1_reg_1536_reg[15]_0 [11]),
        .I3(\p_Val2_12_2_reg_1639_reg[15]_0 [11]),
        .I4(Q[3]),
        .I5(ap_enable_reg_pp0_iter4),
        .O(\q_tmp_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hFF00E4E4CCCCCCCC)) 
    mem_reg_i_32
       (.I0(Q[2]),
        .I1(\p_Val2_7_reg_1597_reg[15] [10]),
        .I2(\p_Val2_12_1_reg_1536_reg[15]_0 [10]),
        .I3(\p_Val2_12_2_reg_1639_reg[15]_0 [10]),
        .I4(Q[3]),
        .I5(ap_enable_reg_pp0_iter4),
        .O(\q_tmp_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hFF00E4E4CCCCCCCC)) 
    mem_reg_i_34
       (.I0(Q[2]),
        .I1(\p_Val2_7_reg_1597_reg[15] [9]),
        .I2(\p_Val2_12_1_reg_1536_reg[15]_0 [9]),
        .I3(\p_Val2_12_2_reg_1639_reg[15]_0 [9]),
        .I4(Q[3]),
        .I5(ap_enable_reg_pp0_iter4),
        .O(\q_tmp_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hFF00E4E4CCCCCCCC)) 
    mem_reg_i_36
       (.I0(Q[2]),
        .I1(\p_Val2_7_reg_1597_reg[15] [8]),
        .I2(\p_Val2_12_1_reg_1536_reg[15]_0 [8]),
        .I3(\p_Val2_12_2_reg_1639_reg[15]_0 [8]),
        .I4(Q[3]),
        .I5(ap_enable_reg_pp0_iter4),
        .O(\q_tmp_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hFF00E4E4CCCCCCCC)) 
    mem_reg_i_38
       (.I0(Q[2]),
        .I1(\p_Val2_7_reg_1597_reg[15] [7]),
        .I2(\p_Val2_12_1_reg_1536_reg[15]_0 [7]),
        .I3(\p_Val2_12_2_reg_1639_reg[15]_0 [7]),
        .I4(Q[3]),
        .I5(ap_enable_reg_pp0_iter4),
        .O(\q_tmp_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    mem_reg_i_4
       (.I0(pop),
        .I1(raddr[2]),
        .I2(raddr[3]),
        .I3(raddr[1]),
        .I4(raddr[0]),
        .I5(raddr[4]),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'hFF00E4E4CCCCCCCC)) 
    mem_reg_i_40
       (.I0(Q[2]),
        .I1(\p_Val2_7_reg_1597_reg[15] [6]),
        .I2(\p_Val2_12_1_reg_1536_reg[15]_0 [6]),
        .I3(\p_Val2_12_2_reg_1639_reg[15]_0 [6]),
        .I4(Q[3]),
        .I5(ap_enable_reg_pp0_iter4),
        .O(\q_tmp_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hFF00E4E4CCCCCCCC)) 
    mem_reg_i_42
       (.I0(Q[2]),
        .I1(\p_Val2_7_reg_1597_reg[15] [5]),
        .I2(\p_Val2_12_1_reg_1536_reg[15]_0 [5]),
        .I3(\p_Val2_12_2_reg_1639_reg[15]_0 [5]),
        .I4(Q[3]),
        .I5(ap_enable_reg_pp0_iter4),
        .O(\q_tmp_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFF00E4E4CCCCCCCC)) 
    mem_reg_i_44
       (.I0(Q[2]),
        .I1(\p_Val2_7_reg_1597_reg[15] [4]),
        .I2(\p_Val2_12_1_reg_1536_reg[15]_0 [4]),
        .I3(\p_Val2_12_2_reg_1639_reg[15]_0 [4]),
        .I4(Q[3]),
        .I5(ap_enable_reg_pp0_iter4),
        .O(\q_tmp_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFF00E4E4CCCCCCCC)) 
    mem_reg_i_46
       (.I0(Q[2]),
        .I1(\p_Val2_7_reg_1597_reg[15] [3]),
        .I2(\p_Val2_12_1_reg_1536_reg[15]_0 [3]),
        .I3(\p_Val2_12_2_reg_1639_reg[15]_0 [3]),
        .I4(Q[3]),
        .I5(ap_enable_reg_pp0_iter4),
        .O(\q_tmp_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFF00E4E4CCCCCCCC)) 
    mem_reg_i_48
       (.I0(Q[2]),
        .I1(\p_Val2_7_reg_1597_reg[15] [2]),
        .I2(\p_Val2_12_1_reg_1536_reg[15]_0 [2]),
        .I3(\p_Val2_12_2_reg_1639_reg[15]_0 [2]),
        .I4(Q[3]),
        .I5(ap_enable_reg_pp0_iter4),
        .O(\q_tmp_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    mem_reg_i_5
       (.I0(raddr[2]),
        .I1(pop),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(rnext[3]));
  LUT6 #(
    .INIT(64'hFF00E4E4CCCCCCCC)) 
    mem_reg_i_50
       (.I0(Q[2]),
        .I1(\p_Val2_7_reg_1597_reg[15] [1]),
        .I2(\p_Val2_12_1_reg_1536_reg[15]_0 [1]),
        .I3(\p_Val2_12_2_reg_1639_reg[15]_0 [1]),
        .I4(Q[3]),
        .I5(ap_enable_reg_pp0_iter4),
        .O(\q_tmp_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFF00E4E4CCCCCCCC)) 
    mem_reg_i_52
       (.I0(Q[2]),
        .I1(\p_Val2_7_reg_1597_reg[15] [0]),
        .I2(\p_Val2_12_1_reg_1536_reg[15]_0 [0]),
        .I3(\p_Val2_12_2_reg_1639_reg[15]_0 [0]),
        .I4(Q[3]),
        .I5(ap_enable_reg_pp0_iter4),
        .O(\q_tmp_reg[2]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_55
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(Q[0]),
        .O(ap_condition_691));
  LUT4 #(
    .INIT(16'h7F80)) 
    mem_reg_i_6
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(pop),
        .I3(raddr[2]),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'h78)) 
    mem_reg_i_7
       (.I0(pop),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'h66A6A6A666A666A6)) 
    mem_reg_i_8
       (.I0(raddr[0]),
        .I1(empty_n_reg_n_0),
        .I2(data_valid),
        .I3(burst_valid),
        .I4(m_axi_m_V_WREADY),
        .I5(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h88888088)) 
    \neg_mul1_reg_1439[87]_i_1 
       (.I0(Q[2]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(m_V_WREADY),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(ap_reg_ioackin_m_V_WREADY_reg),
        .O(\neg_mul1_reg_1439_reg[60] ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h88888088)) 
    \neg_mul3_reg_1499[87]_i_1 
       (.I0(Q[3]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(m_V_WREADY),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(ap_reg_ioackin_m_V_WREADY_reg),
        .O(\neg_mul3_reg_1499_reg[60] ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h88888088)) 
    \neg_mul4_reg_1434[87]_i_1 
       (.I0(Q[1]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(m_V_WREADY),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(ap_reg_ioackin_m_V_WREADY_reg),
        .O(\neg_mul4_reg_1434_reg[60] ));
  LUT2 #(
    .INIT(4'h8)) 
    \neg_mul5_reg_1551[87]_i_1 
       (.I0(\p_Val2_12_1_reg_1536_reg[14] ),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .O(\neg_mul5_reg_1551_reg[60] ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \neg_mul_reg_1592[87]_i_1 
       (.I0(\p_Val2_12_4_reg_1587_reg[14] ),
        .I1(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .O(\neg_mul_reg_1592_reg[60] ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h88888088)) 
    \neg_ti1_reg_1489[28]_i_1 
       (.I0(Q[3]),
        .I1(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .I2(m_V_WREADY),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(ap_reg_ioackin_m_V_WREADY_reg),
        .O(\neg_ti1_reg_1489_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \neg_ti2_reg_1419[28]_i_1 
       (.I0(\p_Val2_12_2_reg_1639_reg[14] ),
        .I1(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .O(\neg_ti2_reg_1419_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h88888088)) 
    \neg_ti3_reg_1546[28]_i_1 
       (.I0(Q[4]),
        .I1(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .I2(m_V_WREADY),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(ap_reg_ioackin_m_V_WREADY_reg),
        .O(\neg_ti3_reg_1546_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \neg_ti4_reg_1582[28]_i_1 
       (.I0(\p_Val2_12_4_reg_1587_reg[14] ),
        .I1(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .O(\neg_ti4_reg_1582_reg[13] ));
  LUT5 #(
    .INIT(32'h88888088)) 
    \neg_ti9_reg_1479[28]_i_1 
       (.I0(Q[2]),
        .I1(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .I2(m_V_WREADY),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(ap_reg_ioackin_m_V_WREADY_reg),
        .O(\neg_ti9_reg_1479_reg[13] ));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(\usedw_reg[7]_0 [5]),
        .I1(usedw_reg__0[6]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__0
       (.I0(\usedw_reg[7]_0 [4]),
        .I1(\usedw_reg[7]_0 [5]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__0
       (.I0(\usedw_reg[7]_0 [1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__0
       (.I0(\usedw_reg[7]_0 [3]),
        .I1(\usedw_reg[7]_0 [4]),
        .O(\usedw_reg[4]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__0
       (.I0(\usedw_reg[7]_0 [2]),
        .I1(\usedw_reg[7]_0 [3]),
        .O(\usedw_reg[4]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__0
       (.I0(\usedw_reg[7]_0 [1]),
        .I1(\usedw_reg[7]_0 [2]),
        .O(\usedw_reg[4]_0 [1]));
  LUT5 #(
    .INIT(32'h00FF20DF)) 
    p_0_out_carry_i_5__0
       (.I0(m_V_WREADY),
        .I1(ap_reg_ioackin_m_V_WREADY_reg),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(\usedw_reg[7]_0 [1]),
        .I4(pop),
        .O(\usedw_reg[4]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_12_1_reg_1536[14]_i_1 
       (.I0(\p_Val2_12_1_reg_1536_reg[14] ),
        .I1(p_Val2_11_1_reg_1453),
        .O(\p_Val2_12_1_reg_1536_reg[15] [0]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \p_Val2_12_1_reg_1536[15]_i_1 
       (.I0(p_Val2_11_1_reg_1453),
        .I1(tmp_22_1_reg_1494),
        .I2(\p_Val2_12_1_reg_1536_reg[14] ),
        .O(\p_Val2_12_1_reg_1536_reg[15] [1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_12_2_reg_1639[14]_i_1 
       (.I0(\p_Val2_12_2_reg_1639_reg[14] ),
        .I1(p_Val2_11_2_reg_1566),
        .O(\p_Val2_12_2_reg_1639_reg[15] [0]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \p_Val2_12_2_reg_1639[15]_i_1 
       (.I0(p_Val2_11_2_reg_1566),
        .I1(tmp_22_2_reg_1613),
        .I2(\p_Val2_12_2_reg_1639_reg[14] ),
        .O(\p_Val2_12_2_reg_1639_reg[15] [1]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_12_3_reg_1660[14]_i_1 
       (.I0(\p_Val2_12_3_reg_1660_reg[14] ),
        .I1(p_Val2_11_3_reg_1618),
        .O(\p_Val2_12_3_reg_1660_reg[15] [0]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \p_Val2_12_3_reg_1660[15]_i_1 
       (.I0(p_Val2_11_3_reg_1618),
        .I1(tmp_22_3_reg_1644),
        .I2(\p_Val2_12_3_reg_1660_reg[14] ),
        .O(\p_Val2_12_3_reg_1660_reg[15] [1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_12_4_reg_1587[14]_i_1 
       (.I0(\p_Val2_12_4_reg_1587_reg[14] ),
        .I1(p_Val2_11_4_reg_1504),
        .O(\p_Val2_12_4_reg_1587_reg[15] [0]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \p_Val2_12_4_reg_1587[15]_i_1 
       (.I0(p_Val2_11_4_reg_1504),
        .I1(tmp_22_4_reg_1556),
        .I2(\p_Val2_12_4_reg_1587_reg[14] ),
        .O(\p_Val2_12_4_reg_1587_reg[15] [1]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_12_5_reg_1670[14]_i_1 
       (.I0(\p_Val2_12_5_reg_1670_reg[14] ),
        .I1(\p_Val2_11_5_reg_1649_reg[28] ),
        .O(\p_Val2_12_5_reg_1670_reg[2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \p_Val2_12_5_reg_1670[15]_i_1 
       (.I0(\p_Val2_11_5_reg_1649_reg[28] ),
        .I1(tmp_22_5_reg_1665),
        .I2(\p_Val2_12_5_reg_1670_reg[14] ),
        .O(\p_Val2_12_5_reg_1670_reg[2] [1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \p_Val2_12_5_reg_1670[15]_i_2 
       (.I0(Q[3]),
        .I1(m_V_WREADY),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(ap_reg_ioackin_m_V_WREADY_reg),
        .O(\p_Val2_12_5_reg_1670_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \p_Val2_8_2_reg_1242[26]_i_1 
       (.I0(Q[4]),
        .I1(m_V_WREADY),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(ap_reg_ioackin_m_V_WREADY_reg),
        .O(\p_Val2_12_1_reg_1536_reg[14] ));
  LUT6 #(
    .INIT(64'hFFCFFFCFFFCFAA8A)) 
    p_reg_reg_i_1
       (.I0(Q[3]),
        .I1(m_V_WREADY),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(ap_reg_ioackin_m_V_WREADY_reg),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(grp_fu_1184_ce));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFCFAA8A)) 
    p_reg_reg_i_1__0
       (.I0(Q[3]),
        .I1(m_V_WREADY),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(ap_reg_ioackin_m_V_WREADY_reg),
        .I4(Q[4]),
        .I5(\p_Val2_12_4_reg_1587_reg[14] ),
        .O(grp_fu_1190_ce));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \pout[2]_i_3__0 
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(\p_Val2_12_4_reg_1587_reg[14] ),
        .I2(m_V_BVALID),
        .O(pop0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(1'b1),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(q_tmp[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0E000E0E0E000000)) 
    \reg_232[13]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(ap_block_pp0_stage1_11001),
        .I3(ap_start),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(E));
  LUT6 #(
    .INIT(64'hFEFFFEEEEEEEEEEE)) 
    \reg_232[13]_i_6 
       (.I0(E),
        .I1(\tmp_1_reg_1221_reg[0] ),
        .I2(ap_start),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(full_n_reg_0),
        .O(regs_in_V_ce0));
  LUT5 #(
    .INIT(32'h00000041)) 
    show_ahead_i_1
       (.I0(show_ahead_i_2_n_0),
        .I1(\usedw_reg[7]_0 [0]),
        .I2(pop),
        .I3(\usedw_reg[7]_0 [3]),
        .I4(empty_n_i_3__0_n_0),
        .O(show_ahead0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    show_ahead_i_2
       (.I0(\usedw_reg[7]_0 [2]),
        .I1(\usedw_reg[7]_0 [5]),
        .I2(usedw_reg__0[6]),
        .I3(usedw_reg__0[7]),
        .I4(\usedw_reg[7]_0 [1]),
        .I5(\usedw_reg[7]_0 [4]),
        .O(show_ahead_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \tmp_15_cast_reg_1444[26]_i_1 
       (.I0(Q[2]),
        .I1(m_V_WREADY),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(ap_reg_ioackin_m_V_WREADY_reg),
        .O(\p_Val2_12_3_reg_1660_reg[14] ));
  LUT5 #(
    .INIT(32'h20222000)) 
    \tmp_1_reg_1221[13]_i_1 
       (.I0(Q[3]),
        .I1(ap_block_pp0_stage1_11001),
        .I2(ap_start),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(\tmp_1_reg_1221_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \tmp_67_reg_1358[0]_i_1 
       (.I0(Q[1]),
        .I1(m_V_WREADY),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(ap_reg_ioackin_m_V_WREADY_reg),
        .O(\p_Val2_12_2_reg_1639_reg[14] ));
  LUT5 #(
    .INIT(32'h45400000)) 
    \tmp_7_reg_1237[13]_i_1 
       (.I0(ap_block_pp0_stage1_11001),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(Q[4]),
        .O(\tmp_7_reg_1237_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1 
       (.I0(\usedw_reg[7]_0 [0]),
        .O(\usedw[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9959595999599959)) 
    \usedw[7]_i_1 
       (.I0(empty_n_i_3__0_n_0),
        .I1(empty_n_reg_n_0),
        .I2(data_valid),
        .I3(burst_valid),
        .I4(m_axi_m_V_WREADY),
        .I5(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .O(\usedw[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw[0]_i_1_n_0 ),
        .Q(\usedw_reg[7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [0]),
        .Q(\usedw_reg[7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [1]),
        .Q(\usedw_reg[7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [2]),
        .Q(\usedw_reg[7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [3]),
        .Q(\usedw_reg[7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [4]),
        .Q(\usedw_reg[7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [5]),
        .Q(usedw_reg__0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [6]),
        .Q(usedw_reg__0[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_0 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \waddr[7]_i_1 
       (.I0(m_V_WREADY),
        .I1(ap_reg_ioackin_m_V_WREADY_reg),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_3_n_0 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_0 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_0 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1_n_0 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_0 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2_n_0 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mixer_m_V_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_buffer__parameterized0
   (m_axi_m_V_RREADY,
    S,
    Q,
    \usedw_reg[7]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    DI,
    \bus_wide_gen.rdata_valid_t_reg ,
    SR,
    ap_clk,
    m_axi_m_V_RVALID,
    ap_rst_n,
    \bus_wide_gen.rdata_valid_t_reg_0 ,
    rdata_ack_t,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    D);
  output m_axi_m_V_RREADY;
  output [3:0]S;
  output [5:0]Q;
  output [2:0]\usedw_reg[7]_0 ;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  output [0:0]DI;
  output \bus_wide_gen.rdata_valid_t_reg ;
  input [0:0]SR;
  input ap_clk;
  input m_axi_m_V_RVALID;
  input ap_rst_n;
  input \bus_wide_gen.rdata_valid_t_reg_0 ;
  input rdata_ack_t;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input [6:0]D;

  wire [6:0]D;
  wire [0:0]DI;
  wire [5:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.rdata_valid_t_reg_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire dout_valid_i_1__0_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__1_n_0;
  wire empty_n_i_3__1_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__0_n_0;
  wire full_n_i_2__4_n_0;
  wire full_n_i_3__2_n_0;
  wire m_axi_m_V_RREADY;
  wire m_axi_m_V_RVALID;
  wire pop;
  wire rdata_ack_t;
  wire \usedw[0]_i_1__0_n_0 ;
  wire \usedw[7]_i_1__0_n_0 ;
  wire [2:0]\usedw_reg[7]_0 ;
  wire [7:6]usedw_reg__0;

  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hCCAE)) 
    \bus_wide_gen.rdata_valid_t_i_1 
       (.I0(beat_valid),
        .I1(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I2(rdata_ack_t),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .O(\bus_wide_gen.rdata_valid_t_reg ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h08A00808)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1 
       (.I0(ap_rst_n),
        .I1(beat_valid),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I3(rdata_ack_t),
        .I4(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hAEEEAEAE)) 
    dout_valid_i_1__0
       (.I0(empty_n_reg_n_0),
        .I1(beat_valid),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I3(rdata_ack_t),
        .I4(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .O(dout_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_0),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFEFEF0FE0E0E0)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_0),
        .I1(empty_n_i_3__1_n_0),
        .I2(pop),
        .I3(m_axi_m_V_RREADY),
        .I4(m_axi_m_V_RVALID),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__1
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[5]),
        .O(empty_n_i_2__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__1
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(usedw_reg__0[7]),
        .I3(usedw_reg__0[6]),
        .O(empty_n_i_3__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFDFF55FFFFFF55)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2__4_n_0),
        .I2(full_n_i_3__2_n_0),
        .I3(pop),
        .I4(m_axi_m_V_RREADY),
        .I5(m_axi_m_V_RVALID),
        .O(full_n_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_2__4
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(usedw_reg__0[7]),
        .I3(usedw_reg__0[6]),
        .O(full_n_i_2__4_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__2
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[2]),
        .O(full_n_i_3__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hD0FF0000)) 
    full_n_i_4__0
       (.I0(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I1(rdata_ack_t),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I3(beat_valid),
        .I4(empty_n_reg_n_0),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(m_axi_m_V_RREADY),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__0
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__0
       (.I0(Q[5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\usedw_reg[7]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out_carry_i_5
       (.I0(Q[1]),
        .I1(pop),
        .I2(m_axi_m_V_RREADY),
        .I3(m_axi_m_V_RVALID),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__0 
       (.I0(Q[0]),
        .O(\usedw[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \usedw[7]_i_1__0 
       (.I0(m_axi_m_V_RVALID),
        .I1(m_axi_m_V_RREADY),
        .I2(pop),
        .O(\usedw[7]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(\usedw[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[0]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[1]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[2]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[3]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[4]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[5]),
        .Q(usedw_reg__0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[6]),
        .Q(usedw_reg__0[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo
   (burst_valid,
    \bus_wide_gen.len_cnt_reg[0] ,
    \bus_wide_gen.pad_oh_reg_reg[1] ,
    \sect_len_buf_reg[3] ,
    \could_multi_bursts.sect_handling_reg ,
    \could_multi_bursts.next_loop ,
    E,
    \align_len_reg[31] ,
    p_47_in,
    \could_multi_bursts.loop_cnt_reg[0] ,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    \bus_wide_gen.data_buf_reg[16] ,
    \bus_wide_gen.data_buf_reg[16]_0 ,
    \bus_wide_gen.data_buf_reg[0] ,
    D,
    \sect_addr_buf_reg[5] ,
    pop0,
    \sect_cnt_reg[18] ,
    last_sect_buf0,
    in,
    \could_multi_bursts.awaddr_buf_reg[31] ,
    wreq_handling_reg,
    \could_multi_bursts.sect_handling_reg_0 ,
    invalid_len_event_reg2_reg,
    \bus_wide_gen.WLAST_Dummy_reg ,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[7] ,
    \sect_len_buf_reg[6] ,
    \sect_len_buf_reg[5] ,
    \sect_len_buf_reg[4] ,
    \sect_len_buf_reg[3]_0 ,
    \sect_len_buf_reg[2] ,
    \sect_len_buf_reg[1] ,
    \sect_len_buf_reg[0] ,
    \sect_addr_buf_reg[5]_0 ,
    \sect_addr_buf_reg[4] ,
    \bus_wide_gen.pad_oh_reg_reg[1]_0 ,
    \sect_end_buf_reg[1] ,
    SR,
    ap_clk,
    ap_rst_n,
    \bus_wide_gen.next_pad ,
    \bus_wide_gen.pad_oh_reg_reg[1]_1 ,
    \could_multi_bursts.sect_handling_reg_1 ,
    wreq_handling_reg_0,
    fifo_wreq_valid_buf_reg,
    fifo_wreq_valid,
    CO,
    \throttl_cnt_reg[6] ,
    m_axi_m_V_AWREADY,
    AWVALID_Dummy,
    invalid_len_event_reg2,
    m_axi_m_V_WREADY,
    \bus_wide_gen.WVALID_Dummy_reg ,
    Q,
    \bus_wide_gen.first_pad_reg ,
    \start_addr_buf_reg[30] ,
    sect_cnt0,
    fifo_resp_ready,
    \sect_len_buf_reg[0]_0 ,
    \sect_len_buf_reg[1]_0 ,
    \sect_len_buf_reg[2]_0 ,
    \sect_len_buf_reg[3]_1 ,
    \sect_end_buf_reg[1]_0 ,
    \sect_len_buf_reg[4]_0 ,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \sect_len_buf_reg[8]_0 ,
    \sect_len_buf_reg[5]_0 ,
    \sect_len_buf_reg[6]_0 ,
    \sect_len_buf_reg[9]_0 ,
    \sect_len_buf_reg[7]_0 ,
    O,
    invalid_len_event_reg1,
    m_axi_m_V_WLAST,
    beat_len_buf,
    \end_addr_buf_reg[11] ,
    \start_addr_buf_reg[5] ,
    \end_addr_buf_reg[3] ,
    \end_addr_buf_reg[2] ,
    \sect_addr_buf_reg[5]_1 ,
    \sect_addr_buf_reg[4]_0 ,
    data_valid,
    \bus_wide_gen.pad_oh_reg_reg[1]_2 );
  output burst_valid;
  output [0:0]\bus_wide_gen.len_cnt_reg[0] ;
  output \bus_wide_gen.pad_oh_reg_reg[1] ;
  output \sect_len_buf_reg[3] ;
  output \could_multi_bursts.sect_handling_reg ;
  output \could_multi_bursts.next_loop ;
  output [0:0]E;
  output [0:0]\align_len_reg[31] ;
  output p_47_in;
  output [0:0]\could_multi_bursts.loop_cnt_reg[0] ;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  output [0:0]\bus_wide_gen.data_buf_reg[16] ;
  output \bus_wide_gen.data_buf_reg[16]_0 ;
  output [0:0]\bus_wide_gen.data_buf_reg[0] ;
  output [17:0]D;
  output \sect_addr_buf_reg[5] ;
  output pop0;
  output \sect_cnt_reg[18] ;
  output last_sect_buf0;
  output [3:0]in;
  output \could_multi_bursts.awaddr_buf_reg[31] ;
  output wreq_handling_reg;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output invalid_len_event_reg2_reg;
  output \bus_wide_gen.WLAST_Dummy_reg ;
  output \sect_len_buf_reg[9] ;
  output \sect_len_buf_reg[8] ;
  output \sect_len_buf_reg[7] ;
  output \sect_len_buf_reg[6] ;
  output \sect_len_buf_reg[5] ;
  output \sect_len_buf_reg[4] ;
  output \sect_len_buf_reg[3]_0 ;
  output \sect_len_buf_reg[2] ;
  output \sect_len_buf_reg[1] ;
  output \sect_len_buf_reg[0] ;
  output \sect_addr_buf_reg[5]_0 ;
  output \sect_addr_buf_reg[4] ;
  output \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  output \sect_end_buf_reg[1] ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input \bus_wide_gen.next_pad ;
  input \bus_wide_gen.pad_oh_reg_reg[1]_1 ;
  input \could_multi_bursts.sect_handling_reg_1 ;
  input wreq_handling_reg_0;
  input fifo_wreq_valid_buf_reg;
  input fifo_wreq_valid;
  input [0:0]CO;
  input \throttl_cnt_reg[6] ;
  input m_axi_m_V_AWREADY;
  input AWVALID_Dummy;
  input invalid_len_event_reg2;
  input m_axi_m_V_WREADY;
  input \bus_wide_gen.WVALID_Dummy_reg ;
  input [7:0]Q;
  input \bus_wide_gen.first_pad_reg ;
  input [0:0]\start_addr_buf_reg[30] ;
  input [17:0]sect_cnt0;
  input fifo_resp_ready;
  input \sect_len_buf_reg[0]_0 ;
  input \sect_len_buf_reg[1]_0 ;
  input \sect_len_buf_reg[2]_0 ;
  input \sect_len_buf_reg[3]_1 ;
  input \sect_end_buf_reg[1]_0 ;
  input \sect_len_buf_reg[4]_0 ;
  input [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  input \sect_len_buf_reg[8]_0 ;
  input \sect_len_buf_reg[5]_0 ;
  input \sect_len_buf_reg[6]_0 ;
  input \sect_len_buf_reg[9]_0 ;
  input \sect_len_buf_reg[7]_0 ;
  input [0:0]O;
  input invalid_len_event_reg1;
  input m_axi_m_V_WLAST;
  input [0:0]beat_len_buf;
  input [8:0]\end_addr_buf_reg[11] ;
  input [1:0]\start_addr_buf_reg[5] ;
  input \end_addr_buf_reg[3] ;
  input \end_addr_buf_reg[2] ;
  input \sect_addr_buf_reg[5]_1 ;
  input \sect_addr_buf_reg[4]_0 ;
  input data_valid;
  input \bus_wide_gen.pad_oh_reg_reg[1]_2 ;

  wire AWVALID_Dummy;
  wire [0:0]CO;
  wire [17:0]D;
  wire [0:0]E;
  wire [0:0]O;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [0:0]\align_len_reg[31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]beat_len_buf;
  wire burst_valid;
  wire \bus_wide_gen.WLAST_Dummy_i_2_n_0 ;
  wire \bus_wide_gen.WLAST_Dummy_reg ;
  wire \bus_wide_gen.WVALID_Dummy_reg ;
  wire [9:8]\bus_wide_gen.burst_pack ;
  wire \bus_wide_gen.data_buf[15]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_6_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_7_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_8_n_0 ;
  wire [0:0]\bus_wide_gen.data_buf_reg[0] ;
  wire [0:0]\bus_wide_gen.data_buf_reg[16] ;
  wire \bus_wide_gen.data_buf_reg[16]_0 ;
  wire \bus_wide_gen.first_pad_reg ;
  wire [0:0]\bus_wide_gen.len_cnt_reg[0] ;
  wire \bus_wide_gen.next_pad ;
  wire \bus_wide_gen.pad_oh_reg_reg[1] ;
  wire \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  wire \bus_wide_gen.pad_oh_reg_reg[1]_1 ;
  wire \bus_wide_gen.pad_oh_reg_reg[1]_2 ;
  wire [9:8]\bus_wide_gen.tmp_burst_info ;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.awaddr_buf_reg[31] ;
  wire \could_multi_bursts.awlen_buf[3]_i_3_n_0 ;
  wire \could_multi_bursts.awlen_buf[3]_i_4_n_0 ;
  wire [0:0]\could_multi_bursts.loop_cnt_reg[0] ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg_1 ;
  wire data_valid;
  wire data_vld_i_1_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__2_n_0;
  wire empty_n_i_4_n_0;
  wire [8:0]\end_addr_buf_reg[11] ;
  wire \end_addr_buf_reg[2] ;
  wire \end_addr_buf_reg[3] ;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire full_n_i_1__1_n_0;
  wire full_n_i_2_n_0;
  wire [3:0]in;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire invalid_len_event_reg2_reg;
  wire last_sect_buf0;
  wire m_axi_m_V_AWREADY;
  wire m_axi_m_V_WLAST;
  wire m_axi_m_V_WREADY;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire p_47_in;
  wire pop0;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[2]_i_2_n_0 ;
  wire \pout[2]_i_3_n_0 ;
  wire \pout[2]_i_4_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire [3:0]q;
  wire \sect_addr_buf_reg[4] ;
  wire \sect_addr_buf_reg[4]_0 ;
  wire \sect_addr_buf_reg[5] ;
  wire \sect_addr_buf_reg[5]_0 ;
  wire \sect_addr_buf_reg[5]_1 ;
  wire [17:0]sect_cnt0;
  wire \sect_cnt_reg[18] ;
  wire \sect_end_buf_reg[1] ;
  wire \sect_end_buf_reg[1]_0 ;
  wire sect_len_buf;
  wire \sect_len_buf_reg[0] ;
  wire \sect_len_buf_reg[0]_0 ;
  wire \sect_len_buf_reg[1] ;
  wire \sect_len_buf_reg[1]_0 ;
  wire \sect_len_buf_reg[2] ;
  wire \sect_len_buf_reg[2]_0 ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg[3]_1 ;
  wire \sect_len_buf_reg[4] ;
  wire \sect_len_buf_reg[4]_0 ;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[5]_0 ;
  wire \sect_len_buf_reg[6] ;
  wire \sect_len_buf_reg[6]_0 ;
  wire \sect_len_buf_reg[7] ;
  wire \sect_len_buf_reg[7]_0 ;
  wire \sect_len_buf_reg[8] ;
  wire \sect_len_buf_reg[8]_0 ;
  wire \sect_len_buf_reg[9] ;
  wire \sect_len_buf_reg[9]_0 ;
  wire [0:0]\start_addr_buf_reg[30] ;
  wire [1:0]\start_addr_buf_reg[5] ;
  wire \throttl_cnt_reg[6] ;
  wire wreq_handling_reg;
  wire wreq_handling_reg_0;

  LUT6 #(
    .INIT(64'h75FF000000FF0000)) 
    \align_len[31]_i_2 
       (.I0(\could_multi_bursts.sect_handling_reg_1 ),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(wreq_handling_reg_0),
        .I4(fifo_wreq_valid),
        .I5(CO),
        .O(\align_len_reg[31] ));
  LUT5 #(
    .INIT(32'h7500FFFF)) 
    \align_len[31]_i_3 
       (.I0(\could_multi_bursts.sect_handling_reg_1 ),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(CO),
        .I4(wreq_handling_reg_0),
        .O(\sect_cnt_reg[18] ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h08FB)) 
    \bus_wide_gen.WLAST_Dummy_i_1 
       (.I0(m_axi_m_V_WLAST),
        .I1(\bus_wide_gen.WVALID_Dummy_reg ),
        .I2(m_axi_m_V_WREADY),
        .I3(\bus_wide_gen.WLAST_Dummy_i_2_n_0 ),
        .O(\bus_wide_gen.WLAST_Dummy_reg ));
  LUT5 #(
    .INIT(32'hFEDEFFFF)) 
    \bus_wide_gen.WLAST_Dummy_i_2 
       (.I0(\bus_wide_gen.burst_pack [8]),
        .I1(empty_n_i_4_n_0),
        .I2(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I3(\bus_wide_gen.pad_oh_reg_reg[1]_1 ),
        .I4(\bus_wide_gen.next_pad ),
        .O(\bus_wide_gen.WLAST_Dummy_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \bus_wide_gen.data_buf[15]_i_1 
       (.I0(\bus_wide_gen.data_buf[15]_i_3_n_0 ),
        .I1(m_axi_m_V_WREADY),
        .I2(\bus_wide_gen.WVALID_Dummy_reg ),
        .O(\bus_wide_gen.data_buf_reg[0] ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \bus_wide_gen.data_buf[15]_i_3 
       (.I0(\bus_wide_gen.data_buf[31]_i_8_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(burst_valid),
        .I4(\bus_wide_gen.burst_pack [9]),
        .O(\bus_wide_gen.data_buf[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \bus_wide_gen.data_buf[31]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[16]_0 ),
        .I1(m_axi_m_V_WREADY),
        .I2(\bus_wide_gen.WVALID_Dummy_reg ),
        .O(\bus_wide_gen.data_buf_reg[16] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bus_wide_gen.data_buf[31]_i_3 
       (.I0(\bus_wide_gen.burst_pack [8]),
        .I1(\bus_wide_gen.data_buf[31]_i_5_n_0 ),
        .I2(\bus_wide_gen.data_buf[31]_i_6_n_0 ),
        .I3(\bus_wide_gen.data_buf[31]_i_7_n_0 ),
        .O(\bus_wide_gen.data_buf_reg[16]_0 ));
  LUT6 #(
    .INIT(64'h00080000FFFFFFFF)) 
    \bus_wide_gen.data_buf[31]_i_4 
       (.I0(\bus_wide_gen.burst_pack [9]),
        .I1(burst_valid),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\bus_wide_gen.data_buf[31]_i_8_n_0 ),
        .I5(\bus_wide_gen.first_pad_reg ),
        .O(\bus_wide_gen.pad_oh_reg_reg[1] ));
  LUT5 #(
    .INIT(32'hFFFFBEFF)) 
    \bus_wide_gen.data_buf[31]_i_5 
       (.I0(Q[5]),
        .I1(Q[1]),
        .I2(q[1]),
        .I3(burst_valid),
        .I4(Q[6]),
        .O(\bus_wide_gen.data_buf[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hEFFE)) 
    \bus_wide_gen.data_buf[31]_i_6 
       (.I0(Q[4]),
        .I1(Q[7]),
        .I2(q[2]),
        .I3(Q[2]),
        .O(\bus_wide_gen.data_buf[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \bus_wide_gen.data_buf[31]_i_7 
       (.I0(q[0]),
        .I1(Q[0]),
        .I2(q[3]),
        .I3(Q[3]),
        .O(\bus_wide_gen.data_buf[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \bus_wide_gen.data_buf[31]_i_8 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(\bus_wide_gen.data_buf[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \bus_wide_gen.len_cnt[7]_i_1 
       (.I0(\bus_wide_gen.WLAST_Dummy_i_2_n_0 ),
        .I1(ap_rst_n),
        .O(\bus_wide_gen.len_cnt_reg[0] ));
  LUT6 #(
    .INIT(64'h5DFFFFFF51000000)) 
    \bus_wide_gen.pad_oh_reg[1]_i_1 
       (.I0(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I1(\bus_wide_gen.WVALID_Dummy_reg ),
        .I2(m_axi_m_V_WREADY),
        .I3(data_valid),
        .I4(burst_valid),
        .I5(\bus_wide_gen.pad_oh_reg_reg[1]_2 ),
        .O(\bus_wide_gen.pad_oh_reg_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h00008A00AAAA8A00)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(ap_rst_n),
        .I1(\throttl_cnt_reg[6] ),
        .I2(m_axi_m_V_AWREADY),
        .I3(AWVALID_Dummy),
        .I4(\could_multi_bursts.next_loop ),
        .I5(invalid_len_event_reg2),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  LUT6 #(
    .INIT(64'h0080008080800080)) 
    \could_multi_bursts.awaddr_buf[31]_i_2 
       (.I0(fifo_burst_ready),
        .I1(fifo_resp_ready),
        .I2(\could_multi_bursts.sect_handling_reg_1 ),
        .I3(AWVALID_Dummy),
        .I4(m_axi_m_V_AWREADY),
        .I5(\throttl_cnt_reg[6] ),
        .O(\could_multi_bursts.next_loop ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[31]_i_5 
       (.I0(\could_multi_bursts.loop_cnt_reg[5] [2]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [3]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [0]),
        .I3(\could_multi_bursts.loop_cnt_reg[5] [1]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [5]),
        .I5(\could_multi_bursts.loop_cnt_reg[5] [4]),
        .O(\could_multi_bursts.awaddr_buf_reg[31] ));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[0]_i_1 
       (.I0(\sect_len_buf_reg[0]_0 ),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .O(in[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[1]_i_1 
       (.I0(\sect_len_buf_reg[1]_0 ),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .O(in[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[2]_i_1 
       (.I0(\sect_len_buf_reg[2]_0 ),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .O(in[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(\sect_len_buf_reg[3]_1 ),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .O(in[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \could_multi_bursts.awlen_buf[3]_i_2 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_3_n_0 ),
        .I1(\sect_len_buf_reg[4]_0 ),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [0]),
        .I3(\sect_len_buf_reg[8]_0 ),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [4]),
        .I5(\could_multi_bursts.awlen_buf[3]_i_4_n_0 ),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_3 
       (.I0(\sect_len_buf_reg[9]_0 ),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [5]),
        .I2(\sect_len_buf_reg[7]_0 ),
        .I3(\could_multi_bursts.loop_cnt_reg[5] [3]),
        .O(\could_multi_bursts.awlen_buf[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_4 
       (.I0(\sect_len_buf_reg[5]_0 ),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [1]),
        .I2(\sect_len_buf_reg[6]_0 ),
        .I3(\could_multi_bursts.loop_cnt_reg[5] [2]),
        .O(\could_multi_bursts.awlen_buf[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h00808888)) 
    \could_multi_bursts.last_sect_buf_i_1 
       (.I0(CO),
        .I1(wreq_handling_reg_0),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .I4(\could_multi_bursts.sect_handling_reg_1 ),
        .O(last_sect_buf0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h7500FFFF)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_1 ),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(wreq_handling_reg_0),
        .I4(ap_rst_n),
        .O(\could_multi_bursts.loop_cnt_reg[0] ));
  LUT4 #(
    .INIT(16'hEECE)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_1 ),
        .I1(wreq_handling_reg_0),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .O(\could_multi_bursts.sect_handling_reg_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCC4FFFFFFFF)) 
    data_vld_i_1
       (.I0(empty_n_i_1__2_n_0),
        .I1(data_vld_reg_n_0),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[2] ),
        .I5(\pout[2]_i_2_n_0 ),
        .O(data_vld_i_1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h55D5DDDDFFFFFFFF)) 
    empty_n_i_1
       (.I0(wreq_handling_reg_0),
        .I1(CO),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .I4(\could_multi_bursts.sect_handling_reg_1 ),
        .I5(fifo_wreq_valid),
        .O(pop0));
  LUT6 #(
    .INIT(64'h0020000AFFFFFFFF)) 
    empty_n_i_1__2
       (.I0(\bus_wide_gen.next_pad ),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1]_1 ),
        .I2(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I3(empty_n_i_4_n_0),
        .I4(\bus_wide_gen.burst_pack [8]),
        .I5(burst_valid),
        .O(empty_n_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFE)) 
    empty_n_i_4
       (.I0(\bus_wide_gen.data_buf[31]_i_7_n_0 ),
        .I1(Q[4]),
        .I2(Q[7]),
        .I3(q[2]),
        .I4(Q[2]),
        .I5(\bus_wide_gen.data_buf[31]_i_5_n_0 ),
        .O(empty_n_i_4_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(data_vld_reg_n_0),
        .Q(burst_valid),
        .R(SR));
  LUT4 #(
    .INIT(16'h8AFF)) 
    fifo_wreq_valid_buf_i_2
       (.I0(\could_multi_bursts.sect_handling_reg_1 ),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(wreq_handling_reg_0),
        .O(\sect_addr_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDDDD5DD)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(fifo_burst_ready),
        .I2(full_n_i_2_n_0),
        .I3(\pout_reg_n_0_[0] ),
        .I4(\pout_reg_n_0_[2] ),
        .I5(\pout[2]_i_3_n_0 ),
        .O(full_n_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    full_n_i_2
       (.I0(invalid_len_event_reg2),
        .I1(\could_multi_bursts.next_loop ),
        .I2(burst_valid),
        .I3(data_vld_reg_n_0),
        .I4(\bus_wide_gen.WLAST_Dummy_i_2_n_0 ),
        .I5(\pout_reg_n_0_[1] ),
        .O(full_n_i_2_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(fifo_burst_ready),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0F0BAB0)) 
    invalid_len_event_reg2_i_1
       (.I0(invalid_len_event_reg1),
        .I1(\start_addr_buf_reg[30] ),
        .I2(invalid_len_event_reg2),
        .I3(CO),
        .I4(\sect_addr_buf_reg[5] ),
        .O(invalid_len_event_reg2_reg));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(invalid_len_event_reg2),
        .O(push));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mem_reg[4][8]_srl5_i_1 
       (.I0(\sect_end_buf_reg[1]_0 ),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .O(\bus_wide_gen.tmp_burst_info [8]));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[4][9]_srl5_i_1 
       (.I0(O),
        .I1(\could_multi_bursts.awaddr_buf_reg[31] ),
        .O(\bus_wide_gen.tmp_burst_info [9]));
  LUT6 #(
    .INIT(64'h15151515EAEAEAAA)) 
    \pout[0]_i_1 
       (.I0(\pout[2]_i_4_n_0 ),
        .I1(\pout[2]_i_3_n_0 ),
        .I2(\pout[2]_i_2_n_0 ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[1] ),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6666666698CCCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[2] ),
        .I3(\pout[2]_i_2_n_0 ),
        .I4(\pout[2]_i_3_n_0 ),
        .I5(\pout[2]_i_4_n_0 ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h78787878E0F0F0F0)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[2] ),
        .I3(\pout[2]_i_2_n_0 ),
        .I4(\pout[2]_i_3_n_0 ),
        .I5(\pout[2]_i_4_n_0 ),
        .O(\pout[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \pout[2]_i_2 
       (.I0(invalid_len_event_reg2),
        .I1(\could_multi_bursts.next_loop ),
        .O(\pout[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pout[2]_i_3 
       (.I0(empty_n_i_1__2_n_0),
        .I1(data_vld_reg_n_0),
        .O(\pout[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \pout[2]_i_4 
       (.I0(\bus_wide_gen.WLAST_Dummy_i_2_n_0 ),
        .I1(data_vld_reg_n_0),
        .I2(burst_valid),
        .I3(\could_multi_bursts.next_loop ),
        .I4(invalid_len_event_reg2),
        .O(\pout[2]_i_4_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(q[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(q[1]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(q[2]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(q[3]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\bus_wide_gen.burst_pack [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\bus_wide_gen.burst_pack [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h7500)) 
    \sect_addr_buf[31]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_1 ),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(wreq_handling_reg_0),
        .O(p_47_in));
  LUT5 #(
    .INIT(32'hA0A0C000)) 
    \sect_addr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg[4]_0 ),
        .I1(\start_addr_buf_reg[5] [0]),
        .I2(ap_rst_n),
        .I3(\start_addr_buf_reg[30] ),
        .I4(\sect_addr_buf_reg[5] ),
        .O(\sect_addr_buf_reg[4] ));
  LUT5 #(
    .INIT(32'hA0A0C000)) 
    \sect_addr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg[5]_1 ),
        .I1(\start_addr_buf_reg[5] [1]),
        .I2(ap_rst_n),
        .I3(\start_addr_buf_reg[30] ),
        .I4(\sect_addr_buf_reg[5] ),
        .O(\sect_addr_buf_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h880888088808AAAA)) 
    \sect_cnt[10]_i_1 
       (.I0(sect_cnt0[9]),
        .I1(wreq_handling_reg_0),
        .I2(CO),
        .I3(\sect_addr_buf_reg[5] ),
        .I4(fifo_wreq_valid_buf_reg),
        .I5(fifo_wreq_valid),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h880888088808AAAA)) 
    \sect_cnt[11]_i_1 
       (.I0(sect_cnt0[10]),
        .I1(wreq_handling_reg_0),
        .I2(CO),
        .I3(\sect_addr_buf_reg[5] ),
        .I4(fifo_wreq_valid_buf_reg),
        .I5(fifo_wreq_valid),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h880888088808AAAA)) 
    \sect_cnt[12]_i_1 
       (.I0(sect_cnt0[11]),
        .I1(wreq_handling_reg_0),
        .I2(CO),
        .I3(\sect_addr_buf_reg[5] ),
        .I4(fifo_wreq_valid_buf_reg),
        .I5(fifo_wreq_valid),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h880888088808AAAA)) 
    \sect_cnt[13]_i_1 
       (.I0(sect_cnt0[12]),
        .I1(wreq_handling_reg_0),
        .I2(CO),
        .I3(\sect_addr_buf_reg[5] ),
        .I4(fifo_wreq_valid_buf_reg),
        .I5(fifo_wreq_valid),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h880888088808AAAA)) 
    \sect_cnt[14]_i_1 
       (.I0(sect_cnt0[13]),
        .I1(wreq_handling_reg_0),
        .I2(CO),
        .I3(\sect_addr_buf_reg[5] ),
        .I4(fifo_wreq_valid_buf_reg),
        .I5(fifo_wreq_valid),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h880888088808AAAA)) 
    \sect_cnt[15]_i_1 
       (.I0(sect_cnt0[14]),
        .I1(wreq_handling_reg_0),
        .I2(CO),
        .I3(\sect_addr_buf_reg[5] ),
        .I4(fifo_wreq_valid_buf_reg),
        .I5(fifo_wreq_valid),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h880888088808AAAA)) 
    \sect_cnt[16]_i_1 
       (.I0(sect_cnt0[15]),
        .I1(wreq_handling_reg_0),
        .I2(CO),
        .I3(\sect_addr_buf_reg[5] ),
        .I4(fifo_wreq_valid_buf_reg),
        .I5(fifo_wreq_valid),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h880888088808AAAA)) 
    \sect_cnt[17]_i_1 
       (.I0(sect_cnt0[16]),
        .I1(wreq_handling_reg_0),
        .I2(CO),
        .I3(\sect_addr_buf_reg[5] ),
        .I4(fifo_wreq_valid_buf_reg),
        .I5(fifo_wreq_valid),
        .O(D[16]));
  LUT6 #(
    .INIT(64'h75FF75FF75FF7500)) 
    \sect_cnt[19]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_1 ),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(wreq_handling_reg_0),
        .I4(fifo_wreq_valid_buf_reg),
        .I5(fifo_wreq_valid),
        .O(E));
  LUT6 #(
    .INIT(64'h880888088808AAAA)) 
    \sect_cnt[19]_i_2 
       (.I0(sect_cnt0[17]),
        .I1(wreq_handling_reg_0),
        .I2(CO),
        .I3(\sect_addr_buf_reg[5] ),
        .I4(fifo_wreq_valid_buf_reg),
        .I5(fifo_wreq_valid),
        .O(D[17]));
  LUT6 #(
    .INIT(64'h880888088808AAAA)) 
    \sect_cnt[1]_i_1 
       (.I0(sect_cnt0[0]),
        .I1(wreq_handling_reg_0),
        .I2(CO),
        .I3(\sect_addr_buf_reg[5] ),
        .I4(fifo_wreq_valid_buf_reg),
        .I5(fifo_wreq_valid),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h880888088808AAAA)) 
    \sect_cnt[2]_i_1 
       (.I0(sect_cnt0[1]),
        .I1(wreq_handling_reg_0),
        .I2(CO),
        .I3(\sect_addr_buf_reg[5] ),
        .I4(fifo_wreq_valid_buf_reg),
        .I5(fifo_wreq_valid),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h880888088808AAAA)) 
    \sect_cnt[3]_i_1 
       (.I0(sect_cnt0[2]),
        .I1(wreq_handling_reg_0),
        .I2(CO),
        .I3(\sect_addr_buf_reg[5] ),
        .I4(fifo_wreq_valid_buf_reg),
        .I5(fifo_wreq_valid),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h880888088808AAAA)) 
    \sect_cnt[4]_i_1 
       (.I0(sect_cnt0[3]),
        .I1(wreq_handling_reg_0),
        .I2(CO),
        .I3(\sect_addr_buf_reg[5] ),
        .I4(fifo_wreq_valid_buf_reg),
        .I5(fifo_wreq_valid),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h880888088808AAAA)) 
    \sect_cnt[5]_i_1 
       (.I0(sect_cnt0[4]),
        .I1(wreq_handling_reg_0),
        .I2(CO),
        .I3(\sect_addr_buf_reg[5] ),
        .I4(fifo_wreq_valid_buf_reg),
        .I5(fifo_wreq_valid),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h880888088808AAAA)) 
    \sect_cnt[6]_i_1 
       (.I0(sect_cnt0[5]),
        .I1(wreq_handling_reg_0),
        .I2(CO),
        .I3(\sect_addr_buf_reg[5] ),
        .I4(fifo_wreq_valid_buf_reg),
        .I5(fifo_wreq_valid),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h880888088808AAAA)) 
    \sect_cnt[7]_i_1 
       (.I0(sect_cnt0[6]),
        .I1(wreq_handling_reg_0),
        .I2(CO),
        .I3(\sect_addr_buf_reg[5] ),
        .I4(fifo_wreq_valid_buf_reg),
        .I5(fifo_wreq_valid),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h880888088808AAAA)) 
    \sect_cnt[8]_i_1 
       (.I0(sect_cnt0[7]),
        .I1(wreq_handling_reg_0),
        .I2(CO),
        .I3(\sect_addr_buf_reg[5] ),
        .I4(fifo_wreq_valid_buf_reg),
        .I5(fifo_wreq_valid),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h880888088808AAAA)) 
    \sect_cnt[9]_i_1 
       (.I0(sect_cnt0[8]),
        .I1(wreq_handling_reg_0),
        .I2(CO),
        .I3(\sect_addr_buf_reg[5] ),
        .I4(fifo_wreq_valid_buf_reg),
        .I5(fifo_wreq_valid),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hFB0B)) 
    \sect_end_buf[1]_i_1 
       (.I0(\end_addr_buf_reg[11] [0]),
        .I1(CO),
        .I2(\sect_addr_buf_reg[5] ),
        .I3(\sect_end_buf_reg[1]_0 ),
        .O(\sect_end_buf_reg[1] ));
  LUT4 #(
    .INIT(16'hFFAE)) 
    \sect_len_buf[0]_i_1 
       (.I0(\end_addr_buf_reg[2] ),
        .I1(\start_addr_buf_reg[30] ),
        .I2(CO),
        .I3(sect_len_buf),
        .O(\sect_len_buf_reg[0] ));
  LUT4 #(
    .INIT(16'hFFAE)) 
    \sect_len_buf[1]_i_1 
       (.I0(\end_addr_buf_reg[3] ),
        .I1(\start_addr_buf_reg[30] ),
        .I2(CO),
        .I3(sect_len_buf),
        .O(\sect_len_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8FDF80D0)) 
    \sect_len_buf[2]_i_1 
       (.I0(CO),
        .I1(beat_len_buf),
        .I2(\start_addr_buf_reg[30] ),
        .I3(\start_addr_buf_reg[5] [0]),
        .I4(\end_addr_buf_reg[11] [1]),
        .I5(sect_len_buf),
        .O(\sect_len_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8FDF80D0)) 
    \sect_len_buf[3]_i_1 
       (.I0(CO),
        .I1(beat_len_buf),
        .I2(\start_addr_buf_reg[30] ),
        .I3(\start_addr_buf_reg[5] [1]),
        .I4(\end_addr_buf_reg[11] [2]),
        .I5(sect_len_buf),
        .O(\sect_len_buf_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hFFFFBF8C)) 
    \sect_len_buf[4]_i_1 
       (.I0(beat_len_buf),
        .I1(\start_addr_buf_reg[30] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[11] [3]),
        .I4(sect_len_buf),
        .O(\sect_len_buf_reg[4] ));
  LUT5 #(
    .INIT(32'hFFFFBF8C)) 
    \sect_len_buf[5]_i_1 
       (.I0(beat_len_buf),
        .I1(\start_addr_buf_reg[30] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[11] [4]),
        .I4(sect_len_buf),
        .O(\sect_len_buf_reg[5] ));
  LUT5 #(
    .INIT(32'hFFFFBF8C)) 
    \sect_len_buf[6]_i_1 
       (.I0(beat_len_buf),
        .I1(\start_addr_buf_reg[30] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[11] [5]),
        .I4(sect_len_buf),
        .O(\sect_len_buf_reg[6] ));
  LUT5 #(
    .INIT(32'hFFFFBF8C)) 
    \sect_len_buf[7]_i_1 
       (.I0(beat_len_buf),
        .I1(\start_addr_buf_reg[30] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[11] [6]),
        .I4(sect_len_buf),
        .O(\sect_len_buf_reg[7] ));
  LUT5 #(
    .INIT(32'hFFFFBF8C)) 
    \sect_len_buf[8]_i_1 
       (.I0(beat_len_buf),
        .I1(\start_addr_buf_reg[30] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[11] [7]),
        .I4(sect_len_buf),
        .O(\sect_len_buf_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h7500)) 
    \sect_len_buf[9]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_1 ),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(wreq_handling_reg_0),
        .O(\sect_len_buf_reg[3] ));
  LUT5 #(
    .INIT(32'hFFFFBF8C)) 
    \sect_len_buf[9]_i_2 
       (.I0(beat_len_buf),
        .I1(\start_addr_buf_reg[30] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[11] [8]),
        .I4(sect_len_buf),
        .O(\sect_len_buf_reg[9] ));
  LUT6 #(
    .INIT(64'h0000100010101010)) 
    \sect_len_buf[9]_i_3 
       (.I0(CO),
        .I1(\start_addr_buf_reg[30] ),
        .I2(wreq_handling_reg_0),
        .I3(\could_multi_bursts.next_loop ),
        .I4(\could_multi_bursts.sect_handling_reg ),
        .I5(\could_multi_bursts.sect_handling_reg_1 ),
        .O(sect_len_buf));
  LUT4 #(
    .INIT(16'hEECE)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_0),
        .I1(fifo_wreq_valid_buf_reg),
        .I2(CO),
        .I3(\sect_addr_buf_reg[5] ),
        .O(wreq_handling_reg));
endmodule

(* ORIG_REF_NAME = "mixer_m_V_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized0
   (fifo_wreq_valid,
    rs2f_wreq_ack,
    \align_len_reg[31] ,
    Q,
    D,
    next_wreq,
    invalid_len_event_reg,
    S,
    fifo_wreq_valid_buf_reg,
    fifo_wreq_valid_buf_reg_0,
    SR,
    pop0,
    ap_clk,
    \could_multi_bursts.sect_handling_reg ,
    ap_rst_n,
    \start_addr_reg[30] ,
    fifo_wreq_valid_buf_reg_1,
    O,
    \sect_cnt_reg[19] ,
    \could_multi_bursts.sect_handling_reg_0 ,
    CO,
    wreq_handling_reg,
    \state_reg[0] ,
    \end_addr_buf_reg[31] ,
    push);
  output fifo_wreq_valid;
  output rs2f_wreq_ack;
  output [0:0]\align_len_reg[31] ;
  output [5:0]Q;
  output [1:0]D;
  output next_wreq;
  output invalid_len_event_reg;
  output [1:0]S;
  output [3:0]fifo_wreq_valid_buf_reg;
  output [2:0]fifo_wreq_valid_buf_reg_0;
  input [0:0]SR;
  input pop0;
  input ap_clk;
  input \could_multi_bursts.sect_handling_reg ;
  input ap_rst_n;
  input [1:0]\start_addr_reg[30] ;
  input fifo_wreq_valid_buf_reg_1;
  input [0:0]O;
  input [19:0]\sect_cnt_reg[19] ;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input [0:0]CO;
  input wreq_handling_reg;
  input [0:0]\state_reg[0] ;
  input [19:0]\end_addr_buf_reg[31] ;
  input push;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]O;
  wire [5:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]\align_len_reg[31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_vld_i_1__0_n_0;
  wire data_vld_reg_n_0;
  wire [19:0]\end_addr_buf_reg[31] ;
  wire fifo_wreq_valid;
  wire [3:0]fifo_wreq_valid_buf_reg;
  wire [2:0]fifo_wreq_valid_buf_reg_0;
  wire fifo_wreq_valid_buf_reg_1;
  wire full_n_i_1__2_n_0;
  wire full_n_i_2__2_n_0;
  wire invalid_len_event_reg;
  wire \mem_reg[4][11]_srl5_n_0 ;
  wire \mem_reg[4][29]_srl5_n_0 ;
  wire \mem_reg[4][33]_srl5_n_0 ;
  wire \mem_reg[4][34]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][4]_srl5_n_0 ;
  wire next_wreq;
  wire pop0;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire rs2f_wreq_ack;
  wire [19:0]\sect_cnt_reg[19] ;
  wire [1:0]\start_addr_reg[30] ;
  wire [0:0]\state_reg[0] ;
  wire wreq_handling_reg;

  LUT5 #(
    .INIT(32'h0020FFFF)) 
    \align_len[31]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(Q[5]),
        .I2(fifo_wreq_valid),
        .I3(Q[4]),
        .I4(ap_rst_n),
        .O(\align_len_reg[31] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCCCCC4)) 
    data_vld_i_1__0
       (.I0(pop0),
        .I1(data_vld_reg_n_0),
        .I2(\pout_reg_n_0_[2] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(push),
        .O(data_vld_i_1__0_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_0),
        .Q(fifo_wreq_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'h0E00EEEE)) 
    fifo_wreq_valid_buf_i_1
       (.I0(fifo_wreq_valid),
        .I1(fifo_wreq_valid_buf_reg_1),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(CO),
        .I4(wreq_handling_reg),
        .O(next_wreq));
  LUT6 #(
    .INIT(64'hFFFFF5F575F5F5F5)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(\state_reg[0] ),
        .I2(rs2f_wreq_ack),
        .I3(full_n_i_2__2_n_0),
        .I4(data_vld_reg_n_0),
        .I5(pop0),
        .O(full_n_i_1__2_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    full_n_i_2__2
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[2] ),
        .O(full_n_i_2__2_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(rs2f_wreq_ack),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(Q[5]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2
       (.I0(Q[4]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h04)) 
    invalid_len_event_i_1
       (.I0(Q[5]),
        .I1(fifo_wreq_valid),
        .I2(Q[4]),
        .O(invalid_len_event_reg));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1
       (.I0(\sect_cnt_reg[19] [19]),
        .I1(\end_addr_buf_reg[31] [19]),
        .I2(\sect_cnt_reg[19] [18]),
        .I3(\end_addr_buf_reg[31] [18]),
        .O(fifo_wreq_valid_buf_reg_0[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(\end_addr_buf_reg[31] [15]),
        .I1(\sect_cnt_reg[19] [15]),
        .I2(\end_addr_buf_reg[31] [16]),
        .I3(\sect_cnt_reg[19] [16]),
        .I4(\sect_cnt_reg[19] [17]),
        .I5(\end_addr_buf_reg[31] [17]),
        .O(fifo_wreq_valid_buf_reg_0[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(\end_addr_buf_reg[31] [13]),
        .I1(\sect_cnt_reg[19] [13]),
        .I2(\end_addr_buf_reg[31] [12]),
        .I3(\sect_cnt_reg[19] [12]),
        .I4(\sect_cnt_reg[19] [14]),
        .I5(\end_addr_buf_reg[31] [14]),
        .O(fifo_wreq_valid_buf_reg_0[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\end_addr_buf_reg[31] [9]),
        .I1(\sect_cnt_reg[19] [9]),
        .I2(\end_addr_buf_reg[31] [10]),
        .I3(\sect_cnt_reg[19] [10]),
        .I4(\sect_cnt_reg[19] [11]),
        .I5(\end_addr_buf_reg[31] [11]),
        .O(fifo_wreq_valid_buf_reg[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(\end_addr_buf_reg[31] [6]),
        .I1(\sect_cnt_reg[19] [6]),
        .I2(\end_addr_buf_reg[31] [7]),
        .I3(\sect_cnt_reg[19] [7]),
        .I4(\sect_cnt_reg[19] [8]),
        .I5(\end_addr_buf_reg[31] [8]),
        .O(fifo_wreq_valid_buf_reg[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\end_addr_buf_reg[31] [4]),
        .I1(\sect_cnt_reg[19] [4]),
        .I2(\end_addr_buf_reg[31] [3]),
        .I3(\sect_cnt_reg[19] [3]),
        .I4(\sect_cnt_reg[19] [5]),
        .I5(\end_addr_buf_reg[31] [5]),
        .O(fifo_wreq_valid_buf_reg[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\sect_cnt_reg[19] [1]),
        .I1(\end_addr_buf_reg[31] [1]),
        .I2(\sect_cnt_reg[19] [0]),
        .I3(\end_addr_buf_reg[31] [0]),
        .I4(\sect_cnt_reg[19] [2]),
        .I5(\end_addr_buf_reg[31] [2]),
        .O(fifo_wreq_valid_buf_reg[0]));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][11]_srl5_n_0 ));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][29]_srl5_n_0 ));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][33]_srl5_n_0 ));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][34]_srl5_n_0 ));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][4]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'hD7D7D7D728282808)) 
    \pout[0]_i_1 
       (.I0(data_vld_reg_n_0),
        .I1(push),
        .I2(pop0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[1] ),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCC6698CCCCCCCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[2] ),
        .I3(pop0),
        .I4(push),
        .I5(data_vld_reg_n_0),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF078E0F0F0F0F0F0)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[2] ),
        .I3(pop0),
        .I4(push),
        .I5(data_vld_reg_n_0),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][29]_srl5_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][33]_srl5_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][34]_srl5_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_0 ),
        .Q(Q[1]),
        .R(SR));
  LUT5 #(
    .INIT(32'hA800ABFF)) 
    \sect_cnt[0]_i_1 
       (.I0(\start_addr_reg[30] [0]),
        .I1(fifo_wreq_valid),
        .I2(fifo_wreq_valid_buf_reg_1),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .I4(\sect_cnt_reg[19] [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \sect_cnt[18]_i_1 
       (.I0(\start_addr_reg[30] [1]),
        .I1(fifo_wreq_valid),
        .I2(fifo_wreq_valid_buf_reg_1),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .I4(O),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "mixer_m_V_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized1
   (fifo_resp_ready,
    next_resp0,
    push,
    ap_clk,
    SR,
    \could_multi_bursts.next_loop ,
    next_resp,
    ap_rst_n,
    \could_multi_bursts.last_sect_buf_reg ,
    \sect_len_buf_reg[4] ,
    full_n_reg_0,
    m_axi_m_V_BVALID,
    in);
  output fifo_resp_ready;
  output next_resp0;
  output push;
  input ap_clk;
  input [0:0]SR;
  input \could_multi_bursts.next_loop ;
  input next_resp;
  input ap_rst_n;
  input \could_multi_bursts.last_sect_buf_reg ;
  input \sect_len_buf_reg[4] ;
  input full_n_reg_0;
  input m_axi_m_V_BVALID;
  input [0:0]in;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.next_loop ;
  wire data_vld_i_1__1_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__1_n_0;
  wire fifo_resp_ready;
  wire full_n_i_1__3_n_0;
  wire full_n_i_2__0_n_0;
  wire full_n_i_3_n_0;
  wire full_n_reg_0;
  wire [0:0]in;
  wire m_axi_m_V_BVALID;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire need_wrsp;
  wire next_resp;
  wire next_resp0;
  wire pop0;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[3]_i_1_n_0 ;
  wire \pout[3]_i_2_n_0 ;
  wire \pout[3]_i_3_n_0 ;
  wire \pout[3]_i_4_n_0 ;
  wire [3:0]pout_reg__0;
  wire push;
  wire \sect_len_buf_reg[4] ;

  LUT5 #(
    .INIT(32'hFFFF5D00)) 
    data_vld_i_1__1
       (.I0(\pout[3]_i_3_n_0 ),
        .I1(need_wrsp),
        .I2(next_resp),
        .I3(data_vld_reg_n_0),
        .I4(\could_multi_bursts.next_loop ),
        .O(data_vld_i_1__1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__1
       (.I0(data_vld_reg_n_0),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(empty_n_i_1__1_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(need_wrsp),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFD5DDD5DDD5DD)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(fifo_resp_ready),
        .I2(full_n_i_2__0_n_0),
        .I3(full_n_i_3_n_0),
        .I4(data_vld_reg_n_0),
        .I5(pop0),
        .O(full_n_i_1__3_n_0));
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    full_n_i_2__0
       (.I0(\could_multi_bursts.next_loop ),
        .I1(need_wrsp),
        .I2(next_resp),
        .I3(data_vld_reg_n_0),
        .I4(pout_reg__0[0]),
        .O(full_n_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h08)) 
    full_n_i_3
       (.I0(pout_reg__0[3]),
        .I1(pout_reg__0[2]),
        .I2(pout_reg__0[1]),
        .O(full_n_i_3_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(fifo_resp_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\could_multi_bursts.last_sect_buf_reg ),
        .I1(\sect_len_buf_reg[4] ),
        .O(aw2b_awdata));
  LUT5 #(
    .INIT(32'hFF404040)) 
    next_resp_i_1
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(aw2b_bdata[0]),
        .I3(full_n_reg_0),
        .I4(m_axi_m_V_BVALID),
        .O(next_resp0));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70808F7)) 
    \pout[1]_i_1 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(need_wrsp),
        .I2(next_resp),
        .I3(pout_reg__0[0]),
        .I4(pout_reg__0[1]),
        .O(\pout[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hDFF2200D)) 
    \pout[2]_i_1 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(pop0),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[1]),
        .I4(pout_reg__0[2]),
        .O(\pout[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80808000)) 
    \pout[2]_i_2__0 
       (.I0(full_n_reg_0),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(aw2b_bdata[1]),
        .I4(aw2b_bdata[0]),
        .O(push));
  LUT5 #(
    .INIT(32'h08004844)) 
    \pout[3]_i_1 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(data_vld_reg_n_0),
        .I2(next_resp),
        .I3(need_wrsp),
        .I4(\pout[3]_i_3_n_0 ),
        .O(\pout[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hDF20FB04)) 
    \pout[3]_i_2 
       (.I0(pout_reg__0[1]),
        .I1(\pout[3]_i_4_n_0 ),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[3]),
        .I4(pout_reg__0[2]),
        .O(\pout[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg__0[3]),
        .I1(pout_reg__0[2]),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[1]),
        .O(\pout[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \pout[3]_i_4 
       (.I0(data_vld_reg_n_0),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(\could_multi_bursts.next_loop ),
        .O(\pout[3]_i_4_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[0]_i_1_n_0 ),
        .Q(pout_reg__0[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[1]_i_1_n_0 ),
        .Q(pout_reg__0[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[2]_i_1_n_0 ),
        .Q(pout_reg__0[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[3]_i_2_n_0 ),
        .Q(pout_reg__0[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \q[1]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(pop0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(aw2b_bdata[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(aw2b_bdata[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mixer_m_V_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized2
   (m_axi_m_V_BREADY,
    m_V_BVALID,
    ap_reg_ioackin_m_V_WREADY_reg,
    ap_reg_ioackin_m_V_WREADY_reg_0,
    D,
    WEA,
    ap_clk,
    SR,
    ap_reg_ioackin_m_V_WREADY_reg_1,
    m_V_WREADY,
    ap_rst_n,
    full_n_reg_0,
    ap_enable_reg_pp0_iter5,
    \ap_CS_fsm_reg[2] ,
    \p_Val2_12_3_reg_1660_reg[15] ,
    \p_Val2_12_4_reg_1587_reg[15] ,
    ap_condition_691,
    \p_Val2_12_5_reg_1670_reg[15] ,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    \ap_CS_fsm_reg[2]_2 ,
    \ap_CS_fsm_reg[2]_3 ,
    \ap_CS_fsm_reg[2]_4 ,
    \ap_CS_fsm_reg[2]_5 ,
    \ap_CS_fsm_reg[2]_6 ,
    \ap_CS_fsm_reg[2]_7 ,
    \ap_CS_fsm_reg[2]_8 ,
    \ap_CS_fsm_reg[2]_9 ,
    \ap_CS_fsm_reg[2]_10 ,
    \ap_CS_fsm_reg[2]_11 ,
    \ap_CS_fsm_reg[2]_12 ,
    Q,
    ap_enable_reg_pp0_iter4,
    \ap_CS_fsm_reg[4] ,
    ap_block_pp0_stage1_11001,
    push,
    pop0,
    \ap_CS_fsm_reg[5] );
  output m_axi_m_V_BREADY;
  output m_V_BVALID;
  output ap_reg_ioackin_m_V_WREADY_reg;
  output ap_reg_ioackin_m_V_WREADY_reg_0;
  output [13:0]D;
  output [0:0]WEA;
  input ap_clk;
  input [0:0]SR;
  input ap_reg_ioackin_m_V_WREADY_reg_1;
  input m_V_WREADY;
  input ap_rst_n;
  input full_n_reg_0;
  input ap_enable_reg_pp0_iter5;
  input \ap_CS_fsm_reg[2] ;
  input [13:0]\p_Val2_12_3_reg_1660_reg[15] ;
  input [13:0]\p_Val2_12_4_reg_1587_reg[15] ;
  input ap_condition_691;
  input [13:0]\p_Val2_12_5_reg_1670_reg[15] ;
  input \ap_CS_fsm_reg[2]_0 ;
  input \ap_CS_fsm_reg[2]_1 ;
  input \ap_CS_fsm_reg[2]_2 ;
  input \ap_CS_fsm_reg[2]_3 ;
  input \ap_CS_fsm_reg[2]_4 ;
  input \ap_CS_fsm_reg[2]_5 ;
  input \ap_CS_fsm_reg[2]_6 ;
  input \ap_CS_fsm_reg[2]_7 ;
  input \ap_CS_fsm_reg[2]_8 ;
  input \ap_CS_fsm_reg[2]_9 ;
  input \ap_CS_fsm_reg[2]_10 ;
  input \ap_CS_fsm_reg[2]_11 ;
  input \ap_CS_fsm_reg[2]_12 ;
  input [5:0]Q;
  input ap_enable_reg_pp0_iter4;
  input \ap_CS_fsm_reg[4] ;
  input ap_block_pp0_stage1_11001;
  input push;
  input pop0;
  input \ap_CS_fsm_reg[5] ;

  wire [13:0]D;
  wire [5:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg[2]_10 ;
  wire \ap_CS_fsm_reg[2]_11 ;
  wire \ap_CS_fsm_reg[2]_12 ;
  wire \ap_CS_fsm_reg[2]_2 ;
  wire \ap_CS_fsm_reg[2]_3 ;
  wire \ap_CS_fsm_reg[2]_4 ;
  wire \ap_CS_fsm_reg[2]_5 ;
  wire \ap_CS_fsm_reg[2]_6 ;
  wire \ap_CS_fsm_reg[2]_7 ;
  wire \ap_CS_fsm_reg[2]_8 ;
  wire \ap_CS_fsm_reg[2]_9 ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_block_pp0_stage1_11001;
  wire ap_clk;
  wire ap_condition_691;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_reg_ioackin_m_V_WREADY_i_2_n_0;
  wire ap_reg_ioackin_m_V_WREADY_i_3_n_0;
  wire ap_reg_ioackin_m_V_WREADY_reg;
  wire ap_reg_ioackin_m_V_WREADY_reg_0;
  wire ap_reg_ioackin_m_V_WREADY_reg_1;
  wire ap_rst_n;
  wire data_vld_i_1__2_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__0_n_0;
  wire full_n_i_1__4_n_0;
  wire full_n_i_2__1_n_0;
  wire full_n_i_3__0_n_0;
  wire full_n_i_4_n_0;
  wire full_n_reg_0;
  wire m_V_BVALID;
  wire m_V_WREADY;
  wire m_axi_m_V_BREADY;
  wire mem_reg_i_25_n_0;
  wire mem_reg_i_27_n_0;
  wire mem_reg_i_29_n_0;
  wire mem_reg_i_31_n_0;
  wire mem_reg_i_33_n_0;
  wire mem_reg_i_35_n_0;
  wire mem_reg_i_37_n_0;
  wire mem_reg_i_39_n_0;
  wire mem_reg_i_41_n_0;
  wire mem_reg_i_43_n_0;
  wire mem_reg_i_45_n_0;
  wire mem_reg_i_47_n_0;
  wire mem_reg_i_49_n_0;
  wire mem_reg_i_51_n_0;
  wire mem_reg_i_53_n_0;
  wire mem_reg_i_56_n_0;
  wire mem_reg_i_57_n_0;
  wire mem_reg_i_58_n_0;
  wire [13:0]\p_Val2_12_3_reg_1660_reg[15] ;
  wire [13:0]\p_Val2_12_4_reg_1587_reg[15] ;
  wire [13:0]\p_Val2_12_5_reg_1670_reg[15] ;
  wire pop0;
  wire \pout[0]_i_1__0_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;

  LUT4 #(
    .INIT(16'h00EA)) 
    ap_reg_ioackin_m_V_WREADY_i_1
       (.I0(ap_reg_ioackin_m_V_WREADY_reg_1),
        .I1(m_V_WREADY),
        .I2(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I3(ap_reg_ioackin_m_V_WREADY_i_2_n_0),
        .O(ap_reg_ioackin_m_V_WREADY_reg));
  LUT4 #(
    .INIT(16'hFBBB)) 
    ap_reg_ioackin_m_V_WREADY_i_2
       (.I0(ap_reg_ioackin_m_V_WREADY_i_3_n_0),
        .I1(ap_rst_n),
        .I2(full_n_reg_0),
        .I3(ap_enable_reg_pp0_iter5),
        .O(ap_reg_ioackin_m_V_WREADY_i_2_n_0));
  LUT6 #(
    .INIT(64'h00EF000000AA0000)) 
    ap_reg_ioackin_m_V_WREADY_i_3
       (.I0(\ap_CS_fsm_reg[4] ),
        .I1(m_V_BVALID),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(ap_block_pp0_stage1_11001),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(Q[5]),
        .O(ap_reg_ioackin_m_V_WREADY_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFF0000)) 
    data_vld_i_1__2
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[2] ),
        .I3(full_n_i_4_n_0),
        .I4(push),
        .I5(data_vld_reg_n_0),
        .O(data_vld_i_1__2_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT4 #(
    .INIT(16'hBFAA)) 
    empty_n_i_1__0
       (.I0(data_vld_reg_n_0),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(m_V_BVALID),
        .O(empty_n_i_1__0_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(m_V_BVALID),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDDDDDD5)) 
    full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(m_axi_m_V_BREADY),
        .I2(full_n_i_2__1_n_0),
        .I3(full_n_i_3__0_n_0),
        .I4(\pout_reg_n_0_[2] ),
        .I5(full_n_i_4_n_0),
        .O(full_n_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hD5FFFFFF)) 
    full_n_i_2__1
       (.I0(data_vld_reg_n_0),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(m_V_BVALID),
        .I4(push),
        .O(full_n_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_3__0
       (.I0(\pout_reg_n_0_[1] ),
        .I1(\pout_reg_n_0_[0] ),
        .O(full_n_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    full_n_i_4
       (.I0(m_V_BVALID),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(data_vld_reg_n_0),
        .O(full_n_i_4_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_0),
        .Q(m_axi_m_V_BREADY),
        .R(1'b0));
  MUXF7 mem_reg_i_10
       (.I0(\ap_CS_fsm_reg[2]_11 ),
        .I1(mem_reg_i_29_n_0),
        .O(D[12]),
        .S(mem_reg_i_25_n_0));
  MUXF7 mem_reg_i_11
       (.I0(\ap_CS_fsm_reg[2]_10 ),
        .I1(mem_reg_i_31_n_0),
        .O(D[11]),
        .S(mem_reg_i_25_n_0));
  MUXF7 mem_reg_i_12
       (.I0(\ap_CS_fsm_reg[2]_9 ),
        .I1(mem_reg_i_33_n_0),
        .O(D[10]),
        .S(mem_reg_i_25_n_0));
  MUXF7 mem_reg_i_13
       (.I0(\ap_CS_fsm_reg[2]_8 ),
        .I1(mem_reg_i_35_n_0),
        .O(D[9]),
        .S(mem_reg_i_25_n_0));
  MUXF7 mem_reg_i_14
       (.I0(\ap_CS_fsm_reg[2]_7 ),
        .I1(mem_reg_i_37_n_0),
        .O(D[8]),
        .S(mem_reg_i_25_n_0));
  MUXF7 mem_reg_i_15
       (.I0(\ap_CS_fsm_reg[2]_6 ),
        .I1(mem_reg_i_39_n_0),
        .O(D[7]),
        .S(mem_reg_i_25_n_0));
  MUXF7 mem_reg_i_16
       (.I0(\ap_CS_fsm_reg[2]_5 ),
        .I1(mem_reg_i_41_n_0),
        .O(D[6]),
        .S(mem_reg_i_25_n_0));
  MUXF7 mem_reg_i_17
       (.I0(\ap_CS_fsm_reg[2]_4 ),
        .I1(mem_reg_i_43_n_0),
        .O(D[5]),
        .S(mem_reg_i_25_n_0));
  MUXF7 mem_reg_i_18
       (.I0(\ap_CS_fsm_reg[2]_3 ),
        .I1(mem_reg_i_45_n_0),
        .O(D[4]),
        .S(mem_reg_i_25_n_0));
  MUXF7 mem_reg_i_19
       (.I0(\ap_CS_fsm_reg[2]_2 ),
        .I1(mem_reg_i_47_n_0),
        .O(D[3]),
        .S(mem_reg_i_25_n_0));
  MUXF7 mem_reg_i_20
       (.I0(\ap_CS_fsm_reg[2]_1 ),
        .I1(mem_reg_i_49_n_0),
        .O(D[2]),
        .S(mem_reg_i_25_n_0));
  MUXF7 mem_reg_i_21
       (.I0(\ap_CS_fsm_reg[2]_0 ),
        .I1(mem_reg_i_51_n_0),
        .O(D[1]),
        .S(mem_reg_i_25_n_0));
  MUXF7 mem_reg_i_22
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(mem_reg_i_53_n_0),
        .O(D[0]),
        .S(mem_reg_i_25_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_23
       (.I0(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I1(ap_reg_ioackin_m_V_WREADY_reg_1),
        .O(WEA));
  LUT6 #(
    .INIT(64'hFFFFFF00FF8AFF00)) 
    mem_reg_i_25
       (.I0(Q[5]),
        .I1(m_V_BVALID),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(ap_condition_691),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(Q[4]),
        .O(mem_reg_i_25_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_27
       (.I0(mem_reg_i_56_n_0),
        .I1(\p_Val2_12_3_reg_1660_reg[15] [13]),
        .I2(mem_reg_i_57_n_0),
        .I3(\p_Val2_12_4_reg_1587_reg[15] [13]),
        .I4(ap_condition_691),
        .I5(\p_Val2_12_5_reg_1670_reg[15] [13]),
        .O(mem_reg_i_27_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_29
       (.I0(mem_reg_i_56_n_0),
        .I1(\p_Val2_12_3_reg_1660_reg[15] [12]),
        .I2(mem_reg_i_57_n_0),
        .I3(\p_Val2_12_4_reg_1587_reg[15] [12]),
        .I4(ap_condition_691),
        .I5(\p_Val2_12_5_reg_1670_reg[15] [12]),
        .O(mem_reg_i_29_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_31
       (.I0(mem_reg_i_56_n_0),
        .I1(\p_Val2_12_3_reg_1660_reg[15] [11]),
        .I2(mem_reg_i_57_n_0),
        .I3(\p_Val2_12_4_reg_1587_reg[15] [11]),
        .I4(ap_condition_691),
        .I5(\p_Val2_12_5_reg_1670_reg[15] [11]),
        .O(mem_reg_i_31_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_33
       (.I0(mem_reg_i_56_n_0),
        .I1(\p_Val2_12_3_reg_1660_reg[15] [10]),
        .I2(mem_reg_i_57_n_0),
        .I3(\p_Val2_12_4_reg_1587_reg[15] [10]),
        .I4(ap_condition_691),
        .I5(\p_Val2_12_5_reg_1670_reg[15] [10]),
        .O(mem_reg_i_33_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_35
       (.I0(mem_reg_i_56_n_0),
        .I1(\p_Val2_12_3_reg_1660_reg[15] [9]),
        .I2(mem_reg_i_57_n_0),
        .I3(\p_Val2_12_4_reg_1587_reg[15] [9]),
        .I4(ap_condition_691),
        .I5(\p_Val2_12_5_reg_1670_reg[15] [9]),
        .O(mem_reg_i_35_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_37
       (.I0(mem_reg_i_56_n_0),
        .I1(\p_Val2_12_3_reg_1660_reg[15] [8]),
        .I2(mem_reg_i_57_n_0),
        .I3(\p_Val2_12_4_reg_1587_reg[15] [8]),
        .I4(ap_condition_691),
        .I5(\p_Val2_12_5_reg_1670_reg[15] [8]),
        .O(mem_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_39
       (.I0(mem_reg_i_56_n_0),
        .I1(\p_Val2_12_3_reg_1660_reg[15] [7]),
        .I2(mem_reg_i_57_n_0),
        .I3(\p_Val2_12_4_reg_1587_reg[15] [7]),
        .I4(ap_condition_691),
        .I5(\p_Val2_12_5_reg_1670_reg[15] [7]),
        .O(mem_reg_i_39_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_41
       (.I0(mem_reg_i_56_n_0),
        .I1(\p_Val2_12_3_reg_1660_reg[15] [6]),
        .I2(mem_reg_i_57_n_0),
        .I3(\p_Val2_12_4_reg_1587_reg[15] [6]),
        .I4(ap_condition_691),
        .I5(\p_Val2_12_5_reg_1670_reg[15] [6]),
        .O(mem_reg_i_41_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_43
       (.I0(mem_reg_i_56_n_0),
        .I1(\p_Val2_12_3_reg_1660_reg[15] [5]),
        .I2(mem_reg_i_57_n_0),
        .I3(\p_Val2_12_4_reg_1587_reg[15] [5]),
        .I4(ap_condition_691),
        .I5(\p_Val2_12_5_reg_1670_reg[15] [5]),
        .O(mem_reg_i_43_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_45
       (.I0(mem_reg_i_56_n_0),
        .I1(\p_Val2_12_3_reg_1660_reg[15] [4]),
        .I2(mem_reg_i_57_n_0),
        .I3(\p_Val2_12_4_reg_1587_reg[15] [4]),
        .I4(ap_condition_691),
        .I5(\p_Val2_12_5_reg_1670_reg[15] [4]),
        .O(mem_reg_i_45_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_47
       (.I0(mem_reg_i_56_n_0),
        .I1(\p_Val2_12_3_reg_1660_reg[15] [3]),
        .I2(mem_reg_i_57_n_0),
        .I3(\p_Val2_12_4_reg_1587_reg[15] [3]),
        .I4(ap_condition_691),
        .I5(\p_Val2_12_5_reg_1670_reg[15] [3]),
        .O(mem_reg_i_47_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_49
       (.I0(mem_reg_i_56_n_0),
        .I1(\p_Val2_12_3_reg_1660_reg[15] [2]),
        .I2(mem_reg_i_57_n_0),
        .I3(\p_Val2_12_4_reg_1587_reg[15] [2]),
        .I4(ap_condition_691),
        .I5(\p_Val2_12_5_reg_1670_reg[15] [2]),
        .O(mem_reg_i_49_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_51
       (.I0(mem_reg_i_56_n_0),
        .I1(\p_Val2_12_3_reg_1660_reg[15] [1]),
        .I2(mem_reg_i_57_n_0),
        .I3(\p_Val2_12_4_reg_1587_reg[15] [1]),
        .I4(ap_condition_691),
        .I5(\p_Val2_12_5_reg_1670_reg[15] [1]),
        .O(mem_reg_i_51_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_53
       (.I0(mem_reg_i_56_n_0),
        .I1(\p_Val2_12_3_reg_1660_reg[15] [0]),
        .I2(mem_reg_i_57_n_0),
        .I3(\p_Val2_12_4_reg_1587_reg[15] [0]),
        .I4(ap_condition_691),
        .I5(\p_Val2_12_5_reg_1670_reg[15] [0]),
        .O(mem_reg_i_53_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAA8)) 
    mem_reg_i_54
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(mem_reg_i_58_n_0),
        .O(ap_reg_ioackin_m_V_WREADY_reg_0));
  LUT6 #(
    .INIT(64'h0070000020700000)) 
    mem_reg_i_56
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(m_V_BVALID),
        .O(mem_reg_i_56_n_0));
  LUT5 #(
    .INIT(32'h75000000)) 
    mem_reg_i_57
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(Q[0]),
        .I2(m_V_BVALID),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(Q[5]),
        .O(mem_reg_i_57_n_0));
  LUT5 #(
    .INIT(32'hFD888888)) 
    mem_reg_i_58
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(Q[0]),
        .I2(m_V_BVALID),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(Q[5]),
        .O(mem_reg_i_58_n_0));
  MUXF7 mem_reg_i_9
       (.I0(\ap_CS_fsm_reg[2]_12 ),
        .I1(mem_reg_i_27_n_0),
        .O(D[13]),
        .S(mem_reg_i_25_n_0));
  LUT6 #(
    .INIT(64'hB7B7B7B748484808)) 
    \pout[0]_i_1__0 
       (.I0(push),
        .I1(data_vld_reg_n_0),
        .I2(pop0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[1] ),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF7F70808BFBF4000)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(data_vld_reg_n_0),
        .I2(pop0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[1] ),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF708FF00FF00BF00)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(data_vld_reg_n_0),
        .I2(pop0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[1] ),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__0_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_read
   (m_axi_m_V_RREADY,
    SR,
    ap_clk,
    m_axi_m_V_RVALID,
    ap_rst_n);
  output m_axi_m_V_RREADY;
  input [0:0]SR;
  input ap_clk;
  input m_axi_m_V_RVALID;
  input ap_rst_n;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire buff_rdata_n_1;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_2;
  wire buff_rdata_n_3;
  wire buff_rdata_n_4;
  wire \bus_wide_gen.rdata_valid_t_reg_n_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[0] ;
  wire m_axi_m_V_RREADY;
  wire m_axi_m_V_RVALID;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire rdata_ack_t;
  wire [5:0]usedw_reg;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_buffer__parameterized0 buff_rdata
       (.D({p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .DI(buff_rdata_n_15),
        .Q(usedw_reg),
        .S({buff_rdata_n_1,buff_rdata_n_2,buff_rdata_n_3,buff_rdata_n_4}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.rdata_valid_t_reg (buff_rdata_n_16),
        .\bus_wide_gen.rdata_valid_t_reg_0 (\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (buff_rdata_n_14),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .m_axi_m_V_RREADY(m_axi_m_V_RREADY),
        .m_axi_m_V_RVALID(m_axi_m_V_RVALID),
        .rdata_ack_t(rdata_ack_t),
        .\usedw_reg[7]_0 ({buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13}));
  FDRE \bus_wide_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_16),
        .Q(\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .R(SR));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_14),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],buff_rdata_n_15}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({buff_rdata_n_1,buff_rdata_n_2,buff_rdata_n_3,buff_rdata_n_4}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({1'b0,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_reg_slice__parameterized0 rs_rdata
       (.SR(SR),
        .ap_clk(ap_clk),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .rdata_ack_t(rdata_ack_t));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_reg_slice
   (ap_reg_ioackin_m_V_AWREADY_reg,
    ap_reg_ioackin_m_V_AWREADY_reg_0,
    \p_Val2_7_reg_1597_reg[15] ,
    \mul1_reg_1399_reg[0] ,
    \neg_ti_reg_1634_reg[13] ,
    s_ready_t_reg_0,
    \neg_ti_reg_1634_reg[13]_0 ,
    \neg_mul2_reg_1409_reg[60] ,
    \p_Val2_7_reg_1597_reg[3] ,
    push,
    SR,
    ap_clk,
    ap_reg_ioackin_m_V_AWREADY_reg_1,
    ap_block_pp0_stage0_01001,
    ap_rst_n,
    ap_reg_ioackin_m_V_AWREADY1,
    p_Val2_s_10_reg_1525,
    tmp_15_reg_1561,
    m_V_WREADY,
    ap_enable_reg_pp0_iter5,
    ap_reg_ioackin_m_V_WREADY_reg,
    ap_enable_reg_pp0_iter4,
    Q,
    rs2f_wreq_ack,
    ap_start,
    ap_enable_reg_pp0_iter0_reg,
    ap_reg_pp0_iter3_tmp_67_reg_1358,
    ap_reg_pp0_iter2_tmp_51_reg_1248);
  output ap_reg_ioackin_m_V_AWREADY_reg;
  output ap_reg_ioackin_m_V_AWREADY_reg_0;
  output [1:0]\p_Val2_7_reg_1597_reg[15] ;
  output \mul1_reg_1399_reg[0] ;
  output \neg_ti_reg_1634_reg[13] ;
  output [0:0]s_ready_t_reg_0;
  output [0:0]\neg_ti_reg_1634_reg[13]_0 ;
  output [0:0]\neg_mul2_reg_1409_reg[60] ;
  output \p_Val2_7_reg_1597_reg[3] ;
  output push;
  input [0:0]SR;
  input ap_clk;
  input ap_reg_ioackin_m_V_AWREADY_reg_1;
  input ap_block_pp0_stage0_01001;
  input ap_rst_n;
  input ap_reg_ioackin_m_V_AWREADY1;
  input [0:0]p_Val2_s_10_reg_1525;
  input tmp_15_reg_1561;
  input m_V_WREADY;
  input ap_enable_reg_pp0_iter5;
  input ap_reg_ioackin_m_V_WREADY_reg;
  input ap_enable_reg_pp0_iter4;
  input [0:0]Q;
  input rs2f_wreq_ack;
  input ap_start;
  input ap_enable_reg_pp0_iter0_reg;
  input ap_reg_pp0_iter3_tmp_67_reg_1358;
  input ap_reg_pp0_iter2_tmp_51_reg_1248;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_block_pp0_stage0_01001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_reg_ioackin_m_V_AWREADY1;
  wire ap_reg_ioackin_m_V_AWREADY_reg;
  wire ap_reg_ioackin_m_V_AWREADY_reg_0;
  wire ap_reg_ioackin_m_V_AWREADY_reg_1;
  wire ap_reg_ioackin_m_V_WREADY_reg;
  wire ap_reg_pp0_iter2_tmp_51_reg_1248;
  wire ap_reg_pp0_iter3_tmp_67_reg_1358;
  wire ap_rst_n;
  wire ap_start;
  wire m_V_AWREADY;
  wire m_V_AWVALID;
  wire m_V_WREADY;
  wire \mul1_reg_1399_reg[0] ;
  wire [0:0]\neg_mul2_reg_1409_reg[60] ;
  wire \neg_ti_reg_1634_reg[13] ;
  wire [0:0]\neg_ti_reg_1634_reg[13]_0 ;
  wire [1:0]\p_Val2_7_reg_1597_reg[15] ;
  wire \p_Val2_7_reg_1597_reg[3] ;
  wire [0:0]p_Val2_s_10_reg_1525;
  wire push;
  wire rs2f_wreq_ack;
  wire s_ready_t_i_1_n_0;
  wire [0:0]s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire tmp_15_reg_1561;

  LUT6 #(
    .INIT(64'hEA00AA000000AA00)) 
    ap_reg_ioackin_m_V_AWREADY_i_1
       (.I0(ap_reg_ioackin_m_V_AWREADY_reg_1),
        .I1(m_V_AWREADY),
        .I2(ap_block_pp0_stage0_01001),
        .I3(ap_rst_n),
        .I4(ap_reg_ioackin_m_V_AWREADY1),
        .I5(ap_reg_ioackin_m_V_AWREADY_reg_0),
        .O(ap_reg_ioackin_m_V_AWREADY_reg));
  LUT4 #(
    .INIT(16'hAABA)) 
    ap_reg_ioackin_m_V_AWREADY_i_4
       (.I0(\neg_ti_reg_1634_reg[13] ),
        .I1(m_V_WREADY),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(ap_reg_ioackin_m_V_WREADY_reg),
        .O(ap_reg_ioackin_m_V_AWREADY_reg_0));
  LUT6 #(
    .INIT(64'h020202FF02020202)) 
    \bin_s1[43]_i_3 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(ap_reg_ioackin_m_V_AWREADY_reg_1),
        .I2(m_V_AWREADY),
        .I3(ap_start),
        .I4(Q),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(\neg_ti_reg_1634_reg[13] ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][3]_srl5_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(rs2f_wreq_ack),
        .O(push));
  LUT6 #(
    .INIT(64'h5545000000000000)) 
    \neg_mul2_reg_1409[86]_i_1 
       (.I0(\neg_ti_reg_1634_reg[13] ),
        .I1(m_V_WREADY),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(ap_reg_ioackin_m_V_WREADY_reg),
        .I4(Q),
        .I5(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .O(\neg_mul2_reg_1409_reg[60] ));
  LUT6 #(
    .INIT(64'h5545000000000000)) 
    \neg_ti_reg_1634[28]_i_1 
       (.I0(\neg_ti_reg_1634_reg[13] ),
        .I1(m_V_WREADY),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(ap_reg_ioackin_m_V_WREADY_reg),
        .I4(Q),
        .I5(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .O(\neg_ti_reg_1634_reg[13]_0 ));
  LUT5 #(
    .INIT(32'h55450000)) 
    \p_Val2_6_5_reg_1321[27]_i_1 
       (.I0(\neg_ti_reg_1634_reg[13] ),
        .I1(m_V_WREADY),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(ap_reg_ioackin_m_V_WREADY_reg),
        .I4(Q),
        .O(\mul1_reg_1399_reg[0] ));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_7_reg_1597[14]_i_1 
       (.I0(\mul1_reg_1399_reg[0] ),
        .I1(p_Val2_s_10_reg_1525),
        .O(\p_Val2_7_reg_1597_reg[15] [0]));
  LUT5 #(
    .INIT(32'h55450000)) 
    \p_Val2_7_reg_1597[14]_i_2 
       (.I0(\neg_ti_reg_1634_reg[13] ),
        .I1(m_V_WREADY),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(ap_reg_ioackin_m_V_WREADY_reg),
        .I4(Q),
        .O(\p_Val2_7_reg_1597_reg[3] ));
  LUT3 #(
    .INIT(8'hE0)) 
    \p_Val2_7_reg_1597[15]_i_1 
       (.I0(p_Val2_s_10_reg_1525),
        .I1(tmp_15_reg_1561),
        .I2(\mul1_reg_1399_reg[0] ),
        .O(\p_Val2_7_reg_1597_reg[15] [1]));
  LUT5 #(
    .INIT(32'hDFFF0FC0)) 
    s_ready_t_i_1
       (.I0(m_V_AWVALID),
        .I1(rs2f_wreq_ack),
        .I2(s_ready_t_reg_0),
        .I3(state),
        .I4(m_V_AWREADY),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(m_V_AWREADY),
        .R(SR));
  LUT5 #(
    .INIT(32'hDD80FF80)) 
    \state[0]_i_1__0 
       (.I0(state),
        .I1(m_V_AWVALID),
        .I2(m_V_AWREADY),
        .I3(s_ready_t_reg_0),
        .I4(rs2f_wreq_ack),
        .O(\state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hDDFD)) 
    \state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(rs2f_wreq_ack),
        .I2(state),
        .I3(m_V_AWVALID),
        .O(\state[1]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \state[1]_i_2 
       (.I0(ap_reg_ioackin_m_V_AWREADY_reg_1),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(Q),
        .O(m_V_AWVALID));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(s_ready_t_reg_0),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "mixer_m_V_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    SR,
    ap_clk,
    \bus_wide_gen.rdata_valid_t_reg );
  output rdata_ack_t;
  input [0:0]SR;
  input ap_clk;
  input \bus_wide_gen.rdata_valid_t_reg ;

  wire [0:0]SR;
  wire ap_clk;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire rdata_ack_t;
  wire s_ready_t_i_1__0_n_0;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state_reg_n_0_[0] ;

  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h7F30)) 
    s_ready_t_i_1__0
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(\state_reg_n_0_[0] ),
        .I2(state),
        .I3(rdata_ack_t),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(rdata_ack_t),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \state[0]_i_1 
       (.I0(state),
        .I1(\bus_wide_gen.rdata_valid_t_reg ),
        .I2(rdata_ack_t),
        .I3(\state_reg_n_0_[0] ),
        .O(\state[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \state[1]_i_1 
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(state),
        .I2(\state_reg_n_0_[0] ),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg_n_0_[0] ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_throttl
   (Q,
    m_axi_m_V_AWVALID,
    \throttl_cnt_reg[0]_0 ,
    \could_multi_bursts.loop_cnt_reg[0] ,
    \bus_wide_gen.WVALID_Dummy_reg ,
    m_axi_m_V_WREADY,
    \could_multi_bursts.awlen_buf_reg[1] ,
    D,
    AWLEN,
    AWVALID_Dummy,
    m_axi_m_V_AWREADY,
    SR,
    ap_clk);
  output [0:0]Q;
  output m_axi_m_V_AWVALID;
  output \throttl_cnt_reg[0]_0 ;
  output \could_multi_bursts.loop_cnt_reg[0] ;
  input \bus_wide_gen.WVALID_Dummy_reg ;
  input m_axi_m_V_WREADY;
  input \could_multi_bursts.awlen_buf_reg[1] ;
  input [0:0]D;
  input [2:0]AWLEN;
  input AWVALID_Dummy;
  input m_axi_m_V_AWREADY;
  input [0:0]SR;
  input ap_clk;

  wire [2:0]AWLEN;
  wire AWVALID_Dummy;
  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \bus_wide_gen.WVALID_Dummy_reg ;
  wire \could_multi_bursts.awlen_buf_reg[1] ;
  wire \could_multi_bursts.loop_cnt_reg[0] ;
  wire m_axi_m_V_AWREADY;
  wire m_axi_m_V_AWVALID;
  wire m_axi_m_V_AWVALID_INST_0_i_1_n_0;
  wire m_axi_m_V_WREADY;
  wire [7:1]p_0_in__1;
  wire \throttl_cnt[5]_i_2_n_0 ;
  wire \throttl_cnt[7]_i_1_n_0 ;
  wire [7:1]throttl_cnt_reg;
  wire \throttl_cnt_reg[0]_0 ;

  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.awaddr_buf[31]_i_4 
       (.I0(throttl_cnt_reg[6]),
        .I1(m_axi_m_V_AWVALID_INST_0_i_1_n_0),
        .I2(throttl_cnt_reg[7]),
        .O(\could_multi_bursts.loop_cnt_reg[0] ));
  LUT4 #(
    .INIT(16'h0002)) 
    m_axi_m_V_AWVALID_INST_0
       (.I0(AWVALID_Dummy),
        .I1(throttl_cnt_reg[7]),
        .I2(m_axi_m_V_AWVALID_INST_0_i_1_n_0),
        .I3(throttl_cnt_reg[6]),
        .O(m_axi_m_V_AWVALID));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    m_axi_m_V_AWVALID_INST_0_i_1
       (.I0(throttl_cnt_reg[4]),
        .I1(throttl_cnt_reg[2]),
        .I2(Q),
        .I3(throttl_cnt_reg[1]),
        .I4(throttl_cnt_reg[3]),
        .I5(throttl_cnt_reg[5]),
        .O(m_axi_m_V_AWVALID_INST_0_i_1_n_0));
  LUT4 #(
    .INIT(16'h9099)) 
    \throttl_cnt[1]_i_1 
       (.I0(Q),
        .I1(throttl_cnt_reg[1]),
        .I2(AWLEN[0]),
        .I3(\could_multi_bursts.awlen_buf_reg[1] ),
        .O(p_0_in__1[1]));
  LUT5 #(
    .INIT(32'hE100E1E1)) 
    \throttl_cnt[2]_i_1 
       (.I0(throttl_cnt_reg[1]),
        .I1(Q),
        .I2(throttl_cnt_reg[2]),
        .I3(AWLEN[1]),
        .I4(\could_multi_bursts.awlen_buf_reg[1] ),
        .O(p_0_in__1[2]));
  LUT6 #(
    .INIT(64'hFE010000FE01FE01)) 
    \throttl_cnt[3]_i_1 
       (.I0(throttl_cnt_reg[2]),
        .I1(Q),
        .I2(throttl_cnt_reg[1]),
        .I3(throttl_cnt_reg[3]),
        .I4(AWLEN[2]),
        .I5(\could_multi_bursts.awlen_buf_reg[1] ),
        .O(p_0_in__1[3]));
  LUT6 #(
    .INIT(64'h5555555400000001)) 
    \throttl_cnt[4]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[1] ),
        .I1(throttl_cnt_reg[3]),
        .I2(throttl_cnt_reg[1]),
        .I3(Q),
        .I4(throttl_cnt_reg[2]),
        .I5(throttl_cnt_reg[4]),
        .O(p_0_in__1[4]));
  LUT3 #(
    .INIT(8'h41)) 
    \throttl_cnt[5]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[1] ),
        .I1(\throttl_cnt[5]_i_2_n_0 ),
        .I2(throttl_cnt_reg[5]),
        .O(p_0_in__1[5]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \throttl_cnt[5]_i_2 
       (.I0(throttl_cnt_reg[3]),
        .I1(throttl_cnt_reg[1]),
        .I2(Q),
        .I3(throttl_cnt_reg[2]),
        .I4(throttl_cnt_reg[4]),
        .O(\throttl_cnt[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \throttl_cnt[6]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[1] ),
        .I1(m_axi_m_V_AWVALID_INST_0_i_1_n_0),
        .I2(throttl_cnt_reg[6]),
        .O(p_0_in__1[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE000000)) 
    \throttl_cnt[7]_i_1 
       (.I0(throttl_cnt_reg[6]),
        .I1(m_axi_m_V_AWVALID_INST_0_i_1_n_0),
        .I2(throttl_cnt_reg[7]),
        .I3(\bus_wide_gen.WVALID_Dummy_reg ),
        .I4(m_axi_m_V_WREADY),
        .I5(\could_multi_bursts.awlen_buf_reg[1] ),
        .O(\throttl_cnt[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h5401)) 
    \throttl_cnt[7]_i_2 
       (.I0(\could_multi_bursts.awlen_buf_reg[1] ),
        .I1(throttl_cnt_reg[6]),
        .I2(m_axi_m_V_AWVALID_INST_0_i_1_n_0),
        .I3(throttl_cnt_reg[7]),
        .O(p_0_in__1[7]));
  LUT5 #(
    .INIT(32'h01000000)) 
    \throttl_cnt[7]_i_4 
       (.I0(throttl_cnt_reg[6]),
        .I1(m_axi_m_V_AWVALID_INST_0_i_1_n_0),
        .I2(throttl_cnt_reg[7]),
        .I3(m_axi_m_V_AWREADY),
        .I4(AWVALID_Dummy),
        .O(\throttl_cnt_reg[0]_0 ));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\throttl_cnt[7]_i_1_n_0 ),
        .D(D),
        .Q(Q),
        .R(SR));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\throttl_cnt[7]_i_1_n_0 ),
        .D(p_0_in__1[1]),
        .Q(throttl_cnt_reg[1]),
        .R(SR));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\throttl_cnt[7]_i_1_n_0 ),
        .D(p_0_in__1[2]),
        .Q(throttl_cnt_reg[2]),
        .R(SR));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\throttl_cnt[7]_i_1_n_0 ),
        .D(p_0_in__1[3]),
        .Q(throttl_cnt_reg[3]),
        .R(SR));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\throttl_cnt[7]_i_1_n_0 ),
        .D(p_0_in__1[4]),
        .Q(throttl_cnt_reg[4]),
        .R(SR));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\throttl_cnt[7]_i_1_n_0 ),
        .D(p_0_in__1[5]),
        .Q(throttl_cnt_reg[5]),
        .R(SR));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\throttl_cnt[7]_i_1_n_0 ),
        .D(p_0_in__1[6]),
        .Q(throttl_cnt_reg[6]),
        .R(SR));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\throttl_cnt[7]_i_1_n_0 ),
        .D(p_0_in__1[7]),
        .Q(throttl_cnt_reg[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_write
   (SR,
    m_axi_m_V_BREADY,
    AWVALID_Dummy,
    m_axi_m_V_WVALID,
    m_axi_m_V_WLAST,
    \int_regs_in_V_shift_reg[0] ,
    \mul1_reg_1399_reg[0] ,
    D,
    \p_Val2_12_4_reg_1587_reg[14] ,
    ap_reg_ioackin_m_V_AWREADY_reg,
    ap_reg_ioackin_m_V_AWREADY_reg_0,
    ap_reg_ioackin_m_V_WREADY_reg,
    regs_in_V_ce0,
    E,
    \tmp_1_reg_1221_reg[0] ,
    grp_fu_308_ce,
    \p_Val2_12_1_reg_1536_reg[14] ,
    \p_Val2_12_5_reg_1670_reg[14] ,
    \p_Val2_12_3_reg_1660_reg[14] ,
    \p_Val2_12_2_reg_1639_reg[14] ,
    \p_Val2_7_reg_1597_reg[15] ,
    \tmp_7_reg_1237_reg[0] ,
    ap_ready,
    \p_Val2_12_1_reg_1536_reg[15] ,
    \bin_s1_reg[0] ,
    \bin_s1_reg[0]_0 ,
    \neg_mul5_reg_1551_reg[60] ,
    \bin_s1_reg[0]_1 ,
    \bin_s1_reg[0]_2 ,
    \p_Val2_12_3_reg_1660_reg[15] ,
    \p_Val2_12_5_reg_1670_reg[2] ,
    \neg_mul1_reg_1439_reg[60] ,
    \neg_ti1_reg_1489_reg[13] ,
    \neg_ti2_reg_1419_reg[12] ,
    \p_Val2_12_2_reg_1639_reg[15] ,
    \neg_mul3_reg_1499_reg[60] ,
    \neg_ti3_reg_1546_reg[13] ,
    \neg_mul4_reg_1434_reg[60] ,
    \neg_ti9_reg_1479_reg[13] ,
    \neg_mul_reg_1592_reg[60] ,
    \neg_ti4_reg_1582_reg[13] ,
    \p_Val2_12_4_reg_1587_reg[15] ,
    m_axi_m_V_AWADDR,
    \m_axi_m_V_AWLEN[3] ,
    \neg_ti_reg_1634_reg[13] ,
    \neg_mul2_reg_1409_reg[60] ,
    \bin_s1_reg[0]_3 ,
    \bin_s1_reg[0]_4 ,
    \p_Val2_7_reg_1597_reg[3] ,
    grp_fu_1184_ce,
    grp_fu_1190_ce,
    \throttl_cnt_reg[0] ,
    \throttl_cnt_reg[0]_0 ,
    m_axi_m_V_WDATA,
    m_axi_m_V_WSTRB,
    ap_clk,
    \ap_CS_fsm_reg[1] ,
    Q,
    ap_enable_reg_pp0_iter0,
    \int_regs_in_V_shift_reg[0]_0 ,
    ap_NS_fsm1,
    ap_reg_ioackin_m_V_WREADY_reg_0,
    ap_enable_reg_pp0_iter4,
    ap_reg_ioackin_m_V_AWREADY_reg_1,
    ap_block_pp0_stage0_01001,
    ap_rst_n,
    ap_reg_ioackin_m_V_AWREADY1,
    ap_enable_reg_pp0_iter5,
    ap_start,
    ap_enable_reg_pp0_iter0_reg,
    p_Val2_s_10_reg_1525,
    tmp_15_reg_1561,
    \p_Val2_12_3_reg_1660_reg[15]_0 ,
    \p_Val2_12_4_reg_1587_reg[15]_0 ,
    \p_Val2_12_5_reg_1670_reg[15] ,
    p_Val2_11_1_reg_1453,
    tmp_22_1_reg_1494,
    ap_reg_pp0_iter3_tmp_59_reg_1347,
    \ap_CS_fsm_reg[4] ,
    p_Val2_11_3_reg_1618,
    tmp_22_3_reg_1644,
    \p_Val2_11_5_reg_1649_reg[28] ,
    tmp_22_5_reg_1665,
    ap_reg_pp0_iter3_tmp_13_reg_1300,
    ap_reg_pp0_iter2_tmp_51_reg_1248,
    p_Val2_11_2_reg_1566,
    tmp_22_2_reg_1613,
    ap_reg_pp0_iter3_tmp_55_reg_1336,
    ap_reg_pp0_iter2_tmp_63_reg_1282,
    ap_reg_pp0_iter3_tmp_67_reg_1358,
    p_Val2_11_4_reg_1504,
    tmp_22_4_reg_1556,
    \p_Val2_7_reg_1597_reg[15]_0 ,
    \p_Val2_12_1_reg_1536_reg[15]_0 ,
    \p_Val2_12_2_reg_1639_reg[15]_0 ,
    \throttl_cnt_reg[6] ,
    m_axi_m_V_AWREADY,
    m_axi_m_V_WREADY,
    \throttl_cnt_reg[0]_1 ,
    \throttl_cnt_reg[6]_0 ,
    m_axi_m_V_BVALID);
  output [0:0]SR;
  output m_axi_m_V_BREADY;
  output AWVALID_Dummy;
  output m_axi_m_V_WVALID;
  output m_axi_m_V_WLAST;
  output \int_regs_in_V_shift_reg[0] ;
  output \mul1_reg_1399_reg[0] ;
  output [5:0]D;
  output \p_Val2_12_4_reg_1587_reg[14] ;
  output ap_reg_ioackin_m_V_AWREADY_reg;
  output ap_reg_ioackin_m_V_AWREADY_reg_0;
  output ap_reg_ioackin_m_V_WREADY_reg;
  output regs_in_V_ce0;
  output [0:0]E;
  output [0:0]\tmp_1_reg_1221_reg[0] ;
  output grp_fu_308_ce;
  output \p_Val2_12_1_reg_1536_reg[14] ;
  output \p_Val2_12_5_reg_1670_reg[14] ;
  output \p_Val2_12_3_reg_1660_reg[14] ;
  output \p_Val2_12_2_reg_1639_reg[14] ;
  output [1:0]\p_Val2_7_reg_1597_reg[15] ;
  output [0:0]\tmp_7_reg_1237_reg[0] ;
  output ap_ready;
  output [1:0]\p_Val2_12_1_reg_1536_reg[15] ;
  output [0:0]\bin_s1_reg[0] ;
  output [0:0]\bin_s1_reg[0]_0 ;
  output [0:0]\neg_mul5_reg_1551_reg[60] ;
  output [0:0]\bin_s1_reg[0]_1 ;
  output [0:0]\bin_s1_reg[0]_2 ;
  output [1:0]\p_Val2_12_3_reg_1660_reg[15] ;
  output [1:0]\p_Val2_12_5_reg_1670_reg[2] ;
  output [0:0]\neg_mul1_reg_1439_reg[60] ;
  output [0:0]\neg_ti1_reg_1489_reg[13] ;
  output [0:0]\neg_ti2_reg_1419_reg[12] ;
  output [1:0]\p_Val2_12_2_reg_1639_reg[15] ;
  output [0:0]\neg_mul3_reg_1499_reg[60] ;
  output [0:0]\neg_ti3_reg_1546_reg[13] ;
  output [0:0]\neg_mul4_reg_1434_reg[60] ;
  output [0:0]\neg_ti9_reg_1479_reg[13] ;
  output [0:0]\neg_mul_reg_1592_reg[60] ;
  output [0:0]\neg_ti4_reg_1582_reg[13] ;
  output [1:0]\p_Val2_12_4_reg_1587_reg[15] ;
  output [29:0]m_axi_m_V_AWADDR;
  output [3:0]\m_axi_m_V_AWLEN[3] ;
  output [0:0]\neg_ti_reg_1634_reg[13] ;
  output [0:0]\neg_mul2_reg_1409_reg[60] ;
  output [0:0]\bin_s1_reg[0]_3 ;
  output [0:0]\bin_s1_reg[0]_4 ;
  output \p_Val2_7_reg_1597_reg[3] ;
  output grp_fu_1184_ce;
  output grp_fu_1190_ce;
  output [0:0]\throttl_cnt_reg[0] ;
  output \throttl_cnt_reg[0]_0 ;
  output [31:0]m_axi_m_V_WDATA;
  output [3:0]m_axi_m_V_WSTRB;
  input ap_clk;
  input \ap_CS_fsm_reg[1] ;
  input [5:0]Q;
  input ap_enable_reg_pp0_iter0;
  input \int_regs_in_V_shift_reg[0]_0 ;
  input ap_NS_fsm1;
  input ap_reg_ioackin_m_V_WREADY_reg_0;
  input ap_enable_reg_pp0_iter4;
  input ap_reg_ioackin_m_V_AWREADY_reg_1;
  input ap_block_pp0_stage0_01001;
  input ap_rst_n;
  input ap_reg_ioackin_m_V_AWREADY1;
  input ap_enable_reg_pp0_iter5;
  input ap_start;
  input ap_enable_reg_pp0_iter0_reg;
  input [0:0]p_Val2_s_10_reg_1525;
  input tmp_15_reg_1561;
  input [13:0]\p_Val2_12_3_reg_1660_reg[15]_0 ;
  input [13:0]\p_Val2_12_4_reg_1587_reg[15]_0 ;
  input [13:0]\p_Val2_12_5_reg_1670_reg[15] ;
  input [0:0]p_Val2_11_1_reg_1453;
  input tmp_22_1_reg_1494;
  input ap_reg_pp0_iter3_tmp_59_reg_1347;
  input \ap_CS_fsm_reg[4] ;
  input [0:0]p_Val2_11_3_reg_1618;
  input tmp_22_3_reg_1644;
  input \p_Val2_11_5_reg_1649_reg[28] ;
  input tmp_22_5_reg_1665;
  input ap_reg_pp0_iter3_tmp_13_reg_1300;
  input ap_reg_pp0_iter2_tmp_51_reg_1248;
  input [0:0]p_Val2_11_2_reg_1566;
  input tmp_22_2_reg_1613;
  input ap_reg_pp0_iter3_tmp_55_reg_1336;
  input ap_reg_pp0_iter2_tmp_63_reg_1282;
  input ap_reg_pp0_iter3_tmp_67_reg_1358;
  input [0:0]p_Val2_11_4_reg_1504;
  input tmp_22_4_reg_1556;
  input [13:0]\p_Val2_7_reg_1597_reg[15]_0 ;
  input [13:0]\p_Val2_12_1_reg_1536_reg[15]_0 ;
  input [13:0]\p_Val2_12_2_reg_1639_reg[15]_0 ;
  input \throttl_cnt_reg[6] ;
  input m_axi_m_V_AWREADY;
  input m_axi_m_V_WREADY;
  input [0:0]\throttl_cnt_reg[0]_1 ;
  input \throttl_cnt_reg[6]_0 ;
  input m_axi_m_V_BVALID;

  wire AWVALID_Dummy;
  wire [5:0]D;
  wire [0:0]E;
  wire [5:0]Q;
  wire [0:0]SR;
  wire align_len0;
  wire [31:1]align_len0__0;
  wire \align_len0_inferred__1/i__carry_n_0 ;
  wire \align_len0_inferred__1/i__carry_n_1 ;
  wire \align_len0_inferred__1/i__carry_n_2 ;
  wire \align_len0_inferred__1/i__carry_n_3 ;
  wire \align_len_reg_n_0_[1] ;
  wire \align_len_reg_n_0_[2] ;
  wire \align_len_reg_n_0_[31] ;
  wire \align_len_reg_n_0_[3] ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_01001;
  wire ap_block_pp0_stage1_11001;
  wire ap_clk;
  wire ap_condition_691;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_ready;
  wire ap_reg_ioackin_m_V_AWREADY1;
  wire ap_reg_ioackin_m_V_AWREADY_reg;
  wire ap_reg_ioackin_m_V_AWREADY_reg_0;
  wire ap_reg_ioackin_m_V_AWREADY_reg_1;
  wire ap_reg_ioackin_m_V_WREADY_reg;
  wire ap_reg_ioackin_m_V_WREADY_reg_0;
  wire ap_reg_pp0_iter2_tmp_51_reg_1248;
  wire ap_reg_pp0_iter2_tmp_63_reg_1282;
  wire ap_reg_pp0_iter3_tmp_13_reg_1300;
  wire ap_reg_pp0_iter3_tmp_55_reg_1336;
  wire ap_reg_pp0_iter3_tmp_59_reg_1347;
  wire ap_reg_pp0_iter3_tmp_67_reg_1358;
  wire ap_rst_n;
  wire ap_start;
  wire [31:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [3:3]beat_len_buf;
  wire [0:0]\bin_s1_reg[0] ;
  wire [0:0]\bin_s1_reg[0]_0 ;
  wire [0:0]\bin_s1_reg[0]_1 ;
  wire [0:0]\bin_s1_reg[0]_2 ;
  wire [0:0]\bin_s1_reg[0]_3 ;
  wire [0:0]\bin_s1_reg[0]_4 ;
  wire buff_wdata_n_100;
  wire buff_wdata_n_101;
  wire buff_wdata_n_102;
  wire buff_wdata_n_103;
  wire buff_wdata_n_104;
  wire buff_wdata_n_105;
  wire buff_wdata_n_106;
  wire buff_wdata_n_47;
  wire buff_wdata_n_48;
  wire buff_wdata_n_49;
  wire buff_wdata_n_50;
  wire buff_wdata_n_51;
  wire buff_wdata_n_52;
  wire buff_wdata_n_53;
  wire buff_wdata_n_54;
  wire buff_wdata_n_55;
  wire buff_wdata_n_56;
  wire buff_wdata_n_57;
  wire buff_wdata_n_58;
  wire buff_wdata_n_59;
  wire buff_wdata_n_60;
  wire buff_wdata_n_61;
  wire buff_wdata_n_62;
  wire buff_wdata_n_63;
  wire buff_wdata_n_70;
  wire buff_wdata_n_71;
  wire buff_wdata_n_72;
  wire buff_wdata_n_73;
  wire buff_wdata_n_82;
  wire buff_wdata_n_84;
  wire buff_wdata_n_85;
  wire buff_wdata_n_86;
  wire buff_wdata_n_87;
  wire buff_wdata_n_88;
  wire buff_wdata_n_89;
  wire buff_wdata_n_90;
  wire buff_wdata_n_91;
  wire buff_wdata_n_92;
  wire buff_wdata_n_93;
  wire buff_wdata_n_94;
  wire buff_wdata_n_95;
  wire buff_wdata_n_96;
  wire buff_wdata_n_97;
  wire buff_wdata_n_98;
  wire buff_wdata_n_99;
  wire burst_valid;
  wire \bus_wide_gen.data_buf ;
  wire \bus_wide_gen.data_buf2_out ;
  wire \bus_wide_gen.data_buf3_out ;
  wire \bus_wide_gen.data_buf5_out ;
  wire \bus_wide_gen.fifo_burst_n_1 ;
  wire \bus_wide_gen.fifo_burst_n_10 ;
  wire \bus_wide_gen.fifo_burst_n_12 ;
  wire \bus_wide_gen.fifo_burst_n_14 ;
  wire \bus_wide_gen.fifo_burst_n_15 ;
  wire \bus_wide_gen.fifo_burst_n_16 ;
  wire \bus_wide_gen.fifo_burst_n_17 ;
  wire \bus_wide_gen.fifo_burst_n_18 ;
  wire \bus_wide_gen.fifo_burst_n_19 ;
  wire \bus_wide_gen.fifo_burst_n_2 ;
  wire \bus_wide_gen.fifo_burst_n_20 ;
  wire \bus_wide_gen.fifo_burst_n_21 ;
  wire \bus_wide_gen.fifo_burst_n_22 ;
  wire \bus_wide_gen.fifo_burst_n_23 ;
  wire \bus_wide_gen.fifo_burst_n_24 ;
  wire \bus_wide_gen.fifo_burst_n_25 ;
  wire \bus_wide_gen.fifo_burst_n_26 ;
  wire \bus_wide_gen.fifo_burst_n_27 ;
  wire \bus_wide_gen.fifo_burst_n_28 ;
  wire \bus_wide_gen.fifo_burst_n_29 ;
  wire \bus_wide_gen.fifo_burst_n_3 ;
  wire \bus_wide_gen.fifo_burst_n_30 ;
  wire \bus_wide_gen.fifo_burst_n_31 ;
  wire \bus_wide_gen.fifo_burst_n_32 ;
  wire \bus_wide_gen.fifo_burst_n_34 ;
  wire \bus_wide_gen.fifo_burst_n_4 ;
  wire \bus_wide_gen.fifo_burst_n_40 ;
  wire \bus_wide_gen.fifo_burst_n_41 ;
  wire \bus_wide_gen.fifo_burst_n_42 ;
  wire \bus_wide_gen.fifo_burst_n_43 ;
  wire \bus_wide_gen.fifo_burst_n_44 ;
  wire \bus_wide_gen.fifo_burst_n_45 ;
  wire \bus_wide_gen.fifo_burst_n_46 ;
  wire \bus_wide_gen.fifo_burst_n_47 ;
  wire \bus_wide_gen.fifo_burst_n_48 ;
  wire \bus_wide_gen.fifo_burst_n_49 ;
  wire \bus_wide_gen.fifo_burst_n_50 ;
  wire \bus_wide_gen.fifo_burst_n_51 ;
  wire \bus_wide_gen.fifo_burst_n_52 ;
  wire \bus_wide_gen.fifo_burst_n_53 ;
  wire \bus_wide_gen.fifo_burst_n_54 ;
  wire \bus_wide_gen.fifo_burst_n_55 ;
  wire \bus_wide_gen.fifo_burst_n_56 ;
  wire \bus_wide_gen.fifo_burst_n_57 ;
  wire \bus_wide_gen.fifo_burst_n_58 ;
  wire \bus_wide_gen.fifo_burst_n_6 ;
  wire \bus_wide_gen.fifo_burst_n_9 ;
  wire \bus_wide_gen.first_pad_reg_n_0 ;
  wire \bus_wide_gen.len_cnt[7]_i_4_n_0 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg__0 ;
  wire \bus_wide_gen.next_pad ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[1] ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_6_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_6_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg__0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [31:1]data1;
  wire data_valid;
  wire [31:4]end_addr;
  wire \end_addr_buf[15]_i_2_n_0 ;
  wire \end_addr_buf[31]_i_2_n_0 ;
  wire \end_addr_buf[7]_i_2_n_0 ;
  wire \end_addr_buf[7]_i_3_n_0 ;
  wire \end_addr_buf_reg[11]_i_1_n_0 ;
  wire \end_addr_buf_reg[11]_i_1_n_1 ;
  wire \end_addr_buf_reg[11]_i_1_n_2 ;
  wire \end_addr_buf_reg[11]_i_1_n_3 ;
  wire \end_addr_buf_reg[15]_i_1_n_0 ;
  wire \end_addr_buf_reg[15]_i_1_n_1 ;
  wire \end_addr_buf_reg[15]_i_1_n_2 ;
  wire \end_addr_buf_reg[15]_i_1_n_3 ;
  wire \end_addr_buf_reg[19]_i_1_n_0 ;
  wire \end_addr_buf_reg[19]_i_1_n_1 ;
  wire \end_addr_buf_reg[19]_i_1_n_2 ;
  wire \end_addr_buf_reg[19]_i_1_n_3 ;
  wire \end_addr_buf_reg[23]_i_1_n_0 ;
  wire \end_addr_buf_reg[23]_i_1_n_1 ;
  wire \end_addr_buf_reg[23]_i_1_n_2 ;
  wire \end_addr_buf_reg[23]_i_1_n_3 ;
  wire \end_addr_buf_reg[27]_i_1_n_0 ;
  wire \end_addr_buf_reg[27]_i_1_n_1 ;
  wire \end_addr_buf_reg[27]_i_1_n_2 ;
  wire \end_addr_buf_reg[27]_i_1_n_3 ;
  wire \end_addr_buf_reg[31]_i_1_n_1 ;
  wire \end_addr_buf_reg[31]_i_1_n_2 ;
  wire \end_addr_buf_reg[31]_i_1_n_3 ;
  wire \end_addr_buf_reg[7]_i_1_n_0 ;
  wire \end_addr_buf_reg[7]_i_1_n_1 ;
  wire \end_addr_buf_reg[7]_i_1_n_2 ;
  wire \end_addr_buf_reg[7]_i_1_n_3 ;
  wire \end_addr_buf_reg_n_0_[10] ;
  wire \end_addr_buf_reg_n_0_[11] ;
  wire \end_addr_buf_reg_n_0_[1] ;
  wire \end_addr_buf_reg_n_0_[2] ;
  wire \end_addr_buf_reg_n_0_[3] ;
  wire \end_addr_buf_reg_n_0_[4] ;
  wire \end_addr_buf_reg_n_0_[5] ;
  wire \end_addr_buf_reg_n_0_[6] ;
  wire \end_addr_buf_reg_n_0_[7] ;
  wire \end_addr_buf_reg_n_0_[8] ;
  wire \end_addr_buf_reg_n_0_[9] ;
  wire fifo_resp_ready;
  wire fifo_resp_to_user_n_10;
  wire fifo_resp_to_user_n_11;
  wire fifo_resp_to_user_n_12;
  wire fifo_resp_to_user_n_13;
  wire fifo_resp_to_user_n_14;
  wire fifo_resp_to_user_n_15;
  wire fifo_resp_to_user_n_16;
  wire fifo_resp_to_user_n_17;
  wire fifo_resp_to_user_n_3;
  wire fifo_resp_to_user_n_4;
  wire fifo_resp_to_user_n_5;
  wire fifo_resp_to_user_n_6;
  wire fifo_resp_to_user_n_7;
  wire fifo_resp_to_user_n_8;
  wire fifo_resp_to_user_n_9;
  wire [34:33]fifo_wreq_data;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_2;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_9;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_0;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_0;
  wire first_sect_carry__0_i_2_n_0;
  wire first_sect_carry__0_i_3_n_0;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry_i_1_n_0;
  wire first_sect_carry_i_2_n_0;
  wire first_sect_carry_i_3_n_0;
  wire first_sect_carry_i_4_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire grp_fu_1184_ce;
  wire grp_fu_1190_ce;
  wire grp_fu_308_ce;
  wire \int_regs_in_V_shift_reg[0] ;
  wire \int_regs_in_V_shift_reg[0]_0 ;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_buf0;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire m_V_BVALID;
  wire m_V_WREADY;
  wire m_V_WVALID;
  wire [29:0]m_axi_m_V_AWADDR;
  wire [3:0]\m_axi_m_V_AWLEN[3] ;
  wire m_axi_m_V_AWREADY;
  wire m_axi_m_V_BREADY;
  wire m_axi_m_V_BVALID;
  wire [31:0]m_axi_m_V_WDATA;
  wire m_axi_m_V_WLAST;
  wire m_axi_m_V_WREADY;
  wire [3:0]m_axi_m_V_WSTRB;
  wire m_axi_m_V_WVALID;
  wire \mul1_reg_1399_reg[0] ;
  wire [0:0]\neg_mul1_reg_1439_reg[60] ;
  wire [0:0]\neg_mul2_reg_1409_reg[60] ;
  wire [0:0]\neg_mul3_reg_1499_reg[60] ;
  wire [0:0]\neg_mul4_reg_1434_reg[60] ;
  wire [0:0]\neg_mul5_reg_1551_reg[60] ;
  wire [0:0]\neg_mul_reg_1592_reg[60] ;
  wire [0:0]\neg_ti1_reg_1489_reg[13] ;
  wire [0:0]\neg_ti2_reg_1419_reg[12] ;
  wire [0:0]\neg_ti3_reg_1546_reg[13] ;
  wire [0:0]\neg_ti4_reg_1582_reg[13] ;
  wire [0:0]\neg_ti9_reg_1479_reg[13] ;
  wire [0:0]\neg_ti_reg_1634_reg[13] ;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire [5:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire [18:0]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_47_in;
  wire p_51_in;
  wire [0:0]p_Val2_11_1_reg_1453;
  wire [0:0]p_Val2_11_2_reg_1566;
  wire [0:0]p_Val2_11_3_reg_1618;
  wire [0:0]p_Val2_11_4_reg_1504;
  wire \p_Val2_11_5_reg_1649_reg[28] ;
  wire \p_Val2_12_1_reg_1536_reg[14] ;
  wire [1:0]\p_Val2_12_1_reg_1536_reg[15] ;
  wire [13:0]\p_Val2_12_1_reg_1536_reg[15]_0 ;
  wire \p_Val2_12_2_reg_1639_reg[14] ;
  wire [1:0]\p_Val2_12_2_reg_1639_reg[15] ;
  wire [13:0]\p_Val2_12_2_reg_1639_reg[15]_0 ;
  wire \p_Val2_12_3_reg_1660_reg[14] ;
  wire [1:0]\p_Val2_12_3_reg_1660_reg[15] ;
  wire [13:0]\p_Val2_12_3_reg_1660_reg[15]_0 ;
  wire \p_Val2_12_4_reg_1587_reg[14] ;
  wire [1:0]\p_Val2_12_4_reg_1587_reg[15] ;
  wire [13:0]\p_Val2_12_4_reg_1587_reg[15]_0 ;
  wire \p_Val2_12_5_reg_1670_reg[14] ;
  wire [13:0]\p_Val2_12_5_reg_1670_reg[15] ;
  wire [1:0]\p_Val2_12_5_reg_1670_reg[2] ;
  wire [1:0]\p_Val2_7_reg_1597_reg[15] ;
  wire [13:0]\p_Val2_7_reg_1597_reg[15]_0 ;
  wire \p_Val2_7_reg_1597_reg[3] ;
  wire [0:0]p_Val2_s_10_reg_1525;
  wire pop0;
  wire pop0_0;
  wire push;
  wire push_1;
  wire [29:3]q__0;
  wire regs_in_V_ce0;
  wire rs2f_wreq_ack;
  wire rs2f_wreq_valid;
  wire rs_wreq_n_5;
  wire [31:12]sect_addr;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_end_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire \start_addr_buf_reg_n_0_[4] ;
  wire \start_addr_buf_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire [0:0]\throttl_cnt_reg[0] ;
  wire \throttl_cnt_reg[0]_0 ;
  wire [0:0]\throttl_cnt_reg[0]_1 ;
  wire \throttl_cnt_reg[6] ;
  wire \throttl_cnt_reg[6]_0 ;
  wire tmp_15_reg_1561;
  wire [0:0]\tmp_1_reg_1221_reg[0] ;
  wire tmp_22_1_reg_1494;
  wire tmp_22_2_reg_1613;
  wire tmp_22_3_reg_1644;
  wire tmp_22_4_reg_1556;
  wire tmp_22_5_reg_1665;
  wire [0:0]\tmp_7_reg_1237_reg[0] ;
  wire [5:0]usedw_reg;
  wire wreq_handling_reg_n_0;
  wire [0:0]\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_align_len0_inferred__1/i__carry__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_align_len0_inferred__1/i__carry__0_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_end_addr_buf_reg[31]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_end_addr_buf_reg[7]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\align_len0_inferred__1/i__carry_n_0 ,\align_len0_inferred__1/i__carry_n_1 ,\align_len0_inferred__1/i__carry_n_2 ,\align_len0_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({fifo_wreq_data,1'b0,1'b0}),
        .O({align_len0__0[3:1],\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [0]}),
        .S({fifo_wreq_n_13,fifo_wreq_n_14,1'b1,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__0 
       (.CI(\align_len0_inferred__1/i__carry_n_0 ),
        .CO(\NLW_align_len0_inferred__1/i__carry__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_align_len0_inferred__1/i__carry__0_O_UNCONNECTED [3:1],align_len0__0[31]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \align_len_reg[1] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[1]),
        .Q(\align_len_reg_n_0_[1] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[2]),
        .Q(\align_len_reg_n_0_[2] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[31]),
        .Q(\align_len_reg_n_0_[31] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[3]),
        .Q(\align_len_reg_n_0_[3] ),
        .R(fifo_wreq_n_2));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[31] ),
        .Q(beat_len_buf),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_buffer buff_wdata
       (.D({fifo_resp_to_user_n_4,fifo_resp_to_user_n_5,fifo_resp_to_user_n_6,fifo_resp_to_user_n_7,fifo_resp_to_user_n_8,fifo_resp_to_user_n_9,fifo_resp_to_user_n_10,fifo_resp_to_user_n_11,fifo_resp_to_user_n_12,fifo_resp_to_user_n_13,fifo_resp_to_user_n_14,fifo_resp_to_user_n_15,fifo_resp_to_user_n_16,fifo_resp_to_user_n_17}),
        .DI(buff_wdata_n_84),
        .E(E),
        .Q(Q),
        .S({buff_wdata_n_61,buff_wdata_n_62,buff_wdata_n_63}),
        .SR(SR),
        .WEA(m_V_WVALID),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[5] (D),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_block_pp0_stage1_11001(ap_block_pp0_stage1_11001),
        .ap_clk(ap_clk),
        .ap_condition_691(ap_condition_691),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp0_iter4_reg(fifo_resp_to_user_n_3),
        .ap_enable_reg_pp0_iter4_reg_0(rs_wreq_n_5),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_ready(ap_ready),
        .ap_reg_ioackin_m_V_WREADY_reg(ap_reg_ioackin_m_V_WREADY_reg_0),
        .ap_reg_pp0_iter2_tmp_51_reg_1248(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .ap_reg_pp0_iter2_tmp_63_reg_1282(ap_reg_pp0_iter2_tmp_63_reg_1282),
        .ap_reg_pp0_iter3_tmp_13_reg_1300(ap_reg_pp0_iter3_tmp_13_reg_1300),
        .ap_reg_pp0_iter3_tmp_55_reg_1336(ap_reg_pp0_iter3_tmp_55_reg_1336),
        .ap_reg_pp0_iter3_tmp_59_reg_1347(ap_reg_pp0_iter3_tmp_59_reg_1347),
        .ap_reg_pp0_iter3_tmp_67_reg_1358(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .\bin_s1_reg[0] (\bin_s1_reg[0] ),
        .\bin_s1_reg[0]_0 (\bin_s1_reg[0]_0 ),
        .\bin_s1_reg[0]_1 (\bin_s1_reg[0]_1 ),
        .\bin_s1_reg[0]_2 (\bin_s1_reg[0]_2 ),
        .\bin_s1_reg[0]_3 (\bin_s1_reg[0]_3 ),
        .\bin_s1_reg[0]_4 (\bin_s1_reg[0]_4 ),
        .burst_valid(burst_valid),
        .\bus_wide_gen.WVALID_Dummy_reg (buff_wdata_n_85),
        .\bus_wide_gen.WVALID_Dummy_reg_0 (m_axi_m_V_WVALID),
        .\bus_wide_gen.WVALID_Dummy_reg_1 (\bus_wide_gen.data_buf5_out ),
        .\bus_wide_gen.WVALID_Dummy_reg_2 (\bus_wide_gen.data_buf2_out ),
        .\bus_wide_gen.data_buf_reg[0] (\bus_wide_gen.data_buf3_out ),
        .\bus_wide_gen.data_buf_reg[15] ({buff_wdata_n_91,buff_wdata_n_92,buff_wdata_n_93,buff_wdata_n_94,buff_wdata_n_95,buff_wdata_n_96,buff_wdata_n_97,buff_wdata_n_98,buff_wdata_n_99,buff_wdata_n_100,buff_wdata_n_101,buff_wdata_n_102,buff_wdata_n_103,buff_wdata_n_104,buff_wdata_n_105,buff_wdata_n_106}),
        .\bus_wide_gen.data_buf_reg[16] (\bus_wide_gen.data_buf ),
        .\bus_wide_gen.first_pad_reg (buff_wdata_n_86),
        .\bus_wide_gen.first_pad_reg_0 (\bus_wide_gen.first_pad_reg_n_0 ),
        .\bus_wide_gen.len_cnt_reg[0] (p_51_in),
        .\bus_wide_gen.next_pad (\bus_wide_gen.next_pad ),
        .\bus_wide_gen.pad_oh_reg_reg[1] (\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .\bus_wide_gen.strb_buf_reg[0] (buff_wdata_n_88),
        .\bus_wide_gen.strb_buf_reg[1] (buff_wdata_n_87),
        .\bus_wide_gen.strb_buf_reg[2] (buff_wdata_n_90),
        .\bus_wide_gen.strb_buf_reg[3] (buff_wdata_n_89),
        .data_valid(data_valid),
        .full_n_reg_0(\mul1_reg_1399_reg[0] ),
        .grp_fu_1184_ce(grp_fu_1184_ce),
        .grp_fu_1190_ce(grp_fu_1190_ce),
        .grp_fu_308_ce(grp_fu_308_ce),
        .\int_regs_in_V_shift_reg[0] (\int_regs_in_V_shift_reg[0] ),
        .\int_regs_in_V_shift_reg[0]_0 (\int_regs_in_V_shift_reg[0]_0 ),
        .m_V_BVALID(m_V_BVALID),
        .m_V_WREADY(m_V_WREADY),
        .m_axi_m_V_WREADY(m_axi_m_V_WREADY),
        .m_axi_m_V_WSTRB(m_axi_m_V_WSTRB),
        .\neg_mul1_reg_1439_reg[60] (\neg_mul1_reg_1439_reg[60] ),
        .\neg_mul3_reg_1499_reg[60] (\neg_mul3_reg_1499_reg[60] ),
        .\neg_mul4_reg_1434_reg[60] (\neg_mul4_reg_1434_reg[60] ),
        .\neg_mul5_reg_1551_reg[60] (\neg_mul5_reg_1551_reg[60] ),
        .\neg_mul_reg_1592_reg[60] (\neg_mul_reg_1592_reg[60] ),
        .\neg_ti1_reg_1489_reg[13] (\neg_ti1_reg_1489_reg[13] ),
        .\neg_ti2_reg_1419_reg[12] (\neg_ti2_reg_1419_reg[12] ),
        .\neg_ti3_reg_1546_reg[13] (\neg_ti3_reg_1546_reg[13] ),
        .\neg_ti4_reg_1582_reg[13] (\neg_ti4_reg_1582_reg[13] ),
        .\neg_ti9_reg_1479_reg[13] (\neg_ti9_reg_1479_reg[13] ),
        .p_Val2_11_1_reg_1453(p_Val2_11_1_reg_1453),
        .p_Val2_11_2_reg_1566(p_Val2_11_2_reg_1566),
        .p_Val2_11_3_reg_1618(p_Val2_11_3_reg_1618),
        .p_Val2_11_4_reg_1504(p_Val2_11_4_reg_1504),
        .\p_Val2_11_5_reg_1649_reg[28] (\p_Val2_11_5_reg_1649_reg[28] ),
        .\p_Val2_12_1_reg_1536_reg[14] (\p_Val2_12_1_reg_1536_reg[14] ),
        .\p_Val2_12_1_reg_1536_reg[15] (\p_Val2_12_1_reg_1536_reg[15] ),
        .\p_Val2_12_1_reg_1536_reg[15]_0 (\p_Val2_12_1_reg_1536_reg[15]_0 ),
        .\p_Val2_12_2_reg_1639_reg[14] (\p_Val2_12_2_reg_1639_reg[14] ),
        .\p_Val2_12_2_reg_1639_reg[15] (\p_Val2_12_2_reg_1639_reg[15] ),
        .\p_Val2_12_2_reg_1639_reg[15]_0 (\p_Val2_12_2_reg_1639_reg[15]_0 ),
        .\p_Val2_12_3_reg_1660_reg[14] (\p_Val2_12_3_reg_1660_reg[14] ),
        .\p_Val2_12_3_reg_1660_reg[15] (\p_Val2_12_3_reg_1660_reg[15] ),
        .\p_Val2_12_4_reg_1587_reg[14] (\p_Val2_12_4_reg_1587_reg[14] ),
        .\p_Val2_12_4_reg_1587_reg[15] (\p_Val2_12_4_reg_1587_reg[15] ),
        .\p_Val2_12_5_reg_1670_reg[14] (\p_Val2_12_5_reg_1670_reg[14] ),
        .\p_Val2_12_5_reg_1670_reg[2] (\p_Val2_12_5_reg_1670_reg[2] ),
        .\p_Val2_7_reg_1597_reg[15] (\p_Val2_7_reg_1597_reg[15]_0 ),
        .pop0(pop0),
        .\q_reg[8] (\bus_wide_gen.fifo_burst_n_12 ),
        .\q_reg[9] (buff_wdata_n_82),
        .\q_reg[9]_0 (\bus_wide_gen.fifo_burst_n_2 ),
        .\q_tmp_reg[10]_0 (buff_wdata_n_55),
        .\q_tmp_reg[11]_0 (buff_wdata_n_56),
        .\q_tmp_reg[12]_0 (buff_wdata_n_57),
        .\q_tmp_reg[13]_0 (buff_wdata_n_58),
        .\q_tmp_reg[14]_0 (buff_wdata_n_59),
        .\q_tmp_reg[15]_0 (buff_wdata_n_60),
        .\q_tmp_reg[2]_0 (buff_wdata_n_47),
        .\q_tmp_reg[3]_0 (buff_wdata_n_48),
        .\q_tmp_reg[4]_0 (buff_wdata_n_49),
        .\q_tmp_reg[5]_0 (buff_wdata_n_50),
        .\q_tmp_reg[6]_0 (buff_wdata_n_51),
        .\q_tmp_reg[7]_0 (buff_wdata_n_52),
        .\q_tmp_reg[8]_0 (buff_wdata_n_53),
        .\q_tmp_reg[9]_0 (buff_wdata_n_54),
        .regs_in_V_ce0(regs_in_V_ce0),
        .\tmp_1_reg_1221_reg[0] (\tmp_1_reg_1221_reg[0] ),
        .tmp_22_1_reg_1494(tmp_22_1_reg_1494),
        .tmp_22_2_reg_1613(tmp_22_2_reg_1613),
        .tmp_22_3_reg_1644(tmp_22_3_reg_1644),
        .tmp_22_4_reg_1556(tmp_22_4_reg_1556),
        .tmp_22_5_reg_1665(tmp_22_5_reg_1665),
        .\tmp_7_reg_1237_reg[0] (\tmp_7_reg_1237_reg[0] ),
        .\usedw_reg[4]_0 ({buff_wdata_n_70,buff_wdata_n_71,buff_wdata_n_72,buff_wdata_n_73}),
        .\usedw_reg[5]_0 ({p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .\usedw_reg[7]_0 (usedw_reg));
  FDRE \bus_wide_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_44 ),
        .Q(m_axi_m_V_WLAST),
        .R(SR));
  FDRE \bus_wide_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_85),
        .Q(m_axi_m_V_WVALID),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_106),
        .Q(m_axi_m_V_WDATA[0]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_96),
        .Q(m_axi_m_V_WDATA[10]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_95),
        .Q(m_axi_m_V_WDATA[11]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_94),
        .Q(m_axi_m_V_WDATA[12]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_93),
        .Q(m_axi_m_V_WDATA[13]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_92),
        .Q(m_axi_m_V_WDATA[14]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_91),
        .Q(m_axi_m_V_WDATA[15]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_106),
        .Q(m_axi_m_V_WDATA[16]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_105),
        .Q(m_axi_m_V_WDATA[17]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_104),
        .Q(m_axi_m_V_WDATA[18]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_103),
        .Q(m_axi_m_V_WDATA[19]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_105),
        .Q(m_axi_m_V_WDATA[1]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_102),
        .Q(m_axi_m_V_WDATA[20]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_101),
        .Q(m_axi_m_V_WDATA[21]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_100),
        .Q(m_axi_m_V_WDATA[22]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_99),
        .Q(m_axi_m_V_WDATA[23]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_98),
        .Q(m_axi_m_V_WDATA[24]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_97),
        .Q(m_axi_m_V_WDATA[25]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_96),
        .Q(m_axi_m_V_WDATA[26]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_95),
        .Q(m_axi_m_V_WDATA[27]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_94),
        .Q(m_axi_m_V_WDATA[28]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_93),
        .Q(m_axi_m_V_WDATA[29]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_104),
        .Q(m_axi_m_V_WDATA[2]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_92),
        .Q(m_axi_m_V_WDATA[30]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_91),
        .Q(m_axi_m_V_WDATA[31]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_103),
        .Q(m_axi_m_V_WDATA[3]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_102),
        .Q(m_axi_m_V_WDATA[4]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_101),
        .Q(m_axi_m_V_WDATA[5]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_100),
        .Q(m_axi_m_V_WDATA[6]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_99),
        .Q(m_axi_m_V_WDATA[7]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_98),
        .Q(m_axi_m_V_WDATA[8]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_97),
        .Q(m_axi_m_V_WDATA[9]),
        .R(\bus_wide_gen.data_buf5_out ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo \bus_wide_gen.fifo_burst 
       (.AWVALID_Dummy(AWVALID_Dummy),
        .CO(last_sect),
        .D({\bus_wide_gen.fifo_burst_n_14 ,\bus_wide_gen.fifo_burst_n_15 ,\bus_wide_gen.fifo_burst_n_16 ,\bus_wide_gen.fifo_burst_n_17 ,\bus_wide_gen.fifo_burst_n_18 ,\bus_wide_gen.fifo_burst_n_19 ,\bus_wide_gen.fifo_burst_n_20 ,\bus_wide_gen.fifo_burst_n_21 ,\bus_wide_gen.fifo_burst_n_22 ,\bus_wide_gen.fifo_burst_n_23 ,\bus_wide_gen.fifo_burst_n_24 ,\bus_wide_gen.fifo_burst_n_25 ,\bus_wide_gen.fifo_burst_n_26 ,\bus_wide_gen.fifo_burst_n_27 ,\bus_wide_gen.fifo_burst_n_28 ,\bus_wide_gen.fifo_burst_n_29 ,\bus_wide_gen.fifo_burst_n_30 ,\bus_wide_gen.fifo_burst_n_31 }),
        .E(\bus_wide_gen.fifo_burst_n_6 ),
        .O(data1[1]),
        .Q(\bus_wide_gen.len_cnt_reg__0 ),
        .SR(SR),
        .\align_len_reg[31] (align_len0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_len_buf(beat_len_buf),
        .burst_valid(burst_valid),
        .\bus_wide_gen.WLAST_Dummy_reg (\bus_wide_gen.fifo_burst_n_44 ),
        .\bus_wide_gen.WVALID_Dummy_reg (m_axi_m_V_WVALID),
        .\bus_wide_gen.data_buf_reg[0] (\bus_wide_gen.data_buf5_out ),
        .\bus_wide_gen.data_buf_reg[16] (\bus_wide_gen.data_buf2_out ),
        .\bus_wide_gen.data_buf_reg[16]_0 (\bus_wide_gen.fifo_burst_n_12 ),
        .\bus_wide_gen.first_pad_reg (\bus_wide_gen.first_pad_reg_n_0 ),
        .\bus_wide_gen.len_cnt_reg[0] (\bus_wide_gen.fifo_burst_n_1 ),
        .\bus_wide_gen.next_pad (\bus_wide_gen.next_pad ),
        .\bus_wide_gen.pad_oh_reg_reg[1] (\bus_wide_gen.fifo_burst_n_2 ),
        .\bus_wide_gen.pad_oh_reg_reg[1]_0 (\bus_wide_gen.fifo_burst_n_57 ),
        .\bus_wide_gen.pad_oh_reg_reg[1]_1 (buff_wdata_n_82),
        .\bus_wide_gen.pad_oh_reg_reg[1]_2 (\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .\could_multi_bursts.AWVALID_Dummy_reg (\bus_wide_gen.fifo_burst_n_10 ),
        .\could_multi_bursts.awaddr_buf_reg[31] (\bus_wide_gen.fifo_burst_n_40 ),
        .\could_multi_bursts.loop_cnt_reg[0] (\bus_wide_gen.fifo_burst_n_9 ),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.loop_cnt_reg__0 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (\bus_wide_gen.fifo_burst_n_4 ),
        .\could_multi_bursts.sect_handling_reg_0 (\bus_wide_gen.fifo_burst_n_42 ),
        .\could_multi_bursts.sect_handling_reg_1 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .data_valid(data_valid),
        .\end_addr_buf_reg[11] ({\end_addr_buf_reg_n_0_[11] ,\end_addr_buf_reg_n_0_[10] ,\end_addr_buf_reg_n_0_[9] ,\end_addr_buf_reg_n_0_[8] ,\end_addr_buf_reg_n_0_[7] ,\end_addr_buf_reg_n_0_[6] ,\end_addr_buf_reg_n_0_[5] ,\end_addr_buf_reg_n_0_[4] ,\end_addr_buf_reg_n_0_[1] }),
        .\end_addr_buf_reg[2] (\end_addr_buf_reg_n_0_[2] ),
        .\end_addr_buf_reg[3] (\end_addr_buf_reg_n_0_[3] ),
        .fifo_resp_ready(fifo_resp_ready),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_0),
        .in(awlen_tmp),
        .invalid_len_event_reg1(invalid_len_event_reg1),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(\bus_wide_gen.fifo_burst_n_43 ),
        .last_sect_buf0(last_sect_buf0),
        .m_axi_m_V_AWREADY(m_axi_m_V_AWREADY),
        .m_axi_m_V_WLAST(m_axi_m_V_WLAST),
        .m_axi_m_V_WREADY(m_axi_m_V_WREADY),
        .p_47_in(p_47_in),
        .pop0(pop0_0),
        .\sect_addr_buf_reg[4] (\bus_wide_gen.fifo_burst_n_56 ),
        .\sect_addr_buf_reg[4]_0 (\sect_addr_buf_reg_n_0_[4] ),
        .\sect_addr_buf_reg[5] (\bus_wide_gen.fifo_burst_n_32 ),
        .\sect_addr_buf_reg[5]_0 (\bus_wide_gen.fifo_burst_n_55 ),
        .\sect_addr_buf_reg[5]_1 (\sect_addr_buf_reg_n_0_[5] ),
        .sect_cnt0({sect_cnt0[19],sect_cnt0[17:1]}),
        .\sect_cnt_reg[18] (\bus_wide_gen.fifo_burst_n_34 ),
        .\sect_end_buf_reg[1] (\bus_wide_gen.fifo_burst_n_58 ),
        .\sect_end_buf_reg[1]_0 (\sect_end_buf_reg_n_0_[1] ),
        .\sect_len_buf_reg[0] (\bus_wide_gen.fifo_burst_n_54 ),
        .\sect_len_buf_reg[0]_0 (\sect_len_buf_reg_n_0_[0] ),
        .\sect_len_buf_reg[1] (\bus_wide_gen.fifo_burst_n_53 ),
        .\sect_len_buf_reg[1]_0 (\sect_len_buf_reg_n_0_[1] ),
        .\sect_len_buf_reg[2] (\bus_wide_gen.fifo_burst_n_52 ),
        .\sect_len_buf_reg[2]_0 (\sect_len_buf_reg_n_0_[2] ),
        .\sect_len_buf_reg[3] (\bus_wide_gen.fifo_burst_n_3 ),
        .\sect_len_buf_reg[3]_0 (\bus_wide_gen.fifo_burst_n_51 ),
        .\sect_len_buf_reg[3]_1 (\sect_len_buf_reg_n_0_[3] ),
        .\sect_len_buf_reg[4] (\bus_wide_gen.fifo_burst_n_50 ),
        .\sect_len_buf_reg[4]_0 (\sect_len_buf_reg_n_0_[4] ),
        .\sect_len_buf_reg[5] (\bus_wide_gen.fifo_burst_n_49 ),
        .\sect_len_buf_reg[5]_0 (\sect_len_buf_reg_n_0_[5] ),
        .\sect_len_buf_reg[6] (\bus_wide_gen.fifo_burst_n_48 ),
        .\sect_len_buf_reg[6]_0 (\sect_len_buf_reg_n_0_[6] ),
        .\sect_len_buf_reg[7] (\bus_wide_gen.fifo_burst_n_47 ),
        .\sect_len_buf_reg[7]_0 (\sect_len_buf_reg_n_0_[7] ),
        .\sect_len_buf_reg[8] (\bus_wide_gen.fifo_burst_n_46 ),
        .\sect_len_buf_reg[8]_0 (\sect_len_buf_reg_n_0_[8] ),
        .\sect_len_buf_reg[9] (\bus_wide_gen.fifo_burst_n_45 ),
        .\sect_len_buf_reg[9]_0 (\sect_len_buf_reg_n_0_[9] ),
        .\start_addr_buf_reg[30] (first_sect),
        .\start_addr_buf_reg[5] ({\start_addr_buf_reg_n_0_[5] ,\start_addr_buf_reg_n_0_[4] }),
        .\throttl_cnt_reg[6] (\throttl_cnt_reg[6] ),
        .wreq_handling_reg(\bus_wide_gen.fifo_burst_n_41 ),
        .wreq_handling_reg_0(wreq_handling_reg_n_0));
  FDSE \bus_wide_gen.first_pad_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_86),
        .Q(\bus_wide_gen.first_pad_reg_n_0 ),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[2]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bus_wide_gen.len_cnt[3]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bus_wide_gen.len_cnt[4]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bus_wide_gen.len_cnt[5]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [5]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I5(\bus_wide_gen.len_cnt_reg__0 [4]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \bus_wide_gen.len_cnt[6]_i_1 
       (.I0(\bus_wide_gen.len_cnt[7]_i_4_n_0 ),
        .I1(\bus_wide_gen.len_cnt_reg__0 [6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \bus_wide_gen.len_cnt[7]_i_3 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [6]),
        .I1(\bus_wide_gen.len_cnt[7]_i_4_n_0 ),
        .I2(\bus_wide_gen.len_cnt_reg__0 [7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \bus_wide_gen.len_cnt[7]_i_4 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [4]),
        .I5(\bus_wide_gen.len_cnt_reg__0 [5]),
        .O(\bus_wide_gen.len_cnt[7]_i_4_n_0 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_51_in),
        .D(p_0_in__0[0]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [0]),
        .R(\bus_wide_gen.fifo_burst_n_1 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_51_in),
        .D(p_0_in__0[1]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [1]),
        .R(\bus_wide_gen.fifo_burst_n_1 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_51_in),
        .D(p_0_in__0[2]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [2]),
        .R(\bus_wide_gen.fifo_burst_n_1 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_51_in),
        .D(p_0_in__0[3]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [3]),
        .R(\bus_wide_gen.fifo_burst_n_1 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_51_in),
        .D(p_0_in__0[4]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [4]),
        .R(\bus_wide_gen.fifo_burst_n_1 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_51_in),
        .D(p_0_in__0[5]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [5]),
        .R(\bus_wide_gen.fifo_burst_n_1 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_51_in),
        .D(p_0_in__0[6]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [6]),
        .R(\bus_wide_gen.fifo_burst_n_1 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_51_in),
        .D(p_0_in__0[7]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [7]),
        .R(\bus_wide_gen.fifo_burst_n_1 ));
  FDRE \bus_wide_gen.pad_oh_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_57 ),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .R(SR));
  FDRE \bus_wide_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_88),
        .Q(m_axi_m_V_WSTRB[0]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_87),
        .Q(m_axi_m_V_WSTRB[1]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_90),
        .Q(m_axi_m_V_WSTRB[2]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_89),
        .Q(m_axi_m_V_WSTRB[3]),
        .R(1'b0));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_10 ),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(data1[10]),
        .I1(\bus_wide_gen.fifo_burst_n_40 ),
        .O(awaddr_tmp[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(data1[11]),
        .I1(\bus_wide_gen.fifo_burst_n_40 ),
        .O(awaddr_tmp[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\bus_wide_gen.fifo_burst_n_40 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\bus_wide_gen.fifo_burst_n_40 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\bus_wide_gen.fifo_burst_n_40 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\bus_wide_gen.fifo_burst_n_40 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\bus_wide_gen.fifo_burst_n_40 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\bus_wide_gen.fifo_burst_n_40 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\bus_wide_gen.fifo_burst_n_40 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\bus_wide_gen.fifo_burst_n_40 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\bus_wide_gen.fifo_burst_n_40 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\bus_wide_gen.fifo_burst_n_40 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\bus_wide_gen.fifo_burst_n_40 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\bus_wide_gen.fifo_burst_n_40 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\bus_wide_gen.fifo_burst_n_40 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\bus_wide_gen.fifo_burst_n_40 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\bus_wide_gen.fifo_burst_n_40 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\bus_wide_gen.fifo_burst_n_40 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\bus_wide_gen.fifo_burst_n_40 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\bus_wide_gen.fifo_burst_n_40 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(data1[2]),
        .I1(\bus_wide_gen.fifo_burst_n_40 ),
        .O(awaddr_tmp[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\bus_wide_gen.fifo_burst_n_40 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_3 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\bus_wide_gen.fifo_burst_n_40 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(data1[3]),
        .I1(\bus_wide_gen.fifo_burst_n_40 ),
        .O(awaddr_tmp[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\bus_wide_gen.fifo_burst_n_40 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(m_axi_m_V_AWADDR[2]),
        .I1(\m_axi_m_V_AWLEN[3] [2]),
        .I2(\m_axi_m_V_AWLEN[3] [0]),
        .I3(\m_axi_m_V_AWLEN[3] [1]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(m_axi_m_V_AWADDR[1]),
        .I1(\m_axi_m_V_AWLEN[3] [1]),
        .I2(\m_axi_m_V_AWLEN[3] [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(m_axi_m_V_AWADDR[0]),
        .I1(\m_axi_m_V_AWLEN[3] [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\bus_wide_gen.fifo_burst_n_40 ),
        .I2(data1[5]),
        .O(awaddr_tmp[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(data1[6]),
        .I1(\bus_wide_gen.fifo_burst_n_40 ),
        .O(awaddr_tmp[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(data1[7]),
        .I1(\bus_wide_gen.fifo_burst_n_40 ),
        .O(awaddr_tmp[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(data1[8]),
        .I1(\bus_wide_gen.fifo_burst_n_40 ),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(m_axi_m_V_AWADDR[4]),
        .I1(\m_axi_m_V_AWLEN[3] [1]),
        .I2(\m_axi_m_V_AWLEN[3] [0]),
        .I3(\m_axi_m_V_AWLEN[3] [2]),
        .I4(\m_axi_m_V_AWLEN[3] [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(m_axi_m_V_AWADDR[3]),
        .I1(\m_axi_m_V_AWLEN[3] [3]),
        .I2(\m_axi_m_V_AWLEN[3] [1]),
        .I3(\m_axi_m_V_AWLEN[3] [0]),
        .I4(\m_axi_m_V_AWLEN[3] [2]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(data1[9]),
        .I1(\bus_wide_gen.fifo_burst_n_40 ),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[10]),
        .Q(m_axi_m_V_AWADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[11]),
        .Q(m_axi_m_V_AWADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[12]),
        .Q(m_axi_m_V_AWADDR[10]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_m_V_AWADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_m_V_AWADDR[10:7]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[13]),
        .Q(m_axi_m_V_AWADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[14]),
        .Q(m_axi_m_V_AWADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[15]),
        .Q(m_axi_m_V_AWADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[16]),
        .Q(m_axi_m_V_AWADDR[14]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_m_V_AWADDR[14:11]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[17]),
        .Q(m_axi_m_V_AWADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[18]),
        .Q(m_axi_m_V_AWADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[19]),
        .Q(m_axi_m_V_AWADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[20]),
        .Q(m_axi_m_V_AWADDR[18]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_m_V_AWADDR[18:15]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[21]),
        .Q(m_axi_m_V_AWADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[22]),
        .Q(m_axi_m_V_AWADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[23]),
        .Q(m_axi_m_V_AWADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[24]),
        .Q(m_axi_m_V_AWADDR[22]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_m_V_AWADDR[22:19]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[25]),
        .Q(m_axi_m_V_AWADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[26]),
        .Q(m_axi_m_V_AWADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[27]),
        .Q(m_axi_m_V_AWADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[28]),
        .Q(m_axi_m_V_AWADDR[26]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_m_V_AWADDR[26:23]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[29]),
        .Q(m_axi_m_V_AWADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[2]),
        .Q(m_axi_m_V_AWADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[30]),
        .Q(m_axi_m_V_AWADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[31]),
        .Q(m_axi_m_V_AWADDR[29]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[31]_i_6 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[31]_i_6_n_2 ,\could_multi_bursts.awaddr_buf_reg[31]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,m_axi_m_V_AWADDR[29:27]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[3]),
        .Q(m_axi_m_V_AWADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[4]),
        .Q(m_axi_m_V_AWADDR[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({m_axi_m_V_AWADDR[2:0],1'b0}),
        .O(data1[4:1]),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[5]),
        .Q(m_axi_m_V_AWADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[6]),
        .Q(m_axi_m_V_AWADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[7]),
        .Q(m_axi_m_V_AWADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[8]),
        .Q(m_axi_m_V_AWADDR[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_m_V_AWADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_m_V_AWADDR[6:5],\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_0 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[9]),
        .Q(m_axi_m_V_AWADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(\m_axi_m_V_AWLEN[3] [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(\m_axi_m_V_AWLEN[3] [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(\m_axi_m_V_AWLEN[3] [2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(\m_axi_m_V_AWLEN[3] [3]),
        .R(SR));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(last_sect_buf0),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .R(\bus_wide_gen.fifo_burst_n_9 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .R(\bus_wide_gen.fifo_burst_n_9 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .R(\bus_wide_gen.fifo_burst_n_9 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .R(\bus_wide_gen.fifo_burst_n_9 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .R(\bus_wide_gen.fifo_burst_n_9 ));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .R(\bus_wide_gen.fifo_burst_n_9 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_42 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[15]_i_2 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[31]_i_2 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[4]_i_1 
       (.I0(\start_addr_reg_n_0_[4] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[7]_i_2 
       (.I0(\start_addr_reg_n_0_[5] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[7]_i_3 
       (.I0(\start_addr_reg_n_0_[4] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[7]_i_3_n_0 ));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_0_[11] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[11]_i_1 
       (.CI(\end_addr_buf_reg[7]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[11]_i_1_n_0 ,\end_addr_buf_reg[11]_i_1_n_1 ,\end_addr_buf_reg[11]_i_1_n_2 ,\end_addr_buf_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[11:8]),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] }));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[15]_i_1 
       (.CI(\end_addr_buf_reg[11]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[15]_i_1_n_0 ,\end_addr_buf_reg[15]_i_1_n_1 ,\end_addr_buf_reg[15]_i_1_n_2 ,\end_addr_buf_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\start_addr_reg_n_0_[12] }),
        .O(end_addr[15:12]),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\end_addr_buf[15]_i_2_n_0 }));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[19]_i_1 
       (.CI(\end_addr_buf_reg[15]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[19]_i_1_n_0 ,\end_addr_buf_reg[19]_i_1_n_1 ,\end_addr_buf_reg[19]_i_1_n_2 ,\end_addr_buf_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[19:16]),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] }));
  FDRE \end_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[1] ),
        .Q(\end_addr_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[23]_i_1 
       (.CI(\end_addr_buf_reg[19]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[23]_i_1_n_0 ,\end_addr_buf_reg[23]_i_1_n_1 ,\end_addr_buf_reg[23]_i_1_n_2 ,\end_addr_buf_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[23:20]),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] }));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[27]_i_1 
       (.CI(\end_addr_buf_reg[23]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[27]_i_1_n_0 ,\end_addr_buf_reg[27]_i_1_n_1 ,\end_addr_buf_reg[27]_i_1_n_2 ,\end_addr_buf_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[27:24]),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] }));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[2] ),
        .Q(\end_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[31]_i_1 
       (.CI(\end_addr_buf_reg[27]_i_1_n_0 ),
        .CO({\NLW_end_addr_buf_reg[31]_i_1_CO_UNCONNECTED [3],\end_addr_buf_reg[31]_i_1_n_1 ,\end_addr_buf_reg[31]_i_1_n_2 ,\end_addr_buf_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\start_addr_reg_n_0_[30] ,1'b0,1'b0}),
        .O(end_addr[31:28]),
        .S({\align_len_reg_n_0_[31] ,\end_addr_buf[31]_i_2_n_0 ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] }));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[3] ),
        .Q(\end_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_0_[7] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\end_addr_buf_reg[7]_i_1_n_0 ,\end_addr_buf_reg[7]_i_1_n_1 ,\end_addr_buf_reg[7]_i_1_n_2 ,\end_addr_buf_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\start_addr_reg_n_0_[5] ,\start_addr_reg_n_0_[4] }),
        .O({end_addr[7:5],\NLW_end_addr_buf_reg[7]_i_1_O_UNCONNECTED [0]}),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\end_addr_buf[7]_i_2_n_0 ,\end_addr_buf[7]_i_3_n_0 }));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_0_[9] ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized1 fifo_resp
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.last_sect_buf_reg (\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg_0(m_axi_m_V_BREADY),
        .in(invalid_len_event_reg2),
        .m_axi_m_V_BVALID(m_axi_m_V_BVALID),
        .next_resp(next_resp),
        .next_resp0(next_resp0),
        .push(push),
        .\sect_len_buf_reg[4] (\bus_wide_gen.fifo_burst_n_4 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.D({fifo_resp_to_user_n_4,fifo_resp_to_user_n_5,fifo_resp_to_user_n_6,fifo_resp_to_user_n_7,fifo_resp_to_user_n_8,fifo_resp_to_user_n_9,fifo_resp_to_user_n_10,fifo_resp_to_user_n_11,fifo_resp_to_user_n_12,fifo_resp_to_user_n_13,fifo_resp_to_user_n_14,fifo_resp_to_user_n_15,fifo_resp_to_user_n_16,fifo_resp_to_user_n_17}),
        .Q(Q),
        .SR(SR),
        .WEA(m_V_WVALID),
        .\ap_CS_fsm_reg[2] (buff_wdata_n_47),
        .\ap_CS_fsm_reg[2]_0 (buff_wdata_n_48),
        .\ap_CS_fsm_reg[2]_1 (buff_wdata_n_49),
        .\ap_CS_fsm_reg[2]_10 (buff_wdata_n_58),
        .\ap_CS_fsm_reg[2]_11 (buff_wdata_n_59),
        .\ap_CS_fsm_reg[2]_12 (buff_wdata_n_60),
        .\ap_CS_fsm_reg[2]_2 (buff_wdata_n_50),
        .\ap_CS_fsm_reg[2]_3 (buff_wdata_n_51),
        .\ap_CS_fsm_reg[2]_4 (buff_wdata_n_52),
        .\ap_CS_fsm_reg[2]_5 (buff_wdata_n_53),
        .\ap_CS_fsm_reg[2]_6 (buff_wdata_n_54),
        .\ap_CS_fsm_reg[2]_7 (buff_wdata_n_55),
        .\ap_CS_fsm_reg[2]_8 (buff_wdata_n_56),
        .\ap_CS_fsm_reg[2]_9 (buff_wdata_n_57),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .\ap_CS_fsm_reg[5] (\p_Val2_12_4_reg_1587_reg[14] ),
        .ap_block_pp0_stage1_11001(ap_block_pp0_stage1_11001),
        .ap_clk(ap_clk),
        .ap_condition_691(ap_condition_691),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_reg_ioackin_m_V_WREADY_reg(ap_reg_ioackin_m_V_WREADY_reg),
        .ap_reg_ioackin_m_V_WREADY_reg_0(fifo_resp_to_user_n_3),
        .ap_reg_ioackin_m_V_WREADY_reg_1(ap_reg_ioackin_m_V_WREADY_reg_0),
        .ap_rst_n(ap_rst_n),
        .full_n_reg_0(\mul1_reg_1399_reg[0] ),
        .m_V_BVALID(m_V_BVALID),
        .m_V_WREADY(m_V_WREADY),
        .m_axi_m_V_BREADY(m_axi_m_V_BREADY),
        .\p_Val2_12_3_reg_1660_reg[15] (\p_Val2_12_3_reg_1660_reg[15]_0 ),
        .\p_Val2_12_4_reg_1587_reg[15] (\p_Val2_12_4_reg_1587_reg[15]_0 ),
        .\p_Val2_12_5_reg_1670_reg[15] (\p_Val2_12_5_reg_1670_reg[15] ),
        .pop0(pop0),
        .push(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized0 fifo_wreq
       (.CO(last_sect),
        .D({fifo_wreq_n_9,fifo_wreq_n_10}),
        .O(sect_cnt0[18]),
        .Q({fifo_wreq_data,q__0[29],q__0[11],q__0[4:3]}),
        .S({fifo_wreq_n_13,fifo_wreq_n_14}),
        .SR(SR),
        .\align_len_reg[31] (fifo_wreq_n_2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.sect_handling_reg (\bus_wide_gen.fifo_burst_n_34 ),
        .\could_multi_bursts.sect_handling_reg_0 (\bus_wide_gen.fifo_burst_n_32 ),
        .\end_addr_buf_reg[31] (p_0_in0_in),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg({fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18}),
        .fifo_wreq_valid_buf_reg_0({fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21}),
        .fifo_wreq_valid_buf_reg_1(fifo_wreq_valid_buf_reg_n_0),
        .invalid_len_event_reg(fifo_wreq_n_12),
        .next_wreq(next_wreq),
        .pop0(pop0_0),
        .push(push_1),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .\sect_cnt_reg[19] ({\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] ,\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] ,\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] ,\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] ,\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] ,\sect_cnt_reg_n_0_[0] }),
        .\start_addr_reg[30] ({\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[12] }),
        .\state_reg[0] (rs2f_wreq_valid),
        .wreq_handling_reg(wreq_handling_reg_n_0));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_0),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_0,first_sect_carry_i_2_n_0,first_sect_carry_i_3_n_0,first_sect_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1_n_0,first_sect_carry__0_i_2_n_0,first_sect_carry__0_i_3_n_0}));
  LUT3 #(
    .INIT(8'h09)) 
    first_sect_carry__0_i_1
       (.I0(p_0_in_0[18]),
        .I1(\sect_cnt_reg_n_0_[18] ),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(first_sect_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    first_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_0_[17] ),
        .I1(\sect_cnt_reg_n_0_[16] ),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(first_sect_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_0_[14] ),
        .I1(\sect_cnt_reg_n_0_[13] ),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(first_sect_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_0_[11] ),
        .I1(\sect_cnt_reg_n_0_[10] ),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(first_sect_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_0_[8] ),
        .I1(\sect_cnt_reg_n_0_[7] ),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(first_sect_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[5] ),
        .I1(\sect_cnt_reg_n_0_[4] ),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(first_sect_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h1001)) 
    first_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_0_[2] ),
        .I1(\sect_cnt_reg_n_0_[1] ),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in_0[0]),
        .O(first_sect_carry_i_4_n_0));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_12),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_43 ),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21}));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],buff_wdata_n_84}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({buff_wdata_n_70,buff_wdata_n_71,buff_wdata_n_72,buff_wdata_n_73}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({1'b0,buff_wdata_n_61,buff_wdata_n_62,buff_wdata_n_63}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_reg_slice rs_wreq
       (.Q(Q[0]),
        .SR(SR),
        .ap_block_pp0_stage0_01001(ap_block_pp0_stage0_01001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_reg_ioackin_m_V_AWREADY1(ap_reg_ioackin_m_V_AWREADY1),
        .ap_reg_ioackin_m_V_AWREADY_reg(ap_reg_ioackin_m_V_AWREADY_reg),
        .ap_reg_ioackin_m_V_AWREADY_reg_0(ap_reg_ioackin_m_V_AWREADY_reg_0),
        .ap_reg_ioackin_m_V_AWREADY_reg_1(ap_reg_ioackin_m_V_AWREADY_reg_1),
        .ap_reg_ioackin_m_V_WREADY_reg(ap_reg_ioackin_m_V_WREADY_reg_0),
        .ap_reg_pp0_iter2_tmp_51_reg_1248(ap_reg_pp0_iter2_tmp_51_reg_1248),
        .ap_reg_pp0_iter3_tmp_67_reg_1358(ap_reg_pp0_iter3_tmp_67_reg_1358),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .m_V_WREADY(m_V_WREADY),
        .\mul1_reg_1399_reg[0] (\mul1_reg_1399_reg[0] ),
        .\neg_mul2_reg_1409_reg[60] (\neg_mul2_reg_1409_reg[60] ),
        .\neg_ti_reg_1634_reg[13] (rs_wreq_n_5),
        .\neg_ti_reg_1634_reg[13]_0 (\neg_ti_reg_1634_reg[13] ),
        .\p_Val2_7_reg_1597_reg[15] (\p_Val2_7_reg_1597_reg[15] ),
        .\p_Val2_7_reg_1597_reg[3] (\p_Val2_7_reg_1597_reg[3] ),
        .p_Val2_s_10_reg_1525(p_Val2_s_10_reg_1525),
        .push(push_1),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .s_ready_t_reg_0(rs2f_wreq_valid),
        .tmp_15_reg_1561(tmp_15_reg_1561));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[13]_i_1 
       (.I0(\sect_cnt_reg_n_0_[1] ),
        .I1(first_sect),
        .O(sect_addr[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[14]_i_1 
       (.I0(\sect_cnt_reg_n_0_[2] ),
        .I1(first_sect),
        .O(sect_addr[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[15]_i_1 
       (.I0(\sect_cnt_reg_n_0_[3] ),
        .I1(first_sect),
        .O(sect_addr[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[16]_i_1 
       (.I0(\sect_cnt_reg_n_0_[4] ),
        .I1(first_sect),
        .O(sect_addr[16]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[17]_i_1 
       (.I0(\sect_cnt_reg_n_0_[5] ),
        .I1(first_sect),
        .O(sect_addr[17]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[18]_i_1 
       (.I0(\sect_cnt_reg_n_0_[6] ),
        .I1(first_sect),
        .O(sect_addr[18]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[19]_i_1 
       (.I0(\sect_cnt_reg_n_0_[7] ),
        .I1(first_sect),
        .O(sect_addr[19]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[20]_i_1 
       (.I0(\sect_cnt_reg_n_0_[8] ),
        .I1(first_sect),
        .O(sect_addr[20]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[21]_i_1 
       (.I0(\sect_cnt_reg_n_0_[9] ),
        .I1(first_sect),
        .O(sect_addr[21]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[22]_i_1 
       (.I0(\sect_cnt_reg_n_0_[10] ),
        .I1(first_sect),
        .O(sect_addr[22]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[23]_i_1 
       (.I0(\sect_cnt_reg_n_0_[11] ),
        .I1(first_sect),
        .O(sect_addr[23]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[24]_i_1 
       (.I0(\sect_cnt_reg_n_0_[12] ),
        .I1(first_sect),
        .O(sect_addr[24]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[25]_i_1 
       (.I0(\sect_cnt_reg_n_0_[13] ),
        .I1(first_sect),
        .O(sect_addr[25]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[26]_i_1 
       (.I0(\sect_cnt_reg_n_0_[14] ),
        .I1(first_sect),
        .O(sect_addr[26]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[27]_i_1 
       (.I0(\sect_cnt_reg_n_0_[15] ),
        .I1(first_sect),
        .O(sect_addr[27]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[28]_i_1 
       (.I0(\sect_cnt_reg_n_0_[16] ),
        .I1(first_sect),
        .O(sect_addr[28]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[29]_i_1 
       (.I0(\sect_cnt_reg_n_0_[17] ),
        .I1(first_sect),
        .O(sect_addr[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[31]_i_2 
       (.I0(\sect_cnt_reg_n_0_[19] ),
        .I1(first_sect),
        .O(sect_addr[31]));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_56 ),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_55 ),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(\sect_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_10),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_6 ),
        .D(\bus_wide_gen.fifo_burst_n_22 ),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_6 ),
        .D(\bus_wide_gen.fifo_burst_n_21 ),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_6 ),
        .D(\bus_wide_gen.fifo_burst_n_20 ),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_6 ),
        .D(\bus_wide_gen.fifo_burst_n_19 ),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_6 ),
        .D(\bus_wide_gen.fifo_burst_n_18 ),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_6 ),
        .D(\bus_wide_gen.fifo_burst_n_17 ),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_6 ),
        .D(\bus_wide_gen.fifo_burst_n_16 ),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_6 ),
        .D(\bus_wide_gen.fifo_burst_n_15 ),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_9),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_6 ),
        .D(\bus_wide_gen.fifo_burst_n_14 ),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_6 ),
        .D(\bus_wide_gen.fifo_burst_n_31 ),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_6 ),
        .D(\bus_wide_gen.fifo_burst_n_30 ),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_6 ),
        .D(\bus_wide_gen.fifo_burst_n_29 ),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_6 ),
        .D(\bus_wide_gen.fifo_burst_n_28 ),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_6 ),
        .D(\bus_wide_gen.fifo_burst_n_27 ),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_6 ),
        .D(\bus_wide_gen.fifo_burst_n_26 ),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_6 ),
        .D(\bus_wide_gen.fifo_burst_n_25 ),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_6 ),
        .D(\bus_wide_gen.fifo_burst_n_24 ),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_6 ),
        .D(\bus_wide_gen.fifo_burst_n_23 ),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(SR));
  FDRE \sect_end_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_58 ),
        .Q(\sect_end_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_3 ),
        .D(\bus_wide_gen.fifo_burst_n_54 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_3 ),
        .D(\bus_wide_gen.fifo_burst_n_53 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_3 ),
        .D(\bus_wide_gen.fifo_burst_n_52 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_3 ),
        .D(\bus_wide_gen.fifo_burst_n_51 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_3 ),
        .D(\bus_wide_gen.fifo_burst_n_50 ),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_3 ),
        .D(\bus_wide_gen.fifo_burst_n_49 ),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_3 ),
        .D(\bus_wide_gen.fifo_burst_n_48 ),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_3 ),
        .D(\bus_wide_gen.fifo_burst_n_47 ),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_3 ),
        .D(\bus_wide_gen.fifo_burst_n_46 ),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_3 ),
        .D(\bus_wide_gen.fifo_burst_n_45 ),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[12] ),
        .Q(p_0_in_0[0]),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[30] ),
        .Q(p_0_in_0[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[4] ),
        .Q(\start_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[5] ),
        .Q(\start_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[11]),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[29]),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[3]),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[4]),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  LUT3 #(
    .INIT(8'h8B)) 
    \throttl_cnt[0]_i_1 
       (.I0(\m_axi_m_V_AWLEN[3] [0]),
        .I1(\throttl_cnt_reg[0]_0 ),
        .I2(\throttl_cnt_reg[0]_1 ),
        .O(\throttl_cnt_reg[0] ));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \throttl_cnt[7]_i_3 
       (.I0(\m_axi_m_V_AWLEN[3] [1]),
        .I1(\m_axi_m_V_AWLEN[3] [0]),
        .I2(\throttl_cnt_reg[6]_0 ),
        .I3(\m_axi_m_V_AWLEN[3] [3]),
        .I4(\m_axi_m_V_AWLEN[3] [2]),
        .O(\throttl_cnt_reg[0]_0 ));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_41 ),
        .Q(wreq_handling_reg_n_0),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_41bkb
   (buff9,
    in0,
    grp_fu_308_ce,
    ap_clk);
  output [86:0]buff9;
  input [14:0]in0;
  input grp_fu_308_ce;
  input ap_clk;

  wire ap_clk;
  wire [86:0]buff9;
  wire grp_fu_308_ce;
  wire [14:0]in0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_41bkb_MulnS_0 mixer_mul_47ns_41bkb_MulnS_0_U
       (.ap_clk(ap_clk),
        .buff9(buff9),
        .grp_fu_308_ce(grp_fu_308_ce),
        .in0(in0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_41bkb_MulnS_0
   (buff9,
    in0,
    grp_fu_308_ce,
    ap_clk);
  output [86:0]buff9;
  input [14:0]in0;
  input grp_fu_308_ce;
  input ap_clk;

  wire [33:0]a_reg0;
  wire ap_clk;
  wire [40:0]b_reg0;
  wire \buff0_reg[0]__1_n_0 ;
  wire \buff0_reg[10]__1_n_0 ;
  wire \buff0_reg[11]__1_n_0 ;
  wire \buff0_reg[12]__1_n_0 ;
  wire \buff0_reg[13]__1_n_0 ;
  wire \buff0_reg[14]__1_n_0 ;
  wire \buff0_reg[15]__1_n_0 ;
  wire \buff0_reg[16]__1_n_0 ;
  wire \buff0_reg[17]__1_n_0 ;
  wire \buff0_reg[1]__1_n_0 ;
  wire \buff0_reg[2]__1_n_0 ;
  wire \buff0_reg[3]__1_n_0 ;
  wire \buff0_reg[4]__1_n_0 ;
  wire \buff0_reg[5]__1_n_0 ;
  wire \buff0_reg[6]__1_n_0 ;
  wire \buff0_reg[7]__1_n_0 ;
  wire \buff0_reg[8]__1_n_0 ;
  wire \buff0_reg[9]__1_n_0 ;
  wire [16:0]buff0_reg__2;
  wire \buff0_reg_n_0_[0] ;
  wire \buff0_reg_n_0_[10] ;
  wire \buff0_reg_n_0_[11] ;
  wire \buff0_reg_n_0_[12] ;
  wire \buff0_reg_n_0_[13] ;
  wire \buff0_reg_n_0_[14] ;
  wire \buff0_reg_n_0_[15] ;
  wire \buff0_reg_n_0_[16] ;
  wire \buff0_reg_n_0_[18] ;
  wire \buff0_reg_n_0_[19] ;
  wire \buff0_reg_n_0_[1] ;
  wire \buff0_reg_n_0_[20] ;
  wire \buff0_reg_n_0_[21] ;
  wire \buff0_reg_n_0_[22] ;
  wire \buff0_reg_n_0_[23] ;
  wire \buff0_reg_n_0_[2] ;
  wire \buff0_reg_n_0_[3] ;
  wire \buff0_reg_n_0_[4] ;
  wire \buff0_reg_n_0_[5] ;
  wire \buff0_reg_n_0_[6] ;
  wire \buff0_reg_n_0_[7] ;
  wire \buff0_reg_n_0_[8] ;
  wire \buff0_reg_n_0_[9] ;
  wire \buff1_reg[0]__0_n_0 ;
  wire \buff1_reg[0]__1_srl3_n_0 ;
  wire \buff1_reg[0]__2_n_0 ;
  wire \buff1_reg[10]__0_n_0 ;
  wire \buff1_reg[10]__1_srl3_n_0 ;
  wire \buff1_reg[10]__2_n_0 ;
  wire \buff1_reg[11]__0_n_0 ;
  wire \buff1_reg[11]__1_srl3_n_0 ;
  wire \buff1_reg[11]__2_n_0 ;
  wire \buff1_reg[12]__0_n_0 ;
  wire \buff1_reg[12]__1_srl3_n_0 ;
  wire \buff1_reg[12]__2_n_0 ;
  wire \buff1_reg[13]__0_n_0 ;
  wire \buff1_reg[13]__2_n_0 ;
  wire \buff1_reg[14]__0_n_0 ;
  wire \buff1_reg[14]__1_n_0 ;
  wire \buff1_reg[15]__0_n_0 ;
  wire \buff1_reg[15]__1_n_0 ;
  wire \buff1_reg[16]__0_n_0 ;
  wire \buff1_reg[16]__1_n_0 ;
  wire \buff1_reg[1]__0_n_0 ;
  wire \buff1_reg[1]__1_srl3_n_0 ;
  wire \buff1_reg[1]__2_n_0 ;
  wire \buff1_reg[2]__0_n_0 ;
  wire \buff1_reg[2]__1_srl3_n_0 ;
  wire \buff1_reg[2]__2_n_0 ;
  wire \buff1_reg[3]__0_n_0 ;
  wire \buff1_reg[3]__1_srl3_n_0 ;
  wire \buff1_reg[3]__2_n_0 ;
  wire \buff1_reg[4]__0_n_0 ;
  wire \buff1_reg[4]__1_srl3_n_0 ;
  wire \buff1_reg[4]__2_n_0 ;
  wire \buff1_reg[5]__0_n_0 ;
  wire \buff1_reg[5]__1_srl3_n_0 ;
  wire \buff1_reg[5]__2_n_0 ;
  wire \buff1_reg[6]__0_n_0 ;
  wire \buff1_reg[6]__1_srl3_n_0 ;
  wire \buff1_reg[6]__2_n_0 ;
  wire \buff1_reg[7]__0_n_0 ;
  wire \buff1_reg[7]__1_srl3_n_0 ;
  wire \buff1_reg[7]__2_n_0 ;
  wire \buff1_reg[8]__0_n_0 ;
  wire \buff1_reg[8]__1_srl3_n_0 ;
  wire \buff1_reg[8]__2_n_0 ;
  wire \buff1_reg[9]__0_n_0 ;
  wire \buff1_reg[9]__1_srl3_n_0 ;
  wire \buff1_reg[9]__2_n_0 ;
  wire [23:0]buff1_reg__1;
  wire [16:0]\^buff2_reg ;
  wire \buff2_reg[0]__1_n_0 ;
  wire \buff2_reg[0]__2_n_0 ;
  wire \buff2_reg[10]__1_n_0 ;
  wire \buff2_reg[10]__2_n_0 ;
  wire \buff2_reg[11]__1_n_0 ;
  wire \buff2_reg[11]__2_n_0 ;
  wire \buff2_reg[12]__1_n_0 ;
  wire \buff2_reg[12]__2_n_0 ;
  wire \buff2_reg[13]__1_n_0 ;
  wire \buff2_reg[14]__0_n_0 ;
  wire \buff2_reg[15]__0_n_0 ;
  wire \buff2_reg[16]__0_n_0 ;
  wire \buff2_reg[17]__0_n_0 ;
  wire \buff2_reg[1]__1_n_0 ;
  wire \buff2_reg[1]__2_n_0 ;
  wire \buff2_reg[2]__1_n_0 ;
  wire \buff2_reg[2]__2_n_0 ;
  wire \buff2_reg[3]__1_n_0 ;
  wire \buff2_reg[3]__2_n_0 ;
  wire \buff2_reg[4]__1_n_0 ;
  wire \buff2_reg[4]__2_n_0 ;
  wire \buff2_reg[5]__1_n_0 ;
  wire \buff2_reg[5]__2_n_0 ;
  wire \buff2_reg[6]__1_n_0 ;
  wire \buff2_reg[6]__2_n_0 ;
  wire \buff2_reg[7]__1_n_0 ;
  wire \buff2_reg[7]__2_n_0 ;
  wire \buff2_reg[8]__1_n_0 ;
  wire \buff2_reg[8]__2_n_0 ;
  wire \buff2_reg[9]__1_n_0 ;
  wire \buff2_reg[9]__2_n_0 ;
  wire \buff2_reg_n_0_[18] ;
  wire \buff2_reg_n_0_[19] ;
  wire \buff2_reg_n_0_[20] ;
  wire \buff2_reg_n_0_[21] ;
  wire \buff2_reg_n_0_[22] ;
  wire \buff2_reg_n_0_[23] ;
  wire buff2_reg_n_100;
  wire buff2_reg_n_101;
  wire buff2_reg_n_102;
  wire buff2_reg_n_103;
  wire buff2_reg_n_104;
  wire buff2_reg_n_105;
  wire buff2_reg_n_106;
  wire buff2_reg_n_107;
  wire buff2_reg_n_108;
  wire buff2_reg_n_109;
  wire buff2_reg_n_110;
  wire buff2_reg_n_111;
  wire buff2_reg_n_112;
  wire buff2_reg_n_113;
  wire buff2_reg_n_114;
  wire buff2_reg_n_115;
  wire buff2_reg_n_116;
  wire buff2_reg_n_117;
  wire buff2_reg_n_118;
  wire buff2_reg_n_119;
  wire buff2_reg_n_120;
  wire buff2_reg_n_121;
  wire buff2_reg_n_122;
  wire buff2_reg_n_123;
  wire buff2_reg_n_124;
  wire buff2_reg_n_125;
  wire buff2_reg_n_126;
  wire buff2_reg_n_127;
  wire buff2_reg_n_128;
  wire buff2_reg_n_129;
  wire buff2_reg_n_130;
  wire buff2_reg_n_131;
  wire buff2_reg_n_132;
  wire buff2_reg_n_133;
  wire buff2_reg_n_134;
  wire buff2_reg_n_135;
  wire buff2_reg_n_136;
  wire buff2_reg_n_137;
  wire buff2_reg_n_138;
  wire buff2_reg_n_139;
  wire buff2_reg_n_140;
  wire buff2_reg_n_141;
  wire buff2_reg_n_142;
  wire buff2_reg_n_143;
  wire buff2_reg_n_144;
  wire buff2_reg_n_145;
  wire buff2_reg_n_146;
  wire buff2_reg_n_147;
  wire buff2_reg_n_148;
  wire buff2_reg_n_149;
  wire buff2_reg_n_150;
  wire buff2_reg_n_151;
  wire buff2_reg_n_152;
  wire buff2_reg_n_153;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire buff2_reg_n_92;
  wire buff2_reg_n_93;
  wire buff2_reg_n_94;
  wire buff2_reg_n_95;
  wire buff2_reg_n_96;
  wire buff2_reg_n_97;
  wire buff2_reg_n_98;
  wire buff2_reg_n_99;
  wire [23:0]buff3_reg;
  wire buff3_reg__0_n_106;
  wire buff3_reg__0_n_107;
  wire buff3_reg__0_n_108;
  wire buff3_reg__0_n_109;
  wire buff3_reg__0_n_110;
  wire buff3_reg__0_n_111;
  wire buff3_reg__0_n_112;
  wire buff3_reg__0_n_113;
  wire buff3_reg__0_n_114;
  wire buff3_reg__0_n_115;
  wire buff3_reg__0_n_116;
  wire buff3_reg__0_n_117;
  wire buff3_reg__0_n_118;
  wire buff3_reg__0_n_119;
  wire buff3_reg__0_n_120;
  wire buff3_reg__0_n_121;
  wire buff3_reg__0_n_122;
  wire buff3_reg__0_n_123;
  wire buff3_reg__0_n_124;
  wire buff3_reg__0_n_125;
  wire buff3_reg__0_n_126;
  wire buff3_reg__0_n_127;
  wire buff3_reg__0_n_128;
  wire buff3_reg__0_n_129;
  wire buff3_reg__0_n_130;
  wire buff3_reg__0_n_131;
  wire buff3_reg__0_n_132;
  wire buff3_reg__0_n_133;
  wire buff3_reg__0_n_134;
  wire buff3_reg__0_n_135;
  wire buff3_reg__0_n_136;
  wire buff3_reg__0_n_137;
  wire buff3_reg__0_n_138;
  wire buff3_reg__0_n_139;
  wire buff3_reg__0_n_140;
  wire buff3_reg__0_n_141;
  wire buff3_reg__0_n_142;
  wire buff3_reg__0_n_143;
  wire buff3_reg__0_n_144;
  wire buff3_reg__0_n_145;
  wire buff3_reg__0_n_146;
  wire buff3_reg__0_n_147;
  wire buff3_reg__0_n_148;
  wire buff3_reg__0_n_149;
  wire buff3_reg__0_n_150;
  wire buff3_reg__0_n_151;
  wire buff3_reg__0_n_152;
  wire buff3_reg__0_n_153;
  wire buff4_reg__0_n_100;
  wire buff4_reg__0_n_101;
  wire buff4_reg__0_n_102;
  wire buff4_reg__0_n_103;
  wire buff4_reg__0_n_104;
  wire buff4_reg__0_n_105;
  wire buff4_reg__0_n_106;
  wire buff4_reg__0_n_107;
  wire buff4_reg__0_n_108;
  wire buff4_reg__0_n_109;
  wire buff4_reg__0_n_110;
  wire buff4_reg__0_n_111;
  wire buff4_reg__0_n_112;
  wire buff4_reg__0_n_113;
  wire buff4_reg__0_n_114;
  wire buff4_reg__0_n_115;
  wire buff4_reg__0_n_116;
  wire buff4_reg__0_n_117;
  wire buff4_reg__0_n_118;
  wire buff4_reg__0_n_119;
  wire buff4_reg__0_n_120;
  wire buff4_reg__0_n_121;
  wire buff4_reg__0_n_122;
  wire buff4_reg__0_n_123;
  wire buff4_reg__0_n_124;
  wire buff4_reg__0_n_125;
  wire buff4_reg__0_n_126;
  wire buff4_reg__0_n_127;
  wire buff4_reg__0_n_128;
  wire buff4_reg__0_n_129;
  wire buff4_reg__0_n_130;
  wire buff4_reg__0_n_131;
  wire buff4_reg__0_n_132;
  wire buff4_reg__0_n_133;
  wire buff4_reg__0_n_134;
  wire buff4_reg__0_n_135;
  wire buff4_reg__0_n_136;
  wire buff4_reg__0_n_137;
  wire buff4_reg__0_n_138;
  wire buff4_reg__0_n_139;
  wire buff4_reg__0_n_140;
  wire buff4_reg__0_n_141;
  wire buff4_reg__0_n_142;
  wire buff4_reg__0_n_143;
  wire buff4_reg__0_n_144;
  wire buff4_reg__0_n_145;
  wire buff4_reg__0_n_146;
  wire buff4_reg__0_n_147;
  wire buff4_reg__0_n_148;
  wire buff4_reg__0_n_149;
  wire buff4_reg__0_n_150;
  wire buff4_reg__0_n_151;
  wire buff4_reg__0_n_152;
  wire buff4_reg__0_n_153;
  wire buff4_reg__0_n_58;
  wire buff4_reg__0_n_59;
  wire buff4_reg__0_n_60;
  wire buff4_reg__0_n_61;
  wire buff4_reg__0_n_62;
  wire buff4_reg__0_n_63;
  wire buff4_reg__0_n_64;
  wire buff4_reg__0_n_65;
  wire buff4_reg__0_n_66;
  wire buff4_reg__0_n_67;
  wire buff4_reg__0_n_68;
  wire buff4_reg__0_n_69;
  wire buff4_reg__0_n_70;
  wire buff4_reg__0_n_71;
  wire buff4_reg__0_n_72;
  wire buff4_reg__0_n_73;
  wire buff4_reg__0_n_74;
  wire buff4_reg__0_n_75;
  wire buff4_reg__0_n_76;
  wire buff4_reg__0_n_77;
  wire buff4_reg__0_n_78;
  wire buff4_reg__0_n_79;
  wire buff4_reg__0_n_80;
  wire buff4_reg__0_n_81;
  wire buff4_reg__0_n_82;
  wire buff4_reg__0_n_83;
  wire buff4_reg__0_n_84;
  wire buff4_reg__0_n_85;
  wire buff4_reg__0_n_86;
  wire buff4_reg__0_n_87;
  wire buff4_reg__0_n_88;
  wire buff4_reg__0_n_89;
  wire buff4_reg__0_n_90;
  wire buff4_reg__0_n_91;
  wire buff4_reg__0_n_92;
  wire buff4_reg__0_n_93;
  wire buff4_reg__0_n_94;
  wire buff4_reg__0_n_95;
  wire buff4_reg__0_n_96;
  wire buff4_reg__0_n_97;
  wire buff4_reg__0_n_98;
  wire buff4_reg__0_n_99;
  wire buff5_reg__1_n_106;
  wire buff5_reg__1_n_107;
  wire buff5_reg__1_n_108;
  wire buff5_reg__1_n_109;
  wire buff5_reg__1_n_110;
  wire buff5_reg__1_n_111;
  wire buff5_reg__1_n_112;
  wire buff5_reg__1_n_113;
  wire buff5_reg__1_n_114;
  wire buff5_reg__1_n_115;
  wire buff5_reg__1_n_116;
  wire buff5_reg__1_n_117;
  wire buff5_reg__1_n_118;
  wire buff5_reg__1_n_119;
  wire buff5_reg__1_n_120;
  wire buff5_reg__1_n_121;
  wire buff5_reg__1_n_122;
  wire buff5_reg__1_n_123;
  wire buff5_reg__1_n_124;
  wire buff5_reg__1_n_125;
  wire buff5_reg__1_n_126;
  wire buff5_reg__1_n_127;
  wire buff5_reg__1_n_128;
  wire buff5_reg__1_n_129;
  wire buff5_reg__1_n_130;
  wire buff5_reg__1_n_131;
  wire buff5_reg__1_n_132;
  wire buff5_reg__1_n_133;
  wire buff5_reg__1_n_134;
  wire buff5_reg__1_n_135;
  wire buff5_reg__1_n_136;
  wire buff5_reg__1_n_137;
  wire buff5_reg__1_n_138;
  wire buff5_reg__1_n_139;
  wire buff5_reg__1_n_140;
  wire buff5_reg__1_n_141;
  wire buff5_reg__1_n_142;
  wire buff5_reg__1_n_143;
  wire buff5_reg__1_n_144;
  wire buff5_reg__1_n_145;
  wire buff5_reg__1_n_146;
  wire buff5_reg__1_n_147;
  wire buff5_reg__1_n_148;
  wire buff5_reg__1_n_149;
  wire buff5_reg__1_n_150;
  wire buff5_reg__1_n_151;
  wire buff5_reg__1_n_152;
  wire buff5_reg__1_n_153;
  wire buff6_reg__1_n_10;
  wire buff6_reg__1_n_100;
  wire buff6_reg__1_n_101;
  wire buff6_reg__1_n_102;
  wire buff6_reg__1_n_103;
  wire buff6_reg__1_n_104;
  wire buff6_reg__1_n_105;
  wire buff6_reg__1_n_106;
  wire buff6_reg__1_n_107;
  wire buff6_reg__1_n_108;
  wire buff6_reg__1_n_109;
  wire buff6_reg__1_n_11;
  wire buff6_reg__1_n_110;
  wire buff6_reg__1_n_111;
  wire buff6_reg__1_n_112;
  wire buff6_reg__1_n_113;
  wire buff6_reg__1_n_114;
  wire buff6_reg__1_n_115;
  wire buff6_reg__1_n_116;
  wire buff6_reg__1_n_117;
  wire buff6_reg__1_n_118;
  wire buff6_reg__1_n_119;
  wire buff6_reg__1_n_12;
  wire buff6_reg__1_n_120;
  wire buff6_reg__1_n_121;
  wire buff6_reg__1_n_122;
  wire buff6_reg__1_n_123;
  wire buff6_reg__1_n_124;
  wire buff6_reg__1_n_125;
  wire buff6_reg__1_n_126;
  wire buff6_reg__1_n_127;
  wire buff6_reg__1_n_128;
  wire buff6_reg__1_n_129;
  wire buff6_reg__1_n_13;
  wire buff6_reg__1_n_130;
  wire buff6_reg__1_n_131;
  wire buff6_reg__1_n_132;
  wire buff6_reg__1_n_133;
  wire buff6_reg__1_n_134;
  wire buff6_reg__1_n_135;
  wire buff6_reg__1_n_136;
  wire buff6_reg__1_n_137;
  wire buff6_reg__1_n_138;
  wire buff6_reg__1_n_139;
  wire buff6_reg__1_n_14;
  wire buff6_reg__1_n_140;
  wire buff6_reg__1_n_141;
  wire buff6_reg__1_n_142;
  wire buff6_reg__1_n_143;
  wire buff6_reg__1_n_144;
  wire buff6_reg__1_n_145;
  wire buff6_reg__1_n_146;
  wire buff6_reg__1_n_147;
  wire buff6_reg__1_n_148;
  wire buff6_reg__1_n_149;
  wire buff6_reg__1_n_15;
  wire buff6_reg__1_n_150;
  wire buff6_reg__1_n_151;
  wire buff6_reg__1_n_152;
  wire buff6_reg__1_n_153;
  wire buff6_reg__1_n_16;
  wire buff6_reg__1_n_17;
  wire buff6_reg__1_n_18;
  wire buff6_reg__1_n_19;
  wire buff6_reg__1_n_20;
  wire buff6_reg__1_n_21;
  wire buff6_reg__1_n_22;
  wire buff6_reg__1_n_23;
  wire buff6_reg__1_n_58;
  wire buff6_reg__1_n_59;
  wire buff6_reg__1_n_6;
  wire buff6_reg__1_n_60;
  wire buff6_reg__1_n_61;
  wire buff6_reg__1_n_62;
  wire buff6_reg__1_n_63;
  wire buff6_reg__1_n_64;
  wire buff6_reg__1_n_65;
  wire buff6_reg__1_n_66;
  wire buff6_reg__1_n_67;
  wire buff6_reg__1_n_68;
  wire buff6_reg__1_n_69;
  wire buff6_reg__1_n_7;
  wire buff6_reg__1_n_70;
  wire buff6_reg__1_n_71;
  wire buff6_reg__1_n_72;
  wire buff6_reg__1_n_73;
  wire buff6_reg__1_n_74;
  wire buff6_reg__1_n_75;
  wire buff6_reg__1_n_76;
  wire buff6_reg__1_n_77;
  wire buff6_reg__1_n_78;
  wire buff6_reg__1_n_79;
  wire buff6_reg__1_n_8;
  wire buff6_reg__1_n_80;
  wire buff6_reg__1_n_81;
  wire buff6_reg__1_n_82;
  wire buff6_reg__1_n_83;
  wire buff6_reg__1_n_84;
  wire buff6_reg__1_n_85;
  wire buff6_reg__1_n_86;
  wire buff6_reg__1_n_87;
  wire buff6_reg__1_n_88;
  wire buff6_reg__1_n_89;
  wire buff6_reg__1_n_9;
  wire buff6_reg__1_n_90;
  wire buff6_reg__1_n_91;
  wire buff6_reg__1_n_92;
  wire buff6_reg__1_n_93;
  wire buff6_reg__1_n_94;
  wire buff6_reg__1_n_95;
  wire buff6_reg__1_n_96;
  wire buff6_reg__1_n_97;
  wire buff6_reg__1_n_98;
  wire buff6_reg__1_n_99;
  wire [86:51]buff7_reg;
  wire buff7_reg__2_n_58;
  wire buff7_reg__2_n_59;
  wire buff7_reg__2_n_60;
  wire buff7_reg__2_n_61;
  wire buff7_reg__2_n_62;
  wire buff7_reg__2_n_63;
  wire buff7_reg__2_n_64;
  wire buff7_reg__2_n_65;
  wire buff7_reg__2_n_66;
  wire buff7_reg__2_n_67;
  wire buff7_reg__2_n_68;
  wire buff7_reg__2_n_69;
  wire [86:51]buff8;
  wire [86:0]buff9;
  wire grp_fu_308_ce;
  (* RTL_KEEP = "true" *) wire [14:0]in0;
  (* RTL_KEEP = "true" *) wire n_0_0;
  (* RTL_KEEP = "true" *) wire n_0_1;
  (* RTL_KEEP = "true" *) wire n_0_10;
  (* RTL_KEEP = "true" *) wire n_0_11;
  (* RTL_KEEP = "true" *) wire n_0_12;
  (* RTL_KEEP = "true" *) wire n_0_13;
  (* RTL_KEEP = "true" *) wire n_0_14;
  (* RTL_KEEP = "true" *) wire n_0_15;
  (* RTL_KEEP = "true" *) wire n_0_16;
  (* RTL_KEEP = "true" *) wire n_0_17;
  (* RTL_KEEP = "true" *) wire n_0_18;
  (* RTL_KEEP = "true" *) wire n_0_19;
  (* RTL_KEEP = "true" *) wire n_0_2;
  (* RTL_KEEP = "true" *) wire n_0_20;
  (* RTL_KEEP = "true" *) wire n_0_21;
  (* RTL_KEEP = "true" *) wire n_0_22;
  (* RTL_KEEP = "true" *) wire n_0_23;
  (* RTL_KEEP = "true" *) wire n_0_24;
  (* RTL_KEEP = "true" *) wire n_0_25;
  (* RTL_KEEP = "true" *) wire n_0_26;
  (* RTL_KEEP = "true" *) wire n_0_27;
  (* RTL_KEEP = "true" *) wire n_0_28;
  (* RTL_KEEP = "true" *) wire n_0_29;
  (* RTL_KEEP = "true" *) wire n_0_3;
  (* RTL_KEEP = "true" *) wire n_0_30;
  (* RTL_KEEP = "true" *) wire n_0_31;
  (* RTL_KEEP = "true" *) wire n_0_32;
  (* RTL_KEEP = "true" *) wire n_0_33;
  (* RTL_KEEP = "true" *) wire n_0_34;
  (* RTL_KEEP = "true" *) wire n_0_35;
  (* RTL_KEEP = "true" *) wire n_0_36;
  (* RTL_KEEP = "true" *) wire n_0_37;
  (* RTL_KEEP = "true" *) wire n_0_38;
  (* RTL_KEEP = "true" *) wire n_0_39;
  (* RTL_KEEP = "true" *) wire n_0_4;
  (* RTL_KEEP = "true" *) wire n_0_40;
  (* RTL_KEEP = "true" *) wire n_0_41;
  (* RTL_KEEP = "true" *) wire n_0_42;
  (* RTL_KEEP = "true" *) wire n_0_43;
  (* RTL_KEEP = "true" *) wire n_0_44;
  (* RTL_KEEP = "true" *) wire n_0_45;
  (* RTL_KEEP = "true" *) wire n_0_46;
  (* RTL_KEEP = "true" *) wire n_0_47;
  (* RTL_KEEP = "true" *) wire n_0_48;
  (* RTL_KEEP = "true" *) wire n_0_49;
  (* RTL_KEEP = "true" *) wire n_0_5;
  (* RTL_KEEP = "true" *) wire n_0_50;
  (* RTL_KEEP = "true" *) wire n_0_51;
  (* RTL_KEEP = "true" *) wire n_0_52;
  (* RTL_KEEP = "true" *) wire n_0_53;
  (* RTL_KEEP = "true" *) wire n_0_54;
  (* RTL_KEEP = "true" *) wire n_0_55;
  (* RTL_KEEP = "true" *) wire n_0_56;
  (* RTL_KEEP = "true" *) wire n_0_57;
  (* RTL_KEEP = "true" *) wire n_0_58;
  (* RTL_KEEP = "true" *) wire n_0_59;
  (* RTL_KEEP = "true" *) wire n_0_6;
  (* RTL_KEEP = "true" *) wire n_0_60;
  (* RTL_KEEP = "true" *) wire n_0_61;
  (* RTL_KEEP = "true" *) wire n_0_62;
  (* RTL_KEEP = "true" *) wire n_0_63;
  (* RTL_KEEP = "true" *) wire n_0_64;
  (* RTL_KEEP = "true" *) wire n_0_65;
  (* RTL_KEEP = "true" *) wire n_0_66;
  (* RTL_KEEP = "true" *) wire n_0_67;
  (* RTL_KEEP = "true" *) wire n_0_68;
  (* RTL_KEEP = "true" *) wire n_0_69;
  (* RTL_KEEP = "true" *) wire n_0_7;
  (* RTL_KEEP = "true" *) wire n_0_70;
  (* RTL_KEEP = "true" *) wire n_0_71;
  (* RTL_KEEP = "true" *) wire n_0_72;
  (* RTL_KEEP = "true" *) wire n_0_8;
  (* RTL_KEEP = "true" *) wire n_0_9;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff3_reg__0_P_UNCONNECTED;
  wire NLW_buff4_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff5_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff5_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff5_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff5_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff5_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff5_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff5_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff5_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff5_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff5_reg__1_P_UNCONNECTED;
  wire NLW_buff6_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff6_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff6_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff6_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff6_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff6_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff6_reg__1_ACOUT_UNCONNECTED;
  wire [3:0]NLW_buff6_reg__1_CARRYOUT_UNCONNECTED;
  wire NLW_buff7_reg__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff7_reg__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff7_reg__2_OVERFLOW_UNCONNECTED;
  wire NLW_buff7_reg__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff7_reg__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff7_reg__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff7_reg__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff7_reg__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff7_reg__2_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff7_reg__2_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_72),
        .Q(a_reg0[0]),
        .R(1'b0));
  FDRE \a_reg0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_62),
        .Q(a_reg0[10]),
        .R(1'b0));
  FDRE \a_reg0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_61),
        .Q(a_reg0[11]),
        .R(1'b0));
  FDRE \a_reg0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_60),
        .Q(a_reg0[12]),
        .R(1'b0));
  FDRE \a_reg0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_59),
        .Q(a_reg0[13]),
        .R(1'b0));
  FDRE \a_reg0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_58),
        .Q(a_reg0[14]),
        .R(1'b0));
  FDRE \a_reg0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_57),
        .Q(a_reg0[15]),
        .R(1'b0));
  FDRE \a_reg0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_56),
        .Q(a_reg0[16]),
        .R(1'b0));
  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_55),
        .Q(a_reg0[17]),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_54),
        .Q(a_reg0[18]),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_53),
        .Q(a_reg0[19]),
        .R(1'b0));
  FDRE \a_reg0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_71),
        .Q(a_reg0[1]),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_52),
        .Q(a_reg0[20]),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_51),
        .Q(a_reg0[21]),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_50),
        .Q(a_reg0[22]),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_49),
        .Q(a_reg0[23]),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_48),
        .Q(a_reg0[24]),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_47),
        .Q(a_reg0[25]),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_46),
        .Q(a_reg0[26]),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_45),
        .Q(a_reg0[27]),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_44),
        .Q(a_reg0[28]),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_43),
        .Q(a_reg0[29]),
        .R(1'b0));
  FDRE \a_reg0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_70),
        .Q(a_reg0[2]),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_42),
        .Q(a_reg0[30]),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_41),
        .Q(a_reg0[31]),
        .R(1'b0));
  FDRE \a_reg0_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_40),
        .Q(a_reg0[32]),
        .R(1'b0));
  FDRE \a_reg0_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_39),
        .Q(a_reg0[33]),
        .R(1'b0));
  FDRE \a_reg0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_69),
        .Q(a_reg0[3]),
        .R(1'b0));
  FDRE \a_reg0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_68),
        .Q(a_reg0[4]),
        .R(1'b0));
  FDRE \a_reg0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_67),
        .Q(a_reg0[5]),
        .R(1'b0));
  FDRE \a_reg0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_66),
        .Q(a_reg0[6]),
        .R(1'b0));
  FDRE \a_reg0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_65),
        .Q(a_reg0[7]),
        .R(1'b0));
  FDRE \a_reg0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_64),
        .Q(a_reg0[8]),
        .R(1'b0));
  FDRE \a_reg0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_63),
        .Q(a_reg0[9]),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_25),
        .Q(b_reg0[0]),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_15),
        .Q(b_reg0[10]),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_14),
        .Q(b_reg0[11]),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_13),
        .Q(b_reg0[12]),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_12),
        .Q(b_reg0[13]),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_11),
        .Q(b_reg0[14]),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_10),
        .Q(b_reg0[15]),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_9),
        .Q(b_reg0[16]),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_8),
        .Q(b_reg0[17]),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_7),
        .Q(b_reg0[18]),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_6),
        .Q(b_reg0[19]),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_24),
        .Q(b_reg0[1]),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_5),
        .Q(b_reg0[20]),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_4),
        .Q(b_reg0[21]),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_3),
        .Q(b_reg0[22]),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_2),
        .Q(b_reg0[23]),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_1),
        .Q(b_reg0[24]),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_0),
        .Q(b_reg0[25]),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[0]),
        .Q(b_reg0[26]),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[1]),
        .Q(b_reg0[27]),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[2]),
        .Q(b_reg0[28]),
        .R(1'b0));
  FDRE \b_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[3]),
        .Q(b_reg0[29]),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_23),
        .Q(b_reg0[2]),
        .R(1'b0));
  FDRE \b_reg0_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[4]),
        .Q(b_reg0[30]),
        .R(1'b0));
  FDRE \b_reg0_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[5]),
        .Q(b_reg0[31]),
        .R(1'b0));
  FDRE \b_reg0_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[6]),
        .Q(b_reg0[32]),
        .R(1'b0));
  FDRE \b_reg0_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[7]),
        .Q(b_reg0[33]),
        .R(1'b0));
  FDRE \b_reg0_reg[34] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[8]),
        .Q(b_reg0[34]),
        .R(1'b0));
  FDRE \b_reg0_reg[35] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[9]),
        .Q(b_reg0[35]),
        .R(1'b0));
  FDRE \b_reg0_reg[36] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[10]),
        .Q(b_reg0[36]),
        .R(1'b0));
  FDRE \b_reg0_reg[37] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[11]),
        .Q(b_reg0[37]),
        .R(1'b0));
  FDRE \b_reg0_reg[38] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[12]),
        .Q(b_reg0[38]),
        .R(1'b0));
  FDRE \b_reg0_reg[39] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[13]),
        .Q(b_reg0[39]),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_22),
        .Q(b_reg0[3]),
        .R(1'b0));
  FDRE \b_reg0_reg[40] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[14]),
        .Q(b_reg0[40]),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_21),
        .Q(b_reg0[4]),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_20),
        .Q(b_reg0[5]),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_19),
        .Q(b_reg0[6]),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_18),
        .Q(b_reg0[7]),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_17),
        .Q(b_reg0[8]),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_16),
        .Q(b_reg0[9]),
        .R(1'b0));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(a_reg0[17]),
        .Q(\buff0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[0]),
        .Q(buff0_reg__2[0]),
        .R(1'b0));
  FDRE \buff0_reg[0]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[17]),
        .Q(\buff0_reg[0]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(a_reg0[27]),
        .Q(\buff0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[10]),
        .Q(buff0_reg__2[10]),
        .R(1'b0));
  FDRE \buff0_reg[10]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[27]),
        .Q(\buff0_reg[10]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(a_reg0[28]),
        .Q(\buff0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[11]),
        .Q(buff0_reg__2[11]),
        .R(1'b0));
  FDRE \buff0_reg[11]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[28]),
        .Q(\buff0_reg[11]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(a_reg0[29]),
        .Q(\buff0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[12]),
        .Q(buff0_reg__2[12]),
        .R(1'b0));
  FDRE \buff0_reg[12]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[29]),
        .Q(\buff0_reg[12]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(a_reg0[30]),
        .Q(\buff0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[13]),
        .Q(buff0_reg__2[13]),
        .R(1'b0));
  FDRE \buff0_reg[13]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[30]),
        .Q(\buff0_reg[13]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(a_reg0[31]),
        .Q(\buff0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[14]),
        .Q(buff0_reg__2[14]),
        .R(1'b0));
  FDRE \buff0_reg[14]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[31]),
        .Q(\buff0_reg[14]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(a_reg0[32]),
        .Q(\buff0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[15]),
        .Q(buff0_reg__2[15]),
        .R(1'b0));
  FDRE \buff0_reg[15]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[32]),
        .Q(\buff0_reg[15]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(a_reg0[33]),
        .Q(\buff0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[16]),
        .Q(buff0_reg__2[16]),
        .R(1'b0));
  FDRE \buff0_reg[16]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[33]),
        .Q(\buff0_reg[16]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[17]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[34]),
        .Q(\buff0_reg[17]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[35]),
        .Q(\buff0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \buff0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[36]),
        .Q(\buff0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(a_reg0[18]),
        .Q(\buff0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[1]),
        .Q(buff0_reg__2[1]),
        .R(1'b0));
  FDRE \buff0_reg[1]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[18]),
        .Q(\buff0_reg[1]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[37]),
        .Q(\buff0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \buff0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[38]),
        .Q(\buff0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \buff0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[39]),
        .Q(\buff0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \buff0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[40]),
        .Q(\buff0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(a_reg0[19]),
        .Q(\buff0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[2]),
        .Q(buff0_reg__2[2]),
        .R(1'b0));
  FDRE \buff0_reg[2]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[19]),
        .Q(\buff0_reg[2]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(a_reg0[20]),
        .Q(\buff0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[3]),
        .Q(buff0_reg__2[3]),
        .R(1'b0));
  FDRE \buff0_reg[3]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[20]),
        .Q(\buff0_reg[3]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(a_reg0[21]),
        .Q(\buff0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[4]),
        .Q(buff0_reg__2[4]),
        .R(1'b0));
  FDRE \buff0_reg[4]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[21]),
        .Q(\buff0_reg[4]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(a_reg0[22]),
        .Q(\buff0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[5]),
        .Q(buff0_reg__2[5]),
        .R(1'b0));
  FDRE \buff0_reg[5]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[22]),
        .Q(\buff0_reg[5]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(a_reg0[23]),
        .Q(\buff0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[6]),
        .Q(buff0_reg__2[6]),
        .R(1'b0));
  FDRE \buff0_reg[6]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[23]),
        .Q(\buff0_reg[6]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(a_reg0[24]),
        .Q(\buff0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[7]),
        .Q(buff0_reg__2[7]),
        .R(1'b0));
  FDRE \buff0_reg[7]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[24]),
        .Q(\buff0_reg[7]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(a_reg0[25]),
        .Q(\buff0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[8]),
        .Q(buff0_reg__2[8]),
        .R(1'b0));
  FDRE \buff0_reg[8]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[25]),
        .Q(\buff0_reg[8]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(a_reg0[26]),
        .Q(\buff0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[9]),
        .Q(buff0_reg__2[9]),
        .R(1'b0));
  FDRE \buff0_reg[9]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(b_reg0[26]),
        .Q(\buff0_reg[9]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[0]__1_n_0 ),
        .Q(buff1_reg__1[0]),
        .R(1'b0));
  FDRE \buff1_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[0] ),
        .Q(\buff1_reg[0]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg[0]__1_srl3 " *) 
  SRL16E \buff1_reg[0]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_38),
        .Q(\buff1_reg[0]__1_srl3_n_0 ));
  FDRE \buff1_reg[0]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[0]),
        .Q(\buff1_reg[0]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[10]__1_n_0 ),
        .Q(buff1_reg__1[10]),
        .R(1'b0));
  FDRE \buff1_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[10] ),
        .Q(\buff1_reg[10]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg[10]__1_srl3 " *) 
  SRL16E \buff1_reg[10]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_28),
        .Q(\buff1_reg[10]__1_srl3_n_0 ));
  FDRE \buff1_reg[10]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[10]),
        .Q(\buff1_reg[10]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[11]__1_n_0 ),
        .Q(buff1_reg__1[11]),
        .R(1'b0));
  FDRE \buff1_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[11] ),
        .Q(\buff1_reg[11]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg[11]__1_srl3 " *) 
  SRL16E \buff1_reg[11]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_27),
        .Q(\buff1_reg[11]__1_srl3_n_0 ));
  FDRE \buff1_reg[11]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[11]),
        .Q(\buff1_reg[11]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[12]__1_n_0 ),
        .Q(buff1_reg__1[12]),
        .R(1'b0));
  FDRE \buff1_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[12] ),
        .Q(\buff1_reg[12]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg[12]__1_srl3 " *) 
  SRL16E \buff1_reg[12]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_26),
        .Q(\buff1_reg[12]__1_srl3_n_0 ));
  FDRE \buff1_reg[12]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[12]),
        .Q(\buff1_reg[12]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[13]__1_n_0 ),
        .Q(buff1_reg__1[13]),
        .R(1'b0));
  FDRE \buff1_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[13] ),
        .Q(\buff1_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[13]),
        .Q(\buff1_reg[13]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[14]__1_n_0 ),
        .Q(buff1_reg__1[14]),
        .R(1'b0));
  FDRE \buff1_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[14] ),
        .Q(\buff1_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[14]),
        .Q(\buff1_reg[14]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[15]__1_n_0 ),
        .Q(buff1_reg__1[15]),
        .R(1'b0));
  FDRE \buff1_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[15] ),
        .Q(\buff1_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[15]),
        .Q(\buff1_reg[15]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[16]__1_n_0 ),
        .Q(buff1_reg__1[16]),
        .R(1'b0));
  FDRE \buff1_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[16] ),
        .Q(\buff1_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[16]),
        .Q(\buff1_reg[16]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[17]__1_n_0 ),
        .Q(buff1_reg__1[17]),
        .R(1'b0));
  FDRE \buff1_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[18] ),
        .Q(buff1_reg__1[18]),
        .R(1'b0));
  FDRE \buff1_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[19] ),
        .Q(buff1_reg__1[19]),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[1]__1_n_0 ),
        .Q(buff1_reg__1[1]),
        .R(1'b0));
  FDRE \buff1_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[1] ),
        .Q(\buff1_reg[1]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg[1]__1_srl3 " *) 
  SRL16E \buff1_reg[1]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_37),
        .Q(\buff1_reg[1]__1_srl3_n_0 ));
  FDRE \buff1_reg[1]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[1]),
        .Q(\buff1_reg[1]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[20] ),
        .Q(buff1_reg__1[20]),
        .R(1'b0));
  FDRE \buff1_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[21] ),
        .Q(buff1_reg__1[21]),
        .R(1'b0));
  FDRE \buff1_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[22] ),
        .Q(buff1_reg__1[22]),
        .R(1'b0));
  FDRE \buff1_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[23] ),
        .Q(buff1_reg__1[23]),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[2]__1_n_0 ),
        .Q(buff1_reg__1[2]),
        .R(1'b0));
  FDRE \buff1_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[2] ),
        .Q(\buff1_reg[2]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg[2]__1_srl3 " *) 
  SRL16E \buff1_reg[2]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_36),
        .Q(\buff1_reg[2]__1_srl3_n_0 ));
  FDRE \buff1_reg[2]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[2]),
        .Q(\buff1_reg[2]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[3]__1_n_0 ),
        .Q(buff1_reg__1[3]),
        .R(1'b0));
  FDRE \buff1_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[3] ),
        .Q(\buff1_reg[3]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg[3]__1_srl3 " *) 
  SRL16E \buff1_reg[3]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_35),
        .Q(\buff1_reg[3]__1_srl3_n_0 ));
  FDRE \buff1_reg[3]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[3]),
        .Q(\buff1_reg[3]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[4]__1_n_0 ),
        .Q(buff1_reg__1[4]),
        .R(1'b0));
  FDRE \buff1_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[4] ),
        .Q(\buff1_reg[4]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg[4]__1_srl3 " *) 
  SRL16E \buff1_reg[4]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_34),
        .Q(\buff1_reg[4]__1_srl3_n_0 ));
  FDRE \buff1_reg[4]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[4]),
        .Q(\buff1_reg[4]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[5]__1_n_0 ),
        .Q(buff1_reg__1[5]),
        .R(1'b0));
  FDRE \buff1_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[5] ),
        .Q(\buff1_reg[5]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg[5]__1_srl3 " *) 
  SRL16E \buff1_reg[5]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_33),
        .Q(\buff1_reg[5]__1_srl3_n_0 ));
  FDRE \buff1_reg[5]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[5]),
        .Q(\buff1_reg[5]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[6]__1_n_0 ),
        .Q(buff1_reg__1[6]),
        .R(1'b0));
  FDRE \buff1_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[6] ),
        .Q(\buff1_reg[6]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg[6]__1_srl3 " *) 
  SRL16E \buff1_reg[6]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_32),
        .Q(\buff1_reg[6]__1_srl3_n_0 ));
  FDRE \buff1_reg[6]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[6]),
        .Q(\buff1_reg[6]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[7]__1_n_0 ),
        .Q(buff1_reg__1[7]),
        .R(1'b0));
  FDRE \buff1_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[7] ),
        .Q(\buff1_reg[7]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg[7]__1_srl3 " *) 
  SRL16E \buff1_reg[7]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_31),
        .Q(\buff1_reg[7]__1_srl3_n_0 ));
  FDRE \buff1_reg[7]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[7]),
        .Q(\buff1_reg[7]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[8]__1_n_0 ),
        .Q(buff1_reg__1[8]),
        .R(1'b0));
  FDRE \buff1_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[8] ),
        .Q(\buff1_reg[8]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg[8]__1_srl3 " *) 
  SRL16E \buff1_reg[8]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_30),
        .Q(\buff1_reg[8]__1_srl3_n_0 ));
  FDRE \buff1_reg[8]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[8]),
        .Q(\buff1_reg[8]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[9]__1_n_0 ),
        .Q(buff1_reg__1[9]),
        .R(1'b0));
  FDRE \buff1_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[9] ),
        .Q(\buff1_reg[9]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff1_reg[9]__1_srl3 " *) 
  SRL16E \buff1_reg[9]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_29),
        .Q(\buff1_reg[9]__1_srl3_n_0 ));
  FDRE \buff1_reg[9]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[9]),
        .Q(\buff1_reg[9]__2_n_0 ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_56,n_0_57,n_0_58,n_0_59,n_0_60,n_0_61,n_0_62,n_0_63,n_0_64,n_0_65,n_0_66,n_0_67,n_0_68,n_0_69,n_0_70,n_0_71,n_0_72}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_9,n_0_10,n_0_11,n_0_12,n_0_13,n_0_14,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,buff2_reg_n_92,buff2_reg_n_93,buff2_reg_n_94,buff2_reg_n_95,buff2_reg_n_96,buff2_reg_n_97,buff2_reg_n_98,buff2_reg_n_99,buff2_reg_n_100,buff2_reg_n_101,buff2_reg_n_102,buff2_reg_n_103,buff2_reg_n_104,buff2_reg_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff2_reg_n_106,buff2_reg_n_107,buff2_reg_n_108,buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[0]__2_n_0 ),
        .Q(\^buff2_reg [0]),
        .R(1'b0));
  FDRE \buff2_reg[0]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[0]),
        .Q(\buff2_reg[0]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[0]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[0]__1_srl3_n_0 ),
        .Q(\buff2_reg[0]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[10]__2_n_0 ),
        .Q(\^buff2_reg [10]),
        .R(1'b0));
  FDRE \buff2_reg[10]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[10]),
        .Q(\buff2_reg[10]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[10]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[10]__1_srl3_n_0 ),
        .Q(\buff2_reg[10]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[11]__2_n_0 ),
        .Q(\^buff2_reg [11]),
        .R(1'b0));
  FDRE \buff2_reg[11]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[11]),
        .Q(\buff2_reg[11]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[11]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[11]__1_srl3_n_0 ),
        .Q(\buff2_reg[11]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[12]__2_n_0 ),
        .Q(\^buff2_reg [12]),
        .R(1'b0));
  FDRE \buff2_reg[12]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[12]),
        .Q(\buff2_reg[12]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[12]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[12]__1_srl3_n_0 ),
        .Q(\buff2_reg[12]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[13]__2_n_0 ),
        .Q(\^buff2_reg [13]),
        .R(1'b0));
  FDRE \buff2_reg[13]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[13]),
        .Q(\buff2_reg[13]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[14]__1_n_0 ),
        .Q(\^buff2_reg [14]),
        .R(1'b0));
  FDRE \buff2_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[14]),
        .Q(\buff2_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[15]__1_n_0 ),
        .Q(\^buff2_reg [15]),
        .R(1'b0));
  FDRE \buff2_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[15]),
        .Q(\buff2_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[16]__1_n_0 ),
        .Q(\^buff2_reg [16]),
        .R(1'b0));
  FDRE \buff2_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[16]),
        .Q(\buff2_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[17]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[17]),
        .Q(\buff2_reg[17]__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[18]),
        .Q(\buff2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \buff2_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[19]),
        .Q(\buff2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \buff2_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[1]__2_n_0 ),
        .Q(\^buff2_reg [1]),
        .R(1'b0));
  FDRE \buff2_reg[1]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[1]),
        .Q(\buff2_reg[1]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[1]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[1]__1_srl3_n_0 ),
        .Q(\buff2_reg[1]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[20]),
        .Q(\buff2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \buff2_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[21]),
        .Q(\buff2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \buff2_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[22]),
        .Q(\buff2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \buff2_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[23]),
        .Q(\buff2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \buff2_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[2]__2_n_0 ),
        .Q(\^buff2_reg [2]),
        .R(1'b0));
  FDRE \buff2_reg[2]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[2]),
        .Q(\buff2_reg[2]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[2]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[2]__1_srl3_n_0 ),
        .Q(\buff2_reg[2]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[3]__2_n_0 ),
        .Q(\^buff2_reg [3]),
        .R(1'b0));
  FDRE \buff2_reg[3]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[3]),
        .Q(\buff2_reg[3]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[3]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[3]__1_srl3_n_0 ),
        .Q(\buff2_reg[3]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[4]__2_n_0 ),
        .Q(\^buff2_reg [4]),
        .R(1'b0));
  FDRE \buff2_reg[4]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[4]),
        .Q(\buff2_reg[4]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[4]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[4]__1_srl3_n_0 ),
        .Q(\buff2_reg[4]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[5]__2_n_0 ),
        .Q(\^buff2_reg [5]),
        .R(1'b0));
  FDRE \buff2_reg[5]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[5]),
        .Q(\buff2_reg[5]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[5]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[5]__1_srl3_n_0 ),
        .Q(\buff2_reg[5]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[6]__2_n_0 ),
        .Q(\^buff2_reg [6]),
        .R(1'b0));
  FDRE \buff2_reg[6]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[6]),
        .Q(\buff2_reg[6]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[6]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[6]__1_srl3_n_0 ),
        .Q(\buff2_reg[6]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[7]__2_n_0 ),
        .Q(\^buff2_reg [7]),
        .R(1'b0));
  FDRE \buff2_reg[7]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[7]),
        .Q(\buff2_reg[7]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[7]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[7]__1_srl3_n_0 ),
        .Q(\buff2_reg[7]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[8]__2_n_0 ),
        .Q(\^buff2_reg [8]),
        .R(1'b0));
  FDRE \buff2_reg[8]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[8]),
        .Q(\buff2_reg[8]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[8]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[8]__1_srl3_n_0 ),
        .Q(\buff2_reg[8]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[9]__2_n_0 ),
        .Q(\^buff2_reg [9]),
        .R(1'b0));
  FDRE \buff2_reg[9]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[9]),
        .Q(\buff2_reg[9]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[9]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[9]__1_srl3_n_0 ),
        .Q(\buff2_reg[9]__2_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[0]__1_n_0 ),
        .Q(buff3_reg[0]),
        .R(1'b0));
  FDRE \buff3_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[10]__1_n_0 ),
        .Q(buff3_reg[10]),
        .R(1'b0));
  FDRE \buff3_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[11]__1_n_0 ),
        .Q(buff3_reg[11]),
        .R(1'b0));
  FDRE \buff3_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[12]__1_n_0 ),
        .Q(buff3_reg[12]),
        .R(1'b0));
  FDRE \buff3_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[13]__1_n_0 ),
        .Q(buff3_reg[13]),
        .R(1'b0));
  FDRE \buff3_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[14]__0_n_0 ),
        .Q(buff3_reg[14]),
        .R(1'b0));
  FDRE \buff3_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[15]__0_n_0 ),
        .Q(buff3_reg[15]),
        .R(1'b0));
  FDRE \buff3_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[16]__0_n_0 ),
        .Q(buff3_reg[16]),
        .R(1'b0));
  FDRE \buff3_reg[17]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[17]__0_n_0 ),
        .Q(buff3_reg[17]),
        .R(1'b0));
  FDRE \buff3_reg[18]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[18] ),
        .Q(buff3_reg[18]),
        .R(1'b0));
  FDRE \buff3_reg[19]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[19] ),
        .Q(buff3_reg[19]),
        .R(1'b0));
  FDRE \buff3_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[1]__1_n_0 ),
        .Q(buff3_reg[1]),
        .R(1'b0));
  FDRE \buff3_reg[20]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[20] ),
        .Q(buff3_reg[20]),
        .R(1'b0));
  FDRE \buff3_reg[21]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[21] ),
        .Q(buff3_reg[21]),
        .R(1'b0));
  FDRE \buff3_reg[22]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[22] ),
        .Q(buff3_reg[22]),
        .R(1'b0));
  FDRE \buff3_reg[23]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[23] ),
        .Q(buff3_reg[23]),
        .R(1'b0));
  FDRE \buff3_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[2]__1_n_0 ),
        .Q(buff3_reg[2]),
        .R(1'b0));
  FDRE \buff3_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[3]__1_n_0 ),
        .Q(buff3_reg[3]),
        .R(1'b0));
  FDRE \buff3_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[4]__1_n_0 ),
        .Q(buff3_reg[4]),
        .R(1'b0));
  FDRE \buff3_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[5]__1_n_0 ),
        .Q(buff3_reg[5]),
        .R(1'b0));
  FDRE \buff3_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[6]__1_n_0 ),
        .Q(buff3_reg[6]),
        .R(1'b0));
  FDRE \buff3_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[7]__1_n_0 ),
        .Q(buff3_reg[7]),
        .R(1'b0));
  FDRE \buff3_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[8]__1_n_0 ),
        .Q(buff3_reg[8]),
        .R(1'b0));
  FDRE \buff3_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[9]__1_n_0 ),
        .Q(buff3_reg[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__0
       (.A({b_reg0[40],b_reg0[40],b_reg0[40],b_reg0[40],b_reg0[40],b_reg0[40],b_reg0[40:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,a_reg0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff3_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg_n_106,buff2_reg_n_107,buff2_reg_n_108,buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153}),
        .PCOUT({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff0_reg_n_0_[16] ,\buff0_reg_n_0_[15] ,\buff0_reg_n_0_[14] ,\buff0_reg_n_0_[13] ,\buff0_reg_n_0_[12] ,\buff0_reg_n_0_[11] ,\buff0_reg_n_0_[10] ,\buff0_reg_n_0_[9] ,\buff0_reg_n_0_[8] ,\buff0_reg_n_0_[7] ,\buff0_reg_n_0_[6] ,\buff0_reg_n_0_[5] ,\buff0_reg_n_0_[4] ,\buff0_reg_n_0_[3] ,\buff0_reg_n_0_[2] ,\buff0_reg_n_0_[1] ,\buff0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff4_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,buff0_reg__2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff4_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff4_reg__0_n_58,buff4_reg__0_n_59,buff4_reg__0_n_60,buff4_reg__0_n_61,buff4_reg__0_n_62,buff4_reg__0_n_63,buff4_reg__0_n_64,buff4_reg__0_n_65,buff4_reg__0_n_66,buff4_reg__0_n_67,buff4_reg__0_n_68,buff4_reg__0_n_69,buff4_reg__0_n_70,buff4_reg__0_n_71,buff4_reg__0_n_72,buff4_reg__0_n_73,buff4_reg__0_n_74,buff4_reg__0_n_75,buff4_reg__0_n_76,buff4_reg__0_n_77,buff4_reg__0_n_78,buff4_reg__0_n_79,buff4_reg__0_n_80,buff4_reg__0_n_81,buff4_reg__0_n_82,buff4_reg__0_n_83,buff4_reg__0_n_84,buff4_reg__0_n_85,buff4_reg__0_n_86,buff4_reg__0_n_87,buff4_reg__0_n_88,buff4_reg__0_n_89,buff4_reg__0_n_90,buff4_reg__0_n_91,buff4_reg__0_n_92,buff4_reg__0_n_93,buff4_reg__0_n_94,buff4_reg__0_n_95,buff4_reg__0_n_96,buff4_reg__0_n_97,buff4_reg__0_n_98,buff4_reg__0_n_99,buff4_reg__0_n_100,buff4_reg__0_n_101,buff4_reg__0_n_102,buff4_reg__0_n_103,buff4_reg__0_n_104,buff4_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff4_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .PCOUT({buff4_reg__0_n_106,buff4_reg__0_n_107,buff4_reg__0_n_108,buff4_reg__0_n_109,buff4_reg__0_n_110,buff4_reg__0_n_111,buff4_reg__0_n_112,buff4_reg__0_n_113,buff4_reg__0_n_114,buff4_reg__0_n_115,buff4_reg__0_n_116,buff4_reg__0_n_117,buff4_reg__0_n_118,buff4_reg__0_n_119,buff4_reg__0_n_120,buff4_reg__0_n_121,buff4_reg__0_n_122,buff4_reg__0_n_123,buff4_reg__0_n_124,buff4_reg__0_n_125,buff4_reg__0_n_126,buff4_reg__0_n_127,buff4_reg__0_n_128,buff4_reg__0_n_129,buff4_reg__0_n_130,buff4_reg__0_n_131,buff4_reg__0_n_132,buff4_reg__0_n_133,buff4_reg__0_n_134,buff4_reg__0_n_135,buff4_reg__0_n_136,buff4_reg__0_n_137,buff4_reg__0_n_138,buff4_reg__0_n_139,buff4_reg__0_n_140,buff4_reg__0_n_141,buff4_reg__0_n_142,buff4_reg__0_n_143,buff4_reg__0_n_144,buff4_reg__0_n_145,buff4_reg__0_n_146,buff4_reg__0_n_147,buff4_reg__0_n_148,buff4_reg__0_n_149,buff4_reg__0_n_150,buff4_reg__0_n_151,buff4_reg__0_n_152,buff4_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff5_reg__1
       (.A({buff1_reg__1[23],buff1_reg__1[23],buff1_reg__1[23],buff1_reg__1[23],buff1_reg__1[23],buff1_reg__1[23],buff1_reg__1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff5_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\buff1_reg[16]__0_n_0 ,\buff1_reg[15]__0_n_0 ,\buff1_reg[14]__0_n_0 ,\buff1_reg[13]__0_n_0 ,\buff1_reg[12]__0_n_0 ,\buff1_reg[11]__0_n_0 ,\buff1_reg[10]__0_n_0 ,\buff1_reg[9]__0_n_0 ,\buff1_reg[8]__0_n_0 ,\buff1_reg[7]__0_n_0 ,\buff1_reg[6]__0_n_0 ,\buff1_reg[5]__0_n_0 ,\buff1_reg[4]__0_n_0 ,\buff1_reg[3]__0_n_0 ,\buff1_reg[2]__0_n_0 ,\buff1_reg[1]__0_n_0 ,\buff1_reg[0]__0_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff5_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff5_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff5_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff5_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff5_reg__1_OVERFLOW_UNCONNECTED),
        .P(NLW_buff5_reg__1_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff5_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff5_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff4_reg__0_n_106,buff4_reg__0_n_107,buff4_reg__0_n_108,buff4_reg__0_n_109,buff4_reg__0_n_110,buff4_reg__0_n_111,buff4_reg__0_n_112,buff4_reg__0_n_113,buff4_reg__0_n_114,buff4_reg__0_n_115,buff4_reg__0_n_116,buff4_reg__0_n_117,buff4_reg__0_n_118,buff4_reg__0_n_119,buff4_reg__0_n_120,buff4_reg__0_n_121,buff4_reg__0_n_122,buff4_reg__0_n_123,buff4_reg__0_n_124,buff4_reg__0_n_125,buff4_reg__0_n_126,buff4_reg__0_n_127,buff4_reg__0_n_128,buff4_reg__0_n_129,buff4_reg__0_n_130,buff4_reg__0_n_131,buff4_reg__0_n_132,buff4_reg__0_n_133,buff4_reg__0_n_134,buff4_reg__0_n_135,buff4_reg__0_n_136,buff4_reg__0_n_137,buff4_reg__0_n_138,buff4_reg__0_n_139,buff4_reg__0_n_140,buff4_reg__0_n_141,buff4_reg__0_n_142,buff4_reg__0_n_143,buff4_reg__0_n_144,buff4_reg__0_n_145,buff4_reg__0_n_146,buff4_reg__0_n_147,buff4_reg__0_n_148,buff4_reg__0_n_149,buff4_reg__0_n_150,buff4_reg__0_n_151,buff4_reg__0_n_152,buff4_reg__0_n_153}),
        .PCOUT({buff5_reg__1_n_106,buff5_reg__1_n_107,buff5_reg__1_n_108,buff5_reg__1_n_109,buff5_reg__1_n_110,buff5_reg__1_n_111,buff5_reg__1_n_112,buff5_reg__1_n_113,buff5_reg__1_n_114,buff5_reg__1_n_115,buff5_reg__1_n_116,buff5_reg__1_n_117,buff5_reg__1_n_118,buff5_reg__1_n_119,buff5_reg__1_n_120,buff5_reg__1_n_121,buff5_reg__1_n_122,buff5_reg__1_n_123,buff5_reg__1_n_124,buff5_reg__1_n_125,buff5_reg__1_n_126,buff5_reg__1_n_127,buff5_reg__1_n_128,buff5_reg__1_n_129,buff5_reg__1_n_130,buff5_reg__1_n_131,buff5_reg__1_n_132,buff5_reg__1_n_133,buff5_reg__1_n_134,buff5_reg__1_n_135,buff5_reg__1_n_136,buff5_reg__1_n_137,buff5_reg__1_n_138,buff5_reg__1_n_139,buff5_reg__1_n_140,buff5_reg__1_n_141,buff5_reg__1_n_142,buff5_reg__1_n_143,buff5_reg__1_n_144,buff5_reg__1_n_145,buff5_reg__1_n_146,buff5_reg__1_n_147,buff5_reg__1_n_148,buff5_reg__1_n_149,buff5_reg__1_n_150,buff5_reg__1_n_151,buff5_reg__1_n_152,buff5_reg__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff5_reg__1_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff6_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\^buff2_reg }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff6_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,\buff2_reg[12]__2_n_0 ,\buff2_reg[11]__2_n_0 ,\buff2_reg[10]__2_n_0 ,\buff2_reg[9]__2_n_0 ,\buff2_reg[8]__2_n_0 ,\buff2_reg[7]__2_n_0 ,\buff2_reg[6]__2_n_0 ,\buff2_reg[5]__2_n_0 ,\buff2_reg[4]__2_n_0 ,\buff2_reg[3]__2_n_0 ,\buff2_reg[2]__2_n_0 ,\buff2_reg[1]__2_n_0 ,\buff2_reg[0]__2_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT({buff6_reg__1_n_6,buff6_reg__1_n_7,buff6_reg__1_n_8,buff6_reg__1_n_9,buff6_reg__1_n_10,buff6_reg__1_n_11,buff6_reg__1_n_12,buff6_reg__1_n_13,buff6_reg__1_n_14,buff6_reg__1_n_15,buff6_reg__1_n_16,buff6_reg__1_n_17,buff6_reg__1_n_18,buff6_reg__1_n_19,buff6_reg__1_n_20,buff6_reg__1_n_21,buff6_reg__1_n_22,buff6_reg__1_n_23}),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff6_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff6_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff6_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff6_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff6_reg__1_n_58,buff6_reg__1_n_59,buff6_reg__1_n_60,buff6_reg__1_n_61,buff6_reg__1_n_62,buff6_reg__1_n_63,buff6_reg__1_n_64,buff6_reg__1_n_65,buff6_reg__1_n_66,buff6_reg__1_n_67,buff6_reg__1_n_68,buff6_reg__1_n_69,buff6_reg__1_n_70,buff6_reg__1_n_71,buff6_reg__1_n_72,buff6_reg__1_n_73,buff6_reg__1_n_74,buff6_reg__1_n_75,buff6_reg__1_n_76,buff6_reg__1_n_77,buff6_reg__1_n_78,buff6_reg__1_n_79,buff6_reg__1_n_80,buff6_reg__1_n_81,buff6_reg__1_n_82,buff6_reg__1_n_83,buff6_reg__1_n_84,buff6_reg__1_n_85,buff6_reg__1_n_86,buff6_reg__1_n_87,buff6_reg__1_n_88,buff6_reg__1_n_89,buff6_reg__1_n_90,buff6_reg__1_n_91,buff6_reg__1_n_92,buff6_reg__1_n_93,buff6_reg__1_n_94,buff6_reg__1_n_95,buff6_reg__1_n_96,buff6_reg__1_n_97,buff6_reg__1_n_98,buff6_reg__1_n_99,buff6_reg__1_n_100,buff6_reg__1_n_101,buff6_reg__1_n_102,buff6_reg__1_n_103,buff6_reg__1_n_104,buff6_reg__1_n_105}),
        .PATTERNBDETECT(NLW_buff6_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff6_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff5_reg__1_n_106,buff5_reg__1_n_107,buff5_reg__1_n_108,buff5_reg__1_n_109,buff5_reg__1_n_110,buff5_reg__1_n_111,buff5_reg__1_n_112,buff5_reg__1_n_113,buff5_reg__1_n_114,buff5_reg__1_n_115,buff5_reg__1_n_116,buff5_reg__1_n_117,buff5_reg__1_n_118,buff5_reg__1_n_119,buff5_reg__1_n_120,buff5_reg__1_n_121,buff5_reg__1_n_122,buff5_reg__1_n_123,buff5_reg__1_n_124,buff5_reg__1_n_125,buff5_reg__1_n_126,buff5_reg__1_n_127,buff5_reg__1_n_128,buff5_reg__1_n_129,buff5_reg__1_n_130,buff5_reg__1_n_131,buff5_reg__1_n_132,buff5_reg__1_n_133,buff5_reg__1_n_134,buff5_reg__1_n_135,buff5_reg__1_n_136,buff5_reg__1_n_137,buff5_reg__1_n_138,buff5_reg__1_n_139,buff5_reg__1_n_140,buff5_reg__1_n_141,buff5_reg__1_n_142,buff5_reg__1_n_143,buff5_reg__1_n_144,buff5_reg__1_n_145,buff5_reg__1_n_146,buff5_reg__1_n_147,buff5_reg__1_n_148,buff5_reg__1_n_149,buff5_reg__1_n_150,buff5_reg__1_n_151,buff5_reg__1_n_152,buff5_reg__1_n_153}),
        .PCOUT({buff6_reg__1_n_106,buff6_reg__1_n_107,buff6_reg__1_n_108,buff6_reg__1_n_109,buff6_reg__1_n_110,buff6_reg__1_n_111,buff6_reg__1_n_112,buff6_reg__1_n_113,buff6_reg__1_n_114,buff6_reg__1_n_115,buff6_reg__1_n_116,buff6_reg__1_n_117,buff6_reg__1_n_118,buff6_reg__1_n_119,buff6_reg__1_n_120,buff6_reg__1_n_121,buff6_reg__1_n_122,buff6_reg__1_n_123,buff6_reg__1_n_124,buff6_reg__1_n_125,buff6_reg__1_n_126,buff6_reg__1_n_127,buff6_reg__1_n_128,buff6_reg__1_n_129,buff6_reg__1_n_130,buff6_reg__1_n_131,buff6_reg__1_n_132,buff6_reg__1_n_133,buff6_reg__1_n_134,buff6_reg__1_n_135,buff6_reg__1_n_136,buff6_reg__1_n_137,buff6_reg__1_n_138,buff6_reg__1_n_139,buff6_reg__1_n_140,buff6_reg__1_n_141,buff6_reg__1_n_142,buff6_reg__1_n_143,buff6_reg__1_n_144,buff6_reg__1_n_145,buff6_reg__1_n_146,buff6_reg__1_n_147,buff6_reg__1_n_148,buff6_reg__1_n_149,buff6_reg__1_n_150,buff6_reg__1_n_151,buff6_reg__1_n_152,buff6_reg__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff6_reg__1_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff7_reg__2
       (.A({buff3_reg[23],buff3_reg[23],buff3_reg[23],buff3_reg[23],buff3_reg[23],buff3_reg[23],buff3_reg}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff7_reg__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({buff6_reg__1_n_6,buff6_reg__1_n_7,buff6_reg__1_n_8,buff6_reg__1_n_9,buff6_reg__1_n_10,buff6_reg__1_n_11,buff6_reg__1_n_12,buff6_reg__1_n_13,buff6_reg__1_n_14,buff6_reg__1_n_15,buff6_reg__1_n_16,buff6_reg__1_n_17,buff6_reg__1_n_18,buff6_reg__1_n_19,buff6_reg__1_n_20,buff6_reg__1_n_21,buff6_reg__1_n_22,buff6_reg__1_n_23}),
        .BCOUT(NLW_buff7_reg__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff7_reg__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff7_reg__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff7_reg__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff7_reg__2_OVERFLOW_UNCONNECTED),
        .P({buff7_reg__2_n_58,buff7_reg__2_n_59,buff7_reg__2_n_60,buff7_reg__2_n_61,buff7_reg__2_n_62,buff7_reg__2_n_63,buff7_reg__2_n_64,buff7_reg__2_n_65,buff7_reg__2_n_66,buff7_reg__2_n_67,buff7_reg__2_n_68,buff7_reg__2_n_69,buff7_reg}),
        .PATTERNBDETECT(NLW_buff7_reg__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff7_reg__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff6_reg__1_n_106,buff6_reg__1_n_107,buff6_reg__1_n_108,buff6_reg__1_n_109,buff6_reg__1_n_110,buff6_reg__1_n_111,buff6_reg__1_n_112,buff6_reg__1_n_113,buff6_reg__1_n_114,buff6_reg__1_n_115,buff6_reg__1_n_116,buff6_reg__1_n_117,buff6_reg__1_n_118,buff6_reg__1_n_119,buff6_reg__1_n_120,buff6_reg__1_n_121,buff6_reg__1_n_122,buff6_reg__1_n_123,buff6_reg__1_n_124,buff6_reg__1_n_125,buff6_reg__1_n_126,buff6_reg__1_n_127,buff6_reg__1_n_128,buff6_reg__1_n_129,buff6_reg__1_n_130,buff6_reg__1_n_131,buff6_reg__1_n_132,buff6_reg__1_n_133,buff6_reg__1_n_134,buff6_reg__1_n_135,buff6_reg__1_n_136,buff6_reg__1_n_137,buff6_reg__1_n_138,buff6_reg__1_n_139,buff6_reg__1_n_140,buff6_reg__1_n_141,buff6_reg__1_n_142,buff6_reg__1_n_143,buff6_reg__1_n_144,buff6_reg__1_n_145,buff6_reg__1_n_146,buff6_reg__1_n_147,buff6_reg__1_n_148,buff6_reg__1_n_149,buff6_reg__1_n_150,buff6_reg__1_n_151,buff6_reg__1_n_152,buff6_reg__1_n_153}),
        .PCOUT(NLW_buff7_reg__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff7_reg__2_UNDERFLOW_UNCONNECTED));
  FDRE \buff8_reg[51] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[51]),
        .Q(buff8[51]),
        .R(1'b0));
  FDRE \buff8_reg[52] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[52]),
        .Q(buff8[52]),
        .R(1'b0));
  FDRE \buff8_reg[53] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[53]),
        .Q(buff8[53]),
        .R(1'b0));
  FDRE \buff8_reg[54] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[54]),
        .Q(buff8[54]),
        .R(1'b0));
  FDRE \buff8_reg[55] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[55]),
        .Q(buff8[55]),
        .R(1'b0));
  FDRE \buff8_reg[56] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[56]),
        .Q(buff8[56]),
        .R(1'b0));
  FDRE \buff8_reg[57] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[57]),
        .Q(buff8[57]),
        .R(1'b0));
  FDRE \buff8_reg[58] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[58]),
        .Q(buff8[58]),
        .R(1'b0));
  FDRE \buff8_reg[59] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[59]),
        .Q(buff8[59]),
        .R(1'b0));
  FDRE \buff8_reg[60] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[60]),
        .Q(buff8[60]),
        .R(1'b0));
  FDRE \buff8_reg[61] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[61]),
        .Q(buff8[61]),
        .R(1'b0));
  FDRE \buff8_reg[62] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[62]),
        .Q(buff8[62]),
        .R(1'b0));
  FDRE \buff8_reg[63] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[63]),
        .Q(buff8[63]),
        .R(1'b0));
  FDRE \buff8_reg[64] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[64]),
        .Q(buff8[64]),
        .R(1'b0));
  FDRE \buff8_reg[65] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[65]),
        .Q(buff8[65]),
        .R(1'b0));
  FDRE \buff8_reg[66] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[66]),
        .Q(buff8[66]),
        .R(1'b0));
  FDRE \buff8_reg[67] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[67]),
        .Q(buff8[67]),
        .R(1'b0));
  FDRE \buff8_reg[68] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[68]),
        .Q(buff8[68]),
        .R(1'b0));
  FDRE \buff8_reg[69] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[69]),
        .Q(buff8[69]),
        .R(1'b0));
  FDRE \buff8_reg[70] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[70]),
        .Q(buff8[70]),
        .R(1'b0));
  FDRE \buff8_reg[71] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[71]),
        .Q(buff8[71]),
        .R(1'b0));
  FDRE \buff8_reg[72] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[72]),
        .Q(buff8[72]),
        .R(1'b0));
  FDRE \buff8_reg[73] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[73]),
        .Q(buff8[73]),
        .R(1'b0));
  FDRE \buff8_reg[74] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[74]),
        .Q(buff8[74]),
        .R(1'b0));
  FDRE \buff8_reg[75] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[75]),
        .Q(buff8[75]),
        .R(1'b0));
  FDRE \buff8_reg[76] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[76]),
        .Q(buff8[76]),
        .R(1'b0));
  FDRE \buff8_reg[77] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[77]),
        .Q(buff8[77]),
        .R(1'b0));
  FDRE \buff8_reg[78] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[78]),
        .Q(buff8[78]),
        .R(1'b0));
  FDRE \buff8_reg[79] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[79]),
        .Q(buff8[79]),
        .R(1'b0));
  FDRE \buff8_reg[80] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[80]),
        .Q(buff8[80]),
        .R(1'b0));
  FDRE \buff8_reg[81] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[81]),
        .Q(buff8[81]),
        .R(1'b0));
  FDRE \buff8_reg[82] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[82]),
        .Q(buff8[82]),
        .R(1'b0));
  FDRE \buff8_reg[83] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[83]),
        .Q(buff8[83]),
        .R(1'b0));
  FDRE \buff8_reg[84] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[84]),
        .Q(buff8[84]),
        .R(1'b0));
  FDRE \buff8_reg[85] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[85]),
        .Q(buff8[85]),
        .R(1'b0));
  FDRE \buff8_reg[86] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[86]),
        .Q(buff8[86]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[0]_srl7 " *) 
  SRL16E \buff9_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_105),
        .Q(buff9[0]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[10]_srl7 " *) 
  SRL16E \buff9_reg[10]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_95),
        .Q(buff9[10]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[11]_srl7 " *) 
  SRL16E \buff9_reg[11]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_94),
        .Q(buff9[11]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[12]_srl7 " *) 
  SRL16E \buff9_reg[12]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_93),
        .Q(buff9[12]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[13]_srl7 " *) 
  SRL16E \buff9_reg[13]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_92),
        .Q(buff9[13]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[14]_srl7 " *) 
  SRL16E \buff9_reg[14]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_91),
        .Q(buff9[14]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[15]_srl7 " *) 
  SRL16E \buff9_reg[15]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_90),
        .Q(buff9[15]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[16]_srl7 " *) 
  SRL16E \buff9_reg[16]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_89),
        .Q(buff9[16]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[17]_srl5 " *) 
  SRL16E \buff9_reg[17]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_105),
        .Q(buff9[17]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[18]_srl5 " *) 
  SRL16E \buff9_reg[18]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_104),
        .Q(buff9[18]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[19]_srl5 " *) 
  SRL16E \buff9_reg[19]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_103),
        .Q(buff9[19]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[1]_srl7 " *) 
  SRL16E \buff9_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_104),
        .Q(buff9[1]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[20]_srl5 " *) 
  SRL16E \buff9_reg[20]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_102),
        .Q(buff9[20]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[21]_srl5 " *) 
  SRL16E \buff9_reg[21]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_101),
        .Q(buff9[21]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[22]_srl5 " *) 
  SRL16E \buff9_reg[22]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_100),
        .Q(buff9[22]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[23]_srl5 " *) 
  SRL16E \buff9_reg[23]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_99),
        .Q(buff9[23]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[24]_srl5 " *) 
  SRL16E \buff9_reg[24]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_98),
        .Q(buff9[24]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[25]_srl5 " *) 
  SRL16E \buff9_reg[25]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_97),
        .Q(buff9[25]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[26]_srl5 " *) 
  SRL16E \buff9_reg[26]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_96),
        .Q(buff9[26]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[27]_srl5 " *) 
  SRL16E \buff9_reg[27]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_95),
        .Q(buff9[27]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[28]_srl5 " *) 
  SRL16E \buff9_reg[28]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_94),
        .Q(buff9[28]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[29]_srl5 " *) 
  SRL16E \buff9_reg[29]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_93),
        .Q(buff9[29]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[2]_srl7 " *) 
  SRL16E \buff9_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_103),
        .Q(buff9[2]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[30]_srl5 " *) 
  SRL16E \buff9_reg[30]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_92),
        .Q(buff9[30]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[31]_srl5 " *) 
  SRL16E \buff9_reg[31]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_91),
        .Q(buff9[31]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[32]_srl5 " *) 
  SRL16E \buff9_reg[32]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_90),
        .Q(buff9[32]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[33]_srl5 " *) 
  SRL16E \buff9_reg[33]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_89),
        .Q(buff9[33]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[34]_srl3 " *) 
  SRL16E \buff9_reg[34]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_105),
        .Q(buff9[34]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[35]_srl3 " *) 
  SRL16E \buff9_reg[35]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_104),
        .Q(buff9[35]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[36]_srl3 " *) 
  SRL16E \buff9_reg[36]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_103),
        .Q(buff9[36]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[37]_srl3 " *) 
  SRL16E \buff9_reg[37]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_102),
        .Q(buff9[37]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[38]_srl3 " *) 
  SRL16E \buff9_reg[38]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_101),
        .Q(buff9[38]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[39]_srl3 " *) 
  SRL16E \buff9_reg[39]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_100),
        .Q(buff9[39]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[3]_srl7 " *) 
  SRL16E \buff9_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_102),
        .Q(buff9[3]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[40]_srl3 " *) 
  SRL16E \buff9_reg[40]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_99),
        .Q(buff9[40]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[41]_srl3 " *) 
  SRL16E \buff9_reg[41]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_98),
        .Q(buff9[41]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[42]_srl3 " *) 
  SRL16E \buff9_reg[42]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_97),
        .Q(buff9[42]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[43]_srl3 " *) 
  SRL16E \buff9_reg[43]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_96),
        .Q(buff9[43]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[44]_srl3 " *) 
  SRL16E \buff9_reg[44]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_95),
        .Q(buff9[44]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[45]_srl3 " *) 
  SRL16E \buff9_reg[45]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_94),
        .Q(buff9[45]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[46]_srl3 " *) 
  SRL16E \buff9_reg[46]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_93),
        .Q(buff9[46]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[47]_srl3 " *) 
  SRL16E \buff9_reg[47]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_92),
        .Q(buff9[47]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[48]_srl3 " *) 
  SRL16E \buff9_reg[48]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_91),
        .Q(buff9[48]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[49]_srl3 " *) 
  SRL16E \buff9_reg[49]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_90),
        .Q(buff9[49]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[4]_srl7 " *) 
  SRL16E \buff9_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_101),
        .Q(buff9[4]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[50]_srl3 " *) 
  SRL16E \buff9_reg[50]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_89),
        .Q(buff9[50]));
  FDRE \buff9_reg[51] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff8[51]),
        .Q(buff9[51]),
        .R(1'b0));
  FDRE \buff9_reg[52] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff8[52]),
        .Q(buff9[52]),
        .R(1'b0));
  FDRE \buff9_reg[53] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff8[53]),
        .Q(buff9[53]),
        .R(1'b0));
  FDRE \buff9_reg[54] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff8[54]),
        .Q(buff9[54]),
        .R(1'b0));
  FDRE \buff9_reg[55] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff8[55]),
        .Q(buff9[55]),
        .R(1'b0));
  FDRE \buff9_reg[56] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff8[56]),
        .Q(buff9[56]),
        .R(1'b0));
  FDRE \buff9_reg[57] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff8[57]),
        .Q(buff9[57]),
        .R(1'b0));
  FDRE \buff9_reg[58] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff8[58]),
        .Q(buff9[58]),
        .R(1'b0));
  FDRE \buff9_reg[59] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff8[59]),
        .Q(buff9[59]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[5]_srl7 " *) 
  SRL16E \buff9_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_100),
        .Q(buff9[5]));
  FDRE \buff9_reg[60] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff8[60]),
        .Q(buff9[60]),
        .R(1'b0));
  FDRE \buff9_reg[61] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff8[61]),
        .Q(buff9[61]),
        .R(1'b0));
  FDRE \buff9_reg[62] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff8[62]),
        .Q(buff9[62]),
        .R(1'b0));
  FDRE \buff9_reg[63] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff8[63]),
        .Q(buff9[63]),
        .R(1'b0));
  FDRE \buff9_reg[64] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff8[64]),
        .Q(buff9[64]),
        .R(1'b0));
  FDRE \buff9_reg[65] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff8[65]),
        .Q(buff9[65]),
        .R(1'b0));
  FDRE \buff9_reg[66] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff8[66]),
        .Q(buff9[66]),
        .R(1'b0));
  FDRE \buff9_reg[67] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff8[67]),
        .Q(buff9[67]),
        .R(1'b0));
  FDRE \buff9_reg[68] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff8[68]),
        .Q(buff9[68]),
        .R(1'b0));
  FDRE \buff9_reg[69] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff8[69]),
        .Q(buff9[69]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[6]_srl7 " *) 
  SRL16E \buff9_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_99),
        .Q(buff9[6]));
  FDRE \buff9_reg[70] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff8[70]),
        .Q(buff9[70]),
        .R(1'b0));
  FDRE \buff9_reg[71] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff8[71]),
        .Q(buff9[71]),
        .R(1'b0));
  FDRE \buff9_reg[72] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff8[72]),
        .Q(buff9[72]),
        .R(1'b0));
  FDRE \buff9_reg[73] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff8[73]),
        .Q(buff9[73]),
        .R(1'b0));
  FDRE \buff9_reg[74] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff8[74]),
        .Q(buff9[74]),
        .R(1'b0));
  FDRE \buff9_reg[75] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff8[75]),
        .Q(buff9[75]),
        .R(1'b0));
  FDRE \buff9_reg[76] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff8[76]),
        .Q(buff9[76]),
        .R(1'b0));
  FDRE \buff9_reg[77] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff8[77]),
        .Q(buff9[77]),
        .R(1'b0));
  FDRE \buff9_reg[78] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff8[78]),
        .Q(buff9[78]),
        .R(1'b0));
  FDRE \buff9_reg[79] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff8[79]),
        .Q(buff9[79]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[7]_srl7 " *) 
  SRL16E \buff9_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_98),
        .Q(buff9[7]));
  FDRE \buff9_reg[80] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff8[80]),
        .Q(buff9[80]),
        .R(1'b0));
  FDRE \buff9_reg[81] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff8[81]),
        .Q(buff9[81]),
        .R(1'b0));
  FDRE \buff9_reg[82] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff8[82]),
        .Q(buff9[82]),
        .R(1'b0));
  FDRE \buff9_reg[83] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff8[83]),
        .Q(buff9[83]),
        .R(1'b0));
  FDRE \buff9_reg[84] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff8[84]),
        .Q(buff9[84]),
        .R(1'b0));
  FDRE \buff9_reg[85] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff8[85]),
        .Q(buff9[85]),
        .R(1'b0));
  FDRE \buff9_reg[86] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff8[86]),
        .Q(buff9[86]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[8]_srl7 " *) 
  SRL16E \buff9_reg[8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_97),
        .Q(buff9[8]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_41bkb_U1/mixer_mul_47ns_41bkb_MulnS_0_U/buff9_reg[9]_srl7 " *) 
  SRL16E \buff9_reg[9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_96),
        .Q(buff9[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(n_0_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(n_0_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(n_0_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(n_0_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(n_0_14));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(n_0_15));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(n_0_16));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(n_0_17));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(n_0_18));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(n_0_19));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(n_0_20));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(n_0_21));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(n_0_22));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(n_0_23));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(n_0_24));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(n_0_25));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(n_0_26));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b1),
        .O(n_0_27));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(n_0_28));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b1),
        .O(n_0_29));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(n_0_30));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b1),
        .O(n_0_31));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(n_0_32));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b1),
        .O(n_0_33));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(n_0_34));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b1),
        .O(n_0_35));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(n_0_36));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b1),
        .O(n_0_37));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(n_0_38));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b1),
        .O(n_0_39));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(n_0_40));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b1),
        .O(n_0_41));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(n_0_42));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b1),
        .O(n_0_43));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(n_0_44));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b1),
        .O(n_0_45));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(n_0_46));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b1),
        .O(n_0_47));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(n_0_48));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b1),
        .O(n_0_49));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(n_0_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(n_0_50));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b1),
        .O(n_0_51));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(n_0_52));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b1),
        .O(n_0_53));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(n_0_54));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b1),
        .O(n_0_55));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(n_0_56));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b1),
        .O(n_0_57));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(n_0_58));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b1),
        .O(n_0_59));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(n_0_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(n_0_60));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b1),
        .O(n_0_61));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(n_0_62));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b1),
        .O(n_0_63));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(n_0_64));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b1),
        .O(n_0_65));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(n_0_66));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b1),
        .O(n_0_67));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(n_0_68));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b1),
        .O(n_0_69));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(n_0_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(n_0_70));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b1),
        .O(n_0_71));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b1),
        .O(n_0_72));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(n_0_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(n_0_9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud
   (D,
    Q,
    in0,
    grp_fu_308_ce,
    ap_clk);
  output [59:0]D;
  output [27:0]Q;
  input [15:0]in0;
  input grp_fu_308_ce;
  input ap_clk;

  wire [59:0]D;
  wire [27:0]Q;
  wire ap_clk;
  wire grp_fu_308_ce;
  wire [15:0]in0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_MulnS_1_19 mixer_mul_47ns_42cud_MulnS_1_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_fu_308_ce(grp_fu_308_ce),
        .in0(in0));
endmodule

(* ORIG_REF_NAME = "mixer_mul_47ns_42cud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_0
   (D,
    Q,
    in0,
    grp_fu_308_ce,
    ap_clk);
  output [59:0]D;
  output [27:0]Q;
  input [28:0]in0;
  input grp_fu_308_ce;
  input ap_clk;

  wire [59:0]D;
  wire [27:0]Q;
  wire ap_clk;
  wire grp_fu_308_ce;
  wire [28:0]in0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_MulnS_1_18 mixer_mul_47ns_42cud_MulnS_1_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_fu_308_ce(grp_fu_308_ce),
        .in0(in0));
endmodule

(* ORIG_REF_NAME = "mixer_mul_47ns_42cud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_1
   (D,
    Q,
    in0,
    grp_fu_308_ce,
    ap_clk);
  output [59:0]D;
  output [27:0]Q;
  input [28:0]in0;
  input grp_fu_308_ce;
  input ap_clk;

  wire [59:0]D;
  wire [27:0]Q;
  wire ap_clk;
  wire grp_fu_308_ce;
  wire [28:0]in0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_MulnS_1_17 mixer_mul_47ns_42cud_MulnS_1_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_fu_308_ce(grp_fu_308_ce),
        .in0(in0));
endmodule

(* ORIG_REF_NAME = "mixer_mul_47ns_42cud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_2
   (D,
    Q,
    in0,
    grp_fu_308_ce,
    ap_clk);
  output [59:0]D;
  output [27:0]Q;
  input [28:0]in0;
  input grp_fu_308_ce;
  input ap_clk;

  wire [59:0]D;
  wire [27:0]Q;
  wire ap_clk;
  wire grp_fu_308_ce;
  wire [28:0]in0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_MulnS_1_16 mixer_mul_47ns_42cud_MulnS_1_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_fu_308_ce(grp_fu_308_ce),
        .in0(in0));
endmodule

(* ORIG_REF_NAME = "mixer_mul_47ns_42cud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_3
   (D,
    Q,
    in0,
    grp_fu_308_ce,
    ap_clk);
  output [59:0]D;
  output [27:0]Q;
  input [28:0]in0;
  input grp_fu_308_ce;
  input ap_clk;

  wire [59:0]D;
  wire [27:0]Q;
  wire ap_clk;
  wire grp_fu_308_ce;
  wire [28:0]in0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_MulnS_1 mixer_mul_47ns_42cud_MulnS_1_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_fu_308_ce(grp_fu_308_ce),
        .in0(in0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_MulnS_1
   (D,
    Q,
    in0,
    grp_fu_308_ce,
    ap_clk);
  output [59:0]D;
  output [27:0]Q;
  input [28:0]in0;
  input grp_fu_308_ce;
  input ap_clk;

  wire [59:0]D;
  wire [27:0]Q;
  wire \a_reg0_reg_n_0_[0] ;
  wire \a_reg0_reg_n_0_[10] ;
  wire \a_reg0_reg_n_0_[11] ;
  wire \a_reg0_reg_n_0_[12] ;
  wire \a_reg0_reg_n_0_[13] ;
  wire \a_reg0_reg_n_0_[14] ;
  wire \a_reg0_reg_n_0_[15] ;
  wire \a_reg0_reg_n_0_[16] ;
  wire \a_reg0_reg_n_0_[17] ;
  wire \a_reg0_reg_n_0_[18] ;
  wire \a_reg0_reg_n_0_[19] ;
  wire \a_reg0_reg_n_0_[1] ;
  wire \a_reg0_reg_n_0_[20] ;
  wire \a_reg0_reg_n_0_[21] ;
  wire \a_reg0_reg_n_0_[22] ;
  wire \a_reg0_reg_n_0_[23] ;
  wire \a_reg0_reg_n_0_[24] ;
  wire \a_reg0_reg_n_0_[25] ;
  wire \a_reg0_reg_n_0_[26] ;
  wire \a_reg0_reg_n_0_[27] ;
  wire \a_reg0_reg_n_0_[28] ;
  wire \a_reg0_reg_n_0_[29] ;
  wire \a_reg0_reg_n_0_[2] ;
  wire \a_reg0_reg_n_0_[30] ;
  wire \a_reg0_reg_n_0_[31] ;
  wire \a_reg0_reg_n_0_[32] ;
  wire \a_reg0_reg_n_0_[33] ;
  wire \a_reg0_reg_n_0_[3] ;
  wire \a_reg0_reg_n_0_[4] ;
  wire \a_reg0_reg_n_0_[5] ;
  wire \a_reg0_reg_n_0_[6] ;
  wire \a_reg0_reg_n_0_[7] ;
  wire \a_reg0_reg_n_0_[8] ;
  wire \a_reg0_reg_n_0_[9] ;
  wire ap_clk;
  wire \b_reg0_reg_n_0_[0] ;
  wire \b_reg0_reg_n_0_[10] ;
  wire \b_reg0_reg_n_0_[11] ;
  wire \b_reg0_reg_n_0_[12] ;
  wire \b_reg0_reg_n_0_[13] ;
  wire \b_reg0_reg_n_0_[14] ;
  wire \b_reg0_reg_n_0_[15] ;
  wire \b_reg0_reg_n_0_[16] ;
  wire \b_reg0_reg_n_0_[17] ;
  wire \b_reg0_reg_n_0_[18] ;
  wire \b_reg0_reg_n_0_[19] ;
  wire \b_reg0_reg_n_0_[1] ;
  wire \b_reg0_reg_n_0_[20] ;
  wire \b_reg0_reg_n_0_[21] ;
  wire \b_reg0_reg_n_0_[22] ;
  wire \b_reg0_reg_n_0_[23] ;
  wire \b_reg0_reg_n_0_[24] ;
  wire \b_reg0_reg_n_0_[25] ;
  wire \b_reg0_reg_n_0_[26] ;
  wire \b_reg0_reg_n_0_[27] ;
  wire \b_reg0_reg_n_0_[28] ;
  wire \b_reg0_reg_n_0_[29] ;
  wire \b_reg0_reg_n_0_[2] ;
  wire \b_reg0_reg_n_0_[30] ;
  wire \b_reg0_reg_n_0_[31] ;
  wire \b_reg0_reg_n_0_[32] ;
  wire \b_reg0_reg_n_0_[33] ;
  wire \b_reg0_reg_n_0_[34] ;
  wire \b_reg0_reg_n_0_[35] ;
  wire \b_reg0_reg_n_0_[36] ;
  wire \b_reg0_reg_n_0_[37] ;
  wire \b_reg0_reg_n_0_[38] ;
  wire \b_reg0_reg_n_0_[39] ;
  wire \b_reg0_reg_n_0_[3] ;
  wire \b_reg0_reg_n_0_[40] ;
  wire \b_reg0_reg_n_0_[41] ;
  wire \b_reg0_reg_n_0_[4] ;
  wire \b_reg0_reg_n_0_[5] ;
  wire \b_reg0_reg_n_0_[6] ;
  wire \b_reg0_reg_n_0_[7] ;
  wire \b_reg0_reg_n_0_[8] ;
  wire \b_reg0_reg_n_0_[9] ;
  wire \buff0_reg[0]__1_n_0 ;
  wire \buff0_reg[10]__1_n_0 ;
  wire \buff0_reg[11]__1_n_0 ;
  wire \buff0_reg[12]__1_n_0 ;
  wire \buff0_reg[13]__1_n_0 ;
  wire \buff0_reg[14]__1_n_0 ;
  wire \buff0_reg[15]__1_n_0 ;
  wire \buff0_reg[16]__1_n_0 ;
  wire \buff0_reg[17]__1_n_0 ;
  wire \buff0_reg[1]__1_n_0 ;
  wire \buff0_reg[2]__1_n_0 ;
  wire \buff0_reg[3]__1_n_0 ;
  wire \buff0_reg[4]__1_n_0 ;
  wire \buff0_reg[5]__1_n_0 ;
  wire \buff0_reg[6]__1_n_0 ;
  wire \buff0_reg[7]__1_n_0 ;
  wire \buff0_reg[8]__1_n_0 ;
  wire \buff0_reg[9]__1_n_0 ;
  wire [16:0]buff0_reg__2;
  wire \buff0_reg_n_0_[0] ;
  wire \buff0_reg_n_0_[10] ;
  wire \buff0_reg_n_0_[11] ;
  wire \buff0_reg_n_0_[12] ;
  wire \buff0_reg_n_0_[13] ;
  wire \buff0_reg_n_0_[14] ;
  wire \buff0_reg_n_0_[15] ;
  wire \buff0_reg_n_0_[16] ;
  wire \buff0_reg_n_0_[18] ;
  wire \buff0_reg_n_0_[19] ;
  wire \buff0_reg_n_0_[1] ;
  wire \buff0_reg_n_0_[20] ;
  wire \buff0_reg_n_0_[21] ;
  wire \buff0_reg_n_0_[22] ;
  wire \buff0_reg_n_0_[23] ;
  wire \buff0_reg_n_0_[24] ;
  wire \buff0_reg_n_0_[2] ;
  wire \buff0_reg_n_0_[3] ;
  wire \buff0_reg_n_0_[4] ;
  wire \buff0_reg_n_0_[5] ;
  wire \buff0_reg_n_0_[6] ;
  wire \buff0_reg_n_0_[7] ;
  wire \buff0_reg_n_0_[8] ;
  wire \buff0_reg_n_0_[9] ;
  wire \buff1_reg[0]__0_n_0 ;
  wire \buff1_reg[0]__1_srl3_n_0 ;
  wire \buff1_reg[0]__2_n_0 ;
  wire \buff1_reg[10]__0_n_0 ;
  wire \buff1_reg[10]__1_srl3_n_0 ;
  wire \buff1_reg[10]__2_n_0 ;
  wire \buff1_reg[11]__0_n_0 ;
  wire \buff1_reg[11]__1_srl3_n_0 ;
  wire \buff1_reg[11]__2_n_0 ;
  wire \buff1_reg[12]__0_n_0 ;
  wire \buff1_reg[12]__1_srl3_n_0 ;
  wire \buff1_reg[12]__2_n_0 ;
  wire \buff1_reg[13]__0_n_0 ;
  wire \buff1_reg[13]__2_n_0 ;
  wire \buff1_reg[14]__0_n_0 ;
  wire \buff1_reg[14]__1_n_0 ;
  wire \buff1_reg[15]__0_n_0 ;
  wire \buff1_reg[15]__1_n_0 ;
  wire \buff1_reg[16]__0_n_0 ;
  wire \buff1_reg[16]__1_n_0 ;
  wire \buff1_reg[1]__0_n_0 ;
  wire \buff1_reg[1]__1_srl3_n_0 ;
  wire \buff1_reg[1]__2_n_0 ;
  wire \buff1_reg[2]__0_n_0 ;
  wire \buff1_reg[2]__1_srl3_n_0 ;
  wire \buff1_reg[2]__2_n_0 ;
  wire \buff1_reg[3]__0_n_0 ;
  wire \buff1_reg[3]__1_srl3_n_0 ;
  wire \buff1_reg[3]__2_n_0 ;
  wire \buff1_reg[4]__0_n_0 ;
  wire \buff1_reg[4]__1_srl3_n_0 ;
  wire \buff1_reg[4]__2_n_0 ;
  wire \buff1_reg[5]__0_n_0 ;
  wire \buff1_reg[5]__1_srl3_n_0 ;
  wire \buff1_reg[5]__2_n_0 ;
  wire \buff1_reg[6]__0_n_0 ;
  wire \buff1_reg[6]__1_srl3_n_0 ;
  wire \buff1_reg[6]__2_n_0 ;
  wire \buff1_reg[7]__0_n_0 ;
  wire \buff1_reg[7]__1_srl3_n_0 ;
  wire \buff1_reg[7]__2_n_0 ;
  wire \buff1_reg[8]__0_n_0 ;
  wire \buff1_reg[8]__1_srl3_n_0 ;
  wire \buff1_reg[8]__2_n_0 ;
  wire \buff1_reg[9]__0_n_0 ;
  wire \buff1_reg[9]__1_srl3_n_0 ;
  wire \buff1_reg[9]__2_n_0 ;
  wire [24:0]buff1_reg__1;
  wire [16:0]\^buff2_reg ;
  wire \buff2_reg[0]__1_n_0 ;
  wire \buff2_reg[0]__2_n_0 ;
  wire \buff2_reg[10]__1_n_0 ;
  wire \buff2_reg[10]__2_n_0 ;
  wire \buff2_reg[11]__1_n_0 ;
  wire \buff2_reg[11]__2_n_0 ;
  wire \buff2_reg[12]__1_n_0 ;
  wire \buff2_reg[12]__2_n_0 ;
  wire \buff2_reg[13]__1_n_0 ;
  wire \buff2_reg[14]__0_n_0 ;
  wire \buff2_reg[15]__0_n_0 ;
  wire \buff2_reg[16]__0_n_0 ;
  wire \buff2_reg[17]__0_n_0 ;
  wire \buff2_reg[1]__1_n_0 ;
  wire \buff2_reg[1]__2_n_0 ;
  wire \buff2_reg[2]__1_n_0 ;
  wire \buff2_reg[2]__2_n_0 ;
  wire \buff2_reg[3]__1_n_0 ;
  wire \buff2_reg[3]__2_n_0 ;
  wire \buff2_reg[4]__1_n_0 ;
  wire \buff2_reg[4]__2_n_0 ;
  wire \buff2_reg[5]__1_n_0 ;
  wire \buff2_reg[5]__2_n_0 ;
  wire \buff2_reg[6]__1_n_0 ;
  wire \buff2_reg[6]__2_n_0 ;
  wire \buff2_reg[7]__1_n_0 ;
  wire \buff2_reg[7]__2_n_0 ;
  wire \buff2_reg[8]__1_n_0 ;
  wire \buff2_reg[8]__2_n_0 ;
  wire \buff2_reg[9]__1_n_0 ;
  wire \buff2_reg[9]__2_n_0 ;
  wire \buff2_reg_n_0_[18] ;
  wire \buff2_reg_n_0_[19] ;
  wire \buff2_reg_n_0_[20] ;
  wire \buff2_reg_n_0_[21] ;
  wire \buff2_reg_n_0_[22] ;
  wire \buff2_reg_n_0_[23] ;
  wire \buff2_reg_n_0_[24] ;
  wire buff2_reg_n_100;
  wire buff2_reg_n_101;
  wire buff2_reg_n_102;
  wire buff2_reg_n_103;
  wire buff2_reg_n_104;
  wire buff2_reg_n_105;
  wire buff2_reg_n_106;
  wire buff2_reg_n_107;
  wire buff2_reg_n_108;
  wire buff2_reg_n_109;
  wire buff2_reg_n_110;
  wire buff2_reg_n_111;
  wire buff2_reg_n_112;
  wire buff2_reg_n_113;
  wire buff2_reg_n_114;
  wire buff2_reg_n_115;
  wire buff2_reg_n_116;
  wire buff2_reg_n_117;
  wire buff2_reg_n_118;
  wire buff2_reg_n_119;
  wire buff2_reg_n_120;
  wire buff2_reg_n_121;
  wire buff2_reg_n_122;
  wire buff2_reg_n_123;
  wire buff2_reg_n_124;
  wire buff2_reg_n_125;
  wire buff2_reg_n_126;
  wire buff2_reg_n_127;
  wire buff2_reg_n_128;
  wire buff2_reg_n_129;
  wire buff2_reg_n_130;
  wire buff2_reg_n_131;
  wire buff2_reg_n_132;
  wire buff2_reg_n_133;
  wire buff2_reg_n_134;
  wire buff2_reg_n_135;
  wire buff2_reg_n_136;
  wire buff2_reg_n_137;
  wire buff2_reg_n_138;
  wire buff2_reg_n_139;
  wire buff2_reg_n_140;
  wire buff2_reg_n_141;
  wire buff2_reg_n_142;
  wire buff2_reg_n_143;
  wire buff2_reg_n_144;
  wire buff2_reg_n_145;
  wire buff2_reg_n_146;
  wire buff2_reg_n_147;
  wire buff2_reg_n_148;
  wire buff2_reg_n_149;
  wire buff2_reg_n_150;
  wire buff2_reg_n_151;
  wire buff2_reg_n_152;
  wire buff2_reg_n_153;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire buff2_reg_n_92;
  wire buff2_reg_n_93;
  wire buff2_reg_n_94;
  wire buff2_reg_n_95;
  wire buff2_reg_n_96;
  wire buff2_reg_n_97;
  wire buff2_reg_n_98;
  wire buff2_reg_n_99;
  wire [24:0]buff3_reg;
  wire buff3_reg__0_n_106;
  wire buff3_reg__0_n_107;
  wire buff3_reg__0_n_108;
  wire buff3_reg__0_n_109;
  wire buff3_reg__0_n_110;
  wire buff3_reg__0_n_111;
  wire buff3_reg__0_n_112;
  wire buff3_reg__0_n_113;
  wire buff3_reg__0_n_114;
  wire buff3_reg__0_n_115;
  wire buff3_reg__0_n_116;
  wire buff3_reg__0_n_117;
  wire buff3_reg__0_n_118;
  wire buff3_reg__0_n_119;
  wire buff3_reg__0_n_120;
  wire buff3_reg__0_n_121;
  wire buff3_reg__0_n_122;
  wire buff3_reg__0_n_123;
  wire buff3_reg__0_n_124;
  wire buff3_reg__0_n_125;
  wire buff3_reg__0_n_126;
  wire buff3_reg__0_n_127;
  wire buff3_reg__0_n_128;
  wire buff3_reg__0_n_129;
  wire buff3_reg__0_n_130;
  wire buff3_reg__0_n_131;
  wire buff3_reg__0_n_132;
  wire buff3_reg__0_n_133;
  wire buff3_reg__0_n_134;
  wire buff3_reg__0_n_135;
  wire buff3_reg__0_n_136;
  wire buff3_reg__0_n_137;
  wire buff3_reg__0_n_138;
  wire buff3_reg__0_n_139;
  wire buff3_reg__0_n_140;
  wire buff3_reg__0_n_141;
  wire buff3_reg__0_n_142;
  wire buff3_reg__0_n_143;
  wire buff3_reg__0_n_144;
  wire buff3_reg__0_n_145;
  wire buff3_reg__0_n_146;
  wire buff3_reg__0_n_147;
  wire buff3_reg__0_n_148;
  wire buff3_reg__0_n_149;
  wire buff3_reg__0_n_150;
  wire buff3_reg__0_n_151;
  wire buff3_reg__0_n_152;
  wire buff3_reg__0_n_153;
  wire buff4_reg__0_n_100;
  wire buff4_reg__0_n_101;
  wire buff4_reg__0_n_102;
  wire buff4_reg__0_n_103;
  wire buff4_reg__0_n_104;
  wire buff4_reg__0_n_105;
  wire buff4_reg__0_n_106;
  wire buff4_reg__0_n_107;
  wire buff4_reg__0_n_108;
  wire buff4_reg__0_n_109;
  wire buff4_reg__0_n_110;
  wire buff4_reg__0_n_111;
  wire buff4_reg__0_n_112;
  wire buff4_reg__0_n_113;
  wire buff4_reg__0_n_114;
  wire buff4_reg__0_n_115;
  wire buff4_reg__0_n_116;
  wire buff4_reg__0_n_117;
  wire buff4_reg__0_n_118;
  wire buff4_reg__0_n_119;
  wire buff4_reg__0_n_120;
  wire buff4_reg__0_n_121;
  wire buff4_reg__0_n_122;
  wire buff4_reg__0_n_123;
  wire buff4_reg__0_n_124;
  wire buff4_reg__0_n_125;
  wire buff4_reg__0_n_126;
  wire buff4_reg__0_n_127;
  wire buff4_reg__0_n_128;
  wire buff4_reg__0_n_129;
  wire buff4_reg__0_n_130;
  wire buff4_reg__0_n_131;
  wire buff4_reg__0_n_132;
  wire buff4_reg__0_n_133;
  wire buff4_reg__0_n_134;
  wire buff4_reg__0_n_135;
  wire buff4_reg__0_n_136;
  wire buff4_reg__0_n_137;
  wire buff4_reg__0_n_138;
  wire buff4_reg__0_n_139;
  wire buff4_reg__0_n_140;
  wire buff4_reg__0_n_141;
  wire buff4_reg__0_n_142;
  wire buff4_reg__0_n_143;
  wire buff4_reg__0_n_144;
  wire buff4_reg__0_n_145;
  wire buff4_reg__0_n_146;
  wire buff4_reg__0_n_147;
  wire buff4_reg__0_n_148;
  wire buff4_reg__0_n_149;
  wire buff4_reg__0_n_150;
  wire buff4_reg__0_n_151;
  wire buff4_reg__0_n_152;
  wire buff4_reg__0_n_153;
  wire buff4_reg__0_n_58;
  wire buff4_reg__0_n_59;
  wire buff4_reg__0_n_60;
  wire buff4_reg__0_n_61;
  wire buff4_reg__0_n_62;
  wire buff4_reg__0_n_63;
  wire buff4_reg__0_n_64;
  wire buff4_reg__0_n_65;
  wire buff4_reg__0_n_66;
  wire buff4_reg__0_n_67;
  wire buff4_reg__0_n_68;
  wire buff4_reg__0_n_69;
  wire buff4_reg__0_n_70;
  wire buff4_reg__0_n_71;
  wire buff4_reg__0_n_72;
  wire buff4_reg__0_n_73;
  wire buff4_reg__0_n_74;
  wire buff4_reg__0_n_75;
  wire buff4_reg__0_n_76;
  wire buff4_reg__0_n_77;
  wire buff4_reg__0_n_78;
  wire buff4_reg__0_n_79;
  wire buff4_reg__0_n_80;
  wire buff4_reg__0_n_81;
  wire buff4_reg__0_n_82;
  wire buff4_reg__0_n_83;
  wire buff4_reg__0_n_84;
  wire buff4_reg__0_n_85;
  wire buff4_reg__0_n_86;
  wire buff4_reg__0_n_87;
  wire buff4_reg__0_n_88;
  wire buff4_reg__0_n_89;
  wire buff4_reg__0_n_90;
  wire buff4_reg__0_n_91;
  wire buff4_reg__0_n_92;
  wire buff4_reg__0_n_93;
  wire buff4_reg__0_n_94;
  wire buff4_reg__0_n_95;
  wire buff4_reg__0_n_96;
  wire buff4_reg__0_n_97;
  wire buff4_reg__0_n_98;
  wire buff4_reg__0_n_99;
  wire buff5_reg__1_n_106;
  wire buff5_reg__1_n_107;
  wire buff5_reg__1_n_108;
  wire buff5_reg__1_n_109;
  wire buff5_reg__1_n_110;
  wire buff5_reg__1_n_111;
  wire buff5_reg__1_n_112;
  wire buff5_reg__1_n_113;
  wire buff5_reg__1_n_114;
  wire buff5_reg__1_n_115;
  wire buff5_reg__1_n_116;
  wire buff5_reg__1_n_117;
  wire buff5_reg__1_n_118;
  wire buff5_reg__1_n_119;
  wire buff5_reg__1_n_120;
  wire buff5_reg__1_n_121;
  wire buff5_reg__1_n_122;
  wire buff5_reg__1_n_123;
  wire buff5_reg__1_n_124;
  wire buff5_reg__1_n_125;
  wire buff5_reg__1_n_126;
  wire buff5_reg__1_n_127;
  wire buff5_reg__1_n_128;
  wire buff5_reg__1_n_129;
  wire buff5_reg__1_n_130;
  wire buff5_reg__1_n_131;
  wire buff5_reg__1_n_132;
  wire buff5_reg__1_n_133;
  wire buff5_reg__1_n_134;
  wire buff5_reg__1_n_135;
  wire buff5_reg__1_n_136;
  wire buff5_reg__1_n_137;
  wire buff5_reg__1_n_138;
  wire buff5_reg__1_n_139;
  wire buff5_reg__1_n_140;
  wire buff5_reg__1_n_141;
  wire buff5_reg__1_n_142;
  wire buff5_reg__1_n_143;
  wire buff5_reg__1_n_144;
  wire buff5_reg__1_n_145;
  wire buff5_reg__1_n_146;
  wire buff5_reg__1_n_147;
  wire buff5_reg__1_n_148;
  wire buff5_reg__1_n_149;
  wire buff5_reg__1_n_150;
  wire buff5_reg__1_n_151;
  wire buff5_reg__1_n_152;
  wire buff5_reg__1_n_153;
  wire buff6_reg__1_n_10;
  wire buff6_reg__1_n_100;
  wire buff6_reg__1_n_101;
  wire buff6_reg__1_n_102;
  wire buff6_reg__1_n_103;
  wire buff6_reg__1_n_104;
  wire buff6_reg__1_n_105;
  wire buff6_reg__1_n_106;
  wire buff6_reg__1_n_107;
  wire buff6_reg__1_n_108;
  wire buff6_reg__1_n_109;
  wire buff6_reg__1_n_11;
  wire buff6_reg__1_n_110;
  wire buff6_reg__1_n_111;
  wire buff6_reg__1_n_112;
  wire buff6_reg__1_n_113;
  wire buff6_reg__1_n_114;
  wire buff6_reg__1_n_115;
  wire buff6_reg__1_n_116;
  wire buff6_reg__1_n_117;
  wire buff6_reg__1_n_118;
  wire buff6_reg__1_n_119;
  wire buff6_reg__1_n_12;
  wire buff6_reg__1_n_120;
  wire buff6_reg__1_n_121;
  wire buff6_reg__1_n_122;
  wire buff6_reg__1_n_123;
  wire buff6_reg__1_n_124;
  wire buff6_reg__1_n_125;
  wire buff6_reg__1_n_126;
  wire buff6_reg__1_n_127;
  wire buff6_reg__1_n_128;
  wire buff6_reg__1_n_129;
  wire buff6_reg__1_n_13;
  wire buff6_reg__1_n_130;
  wire buff6_reg__1_n_131;
  wire buff6_reg__1_n_132;
  wire buff6_reg__1_n_133;
  wire buff6_reg__1_n_134;
  wire buff6_reg__1_n_135;
  wire buff6_reg__1_n_136;
  wire buff6_reg__1_n_137;
  wire buff6_reg__1_n_138;
  wire buff6_reg__1_n_139;
  wire buff6_reg__1_n_14;
  wire buff6_reg__1_n_140;
  wire buff6_reg__1_n_141;
  wire buff6_reg__1_n_142;
  wire buff6_reg__1_n_143;
  wire buff6_reg__1_n_144;
  wire buff6_reg__1_n_145;
  wire buff6_reg__1_n_146;
  wire buff6_reg__1_n_147;
  wire buff6_reg__1_n_148;
  wire buff6_reg__1_n_149;
  wire buff6_reg__1_n_15;
  wire buff6_reg__1_n_150;
  wire buff6_reg__1_n_151;
  wire buff6_reg__1_n_152;
  wire buff6_reg__1_n_153;
  wire buff6_reg__1_n_16;
  wire buff6_reg__1_n_17;
  wire buff6_reg__1_n_18;
  wire buff6_reg__1_n_19;
  wire buff6_reg__1_n_20;
  wire buff6_reg__1_n_21;
  wire buff6_reg__1_n_22;
  wire buff6_reg__1_n_23;
  wire buff6_reg__1_n_58;
  wire buff6_reg__1_n_59;
  wire buff6_reg__1_n_6;
  wire buff6_reg__1_n_60;
  wire buff6_reg__1_n_61;
  wire buff6_reg__1_n_62;
  wire buff6_reg__1_n_63;
  wire buff6_reg__1_n_64;
  wire buff6_reg__1_n_65;
  wire buff6_reg__1_n_66;
  wire buff6_reg__1_n_67;
  wire buff6_reg__1_n_68;
  wire buff6_reg__1_n_69;
  wire buff6_reg__1_n_7;
  wire buff6_reg__1_n_70;
  wire buff6_reg__1_n_71;
  wire buff6_reg__1_n_72;
  wire buff6_reg__1_n_73;
  wire buff6_reg__1_n_74;
  wire buff6_reg__1_n_75;
  wire buff6_reg__1_n_76;
  wire buff6_reg__1_n_77;
  wire buff6_reg__1_n_78;
  wire buff6_reg__1_n_79;
  wire buff6_reg__1_n_8;
  wire buff6_reg__1_n_80;
  wire buff6_reg__1_n_81;
  wire buff6_reg__1_n_82;
  wire buff6_reg__1_n_83;
  wire buff6_reg__1_n_84;
  wire buff6_reg__1_n_85;
  wire buff6_reg__1_n_86;
  wire buff6_reg__1_n_87;
  wire buff6_reg__1_n_88;
  wire buff6_reg__1_n_89;
  wire buff6_reg__1_n_9;
  wire buff6_reg__1_n_90;
  wire buff6_reg__1_n_91;
  wire buff6_reg__1_n_92;
  wire buff6_reg__1_n_93;
  wire buff6_reg__1_n_94;
  wire buff6_reg__1_n_95;
  wire buff6_reg__1_n_96;
  wire buff6_reg__1_n_97;
  wire buff6_reg__1_n_98;
  wire buff6_reg__1_n_99;
  wire [87:51]buff7_reg;
  wire buff7_reg__2_n_58;
  wire buff7_reg__2_n_59;
  wire buff7_reg__2_n_60;
  wire buff7_reg__2_n_61;
  wire buff7_reg__2_n_62;
  wire buff7_reg__2_n_63;
  wire buff7_reg__2_n_64;
  wire buff7_reg__2_n_65;
  wire buff7_reg__2_n_66;
  wire buff7_reg__2_n_67;
  wire buff7_reg__2_n_68;
  wire \buff8_reg_n_0_[51] ;
  wire \buff8_reg_n_0_[52] ;
  wire \buff8_reg_n_0_[53] ;
  wire \buff8_reg_n_0_[54] ;
  wire \buff8_reg_n_0_[55] ;
  wire \buff8_reg_n_0_[56] ;
  wire \buff8_reg_n_0_[57] ;
  wire \buff8_reg_n_0_[58] ;
  wire \buff8_reg_n_0_[59] ;
  wire \buff8_reg_n_0_[60] ;
  wire \buff8_reg_n_0_[61] ;
  wire \buff8_reg_n_0_[62] ;
  wire \buff8_reg_n_0_[63] ;
  wire \buff8_reg_n_0_[64] ;
  wire \buff8_reg_n_0_[65] ;
  wire \buff8_reg_n_0_[66] ;
  wire \buff8_reg_n_0_[67] ;
  wire \buff8_reg_n_0_[68] ;
  wire \buff8_reg_n_0_[69] ;
  wire \buff8_reg_n_0_[70] ;
  wire \buff8_reg_n_0_[71] ;
  wire \buff8_reg_n_0_[72] ;
  wire \buff8_reg_n_0_[73] ;
  wire \buff8_reg_n_0_[74] ;
  wire \buff8_reg_n_0_[75] ;
  wire \buff8_reg_n_0_[76] ;
  wire \buff8_reg_n_0_[77] ;
  wire \buff8_reg_n_0_[78] ;
  wire \buff8_reg_n_0_[79] ;
  wire \buff8_reg_n_0_[80] ;
  wire \buff8_reg_n_0_[81] ;
  wire \buff8_reg_n_0_[82] ;
  wire \buff8_reg_n_0_[83] ;
  wire \buff8_reg_n_0_[84] ;
  wire \buff8_reg_n_0_[85] ;
  wire \buff8_reg_n_0_[86] ;
  wire \buff8_reg_n_0_[87] ;
  wire grp_fu_308_ce;
  (* RTL_KEEP = "true" *) wire [28:0]in0;
  (* RTL_KEEP = "true" *) wire n_0_0;
  (* RTL_KEEP = "true" *) wire n_0_1;
  (* RTL_KEEP = "true" *) wire n_0_10;
  (* RTL_KEEP = "true" *) wire n_0_11;
  (* RTL_KEEP = "true" *) wire n_0_12;
  (* RTL_KEEP = "true" *) wire n_0_13;
  (* RTL_KEEP = "true" *) wire n_0_14;
  (* RTL_KEEP = "true" *) wire n_0_15;
  (* RTL_KEEP = "true" *) wire n_0_16;
  (* RTL_KEEP = "true" *) wire n_0_17;
  (* RTL_KEEP = "true" *) wire n_0_18;
  (* RTL_KEEP = "true" *) wire n_0_19;
  (* RTL_KEEP = "true" *) wire n_0_2;
  (* RTL_KEEP = "true" *) wire n_0_20;
  (* RTL_KEEP = "true" *) wire n_0_21;
  (* RTL_KEEP = "true" *) wire n_0_22;
  (* RTL_KEEP = "true" *) wire n_0_23;
  (* RTL_KEEP = "true" *) wire n_0_24;
  (* RTL_KEEP = "true" *) wire n_0_25;
  (* RTL_KEEP = "true" *) wire n_0_26;
  (* RTL_KEEP = "true" *) wire n_0_27;
  (* RTL_KEEP = "true" *) wire n_0_28;
  (* RTL_KEEP = "true" *) wire n_0_29;
  (* RTL_KEEP = "true" *) wire n_0_3;
  (* RTL_KEEP = "true" *) wire n_0_30;
  (* RTL_KEEP = "true" *) wire n_0_31;
  (* RTL_KEEP = "true" *) wire n_0_32;
  (* RTL_KEEP = "true" *) wire n_0_33;
  (* RTL_KEEP = "true" *) wire n_0_34;
  (* RTL_KEEP = "true" *) wire n_0_35;
  (* RTL_KEEP = "true" *) wire n_0_36;
  (* RTL_KEEP = "true" *) wire n_0_37;
  (* RTL_KEEP = "true" *) wire n_0_38;
  (* RTL_KEEP = "true" *) wire n_0_39;
  (* RTL_KEEP = "true" *) wire n_0_4;
  (* RTL_KEEP = "true" *) wire n_0_40;
  (* RTL_KEEP = "true" *) wire n_0_41;
  (* RTL_KEEP = "true" *) wire n_0_42;
  (* RTL_KEEP = "true" *) wire n_0_43;
  (* RTL_KEEP = "true" *) wire n_0_44;
  (* RTL_KEEP = "true" *) wire n_0_45;
  (* RTL_KEEP = "true" *) wire n_0_46;
  (* RTL_KEEP = "true" *) wire n_0_47;
  (* RTL_KEEP = "true" *) wire n_0_48;
  (* RTL_KEEP = "true" *) wire n_0_49;
  (* RTL_KEEP = "true" *) wire n_0_5;
  (* RTL_KEEP = "true" *) wire n_0_50;
  (* RTL_KEEP = "true" *) wire n_0_51;
  (* RTL_KEEP = "true" *) wire n_0_52;
  (* RTL_KEEP = "true" *) wire n_0_53;
  (* RTL_KEEP = "true" *) wire n_0_54;
  (* RTL_KEEP = "true" *) wire n_0_55;
  (* RTL_KEEP = "true" *) wire n_0_56;
  (* RTL_KEEP = "true" *) wire n_0_57;
  (* RTL_KEEP = "true" *) wire n_0_58;
  (* RTL_KEEP = "true" *) wire n_0_59;
  (* RTL_KEEP = "true" *) wire n_0_6;
  (* RTL_KEEP = "true" *) wire n_0_7;
  (* RTL_KEEP = "true" *) wire n_0_8;
  (* RTL_KEEP = "true" *) wire n_0_9;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff3_reg__0_P_UNCONNECTED;
  wire NLW_buff4_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff5_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff5_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff5_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff5_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff5_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff5_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff5_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff5_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff5_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff5_reg__1_P_UNCONNECTED;
  wire NLW_buff6_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff6_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff6_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff6_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff6_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff6_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff6_reg__1_ACOUT_UNCONNECTED;
  wire [3:0]NLW_buff6_reg__1_CARRYOUT_UNCONNECTED;
  wire NLW_buff7_reg__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff7_reg__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff7_reg__2_OVERFLOW_UNCONNECTED;
  wire NLW_buff7_reg__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff7_reg__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff7_reg__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff7_reg__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff7_reg__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff7_reg__2_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff7_reg__2_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_59),
        .Q(\a_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_reg0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_49),
        .Q(\a_reg0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \a_reg0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_48),
        .Q(\a_reg0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \a_reg0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_47),
        .Q(\a_reg0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \a_reg0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_46),
        .Q(\a_reg0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \a_reg0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_45),
        .Q(\a_reg0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \a_reg0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_44),
        .Q(\a_reg0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \a_reg0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_43),
        .Q(\a_reg0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_42),
        .Q(\a_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_41),
        .Q(\a_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_40),
        .Q(\a_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_58),
        .Q(\a_reg0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_39),
        .Q(\a_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_38),
        .Q(\a_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_37),
        .Q(\a_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_36),
        .Q(\a_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_35),
        .Q(\a_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_34),
        .Q(\a_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_33),
        .Q(\a_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_32),
        .Q(\a_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_31),
        .Q(\a_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_30),
        .Q(\a_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \a_reg0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_57),
        .Q(\a_reg0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_29),
        .Q(\a_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_28),
        .Q(\a_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \a_reg0_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_27),
        .Q(\a_reg0_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \a_reg0_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_26),
        .Q(\a_reg0_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \a_reg0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_56),
        .Q(\a_reg0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_reg0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_55),
        .Q(\a_reg0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_reg0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_54),
        .Q(\a_reg0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_reg0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_53),
        .Q(\a_reg0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_reg0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_52),
        .Q(\a_reg0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \a_reg0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_51),
        .Q(\a_reg0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \a_reg0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_50),
        .Q(\a_reg0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_12),
        .Q(\b_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_2),
        .Q(\b_reg0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_1),
        .Q(\b_reg0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_0),
        .Q(\b_reg0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[0]),
        .Q(\b_reg0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[1]),
        .Q(\b_reg0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[2]),
        .Q(\b_reg0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[3]),
        .Q(\b_reg0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[4]),
        .Q(\b_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[5]),
        .Q(\b_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[6]),
        .Q(\b_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_11),
        .Q(\b_reg0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[7]),
        .Q(\b_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[8]),
        .Q(\b_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[9]),
        .Q(\b_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[10]),
        .Q(\b_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[11]),
        .Q(\b_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[12]),
        .Q(\b_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[13]),
        .Q(\b_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[14]),
        .Q(\b_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[15]),
        .Q(\b_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \b_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[16]),
        .Q(\b_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_10),
        .Q(\b_reg0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_reg0_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[17]),
        .Q(\b_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \b_reg0_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[18]),
        .Q(\b_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \b_reg0_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[19]),
        .Q(\b_reg0_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \b_reg0_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[20]),
        .Q(\b_reg0_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \b_reg0_reg[34] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[21]),
        .Q(\b_reg0_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \b_reg0_reg[35] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[22]),
        .Q(\b_reg0_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \b_reg0_reg[36] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[23]),
        .Q(\b_reg0_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \b_reg0_reg[37] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[24]),
        .Q(\b_reg0_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \b_reg0_reg[38] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[25]),
        .Q(\b_reg0_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \b_reg0_reg[39] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[26]),
        .Q(\b_reg0_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_9),
        .Q(\b_reg0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_reg0_reg[40] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[27]),
        .Q(\b_reg0_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \b_reg0_reg[41] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[28]),
        .Q(\b_reg0_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_8),
        .Q(\b_reg0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_7),
        .Q(\b_reg0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_6),
        .Q(\b_reg0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_5),
        .Q(\b_reg0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_4),
        .Q(\b_reg0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_3),
        .Q(\b_reg0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[17] ),
        .Q(\buff0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[0] ),
        .Q(buff0_reg__2[0]),
        .R(1'b0));
  FDRE \buff0_reg[0]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[17] ),
        .Q(\buff0_reg[0]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[27] ),
        .Q(\buff0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[10] ),
        .Q(buff0_reg__2[10]),
        .R(1'b0));
  FDRE \buff0_reg[10]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[27] ),
        .Q(\buff0_reg[10]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[28] ),
        .Q(\buff0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[11] ),
        .Q(buff0_reg__2[11]),
        .R(1'b0));
  FDRE \buff0_reg[11]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[28] ),
        .Q(\buff0_reg[11]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[29] ),
        .Q(\buff0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[12] ),
        .Q(buff0_reg__2[12]),
        .R(1'b0));
  FDRE \buff0_reg[12]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[29] ),
        .Q(\buff0_reg[12]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[30] ),
        .Q(\buff0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[13] ),
        .Q(buff0_reg__2[13]),
        .R(1'b0));
  FDRE \buff0_reg[13]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[30] ),
        .Q(\buff0_reg[13]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[31] ),
        .Q(\buff0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[14] ),
        .Q(buff0_reg__2[14]),
        .R(1'b0));
  FDRE \buff0_reg[14]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[31] ),
        .Q(\buff0_reg[14]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[32] ),
        .Q(\buff0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[15] ),
        .Q(buff0_reg__2[15]),
        .R(1'b0));
  FDRE \buff0_reg[15]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[32] ),
        .Q(\buff0_reg[15]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[33] ),
        .Q(\buff0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[16] ),
        .Q(buff0_reg__2[16]),
        .R(1'b0));
  FDRE \buff0_reg[16]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[33] ),
        .Q(\buff0_reg[16]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[17]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[34] ),
        .Q(\buff0_reg[17]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[35] ),
        .Q(\buff0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \buff0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[36] ),
        .Q(\buff0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[18] ),
        .Q(\buff0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[1] ),
        .Q(buff0_reg__2[1]),
        .R(1'b0));
  FDRE \buff0_reg[1]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[18] ),
        .Q(\buff0_reg[1]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[37] ),
        .Q(\buff0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \buff0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[38] ),
        .Q(\buff0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \buff0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[39] ),
        .Q(\buff0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \buff0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[40] ),
        .Q(\buff0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \buff0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[41] ),
        .Q(\buff0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[19] ),
        .Q(\buff0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[2] ),
        .Q(buff0_reg__2[2]),
        .R(1'b0));
  FDRE \buff0_reg[2]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[19] ),
        .Q(\buff0_reg[2]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[20] ),
        .Q(\buff0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[3] ),
        .Q(buff0_reg__2[3]),
        .R(1'b0));
  FDRE \buff0_reg[3]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[20] ),
        .Q(\buff0_reg[3]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[21] ),
        .Q(\buff0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[4] ),
        .Q(buff0_reg__2[4]),
        .R(1'b0));
  FDRE \buff0_reg[4]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[21] ),
        .Q(\buff0_reg[4]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[22] ),
        .Q(\buff0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[5] ),
        .Q(buff0_reg__2[5]),
        .R(1'b0));
  FDRE \buff0_reg[5]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[22] ),
        .Q(\buff0_reg[5]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[23] ),
        .Q(\buff0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[6] ),
        .Q(buff0_reg__2[6]),
        .R(1'b0));
  FDRE \buff0_reg[6]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[23] ),
        .Q(\buff0_reg[6]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[24] ),
        .Q(\buff0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[7] ),
        .Q(buff0_reg__2[7]),
        .R(1'b0));
  FDRE \buff0_reg[7]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[24] ),
        .Q(\buff0_reg[7]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[25] ),
        .Q(\buff0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[8] ),
        .Q(buff0_reg__2[8]),
        .R(1'b0));
  FDRE \buff0_reg[8]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[25] ),
        .Q(\buff0_reg[8]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[26] ),
        .Q(\buff0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[9] ),
        .Q(buff0_reg__2[9]),
        .R(1'b0));
  FDRE \buff0_reg[9]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[26] ),
        .Q(\buff0_reg[9]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[0]__1_n_0 ),
        .Q(buff1_reg__1[0]),
        .R(1'b0));
  FDRE \buff1_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[0] ),
        .Q(\buff1_reg[0]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[0]__1_srl3 " *) 
  SRL16E \buff1_reg[0]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_25),
        .Q(\buff1_reg[0]__1_srl3_n_0 ));
  FDRE \buff1_reg[0]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[0]),
        .Q(\buff1_reg[0]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[10]__1_n_0 ),
        .Q(buff1_reg__1[10]),
        .R(1'b0));
  FDRE \buff1_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[10] ),
        .Q(\buff1_reg[10]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[10]__1_srl3 " *) 
  SRL16E \buff1_reg[10]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_15),
        .Q(\buff1_reg[10]__1_srl3_n_0 ));
  FDRE \buff1_reg[10]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[10]),
        .Q(\buff1_reg[10]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[11]__1_n_0 ),
        .Q(buff1_reg__1[11]),
        .R(1'b0));
  FDRE \buff1_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[11] ),
        .Q(\buff1_reg[11]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[11]__1_srl3 " *) 
  SRL16E \buff1_reg[11]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_14),
        .Q(\buff1_reg[11]__1_srl3_n_0 ));
  FDRE \buff1_reg[11]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[11]),
        .Q(\buff1_reg[11]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[12]__1_n_0 ),
        .Q(buff1_reg__1[12]),
        .R(1'b0));
  FDRE \buff1_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[12] ),
        .Q(\buff1_reg[12]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[12]__1_srl3 " *) 
  SRL16E \buff1_reg[12]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_13),
        .Q(\buff1_reg[12]__1_srl3_n_0 ));
  FDRE \buff1_reg[12]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[12]),
        .Q(\buff1_reg[12]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[13]__1_n_0 ),
        .Q(buff1_reg__1[13]),
        .R(1'b0));
  FDRE \buff1_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[13] ),
        .Q(\buff1_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[13]),
        .Q(\buff1_reg[13]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[14]__1_n_0 ),
        .Q(buff1_reg__1[14]),
        .R(1'b0));
  FDRE \buff1_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[14] ),
        .Q(\buff1_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[14]),
        .Q(\buff1_reg[14]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[15]__1_n_0 ),
        .Q(buff1_reg__1[15]),
        .R(1'b0));
  FDRE \buff1_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[15] ),
        .Q(\buff1_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[15]),
        .Q(\buff1_reg[15]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[16]__1_n_0 ),
        .Q(buff1_reg__1[16]),
        .R(1'b0));
  FDRE \buff1_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[16] ),
        .Q(\buff1_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[16]),
        .Q(\buff1_reg[16]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[17]__1_n_0 ),
        .Q(buff1_reg__1[17]),
        .R(1'b0));
  FDRE \buff1_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[18] ),
        .Q(buff1_reg__1[18]),
        .R(1'b0));
  FDRE \buff1_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[19] ),
        .Q(buff1_reg__1[19]),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[1]__1_n_0 ),
        .Q(buff1_reg__1[1]),
        .R(1'b0));
  FDRE \buff1_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[1] ),
        .Q(\buff1_reg[1]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[1]__1_srl3 " *) 
  SRL16E \buff1_reg[1]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_24),
        .Q(\buff1_reg[1]__1_srl3_n_0 ));
  FDRE \buff1_reg[1]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[1]),
        .Q(\buff1_reg[1]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[20] ),
        .Q(buff1_reg__1[20]),
        .R(1'b0));
  FDRE \buff1_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[21] ),
        .Q(buff1_reg__1[21]),
        .R(1'b0));
  FDRE \buff1_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[22] ),
        .Q(buff1_reg__1[22]),
        .R(1'b0));
  FDRE \buff1_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[23] ),
        .Q(buff1_reg__1[23]),
        .R(1'b0));
  FDRE \buff1_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[24] ),
        .Q(buff1_reg__1[24]),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[2]__1_n_0 ),
        .Q(buff1_reg__1[2]),
        .R(1'b0));
  FDRE \buff1_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[2] ),
        .Q(\buff1_reg[2]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[2]__1_srl3 " *) 
  SRL16E \buff1_reg[2]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_23),
        .Q(\buff1_reg[2]__1_srl3_n_0 ));
  FDRE \buff1_reg[2]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[2]),
        .Q(\buff1_reg[2]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[3]__1_n_0 ),
        .Q(buff1_reg__1[3]),
        .R(1'b0));
  FDRE \buff1_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[3] ),
        .Q(\buff1_reg[3]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[3]__1_srl3 " *) 
  SRL16E \buff1_reg[3]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_22),
        .Q(\buff1_reg[3]__1_srl3_n_0 ));
  FDRE \buff1_reg[3]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[3]),
        .Q(\buff1_reg[3]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[4]__1_n_0 ),
        .Q(buff1_reg__1[4]),
        .R(1'b0));
  FDRE \buff1_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[4] ),
        .Q(\buff1_reg[4]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[4]__1_srl3 " *) 
  SRL16E \buff1_reg[4]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_21),
        .Q(\buff1_reg[4]__1_srl3_n_0 ));
  FDRE \buff1_reg[4]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[4]),
        .Q(\buff1_reg[4]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[5]__1_n_0 ),
        .Q(buff1_reg__1[5]),
        .R(1'b0));
  FDRE \buff1_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[5] ),
        .Q(\buff1_reg[5]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[5]__1_srl3 " *) 
  SRL16E \buff1_reg[5]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_20),
        .Q(\buff1_reg[5]__1_srl3_n_0 ));
  FDRE \buff1_reg[5]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[5]),
        .Q(\buff1_reg[5]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[6]__1_n_0 ),
        .Q(buff1_reg__1[6]),
        .R(1'b0));
  FDRE \buff1_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[6] ),
        .Q(\buff1_reg[6]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[6]__1_srl3 " *) 
  SRL16E \buff1_reg[6]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_19),
        .Q(\buff1_reg[6]__1_srl3_n_0 ));
  FDRE \buff1_reg[6]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[6]),
        .Q(\buff1_reg[6]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[7]__1_n_0 ),
        .Q(buff1_reg__1[7]),
        .R(1'b0));
  FDRE \buff1_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[7] ),
        .Q(\buff1_reg[7]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[7]__1_srl3 " *) 
  SRL16E \buff1_reg[7]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_18),
        .Q(\buff1_reg[7]__1_srl3_n_0 ));
  FDRE \buff1_reg[7]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[7]),
        .Q(\buff1_reg[7]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[8]__1_n_0 ),
        .Q(buff1_reg__1[8]),
        .R(1'b0));
  FDRE \buff1_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[8] ),
        .Q(\buff1_reg[8]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[8]__1_srl3 " *) 
  SRL16E \buff1_reg[8]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_17),
        .Q(\buff1_reg[8]__1_srl3_n_0 ));
  FDRE \buff1_reg[8]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[8]),
        .Q(\buff1_reg[8]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[9]__1_n_0 ),
        .Q(buff1_reg__1[9]),
        .R(1'b0));
  FDRE \buff1_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[9] ),
        .Q(\buff1_reg[9]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[9]__1_srl3 " *) 
  SRL16E \buff1_reg[9]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_16),
        .Q(\buff1_reg[9]__1_srl3_n_0 ));
  FDRE \buff1_reg[9]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[9]),
        .Q(\buff1_reg[9]__2_n_0 ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_43,n_0_44,n_0_45,n_0_46,n_0_47,n_0_48,n_0_49,n_0_50,n_0_51,n_0_52,n_0_53,n_0_54,n_0_55,n_0_56,n_0_57,n_0_58,n_0_59}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[3:0],n_0_0,n_0_1,n_0_2,n_0_3,n_0_4,n_0_5,n_0_6,n_0_7,n_0_8,n_0_9,n_0_10,n_0_11,n_0_12}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,buff2_reg_n_92,buff2_reg_n_93,buff2_reg_n_94,buff2_reg_n_95,buff2_reg_n_96,buff2_reg_n_97,buff2_reg_n_98,buff2_reg_n_99,buff2_reg_n_100,buff2_reg_n_101,buff2_reg_n_102,buff2_reg_n_103,buff2_reg_n_104,buff2_reg_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff2_reg_n_106,buff2_reg_n_107,buff2_reg_n_108,buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[0]__2_n_0 ),
        .Q(\^buff2_reg [0]),
        .R(1'b0));
  FDRE \buff2_reg[0]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[0]),
        .Q(\buff2_reg[0]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[0]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[0]__1_srl3_n_0 ),
        .Q(\buff2_reg[0]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[10]__2_n_0 ),
        .Q(\^buff2_reg [10]),
        .R(1'b0));
  FDRE \buff2_reg[10]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[10]),
        .Q(\buff2_reg[10]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[10]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[10]__1_srl3_n_0 ),
        .Q(\buff2_reg[10]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[11]__2_n_0 ),
        .Q(\^buff2_reg [11]),
        .R(1'b0));
  FDRE \buff2_reg[11]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[11]),
        .Q(\buff2_reg[11]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[11]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[11]__1_srl3_n_0 ),
        .Q(\buff2_reg[11]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[12]__2_n_0 ),
        .Q(\^buff2_reg [12]),
        .R(1'b0));
  FDRE \buff2_reg[12]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[12]),
        .Q(\buff2_reg[12]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[12]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[12]__1_srl3_n_0 ),
        .Q(\buff2_reg[12]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[13]__2_n_0 ),
        .Q(\^buff2_reg [13]),
        .R(1'b0));
  FDRE \buff2_reg[13]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[13]),
        .Q(\buff2_reg[13]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[14]__1_n_0 ),
        .Q(\^buff2_reg [14]),
        .R(1'b0));
  FDRE \buff2_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[14]),
        .Q(\buff2_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[15]__1_n_0 ),
        .Q(\^buff2_reg [15]),
        .R(1'b0));
  FDRE \buff2_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[15]),
        .Q(\buff2_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[16]__1_n_0 ),
        .Q(\^buff2_reg [16]),
        .R(1'b0));
  FDRE \buff2_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[16]),
        .Q(\buff2_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[17]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[17]),
        .Q(\buff2_reg[17]__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[18]),
        .Q(\buff2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \buff2_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[19]),
        .Q(\buff2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \buff2_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[1]__2_n_0 ),
        .Q(\^buff2_reg [1]),
        .R(1'b0));
  FDRE \buff2_reg[1]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[1]),
        .Q(\buff2_reg[1]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[1]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[1]__1_srl3_n_0 ),
        .Q(\buff2_reg[1]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[20]),
        .Q(\buff2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \buff2_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[21]),
        .Q(\buff2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \buff2_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[22]),
        .Q(\buff2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \buff2_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[23]),
        .Q(\buff2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \buff2_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[24]),
        .Q(\buff2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \buff2_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[2]__2_n_0 ),
        .Q(\^buff2_reg [2]),
        .R(1'b0));
  FDRE \buff2_reg[2]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[2]),
        .Q(\buff2_reg[2]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[2]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[2]__1_srl3_n_0 ),
        .Q(\buff2_reg[2]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[3]__2_n_0 ),
        .Q(\^buff2_reg [3]),
        .R(1'b0));
  FDRE \buff2_reg[3]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[3]),
        .Q(\buff2_reg[3]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[3]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[3]__1_srl3_n_0 ),
        .Q(\buff2_reg[3]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[4]__2_n_0 ),
        .Q(\^buff2_reg [4]),
        .R(1'b0));
  FDRE \buff2_reg[4]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[4]),
        .Q(\buff2_reg[4]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[4]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[4]__1_srl3_n_0 ),
        .Q(\buff2_reg[4]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[5]__2_n_0 ),
        .Q(\^buff2_reg [5]),
        .R(1'b0));
  FDRE \buff2_reg[5]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[5]),
        .Q(\buff2_reg[5]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[5]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[5]__1_srl3_n_0 ),
        .Q(\buff2_reg[5]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[6]__2_n_0 ),
        .Q(\^buff2_reg [6]),
        .R(1'b0));
  FDRE \buff2_reg[6]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[6]),
        .Q(\buff2_reg[6]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[6]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[6]__1_srl3_n_0 ),
        .Q(\buff2_reg[6]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[7]__2_n_0 ),
        .Q(\^buff2_reg [7]),
        .R(1'b0));
  FDRE \buff2_reg[7]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[7]),
        .Q(\buff2_reg[7]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[7]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[7]__1_srl3_n_0 ),
        .Q(\buff2_reg[7]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[8]__2_n_0 ),
        .Q(\^buff2_reg [8]),
        .R(1'b0));
  FDRE \buff2_reg[8]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[8]),
        .Q(\buff2_reg[8]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[8]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[8]__1_srl3_n_0 ),
        .Q(\buff2_reg[8]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[9]__2_n_0 ),
        .Q(\^buff2_reg [9]),
        .R(1'b0));
  FDRE \buff2_reg[9]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[9]),
        .Q(\buff2_reg[9]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[9]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[9]__1_srl3_n_0 ),
        .Q(\buff2_reg[9]__2_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[0]__1_n_0 ),
        .Q(buff3_reg[0]),
        .R(1'b0));
  FDRE \buff3_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[10]__1_n_0 ),
        .Q(buff3_reg[10]),
        .R(1'b0));
  FDRE \buff3_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[11]__1_n_0 ),
        .Q(buff3_reg[11]),
        .R(1'b0));
  FDRE \buff3_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[12]__1_n_0 ),
        .Q(buff3_reg[12]),
        .R(1'b0));
  FDRE \buff3_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[13]__1_n_0 ),
        .Q(buff3_reg[13]),
        .R(1'b0));
  FDRE \buff3_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[14]__0_n_0 ),
        .Q(buff3_reg[14]),
        .R(1'b0));
  FDRE \buff3_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[15]__0_n_0 ),
        .Q(buff3_reg[15]),
        .R(1'b0));
  FDRE \buff3_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[16]__0_n_0 ),
        .Q(buff3_reg[16]),
        .R(1'b0));
  FDRE \buff3_reg[17]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[17]__0_n_0 ),
        .Q(buff3_reg[17]),
        .R(1'b0));
  FDRE \buff3_reg[18]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[18] ),
        .Q(buff3_reg[18]),
        .R(1'b0));
  FDRE \buff3_reg[19]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[19] ),
        .Q(buff3_reg[19]),
        .R(1'b0));
  FDRE \buff3_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[1]__1_n_0 ),
        .Q(buff3_reg[1]),
        .R(1'b0));
  FDRE \buff3_reg[20]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[20] ),
        .Q(buff3_reg[20]),
        .R(1'b0));
  FDRE \buff3_reg[21]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[21] ),
        .Q(buff3_reg[21]),
        .R(1'b0));
  FDRE \buff3_reg[22]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[22] ),
        .Q(buff3_reg[22]),
        .R(1'b0));
  FDRE \buff3_reg[23]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[23] ),
        .Q(buff3_reg[23]),
        .R(1'b0));
  FDRE \buff3_reg[24]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[24] ),
        .Q(buff3_reg[24]),
        .R(1'b0));
  FDRE \buff3_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[2]__1_n_0 ),
        .Q(buff3_reg[2]),
        .R(1'b0));
  FDRE \buff3_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[3]__1_n_0 ),
        .Q(buff3_reg[3]),
        .R(1'b0));
  FDRE \buff3_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[4]__1_n_0 ),
        .Q(buff3_reg[4]),
        .R(1'b0));
  FDRE \buff3_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[5]__1_n_0 ),
        .Q(buff3_reg[5]),
        .R(1'b0));
  FDRE \buff3_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[6]__1_n_0 ),
        .Q(buff3_reg[6]),
        .R(1'b0));
  FDRE \buff3_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[7]__1_n_0 ),
        .Q(buff3_reg[7]),
        .R(1'b0));
  FDRE \buff3_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[8]__1_n_0 ),
        .Q(buff3_reg[8]),
        .R(1'b0));
  FDRE \buff3_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[9]__1_n_0 ),
        .Q(buff3_reg[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__0
       (.A({\b_reg0_reg_n_0_[41] ,\b_reg0_reg_n_0_[41] ,\b_reg0_reg_n_0_[41] ,\b_reg0_reg_n_0_[41] ,\b_reg0_reg_n_0_[41] ,\b_reg0_reg_n_0_[41] ,\b_reg0_reg_n_0_[40] ,\b_reg0_reg_n_0_[39] ,\b_reg0_reg_n_0_[38] ,\b_reg0_reg_n_0_[37] ,\b_reg0_reg_n_0_[36] ,\b_reg0_reg_n_0_[35] ,\b_reg0_reg_n_0_[34] ,\b_reg0_reg_n_0_[33] ,\b_reg0_reg_n_0_[32] ,\b_reg0_reg_n_0_[31] ,\b_reg0_reg_n_0_[30] ,\b_reg0_reg_n_0_[29] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[26] ,\b_reg0_reg_n_0_[25] ,\b_reg0_reg_n_0_[24] ,\b_reg0_reg_n_0_[23] ,\b_reg0_reg_n_0_[22] ,\b_reg0_reg_n_0_[21] ,\b_reg0_reg_n_0_[20] ,\b_reg0_reg_n_0_[19] ,\b_reg0_reg_n_0_[18] ,\b_reg0_reg_n_0_[17] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\a_reg0_reg_n_0_[16] ,\a_reg0_reg_n_0_[15] ,\a_reg0_reg_n_0_[14] ,\a_reg0_reg_n_0_[13] ,\a_reg0_reg_n_0_[12] ,\a_reg0_reg_n_0_[11] ,\a_reg0_reg_n_0_[10] ,\a_reg0_reg_n_0_[9] ,\a_reg0_reg_n_0_[8] ,\a_reg0_reg_n_0_[7] ,\a_reg0_reg_n_0_[6] ,\a_reg0_reg_n_0_[5] ,\a_reg0_reg_n_0_[4] ,\a_reg0_reg_n_0_[3] ,\a_reg0_reg_n_0_[2] ,\a_reg0_reg_n_0_[1] ,\a_reg0_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff3_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg_n_106,buff2_reg_n_107,buff2_reg_n_108,buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153}),
        .PCOUT({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff0_reg_n_0_[16] ,\buff0_reg_n_0_[15] ,\buff0_reg_n_0_[14] ,\buff0_reg_n_0_[13] ,\buff0_reg_n_0_[12] ,\buff0_reg_n_0_[11] ,\buff0_reg_n_0_[10] ,\buff0_reg_n_0_[9] ,\buff0_reg_n_0_[8] ,\buff0_reg_n_0_[7] ,\buff0_reg_n_0_[6] ,\buff0_reg_n_0_[5] ,\buff0_reg_n_0_[4] ,\buff0_reg_n_0_[3] ,\buff0_reg_n_0_[2] ,\buff0_reg_n_0_[1] ,\buff0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff4_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,buff0_reg__2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff4_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff4_reg__0_n_58,buff4_reg__0_n_59,buff4_reg__0_n_60,buff4_reg__0_n_61,buff4_reg__0_n_62,buff4_reg__0_n_63,buff4_reg__0_n_64,buff4_reg__0_n_65,buff4_reg__0_n_66,buff4_reg__0_n_67,buff4_reg__0_n_68,buff4_reg__0_n_69,buff4_reg__0_n_70,buff4_reg__0_n_71,buff4_reg__0_n_72,buff4_reg__0_n_73,buff4_reg__0_n_74,buff4_reg__0_n_75,buff4_reg__0_n_76,buff4_reg__0_n_77,buff4_reg__0_n_78,buff4_reg__0_n_79,buff4_reg__0_n_80,buff4_reg__0_n_81,buff4_reg__0_n_82,buff4_reg__0_n_83,buff4_reg__0_n_84,buff4_reg__0_n_85,buff4_reg__0_n_86,buff4_reg__0_n_87,buff4_reg__0_n_88,buff4_reg__0_n_89,buff4_reg__0_n_90,buff4_reg__0_n_91,buff4_reg__0_n_92,buff4_reg__0_n_93,buff4_reg__0_n_94,buff4_reg__0_n_95,buff4_reg__0_n_96,buff4_reg__0_n_97,buff4_reg__0_n_98,buff4_reg__0_n_99,buff4_reg__0_n_100,buff4_reg__0_n_101,buff4_reg__0_n_102,buff4_reg__0_n_103,buff4_reg__0_n_104,buff4_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff4_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .PCOUT({buff4_reg__0_n_106,buff4_reg__0_n_107,buff4_reg__0_n_108,buff4_reg__0_n_109,buff4_reg__0_n_110,buff4_reg__0_n_111,buff4_reg__0_n_112,buff4_reg__0_n_113,buff4_reg__0_n_114,buff4_reg__0_n_115,buff4_reg__0_n_116,buff4_reg__0_n_117,buff4_reg__0_n_118,buff4_reg__0_n_119,buff4_reg__0_n_120,buff4_reg__0_n_121,buff4_reg__0_n_122,buff4_reg__0_n_123,buff4_reg__0_n_124,buff4_reg__0_n_125,buff4_reg__0_n_126,buff4_reg__0_n_127,buff4_reg__0_n_128,buff4_reg__0_n_129,buff4_reg__0_n_130,buff4_reg__0_n_131,buff4_reg__0_n_132,buff4_reg__0_n_133,buff4_reg__0_n_134,buff4_reg__0_n_135,buff4_reg__0_n_136,buff4_reg__0_n_137,buff4_reg__0_n_138,buff4_reg__0_n_139,buff4_reg__0_n_140,buff4_reg__0_n_141,buff4_reg__0_n_142,buff4_reg__0_n_143,buff4_reg__0_n_144,buff4_reg__0_n_145,buff4_reg__0_n_146,buff4_reg__0_n_147,buff4_reg__0_n_148,buff4_reg__0_n_149,buff4_reg__0_n_150,buff4_reg__0_n_151,buff4_reg__0_n_152,buff4_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff5_reg__1
       (.A({buff1_reg__1[24],buff1_reg__1[24],buff1_reg__1[24],buff1_reg__1[24],buff1_reg__1[24],buff1_reg__1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff5_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\buff1_reg[16]__0_n_0 ,\buff1_reg[15]__0_n_0 ,\buff1_reg[14]__0_n_0 ,\buff1_reg[13]__0_n_0 ,\buff1_reg[12]__0_n_0 ,\buff1_reg[11]__0_n_0 ,\buff1_reg[10]__0_n_0 ,\buff1_reg[9]__0_n_0 ,\buff1_reg[8]__0_n_0 ,\buff1_reg[7]__0_n_0 ,\buff1_reg[6]__0_n_0 ,\buff1_reg[5]__0_n_0 ,\buff1_reg[4]__0_n_0 ,\buff1_reg[3]__0_n_0 ,\buff1_reg[2]__0_n_0 ,\buff1_reg[1]__0_n_0 ,\buff1_reg[0]__0_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff5_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff5_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff5_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff5_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff5_reg__1_OVERFLOW_UNCONNECTED),
        .P(NLW_buff5_reg__1_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff5_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff5_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff4_reg__0_n_106,buff4_reg__0_n_107,buff4_reg__0_n_108,buff4_reg__0_n_109,buff4_reg__0_n_110,buff4_reg__0_n_111,buff4_reg__0_n_112,buff4_reg__0_n_113,buff4_reg__0_n_114,buff4_reg__0_n_115,buff4_reg__0_n_116,buff4_reg__0_n_117,buff4_reg__0_n_118,buff4_reg__0_n_119,buff4_reg__0_n_120,buff4_reg__0_n_121,buff4_reg__0_n_122,buff4_reg__0_n_123,buff4_reg__0_n_124,buff4_reg__0_n_125,buff4_reg__0_n_126,buff4_reg__0_n_127,buff4_reg__0_n_128,buff4_reg__0_n_129,buff4_reg__0_n_130,buff4_reg__0_n_131,buff4_reg__0_n_132,buff4_reg__0_n_133,buff4_reg__0_n_134,buff4_reg__0_n_135,buff4_reg__0_n_136,buff4_reg__0_n_137,buff4_reg__0_n_138,buff4_reg__0_n_139,buff4_reg__0_n_140,buff4_reg__0_n_141,buff4_reg__0_n_142,buff4_reg__0_n_143,buff4_reg__0_n_144,buff4_reg__0_n_145,buff4_reg__0_n_146,buff4_reg__0_n_147,buff4_reg__0_n_148,buff4_reg__0_n_149,buff4_reg__0_n_150,buff4_reg__0_n_151,buff4_reg__0_n_152,buff4_reg__0_n_153}),
        .PCOUT({buff5_reg__1_n_106,buff5_reg__1_n_107,buff5_reg__1_n_108,buff5_reg__1_n_109,buff5_reg__1_n_110,buff5_reg__1_n_111,buff5_reg__1_n_112,buff5_reg__1_n_113,buff5_reg__1_n_114,buff5_reg__1_n_115,buff5_reg__1_n_116,buff5_reg__1_n_117,buff5_reg__1_n_118,buff5_reg__1_n_119,buff5_reg__1_n_120,buff5_reg__1_n_121,buff5_reg__1_n_122,buff5_reg__1_n_123,buff5_reg__1_n_124,buff5_reg__1_n_125,buff5_reg__1_n_126,buff5_reg__1_n_127,buff5_reg__1_n_128,buff5_reg__1_n_129,buff5_reg__1_n_130,buff5_reg__1_n_131,buff5_reg__1_n_132,buff5_reg__1_n_133,buff5_reg__1_n_134,buff5_reg__1_n_135,buff5_reg__1_n_136,buff5_reg__1_n_137,buff5_reg__1_n_138,buff5_reg__1_n_139,buff5_reg__1_n_140,buff5_reg__1_n_141,buff5_reg__1_n_142,buff5_reg__1_n_143,buff5_reg__1_n_144,buff5_reg__1_n_145,buff5_reg__1_n_146,buff5_reg__1_n_147,buff5_reg__1_n_148,buff5_reg__1_n_149,buff5_reg__1_n_150,buff5_reg__1_n_151,buff5_reg__1_n_152,buff5_reg__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff5_reg__1_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff6_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\^buff2_reg }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff6_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,\buff2_reg[12]__2_n_0 ,\buff2_reg[11]__2_n_0 ,\buff2_reg[10]__2_n_0 ,\buff2_reg[9]__2_n_0 ,\buff2_reg[8]__2_n_0 ,\buff2_reg[7]__2_n_0 ,\buff2_reg[6]__2_n_0 ,\buff2_reg[5]__2_n_0 ,\buff2_reg[4]__2_n_0 ,\buff2_reg[3]__2_n_0 ,\buff2_reg[2]__2_n_0 ,\buff2_reg[1]__2_n_0 ,\buff2_reg[0]__2_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT({buff6_reg__1_n_6,buff6_reg__1_n_7,buff6_reg__1_n_8,buff6_reg__1_n_9,buff6_reg__1_n_10,buff6_reg__1_n_11,buff6_reg__1_n_12,buff6_reg__1_n_13,buff6_reg__1_n_14,buff6_reg__1_n_15,buff6_reg__1_n_16,buff6_reg__1_n_17,buff6_reg__1_n_18,buff6_reg__1_n_19,buff6_reg__1_n_20,buff6_reg__1_n_21,buff6_reg__1_n_22,buff6_reg__1_n_23}),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff6_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff6_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff6_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff6_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff6_reg__1_n_58,buff6_reg__1_n_59,buff6_reg__1_n_60,buff6_reg__1_n_61,buff6_reg__1_n_62,buff6_reg__1_n_63,buff6_reg__1_n_64,buff6_reg__1_n_65,buff6_reg__1_n_66,buff6_reg__1_n_67,buff6_reg__1_n_68,buff6_reg__1_n_69,buff6_reg__1_n_70,buff6_reg__1_n_71,buff6_reg__1_n_72,buff6_reg__1_n_73,buff6_reg__1_n_74,buff6_reg__1_n_75,buff6_reg__1_n_76,buff6_reg__1_n_77,buff6_reg__1_n_78,buff6_reg__1_n_79,buff6_reg__1_n_80,buff6_reg__1_n_81,buff6_reg__1_n_82,buff6_reg__1_n_83,buff6_reg__1_n_84,buff6_reg__1_n_85,buff6_reg__1_n_86,buff6_reg__1_n_87,buff6_reg__1_n_88,buff6_reg__1_n_89,buff6_reg__1_n_90,buff6_reg__1_n_91,buff6_reg__1_n_92,buff6_reg__1_n_93,buff6_reg__1_n_94,buff6_reg__1_n_95,buff6_reg__1_n_96,buff6_reg__1_n_97,buff6_reg__1_n_98,buff6_reg__1_n_99,buff6_reg__1_n_100,buff6_reg__1_n_101,buff6_reg__1_n_102,buff6_reg__1_n_103,buff6_reg__1_n_104,buff6_reg__1_n_105}),
        .PATTERNBDETECT(NLW_buff6_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff6_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff5_reg__1_n_106,buff5_reg__1_n_107,buff5_reg__1_n_108,buff5_reg__1_n_109,buff5_reg__1_n_110,buff5_reg__1_n_111,buff5_reg__1_n_112,buff5_reg__1_n_113,buff5_reg__1_n_114,buff5_reg__1_n_115,buff5_reg__1_n_116,buff5_reg__1_n_117,buff5_reg__1_n_118,buff5_reg__1_n_119,buff5_reg__1_n_120,buff5_reg__1_n_121,buff5_reg__1_n_122,buff5_reg__1_n_123,buff5_reg__1_n_124,buff5_reg__1_n_125,buff5_reg__1_n_126,buff5_reg__1_n_127,buff5_reg__1_n_128,buff5_reg__1_n_129,buff5_reg__1_n_130,buff5_reg__1_n_131,buff5_reg__1_n_132,buff5_reg__1_n_133,buff5_reg__1_n_134,buff5_reg__1_n_135,buff5_reg__1_n_136,buff5_reg__1_n_137,buff5_reg__1_n_138,buff5_reg__1_n_139,buff5_reg__1_n_140,buff5_reg__1_n_141,buff5_reg__1_n_142,buff5_reg__1_n_143,buff5_reg__1_n_144,buff5_reg__1_n_145,buff5_reg__1_n_146,buff5_reg__1_n_147,buff5_reg__1_n_148,buff5_reg__1_n_149,buff5_reg__1_n_150,buff5_reg__1_n_151,buff5_reg__1_n_152,buff5_reg__1_n_153}),
        .PCOUT({buff6_reg__1_n_106,buff6_reg__1_n_107,buff6_reg__1_n_108,buff6_reg__1_n_109,buff6_reg__1_n_110,buff6_reg__1_n_111,buff6_reg__1_n_112,buff6_reg__1_n_113,buff6_reg__1_n_114,buff6_reg__1_n_115,buff6_reg__1_n_116,buff6_reg__1_n_117,buff6_reg__1_n_118,buff6_reg__1_n_119,buff6_reg__1_n_120,buff6_reg__1_n_121,buff6_reg__1_n_122,buff6_reg__1_n_123,buff6_reg__1_n_124,buff6_reg__1_n_125,buff6_reg__1_n_126,buff6_reg__1_n_127,buff6_reg__1_n_128,buff6_reg__1_n_129,buff6_reg__1_n_130,buff6_reg__1_n_131,buff6_reg__1_n_132,buff6_reg__1_n_133,buff6_reg__1_n_134,buff6_reg__1_n_135,buff6_reg__1_n_136,buff6_reg__1_n_137,buff6_reg__1_n_138,buff6_reg__1_n_139,buff6_reg__1_n_140,buff6_reg__1_n_141,buff6_reg__1_n_142,buff6_reg__1_n_143,buff6_reg__1_n_144,buff6_reg__1_n_145,buff6_reg__1_n_146,buff6_reg__1_n_147,buff6_reg__1_n_148,buff6_reg__1_n_149,buff6_reg__1_n_150,buff6_reg__1_n_151,buff6_reg__1_n_152,buff6_reg__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff6_reg__1_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff7_reg__2
       (.A({buff3_reg[24],buff3_reg[24],buff3_reg[24],buff3_reg[24],buff3_reg[24],buff3_reg}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff7_reg__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({buff6_reg__1_n_6,buff6_reg__1_n_7,buff6_reg__1_n_8,buff6_reg__1_n_9,buff6_reg__1_n_10,buff6_reg__1_n_11,buff6_reg__1_n_12,buff6_reg__1_n_13,buff6_reg__1_n_14,buff6_reg__1_n_15,buff6_reg__1_n_16,buff6_reg__1_n_17,buff6_reg__1_n_18,buff6_reg__1_n_19,buff6_reg__1_n_20,buff6_reg__1_n_21,buff6_reg__1_n_22,buff6_reg__1_n_23}),
        .BCOUT(NLW_buff7_reg__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff7_reg__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff7_reg__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff7_reg__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff7_reg__2_OVERFLOW_UNCONNECTED),
        .P({buff7_reg__2_n_58,buff7_reg__2_n_59,buff7_reg__2_n_60,buff7_reg__2_n_61,buff7_reg__2_n_62,buff7_reg__2_n_63,buff7_reg__2_n_64,buff7_reg__2_n_65,buff7_reg__2_n_66,buff7_reg__2_n_67,buff7_reg__2_n_68,buff7_reg}),
        .PATTERNBDETECT(NLW_buff7_reg__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff7_reg__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff6_reg__1_n_106,buff6_reg__1_n_107,buff6_reg__1_n_108,buff6_reg__1_n_109,buff6_reg__1_n_110,buff6_reg__1_n_111,buff6_reg__1_n_112,buff6_reg__1_n_113,buff6_reg__1_n_114,buff6_reg__1_n_115,buff6_reg__1_n_116,buff6_reg__1_n_117,buff6_reg__1_n_118,buff6_reg__1_n_119,buff6_reg__1_n_120,buff6_reg__1_n_121,buff6_reg__1_n_122,buff6_reg__1_n_123,buff6_reg__1_n_124,buff6_reg__1_n_125,buff6_reg__1_n_126,buff6_reg__1_n_127,buff6_reg__1_n_128,buff6_reg__1_n_129,buff6_reg__1_n_130,buff6_reg__1_n_131,buff6_reg__1_n_132,buff6_reg__1_n_133,buff6_reg__1_n_134,buff6_reg__1_n_135,buff6_reg__1_n_136,buff6_reg__1_n_137,buff6_reg__1_n_138,buff6_reg__1_n_139,buff6_reg__1_n_140,buff6_reg__1_n_141,buff6_reg__1_n_142,buff6_reg__1_n_143,buff6_reg__1_n_144,buff6_reg__1_n_145,buff6_reg__1_n_146,buff6_reg__1_n_147,buff6_reg__1_n_148,buff6_reg__1_n_149,buff6_reg__1_n_150,buff6_reg__1_n_151,buff6_reg__1_n_152,buff6_reg__1_n_153}),
        .PCOUT(NLW_buff7_reg__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff7_reg__2_UNDERFLOW_UNCONNECTED));
  FDRE \buff8_reg[51] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[51]),
        .Q(\buff8_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \buff8_reg[52] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[52]),
        .Q(\buff8_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \buff8_reg[53] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[53]),
        .Q(\buff8_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \buff8_reg[54] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[54]),
        .Q(\buff8_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \buff8_reg[55] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[55]),
        .Q(\buff8_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \buff8_reg[56] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[56]),
        .Q(\buff8_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \buff8_reg[57] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[57]),
        .Q(\buff8_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \buff8_reg[58] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[58]),
        .Q(\buff8_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \buff8_reg[59] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[59]),
        .Q(\buff8_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \buff8_reg[60] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[60]),
        .Q(\buff8_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \buff8_reg[61] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[61]),
        .Q(\buff8_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \buff8_reg[62] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[62]),
        .Q(\buff8_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \buff8_reg[63] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[63]),
        .Q(\buff8_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \buff8_reg[64] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[64]),
        .Q(\buff8_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \buff8_reg[65] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[65]),
        .Q(\buff8_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \buff8_reg[66] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[66]),
        .Q(\buff8_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \buff8_reg[67] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[67]),
        .Q(\buff8_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \buff8_reg[68] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[68]),
        .Q(\buff8_reg_n_0_[68] ),
        .R(1'b0));
  FDRE \buff8_reg[69] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[69]),
        .Q(\buff8_reg_n_0_[69] ),
        .R(1'b0));
  FDRE \buff8_reg[70] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[70]),
        .Q(\buff8_reg_n_0_[70] ),
        .R(1'b0));
  FDRE \buff8_reg[71] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[71]),
        .Q(\buff8_reg_n_0_[71] ),
        .R(1'b0));
  FDRE \buff8_reg[72] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[72]),
        .Q(\buff8_reg_n_0_[72] ),
        .R(1'b0));
  FDRE \buff8_reg[73] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[73]),
        .Q(\buff8_reg_n_0_[73] ),
        .R(1'b0));
  FDRE \buff8_reg[74] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[74]),
        .Q(\buff8_reg_n_0_[74] ),
        .R(1'b0));
  FDRE \buff8_reg[75] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[75]),
        .Q(\buff8_reg_n_0_[75] ),
        .R(1'b0));
  FDRE \buff8_reg[76] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[76]),
        .Q(\buff8_reg_n_0_[76] ),
        .R(1'b0));
  FDRE \buff8_reg[77] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[77]),
        .Q(\buff8_reg_n_0_[77] ),
        .R(1'b0));
  FDRE \buff8_reg[78] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[78]),
        .Q(\buff8_reg_n_0_[78] ),
        .R(1'b0));
  FDRE \buff8_reg[79] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[79]),
        .Q(\buff8_reg_n_0_[79] ),
        .R(1'b0));
  FDRE \buff8_reg[80] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[80]),
        .Q(\buff8_reg_n_0_[80] ),
        .R(1'b0));
  FDRE \buff8_reg[81] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[81]),
        .Q(\buff8_reg_n_0_[81] ),
        .R(1'b0));
  FDRE \buff8_reg[82] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[82]),
        .Q(\buff8_reg_n_0_[82] ),
        .R(1'b0));
  FDRE \buff8_reg[83] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[83]),
        .Q(\buff8_reg_n_0_[83] ),
        .R(1'b0));
  FDRE \buff8_reg[84] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[84]),
        .Q(\buff8_reg_n_0_[84] ),
        .R(1'b0));
  FDRE \buff8_reg[85] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[85]),
        .Q(\buff8_reg_n_0_[85] ),
        .R(1'b0));
  FDRE \buff8_reg[86] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[86]),
        .Q(\buff8_reg_n_0_[86] ),
        .R(1'b0));
  FDRE \buff8_reg[87] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[87]),
        .Q(\buff8_reg_n_0_[87] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[0]_srl7 " *) 
  SRL16E \buff9_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_105),
        .Q(D[0]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[10]_srl7 " *) 
  SRL16E \buff9_reg[10]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_95),
        .Q(D[10]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[11]_srl7 " *) 
  SRL16E \buff9_reg[11]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_94),
        .Q(D[11]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[12]_srl7 " *) 
  SRL16E \buff9_reg[12]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_93),
        .Q(D[12]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[13]_srl7 " *) 
  SRL16E \buff9_reg[13]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_92),
        .Q(D[13]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[14]_srl7 " *) 
  SRL16E \buff9_reg[14]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_91),
        .Q(D[14]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[15]_srl7 " *) 
  SRL16E \buff9_reg[15]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_90),
        .Q(D[15]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[16]_srl7 " *) 
  SRL16E \buff9_reg[16]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_89),
        .Q(D[16]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[17]_srl5 " *) 
  SRL16E \buff9_reg[17]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_105),
        .Q(D[17]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[18]_srl5 " *) 
  SRL16E \buff9_reg[18]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_104),
        .Q(D[18]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[19]_srl5 " *) 
  SRL16E \buff9_reg[19]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_103),
        .Q(D[19]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[1]_srl7 " *) 
  SRL16E \buff9_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_104),
        .Q(D[1]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[20]_srl5 " *) 
  SRL16E \buff9_reg[20]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_102),
        .Q(D[20]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[21]_srl5 " *) 
  SRL16E \buff9_reg[21]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_101),
        .Q(D[21]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[22]_srl5 " *) 
  SRL16E \buff9_reg[22]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_100),
        .Q(D[22]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[23]_srl5 " *) 
  SRL16E \buff9_reg[23]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_99),
        .Q(D[23]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[24]_srl5 " *) 
  SRL16E \buff9_reg[24]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_98),
        .Q(D[24]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[25]_srl5 " *) 
  SRL16E \buff9_reg[25]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_97),
        .Q(D[25]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[26]_srl5 " *) 
  SRL16E \buff9_reg[26]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_96),
        .Q(D[26]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[27]_srl5 " *) 
  SRL16E \buff9_reg[27]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_95),
        .Q(D[27]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[28]_srl5 " *) 
  SRL16E \buff9_reg[28]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_94),
        .Q(D[28]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[29]_srl5 " *) 
  SRL16E \buff9_reg[29]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_93),
        .Q(D[29]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[2]_srl7 " *) 
  SRL16E \buff9_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_103),
        .Q(D[2]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[30]_srl5 " *) 
  SRL16E \buff9_reg[30]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_92),
        .Q(D[30]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[31]_srl5 " *) 
  SRL16E \buff9_reg[31]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_91),
        .Q(D[31]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[32]_srl5 " *) 
  SRL16E \buff9_reg[32]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_90),
        .Q(D[32]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[33]_srl5 " *) 
  SRL16E \buff9_reg[33]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_89),
        .Q(D[33]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[34]_srl3 " *) 
  SRL16E \buff9_reg[34]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_105),
        .Q(D[34]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[35]_srl3 " *) 
  SRL16E \buff9_reg[35]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_104),
        .Q(D[35]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[36]_srl3 " *) 
  SRL16E \buff9_reg[36]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_103),
        .Q(D[36]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[37]_srl3 " *) 
  SRL16E \buff9_reg[37]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_102),
        .Q(D[37]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[38]_srl3 " *) 
  SRL16E \buff9_reg[38]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_101),
        .Q(D[38]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[39]_srl3 " *) 
  SRL16E \buff9_reg[39]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_100),
        .Q(D[39]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[3]_srl7 " *) 
  SRL16E \buff9_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_102),
        .Q(D[3]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[40]_srl3 " *) 
  SRL16E \buff9_reg[40]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_99),
        .Q(D[40]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[41]_srl3 " *) 
  SRL16E \buff9_reg[41]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_98),
        .Q(D[41]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[42]_srl3 " *) 
  SRL16E \buff9_reg[42]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_97),
        .Q(D[42]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[43]_srl3 " *) 
  SRL16E \buff9_reg[43]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_96),
        .Q(D[43]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[44]_srl3 " *) 
  SRL16E \buff9_reg[44]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_95),
        .Q(D[44]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[45]_srl3 " *) 
  SRL16E \buff9_reg[45]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_94),
        .Q(D[45]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[46]_srl3 " *) 
  SRL16E \buff9_reg[46]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_93),
        .Q(D[46]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[47]_srl3 " *) 
  SRL16E \buff9_reg[47]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_92),
        .Q(D[47]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[48]_srl3 " *) 
  SRL16E \buff9_reg[48]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_91),
        .Q(D[48]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[49]_srl3 " *) 
  SRL16E \buff9_reg[49]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_90),
        .Q(D[49]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[4]_srl7 " *) 
  SRL16E \buff9_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_101),
        .Q(D[4]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[50]_srl3 " *) 
  SRL16E \buff9_reg[50]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_89),
        .Q(D[50]));
  FDRE \buff9_reg[51] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[51] ),
        .Q(D[51]),
        .R(1'b0));
  FDRE \buff9_reg[52] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[52] ),
        .Q(D[52]),
        .R(1'b0));
  FDRE \buff9_reg[53] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[53] ),
        .Q(D[53]),
        .R(1'b0));
  FDRE \buff9_reg[54] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[54] ),
        .Q(D[54]),
        .R(1'b0));
  FDRE \buff9_reg[55] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[55] ),
        .Q(D[55]),
        .R(1'b0));
  FDRE \buff9_reg[56] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[56] ),
        .Q(D[56]),
        .R(1'b0));
  FDRE \buff9_reg[57] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[57] ),
        .Q(D[57]),
        .R(1'b0));
  FDRE \buff9_reg[58] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[58] ),
        .Q(D[58]),
        .R(1'b0));
  FDRE \buff9_reg[59] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[59] ),
        .Q(D[59]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[5]_srl7 " *) 
  SRL16E \buff9_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_100),
        .Q(D[5]));
  FDRE \buff9_reg[60] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[60] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \buff9_reg[61] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[61] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \buff9_reg[62] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[62] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \buff9_reg[63] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[63] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \buff9_reg[64] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[64] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \buff9_reg[65] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[65] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \buff9_reg[66] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[66] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \buff9_reg[67] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[67] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \buff9_reg[68] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[68] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \buff9_reg[69] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[69] ),
        .Q(Q[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[6]_srl7 " *) 
  SRL16E \buff9_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_99),
        .Q(D[6]));
  FDRE \buff9_reg[70] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[70] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \buff9_reg[71] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[71] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \buff9_reg[72] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[72] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \buff9_reg[73] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[73] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \buff9_reg[74] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[74] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \buff9_reg[75] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[75] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \buff9_reg[76] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[76] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \buff9_reg[77] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[77] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \buff9_reg[78] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[78] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \buff9_reg[79] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[79] ),
        .Q(Q[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[7]_srl7 " *) 
  SRL16E \buff9_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_98),
        .Q(D[7]));
  FDRE \buff9_reg[80] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[80] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \buff9_reg[81] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[81] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \buff9_reg[82] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[82] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \buff9_reg[83] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[83] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \buff9_reg[84] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[84] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \buff9_reg[85] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[85] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \buff9_reg[86] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[86] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \buff9_reg[87] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[87] ),
        .Q(Q[27]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[8]_srl7 " *) 
  SRL16E \buff9_reg[8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_97),
        .Q(D[8]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U6/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[9]_srl7 " *) 
  SRL16E \buff9_reg[9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_96),
        .Q(D[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(n_0_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(n_0_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(n_0_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(n_0_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b1),
        .O(n_0_14));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(n_0_15));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b1),
        .O(n_0_16));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(n_0_17));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b1),
        .O(n_0_18));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(n_0_19));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b1),
        .O(n_0_20));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(n_0_21));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b1),
        .O(n_0_22));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(n_0_23));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b1),
        .O(n_0_24));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(n_0_25));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b1),
        .O(n_0_26));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(n_0_27));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b1),
        .O(n_0_28));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(n_0_29));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b1),
        .O(n_0_30));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(n_0_31));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b1),
        .O(n_0_32));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(n_0_33));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b1),
        .O(n_0_34));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(n_0_35));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b1),
        .O(n_0_36));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(n_0_37));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b1),
        .O(n_0_38));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(n_0_39));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b1),
        .O(n_0_40));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(n_0_41));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b1),
        .O(n_0_42));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(n_0_43));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b1),
        .O(n_0_44));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(n_0_45));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b1),
        .O(n_0_46));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(n_0_47));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b1),
        .O(n_0_48));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(n_0_49));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(n_0_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b1),
        .O(n_0_50));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(n_0_51));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b1),
        .O(n_0_52));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(n_0_53));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b1),
        .O(n_0_54));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(n_0_55));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b1),
        .O(n_0_56));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(n_0_57));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b1),
        .O(n_0_58));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b1),
        .O(n_0_59));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(n_0_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(n_0_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(n_0_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(n_0_9));
endmodule

(* ORIG_REF_NAME = "mixer_mul_47ns_42cud_MulnS_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_MulnS_1_16
   (D,
    Q,
    in0,
    grp_fu_308_ce,
    ap_clk);
  output [59:0]D;
  output [27:0]Q;
  input [28:0]in0;
  input grp_fu_308_ce;
  input ap_clk;

  wire [59:0]D;
  wire [27:0]Q;
  wire \a_reg0_reg_n_0_[0] ;
  wire \a_reg0_reg_n_0_[10] ;
  wire \a_reg0_reg_n_0_[11] ;
  wire \a_reg0_reg_n_0_[12] ;
  wire \a_reg0_reg_n_0_[13] ;
  wire \a_reg0_reg_n_0_[14] ;
  wire \a_reg0_reg_n_0_[15] ;
  wire \a_reg0_reg_n_0_[16] ;
  wire \a_reg0_reg_n_0_[17] ;
  wire \a_reg0_reg_n_0_[18] ;
  wire \a_reg0_reg_n_0_[19] ;
  wire \a_reg0_reg_n_0_[1] ;
  wire \a_reg0_reg_n_0_[20] ;
  wire \a_reg0_reg_n_0_[21] ;
  wire \a_reg0_reg_n_0_[22] ;
  wire \a_reg0_reg_n_0_[23] ;
  wire \a_reg0_reg_n_0_[24] ;
  wire \a_reg0_reg_n_0_[25] ;
  wire \a_reg0_reg_n_0_[26] ;
  wire \a_reg0_reg_n_0_[27] ;
  wire \a_reg0_reg_n_0_[28] ;
  wire \a_reg0_reg_n_0_[29] ;
  wire \a_reg0_reg_n_0_[2] ;
  wire \a_reg0_reg_n_0_[30] ;
  wire \a_reg0_reg_n_0_[31] ;
  wire \a_reg0_reg_n_0_[32] ;
  wire \a_reg0_reg_n_0_[33] ;
  wire \a_reg0_reg_n_0_[3] ;
  wire \a_reg0_reg_n_0_[4] ;
  wire \a_reg0_reg_n_0_[5] ;
  wire \a_reg0_reg_n_0_[6] ;
  wire \a_reg0_reg_n_0_[7] ;
  wire \a_reg0_reg_n_0_[8] ;
  wire \a_reg0_reg_n_0_[9] ;
  wire ap_clk;
  wire \b_reg0_reg_n_0_[0] ;
  wire \b_reg0_reg_n_0_[10] ;
  wire \b_reg0_reg_n_0_[11] ;
  wire \b_reg0_reg_n_0_[12] ;
  wire \b_reg0_reg_n_0_[13] ;
  wire \b_reg0_reg_n_0_[14] ;
  wire \b_reg0_reg_n_0_[15] ;
  wire \b_reg0_reg_n_0_[16] ;
  wire \b_reg0_reg_n_0_[17] ;
  wire \b_reg0_reg_n_0_[18] ;
  wire \b_reg0_reg_n_0_[19] ;
  wire \b_reg0_reg_n_0_[1] ;
  wire \b_reg0_reg_n_0_[20] ;
  wire \b_reg0_reg_n_0_[21] ;
  wire \b_reg0_reg_n_0_[22] ;
  wire \b_reg0_reg_n_0_[23] ;
  wire \b_reg0_reg_n_0_[24] ;
  wire \b_reg0_reg_n_0_[25] ;
  wire \b_reg0_reg_n_0_[26] ;
  wire \b_reg0_reg_n_0_[27] ;
  wire \b_reg0_reg_n_0_[28] ;
  wire \b_reg0_reg_n_0_[29] ;
  wire \b_reg0_reg_n_0_[2] ;
  wire \b_reg0_reg_n_0_[30] ;
  wire \b_reg0_reg_n_0_[31] ;
  wire \b_reg0_reg_n_0_[32] ;
  wire \b_reg0_reg_n_0_[33] ;
  wire \b_reg0_reg_n_0_[34] ;
  wire \b_reg0_reg_n_0_[35] ;
  wire \b_reg0_reg_n_0_[36] ;
  wire \b_reg0_reg_n_0_[37] ;
  wire \b_reg0_reg_n_0_[38] ;
  wire \b_reg0_reg_n_0_[39] ;
  wire \b_reg0_reg_n_0_[3] ;
  wire \b_reg0_reg_n_0_[40] ;
  wire \b_reg0_reg_n_0_[41] ;
  wire \b_reg0_reg_n_0_[4] ;
  wire \b_reg0_reg_n_0_[5] ;
  wire \b_reg0_reg_n_0_[6] ;
  wire \b_reg0_reg_n_0_[7] ;
  wire \b_reg0_reg_n_0_[8] ;
  wire \b_reg0_reg_n_0_[9] ;
  wire \buff0_reg[0]__1_n_0 ;
  wire \buff0_reg[10]__1_n_0 ;
  wire \buff0_reg[11]__1_n_0 ;
  wire \buff0_reg[12]__1_n_0 ;
  wire \buff0_reg[13]__1_n_0 ;
  wire \buff0_reg[14]__1_n_0 ;
  wire \buff0_reg[15]__1_n_0 ;
  wire \buff0_reg[16]__1_n_0 ;
  wire \buff0_reg[17]__1_n_0 ;
  wire \buff0_reg[1]__1_n_0 ;
  wire \buff0_reg[2]__1_n_0 ;
  wire \buff0_reg[3]__1_n_0 ;
  wire \buff0_reg[4]__1_n_0 ;
  wire \buff0_reg[5]__1_n_0 ;
  wire \buff0_reg[6]__1_n_0 ;
  wire \buff0_reg[7]__1_n_0 ;
  wire \buff0_reg[8]__1_n_0 ;
  wire \buff0_reg[9]__1_n_0 ;
  wire [16:0]buff0_reg__2;
  wire \buff0_reg_n_0_[0] ;
  wire \buff0_reg_n_0_[10] ;
  wire \buff0_reg_n_0_[11] ;
  wire \buff0_reg_n_0_[12] ;
  wire \buff0_reg_n_0_[13] ;
  wire \buff0_reg_n_0_[14] ;
  wire \buff0_reg_n_0_[15] ;
  wire \buff0_reg_n_0_[16] ;
  wire \buff0_reg_n_0_[18] ;
  wire \buff0_reg_n_0_[19] ;
  wire \buff0_reg_n_0_[1] ;
  wire \buff0_reg_n_0_[20] ;
  wire \buff0_reg_n_0_[21] ;
  wire \buff0_reg_n_0_[22] ;
  wire \buff0_reg_n_0_[23] ;
  wire \buff0_reg_n_0_[24] ;
  wire \buff0_reg_n_0_[2] ;
  wire \buff0_reg_n_0_[3] ;
  wire \buff0_reg_n_0_[4] ;
  wire \buff0_reg_n_0_[5] ;
  wire \buff0_reg_n_0_[6] ;
  wire \buff0_reg_n_0_[7] ;
  wire \buff0_reg_n_0_[8] ;
  wire \buff0_reg_n_0_[9] ;
  wire \buff1_reg[0]__0_n_0 ;
  wire \buff1_reg[0]__1_srl3_n_0 ;
  wire \buff1_reg[0]__2_n_0 ;
  wire \buff1_reg[10]__0_n_0 ;
  wire \buff1_reg[10]__1_srl3_n_0 ;
  wire \buff1_reg[10]__2_n_0 ;
  wire \buff1_reg[11]__0_n_0 ;
  wire \buff1_reg[11]__1_srl3_n_0 ;
  wire \buff1_reg[11]__2_n_0 ;
  wire \buff1_reg[12]__0_n_0 ;
  wire \buff1_reg[12]__1_srl3_n_0 ;
  wire \buff1_reg[12]__2_n_0 ;
  wire \buff1_reg[13]__0_n_0 ;
  wire \buff1_reg[13]__2_n_0 ;
  wire \buff1_reg[14]__0_n_0 ;
  wire \buff1_reg[14]__1_n_0 ;
  wire \buff1_reg[15]__0_n_0 ;
  wire \buff1_reg[15]__1_n_0 ;
  wire \buff1_reg[16]__0_n_0 ;
  wire \buff1_reg[16]__1_n_0 ;
  wire \buff1_reg[1]__0_n_0 ;
  wire \buff1_reg[1]__1_srl3_n_0 ;
  wire \buff1_reg[1]__2_n_0 ;
  wire \buff1_reg[2]__0_n_0 ;
  wire \buff1_reg[2]__1_srl3_n_0 ;
  wire \buff1_reg[2]__2_n_0 ;
  wire \buff1_reg[3]__0_n_0 ;
  wire \buff1_reg[3]__1_srl3_n_0 ;
  wire \buff1_reg[3]__2_n_0 ;
  wire \buff1_reg[4]__0_n_0 ;
  wire \buff1_reg[4]__1_srl3_n_0 ;
  wire \buff1_reg[4]__2_n_0 ;
  wire \buff1_reg[5]__0_n_0 ;
  wire \buff1_reg[5]__1_srl3_n_0 ;
  wire \buff1_reg[5]__2_n_0 ;
  wire \buff1_reg[6]__0_n_0 ;
  wire \buff1_reg[6]__1_srl3_n_0 ;
  wire \buff1_reg[6]__2_n_0 ;
  wire \buff1_reg[7]__0_n_0 ;
  wire \buff1_reg[7]__1_srl3_n_0 ;
  wire \buff1_reg[7]__2_n_0 ;
  wire \buff1_reg[8]__0_n_0 ;
  wire \buff1_reg[8]__1_srl3_n_0 ;
  wire \buff1_reg[8]__2_n_0 ;
  wire \buff1_reg[9]__0_n_0 ;
  wire \buff1_reg[9]__1_srl3_n_0 ;
  wire \buff1_reg[9]__2_n_0 ;
  wire [24:0]buff1_reg__1;
  wire [16:0]\^buff2_reg ;
  wire \buff2_reg[0]__1_n_0 ;
  wire \buff2_reg[0]__2_n_0 ;
  wire \buff2_reg[10]__1_n_0 ;
  wire \buff2_reg[10]__2_n_0 ;
  wire \buff2_reg[11]__1_n_0 ;
  wire \buff2_reg[11]__2_n_0 ;
  wire \buff2_reg[12]__1_n_0 ;
  wire \buff2_reg[12]__2_n_0 ;
  wire \buff2_reg[13]__1_n_0 ;
  wire \buff2_reg[14]__0_n_0 ;
  wire \buff2_reg[15]__0_n_0 ;
  wire \buff2_reg[16]__0_n_0 ;
  wire \buff2_reg[17]__0_n_0 ;
  wire \buff2_reg[1]__1_n_0 ;
  wire \buff2_reg[1]__2_n_0 ;
  wire \buff2_reg[2]__1_n_0 ;
  wire \buff2_reg[2]__2_n_0 ;
  wire \buff2_reg[3]__1_n_0 ;
  wire \buff2_reg[3]__2_n_0 ;
  wire \buff2_reg[4]__1_n_0 ;
  wire \buff2_reg[4]__2_n_0 ;
  wire \buff2_reg[5]__1_n_0 ;
  wire \buff2_reg[5]__2_n_0 ;
  wire \buff2_reg[6]__1_n_0 ;
  wire \buff2_reg[6]__2_n_0 ;
  wire \buff2_reg[7]__1_n_0 ;
  wire \buff2_reg[7]__2_n_0 ;
  wire \buff2_reg[8]__1_n_0 ;
  wire \buff2_reg[8]__2_n_0 ;
  wire \buff2_reg[9]__1_n_0 ;
  wire \buff2_reg[9]__2_n_0 ;
  wire \buff2_reg_n_0_[18] ;
  wire \buff2_reg_n_0_[19] ;
  wire \buff2_reg_n_0_[20] ;
  wire \buff2_reg_n_0_[21] ;
  wire \buff2_reg_n_0_[22] ;
  wire \buff2_reg_n_0_[23] ;
  wire \buff2_reg_n_0_[24] ;
  wire buff2_reg_n_100;
  wire buff2_reg_n_101;
  wire buff2_reg_n_102;
  wire buff2_reg_n_103;
  wire buff2_reg_n_104;
  wire buff2_reg_n_105;
  wire buff2_reg_n_106;
  wire buff2_reg_n_107;
  wire buff2_reg_n_108;
  wire buff2_reg_n_109;
  wire buff2_reg_n_110;
  wire buff2_reg_n_111;
  wire buff2_reg_n_112;
  wire buff2_reg_n_113;
  wire buff2_reg_n_114;
  wire buff2_reg_n_115;
  wire buff2_reg_n_116;
  wire buff2_reg_n_117;
  wire buff2_reg_n_118;
  wire buff2_reg_n_119;
  wire buff2_reg_n_120;
  wire buff2_reg_n_121;
  wire buff2_reg_n_122;
  wire buff2_reg_n_123;
  wire buff2_reg_n_124;
  wire buff2_reg_n_125;
  wire buff2_reg_n_126;
  wire buff2_reg_n_127;
  wire buff2_reg_n_128;
  wire buff2_reg_n_129;
  wire buff2_reg_n_130;
  wire buff2_reg_n_131;
  wire buff2_reg_n_132;
  wire buff2_reg_n_133;
  wire buff2_reg_n_134;
  wire buff2_reg_n_135;
  wire buff2_reg_n_136;
  wire buff2_reg_n_137;
  wire buff2_reg_n_138;
  wire buff2_reg_n_139;
  wire buff2_reg_n_140;
  wire buff2_reg_n_141;
  wire buff2_reg_n_142;
  wire buff2_reg_n_143;
  wire buff2_reg_n_144;
  wire buff2_reg_n_145;
  wire buff2_reg_n_146;
  wire buff2_reg_n_147;
  wire buff2_reg_n_148;
  wire buff2_reg_n_149;
  wire buff2_reg_n_150;
  wire buff2_reg_n_151;
  wire buff2_reg_n_152;
  wire buff2_reg_n_153;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire buff2_reg_n_92;
  wire buff2_reg_n_93;
  wire buff2_reg_n_94;
  wire buff2_reg_n_95;
  wire buff2_reg_n_96;
  wire buff2_reg_n_97;
  wire buff2_reg_n_98;
  wire buff2_reg_n_99;
  wire [24:0]buff3_reg;
  wire buff3_reg__0_n_106;
  wire buff3_reg__0_n_107;
  wire buff3_reg__0_n_108;
  wire buff3_reg__0_n_109;
  wire buff3_reg__0_n_110;
  wire buff3_reg__0_n_111;
  wire buff3_reg__0_n_112;
  wire buff3_reg__0_n_113;
  wire buff3_reg__0_n_114;
  wire buff3_reg__0_n_115;
  wire buff3_reg__0_n_116;
  wire buff3_reg__0_n_117;
  wire buff3_reg__0_n_118;
  wire buff3_reg__0_n_119;
  wire buff3_reg__0_n_120;
  wire buff3_reg__0_n_121;
  wire buff3_reg__0_n_122;
  wire buff3_reg__0_n_123;
  wire buff3_reg__0_n_124;
  wire buff3_reg__0_n_125;
  wire buff3_reg__0_n_126;
  wire buff3_reg__0_n_127;
  wire buff3_reg__0_n_128;
  wire buff3_reg__0_n_129;
  wire buff3_reg__0_n_130;
  wire buff3_reg__0_n_131;
  wire buff3_reg__0_n_132;
  wire buff3_reg__0_n_133;
  wire buff3_reg__0_n_134;
  wire buff3_reg__0_n_135;
  wire buff3_reg__0_n_136;
  wire buff3_reg__0_n_137;
  wire buff3_reg__0_n_138;
  wire buff3_reg__0_n_139;
  wire buff3_reg__0_n_140;
  wire buff3_reg__0_n_141;
  wire buff3_reg__0_n_142;
  wire buff3_reg__0_n_143;
  wire buff3_reg__0_n_144;
  wire buff3_reg__0_n_145;
  wire buff3_reg__0_n_146;
  wire buff3_reg__0_n_147;
  wire buff3_reg__0_n_148;
  wire buff3_reg__0_n_149;
  wire buff3_reg__0_n_150;
  wire buff3_reg__0_n_151;
  wire buff3_reg__0_n_152;
  wire buff3_reg__0_n_153;
  wire buff4_reg__0_n_100;
  wire buff4_reg__0_n_101;
  wire buff4_reg__0_n_102;
  wire buff4_reg__0_n_103;
  wire buff4_reg__0_n_104;
  wire buff4_reg__0_n_105;
  wire buff4_reg__0_n_106;
  wire buff4_reg__0_n_107;
  wire buff4_reg__0_n_108;
  wire buff4_reg__0_n_109;
  wire buff4_reg__0_n_110;
  wire buff4_reg__0_n_111;
  wire buff4_reg__0_n_112;
  wire buff4_reg__0_n_113;
  wire buff4_reg__0_n_114;
  wire buff4_reg__0_n_115;
  wire buff4_reg__0_n_116;
  wire buff4_reg__0_n_117;
  wire buff4_reg__0_n_118;
  wire buff4_reg__0_n_119;
  wire buff4_reg__0_n_120;
  wire buff4_reg__0_n_121;
  wire buff4_reg__0_n_122;
  wire buff4_reg__0_n_123;
  wire buff4_reg__0_n_124;
  wire buff4_reg__0_n_125;
  wire buff4_reg__0_n_126;
  wire buff4_reg__0_n_127;
  wire buff4_reg__0_n_128;
  wire buff4_reg__0_n_129;
  wire buff4_reg__0_n_130;
  wire buff4_reg__0_n_131;
  wire buff4_reg__0_n_132;
  wire buff4_reg__0_n_133;
  wire buff4_reg__0_n_134;
  wire buff4_reg__0_n_135;
  wire buff4_reg__0_n_136;
  wire buff4_reg__0_n_137;
  wire buff4_reg__0_n_138;
  wire buff4_reg__0_n_139;
  wire buff4_reg__0_n_140;
  wire buff4_reg__0_n_141;
  wire buff4_reg__0_n_142;
  wire buff4_reg__0_n_143;
  wire buff4_reg__0_n_144;
  wire buff4_reg__0_n_145;
  wire buff4_reg__0_n_146;
  wire buff4_reg__0_n_147;
  wire buff4_reg__0_n_148;
  wire buff4_reg__0_n_149;
  wire buff4_reg__0_n_150;
  wire buff4_reg__0_n_151;
  wire buff4_reg__0_n_152;
  wire buff4_reg__0_n_153;
  wire buff4_reg__0_n_58;
  wire buff4_reg__0_n_59;
  wire buff4_reg__0_n_60;
  wire buff4_reg__0_n_61;
  wire buff4_reg__0_n_62;
  wire buff4_reg__0_n_63;
  wire buff4_reg__0_n_64;
  wire buff4_reg__0_n_65;
  wire buff4_reg__0_n_66;
  wire buff4_reg__0_n_67;
  wire buff4_reg__0_n_68;
  wire buff4_reg__0_n_69;
  wire buff4_reg__0_n_70;
  wire buff4_reg__0_n_71;
  wire buff4_reg__0_n_72;
  wire buff4_reg__0_n_73;
  wire buff4_reg__0_n_74;
  wire buff4_reg__0_n_75;
  wire buff4_reg__0_n_76;
  wire buff4_reg__0_n_77;
  wire buff4_reg__0_n_78;
  wire buff4_reg__0_n_79;
  wire buff4_reg__0_n_80;
  wire buff4_reg__0_n_81;
  wire buff4_reg__0_n_82;
  wire buff4_reg__0_n_83;
  wire buff4_reg__0_n_84;
  wire buff4_reg__0_n_85;
  wire buff4_reg__0_n_86;
  wire buff4_reg__0_n_87;
  wire buff4_reg__0_n_88;
  wire buff4_reg__0_n_89;
  wire buff4_reg__0_n_90;
  wire buff4_reg__0_n_91;
  wire buff4_reg__0_n_92;
  wire buff4_reg__0_n_93;
  wire buff4_reg__0_n_94;
  wire buff4_reg__0_n_95;
  wire buff4_reg__0_n_96;
  wire buff4_reg__0_n_97;
  wire buff4_reg__0_n_98;
  wire buff4_reg__0_n_99;
  wire buff5_reg__1_n_106;
  wire buff5_reg__1_n_107;
  wire buff5_reg__1_n_108;
  wire buff5_reg__1_n_109;
  wire buff5_reg__1_n_110;
  wire buff5_reg__1_n_111;
  wire buff5_reg__1_n_112;
  wire buff5_reg__1_n_113;
  wire buff5_reg__1_n_114;
  wire buff5_reg__1_n_115;
  wire buff5_reg__1_n_116;
  wire buff5_reg__1_n_117;
  wire buff5_reg__1_n_118;
  wire buff5_reg__1_n_119;
  wire buff5_reg__1_n_120;
  wire buff5_reg__1_n_121;
  wire buff5_reg__1_n_122;
  wire buff5_reg__1_n_123;
  wire buff5_reg__1_n_124;
  wire buff5_reg__1_n_125;
  wire buff5_reg__1_n_126;
  wire buff5_reg__1_n_127;
  wire buff5_reg__1_n_128;
  wire buff5_reg__1_n_129;
  wire buff5_reg__1_n_130;
  wire buff5_reg__1_n_131;
  wire buff5_reg__1_n_132;
  wire buff5_reg__1_n_133;
  wire buff5_reg__1_n_134;
  wire buff5_reg__1_n_135;
  wire buff5_reg__1_n_136;
  wire buff5_reg__1_n_137;
  wire buff5_reg__1_n_138;
  wire buff5_reg__1_n_139;
  wire buff5_reg__1_n_140;
  wire buff5_reg__1_n_141;
  wire buff5_reg__1_n_142;
  wire buff5_reg__1_n_143;
  wire buff5_reg__1_n_144;
  wire buff5_reg__1_n_145;
  wire buff5_reg__1_n_146;
  wire buff5_reg__1_n_147;
  wire buff5_reg__1_n_148;
  wire buff5_reg__1_n_149;
  wire buff5_reg__1_n_150;
  wire buff5_reg__1_n_151;
  wire buff5_reg__1_n_152;
  wire buff5_reg__1_n_153;
  wire buff6_reg__1_n_10;
  wire buff6_reg__1_n_100;
  wire buff6_reg__1_n_101;
  wire buff6_reg__1_n_102;
  wire buff6_reg__1_n_103;
  wire buff6_reg__1_n_104;
  wire buff6_reg__1_n_105;
  wire buff6_reg__1_n_106;
  wire buff6_reg__1_n_107;
  wire buff6_reg__1_n_108;
  wire buff6_reg__1_n_109;
  wire buff6_reg__1_n_11;
  wire buff6_reg__1_n_110;
  wire buff6_reg__1_n_111;
  wire buff6_reg__1_n_112;
  wire buff6_reg__1_n_113;
  wire buff6_reg__1_n_114;
  wire buff6_reg__1_n_115;
  wire buff6_reg__1_n_116;
  wire buff6_reg__1_n_117;
  wire buff6_reg__1_n_118;
  wire buff6_reg__1_n_119;
  wire buff6_reg__1_n_12;
  wire buff6_reg__1_n_120;
  wire buff6_reg__1_n_121;
  wire buff6_reg__1_n_122;
  wire buff6_reg__1_n_123;
  wire buff6_reg__1_n_124;
  wire buff6_reg__1_n_125;
  wire buff6_reg__1_n_126;
  wire buff6_reg__1_n_127;
  wire buff6_reg__1_n_128;
  wire buff6_reg__1_n_129;
  wire buff6_reg__1_n_13;
  wire buff6_reg__1_n_130;
  wire buff6_reg__1_n_131;
  wire buff6_reg__1_n_132;
  wire buff6_reg__1_n_133;
  wire buff6_reg__1_n_134;
  wire buff6_reg__1_n_135;
  wire buff6_reg__1_n_136;
  wire buff6_reg__1_n_137;
  wire buff6_reg__1_n_138;
  wire buff6_reg__1_n_139;
  wire buff6_reg__1_n_14;
  wire buff6_reg__1_n_140;
  wire buff6_reg__1_n_141;
  wire buff6_reg__1_n_142;
  wire buff6_reg__1_n_143;
  wire buff6_reg__1_n_144;
  wire buff6_reg__1_n_145;
  wire buff6_reg__1_n_146;
  wire buff6_reg__1_n_147;
  wire buff6_reg__1_n_148;
  wire buff6_reg__1_n_149;
  wire buff6_reg__1_n_15;
  wire buff6_reg__1_n_150;
  wire buff6_reg__1_n_151;
  wire buff6_reg__1_n_152;
  wire buff6_reg__1_n_153;
  wire buff6_reg__1_n_16;
  wire buff6_reg__1_n_17;
  wire buff6_reg__1_n_18;
  wire buff6_reg__1_n_19;
  wire buff6_reg__1_n_20;
  wire buff6_reg__1_n_21;
  wire buff6_reg__1_n_22;
  wire buff6_reg__1_n_23;
  wire buff6_reg__1_n_58;
  wire buff6_reg__1_n_59;
  wire buff6_reg__1_n_6;
  wire buff6_reg__1_n_60;
  wire buff6_reg__1_n_61;
  wire buff6_reg__1_n_62;
  wire buff6_reg__1_n_63;
  wire buff6_reg__1_n_64;
  wire buff6_reg__1_n_65;
  wire buff6_reg__1_n_66;
  wire buff6_reg__1_n_67;
  wire buff6_reg__1_n_68;
  wire buff6_reg__1_n_69;
  wire buff6_reg__1_n_7;
  wire buff6_reg__1_n_70;
  wire buff6_reg__1_n_71;
  wire buff6_reg__1_n_72;
  wire buff6_reg__1_n_73;
  wire buff6_reg__1_n_74;
  wire buff6_reg__1_n_75;
  wire buff6_reg__1_n_76;
  wire buff6_reg__1_n_77;
  wire buff6_reg__1_n_78;
  wire buff6_reg__1_n_79;
  wire buff6_reg__1_n_8;
  wire buff6_reg__1_n_80;
  wire buff6_reg__1_n_81;
  wire buff6_reg__1_n_82;
  wire buff6_reg__1_n_83;
  wire buff6_reg__1_n_84;
  wire buff6_reg__1_n_85;
  wire buff6_reg__1_n_86;
  wire buff6_reg__1_n_87;
  wire buff6_reg__1_n_88;
  wire buff6_reg__1_n_89;
  wire buff6_reg__1_n_9;
  wire buff6_reg__1_n_90;
  wire buff6_reg__1_n_91;
  wire buff6_reg__1_n_92;
  wire buff6_reg__1_n_93;
  wire buff6_reg__1_n_94;
  wire buff6_reg__1_n_95;
  wire buff6_reg__1_n_96;
  wire buff6_reg__1_n_97;
  wire buff6_reg__1_n_98;
  wire buff6_reg__1_n_99;
  wire [87:51]buff7_reg;
  wire buff7_reg__2_n_58;
  wire buff7_reg__2_n_59;
  wire buff7_reg__2_n_60;
  wire buff7_reg__2_n_61;
  wire buff7_reg__2_n_62;
  wire buff7_reg__2_n_63;
  wire buff7_reg__2_n_64;
  wire buff7_reg__2_n_65;
  wire buff7_reg__2_n_66;
  wire buff7_reg__2_n_67;
  wire buff7_reg__2_n_68;
  wire \buff8_reg_n_0_[51] ;
  wire \buff8_reg_n_0_[52] ;
  wire \buff8_reg_n_0_[53] ;
  wire \buff8_reg_n_0_[54] ;
  wire \buff8_reg_n_0_[55] ;
  wire \buff8_reg_n_0_[56] ;
  wire \buff8_reg_n_0_[57] ;
  wire \buff8_reg_n_0_[58] ;
  wire \buff8_reg_n_0_[59] ;
  wire \buff8_reg_n_0_[60] ;
  wire \buff8_reg_n_0_[61] ;
  wire \buff8_reg_n_0_[62] ;
  wire \buff8_reg_n_0_[63] ;
  wire \buff8_reg_n_0_[64] ;
  wire \buff8_reg_n_0_[65] ;
  wire \buff8_reg_n_0_[66] ;
  wire \buff8_reg_n_0_[67] ;
  wire \buff8_reg_n_0_[68] ;
  wire \buff8_reg_n_0_[69] ;
  wire \buff8_reg_n_0_[70] ;
  wire \buff8_reg_n_0_[71] ;
  wire \buff8_reg_n_0_[72] ;
  wire \buff8_reg_n_0_[73] ;
  wire \buff8_reg_n_0_[74] ;
  wire \buff8_reg_n_0_[75] ;
  wire \buff8_reg_n_0_[76] ;
  wire \buff8_reg_n_0_[77] ;
  wire \buff8_reg_n_0_[78] ;
  wire \buff8_reg_n_0_[79] ;
  wire \buff8_reg_n_0_[80] ;
  wire \buff8_reg_n_0_[81] ;
  wire \buff8_reg_n_0_[82] ;
  wire \buff8_reg_n_0_[83] ;
  wire \buff8_reg_n_0_[84] ;
  wire \buff8_reg_n_0_[85] ;
  wire \buff8_reg_n_0_[86] ;
  wire \buff8_reg_n_0_[87] ;
  wire grp_fu_308_ce;
  (* RTL_KEEP = "true" *) wire [28:0]in0;
  (* RTL_KEEP = "true" *) wire n_0_0;
  (* RTL_KEEP = "true" *) wire n_0_1;
  (* RTL_KEEP = "true" *) wire n_0_10;
  (* RTL_KEEP = "true" *) wire n_0_11;
  (* RTL_KEEP = "true" *) wire n_0_12;
  (* RTL_KEEP = "true" *) wire n_0_13;
  (* RTL_KEEP = "true" *) wire n_0_14;
  (* RTL_KEEP = "true" *) wire n_0_15;
  (* RTL_KEEP = "true" *) wire n_0_16;
  (* RTL_KEEP = "true" *) wire n_0_17;
  (* RTL_KEEP = "true" *) wire n_0_18;
  (* RTL_KEEP = "true" *) wire n_0_19;
  (* RTL_KEEP = "true" *) wire n_0_2;
  (* RTL_KEEP = "true" *) wire n_0_20;
  (* RTL_KEEP = "true" *) wire n_0_21;
  (* RTL_KEEP = "true" *) wire n_0_22;
  (* RTL_KEEP = "true" *) wire n_0_23;
  (* RTL_KEEP = "true" *) wire n_0_24;
  (* RTL_KEEP = "true" *) wire n_0_25;
  (* RTL_KEEP = "true" *) wire n_0_26;
  (* RTL_KEEP = "true" *) wire n_0_27;
  (* RTL_KEEP = "true" *) wire n_0_28;
  (* RTL_KEEP = "true" *) wire n_0_29;
  (* RTL_KEEP = "true" *) wire n_0_3;
  (* RTL_KEEP = "true" *) wire n_0_30;
  (* RTL_KEEP = "true" *) wire n_0_31;
  (* RTL_KEEP = "true" *) wire n_0_32;
  (* RTL_KEEP = "true" *) wire n_0_33;
  (* RTL_KEEP = "true" *) wire n_0_34;
  (* RTL_KEEP = "true" *) wire n_0_35;
  (* RTL_KEEP = "true" *) wire n_0_36;
  (* RTL_KEEP = "true" *) wire n_0_37;
  (* RTL_KEEP = "true" *) wire n_0_38;
  (* RTL_KEEP = "true" *) wire n_0_39;
  (* RTL_KEEP = "true" *) wire n_0_4;
  (* RTL_KEEP = "true" *) wire n_0_40;
  (* RTL_KEEP = "true" *) wire n_0_41;
  (* RTL_KEEP = "true" *) wire n_0_42;
  (* RTL_KEEP = "true" *) wire n_0_43;
  (* RTL_KEEP = "true" *) wire n_0_44;
  (* RTL_KEEP = "true" *) wire n_0_45;
  (* RTL_KEEP = "true" *) wire n_0_46;
  (* RTL_KEEP = "true" *) wire n_0_47;
  (* RTL_KEEP = "true" *) wire n_0_48;
  (* RTL_KEEP = "true" *) wire n_0_49;
  (* RTL_KEEP = "true" *) wire n_0_5;
  (* RTL_KEEP = "true" *) wire n_0_50;
  (* RTL_KEEP = "true" *) wire n_0_51;
  (* RTL_KEEP = "true" *) wire n_0_52;
  (* RTL_KEEP = "true" *) wire n_0_53;
  (* RTL_KEEP = "true" *) wire n_0_54;
  (* RTL_KEEP = "true" *) wire n_0_55;
  (* RTL_KEEP = "true" *) wire n_0_56;
  (* RTL_KEEP = "true" *) wire n_0_57;
  (* RTL_KEEP = "true" *) wire n_0_58;
  (* RTL_KEEP = "true" *) wire n_0_59;
  (* RTL_KEEP = "true" *) wire n_0_6;
  (* RTL_KEEP = "true" *) wire n_0_7;
  (* RTL_KEEP = "true" *) wire n_0_8;
  (* RTL_KEEP = "true" *) wire n_0_9;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff3_reg__0_P_UNCONNECTED;
  wire NLW_buff4_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff5_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff5_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff5_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff5_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff5_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff5_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff5_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff5_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff5_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff5_reg__1_P_UNCONNECTED;
  wire NLW_buff6_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff6_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff6_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff6_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff6_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff6_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff6_reg__1_ACOUT_UNCONNECTED;
  wire [3:0]NLW_buff6_reg__1_CARRYOUT_UNCONNECTED;
  wire NLW_buff7_reg__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff7_reg__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff7_reg__2_OVERFLOW_UNCONNECTED;
  wire NLW_buff7_reg__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff7_reg__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff7_reg__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff7_reg__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff7_reg__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff7_reg__2_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff7_reg__2_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_59),
        .Q(\a_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_reg0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_49),
        .Q(\a_reg0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \a_reg0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_48),
        .Q(\a_reg0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \a_reg0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_47),
        .Q(\a_reg0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \a_reg0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_46),
        .Q(\a_reg0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \a_reg0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_45),
        .Q(\a_reg0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \a_reg0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_44),
        .Q(\a_reg0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \a_reg0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_43),
        .Q(\a_reg0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_42),
        .Q(\a_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_41),
        .Q(\a_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_40),
        .Q(\a_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_58),
        .Q(\a_reg0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_39),
        .Q(\a_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_38),
        .Q(\a_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_37),
        .Q(\a_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_36),
        .Q(\a_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_35),
        .Q(\a_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_34),
        .Q(\a_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_33),
        .Q(\a_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_32),
        .Q(\a_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_31),
        .Q(\a_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_30),
        .Q(\a_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \a_reg0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_57),
        .Q(\a_reg0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_29),
        .Q(\a_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_28),
        .Q(\a_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \a_reg0_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_27),
        .Q(\a_reg0_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \a_reg0_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_26),
        .Q(\a_reg0_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \a_reg0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_56),
        .Q(\a_reg0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_reg0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_55),
        .Q(\a_reg0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_reg0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_54),
        .Q(\a_reg0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_reg0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_53),
        .Q(\a_reg0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_reg0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_52),
        .Q(\a_reg0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \a_reg0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_51),
        .Q(\a_reg0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \a_reg0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_50),
        .Q(\a_reg0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_12),
        .Q(\b_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_2),
        .Q(\b_reg0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_1),
        .Q(\b_reg0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_0),
        .Q(\b_reg0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[0]),
        .Q(\b_reg0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[1]),
        .Q(\b_reg0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[2]),
        .Q(\b_reg0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[3]),
        .Q(\b_reg0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[4]),
        .Q(\b_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[5]),
        .Q(\b_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[6]),
        .Q(\b_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_11),
        .Q(\b_reg0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[7]),
        .Q(\b_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[8]),
        .Q(\b_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[9]),
        .Q(\b_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[10]),
        .Q(\b_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[11]),
        .Q(\b_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[12]),
        .Q(\b_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[13]),
        .Q(\b_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[14]),
        .Q(\b_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[15]),
        .Q(\b_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \b_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[16]),
        .Q(\b_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_10),
        .Q(\b_reg0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_reg0_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[17]),
        .Q(\b_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \b_reg0_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[18]),
        .Q(\b_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \b_reg0_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[19]),
        .Q(\b_reg0_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \b_reg0_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[20]),
        .Q(\b_reg0_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \b_reg0_reg[34] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[21]),
        .Q(\b_reg0_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \b_reg0_reg[35] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[22]),
        .Q(\b_reg0_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \b_reg0_reg[36] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[23]),
        .Q(\b_reg0_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \b_reg0_reg[37] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[24]),
        .Q(\b_reg0_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \b_reg0_reg[38] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[25]),
        .Q(\b_reg0_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \b_reg0_reg[39] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[26]),
        .Q(\b_reg0_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_9),
        .Q(\b_reg0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_reg0_reg[40] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[27]),
        .Q(\b_reg0_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \b_reg0_reg[41] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[28]),
        .Q(\b_reg0_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_8),
        .Q(\b_reg0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_7),
        .Q(\b_reg0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_6),
        .Q(\b_reg0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_5),
        .Q(\b_reg0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_4),
        .Q(\b_reg0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_3),
        .Q(\b_reg0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[17] ),
        .Q(\buff0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[0] ),
        .Q(buff0_reg__2[0]),
        .R(1'b0));
  FDRE \buff0_reg[0]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[17] ),
        .Q(\buff0_reg[0]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[27] ),
        .Q(\buff0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[10] ),
        .Q(buff0_reg__2[10]),
        .R(1'b0));
  FDRE \buff0_reg[10]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[27] ),
        .Q(\buff0_reg[10]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[28] ),
        .Q(\buff0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[11] ),
        .Q(buff0_reg__2[11]),
        .R(1'b0));
  FDRE \buff0_reg[11]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[28] ),
        .Q(\buff0_reg[11]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[29] ),
        .Q(\buff0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[12] ),
        .Q(buff0_reg__2[12]),
        .R(1'b0));
  FDRE \buff0_reg[12]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[29] ),
        .Q(\buff0_reg[12]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[30] ),
        .Q(\buff0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[13] ),
        .Q(buff0_reg__2[13]),
        .R(1'b0));
  FDRE \buff0_reg[13]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[30] ),
        .Q(\buff0_reg[13]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[31] ),
        .Q(\buff0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[14] ),
        .Q(buff0_reg__2[14]),
        .R(1'b0));
  FDRE \buff0_reg[14]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[31] ),
        .Q(\buff0_reg[14]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[32] ),
        .Q(\buff0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[15] ),
        .Q(buff0_reg__2[15]),
        .R(1'b0));
  FDRE \buff0_reg[15]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[32] ),
        .Q(\buff0_reg[15]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[33] ),
        .Q(\buff0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[16] ),
        .Q(buff0_reg__2[16]),
        .R(1'b0));
  FDRE \buff0_reg[16]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[33] ),
        .Q(\buff0_reg[16]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[17]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[34] ),
        .Q(\buff0_reg[17]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[35] ),
        .Q(\buff0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \buff0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[36] ),
        .Q(\buff0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[18] ),
        .Q(\buff0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[1] ),
        .Q(buff0_reg__2[1]),
        .R(1'b0));
  FDRE \buff0_reg[1]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[18] ),
        .Q(\buff0_reg[1]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[37] ),
        .Q(\buff0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \buff0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[38] ),
        .Q(\buff0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \buff0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[39] ),
        .Q(\buff0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \buff0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[40] ),
        .Q(\buff0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \buff0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[41] ),
        .Q(\buff0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[19] ),
        .Q(\buff0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[2] ),
        .Q(buff0_reg__2[2]),
        .R(1'b0));
  FDRE \buff0_reg[2]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[19] ),
        .Q(\buff0_reg[2]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[20] ),
        .Q(\buff0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[3] ),
        .Q(buff0_reg__2[3]),
        .R(1'b0));
  FDRE \buff0_reg[3]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[20] ),
        .Q(\buff0_reg[3]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[21] ),
        .Q(\buff0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[4] ),
        .Q(buff0_reg__2[4]),
        .R(1'b0));
  FDRE \buff0_reg[4]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[21] ),
        .Q(\buff0_reg[4]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[22] ),
        .Q(\buff0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[5] ),
        .Q(buff0_reg__2[5]),
        .R(1'b0));
  FDRE \buff0_reg[5]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[22] ),
        .Q(\buff0_reg[5]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[23] ),
        .Q(\buff0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[6] ),
        .Q(buff0_reg__2[6]),
        .R(1'b0));
  FDRE \buff0_reg[6]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[23] ),
        .Q(\buff0_reg[6]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[24] ),
        .Q(\buff0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[7] ),
        .Q(buff0_reg__2[7]),
        .R(1'b0));
  FDRE \buff0_reg[7]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[24] ),
        .Q(\buff0_reg[7]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[25] ),
        .Q(\buff0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[8] ),
        .Q(buff0_reg__2[8]),
        .R(1'b0));
  FDRE \buff0_reg[8]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[25] ),
        .Q(\buff0_reg[8]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[26] ),
        .Q(\buff0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[9] ),
        .Q(buff0_reg__2[9]),
        .R(1'b0));
  FDRE \buff0_reg[9]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[26] ),
        .Q(\buff0_reg[9]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[0]__1_n_0 ),
        .Q(buff1_reg__1[0]),
        .R(1'b0));
  FDRE \buff1_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[0] ),
        .Q(\buff1_reg[0]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[0]__1_srl3 " *) 
  SRL16E \buff1_reg[0]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_25),
        .Q(\buff1_reg[0]__1_srl3_n_0 ));
  FDRE \buff1_reg[0]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[0]),
        .Q(\buff1_reg[0]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[10]__1_n_0 ),
        .Q(buff1_reg__1[10]),
        .R(1'b0));
  FDRE \buff1_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[10] ),
        .Q(\buff1_reg[10]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[10]__1_srl3 " *) 
  SRL16E \buff1_reg[10]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_15),
        .Q(\buff1_reg[10]__1_srl3_n_0 ));
  FDRE \buff1_reg[10]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[10]),
        .Q(\buff1_reg[10]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[11]__1_n_0 ),
        .Q(buff1_reg__1[11]),
        .R(1'b0));
  FDRE \buff1_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[11] ),
        .Q(\buff1_reg[11]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[11]__1_srl3 " *) 
  SRL16E \buff1_reg[11]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_14),
        .Q(\buff1_reg[11]__1_srl3_n_0 ));
  FDRE \buff1_reg[11]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[11]),
        .Q(\buff1_reg[11]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[12]__1_n_0 ),
        .Q(buff1_reg__1[12]),
        .R(1'b0));
  FDRE \buff1_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[12] ),
        .Q(\buff1_reg[12]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[12]__1_srl3 " *) 
  SRL16E \buff1_reg[12]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_13),
        .Q(\buff1_reg[12]__1_srl3_n_0 ));
  FDRE \buff1_reg[12]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[12]),
        .Q(\buff1_reg[12]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[13]__1_n_0 ),
        .Q(buff1_reg__1[13]),
        .R(1'b0));
  FDRE \buff1_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[13] ),
        .Q(\buff1_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[13]),
        .Q(\buff1_reg[13]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[14]__1_n_0 ),
        .Q(buff1_reg__1[14]),
        .R(1'b0));
  FDRE \buff1_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[14] ),
        .Q(\buff1_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[14]),
        .Q(\buff1_reg[14]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[15]__1_n_0 ),
        .Q(buff1_reg__1[15]),
        .R(1'b0));
  FDRE \buff1_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[15] ),
        .Q(\buff1_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[15]),
        .Q(\buff1_reg[15]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[16]__1_n_0 ),
        .Q(buff1_reg__1[16]),
        .R(1'b0));
  FDRE \buff1_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[16] ),
        .Q(\buff1_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[16]),
        .Q(\buff1_reg[16]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[17]__1_n_0 ),
        .Q(buff1_reg__1[17]),
        .R(1'b0));
  FDRE \buff1_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[18] ),
        .Q(buff1_reg__1[18]),
        .R(1'b0));
  FDRE \buff1_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[19] ),
        .Q(buff1_reg__1[19]),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[1]__1_n_0 ),
        .Q(buff1_reg__1[1]),
        .R(1'b0));
  FDRE \buff1_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[1] ),
        .Q(\buff1_reg[1]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[1]__1_srl3 " *) 
  SRL16E \buff1_reg[1]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_24),
        .Q(\buff1_reg[1]__1_srl3_n_0 ));
  FDRE \buff1_reg[1]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[1]),
        .Q(\buff1_reg[1]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[20] ),
        .Q(buff1_reg__1[20]),
        .R(1'b0));
  FDRE \buff1_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[21] ),
        .Q(buff1_reg__1[21]),
        .R(1'b0));
  FDRE \buff1_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[22] ),
        .Q(buff1_reg__1[22]),
        .R(1'b0));
  FDRE \buff1_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[23] ),
        .Q(buff1_reg__1[23]),
        .R(1'b0));
  FDRE \buff1_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[24] ),
        .Q(buff1_reg__1[24]),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[2]__1_n_0 ),
        .Q(buff1_reg__1[2]),
        .R(1'b0));
  FDRE \buff1_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[2] ),
        .Q(\buff1_reg[2]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[2]__1_srl3 " *) 
  SRL16E \buff1_reg[2]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_23),
        .Q(\buff1_reg[2]__1_srl3_n_0 ));
  FDRE \buff1_reg[2]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[2]),
        .Q(\buff1_reg[2]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[3]__1_n_0 ),
        .Q(buff1_reg__1[3]),
        .R(1'b0));
  FDRE \buff1_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[3] ),
        .Q(\buff1_reg[3]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[3]__1_srl3 " *) 
  SRL16E \buff1_reg[3]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_22),
        .Q(\buff1_reg[3]__1_srl3_n_0 ));
  FDRE \buff1_reg[3]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[3]),
        .Q(\buff1_reg[3]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[4]__1_n_0 ),
        .Q(buff1_reg__1[4]),
        .R(1'b0));
  FDRE \buff1_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[4] ),
        .Q(\buff1_reg[4]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[4]__1_srl3 " *) 
  SRL16E \buff1_reg[4]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_21),
        .Q(\buff1_reg[4]__1_srl3_n_0 ));
  FDRE \buff1_reg[4]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[4]),
        .Q(\buff1_reg[4]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[5]__1_n_0 ),
        .Q(buff1_reg__1[5]),
        .R(1'b0));
  FDRE \buff1_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[5] ),
        .Q(\buff1_reg[5]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[5]__1_srl3 " *) 
  SRL16E \buff1_reg[5]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_20),
        .Q(\buff1_reg[5]__1_srl3_n_0 ));
  FDRE \buff1_reg[5]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[5]),
        .Q(\buff1_reg[5]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[6]__1_n_0 ),
        .Q(buff1_reg__1[6]),
        .R(1'b0));
  FDRE \buff1_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[6] ),
        .Q(\buff1_reg[6]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[6]__1_srl3 " *) 
  SRL16E \buff1_reg[6]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_19),
        .Q(\buff1_reg[6]__1_srl3_n_0 ));
  FDRE \buff1_reg[6]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[6]),
        .Q(\buff1_reg[6]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[7]__1_n_0 ),
        .Q(buff1_reg__1[7]),
        .R(1'b0));
  FDRE \buff1_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[7] ),
        .Q(\buff1_reg[7]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[7]__1_srl3 " *) 
  SRL16E \buff1_reg[7]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_18),
        .Q(\buff1_reg[7]__1_srl3_n_0 ));
  FDRE \buff1_reg[7]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[7]),
        .Q(\buff1_reg[7]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[8]__1_n_0 ),
        .Q(buff1_reg__1[8]),
        .R(1'b0));
  FDRE \buff1_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[8] ),
        .Q(\buff1_reg[8]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[8]__1_srl3 " *) 
  SRL16E \buff1_reg[8]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_17),
        .Q(\buff1_reg[8]__1_srl3_n_0 ));
  FDRE \buff1_reg[8]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[8]),
        .Q(\buff1_reg[8]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[9]__1_n_0 ),
        .Q(buff1_reg__1[9]),
        .R(1'b0));
  FDRE \buff1_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[9] ),
        .Q(\buff1_reg[9]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[9]__1_srl3 " *) 
  SRL16E \buff1_reg[9]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_16),
        .Q(\buff1_reg[9]__1_srl3_n_0 ));
  FDRE \buff1_reg[9]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[9]),
        .Q(\buff1_reg[9]__2_n_0 ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_43,n_0_44,n_0_45,n_0_46,n_0_47,n_0_48,n_0_49,n_0_50,n_0_51,n_0_52,n_0_53,n_0_54,n_0_55,n_0_56,n_0_57,n_0_58,n_0_59}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[3:0],n_0_0,n_0_1,n_0_2,n_0_3,n_0_4,n_0_5,n_0_6,n_0_7,n_0_8,n_0_9,n_0_10,n_0_11,n_0_12}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,buff2_reg_n_92,buff2_reg_n_93,buff2_reg_n_94,buff2_reg_n_95,buff2_reg_n_96,buff2_reg_n_97,buff2_reg_n_98,buff2_reg_n_99,buff2_reg_n_100,buff2_reg_n_101,buff2_reg_n_102,buff2_reg_n_103,buff2_reg_n_104,buff2_reg_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff2_reg_n_106,buff2_reg_n_107,buff2_reg_n_108,buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[0]__2_n_0 ),
        .Q(\^buff2_reg [0]),
        .R(1'b0));
  FDRE \buff2_reg[0]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[0]),
        .Q(\buff2_reg[0]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[0]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[0]__1_srl3_n_0 ),
        .Q(\buff2_reg[0]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[10]__2_n_0 ),
        .Q(\^buff2_reg [10]),
        .R(1'b0));
  FDRE \buff2_reg[10]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[10]),
        .Q(\buff2_reg[10]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[10]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[10]__1_srl3_n_0 ),
        .Q(\buff2_reg[10]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[11]__2_n_0 ),
        .Q(\^buff2_reg [11]),
        .R(1'b0));
  FDRE \buff2_reg[11]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[11]),
        .Q(\buff2_reg[11]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[11]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[11]__1_srl3_n_0 ),
        .Q(\buff2_reg[11]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[12]__2_n_0 ),
        .Q(\^buff2_reg [12]),
        .R(1'b0));
  FDRE \buff2_reg[12]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[12]),
        .Q(\buff2_reg[12]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[12]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[12]__1_srl3_n_0 ),
        .Q(\buff2_reg[12]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[13]__2_n_0 ),
        .Q(\^buff2_reg [13]),
        .R(1'b0));
  FDRE \buff2_reg[13]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[13]),
        .Q(\buff2_reg[13]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[14]__1_n_0 ),
        .Q(\^buff2_reg [14]),
        .R(1'b0));
  FDRE \buff2_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[14]),
        .Q(\buff2_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[15]__1_n_0 ),
        .Q(\^buff2_reg [15]),
        .R(1'b0));
  FDRE \buff2_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[15]),
        .Q(\buff2_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[16]__1_n_0 ),
        .Q(\^buff2_reg [16]),
        .R(1'b0));
  FDRE \buff2_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[16]),
        .Q(\buff2_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[17]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[17]),
        .Q(\buff2_reg[17]__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[18]),
        .Q(\buff2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \buff2_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[19]),
        .Q(\buff2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \buff2_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[1]__2_n_0 ),
        .Q(\^buff2_reg [1]),
        .R(1'b0));
  FDRE \buff2_reg[1]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[1]),
        .Q(\buff2_reg[1]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[1]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[1]__1_srl3_n_0 ),
        .Q(\buff2_reg[1]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[20]),
        .Q(\buff2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \buff2_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[21]),
        .Q(\buff2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \buff2_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[22]),
        .Q(\buff2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \buff2_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[23]),
        .Q(\buff2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \buff2_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[24]),
        .Q(\buff2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \buff2_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[2]__2_n_0 ),
        .Q(\^buff2_reg [2]),
        .R(1'b0));
  FDRE \buff2_reg[2]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[2]),
        .Q(\buff2_reg[2]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[2]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[2]__1_srl3_n_0 ),
        .Q(\buff2_reg[2]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[3]__2_n_0 ),
        .Q(\^buff2_reg [3]),
        .R(1'b0));
  FDRE \buff2_reg[3]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[3]),
        .Q(\buff2_reg[3]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[3]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[3]__1_srl3_n_0 ),
        .Q(\buff2_reg[3]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[4]__2_n_0 ),
        .Q(\^buff2_reg [4]),
        .R(1'b0));
  FDRE \buff2_reg[4]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[4]),
        .Q(\buff2_reg[4]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[4]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[4]__1_srl3_n_0 ),
        .Q(\buff2_reg[4]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[5]__2_n_0 ),
        .Q(\^buff2_reg [5]),
        .R(1'b0));
  FDRE \buff2_reg[5]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[5]),
        .Q(\buff2_reg[5]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[5]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[5]__1_srl3_n_0 ),
        .Q(\buff2_reg[5]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[6]__2_n_0 ),
        .Q(\^buff2_reg [6]),
        .R(1'b0));
  FDRE \buff2_reg[6]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[6]),
        .Q(\buff2_reg[6]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[6]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[6]__1_srl3_n_0 ),
        .Q(\buff2_reg[6]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[7]__2_n_0 ),
        .Q(\^buff2_reg [7]),
        .R(1'b0));
  FDRE \buff2_reg[7]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[7]),
        .Q(\buff2_reg[7]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[7]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[7]__1_srl3_n_0 ),
        .Q(\buff2_reg[7]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[8]__2_n_0 ),
        .Q(\^buff2_reg [8]),
        .R(1'b0));
  FDRE \buff2_reg[8]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[8]),
        .Q(\buff2_reg[8]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[8]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[8]__1_srl3_n_0 ),
        .Q(\buff2_reg[8]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[9]__2_n_0 ),
        .Q(\^buff2_reg [9]),
        .R(1'b0));
  FDRE \buff2_reg[9]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[9]),
        .Q(\buff2_reg[9]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[9]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[9]__1_srl3_n_0 ),
        .Q(\buff2_reg[9]__2_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[0]__1_n_0 ),
        .Q(buff3_reg[0]),
        .R(1'b0));
  FDRE \buff3_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[10]__1_n_0 ),
        .Q(buff3_reg[10]),
        .R(1'b0));
  FDRE \buff3_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[11]__1_n_0 ),
        .Q(buff3_reg[11]),
        .R(1'b0));
  FDRE \buff3_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[12]__1_n_0 ),
        .Q(buff3_reg[12]),
        .R(1'b0));
  FDRE \buff3_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[13]__1_n_0 ),
        .Q(buff3_reg[13]),
        .R(1'b0));
  FDRE \buff3_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[14]__0_n_0 ),
        .Q(buff3_reg[14]),
        .R(1'b0));
  FDRE \buff3_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[15]__0_n_0 ),
        .Q(buff3_reg[15]),
        .R(1'b0));
  FDRE \buff3_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[16]__0_n_0 ),
        .Q(buff3_reg[16]),
        .R(1'b0));
  FDRE \buff3_reg[17]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[17]__0_n_0 ),
        .Q(buff3_reg[17]),
        .R(1'b0));
  FDRE \buff3_reg[18]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[18] ),
        .Q(buff3_reg[18]),
        .R(1'b0));
  FDRE \buff3_reg[19]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[19] ),
        .Q(buff3_reg[19]),
        .R(1'b0));
  FDRE \buff3_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[1]__1_n_0 ),
        .Q(buff3_reg[1]),
        .R(1'b0));
  FDRE \buff3_reg[20]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[20] ),
        .Q(buff3_reg[20]),
        .R(1'b0));
  FDRE \buff3_reg[21]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[21] ),
        .Q(buff3_reg[21]),
        .R(1'b0));
  FDRE \buff3_reg[22]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[22] ),
        .Q(buff3_reg[22]),
        .R(1'b0));
  FDRE \buff3_reg[23]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[23] ),
        .Q(buff3_reg[23]),
        .R(1'b0));
  FDRE \buff3_reg[24]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[24] ),
        .Q(buff3_reg[24]),
        .R(1'b0));
  FDRE \buff3_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[2]__1_n_0 ),
        .Q(buff3_reg[2]),
        .R(1'b0));
  FDRE \buff3_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[3]__1_n_0 ),
        .Q(buff3_reg[3]),
        .R(1'b0));
  FDRE \buff3_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[4]__1_n_0 ),
        .Q(buff3_reg[4]),
        .R(1'b0));
  FDRE \buff3_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[5]__1_n_0 ),
        .Q(buff3_reg[5]),
        .R(1'b0));
  FDRE \buff3_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[6]__1_n_0 ),
        .Q(buff3_reg[6]),
        .R(1'b0));
  FDRE \buff3_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[7]__1_n_0 ),
        .Q(buff3_reg[7]),
        .R(1'b0));
  FDRE \buff3_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[8]__1_n_0 ),
        .Q(buff3_reg[8]),
        .R(1'b0));
  FDRE \buff3_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[9]__1_n_0 ),
        .Q(buff3_reg[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__0
       (.A({\b_reg0_reg_n_0_[41] ,\b_reg0_reg_n_0_[41] ,\b_reg0_reg_n_0_[41] ,\b_reg0_reg_n_0_[41] ,\b_reg0_reg_n_0_[41] ,\b_reg0_reg_n_0_[41] ,\b_reg0_reg_n_0_[40] ,\b_reg0_reg_n_0_[39] ,\b_reg0_reg_n_0_[38] ,\b_reg0_reg_n_0_[37] ,\b_reg0_reg_n_0_[36] ,\b_reg0_reg_n_0_[35] ,\b_reg0_reg_n_0_[34] ,\b_reg0_reg_n_0_[33] ,\b_reg0_reg_n_0_[32] ,\b_reg0_reg_n_0_[31] ,\b_reg0_reg_n_0_[30] ,\b_reg0_reg_n_0_[29] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[26] ,\b_reg0_reg_n_0_[25] ,\b_reg0_reg_n_0_[24] ,\b_reg0_reg_n_0_[23] ,\b_reg0_reg_n_0_[22] ,\b_reg0_reg_n_0_[21] ,\b_reg0_reg_n_0_[20] ,\b_reg0_reg_n_0_[19] ,\b_reg0_reg_n_0_[18] ,\b_reg0_reg_n_0_[17] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\a_reg0_reg_n_0_[16] ,\a_reg0_reg_n_0_[15] ,\a_reg0_reg_n_0_[14] ,\a_reg0_reg_n_0_[13] ,\a_reg0_reg_n_0_[12] ,\a_reg0_reg_n_0_[11] ,\a_reg0_reg_n_0_[10] ,\a_reg0_reg_n_0_[9] ,\a_reg0_reg_n_0_[8] ,\a_reg0_reg_n_0_[7] ,\a_reg0_reg_n_0_[6] ,\a_reg0_reg_n_0_[5] ,\a_reg0_reg_n_0_[4] ,\a_reg0_reg_n_0_[3] ,\a_reg0_reg_n_0_[2] ,\a_reg0_reg_n_0_[1] ,\a_reg0_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff3_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg_n_106,buff2_reg_n_107,buff2_reg_n_108,buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153}),
        .PCOUT({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff0_reg_n_0_[16] ,\buff0_reg_n_0_[15] ,\buff0_reg_n_0_[14] ,\buff0_reg_n_0_[13] ,\buff0_reg_n_0_[12] ,\buff0_reg_n_0_[11] ,\buff0_reg_n_0_[10] ,\buff0_reg_n_0_[9] ,\buff0_reg_n_0_[8] ,\buff0_reg_n_0_[7] ,\buff0_reg_n_0_[6] ,\buff0_reg_n_0_[5] ,\buff0_reg_n_0_[4] ,\buff0_reg_n_0_[3] ,\buff0_reg_n_0_[2] ,\buff0_reg_n_0_[1] ,\buff0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff4_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,buff0_reg__2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff4_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff4_reg__0_n_58,buff4_reg__0_n_59,buff4_reg__0_n_60,buff4_reg__0_n_61,buff4_reg__0_n_62,buff4_reg__0_n_63,buff4_reg__0_n_64,buff4_reg__0_n_65,buff4_reg__0_n_66,buff4_reg__0_n_67,buff4_reg__0_n_68,buff4_reg__0_n_69,buff4_reg__0_n_70,buff4_reg__0_n_71,buff4_reg__0_n_72,buff4_reg__0_n_73,buff4_reg__0_n_74,buff4_reg__0_n_75,buff4_reg__0_n_76,buff4_reg__0_n_77,buff4_reg__0_n_78,buff4_reg__0_n_79,buff4_reg__0_n_80,buff4_reg__0_n_81,buff4_reg__0_n_82,buff4_reg__0_n_83,buff4_reg__0_n_84,buff4_reg__0_n_85,buff4_reg__0_n_86,buff4_reg__0_n_87,buff4_reg__0_n_88,buff4_reg__0_n_89,buff4_reg__0_n_90,buff4_reg__0_n_91,buff4_reg__0_n_92,buff4_reg__0_n_93,buff4_reg__0_n_94,buff4_reg__0_n_95,buff4_reg__0_n_96,buff4_reg__0_n_97,buff4_reg__0_n_98,buff4_reg__0_n_99,buff4_reg__0_n_100,buff4_reg__0_n_101,buff4_reg__0_n_102,buff4_reg__0_n_103,buff4_reg__0_n_104,buff4_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff4_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .PCOUT({buff4_reg__0_n_106,buff4_reg__0_n_107,buff4_reg__0_n_108,buff4_reg__0_n_109,buff4_reg__0_n_110,buff4_reg__0_n_111,buff4_reg__0_n_112,buff4_reg__0_n_113,buff4_reg__0_n_114,buff4_reg__0_n_115,buff4_reg__0_n_116,buff4_reg__0_n_117,buff4_reg__0_n_118,buff4_reg__0_n_119,buff4_reg__0_n_120,buff4_reg__0_n_121,buff4_reg__0_n_122,buff4_reg__0_n_123,buff4_reg__0_n_124,buff4_reg__0_n_125,buff4_reg__0_n_126,buff4_reg__0_n_127,buff4_reg__0_n_128,buff4_reg__0_n_129,buff4_reg__0_n_130,buff4_reg__0_n_131,buff4_reg__0_n_132,buff4_reg__0_n_133,buff4_reg__0_n_134,buff4_reg__0_n_135,buff4_reg__0_n_136,buff4_reg__0_n_137,buff4_reg__0_n_138,buff4_reg__0_n_139,buff4_reg__0_n_140,buff4_reg__0_n_141,buff4_reg__0_n_142,buff4_reg__0_n_143,buff4_reg__0_n_144,buff4_reg__0_n_145,buff4_reg__0_n_146,buff4_reg__0_n_147,buff4_reg__0_n_148,buff4_reg__0_n_149,buff4_reg__0_n_150,buff4_reg__0_n_151,buff4_reg__0_n_152,buff4_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff5_reg__1
       (.A({buff1_reg__1[24],buff1_reg__1[24],buff1_reg__1[24],buff1_reg__1[24],buff1_reg__1[24],buff1_reg__1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff5_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\buff1_reg[16]__0_n_0 ,\buff1_reg[15]__0_n_0 ,\buff1_reg[14]__0_n_0 ,\buff1_reg[13]__0_n_0 ,\buff1_reg[12]__0_n_0 ,\buff1_reg[11]__0_n_0 ,\buff1_reg[10]__0_n_0 ,\buff1_reg[9]__0_n_0 ,\buff1_reg[8]__0_n_0 ,\buff1_reg[7]__0_n_0 ,\buff1_reg[6]__0_n_0 ,\buff1_reg[5]__0_n_0 ,\buff1_reg[4]__0_n_0 ,\buff1_reg[3]__0_n_0 ,\buff1_reg[2]__0_n_0 ,\buff1_reg[1]__0_n_0 ,\buff1_reg[0]__0_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff5_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff5_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff5_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff5_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff5_reg__1_OVERFLOW_UNCONNECTED),
        .P(NLW_buff5_reg__1_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff5_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff5_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff4_reg__0_n_106,buff4_reg__0_n_107,buff4_reg__0_n_108,buff4_reg__0_n_109,buff4_reg__0_n_110,buff4_reg__0_n_111,buff4_reg__0_n_112,buff4_reg__0_n_113,buff4_reg__0_n_114,buff4_reg__0_n_115,buff4_reg__0_n_116,buff4_reg__0_n_117,buff4_reg__0_n_118,buff4_reg__0_n_119,buff4_reg__0_n_120,buff4_reg__0_n_121,buff4_reg__0_n_122,buff4_reg__0_n_123,buff4_reg__0_n_124,buff4_reg__0_n_125,buff4_reg__0_n_126,buff4_reg__0_n_127,buff4_reg__0_n_128,buff4_reg__0_n_129,buff4_reg__0_n_130,buff4_reg__0_n_131,buff4_reg__0_n_132,buff4_reg__0_n_133,buff4_reg__0_n_134,buff4_reg__0_n_135,buff4_reg__0_n_136,buff4_reg__0_n_137,buff4_reg__0_n_138,buff4_reg__0_n_139,buff4_reg__0_n_140,buff4_reg__0_n_141,buff4_reg__0_n_142,buff4_reg__0_n_143,buff4_reg__0_n_144,buff4_reg__0_n_145,buff4_reg__0_n_146,buff4_reg__0_n_147,buff4_reg__0_n_148,buff4_reg__0_n_149,buff4_reg__0_n_150,buff4_reg__0_n_151,buff4_reg__0_n_152,buff4_reg__0_n_153}),
        .PCOUT({buff5_reg__1_n_106,buff5_reg__1_n_107,buff5_reg__1_n_108,buff5_reg__1_n_109,buff5_reg__1_n_110,buff5_reg__1_n_111,buff5_reg__1_n_112,buff5_reg__1_n_113,buff5_reg__1_n_114,buff5_reg__1_n_115,buff5_reg__1_n_116,buff5_reg__1_n_117,buff5_reg__1_n_118,buff5_reg__1_n_119,buff5_reg__1_n_120,buff5_reg__1_n_121,buff5_reg__1_n_122,buff5_reg__1_n_123,buff5_reg__1_n_124,buff5_reg__1_n_125,buff5_reg__1_n_126,buff5_reg__1_n_127,buff5_reg__1_n_128,buff5_reg__1_n_129,buff5_reg__1_n_130,buff5_reg__1_n_131,buff5_reg__1_n_132,buff5_reg__1_n_133,buff5_reg__1_n_134,buff5_reg__1_n_135,buff5_reg__1_n_136,buff5_reg__1_n_137,buff5_reg__1_n_138,buff5_reg__1_n_139,buff5_reg__1_n_140,buff5_reg__1_n_141,buff5_reg__1_n_142,buff5_reg__1_n_143,buff5_reg__1_n_144,buff5_reg__1_n_145,buff5_reg__1_n_146,buff5_reg__1_n_147,buff5_reg__1_n_148,buff5_reg__1_n_149,buff5_reg__1_n_150,buff5_reg__1_n_151,buff5_reg__1_n_152,buff5_reg__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff5_reg__1_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff6_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\^buff2_reg }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff6_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,\buff2_reg[12]__2_n_0 ,\buff2_reg[11]__2_n_0 ,\buff2_reg[10]__2_n_0 ,\buff2_reg[9]__2_n_0 ,\buff2_reg[8]__2_n_0 ,\buff2_reg[7]__2_n_0 ,\buff2_reg[6]__2_n_0 ,\buff2_reg[5]__2_n_0 ,\buff2_reg[4]__2_n_0 ,\buff2_reg[3]__2_n_0 ,\buff2_reg[2]__2_n_0 ,\buff2_reg[1]__2_n_0 ,\buff2_reg[0]__2_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT({buff6_reg__1_n_6,buff6_reg__1_n_7,buff6_reg__1_n_8,buff6_reg__1_n_9,buff6_reg__1_n_10,buff6_reg__1_n_11,buff6_reg__1_n_12,buff6_reg__1_n_13,buff6_reg__1_n_14,buff6_reg__1_n_15,buff6_reg__1_n_16,buff6_reg__1_n_17,buff6_reg__1_n_18,buff6_reg__1_n_19,buff6_reg__1_n_20,buff6_reg__1_n_21,buff6_reg__1_n_22,buff6_reg__1_n_23}),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff6_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff6_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff6_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff6_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff6_reg__1_n_58,buff6_reg__1_n_59,buff6_reg__1_n_60,buff6_reg__1_n_61,buff6_reg__1_n_62,buff6_reg__1_n_63,buff6_reg__1_n_64,buff6_reg__1_n_65,buff6_reg__1_n_66,buff6_reg__1_n_67,buff6_reg__1_n_68,buff6_reg__1_n_69,buff6_reg__1_n_70,buff6_reg__1_n_71,buff6_reg__1_n_72,buff6_reg__1_n_73,buff6_reg__1_n_74,buff6_reg__1_n_75,buff6_reg__1_n_76,buff6_reg__1_n_77,buff6_reg__1_n_78,buff6_reg__1_n_79,buff6_reg__1_n_80,buff6_reg__1_n_81,buff6_reg__1_n_82,buff6_reg__1_n_83,buff6_reg__1_n_84,buff6_reg__1_n_85,buff6_reg__1_n_86,buff6_reg__1_n_87,buff6_reg__1_n_88,buff6_reg__1_n_89,buff6_reg__1_n_90,buff6_reg__1_n_91,buff6_reg__1_n_92,buff6_reg__1_n_93,buff6_reg__1_n_94,buff6_reg__1_n_95,buff6_reg__1_n_96,buff6_reg__1_n_97,buff6_reg__1_n_98,buff6_reg__1_n_99,buff6_reg__1_n_100,buff6_reg__1_n_101,buff6_reg__1_n_102,buff6_reg__1_n_103,buff6_reg__1_n_104,buff6_reg__1_n_105}),
        .PATTERNBDETECT(NLW_buff6_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff6_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff5_reg__1_n_106,buff5_reg__1_n_107,buff5_reg__1_n_108,buff5_reg__1_n_109,buff5_reg__1_n_110,buff5_reg__1_n_111,buff5_reg__1_n_112,buff5_reg__1_n_113,buff5_reg__1_n_114,buff5_reg__1_n_115,buff5_reg__1_n_116,buff5_reg__1_n_117,buff5_reg__1_n_118,buff5_reg__1_n_119,buff5_reg__1_n_120,buff5_reg__1_n_121,buff5_reg__1_n_122,buff5_reg__1_n_123,buff5_reg__1_n_124,buff5_reg__1_n_125,buff5_reg__1_n_126,buff5_reg__1_n_127,buff5_reg__1_n_128,buff5_reg__1_n_129,buff5_reg__1_n_130,buff5_reg__1_n_131,buff5_reg__1_n_132,buff5_reg__1_n_133,buff5_reg__1_n_134,buff5_reg__1_n_135,buff5_reg__1_n_136,buff5_reg__1_n_137,buff5_reg__1_n_138,buff5_reg__1_n_139,buff5_reg__1_n_140,buff5_reg__1_n_141,buff5_reg__1_n_142,buff5_reg__1_n_143,buff5_reg__1_n_144,buff5_reg__1_n_145,buff5_reg__1_n_146,buff5_reg__1_n_147,buff5_reg__1_n_148,buff5_reg__1_n_149,buff5_reg__1_n_150,buff5_reg__1_n_151,buff5_reg__1_n_152,buff5_reg__1_n_153}),
        .PCOUT({buff6_reg__1_n_106,buff6_reg__1_n_107,buff6_reg__1_n_108,buff6_reg__1_n_109,buff6_reg__1_n_110,buff6_reg__1_n_111,buff6_reg__1_n_112,buff6_reg__1_n_113,buff6_reg__1_n_114,buff6_reg__1_n_115,buff6_reg__1_n_116,buff6_reg__1_n_117,buff6_reg__1_n_118,buff6_reg__1_n_119,buff6_reg__1_n_120,buff6_reg__1_n_121,buff6_reg__1_n_122,buff6_reg__1_n_123,buff6_reg__1_n_124,buff6_reg__1_n_125,buff6_reg__1_n_126,buff6_reg__1_n_127,buff6_reg__1_n_128,buff6_reg__1_n_129,buff6_reg__1_n_130,buff6_reg__1_n_131,buff6_reg__1_n_132,buff6_reg__1_n_133,buff6_reg__1_n_134,buff6_reg__1_n_135,buff6_reg__1_n_136,buff6_reg__1_n_137,buff6_reg__1_n_138,buff6_reg__1_n_139,buff6_reg__1_n_140,buff6_reg__1_n_141,buff6_reg__1_n_142,buff6_reg__1_n_143,buff6_reg__1_n_144,buff6_reg__1_n_145,buff6_reg__1_n_146,buff6_reg__1_n_147,buff6_reg__1_n_148,buff6_reg__1_n_149,buff6_reg__1_n_150,buff6_reg__1_n_151,buff6_reg__1_n_152,buff6_reg__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff6_reg__1_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff7_reg__2
       (.A({buff3_reg[24],buff3_reg[24],buff3_reg[24],buff3_reg[24],buff3_reg[24],buff3_reg}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff7_reg__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({buff6_reg__1_n_6,buff6_reg__1_n_7,buff6_reg__1_n_8,buff6_reg__1_n_9,buff6_reg__1_n_10,buff6_reg__1_n_11,buff6_reg__1_n_12,buff6_reg__1_n_13,buff6_reg__1_n_14,buff6_reg__1_n_15,buff6_reg__1_n_16,buff6_reg__1_n_17,buff6_reg__1_n_18,buff6_reg__1_n_19,buff6_reg__1_n_20,buff6_reg__1_n_21,buff6_reg__1_n_22,buff6_reg__1_n_23}),
        .BCOUT(NLW_buff7_reg__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff7_reg__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff7_reg__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff7_reg__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff7_reg__2_OVERFLOW_UNCONNECTED),
        .P({buff7_reg__2_n_58,buff7_reg__2_n_59,buff7_reg__2_n_60,buff7_reg__2_n_61,buff7_reg__2_n_62,buff7_reg__2_n_63,buff7_reg__2_n_64,buff7_reg__2_n_65,buff7_reg__2_n_66,buff7_reg__2_n_67,buff7_reg__2_n_68,buff7_reg}),
        .PATTERNBDETECT(NLW_buff7_reg__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff7_reg__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff6_reg__1_n_106,buff6_reg__1_n_107,buff6_reg__1_n_108,buff6_reg__1_n_109,buff6_reg__1_n_110,buff6_reg__1_n_111,buff6_reg__1_n_112,buff6_reg__1_n_113,buff6_reg__1_n_114,buff6_reg__1_n_115,buff6_reg__1_n_116,buff6_reg__1_n_117,buff6_reg__1_n_118,buff6_reg__1_n_119,buff6_reg__1_n_120,buff6_reg__1_n_121,buff6_reg__1_n_122,buff6_reg__1_n_123,buff6_reg__1_n_124,buff6_reg__1_n_125,buff6_reg__1_n_126,buff6_reg__1_n_127,buff6_reg__1_n_128,buff6_reg__1_n_129,buff6_reg__1_n_130,buff6_reg__1_n_131,buff6_reg__1_n_132,buff6_reg__1_n_133,buff6_reg__1_n_134,buff6_reg__1_n_135,buff6_reg__1_n_136,buff6_reg__1_n_137,buff6_reg__1_n_138,buff6_reg__1_n_139,buff6_reg__1_n_140,buff6_reg__1_n_141,buff6_reg__1_n_142,buff6_reg__1_n_143,buff6_reg__1_n_144,buff6_reg__1_n_145,buff6_reg__1_n_146,buff6_reg__1_n_147,buff6_reg__1_n_148,buff6_reg__1_n_149,buff6_reg__1_n_150,buff6_reg__1_n_151,buff6_reg__1_n_152,buff6_reg__1_n_153}),
        .PCOUT(NLW_buff7_reg__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff7_reg__2_UNDERFLOW_UNCONNECTED));
  FDRE \buff8_reg[51] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[51]),
        .Q(\buff8_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \buff8_reg[52] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[52]),
        .Q(\buff8_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \buff8_reg[53] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[53]),
        .Q(\buff8_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \buff8_reg[54] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[54]),
        .Q(\buff8_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \buff8_reg[55] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[55]),
        .Q(\buff8_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \buff8_reg[56] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[56]),
        .Q(\buff8_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \buff8_reg[57] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[57]),
        .Q(\buff8_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \buff8_reg[58] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[58]),
        .Q(\buff8_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \buff8_reg[59] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[59]),
        .Q(\buff8_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \buff8_reg[60] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[60]),
        .Q(\buff8_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \buff8_reg[61] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[61]),
        .Q(\buff8_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \buff8_reg[62] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[62]),
        .Q(\buff8_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \buff8_reg[63] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[63]),
        .Q(\buff8_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \buff8_reg[64] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[64]),
        .Q(\buff8_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \buff8_reg[65] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[65]),
        .Q(\buff8_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \buff8_reg[66] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[66]),
        .Q(\buff8_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \buff8_reg[67] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[67]),
        .Q(\buff8_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \buff8_reg[68] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[68]),
        .Q(\buff8_reg_n_0_[68] ),
        .R(1'b0));
  FDRE \buff8_reg[69] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[69]),
        .Q(\buff8_reg_n_0_[69] ),
        .R(1'b0));
  FDRE \buff8_reg[70] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[70]),
        .Q(\buff8_reg_n_0_[70] ),
        .R(1'b0));
  FDRE \buff8_reg[71] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[71]),
        .Q(\buff8_reg_n_0_[71] ),
        .R(1'b0));
  FDRE \buff8_reg[72] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[72]),
        .Q(\buff8_reg_n_0_[72] ),
        .R(1'b0));
  FDRE \buff8_reg[73] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[73]),
        .Q(\buff8_reg_n_0_[73] ),
        .R(1'b0));
  FDRE \buff8_reg[74] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[74]),
        .Q(\buff8_reg_n_0_[74] ),
        .R(1'b0));
  FDRE \buff8_reg[75] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[75]),
        .Q(\buff8_reg_n_0_[75] ),
        .R(1'b0));
  FDRE \buff8_reg[76] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[76]),
        .Q(\buff8_reg_n_0_[76] ),
        .R(1'b0));
  FDRE \buff8_reg[77] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[77]),
        .Q(\buff8_reg_n_0_[77] ),
        .R(1'b0));
  FDRE \buff8_reg[78] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[78]),
        .Q(\buff8_reg_n_0_[78] ),
        .R(1'b0));
  FDRE \buff8_reg[79] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[79]),
        .Q(\buff8_reg_n_0_[79] ),
        .R(1'b0));
  FDRE \buff8_reg[80] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[80]),
        .Q(\buff8_reg_n_0_[80] ),
        .R(1'b0));
  FDRE \buff8_reg[81] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[81]),
        .Q(\buff8_reg_n_0_[81] ),
        .R(1'b0));
  FDRE \buff8_reg[82] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[82]),
        .Q(\buff8_reg_n_0_[82] ),
        .R(1'b0));
  FDRE \buff8_reg[83] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[83]),
        .Q(\buff8_reg_n_0_[83] ),
        .R(1'b0));
  FDRE \buff8_reg[84] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[84]),
        .Q(\buff8_reg_n_0_[84] ),
        .R(1'b0));
  FDRE \buff8_reg[85] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[85]),
        .Q(\buff8_reg_n_0_[85] ),
        .R(1'b0));
  FDRE \buff8_reg[86] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[86]),
        .Q(\buff8_reg_n_0_[86] ),
        .R(1'b0));
  FDRE \buff8_reg[87] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[87]),
        .Q(\buff8_reg_n_0_[87] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[0]_srl7 " *) 
  SRL16E \buff9_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_105),
        .Q(D[0]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[10]_srl7 " *) 
  SRL16E \buff9_reg[10]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_95),
        .Q(D[10]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[11]_srl7 " *) 
  SRL16E \buff9_reg[11]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_94),
        .Q(D[11]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[12]_srl7 " *) 
  SRL16E \buff9_reg[12]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_93),
        .Q(D[12]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[13]_srl7 " *) 
  SRL16E \buff9_reg[13]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_92),
        .Q(D[13]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[14]_srl7 " *) 
  SRL16E \buff9_reg[14]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_91),
        .Q(D[14]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[15]_srl7 " *) 
  SRL16E \buff9_reg[15]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_90),
        .Q(D[15]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[16]_srl7 " *) 
  SRL16E \buff9_reg[16]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_89),
        .Q(D[16]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[17]_srl5 " *) 
  SRL16E \buff9_reg[17]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_105),
        .Q(D[17]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[18]_srl5 " *) 
  SRL16E \buff9_reg[18]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_104),
        .Q(D[18]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[19]_srl5 " *) 
  SRL16E \buff9_reg[19]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_103),
        .Q(D[19]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[1]_srl7 " *) 
  SRL16E \buff9_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_104),
        .Q(D[1]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[20]_srl5 " *) 
  SRL16E \buff9_reg[20]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_102),
        .Q(D[20]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[21]_srl5 " *) 
  SRL16E \buff9_reg[21]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_101),
        .Q(D[21]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[22]_srl5 " *) 
  SRL16E \buff9_reg[22]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_100),
        .Q(D[22]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[23]_srl5 " *) 
  SRL16E \buff9_reg[23]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_99),
        .Q(D[23]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[24]_srl5 " *) 
  SRL16E \buff9_reg[24]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_98),
        .Q(D[24]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[25]_srl5 " *) 
  SRL16E \buff9_reg[25]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_97),
        .Q(D[25]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[26]_srl5 " *) 
  SRL16E \buff9_reg[26]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_96),
        .Q(D[26]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[27]_srl5 " *) 
  SRL16E \buff9_reg[27]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_95),
        .Q(D[27]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[28]_srl5 " *) 
  SRL16E \buff9_reg[28]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_94),
        .Q(D[28]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[29]_srl5 " *) 
  SRL16E \buff9_reg[29]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_93),
        .Q(D[29]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[2]_srl7 " *) 
  SRL16E \buff9_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_103),
        .Q(D[2]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[30]_srl5 " *) 
  SRL16E \buff9_reg[30]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_92),
        .Q(D[30]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[31]_srl5 " *) 
  SRL16E \buff9_reg[31]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_91),
        .Q(D[31]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[32]_srl5 " *) 
  SRL16E \buff9_reg[32]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_90),
        .Q(D[32]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[33]_srl5 " *) 
  SRL16E \buff9_reg[33]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_89),
        .Q(D[33]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[34]_srl3 " *) 
  SRL16E \buff9_reg[34]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_105),
        .Q(D[34]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[35]_srl3 " *) 
  SRL16E \buff9_reg[35]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_104),
        .Q(D[35]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[36]_srl3 " *) 
  SRL16E \buff9_reg[36]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_103),
        .Q(D[36]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[37]_srl3 " *) 
  SRL16E \buff9_reg[37]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_102),
        .Q(D[37]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[38]_srl3 " *) 
  SRL16E \buff9_reg[38]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_101),
        .Q(D[38]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[39]_srl3 " *) 
  SRL16E \buff9_reg[39]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_100),
        .Q(D[39]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[3]_srl7 " *) 
  SRL16E \buff9_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_102),
        .Q(D[3]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[40]_srl3 " *) 
  SRL16E \buff9_reg[40]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_99),
        .Q(D[40]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[41]_srl3 " *) 
  SRL16E \buff9_reg[41]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_98),
        .Q(D[41]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[42]_srl3 " *) 
  SRL16E \buff9_reg[42]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_97),
        .Q(D[42]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[43]_srl3 " *) 
  SRL16E \buff9_reg[43]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_96),
        .Q(D[43]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[44]_srl3 " *) 
  SRL16E \buff9_reg[44]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_95),
        .Q(D[44]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[45]_srl3 " *) 
  SRL16E \buff9_reg[45]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_94),
        .Q(D[45]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[46]_srl3 " *) 
  SRL16E \buff9_reg[46]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_93),
        .Q(D[46]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[47]_srl3 " *) 
  SRL16E \buff9_reg[47]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_92),
        .Q(D[47]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[48]_srl3 " *) 
  SRL16E \buff9_reg[48]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_91),
        .Q(D[48]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[49]_srl3 " *) 
  SRL16E \buff9_reg[49]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_90),
        .Q(D[49]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[4]_srl7 " *) 
  SRL16E \buff9_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_101),
        .Q(D[4]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[50]_srl3 " *) 
  SRL16E \buff9_reg[50]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_89),
        .Q(D[50]));
  FDRE \buff9_reg[51] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[51] ),
        .Q(D[51]),
        .R(1'b0));
  FDRE \buff9_reg[52] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[52] ),
        .Q(D[52]),
        .R(1'b0));
  FDRE \buff9_reg[53] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[53] ),
        .Q(D[53]),
        .R(1'b0));
  FDRE \buff9_reg[54] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[54] ),
        .Q(D[54]),
        .R(1'b0));
  FDRE \buff9_reg[55] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[55] ),
        .Q(D[55]),
        .R(1'b0));
  FDRE \buff9_reg[56] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[56] ),
        .Q(D[56]),
        .R(1'b0));
  FDRE \buff9_reg[57] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[57] ),
        .Q(D[57]),
        .R(1'b0));
  FDRE \buff9_reg[58] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[58] ),
        .Q(D[58]),
        .R(1'b0));
  FDRE \buff9_reg[59] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[59] ),
        .Q(D[59]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[5]_srl7 " *) 
  SRL16E \buff9_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_100),
        .Q(D[5]));
  FDRE \buff9_reg[60] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[60] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \buff9_reg[61] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[61] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \buff9_reg[62] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[62] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \buff9_reg[63] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[63] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \buff9_reg[64] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[64] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \buff9_reg[65] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[65] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \buff9_reg[66] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[66] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \buff9_reg[67] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[67] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \buff9_reg[68] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[68] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \buff9_reg[69] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[69] ),
        .Q(Q[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[6]_srl7 " *) 
  SRL16E \buff9_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_99),
        .Q(D[6]));
  FDRE \buff9_reg[70] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[70] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \buff9_reg[71] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[71] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \buff9_reg[72] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[72] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \buff9_reg[73] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[73] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \buff9_reg[74] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[74] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \buff9_reg[75] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[75] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \buff9_reg[76] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[76] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \buff9_reg[77] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[77] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \buff9_reg[78] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[78] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \buff9_reg[79] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[79] ),
        .Q(Q[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[7]_srl7 " *) 
  SRL16E \buff9_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_98),
        .Q(D[7]));
  FDRE \buff9_reg[80] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[80] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \buff9_reg[81] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[81] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \buff9_reg[82] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[82] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \buff9_reg[83] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[83] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \buff9_reg[84] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[84] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \buff9_reg[85] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[85] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \buff9_reg[86] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[86] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \buff9_reg[87] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[87] ),
        .Q(Q[27]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[8]_srl7 " *) 
  SRL16E \buff9_reg[8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_97),
        .Q(D[8]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U5/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[9]_srl7 " *) 
  SRL16E \buff9_reg[9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_96),
        .Q(D[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(n_0_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(n_0_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(n_0_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(n_0_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b1),
        .O(n_0_14));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(n_0_15));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b1),
        .O(n_0_16));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(n_0_17));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b1),
        .O(n_0_18));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(n_0_19));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b1),
        .O(n_0_20));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(n_0_21));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b1),
        .O(n_0_22));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(n_0_23));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b1),
        .O(n_0_24));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(n_0_25));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b1),
        .O(n_0_26));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(n_0_27));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b1),
        .O(n_0_28));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(n_0_29));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b1),
        .O(n_0_30));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(n_0_31));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b1),
        .O(n_0_32));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(n_0_33));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b1),
        .O(n_0_34));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(n_0_35));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b1),
        .O(n_0_36));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(n_0_37));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b1),
        .O(n_0_38));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(n_0_39));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b1),
        .O(n_0_40));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(n_0_41));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b1),
        .O(n_0_42));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(n_0_43));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b1),
        .O(n_0_44));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(n_0_45));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b1),
        .O(n_0_46));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(n_0_47));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b1),
        .O(n_0_48));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(n_0_49));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(n_0_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b1),
        .O(n_0_50));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(n_0_51));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b1),
        .O(n_0_52));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(n_0_53));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b1),
        .O(n_0_54));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(n_0_55));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b1),
        .O(n_0_56));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(n_0_57));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b1),
        .O(n_0_58));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b1),
        .O(n_0_59));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(n_0_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(n_0_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(n_0_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(n_0_9));
endmodule

(* ORIG_REF_NAME = "mixer_mul_47ns_42cud_MulnS_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_MulnS_1_17
   (D,
    Q,
    in0,
    grp_fu_308_ce,
    ap_clk);
  output [59:0]D;
  output [27:0]Q;
  input [28:0]in0;
  input grp_fu_308_ce;
  input ap_clk;

  wire [59:0]D;
  wire [27:0]Q;
  wire \a_reg0_reg_n_0_[0] ;
  wire \a_reg0_reg_n_0_[10] ;
  wire \a_reg0_reg_n_0_[11] ;
  wire \a_reg0_reg_n_0_[12] ;
  wire \a_reg0_reg_n_0_[13] ;
  wire \a_reg0_reg_n_0_[14] ;
  wire \a_reg0_reg_n_0_[15] ;
  wire \a_reg0_reg_n_0_[16] ;
  wire \a_reg0_reg_n_0_[17] ;
  wire \a_reg0_reg_n_0_[18] ;
  wire \a_reg0_reg_n_0_[19] ;
  wire \a_reg0_reg_n_0_[1] ;
  wire \a_reg0_reg_n_0_[20] ;
  wire \a_reg0_reg_n_0_[21] ;
  wire \a_reg0_reg_n_0_[22] ;
  wire \a_reg0_reg_n_0_[23] ;
  wire \a_reg0_reg_n_0_[24] ;
  wire \a_reg0_reg_n_0_[25] ;
  wire \a_reg0_reg_n_0_[26] ;
  wire \a_reg0_reg_n_0_[27] ;
  wire \a_reg0_reg_n_0_[28] ;
  wire \a_reg0_reg_n_0_[29] ;
  wire \a_reg0_reg_n_0_[2] ;
  wire \a_reg0_reg_n_0_[30] ;
  wire \a_reg0_reg_n_0_[31] ;
  wire \a_reg0_reg_n_0_[32] ;
  wire \a_reg0_reg_n_0_[33] ;
  wire \a_reg0_reg_n_0_[3] ;
  wire \a_reg0_reg_n_0_[4] ;
  wire \a_reg0_reg_n_0_[5] ;
  wire \a_reg0_reg_n_0_[6] ;
  wire \a_reg0_reg_n_0_[7] ;
  wire \a_reg0_reg_n_0_[8] ;
  wire \a_reg0_reg_n_0_[9] ;
  wire ap_clk;
  wire \b_reg0_reg_n_0_[0] ;
  wire \b_reg0_reg_n_0_[10] ;
  wire \b_reg0_reg_n_0_[11] ;
  wire \b_reg0_reg_n_0_[12] ;
  wire \b_reg0_reg_n_0_[13] ;
  wire \b_reg0_reg_n_0_[14] ;
  wire \b_reg0_reg_n_0_[15] ;
  wire \b_reg0_reg_n_0_[16] ;
  wire \b_reg0_reg_n_0_[17] ;
  wire \b_reg0_reg_n_0_[18] ;
  wire \b_reg0_reg_n_0_[19] ;
  wire \b_reg0_reg_n_0_[1] ;
  wire \b_reg0_reg_n_0_[20] ;
  wire \b_reg0_reg_n_0_[21] ;
  wire \b_reg0_reg_n_0_[22] ;
  wire \b_reg0_reg_n_0_[23] ;
  wire \b_reg0_reg_n_0_[24] ;
  wire \b_reg0_reg_n_0_[25] ;
  wire \b_reg0_reg_n_0_[26] ;
  wire \b_reg0_reg_n_0_[27] ;
  wire \b_reg0_reg_n_0_[28] ;
  wire \b_reg0_reg_n_0_[29] ;
  wire \b_reg0_reg_n_0_[2] ;
  wire \b_reg0_reg_n_0_[30] ;
  wire \b_reg0_reg_n_0_[31] ;
  wire \b_reg0_reg_n_0_[32] ;
  wire \b_reg0_reg_n_0_[33] ;
  wire \b_reg0_reg_n_0_[34] ;
  wire \b_reg0_reg_n_0_[35] ;
  wire \b_reg0_reg_n_0_[36] ;
  wire \b_reg0_reg_n_0_[37] ;
  wire \b_reg0_reg_n_0_[38] ;
  wire \b_reg0_reg_n_0_[39] ;
  wire \b_reg0_reg_n_0_[3] ;
  wire \b_reg0_reg_n_0_[40] ;
  wire \b_reg0_reg_n_0_[41] ;
  wire \b_reg0_reg_n_0_[4] ;
  wire \b_reg0_reg_n_0_[5] ;
  wire \b_reg0_reg_n_0_[6] ;
  wire \b_reg0_reg_n_0_[7] ;
  wire \b_reg0_reg_n_0_[8] ;
  wire \b_reg0_reg_n_0_[9] ;
  wire \buff0_reg[0]__1_n_0 ;
  wire \buff0_reg[10]__1_n_0 ;
  wire \buff0_reg[11]__1_n_0 ;
  wire \buff0_reg[12]__1_n_0 ;
  wire \buff0_reg[13]__1_n_0 ;
  wire \buff0_reg[14]__1_n_0 ;
  wire \buff0_reg[15]__1_n_0 ;
  wire \buff0_reg[16]__1_n_0 ;
  wire \buff0_reg[17]__1_n_0 ;
  wire \buff0_reg[1]__1_n_0 ;
  wire \buff0_reg[2]__1_n_0 ;
  wire \buff0_reg[3]__1_n_0 ;
  wire \buff0_reg[4]__1_n_0 ;
  wire \buff0_reg[5]__1_n_0 ;
  wire \buff0_reg[6]__1_n_0 ;
  wire \buff0_reg[7]__1_n_0 ;
  wire \buff0_reg[8]__1_n_0 ;
  wire \buff0_reg[9]__1_n_0 ;
  wire [16:0]buff0_reg__2;
  wire \buff0_reg_n_0_[0] ;
  wire \buff0_reg_n_0_[10] ;
  wire \buff0_reg_n_0_[11] ;
  wire \buff0_reg_n_0_[12] ;
  wire \buff0_reg_n_0_[13] ;
  wire \buff0_reg_n_0_[14] ;
  wire \buff0_reg_n_0_[15] ;
  wire \buff0_reg_n_0_[16] ;
  wire \buff0_reg_n_0_[18] ;
  wire \buff0_reg_n_0_[19] ;
  wire \buff0_reg_n_0_[1] ;
  wire \buff0_reg_n_0_[20] ;
  wire \buff0_reg_n_0_[21] ;
  wire \buff0_reg_n_0_[22] ;
  wire \buff0_reg_n_0_[23] ;
  wire \buff0_reg_n_0_[24] ;
  wire \buff0_reg_n_0_[2] ;
  wire \buff0_reg_n_0_[3] ;
  wire \buff0_reg_n_0_[4] ;
  wire \buff0_reg_n_0_[5] ;
  wire \buff0_reg_n_0_[6] ;
  wire \buff0_reg_n_0_[7] ;
  wire \buff0_reg_n_0_[8] ;
  wire \buff0_reg_n_0_[9] ;
  wire \buff1_reg[0]__0_n_0 ;
  wire \buff1_reg[0]__1_srl3_n_0 ;
  wire \buff1_reg[0]__2_n_0 ;
  wire \buff1_reg[10]__0_n_0 ;
  wire \buff1_reg[10]__1_srl3_n_0 ;
  wire \buff1_reg[10]__2_n_0 ;
  wire \buff1_reg[11]__0_n_0 ;
  wire \buff1_reg[11]__1_srl3_n_0 ;
  wire \buff1_reg[11]__2_n_0 ;
  wire \buff1_reg[12]__0_n_0 ;
  wire \buff1_reg[12]__1_srl3_n_0 ;
  wire \buff1_reg[12]__2_n_0 ;
  wire \buff1_reg[13]__0_n_0 ;
  wire \buff1_reg[13]__2_n_0 ;
  wire \buff1_reg[14]__0_n_0 ;
  wire \buff1_reg[14]__1_n_0 ;
  wire \buff1_reg[15]__0_n_0 ;
  wire \buff1_reg[15]__1_n_0 ;
  wire \buff1_reg[16]__0_n_0 ;
  wire \buff1_reg[16]__1_n_0 ;
  wire \buff1_reg[1]__0_n_0 ;
  wire \buff1_reg[1]__1_srl3_n_0 ;
  wire \buff1_reg[1]__2_n_0 ;
  wire \buff1_reg[2]__0_n_0 ;
  wire \buff1_reg[2]__1_srl3_n_0 ;
  wire \buff1_reg[2]__2_n_0 ;
  wire \buff1_reg[3]__0_n_0 ;
  wire \buff1_reg[3]__1_srl3_n_0 ;
  wire \buff1_reg[3]__2_n_0 ;
  wire \buff1_reg[4]__0_n_0 ;
  wire \buff1_reg[4]__1_srl3_n_0 ;
  wire \buff1_reg[4]__2_n_0 ;
  wire \buff1_reg[5]__0_n_0 ;
  wire \buff1_reg[5]__1_srl3_n_0 ;
  wire \buff1_reg[5]__2_n_0 ;
  wire \buff1_reg[6]__0_n_0 ;
  wire \buff1_reg[6]__1_srl3_n_0 ;
  wire \buff1_reg[6]__2_n_0 ;
  wire \buff1_reg[7]__0_n_0 ;
  wire \buff1_reg[7]__1_srl3_n_0 ;
  wire \buff1_reg[7]__2_n_0 ;
  wire \buff1_reg[8]__0_n_0 ;
  wire \buff1_reg[8]__1_srl3_n_0 ;
  wire \buff1_reg[8]__2_n_0 ;
  wire \buff1_reg[9]__0_n_0 ;
  wire \buff1_reg[9]__1_srl3_n_0 ;
  wire \buff1_reg[9]__2_n_0 ;
  wire [24:0]buff1_reg__1;
  wire [16:0]\^buff2_reg ;
  wire \buff2_reg[0]__1_n_0 ;
  wire \buff2_reg[0]__2_n_0 ;
  wire \buff2_reg[10]__1_n_0 ;
  wire \buff2_reg[10]__2_n_0 ;
  wire \buff2_reg[11]__1_n_0 ;
  wire \buff2_reg[11]__2_n_0 ;
  wire \buff2_reg[12]__1_n_0 ;
  wire \buff2_reg[12]__2_n_0 ;
  wire \buff2_reg[13]__1_n_0 ;
  wire \buff2_reg[14]__0_n_0 ;
  wire \buff2_reg[15]__0_n_0 ;
  wire \buff2_reg[16]__0_n_0 ;
  wire \buff2_reg[17]__0_n_0 ;
  wire \buff2_reg[1]__1_n_0 ;
  wire \buff2_reg[1]__2_n_0 ;
  wire \buff2_reg[2]__1_n_0 ;
  wire \buff2_reg[2]__2_n_0 ;
  wire \buff2_reg[3]__1_n_0 ;
  wire \buff2_reg[3]__2_n_0 ;
  wire \buff2_reg[4]__1_n_0 ;
  wire \buff2_reg[4]__2_n_0 ;
  wire \buff2_reg[5]__1_n_0 ;
  wire \buff2_reg[5]__2_n_0 ;
  wire \buff2_reg[6]__1_n_0 ;
  wire \buff2_reg[6]__2_n_0 ;
  wire \buff2_reg[7]__1_n_0 ;
  wire \buff2_reg[7]__2_n_0 ;
  wire \buff2_reg[8]__1_n_0 ;
  wire \buff2_reg[8]__2_n_0 ;
  wire \buff2_reg[9]__1_n_0 ;
  wire \buff2_reg[9]__2_n_0 ;
  wire \buff2_reg_n_0_[18] ;
  wire \buff2_reg_n_0_[19] ;
  wire \buff2_reg_n_0_[20] ;
  wire \buff2_reg_n_0_[21] ;
  wire \buff2_reg_n_0_[22] ;
  wire \buff2_reg_n_0_[23] ;
  wire \buff2_reg_n_0_[24] ;
  wire buff2_reg_n_100;
  wire buff2_reg_n_101;
  wire buff2_reg_n_102;
  wire buff2_reg_n_103;
  wire buff2_reg_n_104;
  wire buff2_reg_n_105;
  wire buff2_reg_n_106;
  wire buff2_reg_n_107;
  wire buff2_reg_n_108;
  wire buff2_reg_n_109;
  wire buff2_reg_n_110;
  wire buff2_reg_n_111;
  wire buff2_reg_n_112;
  wire buff2_reg_n_113;
  wire buff2_reg_n_114;
  wire buff2_reg_n_115;
  wire buff2_reg_n_116;
  wire buff2_reg_n_117;
  wire buff2_reg_n_118;
  wire buff2_reg_n_119;
  wire buff2_reg_n_120;
  wire buff2_reg_n_121;
  wire buff2_reg_n_122;
  wire buff2_reg_n_123;
  wire buff2_reg_n_124;
  wire buff2_reg_n_125;
  wire buff2_reg_n_126;
  wire buff2_reg_n_127;
  wire buff2_reg_n_128;
  wire buff2_reg_n_129;
  wire buff2_reg_n_130;
  wire buff2_reg_n_131;
  wire buff2_reg_n_132;
  wire buff2_reg_n_133;
  wire buff2_reg_n_134;
  wire buff2_reg_n_135;
  wire buff2_reg_n_136;
  wire buff2_reg_n_137;
  wire buff2_reg_n_138;
  wire buff2_reg_n_139;
  wire buff2_reg_n_140;
  wire buff2_reg_n_141;
  wire buff2_reg_n_142;
  wire buff2_reg_n_143;
  wire buff2_reg_n_144;
  wire buff2_reg_n_145;
  wire buff2_reg_n_146;
  wire buff2_reg_n_147;
  wire buff2_reg_n_148;
  wire buff2_reg_n_149;
  wire buff2_reg_n_150;
  wire buff2_reg_n_151;
  wire buff2_reg_n_152;
  wire buff2_reg_n_153;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire buff2_reg_n_92;
  wire buff2_reg_n_93;
  wire buff2_reg_n_94;
  wire buff2_reg_n_95;
  wire buff2_reg_n_96;
  wire buff2_reg_n_97;
  wire buff2_reg_n_98;
  wire buff2_reg_n_99;
  wire [24:0]buff3_reg;
  wire buff3_reg__0_n_106;
  wire buff3_reg__0_n_107;
  wire buff3_reg__0_n_108;
  wire buff3_reg__0_n_109;
  wire buff3_reg__0_n_110;
  wire buff3_reg__0_n_111;
  wire buff3_reg__0_n_112;
  wire buff3_reg__0_n_113;
  wire buff3_reg__0_n_114;
  wire buff3_reg__0_n_115;
  wire buff3_reg__0_n_116;
  wire buff3_reg__0_n_117;
  wire buff3_reg__0_n_118;
  wire buff3_reg__0_n_119;
  wire buff3_reg__0_n_120;
  wire buff3_reg__0_n_121;
  wire buff3_reg__0_n_122;
  wire buff3_reg__0_n_123;
  wire buff3_reg__0_n_124;
  wire buff3_reg__0_n_125;
  wire buff3_reg__0_n_126;
  wire buff3_reg__0_n_127;
  wire buff3_reg__0_n_128;
  wire buff3_reg__0_n_129;
  wire buff3_reg__0_n_130;
  wire buff3_reg__0_n_131;
  wire buff3_reg__0_n_132;
  wire buff3_reg__0_n_133;
  wire buff3_reg__0_n_134;
  wire buff3_reg__0_n_135;
  wire buff3_reg__0_n_136;
  wire buff3_reg__0_n_137;
  wire buff3_reg__0_n_138;
  wire buff3_reg__0_n_139;
  wire buff3_reg__0_n_140;
  wire buff3_reg__0_n_141;
  wire buff3_reg__0_n_142;
  wire buff3_reg__0_n_143;
  wire buff3_reg__0_n_144;
  wire buff3_reg__0_n_145;
  wire buff3_reg__0_n_146;
  wire buff3_reg__0_n_147;
  wire buff3_reg__0_n_148;
  wire buff3_reg__0_n_149;
  wire buff3_reg__0_n_150;
  wire buff3_reg__0_n_151;
  wire buff3_reg__0_n_152;
  wire buff3_reg__0_n_153;
  wire buff4_reg__0_n_100;
  wire buff4_reg__0_n_101;
  wire buff4_reg__0_n_102;
  wire buff4_reg__0_n_103;
  wire buff4_reg__0_n_104;
  wire buff4_reg__0_n_105;
  wire buff4_reg__0_n_106;
  wire buff4_reg__0_n_107;
  wire buff4_reg__0_n_108;
  wire buff4_reg__0_n_109;
  wire buff4_reg__0_n_110;
  wire buff4_reg__0_n_111;
  wire buff4_reg__0_n_112;
  wire buff4_reg__0_n_113;
  wire buff4_reg__0_n_114;
  wire buff4_reg__0_n_115;
  wire buff4_reg__0_n_116;
  wire buff4_reg__0_n_117;
  wire buff4_reg__0_n_118;
  wire buff4_reg__0_n_119;
  wire buff4_reg__0_n_120;
  wire buff4_reg__0_n_121;
  wire buff4_reg__0_n_122;
  wire buff4_reg__0_n_123;
  wire buff4_reg__0_n_124;
  wire buff4_reg__0_n_125;
  wire buff4_reg__0_n_126;
  wire buff4_reg__0_n_127;
  wire buff4_reg__0_n_128;
  wire buff4_reg__0_n_129;
  wire buff4_reg__0_n_130;
  wire buff4_reg__0_n_131;
  wire buff4_reg__0_n_132;
  wire buff4_reg__0_n_133;
  wire buff4_reg__0_n_134;
  wire buff4_reg__0_n_135;
  wire buff4_reg__0_n_136;
  wire buff4_reg__0_n_137;
  wire buff4_reg__0_n_138;
  wire buff4_reg__0_n_139;
  wire buff4_reg__0_n_140;
  wire buff4_reg__0_n_141;
  wire buff4_reg__0_n_142;
  wire buff4_reg__0_n_143;
  wire buff4_reg__0_n_144;
  wire buff4_reg__0_n_145;
  wire buff4_reg__0_n_146;
  wire buff4_reg__0_n_147;
  wire buff4_reg__0_n_148;
  wire buff4_reg__0_n_149;
  wire buff4_reg__0_n_150;
  wire buff4_reg__0_n_151;
  wire buff4_reg__0_n_152;
  wire buff4_reg__0_n_153;
  wire buff4_reg__0_n_58;
  wire buff4_reg__0_n_59;
  wire buff4_reg__0_n_60;
  wire buff4_reg__0_n_61;
  wire buff4_reg__0_n_62;
  wire buff4_reg__0_n_63;
  wire buff4_reg__0_n_64;
  wire buff4_reg__0_n_65;
  wire buff4_reg__0_n_66;
  wire buff4_reg__0_n_67;
  wire buff4_reg__0_n_68;
  wire buff4_reg__0_n_69;
  wire buff4_reg__0_n_70;
  wire buff4_reg__0_n_71;
  wire buff4_reg__0_n_72;
  wire buff4_reg__0_n_73;
  wire buff4_reg__0_n_74;
  wire buff4_reg__0_n_75;
  wire buff4_reg__0_n_76;
  wire buff4_reg__0_n_77;
  wire buff4_reg__0_n_78;
  wire buff4_reg__0_n_79;
  wire buff4_reg__0_n_80;
  wire buff4_reg__0_n_81;
  wire buff4_reg__0_n_82;
  wire buff4_reg__0_n_83;
  wire buff4_reg__0_n_84;
  wire buff4_reg__0_n_85;
  wire buff4_reg__0_n_86;
  wire buff4_reg__0_n_87;
  wire buff4_reg__0_n_88;
  wire buff4_reg__0_n_89;
  wire buff4_reg__0_n_90;
  wire buff4_reg__0_n_91;
  wire buff4_reg__0_n_92;
  wire buff4_reg__0_n_93;
  wire buff4_reg__0_n_94;
  wire buff4_reg__0_n_95;
  wire buff4_reg__0_n_96;
  wire buff4_reg__0_n_97;
  wire buff4_reg__0_n_98;
  wire buff4_reg__0_n_99;
  wire buff5_reg__1_n_106;
  wire buff5_reg__1_n_107;
  wire buff5_reg__1_n_108;
  wire buff5_reg__1_n_109;
  wire buff5_reg__1_n_110;
  wire buff5_reg__1_n_111;
  wire buff5_reg__1_n_112;
  wire buff5_reg__1_n_113;
  wire buff5_reg__1_n_114;
  wire buff5_reg__1_n_115;
  wire buff5_reg__1_n_116;
  wire buff5_reg__1_n_117;
  wire buff5_reg__1_n_118;
  wire buff5_reg__1_n_119;
  wire buff5_reg__1_n_120;
  wire buff5_reg__1_n_121;
  wire buff5_reg__1_n_122;
  wire buff5_reg__1_n_123;
  wire buff5_reg__1_n_124;
  wire buff5_reg__1_n_125;
  wire buff5_reg__1_n_126;
  wire buff5_reg__1_n_127;
  wire buff5_reg__1_n_128;
  wire buff5_reg__1_n_129;
  wire buff5_reg__1_n_130;
  wire buff5_reg__1_n_131;
  wire buff5_reg__1_n_132;
  wire buff5_reg__1_n_133;
  wire buff5_reg__1_n_134;
  wire buff5_reg__1_n_135;
  wire buff5_reg__1_n_136;
  wire buff5_reg__1_n_137;
  wire buff5_reg__1_n_138;
  wire buff5_reg__1_n_139;
  wire buff5_reg__1_n_140;
  wire buff5_reg__1_n_141;
  wire buff5_reg__1_n_142;
  wire buff5_reg__1_n_143;
  wire buff5_reg__1_n_144;
  wire buff5_reg__1_n_145;
  wire buff5_reg__1_n_146;
  wire buff5_reg__1_n_147;
  wire buff5_reg__1_n_148;
  wire buff5_reg__1_n_149;
  wire buff5_reg__1_n_150;
  wire buff5_reg__1_n_151;
  wire buff5_reg__1_n_152;
  wire buff5_reg__1_n_153;
  wire buff6_reg__1_n_10;
  wire buff6_reg__1_n_100;
  wire buff6_reg__1_n_101;
  wire buff6_reg__1_n_102;
  wire buff6_reg__1_n_103;
  wire buff6_reg__1_n_104;
  wire buff6_reg__1_n_105;
  wire buff6_reg__1_n_106;
  wire buff6_reg__1_n_107;
  wire buff6_reg__1_n_108;
  wire buff6_reg__1_n_109;
  wire buff6_reg__1_n_11;
  wire buff6_reg__1_n_110;
  wire buff6_reg__1_n_111;
  wire buff6_reg__1_n_112;
  wire buff6_reg__1_n_113;
  wire buff6_reg__1_n_114;
  wire buff6_reg__1_n_115;
  wire buff6_reg__1_n_116;
  wire buff6_reg__1_n_117;
  wire buff6_reg__1_n_118;
  wire buff6_reg__1_n_119;
  wire buff6_reg__1_n_12;
  wire buff6_reg__1_n_120;
  wire buff6_reg__1_n_121;
  wire buff6_reg__1_n_122;
  wire buff6_reg__1_n_123;
  wire buff6_reg__1_n_124;
  wire buff6_reg__1_n_125;
  wire buff6_reg__1_n_126;
  wire buff6_reg__1_n_127;
  wire buff6_reg__1_n_128;
  wire buff6_reg__1_n_129;
  wire buff6_reg__1_n_13;
  wire buff6_reg__1_n_130;
  wire buff6_reg__1_n_131;
  wire buff6_reg__1_n_132;
  wire buff6_reg__1_n_133;
  wire buff6_reg__1_n_134;
  wire buff6_reg__1_n_135;
  wire buff6_reg__1_n_136;
  wire buff6_reg__1_n_137;
  wire buff6_reg__1_n_138;
  wire buff6_reg__1_n_139;
  wire buff6_reg__1_n_14;
  wire buff6_reg__1_n_140;
  wire buff6_reg__1_n_141;
  wire buff6_reg__1_n_142;
  wire buff6_reg__1_n_143;
  wire buff6_reg__1_n_144;
  wire buff6_reg__1_n_145;
  wire buff6_reg__1_n_146;
  wire buff6_reg__1_n_147;
  wire buff6_reg__1_n_148;
  wire buff6_reg__1_n_149;
  wire buff6_reg__1_n_15;
  wire buff6_reg__1_n_150;
  wire buff6_reg__1_n_151;
  wire buff6_reg__1_n_152;
  wire buff6_reg__1_n_153;
  wire buff6_reg__1_n_16;
  wire buff6_reg__1_n_17;
  wire buff6_reg__1_n_18;
  wire buff6_reg__1_n_19;
  wire buff6_reg__1_n_20;
  wire buff6_reg__1_n_21;
  wire buff6_reg__1_n_22;
  wire buff6_reg__1_n_23;
  wire buff6_reg__1_n_58;
  wire buff6_reg__1_n_59;
  wire buff6_reg__1_n_6;
  wire buff6_reg__1_n_60;
  wire buff6_reg__1_n_61;
  wire buff6_reg__1_n_62;
  wire buff6_reg__1_n_63;
  wire buff6_reg__1_n_64;
  wire buff6_reg__1_n_65;
  wire buff6_reg__1_n_66;
  wire buff6_reg__1_n_67;
  wire buff6_reg__1_n_68;
  wire buff6_reg__1_n_69;
  wire buff6_reg__1_n_7;
  wire buff6_reg__1_n_70;
  wire buff6_reg__1_n_71;
  wire buff6_reg__1_n_72;
  wire buff6_reg__1_n_73;
  wire buff6_reg__1_n_74;
  wire buff6_reg__1_n_75;
  wire buff6_reg__1_n_76;
  wire buff6_reg__1_n_77;
  wire buff6_reg__1_n_78;
  wire buff6_reg__1_n_79;
  wire buff6_reg__1_n_8;
  wire buff6_reg__1_n_80;
  wire buff6_reg__1_n_81;
  wire buff6_reg__1_n_82;
  wire buff6_reg__1_n_83;
  wire buff6_reg__1_n_84;
  wire buff6_reg__1_n_85;
  wire buff6_reg__1_n_86;
  wire buff6_reg__1_n_87;
  wire buff6_reg__1_n_88;
  wire buff6_reg__1_n_89;
  wire buff6_reg__1_n_9;
  wire buff6_reg__1_n_90;
  wire buff6_reg__1_n_91;
  wire buff6_reg__1_n_92;
  wire buff6_reg__1_n_93;
  wire buff6_reg__1_n_94;
  wire buff6_reg__1_n_95;
  wire buff6_reg__1_n_96;
  wire buff6_reg__1_n_97;
  wire buff6_reg__1_n_98;
  wire buff6_reg__1_n_99;
  wire [87:51]buff7_reg;
  wire buff7_reg__2_n_58;
  wire buff7_reg__2_n_59;
  wire buff7_reg__2_n_60;
  wire buff7_reg__2_n_61;
  wire buff7_reg__2_n_62;
  wire buff7_reg__2_n_63;
  wire buff7_reg__2_n_64;
  wire buff7_reg__2_n_65;
  wire buff7_reg__2_n_66;
  wire buff7_reg__2_n_67;
  wire buff7_reg__2_n_68;
  wire \buff8_reg_n_0_[51] ;
  wire \buff8_reg_n_0_[52] ;
  wire \buff8_reg_n_0_[53] ;
  wire \buff8_reg_n_0_[54] ;
  wire \buff8_reg_n_0_[55] ;
  wire \buff8_reg_n_0_[56] ;
  wire \buff8_reg_n_0_[57] ;
  wire \buff8_reg_n_0_[58] ;
  wire \buff8_reg_n_0_[59] ;
  wire \buff8_reg_n_0_[60] ;
  wire \buff8_reg_n_0_[61] ;
  wire \buff8_reg_n_0_[62] ;
  wire \buff8_reg_n_0_[63] ;
  wire \buff8_reg_n_0_[64] ;
  wire \buff8_reg_n_0_[65] ;
  wire \buff8_reg_n_0_[66] ;
  wire \buff8_reg_n_0_[67] ;
  wire \buff8_reg_n_0_[68] ;
  wire \buff8_reg_n_0_[69] ;
  wire \buff8_reg_n_0_[70] ;
  wire \buff8_reg_n_0_[71] ;
  wire \buff8_reg_n_0_[72] ;
  wire \buff8_reg_n_0_[73] ;
  wire \buff8_reg_n_0_[74] ;
  wire \buff8_reg_n_0_[75] ;
  wire \buff8_reg_n_0_[76] ;
  wire \buff8_reg_n_0_[77] ;
  wire \buff8_reg_n_0_[78] ;
  wire \buff8_reg_n_0_[79] ;
  wire \buff8_reg_n_0_[80] ;
  wire \buff8_reg_n_0_[81] ;
  wire \buff8_reg_n_0_[82] ;
  wire \buff8_reg_n_0_[83] ;
  wire \buff8_reg_n_0_[84] ;
  wire \buff8_reg_n_0_[85] ;
  wire \buff8_reg_n_0_[86] ;
  wire \buff8_reg_n_0_[87] ;
  wire grp_fu_308_ce;
  (* RTL_KEEP = "true" *) wire [28:0]in0;
  (* RTL_KEEP = "true" *) wire n_0_0;
  (* RTL_KEEP = "true" *) wire n_0_1;
  (* RTL_KEEP = "true" *) wire n_0_10;
  (* RTL_KEEP = "true" *) wire n_0_11;
  (* RTL_KEEP = "true" *) wire n_0_12;
  (* RTL_KEEP = "true" *) wire n_0_13;
  (* RTL_KEEP = "true" *) wire n_0_14;
  (* RTL_KEEP = "true" *) wire n_0_15;
  (* RTL_KEEP = "true" *) wire n_0_16;
  (* RTL_KEEP = "true" *) wire n_0_17;
  (* RTL_KEEP = "true" *) wire n_0_18;
  (* RTL_KEEP = "true" *) wire n_0_19;
  (* RTL_KEEP = "true" *) wire n_0_2;
  (* RTL_KEEP = "true" *) wire n_0_20;
  (* RTL_KEEP = "true" *) wire n_0_21;
  (* RTL_KEEP = "true" *) wire n_0_22;
  (* RTL_KEEP = "true" *) wire n_0_23;
  (* RTL_KEEP = "true" *) wire n_0_24;
  (* RTL_KEEP = "true" *) wire n_0_25;
  (* RTL_KEEP = "true" *) wire n_0_26;
  (* RTL_KEEP = "true" *) wire n_0_27;
  (* RTL_KEEP = "true" *) wire n_0_28;
  (* RTL_KEEP = "true" *) wire n_0_29;
  (* RTL_KEEP = "true" *) wire n_0_3;
  (* RTL_KEEP = "true" *) wire n_0_30;
  (* RTL_KEEP = "true" *) wire n_0_31;
  (* RTL_KEEP = "true" *) wire n_0_32;
  (* RTL_KEEP = "true" *) wire n_0_33;
  (* RTL_KEEP = "true" *) wire n_0_34;
  (* RTL_KEEP = "true" *) wire n_0_35;
  (* RTL_KEEP = "true" *) wire n_0_36;
  (* RTL_KEEP = "true" *) wire n_0_37;
  (* RTL_KEEP = "true" *) wire n_0_38;
  (* RTL_KEEP = "true" *) wire n_0_39;
  (* RTL_KEEP = "true" *) wire n_0_4;
  (* RTL_KEEP = "true" *) wire n_0_40;
  (* RTL_KEEP = "true" *) wire n_0_41;
  (* RTL_KEEP = "true" *) wire n_0_42;
  (* RTL_KEEP = "true" *) wire n_0_43;
  (* RTL_KEEP = "true" *) wire n_0_44;
  (* RTL_KEEP = "true" *) wire n_0_45;
  (* RTL_KEEP = "true" *) wire n_0_46;
  (* RTL_KEEP = "true" *) wire n_0_47;
  (* RTL_KEEP = "true" *) wire n_0_48;
  (* RTL_KEEP = "true" *) wire n_0_49;
  (* RTL_KEEP = "true" *) wire n_0_5;
  (* RTL_KEEP = "true" *) wire n_0_50;
  (* RTL_KEEP = "true" *) wire n_0_51;
  (* RTL_KEEP = "true" *) wire n_0_52;
  (* RTL_KEEP = "true" *) wire n_0_53;
  (* RTL_KEEP = "true" *) wire n_0_54;
  (* RTL_KEEP = "true" *) wire n_0_55;
  (* RTL_KEEP = "true" *) wire n_0_56;
  (* RTL_KEEP = "true" *) wire n_0_57;
  (* RTL_KEEP = "true" *) wire n_0_58;
  (* RTL_KEEP = "true" *) wire n_0_59;
  (* RTL_KEEP = "true" *) wire n_0_6;
  (* RTL_KEEP = "true" *) wire n_0_7;
  (* RTL_KEEP = "true" *) wire n_0_8;
  (* RTL_KEEP = "true" *) wire n_0_9;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff3_reg__0_P_UNCONNECTED;
  wire NLW_buff4_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff5_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff5_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff5_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff5_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff5_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff5_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff5_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff5_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff5_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff5_reg__1_P_UNCONNECTED;
  wire NLW_buff6_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff6_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff6_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff6_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff6_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff6_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff6_reg__1_ACOUT_UNCONNECTED;
  wire [3:0]NLW_buff6_reg__1_CARRYOUT_UNCONNECTED;
  wire NLW_buff7_reg__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff7_reg__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff7_reg__2_OVERFLOW_UNCONNECTED;
  wire NLW_buff7_reg__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff7_reg__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff7_reg__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff7_reg__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff7_reg__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff7_reg__2_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff7_reg__2_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_59),
        .Q(\a_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_reg0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_49),
        .Q(\a_reg0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \a_reg0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_48),
        .Q(\a_reg0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \a_reg0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_47),
        .Q(\a_reg0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \a_reg0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_46),
        .Q(\a_reg0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \a_reg0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_45),
        .Q(\a_reg0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \a_reg0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_44),
        .Q(\a_reg0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \a_reg0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_43),
        .Q(\a_reg0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_42),
        .Q(\a_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_41),
        .Q(\a_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_40),
        .Q(\a_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_58),
        .Q(\a_reg0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_39),
        .Q(\a_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_38),
        .Q(\a_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_37),
        .Q(\a_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_36),
        .Q(\a_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_35),
        .Q(\a_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_34),
        .Q(\a_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_33),
        .Q(\a_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_32),
        .Q(\a_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_31),
        .Q(\a_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_30),
        .Q(\a_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \a_reg0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_57),
        .Q(\a_reg0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_29),
        .Q(\a_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_28),
        .Q(\a_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \a_reg0_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_27),
        .Q(\a_reg0_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \a_reg0_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_26),
        .Q(\a_reg0_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \a_reg0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_56),
        .Q(\a_reg0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_reg0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_55),
        .Q(\a_reg0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_reg0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_54),
        .Q(\a_reg0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_reg0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_53),
        .Q(\a_reg0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_reg0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_52),
        .Q(\a_reg0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \a_reg0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_51),
        .Q(\a_reg0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \a_reg0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_50),
        .Q(\a_reg0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_12),
        .Q(\b_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_2),
        .Q(\b_reg0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_1),
        .Q(\b_reg0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_0),
        .Q(\b_reg0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[0]),
        .Q(\b_reg0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[1]),
        .Q(\b_reg0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[2]),
        .Q(\b_reg0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[3]),
        .Q(\b_reg0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[4]),
        .Q(\b_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[5]),
        .Q(\b_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[6]),
        .Q(\b_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_11),
        .Q(\b_reg0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[7]),
        .Q(\b_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[8]),
        .Q(\b_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[9]),
        .Q(\b_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[10]),
        .Q(\b_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[11]),
        .Q(\b_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[12]),
        .Q(\b_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[13]),
        .Q(\b_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[14]),
        .Q(\b_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[15]),
        .Q(\b_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \b_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[16]),
        .Q(\b_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_10),
        .Q(\b_reg0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_reg0_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[17]),
        .Q(\b_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \b_reg0_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[18]),
        .Q(\b_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \b_reg0_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[19]),
        .Q(\b_reg0_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \b_reg0_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[20]),
        .Q(\b_reg0_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \b_reg0_reg[34] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[21]),
        .Q(\b_reg0_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \b_reg0_reg[35] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[22]),
        .Q(\b_reg0_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \b_reg0_reg[36] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[23]),
        .Q(\b_reg0_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \b_reg0_reg[37] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[24]),
        .Q(\b_reg0_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \b_reg0_reg[38] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[25]),
        .Q(\b_reg0_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \b_reg0_reg[39] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[26]),
        .Q(\b_reg0_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_9),
        .Q(\b_reg0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_reg0_reg[40] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[27]),
        .Q(\b_reg0_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \b_reg0_reg[41] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[28]),
        .Q(\b_reg0_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_8),
        .Q(\b_reg0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_7),
        .Q(\b_reg0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_6),
        .Q(\b_reg0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_5),
        .Q(\b_reg0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_4),
        .Q(\b_reg0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_3),
        .Q(\b_reg0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[17] ),
        .Q(\buff0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[0] ),
        .Q(buff0_reg__2[0]),
        .R(1'b0));
  FDRE \buff0_reg[0]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[17] ),
        .Q(\buff0_reg[0]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[27] ),
        .Q(\buff0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[10] ),
        .Q(buff0_reg__2[10]),
        .R(1'b0));
  FDRE \buff0_reg[10]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[27] ),
        .Q(\buff0_reg[10]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[28] ),
        .Q(\buff0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[11] ),
        .Q(buff0_reg__2[11]),
        .R(1'b0));
  FDRE \buff0_reg[11]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[28] ),
        .Q(\buff0_reg[11]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[29] ),
        .Q(\buff0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[12] ),
        .Q(buff0_reg__2[12]),
        .R(1'b0));
  FDRE \buff0_reg[12]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[29] ),
        .Q(\buff0_reg[12]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[30] ),
        .Q(\buff0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[13] ),
        .Q(buff0_reg__2[13]),
        .R(1'b0));
  FDRE \buff0_reg[13]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[30] ),
        .Q(\buff0_reg[13]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[31] ),
        .Q(\buff0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[14] ),
        .Q(buff0_reg__2[14]),
        .R(1'b0));
  FDRE \buff0_reg[14]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[31] ),
        .Q(\buff0_reg[14]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[32] ),
        .Q(\buff0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[15] ),
        .Q(buff0_reg__2[15]),
        .R(1'b0));
  FDRE \buff0_reg[15]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[32] ),
        .Q(\buff0_reg[15]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[33] ),
        .Q(\buff0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[16] ),
        .Q(buff0_reg__2[16]),
        .R(1'b0));
  FDRE \buff0_reg[16]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[33] ),
        .Q(\buff0_reg[16]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[17]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[34] ),
        .Q(\buff0_reg[17]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[35] ),
        .Q(\buff0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \buff0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[36] ),
        .Q(\buff0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[18] ),
        .Q(\buff0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[1] ),
        .Q(buff0_reg__2[1]),
        .R(1'b0));
  FDRE \buff0_reg[1]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[18] ),
        .Q(\buff0_reg[1]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[37] ),
        .Q(\buff0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \buff0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[38] ),
        .Q(\buff0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \buff0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[39] ),
        .Q(\buff0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \buff0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[40] ),
        .Q(\buff0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \buff0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[41] ),
        .Q(\buff0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[19] ),
        .Q(\buff0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[2] ),
        .Q(buff0_reg__2[2]),
        .R(1'b0));
  FDRE \buff0_reg[2]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[19] ),
        .Q(\buff0_reg[2]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[20] ),
        .Q(\buff0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[3] ),
        .Q(buff0_reg__2[3]),
        .R(1'b0));
  FDRE \buff0_reg[3]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[20] ),
        .Q(\buff0_reg[3]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[21] ),
        .Q(\buff0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[4] ),
        .Q(buff0_reg__2[4]),
        .R(1'b0));
  FDRE \buff0_reg[4]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[21] ),
        .Q(\buff0_reg[4]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[22] ),
        .Q(\buff0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[5] ),
        .Q(buff0_reg__2[5]),
        .R(1'b0));
  FDRE \buff0_reg[5]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[22] ),
        .Q(\buff0_reg[5]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[23] ),
        .Q(\buff0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[6] ),
        .Q(buff0_reg__2[6]),
        .R(1'b0));
  FDRE \buff0_reg[6]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[23] ),
        .Q(\buff0_reg[6]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[24] ),
        .Q(\buff0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[7] ),
        .Q(buff0_reg__2[7]),
        .R(1'b0));
  FDRE \buff0_reg[7]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[24] ),
        .Q(\buff0_reg[7]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[25] ),
        .Q(\buff0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[8] ),
        .Q(buff0_reg__2[8]),
        .R(1'b0));
  FDRE \buff0_reg[8]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[25] ),
        .Q(\buff0_reg[8]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[26] ),
        .Q(\buff0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[9] ),
        .Q(buff0_reg__2[9]),
        .R(1'b0));
  FDRE \buff0_reg[9]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[26] ),
        .Q(\buff0_reg[9]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[0]__1_n_0 ),
        .Q(buff1_reg__1[0]),
        .R(1'b0));
  FDRE \buff1_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[0] ),
        .Q(\buff1_reg[0]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[0]__1_srl3 " *) 
  SRL16E \buff1_reg[0]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_25),
        .Q(\buff1_reg[0]__1_srl3_n_0 ));
  FDRE \buff1_reg[0]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[0]),
        .Q(\buff1_reg[0]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[10]__1_n_0 ),
        .Q(buff1_reg__1[10]),
        .R(1'b0));
  FDRE \buff1_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[10] ),
        .Q(\buff1_reg[10]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[10]__1_srl3 " *) 
  SRL16E \buff1_reg[10]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_15),
        .Q(\buff1_reg[10]__1_srl3_n_0 ));
  FDRE \buff1_reg[10]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[10]),
        .Q(\buff1_reg[10]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[11]__1_n_0 ),
        .Q(buff1_reg__1[11]),
        .R(1'b0));
  FDRE \buff1_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[11] ),
        .Q(\buff1_reg[11]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[11]__1_srl3 " *) 
  SRL16E \buff1_reg[11]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_14),
        .Q(\buff1_reg[11]__1_srl3_n_0 ));
  FDRE \buff1_reg[11]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[11]),
        .Q(\buff1_reg[11]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[12]__1_n_0 ),
        .Q(buff1_reg__1[12]),
        .R(1'b0));
  FDRE \buff1_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[12] ),
        .Q(\buff1_reg[12]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[12]__1_srl3 " *) 
  SRL16E \buff1_reg[12]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_13),
        .Q(\buff1_reg[12]__1_srl3_n_0 ));
  FDRE \buff1_reg[12]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[12]),
        .Q(\buff1_reg[12]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[13]__1_n_0 ),
        .Q(buff1_reg__1[13]),
        .R(1'b0));
  FDRE \buff1_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[13] ),
        .Q(\buff1_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[13]),
        .Q(\buff1_reg[13]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[14]__1_n_0 ),
        .Q(buff1_reg__1[14]),
        .R(1'b0));
  FDRE \buff1_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[14] ),
        .Q(\buff1_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[14]),
        .Q(\buff1_reg[14]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[15]__1_n_0 ),
        .Q(buff1_reg__1[15]),
        .R(1'b0));
  FDRE \buff1_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[15] ),
        .Q(\buff1_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[15]),
        .Q(\buff1_reg[15]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[16]__1_n_0 ),
        .Q(buff1_reg__1[16]),
        .R(1'b0));
  FDRE \buff1_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[16] ),
        .Q(\buff1_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[16]),
        .Q(\buff1_reg[16]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[17]__1_n_0 ),
        .Q(buff1_reg__1[17]),
        .R(1'b0));
  FDRE \buff1_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[18] ),
        .Q(buff1_reg__1[18]),
        .R(1'b0));
  FDRE \buff1_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[19] ),
        .Q(buff1_reg__1[19]),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[1]__1_n_0 ),
        .Q(buff1_reg__1[1]),
        .R(1'b0));
  FDRE \buff1_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[1] ),
        .Q(\buff1_reg[1]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[1]__1_srl3 " *) 
  SRL16E \buff1_reg[1]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_24),
        .Q(\buff1_reg[1]__1_srl3_n_0 ));
  FDRE \buff1_reg[1]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[1]),
        .Q(\buff1_reg[1]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[20] ),
        .Q(buff1_reg__1[20]),
        .R(1'b0));
  FDRE \buff1_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[21] ),
        .Q(buff1_reg__1[21]),
        .R(1'b0));
  FDRE \buff1_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[22] ),
        .Q(buff1_reg__1[22]),
        .R(1'b0));
  FDRE \buff1_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[23] ),
        .Q(buff1_reg__1[23]),
        .R(1'b0));
  FDRE \buff1_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[24] ),
        .Q(buff1_reg__1[24]),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[2]__1_n_0 ),
        .Q(buff1_reg__1[2]),
        .R(1'b0));
  FDRE \buff1_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[2] ),
        .Q(\buff1_reg[2]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[2]__1_srl3 " *) 
  SRL16E \buff1_reg[2]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_23),
        .Q(\buff1_reg[2]__1_srl3_n_0 ));
  FDRE \buff1_reg[2]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[2]),
        .Q(\buff1_reg[2]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[3]__1_n_0 ),
        .Q(buff1_reg__1[3]),
        .R(1'b0));
  FDRE \buff1_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[3] ),
        .Q(\buff1_reg[3]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[3]__1_srl3 " *) 
  SRL16E \buff1_reg[3]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_22),
        .Q(\buff1_reg[3]__1_srl3_n_0 ));
  FDRE \buff1_reg[3]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[3]),
        .Q(\buff1_reg[3]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[4]__1_n_0 ),
        .Q(buff1_reg__1[4]),
        .R(1'b0));
  FDRE \buff1_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[4] ),
        .Q(\buff1_reg[4]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[4]__1_srl3 " *) 
  SRL16E \buff1_reg[4]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_21),
        .Q(\buff1_reg[4]__1_srl3_n_0 ));
  FDRE \buff1_reg[4]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[4]),
        .Q(\buff1_reg[4]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[5]__1_n_0 ),
        .Q(buff1_reg__1[5]),
        .R(1'b0));
  FDRE \buff1_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[5] ),
        .Q(\buff1_reg[5]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[5]__1_srl3 " *) 
  SRL16E \buff1_reg[5]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_20),
        .Q(\buff1_reg[5]__1_srl3_n_0 ));
  FDRE \buff1_reg[5]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[5]),
        .Q(\buff1_reg[5]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[6]__1_n_0 ),
        .Q(buff1_reg__1[6]),
        .R(1'b0));
  FDRE \buff1_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[6] ),
        .Q(\buff1_reg[6]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[6]__1_srl3 " *) 
  SRL16E \buff1_reg[6]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_19),
        .Q(\buff1_reg[6]__1_srl3_n_0 ));
  FDRE \buff1_reg[6]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[6]),
        .Q(\buff1_reg[6]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[7]__1_n_0 ),
        .Q(buff1_reg__1[7]),
        .R(1'b0));
  FDRE \buff1_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[7] ),
        .Q(\buff1_reg[7]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[7]__1_srl3 " *) 
  SRL16E \buff1_reg[7]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_18),
        .Q(\buff1_reg[7]__1_srl3_n_0 ));
  FDRE \buff1_reg[7]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[7]),
        .Q(\buff1_reg[7]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[8]__1_n_0 ),
        .Q(buff1_reg__1[8]),
        .R(1'b0));
  FDRE \buff1_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[8] ),
        .Q(\buff1_reg[8]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[8]__1_srl3 " *) 
  SRL16E \buff1_reg[8]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_17),
        .Q(\buff1_reg[8]__1_srl3_n_0 ));
  FDRE \buff1_reg[8]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[8]),
        .Q(\buff1_reg[8]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[9]__1_n_0 ),
        .Q(buff1_reg__1[9]),
        .R(1'b0));
  FDRE \buff1_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[9] ),
        .Q(\buff1_reg[9]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[9]__1_srl3 " *) 
  SRL16E \buff1_reg[9]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_16),
        .Q(\buff1_reg[9]__1_srl3_n_0 ));
  FDRE \buff1_reg[9]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[9]),
        .Q(\buff1_reg[9]__2_n_0 ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_43,n_0_44,n_0_45,n_0_46,n_0_47,n_0_48,n_0_49,n_0_50,n_0_51,n_0_52,n_0_53,n_0_54,n_0_55,n_0_56,n_0_57,n_0_58,n_0_59}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[3:0],n_0_0,n_0_1,n_0_2,n_0_3,n_0_4,n_0_5,n_0_6,n_0_7,n_0_8,n_0_9,n_0_10,n_0_11,n_0_12}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,buff2_reg_n_92,buff2_reg_n_93,buff2_reg_n_94,buff2_reg_n_95,buff2_reg_n_96,buff2_reg_n_97,buff2_reg_n_98,buff2_reg_n_99,buff2_reg_n_100,buff2_reg_n_101,buff2_reg_n_102,buff2_reg_n_103,buff2_reg_n_104,buff2_reg_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff2_reg_n_106,buff2_reg_n_107,buff2_reg_n_108,buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[0]__2_n_0 ),
        .Q(\^buff2_reg [0]),
        .R(1'b0));
  FDRE \buff2_reg[0]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[0]),
        .Q(\buff2_reg[0]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[0]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[0]__1_srl3_n_0 ),
        .Q(\buff2_reg[0]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[10]__2_n_0 ),
        .Q(\^buff2_reg [10]),
        .R(1'b0));
  FDRE \buff2_reg[10]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[10]),
        .Q(\buff2_reg[10]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[10]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[10]__1_srl3_n_0 ),
        .Q(\buff2_reg[10]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[11]__2_n_0 ),
        .Q(\^buff2_reg [11]),
        .R(1'b0));
  FDRE \buff2_reg[11]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[11]),
        .Q(\buff2_reg[11]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[11]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[11]__1_srl3_n_0 ),
        .Q(\buff2_reg[11]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[12]__2_n_0 ),
        .Q(\^buff2_reg [12]),
        .R(1'b0));
  FDRE \buff2_reg[12]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[12]),
        .Q(\buff2_reg[12]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[12]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[12]__1_srl3_n_0 ),
        .Q(\buff2_reg[12]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[13]__2_n_0 ),
        .Q(\^buff2_reg [13]),
        .R(1'b0));
  FDRE \buff2_reg[13]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[13]),
        .Q(\buff2_reg[13]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[14]__1_n_0 ),
        .Q(\^buff2_reg [14]),
        .R(1'b0));
  FDRE \buff2_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[14]),
        .Q(\buff2_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[15]__1_n_0 ),
        .Q(\^buff2_reg [15]),
        .R(1'b0));
  FDRE \buff2_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[15]),
        .Q(\buff2_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[16]__1_n_0 ),
        .Q(\^buff2_reg [16]),
        .R(1'b0));
  FDRE \buff2_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[16]),
        .Q(\buff2_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[17]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[17]),
        .Q(\buff2_reg[17]__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[18]),
        .Q(\buff2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \buff2_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[19]),
        .Q(\buff2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \buff2_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[1]__2_n_0 ),
        .Q(\^buff2_reg [1]),
        .R(1'b0));
  FDRE \buff2_reg[1]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[1]),
        .Q(\buff2_reg[1]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[1]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[1]__1_srl3_n_0 ),
        .Q(\buff2_reg[1]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[20]),
        .Q(\buff2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \buff2_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[21]),
        .Q(\buff2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \buff2_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[22]),
        .Q(\buff2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \buff2_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[23]),
        .Q(\buff2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \buff2_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[24]),
        .Q(\buff2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \buff2_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[2]__2_n_0 ),
        .Q(\^buff2_reg [2]),
        .R(1'b0));
  FDRE \buff2_reg[2]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[2]),
        .Q(\buff2_reg[2]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[2]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[2]__1_srl3_n_0 ),
        .Q(\buff2_reg[2]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[3]__2_n_0 ),
        .Q(\^buff2_reg [3]),
        .R(1'b0));
  FDRE \buff2_reg[3]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[3]),
        .Q(\buff2_reg[3]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[3]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[3]__1_srl3_n_0 ),
        .Q(\buff2_reg[3]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[4]__2_n_0 ),
        .Q(\^buff2_reg [4]),
        .R(1'b0));
  FDRE \buff2_reg[4]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[4]),
        .Q(\buff2_reg[4]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[4]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[4]__1_srl3_n_0 ),
        .Q(\buff2_reg[4]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[5]__2_n_0 ),
        .Q(\^buff2_reg [5]),
        .R(1'b0));
  FDRE \buff2_reg[5]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[5]),
        .Q(\buff2_reg[5]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[5]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[5]__1_srl3_n_0 ),
        .Q(\buff2_reg[5]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[6]__2_n_0 ),
        .Q(\^buff2_reg [6]),
        .R(1'b0));
  FDRE \buff2_reg[6]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[6]),
        .Q(\buff2_reg[6]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[6]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[6]__1_srl3_n_0 ),
        .Q(\buff2_reg[6]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[7]__2_n_0 ),
        .Q(\^buff2_reg [7]),
        .R(1'b0));
  FDRE \buff2_reg[7]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[7]),
        .Q(\buff2_reg[7]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[7]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[7]__1_srl3_n_0 ),
        .Q(\buff2_reg[7]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[8]__2_n_0 ),
        .Q(\^buff2_reg [8]),
        .R(1'b0));
  FDRE \buff2_reg[8]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[8]),
        .Q(\buff2_reg[8]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[8]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[8]__1_srl3_n_0 ),
        .Q(\buff2_reg[8]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[9]__2_n_0 ),
        .Q(\^buff2_reg [9]),
        .R(1'b0));
  FDRE \buff2_reg[9]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[9]),
        .Q(\buff2_reg[9]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[9]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[9]__1_srl3_n_0 ),
        .Q(\buff2_reg[9]__2_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[0]__1_n_0 ),
        .Q(buff3_reg[0]),
        .R(1'b0));
  FDRE \buff3_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[10]__1_n_0 ),
        .Q(buff3_reg[10]),
        .R(1'b0));
  FDRE \buff3_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[11]__1_n_0 ),
        .Q(buff3_reg[11]),
        .R(1'b0));
  FDRE \buff3_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[12]__1_n_0 ),
        .Q(buff3_reg[12]),
        .R(1'b0));
  FDRE \buff3_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[13]__1_n_0 ),
        .Q(buff3_reg[13]),
        .R(1'b0));
  FDRE \buff3_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[14]__0_n_0 ),
        .Q(buff3_reg[14]),
        .R(1'b0));
  FDRE \buff3_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[15]__0_n_0 ),
        .Q(buff3_reg[15]),
        .R(1'b0));
  FDRE \buff3_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[16]__0_n_0 ),
        .Q(buff3_reg[16]),
        .R(1'b0));
  FDRE \buff3_reg[17]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[17]__0_n_0 ),
        .Q(buff3_reg[17]),
        .R(1'b0));
  FDRE \buff3_reg[18]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[18] ),
        .Q(buff3_reg[18]),
        .R(1'b0));
  FDRE \buff3_reg[19]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[19] ),
        .Q(buff3_reg[19]),
        .R(1'b0));
  FDRE \buff3_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[1]__1_n_0 ),
        .Q(buff3_reg[1]),
        .R(1'b0));
  FDRE \buff3_reg[20]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[20] ),
        .Q(buff3_reg[20]),
        .R(1'b0));
  FDRE \buff3_reg[21]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[21] ),
        .Q(buff3_reg[21]),
        .R(1'b0));
  FDRE \buff3_reg[22]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[22] ),
        .Q(buff3_reg[22]),
        .R(1'b0));
  FDRE \buff3_reg[23]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[23] ),
        .Q(buff3_reg[23]),
        .R(1'b0));
  FDRE \buff3_reg[24]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[24] ),
        .Q(buff3_reg[24]),
        .R(1'b0));
  FDRE \buff3_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[2]__1_n_0 ),
        .Q(buff3_reg[2]),
        .R(1'b0));
  FDRE \buff3_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[3]__1_n_0 ),
        .Q(buff3_reg[3]),
        .R(1'b0));
  FDRE \buff3_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[4]__1_n_0 ),
        .Q(buff3_reg[4]),
        .R(1'b0));
  FDRE \buff3_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[5]__1_n_0 ),
        .Q(buff3_reg[5]),
        .R(1'b0));
  FDRE \buff3_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[6]__1_n_0 ),
        .Q(buff3_reg[6]),
        .R(1'b0));
  FDRE \buff3_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[7]__1_n_0 ),
        .Q(buff3_reg[7]),
        .R(1'b0));
  FDRE \buff3_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[8]__1_n_0 ),
        .Q(buff3_reg[8]),
        .R(1'b0));
  FDRE \buff3_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[9]__1_n_0 ),
        .Q(buff3_reg[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__0
       (.A({\b_reg0_reg_n_0_[41] ,\b_reg0_reg_n_0_[41] ,\b_reg0_reg_n_0_[41] ,\b_reg0_reg_n_0_[41] ,\b_reg0_reg_n_0_[41] ,\b_reg0_reg_n_0_[41] ,\b_reg0_reg_n_0_[40] ,\b_reg0_reg_n_0_[39] ,\b_reg0_reg_n_0_[38] ,\b_reg0_reg_n_0_[37] ,\b_reg0_reg_n_0_[36] ,\b_reg0_reg_n_0_[35] ,\b_reg0_reg_n_0_[34] ,\b_reg0_reg_n_0_[33] ,\b_reg0_reg_n_0_[32] ,\b_reg0_reg_n_0_[31] ,\b_reg0_reg_n_0_[30] ,\b_reg0_reg_n_0_[29] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[26] ,\b_reg0_reg_n_0_[25] ,\b_reg0_reg_n_0_[24] ,\b_reg0_reg_n_0_[23] ,\b_reg0_reg_n_0_[22] ,\b_reg0_reg_n_0_[21] ,\b_reg0_reg_n_0_[20] ,\b_reg0_reg_n_0_[19] ,\b_reg0_reg_n_0_[18] ,\b_reg0_reg_n_0_[17] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\a_reg0_reg_n_0_[16] ,\a_reg0_reg_n_0_[15] ,\a_reg0_reg_n_0_[14] ,\a_reg0_reg_n_0_[13] ,\a_reg0_reg_n_0_[12] ,\a_reg0_reg_n_0_[11] ,\a_reg0_reg_n_0_[10] ,\a_reg0_reg_n_0_[9] ,\a_reg0_reg_n_0_[8] ,\a_reg0_reg_n_0_[7] ,\a_reg0_reg_n_0_[6] ,\a_reg0_reg_n_0_[5] ,\a_reg0_reg_n_0_[4] ,\a_reg0_reg_n_0_[3] ,\a_reg0_reg_n_0_[2] ,\a_reg0_reg_n_0_[1] ,\a_reg0_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff3_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg_n_106,buff2_reg_n_107,buff2_reg_n_108,buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153}),
        .PCOUT({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff0_reg_n_0_[16] ,\buff0_reg_n_0_[15] ,\buff0_reg_n_0_[14] ,\buff0_reg_n_0_[13] ,\buff0_reg_n_0_[12] ,\buff0_reg_n_0_[11] ,\buff0_reg_n_0_[10] ,\buff0_reg_n_0_[9] ,\buff0_reg_n_0_[8] ,\buff0_reg_n_0_[7] ,\buff0_reg_n_0_[6] ,\buff0_reg_n_0_[5] ,\buff0_reg_n_0_[4] ,\buff0_reg_n_0_[3] ,\buff0_reg_n_0_[2] ,\buff0_reg_n_0_[1] ,\buff0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff4_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,buff0_reg__2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff4_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff4_reg__0_n_58,buff4_reg__0_n_59,buff4_reg__0_n_60,buff4_reg__0_n_61,buff4_reg__0_n_62,buff4_reg__0_n_63,buff4_reg__0_n_64,buff4_reg__0_n_65,buff4_reg__0_n_66,buff4_reg__0_n_67,buff4_reg__0_n_68,buff4_reg__0_n_69,buff4_reg__0_n_70,buff4_reg__0_n_71,buff4_reg__0_n_72,buff4_reg__0_n_73,buff4_reg__0_n_74,buff4_reg__0_n_75,buff4_reg__0_n_76,buff4_reg__0_n_77,buff4_reg__0_n_78,buff4_reg__0_n_79,buff4_reg__0_n_80,buff4_reg__0_n_81,buff4_reg__0_n_82,buff4_reg__0_n_83,buff4_reg__0_n_84,buff4_reg__0_n_85,buff4_reg__0_n_86,buff4_reg__0_n_87,buff4_reg__0_n_88,buff4_reg__0_n_89,buff4_reg__0_n_90,buff4_reg__0_n_91,buff4_reg__0_n_92,buff4_reg__0_n_93,buff4_reg__0_n_94,buff4_reg__0_n_95,buff4_reg__0_n_96,buff4_reg__0_n_97,buff4_reg__0_n_98,buff4_reg__0_n_99,buff4_reg__0_n_100,buff4_reg__0_n_101,buff4_reg__0_n_102,buff4_reg__0_n_103,buff4_reg__0_n_104,buff4_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff4_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .PCOUT({buff4_reg__0_n_106,buff4_reg__0_n_107,buff4_reg__0_n_108,buff4_reg__0_n_109,buff4_reg__0_n_110,buff4_reg__0_n_111,buff4_reg__0_n_112,buff4_reg__0_n_113,buff4_reg__0_n_114,buff4_reg__0_n_115,buff4_reg__0_n_116,buff4_reg__0_n_117,buff4_reg__0_n_118,buff4_reg__0_n_119,buff4_reg__0_n_120,buff4_reg__0_n_121,buff4_reg__0_n_122,buff4_reg__0_n_123,buff4_reg__0_n_124,buff4_reg__0_n_125,buff4_reg__0_n_126,buff4_reg__0_n_127,buff4_reg__0_n_128,buff4_reg__0_n_129,buff4_reg__0_n_130,buff4_reg__0_n_131,buff4_reg__0_n_132,buff4_reg__0_n_133,buff4_reg__0_n_134,buff4_reg__0_n_135,buff4_reg__0_n_136,buff4_reg__0_n_137,buff4_reg__0_n_138,buff4_reg__0_n_139,buff4_reg__0_n_140,buff4_reg__0_n_141,buff4_reg__0_n_142,buff4_reg__0_n_143,buff4_reg__0_n_144,buff4_reg__0_n_145,buff4_reg__0_n_146,buff4_reg__0_n_147,buff4_reg__0_n_148,buff4_reg__0_n_149,buff4_reg__0_n_150,buff4_reg__0_n_151,buff4_reg__0_n_152,buff4_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff5_reg__1
       (.A({buff1_reg__1[24],buff1_reg__1[24],buff1_reg__1[24],buff1_reg__1[24],buff1_reg__1[24],buff1_reg__1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff5_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\buff1_reg[16]__0_n_0 ,\buff1_reg[15]__0_n_0 ,\buff1_reg[14]__0_n_0 ,\buff1_reg[13]__0_n_0 ,\buff1_reg[12]__0_n_0 ,\buff1_reg[11]__0_n_0 ,\buff1_reg[10]__0_n_0 ,\buff1_reg[9]__0_n_0 ,\buff1_reg[8]__0_n_0 ,\buff1_reg[7]__0_n_0 ,\buff1_reg[6]__0_n_0 ,\buff1_reg[5]__0_n_0 ,\buff1_reg[4]__0_n_0 ,\buff1_reg[3]__0_n_0 ,\buff1_reg[2]__0_n_0 ,\buff1_reg[1]__0_n_0 ,\buff1_reg[0]__0_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff5_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff5_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff5_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff5_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff5_reg__1_OVERFLOW_UNCONNECTED),
        .P(NLW_buff5_reg__1_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff5_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff5_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff4_reg__0_n_106,buff4_reg__0_n_107,buff4_reg__0_n_108,buff4_reg__0_n_109,buff4_reg__0_n_110,buff4_reg__0_n_111,buff4_reg__0_n_112,buff4_reg__0_n_113,buff4_reg__0_n_114,buff4_reg__0_n_115,buff4_reg__0_n_116,buff4_reg__0_n_117,buff4_reg__0_n_118,buff4_reg__0_n_119,buff4_reg__0_n_120,buff4_reg__0_n_121,buff4_reg__0_n_122,buff4_reg__0_n_123,buff4_reg__0_n_124,buff4_reg__0_n_125,buff4_reg__0_n_126,buff4_reg__0_n_127,buff4_reg__0_n_128,buff4_reg__0_n_129,buff4_reg__0_n_130,buff4_reg__0_n_131,buff4_reg__0_n_132,buff4_reg__0_n_133,buff4_reg__0_n_134,buff4_reg__0_n_135,buff4_reg__0_n_136,buff4_reg__0_n_137,buff4_reg__0_n_138,buff4_reg__0_n_139,buff4_reg__0_n_140,buff4_reg__0_n_141,buff4_reg__0_n_142,buff4_reg__0_n_143,buff4_reg__0_n_144,buff4_reg__0_n_145,buff4_reg__0_n_146,buff4_reg__0_n_147,buff4_reg__0_n_148,buff4_reg__0_n_149,buff4_reg__0_n_150,buff4_reg__0_n_151,buff4_reg__0_n_152,buff4_reg__0_n_153}),
        .PCOUT({buff5_reg__1_n_106,buff5_reg__1_n_107,buff5_reg__1_n_108,buff5_reg__1_n_109,buff5_reg__1_n_110,buff5_reg__1_n_111,buff5_reg__1_n_112,buff5_reg__1_n_113,buff5_reg__1_n_114,buff5_reg__1_n_115,buff5_reg__1_n_116,buff5_reg__1_n_117,buff5_reg__1_n_118,buff5_reg__1_n_119,buff5_reg__1_n_120,buff5_reg__1_n_121,buff5_reg__1_n_122,buff5_reg__1_n_123,buff5_reg__1_n_124,buff5_reg__1_n_125,buff5_reg__1_n_126,buff5_reg__1_n_127,buff5_reg__1_n_128,buff5_reg__1_n_129,buff5_reg__1_n_130,buff5_reg__1_n_131,buff5_reg__1_n_132,buff5_reg__1_n_133,buff5_reg__1_n_134,buff5_reg__1_n_135,buff5_reg__1_n_136,buff5_reg__1_n_137,buff5_reg__1_n_138,buff5_reg__1_n_139,buff5_reg__1_n_140,buff5_reg__1_n_141,buff5_reg__1_n_142,buff5_reg__1_n_143,buff5_reg__1_n_144,buff5_reg__1_n_145,buff5_reg__1_n_146,buff5_reg__1_n_147,buff5_reg__1_n_148,buff5_reg__1_n_149,buff5_reg__1_n_150,buff5_reg__1_n_151,buff5_reg__1_n_152,buff5_reg__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff5_reg__1_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff6_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\^buff2_reg }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff6_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,\buff2_reg[12]__2_n_0 ,\buff2_reg[11]__2_n_0 ,\buff2_reg[10]__2_n_0 ,\buff2_reg[9]__2_n_0 ,\buff2_reg[8]__2_n_0 ,\buff2_reg[7]__2_n_0 ,\buff2_reg[6]__2_n_0 ,\buff2_reg[5]__2_n_0 ,\buff2_reg[4]__2_n_0 ,\buff2_reg[3]__2_n_0 ,\buff2_reg[2]__2_n_0 ,\buff2_reg[1]__2_n_0 ,\buff2_reg[0]__2_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT({buff6_reg__1_n_6,buff6_reg__1_n_7,buff6_reg__1_n_8,buff6_reg__1_n_9,buff6_reg__1_n_10,buff6_reg__1_n_11,buff6_reg__1_n_12,buff6_reg__1_n_13,buff6_reg__1_n_14,buff6_reg__1_n_15,buff6_reg__1_n_16,buff6_reg__1_n_17,buff6_reg__1_n_18,buff6_reg__1_n_19,buff6_reg__1_n_20,buff6_reg__1_n_21,buff6_reg__1_n_22,buff6_reg__1_n_23}),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff6_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff6_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff6_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff6_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff6_reg__1_n_58,buff6_reg__1_n_59,buff6_reg__1_n_60,buff6_reg__1_n_61,buff6_reg__1_n_62,buff6_reg__1_n_63,buff6_reg__1_n_64,buff6_reg__1_n_65,buff6_reg__1_n_66,buff6_reg__1_n_67,buff6_reg__1_n_68,buff6_reg__1_n_69,buff6_reg__1_n_70,buff6_reg__1_n_71,buff6_reg__1_n_72,buff6_reg__1_n_73,buff6_reg__1_n_74,buff6_reg__1_n_75,buff6_reg__1_n_76,buff6_reg__1_n_77,buff6_reg__1_n_78,buff6_reg__1_n_79,buff6_reg__1_n_80,buff6_reg__1_n_81,buff6_reg__1_n_82,buff6_reg__1_n_83,buff6_reg__1_n_84,buff6_reg__1_n_85,buff6_reg__1_n_86,buff6_reg__1_n_87,buff6_reg__1_n_88,buff6_reg__1_n_89,buff6_reg__1_n_90,buff6_reg__1_n_91,buff6_reg__1_n_92,buff6_reg__1_n_93,buff6_reg__1_n_94,buff6_reg__1_n_95,buff6_reg__1_n_96,buff6_reg__1_n_97,buff6_reg__1_n_98,buff6_reg__1_n_99,buff6_reg__1_n_100,buff6_reg__1_n_101,buff6_reg__1_n_102,buff6_reg__1_n_103,buff6_reg__1_n_104,buff6_reg__1_n_105}),
        .PATTERNBDETECT(NLW_buff6_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff6_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff5_reg__1_n_106,buff5_reg__1_n_107,buff5_reg__1_n_108,buff5_reg__1_n_109,buff5_reg__1_n_110,buff5_reg__1_n_111,buff5_reg__1_n_112,buff5_reg__1_n_113,buff5_reg__1_n_114,buff5_reg__1_n_115,buff5_reg__1_n_116,buff5_reg__1_n_117,buff5_reg__1_n_118,buff5_reg__1_n_119,buff5_reg__1_n_120,buff5_reg__1_n_121,buff5_reg__1_n_122,buff5_reg__1_n_123,buff5_reg__1_n_124,buff5_reg__1_n_125,buff5_reg__1_n_126,buff5_reg__1_n_127,buff5_reg__1_n_128,buff5_reg__1_n_129,buff5_reg__1_n_130,buff5_reg__1_n_131,buff5_reg__1_n_132,buff5_reg__1_n_133,buff5_reg__1_n_134,buff5_reg__1_n_135,buff5_reg__1_n_136,buff5_reg__1_n_137,buff5_reg__1_n_138,buff5_reg__1_n_139,buff5_reg__1_n_140,buff5_reg__1_n_141,buff5_reg__1_n_142,buff5_reg__1_n_143,buff5_reg__1_n_144,buff5_reg__1_n_145,buff5_reg__1_n_146,buff5_reg__1_n_147,buff5_reg__1_n_148,buff5_reg__1_n_149,buff5_reg__1_n_150,buff5_reg__1_n_151,buff5_reg__1_n_152,buff5_reg__1_n_153}),
        .PCOUT({buff6_reg__1_n_106,buff6_reg__1_n_107,buff6_reg__1_n_108,buff6_reg__1_n_109,buff6_reg__1_n_110,buff6_reg__1_n_111,buff6_reg__1_n_112,buff6_reg__1_n_113,buff6_reg__1_n_114,buff6_reg__1_n_115,buff6_reg__1_n_116,buff6_reg__1_n_117,buff6_reg__1_n_118,buff6_reg__1_n_119,buff6_reg__1_n_120,buff6_reg__1_n_121,buff6_reg__1_n_122,buff6_reg__1_n_123,buff6_reg__1_n_124,buff6_reg__1_n_125,buff6_reg__1_n_126,buff6_reg__1_n_127,buff6_reg__1_n_128,buff6_reg__1_n_129,buff6_reg__1_n_130,buff6_reg__1_n_131,buff6_reg__1_n_132,buff6_reg__1_n_133,buff6_reg__1_n_134,buff6_reg__1_n_135,buff6_reg__1_n_136,buff6_reg__1_n_137,buff6_reg__1_n_138,buff6_reg__1_n_139,buff6_reg__1_n_140,buff6_reg__1_n_141,buff6_reg__1_n_142,buff6_reg__1_n_143,buff6_reg__1_n_144,buff6_reg__1_n_145,buff6_reg__1_n_146,buff6_reg__1_n_147,buff6_reg__1_n_148,buff6_reg__1_n_149,buff6_reg__1_n_150,buff6_reg__1_n_151,buff6_reg__1_n_152,buff6_reg__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff6_reg__1_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff7_reg__2
       (.A({buff3_reg[24],buff3_reg[24],buff3_reg[24],buff3_reg[24],buff3_reg[24],buff3_reg}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff7_reg__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({buff6_reg__1_n_6,buff6_reg__1_n_7,buff6_reg__1_n_8,buff6_reg__1_n_9,buff6_reg__1_n_10,buff6_reg__1_n_11,buff6_reg__1_n_12,buff6_reg__1_n_13,buff6_reg__1_n_14,buff6_reg__1_n_15,buff6_reg__1_n_16,buff6_reg__1_n_17,buff6_reg__1_n_18,buff6_reg__1_n_19,buff6_reg__1_n_20,buff6_reg__1_n_21,buff6_reg__1_n_22,buff6_reg__1_n_23}),
        .BCOUT(NLW_buff7_reg__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff7_reg__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff7_reg__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff7_reg__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff7_reg__2_OVERFLOW_UNCONNECTED),
        .P({buff7_reg__2_n_58,buff7_reg__2_n_59,buff7_reg__2_n_60,buff7_reg__2_n_61,buff7_reg__2_n_62,buff7_reg__2_n_63,buff7_reg__2_n_64,buff7_reg__2_n_65,buff7_reg__2_n_66,buff7_reg__2_n_67,buff7_reg__2_n_68,buff7_reg}),
        .PATTERNBDETECT(NLW_buff7_reg__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff7_reg__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff6_reg__1_n_106,buff6_reg__1_n_107,buff6_reg__1_n_108,buff6_reg__1_n_109,buff6_reg__1_n_110,buff6_reg__1_n_111,buff6_reg__1_n_112,buff6_reg__1_n_113,buff6_reg__1_n_114,buff6_reg__1_n_115,buff6_reg__1_n_116,buff6_reg__1_n_117,buff6_reg__1_n_118,buff6_reg__1_n_119,buff6_reg__1_n_120,buff6_reg__1_n_121,buff6_reg__1_n_122,buff6_reg__1_n_123,buff6_reg__1_n_124,buff6_reg__1_n_125,buff6_reg__1_n_126,buff6_reg__1_n_127,buff6_reg__1_n_128,buff6_reg__1_n_129,buff6_reg__1_n_130,buff6_reg__1_n_131,buff6_reg__1_n_132,buff6_reg__1_n_133,buff6_reg__1_n_134,buff6_reg__1_n_135,buff6_reg__1_n_136,buff6_reg__1_n_137,buff6_reg__1_n_138,buff6_reg__1_n_139,buff6_reg__1_n_140,buff6_reg__1_n_141,buff6_reg__1_n_142,buff6_reg__1_n_143,buff6_reg__1_n_144,buff6_reg__1_n_145,buff6_reg__1_n_146,buff6_reg__1_n_147,buff6_reg__1_n_148,buff6_reg__1_n_149,buff6_reg__1_n_150,buff6_reg__1_n_151,buff6_reg__1_n_152,buff6_reg__1_n_153}),
        .PCOUT(NLW_buff7_reg__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff7_reg__2_UNDERFLOW_UNCONNECTED));
  FDRE \buff8_reg[51] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[51]),
        .Q(\buff8_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \buff8_reg[52] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[52]),
        .Q(\buff8_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \buff8_reg[53] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[53]),
        .Q(\buff8_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \buff8_reg[54] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[54]),
        .Q(\buff8_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \buff8_reg[55] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[55]),
        .Q(\buff8_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \buff8_reg[56] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[56]),
        .Q(\buff8_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \buff8_reg[57] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[57]),
        .Q(\buff8_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \buff8_reg[58] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[58]),
        .Q(\buff8_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \buff8_reg[59] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[59]),
        .Q(\buff8_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \buff8_reg[60] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[60]),
        .Q(\buff8_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \buff8_reg[61] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[61]),
        .Q(\buff8_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \buff8_reg[62] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[62]),
        .Q(\buff8_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \buff8_reg[63] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[63]),
        .Q(\buff8_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \buff8_reg[64] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[64]),
        .Q(\buff8_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \buff8_reg[65] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[65]),
        .Q(\buff8_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \buff8_reg[66] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[66]),
        .Q(\buff8_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \buff8_reg[67] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[67]),
        .Q(\buff8_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \buff8_reg[68] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[68]),
        .Q(\buff8_reg_n_0_[68] ),
        .R(1'b0));
  FDRE \buff8_reg[69] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[69]),
        .Q(\buff8_reg_n_0_[69] ),
        .R(1'b0));
  FDRE \buff8_reg[70] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[70]),
        .Q(\buff8_reg_n_0_[70] ),
        .R(1'b0));
  FDRE \buff8_reg[71] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[71]),
        .Q(\buff8_reg_n_0_[71] ),
        .R(1'b0));
  FDRE \buff8_reg[72] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[72]),
        .Q(\buff8_reg_n_0_[72] ),
        .R(1'b0));
  FDRE \buff8_reg[73] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[73]),
        .Q(\buff8_reg_n_0_[73] ),
        .R(1'b0));
  FDRE \buff8_reg[74] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[74]),
        .Q(\buff8_reg_n_0_[74] ),
        .R(1'b0));
  FDRE \buff8_reg[75] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[75]),
        .Q(\buff8_reg_n_0_[75] ),
        .R(1'b0));
  FDRE \buff8_reg[76] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[76]),
        .Q(\buff8_reg_n_0_[76] ),
        .R(1'b0));
  FDRE \buff8_reg[77] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[77]),
        .Q(\buff8_reg_n_0_[77] ),
        .R(1'b0));
  FDRE \buff8_reg[78] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[78]),
        .Q(\buff8_reg_n_0_[78] ),
        .R(1'b0));
  FDRE \buff8_reg[79] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[79]),
        .Q(\buff8_reg_n_0_[79] ),
        .R(1'b0));
  FDRE \buff8_reg[80] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[80]),
        .Q(\buff8_reg_n_0_[80] ),
        .R(1'b0));
  FDRE \buff8_reg[81] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[81]),
        .Q(\buff8_reg_n_0_[81] ),
        .R(1'b0));
  FDRE \buff8_reg[82] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[82]),
        .Q(\buff8_reg_n_0_[82] ),
        .R(1'b0));
  FDRE \buff8_reg[83] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[83]),
        .Q(\buff8_reg_n_0_[83] ),
        .R(1'b0));
  FDRE \buff8_reg[84] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[84]),
        .Q(\buff8_reg_n_0_[84] ),
        .R(1'b0));
  FDRE \buff8_reg[85] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[85]),
        .Q(\buff8_reg_n_0_[85] ),
        .R(1'b0));
  FDRE \buff8_reg[86] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[86]),
        .Q(\buff8_reg_n_0_[86] ),
        .R(1'b0));
  FDRE \buff8_reg[87] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[87]),
        .Q(\buff8_reg_n_0_[87] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[0]_srl7 " *) 
  SRL16E \buff9_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_105),
        .Q(D[0]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[10]_srl7 " *) 
  SRL16E \buff9_reg[10]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_95),
        .Q(D[10]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[11]_srl7 " *) 
  SRL16E \buff9_reg[11]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_94),
        .Q(D[11]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[12]_srl7 " *) 
  SRL16E \buff9_reg[12]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_93),
        .Q(D[12]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[13]_srl7 " *) 
  SRL16E \buff9_reg[13]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_92),
        .Q(D[13]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[14]_srl7 " *) 
  SRL16E \buff9_reg[14]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_91),
        .Q(D[14]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[15]_srl7 " *) 
  SRL16E \buff9_reg[15]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_90),
        .Q(D[15]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[16]_srl7 " *) 
  SRL16E \buff9_reg[16]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_89),
        .Q(D[16]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[17]_srl5 " *) 
  SRL16E \buff9_reg[17]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_105),
        .Q(D[17]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[18]_srl5 " *) 
  SRL16E \buff9_reg[18]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_104),
        .Q(D[18]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[19]_srl5 " *) 
  SRL16E \buff9_reg[19]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_103),
        .Q(D[19]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[1]_srl7 " *) 
  SRL16E \buff9_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_104),
        .Q(D[1]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[20]_srl5 " *) 
  SRL16E \buff9_reg[20]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_102),
        .Q(D[20]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[21]_srl5 " *) 
  SRL16E \buff9_reg[21]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_101),
        .Q(D[21]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[22]_srl5 " *) 
  SRL16E \buff9_reg[22]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_100),
        .Q(D[22]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[23]_srl5 " *) 
  SRL16E \buff9_reg[23]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_99),
        .Q(D[23]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[24]_srl5 " *) 
  SRL16E \buff9_reg[24]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_98),
        .Q(D[24]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[25]_srl5 " *) 
  SRL16E \buff9_reg[25]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_97),
        .Q(D[25]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[26]_srl5 " *) 
  SRL16E \buff9_reg[26]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_96),
        .Q(D[26]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[27]_srl5 " *) 
  SRL16E \buff9_reg[27]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_95),
        .Q(D[27]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[28]_srl5 " *) 
  SRL16E \buff9_reg[28]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_94),
        .Q(D[28]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[29]_srl5 " *) 
  SRL16E \buff9_reg[29]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_93),
        .Q(D[29]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[2]_srl7 " *) 
  SRL16E \buff9_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_103),
        .Q(D[2]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[30]_srl5 " *) 
  SRL16E \buff9_reg[30]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_92),
        .Q(D[30]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[31]_srl5 " *) 
  SRL16E \buff9_reg[31]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_91),
        .Q(D[31]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[32]_srl5 " *) 
  SRL16E \buff9_reg[32]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_90),
        .Q(D[32]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[33]_srl5 " *) 
  SRL16E \buff9_reg[33]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_89),
        .Q(D[33]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[34]_srl3 " *) 
  SRL16E \buff9_reg[34]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_105),
        .Q(D[34]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[35]_srl3 " *) 
  SRL16E \buff9_reg[35]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_104),
        .Q(D[35]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[36]_srl3 " *) 
  SRL16E \buff9_reg[36]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_103),
        .Q(D[36]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[37]_srl3 " *) 
  SRL16E \buff9_reg[37]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_102),
        .Q(D[37]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[38]_srl3 " *) 
  SRL16E \buff9_reg[38]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_101),
        .Q(D[38]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[39]_srl3 " *) 
  SRL16E \buff9_reg[39]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_100),
        .Q(D[39]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[3]_srl7 " *) 
  SRL16E \buff9_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_102),
        .Q(D[3]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[40]_srl3 " *) 
  SRL16E \buff9_reg[40]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_99),
        .Q(D[40]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[41]_srl3 " *) 
  SRL16E \buff9_reg[41]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_98),
        .Q(D[41]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[42]_srl3 " *) 
  SRL16E \buff9_reg[42]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_97),
        .Q(D[42]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[43]_srl3 " *) 
  SRL16E \buff9_reg[43]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_96),
        .Q(D[43]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[44]_srl3 " *) 
  SRL16E \buff9_reg[44]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_95),
        .Q(D[44]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[45]_srl3 " *) 
  SRL16E \buff9_reg[45]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_94),
        .Q(D[45]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[46]_srl3 " *) 
  SRL16E \buff9_reg[46]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_93),
        .Q(D[46]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[47]_srl3 " *) 
  SRL16E \buff9_reg[47]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_92),
        .Q(D[47]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[48]_srl3 " *) 
  SRL16E \buff9_reg[48]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_91),
        .Q(D[48]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[49]_srl3 " *) 
  SRL16E \buff9_reg[49]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_90),
        .Q(D[49]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[4]_srl7 " *) 
  SRL16E \buff9_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_101),
        .Q(D[4]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[50]_srl3 " *) 
  SRL16E \buff9_reg[50]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_89),
        .Q(D[50]));
  FDRE \buff9_reg[51] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[51] ),
        .Q(D[51]),
        .R(1'b0));
  FDRE \buff9_reg[52] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[52] ),
        .Q(D[52]),
        .R(1'b0));
  FDRE \buff9_reg[53] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[53] ),
        .Q(D[53]),
        .R(1'b0));
  FDRE \buff9_reg[54] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[54] ),
        .Q(D[54]),
        .R(1'b0));
  FDRE \buff9_reg[55] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[55] ),
        .Q(D[55]),
        .R(1'b0));
  FDRE \buff9_reg[56] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[56] ),
        .Q(D[56]),
        .R(1'b0));
  FDRE \buff9_reg[57] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[57] ),
        .Q(D[57]),
        .R(1'b0));
  FDRE \buff9_reg[58] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[58] ),
        .Q(D[58]),
        .R(1'b0));
  FDRE \buff9_reg[59] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[59] ),
        .Q(D[59]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[5]_srl7 " *) 
  SRL16E \buff9_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_100),
        .Q(D[5]));
  FDRE \buff9_reg[60] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[60] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \buff9_reg[61] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[61] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \buff9_reg[62] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[62] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \buff9_reg[63] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[63] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \buff9_reg[64] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[64] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \buff9_reg[65] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[65] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \buff9_reg[66] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[66] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \buff9_reg[67] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[67] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \buff9_reg[68] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[68] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \buff9_reg[69] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[69] ),
        .Q(Q[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[6]_srl7 " *) 
  SRL16E \buff9_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_99),
        .Q(D[6]));
  FDRE \buff9_reg[70] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[70] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \buff9_reg[71] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[71] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \buff9_reg[72] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[72] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \buff9_reg[73] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[73] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \buff9_reg[74] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[74] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \buff9_reg[75] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[75] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \buff9_reg[76] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[76] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \buff9_reg[77] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[77] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \buff9_reg[78] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[78] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \buff9_reg[79] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[79] ),
        .Q(Q[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[7]_srl7 " *) 
  SRL16E \buff9_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_98),
        .Q(D[7]));
  FDRE \buff9_reg[80] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[80] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \buff9_reg[81] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[81] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \buff9_reg[82] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[82] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \buff9_reg[83] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[83] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \buff9_reg[84] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[84] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \buff9_reg[85] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[85] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \buff9_reg[86] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[86] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \buff9_reg[87] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[87] ),
        .Q(Q[27]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[8]_srl7 " *) 
  SRL16E \buff9_reg[8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_97),
        .Q(D[8]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U4/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[9]_srl7 " *) 
  SRL16E \buff9_reg[9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_96),
        .Q(D[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(n_0_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(n_0_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(n_0_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(n_0_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b1),
        .O(n_0_14));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(n_0_15));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b1),
        .O(n_0_16));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(n_0_17));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b1),
        .O(n_0_18));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(n_0_19));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b1),
        .O(n_0_20));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(n_0_21));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b1),
        .O(n_0_22));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(n_0_23));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b1),
        .O(n_0_24));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(n_0_25));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b1),
        .O(n_0_26));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(n_0_27));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b1),
        .O(n_0_28));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(n_0_29));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b1),
        .O(n_0_30));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(n_0_31));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b1),
        .O(n_0_32));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(n_0_33));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b1),
        .O(n_0_34));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(n_0_35));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b1),
        .O(n_0_36));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(n_0_37));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b1),
        .O(n_0_38));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(n_0_39));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b1),
        .O(n_0_40));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(n_0_41));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b1),
        .O(n_0_42));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(n_0_43));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b1),
        .O(n_0_44));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(n_0_45));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b1),
        .O(n_0_46));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(n_0_47));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b1),
        .O(n_0_48));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(n_0_49));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(n_0_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b1),
        .O(n_0_50));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(n_0_51));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b1),
        .O(n_0_52));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(n_0_53));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b1),
        .O(n_0_54));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(n_0_55));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b1),
        .O(n_0_56));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(n_0_57));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b1),
        .O(n_0_58));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b1),
        .O(n_0_59));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(n_0_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(n_0_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(n_0_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(n_0_9));
endmodule

(* ORIG_REF_NAME = "mixer_mul_47ns_42cud_MulnS_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_MulnS_1_18
   (D,
    Q,
    in0,
    grp_fu_308_ce,
    ap_clk);
  output [59:0]D;
  output [27:0]Q;
  input [28:0]in0;
  input grp_fu_308_ce;
  input ap_clk;

  wire [59:0]D;
  wire [27:0]Q;
  wire \a_reg0_reg_n_0_[0] ;
  wire \a_reg0_reg_n_0_[10] ;
  wire \a_reg0_reg_n_0_[11] ;
  wire \a_reg0_reg_n_0_[12] ;
  wire \a_reg0_reg_n_0_[13] ;
  wire \a_reg0_reg_n_0_[14] ;
  wire \a_reg0_reg_n_0_[15] ;
  wire \a_reg0_reg_n_0_[16] ;
  wire \a_reg0_reg_n_0_[17] ;
  wire \a_reg0_reg_n_0_[18] ;
  wire \a_reg0_reg_n_0_[19] ;
  wire \a_reg0_reg_n_0_[1] ;
  wire \a_reg0_reg_n_0_[20] ;
  wire \a_reg0_reg_n_0_[21] ;
  wire \a_reg0_reg_n_0_[22] ;
  wire \a_reg0_reg_n_0_[23] ;
  wire \a_reg0_reg_n_0_[24] ;
  wire \a_reg0_reg_n_0_[25] ;
  wire \a_reg0_reg_n_0_[26] ;
  wire \a_reg0_reg_n_0_[27] ;
  wire \a_reg0_reg_n_0_[28] ;
  wire \a_reg0_reg_n_0_[29] ;
  wire \a_reg0_reg_n_0_[2] ;
  wire \a_reg0_reg_n_0_[30] ;
  wire \a_reg0_reg_n_0_[31] ;
  wire \a_reg0_reg_n_0_[32] ;
  wire \a_reg0_reg_n_0_[33] ;
  wire \a_reg0_reg_n_0_[3] ;
  wire \a_reg0_reg_n_0_[4] ;
  wire \a_reg0_reg_n_0_[5] ;
  wire \a_reg0_reg_n_0_[6] ;
  wire \a_reg0_reg_n_0_[7] ;
  wire \a_reg0_reg_n_0_[8] ;
  wire \a_reg0_reg_n_0_[9] ;
  wire ap_clk;
  wire \b_reg0_reg_n_0_[0] ;
  wire \b_reg0_reg_n_0_[10] ;
  wire \b_reg0_reg_n_0_[11] ;
  wire \b_reg0_reg_n_0_[12] ;
  wire \b_reg0_reg_n_0_[13] ;
  wire \b_reg0_reg_n_0_[14] ;
  wire \b_reg0_reg_n_0_[15] ;
  wire \b_reg0_reg_n_0_[16] ;
  wire \b_reg0_reg_n_0_[17] ;
  wire \b_reg0_reg_n_0_[18] ;
  wire \b_reg0_reg_n_0_[19] ;
  wire \b_reg0_reg_n_0_[1] ;
  wire \b_reg0_reg_n_0_[20] ;
  wire \b_reg0_reg_n_0_[21] ;
  wire \b_reg0_reg_n_0_[22] ;
  wire \b_reg0_reg_n_0_[23] ;
  wire \b_reg0_reg_n_0_[24] ;
  wire \b_reg0_reg_n_0_[25] ;
  wire \b_reg0_reg_n_0_[26] ;
  wire \b_reg0_reg_n_0_[27] ;
  wire \b_reg0_reg_n_0_[28] ;
  wire \b_reg0_reg_n_0_[29] ;
  wire \b_reg0_reg_n_0_[2] ;
  wire \b_reg0_reg_n_0_[30] ;
  wire \b_reg0_reg_n_0_[31] ;
  wire \b_reg0_reg_n_0_[32] ;
  wire \b_reg0_reg_n_0_[33] ;
  wire \b_reg0_reg_n_0_[34] ;
  wire \b_reg0_reg_n_0_[35] ;
  wire \b_reg0_reg_n_0_[36] ;
  wire \b_reg0_reg_n_0_[37] ;
  wire \b_reg0_reg_n_0_[38] ;
  wire \b_reg0_reg_n_0_[39] ;
  wire \b_reg0_reg_n_0_[3] ;
  wire \b_reg0_reg_n_0_[40] ;
  wire \b_reg0_reg_n_0_[41] ;
  wire \b_reg0_reg_n_0_[4] ;
  wire \b_reg0_reg_n_0_[5] ;
  wire \b_reg0_reg_n_0_[6] ;
  wire \b_reg0_reg_n_0_[7] ;
  wire \b_reg0_reg_n_0_[8] ;
  wire \b_reg0_reg_n_0_[9] ;
  wire \buff0_reg[0]__1_n_0 ;
  wire \buff0_reg[10]__1_n_0 ;
  wire \buff0_reg[11]__1_n_0 ;
  wire \buff0_reg[12]__1_n_0 ;
  wire \buff0_reg[13]__1_n_0 ;
  wire \buff0_reg[14]__1_n_0 ;
  wire \buff0_reg[15]__1_n_0 ;
  wire \buff0_reg[16]__1_n_0 ;
  wire \buff0_reg[17]__1_n_0 ;
  wire \buff0_reg[1]__1_n_0 ;
  wire \buff0_reg[2]__1_n_0 ;
  wire \buff0_reg[3]__1_n_0 ;
  wire \buff0_reg[4]__1_n_0 ;
  wire \buff0_reg[5]__1_n_0 ;
  wire \buff0_reg[6]__1_n_0 ;
  wire \buff0_reg[7]__1_n_0 ;
  wire \buff0_reg[8]__1_n_0 ;
  wire \buff0_reg[9]__1_n_0 ;
  wire [16:0]buff0_reg__2;
  wire \buff0_reg_n_0_[0] ;
  wire \buff0_reg_n_0_[10] ;
  wire \buff0_reg_n_0_[11] ;
  wire \buff0_reg_n_0_[12] ;
  wire \buff0_reg_n_0_[13] ;
  wire \buff0_reg_n_0_[14] ;
  wire \buff0_reg_n_0_[15] ;
  wire \buff0_reg_n_0_[16] ;
  wire \buff0_reg_n_0_[18] ;
  wire \buff0_reg_n_0_[19] ;
  wire \buff0_reg_n_0_[1] ;
  wire \buff0_reg_n_0_[20] ;
  wire \buff0_reg_n_0_[21] ;
  wire \buff0_reg_n_0_[22] ;
  wire \buff0_reg_n_0_[23] ;
  wire \buff0_reg_n_0_[24] ;
  wire \buff0_reg_n_0_[2] ;
  wire \buff0_reg_n_0_[3] ;
  wire \buff0_reg_n_0_[4] ;
  wire \buff0_reg_n_0_[5] ;
  wire \buff0_reg_n_0_[6] ;
  wire \buff0_reg_n_0_[7] ;
  wire \buff0_reg_n_0_[8] ;
  wire \buff0_reg_n_0_[9] ;
  wire \buff1_reg[0]__0_n_0 ;
  wire \buff1_reg[0]__1_srl3_n_0 ;
  wire \buff1_reg[0]__2_n_0 ;
  wire \buff1_reg[10]__0_n_0 ;
  wire \buff1_reg[10]__1_srl3_n_0 ;
  wire \buff1_reg[10]__2_n_0 ;
  wire \buff1_reg[11]__0_n_0 ;
  wire \buff1_reg[11]__1_srl3_n_0 ;
  wire \buff1_reg[11]__2_n_0 ;
  wire \buff1_reg[12]__0_n_0 ;
  wire \buff1_reg[12]__1_srl3_n_0 ;
  wire \buff1_reg[12]__2_n_0 ;
  wire \buff1_reg[13]__0_n_0 ;
  wire \buff1_reg[13]__2_n_0 ;
  wire \buff1_reg[14]__0_n_0 ;
  wire \buff1_reg[14]__1_n_0 ;
  wire \buff1_reg[15]__0_n_0 ;
  wire \buff1_reg[15]__1_n_0 ;
  wire \buff1_reg[16]__0_n_0 ;
  wire \buff1_reg[16]__1_n_0 ;
  wire \buff1_reg[1]__0_n_0 ;
  wire \buff1_reg[1]__1_srl3_n_0 ;
  wire \buff1_reg[1]__2_n_0 ;
  wire \buff1_reg[2]__0_n_0 ;
  wire \buff1_reg[2]__1_srl3_n_0 ;
  wire \buff1_reg[2]__2_n_0 ;
  wire \buff1_reg[3]__0_n_0 ;
  wire \buff1_reg[3]__1_srl3_n_0 ;
  wire \buff1_reg[3]__2_n_0 ;
  wire \buff1_reg[4]__0_n_0 ;
  wire \buff1_reg[4]__1_srl3_n_0 ;
  wire \buff1_reg[4]__2_n_0 ;
  wire \buff1_reg[5]__0_n_0 ;
  wire \buff1_reg[5]__1_srl3_n_0 ;
  wire \buff1_reg[5]__2_n_0 ;
  wire \buff1_reg[6]__0_n_0 ;
  wire \buff1_reg[6]__1_srl3_n_0 ;
  wire \buff1_reg[6]__2_n_0 ;
  wire \buff1_reg[7]__0_n_0 ;
  wire \buff1_reg[7]__1_srl3_n_0 ;
  wire \buff1_reg[7]__2_n_0 ;
  wire \buff1_reg[8]__0_n_0 ;
  wire \buff1_reg[8]__1_srl3_n_0 ;
  wire \buff1_reg[8]__2_n_0 ;
  wire \buff1_reg[9]__0_n_0 ;
  wire \buff1_reg[9]__1_srl3_n_0 ;
  wire \buff1_reg[9]__2_n_0 ;
  wire [24:0]buff1_reg__1;
  wire [16:0]\^buff2_reg ;
  wire \buff2_reg[0]__1_n_0 ;
  wire \buff2_reg[0]__2_n_0 ;
  wire \buff2_reg[10]__1_n_0 ;
  wire \buff2_reg[10]__2_n_0 ;
  wire \buff2_reg[11]__1_n_0 ;
  wire \buff2_reg[11]__2_n_0 ;
  wire \buff2_reg[12]__1_n_0 ;
  wire \buff2_reg[12]__2_n_0 ;
  wire \buff2_reg[13]__1_n_0 ;
  wire \buff2_reg[14]__0_n_0 ;
  wire \buff2_reg[15]__0_n_0 ;
  wire \buff2_reg[16]__0_n_0 ;
  wire \buff2_reg[17]__0_n_0 ;
  wire \buff2_reg[1]__1_n_0 ;
  wire \buff2_reg[1]__2_n_0 ;
  wire \buff2_reg[2]__1_n_0 ;
  wire \buff2_reg[2]__2_n_0 ;
  wire \buff2_reg[3]__1_n_0 ;
  wire \buff2_reg[3]__2_n_0 ;
  wire \buff2_reg[4]__1_n_0 ;
  wire \buff2_reg[4]__2_n_0 ;
  wire \buff2_reg[5]__1_n_0 ;
  wire \buff2_reg[5]__2_n_0 ;
  wire \buff2_reg[6]__1_n_0 ;
  wire \buff2_reg[6]__2_n_0 ;
  wire \buff2_reg[7]__1_n_0 ;
  wire \buff2_reg[7]__2_n_0 ;
  wire \buff2_reg[8]__1_n_0 ;
  wire \buff2_reg[8]__2_n_0 ;
  wire \buff2_reg[9]__1_n_0 ;
  wire \buff2_reg[9]__2_n_0 ;
  wire \buff2_reg_n_0_[18] ;
  wire \buff2_reg_n_0_[19] ;
  wire \buff2_reg_n_0_[20] ;
  wire \buff2_reg_n_0_[21] ;
  wire \buff2_reg_n_0_[22] ;
  wire \buff2_reg_n_0_[23] ;
  wire \buff2_reg_n_0_[24] ;
  wire buff2_reg_n_100;
  wire buff2_reg_n_101;
  wire buff2_reg_n_102;
  wire buff2_reg_n_103;
  wire buff2_reg_n_104;
  wire buff2_reg_n_105;
  wire buff2_reg_n_106;
  wire buff2_reg_n_107;
  wire buff2_reg_n_108;
  wire buff2_reg_n_109;
  wire buff2_reg_n_110;
  wire buff2_reg_n_111;
  wire buff2_reg_n_112;
  wire buff2_reg_n_113;
  wire buff2_reg_n_114;
  wire buff2_reg_n_115;
  wire buff2_reg_n_116;
  wire buff2_reg_n_117;
  wire buff2_reg_n_118;
  wire buff2_reg_n_119;
  wire buff2_reg_n_120;
  wire buff2_reg_n_121;
  wire buff2_reg_n_122;
  wire buff2_reg_n_123;
  wire buff2_reg_n_124;
  wire buff2_reg_n_125;
  wire buff2_reg_n_126;
  wire buff2_reg_n_127;
  wire buff2_reg_n_128;
  wire buff2_reg_n_129;
  wire buff2_reg_n_130;
  wire buff2_reg_n_131;
  wire buff2_reg_n_132;
  wire buff2_reg_n_133;
  wire buff2_reg_n_134;
  wire buff2_reg_n_135;
  wire buff2_reg_n_136;
  wire buff2_reg_n_137;
  wire buff2_reg_n_138;
  wire buff2_reg_n_139;
  wire buff2_reg_n_140;
  wire buff2_reg_n_141;
  wire buff2_reg_n_142;
  wire buff2_reg_n_143;
  wire buff2_reg_n_144;
  wire buff2_reg_n_145;
  wire buff2_reg_n_146;
  wire buff2_reg_n_147;
  wire buff2_reg_n_148;
  wire buff2_reg_n_149;
  wire buff2_reg_n_150;
  wire buff2_reg_n_151;
  wire buff2_reg_n_152;
  wire buff2_reg_n_153;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire buff2_reg_n_92;
  wire buff2_reg_n_93;
  wire buff2_reg_n_94;
  wire buff2_reg_n_95;
  wire buff2_reg_n_96;
  wire buff2_reg_n_97;
  wire buff2_reg_n_98;
  wire buff2_reg_n_99;
  wire [24:0]buff3_reg;
  wire buff3_reg__0_n_106;
  wire buff3_reg__0_n_107;
  wire buff3_reg__0_n_108;
  wire buff3_reg__0_n_109;
  wire buff3_reg__0_n_110;
  wire buff3_reg__0_n_111;
  wire buff3_reg__0_n_112;
  wire buff3_reg__0_n_113;
  wire buff3_reg__0_n_114;
  wire buff3_reg__0_n_115;
  wire buff3_reg__0_n_116;
  wire buff3_reg__0_n_117;
  wire buff3_reg__0_n_118;
  wire buff3_reg__0_n_119;
  wire buff3_reg__0_n_120;
  wire buff3_reg__0_n_121;
  wire buff3_reg__0_n_122;
  wire buff3_reg__0_n_123;
  wire buff3_reg__0_n_124;
  wire buff3_reg__0_n_125;
  wire buff3_reg__0_n_126;
  wire buff3_reg__0_n_127;
  wire buff3_reg__0_n_128;
  wire buff3_reg__0_n_129;
  wire buff3_reg__0_n_130;
  wire buff3_reg__0_n_131;
  wire buff3_reg__0_n_132;
  wire buff3_reg__0_n_133;
  wire buff3_reg__0_n_134;
  wire buff3_reg__0_n_135;
  wire buff3_reg__0_n_136;
  wire buff3_reg__0_n_137;
  wire buff3_reg__0_n_138;
  wire buff3_reg__0_n_139;
  wire buff3_reg__0_n_140;
  wire buff3_reg__0_n_141;
  wire buff3_reg__0_n_142;
  wire buff3_reg__0_n_143;
  wire buff3_reg__0_n_144;
  wire buff3_reg__0_n_145;
  wire buff3_reg__0_n_146;
  wire buff3_reg__0_n_147;
  wire buff3_reg__0_n_148;
  wire buff3_reg__0_n_149;
  wire buff3_reg__0_n_150;
  wire buff3_reg__0_n_151;
  wire buff3_reg__0_n_152;
  wire buff3_reg__0_n_153;
  wire buff4_reg__0_n_100;
  wire buff4_reg__0_n_101;
  wire buff4_reg__0_n_102;
  wire buff4_reg__0_n_103;
  wire buff4_reg__0_n_104;
  wire buff4_reg__0_n_105;
  wire buff4_reg__0_n_106;
  wire buff4_reg__0_n_107;
  wire buff4_reg__0_n_108;
  wire buff4_reg__0_n_109;
  wire buff4_reg__0_n_110;
  wire buff4_reg__0_n_111;
  wire buff4_reg__0_n_112;
  wire buff4_reg__0_n_113;
  wire buff4_reg__0_n_114;
  wire buff4_reg__0_n_115;
  wire buff4_reg__0_n_116;
  wire buff4_reg__0_n_117;
  wire buff4_reg__0_n_118;
  wire buff4_reg__0_n_119;
  wire buff4_reg__0_n_120;
  wire buff4_reg__0_n_121;
  wire buff4_reg__0_n_122;
  wire buff4_reg__0_n_123;
  wire buff4_reg__0_n_124;
  wire buff4_reg__0_n_125;
  wire buff4_reg__0_n_126;
  wire buff4_reg__0_n_127;
  wire buff4_reg__0_n_128;
  wire buff4_reg__0_n_129;
  wire buff4_reg__0_n_130;
  wire buff4_reg__0_n_131;
  wire buff4_reg__0_n_132;
  wire buff4_reg__0_n_133;
  wire buff4_reg__0_n_134;
  wire buff4_reg__0_n_135;
  wire buff4_reg__0_n_136;
  wire buff4_reg__0_n_137;
  wire buff4_reg__0_n_138;
  wire buff4_reg__0_n_139;
  wire buff4_reg__0_n_140;
  wire buff4_reg__0_n_141;
  wire buff4_reg__0_n_142;
  wire buff4_reg__0_n_143;
  wire buff4_reg__0_n_144;
  wire buff4_reg__0_n_145;
  wire buff4_reg__0_n_146;
  wire buff4_reg__0_n_147;
  wire buff4_reg__0_n_148;
  wire buff4_reg__0_n_149;
  wire buff4_reg__0_n_150;
  wire buff4_reg__0_n_151;
  wire buff4_reg__0_n_152;
  wire buff4_reg__0_n_153;
  wire buff4_reg__0_n_58;
  wire buff4_reg__0_n_59;
  wire buff4_reg__0_n_60;
  wire buff4_reg__0_n_61;
  wire buff4_reg__0_n_62;
  wire buff4_reg__0_n_63;
  wire buff4_reg__0_n_64;
  wire buff4_reg__0_n_65;
  wire buff4_reg__0_n_66;
  wire buff4_reg__0_n_67;
  wire buff4_reg__0_n_68;
  wire buff4_reg__0_n_69;
  wire buff4_reg__0_n_70;
  wire buff4_reg__0_n_71;
  wire buff4_reg__0_n_72;
  wire buff4_reg__0_n_73;
  wire buff4_reg__0_n_74;
  wire buff4_reg__0_n_75;
  wire buff4_reg__0_n_76;
  wire buff4_reg__0_n_77;
  wire buff4_reg__0_n_78;
  wire buff4_reg__0_n_79;
  wire buff4_reg__0_n_80;
  wire buff4_reg__0_n_81;
  wire buff4_reg__0_n_82;
  wire buff4_reg__0_n_83;
  wire buff4_reg__0_n_84;
  wire buff4_reg__0_n_85;
  wire buff4_reg__0_n_86;
  wire buff4_reg__0_n_87;
  wire buff4_reg__0_n_88;
  wire buff4_reg__0_n_89;
  wire buff4_reg__0_n_90;
  wire buff4_reg__0_n_91;
  wire buff4_reg__0_n_92;
  wire buff4_reg__0_n_93;
  wire buff4_reg__0_n_94;
  wire buff4_reg__0_n_95;
  wire buff4_reg__0_n_96;
  wire buff4_reg__0_n_97;
  wire buff4_reg__0_n_98;
  wire buff4_reg__0_n_99;
  wire buff5_reg__1_n_106;
  wire buff5_reg__1_n_107;
  wire buff5_reg__1_n_108;
  wire buff5_reg__1_n_109;
  wire buff5_reg__1_n_110;
  wire buff5_reg__1_n_111;
  wire buff5_reg__1_n_112;
  wire buff5_reg__1_n_113;
  wire buff5_reg__1_n_114;
  wire buff5_reg__1_n_115;
  wire buff5_reg__1_n_116;
  wire buff5_reg__1_n_117;
  wire buff5_reg__1_n_118;
  wire buff5_reg__1_n_119;
  wire buff5_reg__1_n_120;
  wire buff5_reg__1_n_121;
  wire buff5_reg__1_n_122;
  wire buff5_reg__1_n_123;
  wire buff5_reg__1_n_124;
  wire buff5_reg__1_n_125;
  wire buff5_reg__1_n_126;
  wire buff5_reg__1_n_127;
  wire buff5_reg__1_n_128;
  wire buff5_reg__1_n_129;
  wire buff5_reg__1_n_130;
  wire buff5_reg__1_n_131;
  wire buff5_reg__1_n_132;
  wire buff5_reg__1_n_133;
  wire buff5_reg__1_n_134;
  wire buff5_reg__1_n_135;
  wire buff5_reg__1_n_136;
  wire buff5_reg__1_n_137;
  wire buff5_reg__1_n_138;
  wire buff5_reg__1_n_139;
  wire buff5_reg__1_n_140;
  wire buff5_reg__1_n_141;
  wire buff5_reg__1_n_142;
  wire buff5_reg__1_n_143;
  wire buff5_reg__1_n_144;
  wire buff5_reg__1_n_145;
  wire buff5_reg__1_n_146;
  wire buff5_reg__1_n_147;
  wire buff5_reg__1_n_148;
  wire buff5_reg__1_n_149;
  wire buff5_reg__1_n_150;
  wire buff5_reg__1_n_151;
  wire buff5_reg__1_n_152;
  wire buff5_reg__1_n_153;
  wire buff6_reg__1_n_10;
  wire buff6_reg__1_n_100;
  wire buff6_reg__1_n_101;
  wire buff6_reg__1_n_102;
  wire buff6_reg__1_n_103;
  wire buff6_reg__1_n_104;
  wire buff6_reg__1_n_105;
  wire buff6_reg__1_n_106;
  wire buff6_reg__1_n_107;
  wire buff6_reg__1_n_108;
  wire buff6_reg__1_n_109;
  wire buff6_reg__1_n_11;
  wire buff6_reg__1_n_110;
  wire buff6_reg__1_n_111;
  wire buff6_reg__1_n_112;
  wire buff6_reg__1_n_113;
  wire buff6_reg__1_n_114;
  wire buff6_reg__1_n_115;
  wire buff6_reg__1_n_116;
  wire buff6_reg__1_n_117;
  wire buff6_reg__1_n_118;
  wire buff6_reg__1_n_119;
  wire buff6_reg__1_n_12;
  wire buff6_reg__1_n_120;
  wire buff6_reg__1_n_121;
  wire buff6_reg__1_n_122;
  wire buff6_reg__1_n_123;
  wire buff6_reg__1_n_124;
  wire buff6_reg__1_n_125;
  wire buff6_reg__1_n_126;
  wire buff6_reg__1_n_127;
  wire buff6_reg__1_n_128;
  wire buff6_reg__1_n_129;
  wire buff6_reg__1_n_13;
  wire buff6_reg__1_n_130;
  wire buff6_reg__1_n_131;
  wire buff6_reg__1_n_132;
  wire buff6_reg__1_n_133;
  wire buff6_reg__1_n_134;
  wire buff6_reg__1_n_135;
  wire buff6_reg__1_n_136;
  wire buff6_reg__1_n_137;
  wire buff6_reg__1_n_138;
  wire buff6_reg__1_n_139;
  wire buff6_reg__1_n_14;
  wire buff6_reg__1_n_140;
  wire buff6_reg__1_n_141;
  wire buff6_reg__1_n_142;
  wire buff6_reg__1_n_143;
  wire buff6_reg__1_n_144;
  wire buff6_reg__1_n_145;
  wire buff6_reg__1_n_146;
  wire buff6_reg__1_n_147;
  wire buff6_reg__1_n_148;
  wire buff6_reg__1_n_149;
  wire buff6_reg__1_n_15;
  wire buff6_reg__1_n_150;
  wire buff6_reg__1_n_151;
  wire buff6_reg__1_n_152;
  wire buff6_reg__1_n_153;
  wire buff6_reg__1_n_16;
  wire buff6_reg__1_n_17;
  wire buff6_reg__1_n_18;
  wire buff6_reg__1_n_19;
  wire buff6_reg__1_n_20;
  wire buff6_reg__1_n_21;
  wire buff6_reg__1_n_22;
  wire buff6_reg__1_n_23;
  wire buff6_reg__1_n_58;
  wire buff6_reg__1_n_59;
  wire buff6_reg__1_n_6;
  wire buff6_reg__1_n_60;
  wire buff6_reg__1_n_61;
  wire buff6_reg__1_n_62;
  wire buff6_reg__1_n_63;
  wire buff6_reg__1_n_64;
  wire buff6_reg__1_n_65;
  wire buff6_reg__1_n_66;
  wire buff6_reg__1_n_67;
  wire buff6_reg__1_n_68;
  wire buff6_reg__1_n_69;
  wire buff6_reg__1_n_7;
  wire buff6_reg__1_n_70;
  wire buff6_reg__1_n_71;
  wire buff6_reg__1_n_72;
  wire buff6_reg__1_n_73;
  wire buff6_reg__1_n_74;
  wire buff6_reg__1_n_75;
  wire buff6_reg__1_n_76;
  wire buff6_reg__1_n_77;
  wire buff6_reg__1_n_78;
  wire buff6_reg__1_n_79;
  wire buff6_reg__1_n_8;
  wire buff6_reg__1_n_80;
  wire buff6_reg__1_n_81;
  wire buff6_reg__1_n_82;
  wire buff6_reg__1_n_83;
  wire buff6_reg__1_n_84;
  wire buff6_reg__1_n_85;
  wire buff6_reg__1_n_86;
  wire buff6_reg__1_n_87;
  wire buff6_reg__1_n_88;
  wire buff6_reg__1_n_89;
  wire buff6_reg__1_n_9;
  wire buff6_reg__1_n_90;
  wire buff6_reg__1_n_91;
  wire buff6_reg__1_n_92;
  wire buff6_reg__1_n_93;
  wire buff6_reg__1_n_94;
  wire buff6_reg__1_n_95;
  wire buff6_reg__1_n_96;
  wire buff6_reg__1_n_97;
  wire buff6_reg__1_n_98;
  wire buff6_reg__1_n_99;
  wire [87:51]buff7_reg;
  wire buff7_reg__2_n_58;
  wire buff7_reg__2_n_59;
  wire buff7_reg__2_n_60;
  wire buff7_reg__2_n_61;
  wire buff7_reg__2_n_62;
  wire buff7_reg__2_n_63;
  wire buff7_reg__2_n_64;
  wire buff7_reg__2_n_65;
  wire buff7_reg__2_n_66;
  wire buff7_reg__2_n_67;
  wire buff7_reg__2_n_68;
  wire \buff8_reg_n_0_[51] ;
  wire \buff8_reg_n_0_[52] ;
  wire \buff8_reg_n_0_[53] ;
  wire \buff8_reg_n_0_[54] ;
  wire \buff8_reg_n_0_[55] ;
  wire \buff8_reg_n_0_[56] ;
  wire \buff8_reg_n_0_[57] ;
  wire \buff8_reg_n_0_[58] ;
  wire \buff8_reg_n_0_[59] ;
  wire \buff8_reg_n_0_[60] ;
  wire \buff8_reg_n_0_[61] ;
  wire \buff8_reg_n_0_[62] ;
  wire \buff8_reg_n_0_[63] ;
  wire \buff8_reg_n_0_[64] ;
  wire \buff8_reg_n_0_[65] ;
  wire \buff8_reg_n_0_[66] ;
  wire \buff8_reg_n_0_[67] ;
  wire \buff8_reg_n_0_[68] ;
  wire \buff8_reg_n_0_[69] ;
  wire \buff8_reg_n_0_[70] ;
  wire \buff8_reg_n_0_[71] ;
  wire \buff8_reg_n_0_[72] ;
  wire \buff8_reg_n_0_[73] ;
  wire \buff8_reg_n_0_[74] ;
  wire \buff8_reg_n_0_[75] ;
  wire \buff8_reg_n_0_[76] ;
  wire \buff8_reg_n_0_[77] ;
  wire \buff8_reg_n_0_[78] ;
  wire \buff8_reg_n_0_[79] ;
  wire \buff8_reg_n_0_[80] ;
  wire \buff8_reg_n_0_[81] ;
  wire \buff8_reg_n_0_[82] ;
  wire \buff8_reg_n_0_[83] ;
  wire \buff8_reg_n_0_[84] ;
  wire \buff8_reg_n_0_[85] ;
  wire \buff8_reg_n_0_[86] ;
  wire \buff8_reg_n_0_[87] ;
  wire grp_fu_308_ce;
  (* RTL_KEEP = "true" *) wire [28:0]in0;
  (* RTL_KEEP = "true" *) wire n_0_0;
  (* RTL_KEEP = "true" *) wire n_0_1;
  (* RTL_KEEP = "true" *) wire n_0_10;
  (* RTL_KEEP = "true" *) wire n_0_11;
  (* RTL_KEEP = "true" *) wire n_0_12;
  (* RTL_KEEP = "true" *) wire n_0_13;
  (* RTL_KEEP = "true" *) wire n_0_14;
  (* RTL_KEEP = "true" *) wire n_0_15;
  (* RTL_KEEP = "true" *) wire n_0_16;
  (* RTL_KEEP = "true" *) wire n_0_17;
  (* RTL_KEEP = "true" *) wire n_0_18;
  (* RTL_KEEP = "true" *) wire n_0_19;
  (* RTL_KEEP = "true" *) wire n_0_2;
  (* RTL_KEEP = "true" *) wire n_0_20;
  (* RTL_KEEP = "true" *) wire n_0_21;
  (* RTL_KEEP = "true" *) wire n_0_22;
  (* RTL_KEEP = "true" *) wire n_0_23;
  (* RTL_KEEP = "true" *) wire n_0_24;
  (* RTL_KEEP = "true" *) wire n_0_25;
  (* RTL_KEEP = "true" *) wire n_0_26;
  (* RTL_KEEP = "true" *) wire n_0_27;
  (* RTL_KEEP = "true" *) wire n_0_28;
  (* RTL_KEEP = "true" *) wire n_0_29;
  (* RTL_KEEP = "true" *) wire n_0_3;
  (* RTL_KEEP = "true" *) wire n_0_30;
  (* RTL_KEEP = "true" *) wire n_0_31;
  (* RTL_KEEP = "true" *) wire n_0_32;
  (* RTL_KEEP = "true" *) wire n_0_33;
  (* RTL_KEEP = "true" *) wire n_0_34;
  (* RTL_KEEP = "true" *) wire n_0_35;
  (* RTL_KEEP = "true" *) wire n_0_36;
  (* RTL_KEEP = "true" *) wire n_0_37;
  (* RTL_KEEP = "true" *) wire n_0_38;
  (* RTL_KEEP = "true" *) wire n_0_39;
  (* RTL_KEEP = "true" *) wire n_0_4;
  (* RTL_KEEP = "true" *) wire n_0_40;
  (* RTL_KEEP = "true" *) wire n_0_41;
  (* RTL_KEEP = "true" *) wire n_0_42;
  (* RTL_KEEP = "true" *) wire n_0_43;
  (* RTL_KEEP = "true" *) wire n_0_44;
  (* RTL_KEEP = "true" *) wire n_0_45;
  (* RTL_KEEP = "true" *) wire n_0_46;
  (* RTL_KEEP = "true" *) wire n_0_47;
  (* RTL_KEEP = "true" *) wire n_0_48;
  (* RTL_KEEP = "true" *) wire n_0_49;
  (* RTL_KEEP = "true" *) wire n_0_5;
  (* RTL_KEEP = "true" *) wire n_0_50;
  (* RTL_KEEP = "true" *) wire n_0_51;
  (* RTL_KEEP = "true" *) wire n_0_52;
  (* RTL_KEEP = "true" *) wire n_0_53;
  (* RTL_KEEP = "true" *) wire n_0_54;
  (* RTL_KEEP = "true" *) wire n_0_55;
  (* RTL_KEEP = "true" *) wire n_0_56;
  (* RTL_KEEP = "true" *) wire n_0_57;
  (* RTL_KEEP = "true" *) wire n_0_58;
  (* RTL_KEEP = "true" *) wire n_0_59;
  (* RTL_KEEP = "true" *) wire n_0_6;
  (* RTL_KEEP = "true" *) wire n_0_7;
  (* RTL_KEEP = "true" *) wire n_0_8;
  (* RTL_KEEP = "true" *) wire n_0_9;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff3_reg__0_P_UNCONNECTED;
  wire NLW_buff4_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff5_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff5_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff5_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff5_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff5_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff5_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff5_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff5_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff5_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff5_reg__1_P_UNCONNECTED;
  wire NLW_buff6_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff6_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff6_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff6_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff6_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff6_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff6_reg__1_ACOUT_UNCONNECTED;
  wire [3:0]NLW_buff6_reg__1_CARRYOUT_UNCONNECTED;
  wire NLW_buff7_reg__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff7_reg__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff7_reg__2_OVERFLOW_UNCONNECTED;
  wire NLW_buff7_reg__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff7_reg__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff7_reg__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff7_reg__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff7_reg__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff7_reg__2_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff7_reg__2_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_59),
        .Q(\a_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_reg0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_49),
        .Q(\a_reg0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \a_reg0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_48),
        .Q(\a_reg0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \a_reg0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_47),
        .Q(\a_reg0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \a_reg0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_46),
        .Q(\a_reg0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \a_reg0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_45),
        .Q(\a_reg0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \a_reg0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_44),
        .Q(\a_reg0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \a_reg0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_43),
        .Q(\a_reg0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_42),
        .Q(\a_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_41),
        .Q(\a_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_40),
        .Q(\a_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_58),
        .Q(\a_reg0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_39),
        .Q(\a_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_38),
        .Q(\a_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_37),
        .Q(\a_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_36),
        .Q(\a_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_35),
        .Q(\a_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_34),
        .Q(\a_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_33),
        .Q(\a_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_32),
        .Q(\a_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_31),
        .Q(\a_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_30),
        .Q(\a_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \a_reg0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_57),
        .Q(\a_reg0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_29),
        .Q(\a_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_28),
        .Q(\a_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \a_reg0_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_27),
        .Q(\a_reg0_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \a_reg0_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_26),
        .Q(\a_reg0_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \a_reg0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_56),
        .Q(\a_reg0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_reg0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_55),
        .Q(\a_reg0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_reg0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_54),
        .Q(\a_reg0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_reg0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_53),
        .Q(\a_reg0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_reg0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_52),
        .Q(\a_reg0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \a_reg0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_51),
        .Q(\a_reg0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \a_reg0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_50),
        .Q(\a_reg0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_12),
        .Q(\b_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_2),
        .Q(\b_reg0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_1),
        .Q(\b_reg0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_0),
        .Q(\b_reg0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[0]),
        .Q(\b_reg0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[1]),
        .Q(\b_reg0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[2]),
        .Q(\b_reg0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[3]),
        .Q(\b_reg0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[4]),
        .Q(\b_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[5]),
        .Q(\b_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[6]),
        .Q(\b_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_11),
        .Q(\b_reg0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[7]),
        .Q(\b_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[8]),
        .Q(\b_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[9]),
        .Q(\b_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[10]),
        .Q(\b_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[11]),
        .Q(\b_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[12]),
        .Q(\b_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[13]),
        .Q(\b_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[14]),
        .Q(\b_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[15]),
        .Q(\b_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \b_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[16]),
        .Q(\b_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_10),
        .Q(\b_reg0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_reg0_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[17]),
        .Q(\b_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \b_reg0_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[18]),
        .Q(\b_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \b_reg0_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[19]),
        .Q(\b_reg0_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \b_reg0_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[20]),
        .Q(\b_reg0_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \b_reg0_reg[34] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[21]),
        .Q(\b_reg0_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \b_reg0_reg[35] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[22]),
        .Q(\b_reg0_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \b_reg0_reg[36] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[23]),
        .Q(\b_reg0_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \b_reg0_reg[37] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[24]),
        .Q(\b_reg0_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \b_reg0_reg[38] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[25]),
        .Q(\b_reg0_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \b_reg0_reg[39] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[26]),
        .Q(\b_reg0_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_9),
        .Q(\b_reg0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_reg0_reg[40] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[27]),
        .Q(\b_reg0_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \b_reg0_reg[41] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[28]),
        .Q(\b_reg0_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_8),
        .Q(\b_reg0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_7),
        .Q(\b_reg0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_6),
        .Q(\b_reg0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_5),
        .Q(\b_reg0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_4),
        .Q(\b_reg0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_3),
        .Q(\b_reg0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[17] ),
        .Q(\buff0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[0] ),
        .Q(buff0_reg__2[0]),
        .R(1'b0));
  FDRE \buff0_reg[0]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[17] ),
        .Q(\buff0_reg[0]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[27] ),
        .Q(\buff0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[10] ),
        .Q(buff0_reg__2[10]),
        .R(1'b0));
  FDRE \buff0_reg[10]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[27] ),
        .Q(\buff0_reg[10]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[28] ),
        .Q(\buff0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[11] ),
        .Q(buff0_reg__2[11]),
        .R(1'b0));
  FDRE \buff0_reg[11]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[28] ),
        .Q(\buff0_reg[11]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[29] ),
        .Q(\buff0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[12] ),
        .Q(buff0_reg__2[12]),
        .R(1'b0));
  FDRE \buff0_reg[12]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[29] ),
        .Q(\buff0_reg[12]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[30] ),
        .Q(\buff0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[13] ),
        .Q(buff0_reg__2[13]),
        .R(1'b0));
  FDRE \buff0_reg[13]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[30] ),
        .Q(\buff0_reg[13]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[31] ),
        .Q(\buff0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[14] ),
        .Q(buff0_reg__2[14]),
        .R(1'b0));
  FDRE \buff0_reg[14]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[31] ),
        .Q(\buff0_reg[14]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[32] ),
        .Q(\buff0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[15] ),
        .Q(buff0_reg__2[15]),
        .R(1'b0));
  FDRE \buff0_reg[15]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[32] ),
        .Q(\buff0_reg[15]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[33] ),
        .Q(\buff0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[16] ),
        .Q(buff0_reg__2[16]),
        .R(1'b0));
  FDRE \buff0_reg[16]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[33] ),
        .Q(\buff0_reg[16]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[17]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[34] ),
        .Q(\buff0_reg[17]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[35] ),
        .Q(\buff0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \buff0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[36] ),
        .Q(\buff0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[18] ),
        .Q(\buff0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[1] ),
        .Q(buff0_reg__2[1]),
        .R(1'b0));
  FDRE \buff0_reg[1]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[18] ),
        .Q(\buff0_reg[1]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[37] ),
        .Q(\buff0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \buff0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[38] ),
        .Q(\buff0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \buff0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[39] ),
        .Q(\buff0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \buff0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[40] ),
        .Q(\buff0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \buff0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[41] ),
        .Q(\buff0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[19] ),
        .Q(\buff0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[2] ),
        .Q(buff0_reg__2[2]),
        .R(1'b0));
  FDRE \buff0_reg[2]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[19] ),
        .Q(\buff0_reg[2]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[20] ),
        .Q(\buff0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[3] ),
        .Q(buff0_reg__2[3]),
        .R(1'b0));
  FDRE \buff0_reg[3]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[20] ),
        .Q(\buff0_reg[3]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[21] ),
        .Q(\buff0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[4] ),
        .Q(buff0_reg__2[4]),
        .R(1'b0));
  FDRE \buff0_reg[4]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[21] ),
        .Q(\buff0_reg[4]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[22] ),
        .Q(\buff0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[5] ),
        .Q(buff0_reg__2[5]),
        .R(1'b0));
  FDRE \buff0_reg[5]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[22] ),
        .Q(\buff0_reg[5]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[23] ),
        .Q(\buff0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[6] ),
        .Q(buff0_reg__2[6]),
        .R(1'b0));
  FDRE \buff0_reg[6]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[23] ),
        .Q(\buff0_reg[6]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[24] ),
        .Q(\buff0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[7] ),
        .Q(buff0_reg__2[7]),
        .R(1'b0));
  FDRE \buff0_reg[7]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[24] ),
        .Q(\buff0_reg[7]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[25] ),
        .Q(\buff0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[8] ),
        .Q(buff0_reg__2[8]),
        .R(1'b0));
  FDRE \buff0_reg[8]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[25] ),
        .Q(\buff0_reg[8]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[26] ),
        .Q(\buff0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[9] ),
        .Q(buff0_reg__2[9]),
        .R(1'b0));
  FDRE \buff0_reg[9]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[26] ),
        .Q(\buff0_reg[9]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[0]__1_n_0 ),
        .Q(buff1_reg__1[0]),
        .R(1'b0));
  FDRE \buff1_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[0] ),
        .Q(\buff1_reg[0]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[0]__1_srl3 " *) 
  SRL16E \buff1_reg[0]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_25),
        .Q(\buff1_reg[0]__1_srl3_n_0 ));
  FDRE \buff1_reg[0]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[0]),
        .Q(\buff1_reg[0]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[10]__1_n_0 ),
        .Q(buff1_reg__1[10]),
        .R(1'b0));
  FDRE \buff1_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[10] ),
        .Q(\buff1_reg[10]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[10]__1_srl3 " *) 
  SRL16E \buff1_reg[10]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_15),
        .Q(\buff1_reg[10]__1_srl3_n_0 ));
  FDRE \buff1_reg[10]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[10]),
        .Q(\buff1_reg[10]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[11]__1_n_0 ),
        .Q(buff1_reg__1[11]),
        .R(1'b0));
  FDRE \buff1_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[11] ),
        .Q(\buff1_reg[11]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[11]__1_srl3 " *) 
  SRL16E \buff1_reg[11]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_14),
        .Q(\buff1_reg[11]__1_srl3_n_0 ));
  FDRE \buff1_reg[11]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[11]),
        .Q(\buff1_reg[11]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[12]__1_n_0 ),
        .Q(buff1_reg__1[12]),
        .R(1'b0));
  FDRE \buff1_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[12] ),
        .Q(\buff1_reg[12]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[12]__1_srl3 " *) 
  SRL16E \buff1_reg[12]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_13),
        .Q(\buff1_reg[12]__1_srl3_n_0 ));
  FDRE \buff1_reg[12]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[12]),
        .Q(\buff1_reg[12]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[13]__1_n_0 ),
        .Q(buff1_reg__1[13]),
        .R(1'b0));
  FDRE \buff1_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[13] ),
        .Q(\buff1_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[13]),
        .Q(\buff1_reg[13]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[14]__1_n_0 ),
        .Q(buff1_reg__1[14]),
        .R(1'b0));
  FDRE \buff1_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[14] ),
        .Q(\buff1_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[14]),
        .Q(\buff1_reg[14]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[15]__1_n_0 ),
        .Q(buff1_reg__1[15]),
        .R(1'b0));
  FDRE \buff1_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[15] ),
        .Q(\buff1_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[15]),
        .Q(\buff1_reg[15]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[16]__1_n_0 ),
        .Q(buff1_reg__1[16]),
        .R(1'b0));
  FDRE \buff1_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[16] ),
        .Q(\buff1_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[16]),
        .Q(\buff1_reg[16]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[17]__1_n_0 ),
        .Q(buff1_reg__1[17]),
        .R(1'b0));
  FDRE \buff1_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[18] ),
        .Q(buff1_reg__1[18]),
        .R(1'b0));
  FDRE \buff1_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[19] ),
        .Q(buff1_reg__1[19]),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[1]__1_n_0 ),
        .Q(buff1_reg__1[1]),
        .R(1'b0));
  FDRE \buff1_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[1] ),
        .Q(\buff1_reg[1]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[1]__1_srl3 " *) 
  SRL16E \buff1_reg[1]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_24),
        .Q(\buff1_reg[1]__1_srl3_n_0 ));
  FDRE \buff1_reg[1]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[1]),
        .Q(\buff1_reg[1]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[20] ),
        .Q(buff1_reg__1[20]),
        .R(1'b0));
  FDRE \buff1_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[21] ),
        .Q(buff1_reg__1[21]),
        .R(1'b0));
  FDRE \buff1_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[22] ),
        .Q(buff1_reg__1[22]),
        .R(1'b0));
  FDRE \buff1_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[23] ),
        .Q(buff1_reg__1[23]),
        .R(1'b0));
  FDRE \buff1_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[24] ),
        .Q(buff1_reg__1[24]),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[2]__1_n_0 ),
        .Q(buff1_reg__1[2]),
        .R(1'b0));
  FDRE \buff1_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[2] ),
        .Q(\buff1_reg[2]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[2]__1_srl3 " *) 
  SRL16E \buff1_reg[2]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_23),
        .Q(\buff1_reg[2]__1_srl3_n_0 ));
  FDRE \buff1_reg[2]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[2]),
        .Q(\buff1_reg[2]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[3]__1_n_0 ),
        .Q(buff1_reg__1[3]),
        .R(1'b0));
  FDRE \buff1_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[3] ),
        .Q(\buff1_reg[3]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[3]__1_srl3 " *) 
  SRL16E \buff1_reg[3]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_22),
        .Q(\buff1_reg[3]__1_srl3_n_0 ));
  FDRE \buff1_reg[3]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[3]),
        .Q(\buff1_reg[3]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[4]__1_n_0 ),
        .Q(buff1_reg__1[4]),
        .R(1'b0));
  FDRE \buff1_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[4] ),
        .Q(\buff1_reg[4]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[4]__1_srl3 " *) 
  SRL16E \buff1_reg[4]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_21),
        .Q(\buff1_reg[4]__1_srl3_n_0 ));
  FDRE \buff1_reg[4]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[4]),
        .Q(\buff1_reg[4]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[5]__1_n_0 ),
        .Q(buff1_reg__1[5]),
        .R(1'b0));
  FDRE \buff1_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[5] ),
        .Q(\buff1_reg[5]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[5]__1_srl3 " *) 
  SRL16E \buff1_reg[5]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_20),
        .Q(\buff1_reg[5]__1_srl3_n_0 ));
  FDRE \buff1_reg[5]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[5]),
        .Q(\buff1_reg[5]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[6]__1_n_0 ),
        .Q(buff1_reg__1[6]),
        .R(1'b0));
  FDRE \buff1_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[6] ),
        .Q(\buff1_reg[6]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[6]__1_srl3 " *) 
  SRL16E \buff1_reg[6]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_19),
        .Q(\buff1_reg[6]__1_srl3_n_0 ));
  FDRE \buff1_reg[6]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[6]),
        .Q(\buff1_reg[6]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[7]__1_n_0 ),
        .Q(buff1_reg__1[7]),
        .R(1'b0));
  FDRE \buff1_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[7] ),
        .Q(\buff1_reg[7]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[7]__1_srl3 " *) 
  SRL16E \buff1_reg[7]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_18),
        .Q(\buff1_reg[7]__1_srl3_n_0 ));
  FDRE \buff1_reg[7]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[7]),
        .Q(\buff1_reg[7]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[8]__1_n_0 ),
        .Q(buff1_reg__1[8]),
        .R(1'b0));
  FDRE \buff1_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[8] ),
        .Q(\buff1_reg[8]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[8]__1_srl3 " *) 
  SRL16E \buff1_reg[8]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_17),
        .Q(\buff1_reg[8]__1_srl3_n_0 ));
  FDRE \buff1_reg[8]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[8]),
        .Q(\buff1_reg[8]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[9]__1_n_0 ),
        .Q(buff1_reg__1[9]),
        .R(1'b0));
  FDRE \buff1_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[9] ),
        .Q(\buff1_reg[9]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[9]__1_srl3 " *) 
  SRL16E \buff1_reg[9]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_16),
        .Q(\buff1_reg[9]__1_srl3_n_0 ));
  FDRE \buff1_reg[9]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[9]),
        .Q(\buff1_reg[9]__2_n_0 ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_43,n_0_44,n_0_45,n_0_46,n_0_47,n_0_48,n_0_49,n_0_50,n_0_51,n_0_52,n_0_53,n_0_54,n_0_55,n_0_56,n_0_57,n_0_58,n_0_59}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[3:0],n_0_0,n_0_1,n_0_2,n_0_3,n_0_4,n_0_5,n_0_6,n_0_7,n_0_8,n_0_9,n_0_10,n_0_11,n_0_12}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,buff2_reg_n_92,buff2_reg_n_93,buff2_reg_n_94,buff2_reg_n_95,buff2_reg_n_96,buff2_reg_n_97,buff2_reg_n_98,buff2_reg_n_99,buff2_reg_n_100,buff2_reg_n_101,buff2_reg_n_102,buff2_reg_n_103,buff2_reg_n_104,buff2_reg_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff2_reg_n_106,buff2_reg_n_107,buff2_reg_n_108,buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[0]__2_n_0 ),
        .Q(\^buff2_reg [0]),
        .R(1'b0));
  FDRE \buff2_reg[0]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[0]),
        .Q(\buff2_reg[0]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[0]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[0]__1_srl3_n_0 ),
        .Q(\buff2_reg[0]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[10]__2_n_0 ),
        .Q(\^buff2_reg [10]),
        .R(1'b0));
  FDRE \buff2_reg[10]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[10]),
        .Q(\buff2_reg[10]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[10]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[10]__1_srl3_n_0 ),
        .Q(\buff2_reg[10]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[11]__2_n_0 ),
        .Q(\^buff2_reg [11]),
        .R(1'b0));
  FDRE \buff2_reg[11]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[11]),
        .Q(\buff2_reg[11]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[11]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[11]__1_srl3_n_0 ),
        .Q(\buff2_reg[11]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[12]__2_n_0 ),
        .Q(\^buff2_reg [12]),
        .R(1'b0));
  FDRE \buff2_reg[12]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[12]),
        .Q(\buff2_reg[12]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[12]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[12]__1_srl3_n_0 ),
        .Q(\buff2_reg[12]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[13]__2_n_0 ),
        .Q(\^buff2_reg [13]),
        .R(1'b0));
  FDRE \buff2_reg[13]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[13]),
        .Q(\buff2_reg[13]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[14]__1_n_0 ),
        .Q(\^buff2_reg [14]),
        .R(1'b0));
  FDRE \buff2_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[14]),
        .Q(\buff2_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[15]__1_n_0 ),
        .Q(\^buff2_reg [15]),
        .R(1'b0));
  FDRE \buff2_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[15]),
        .Q(\buff2_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[16]__1_n_0 ),
        .Q(\^buff2_reg [16]),
        .R(1'b0));
  FDRE \buff2_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[16]),
        .Q(\buff2_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[17]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[17]),
        .Q(\buff2_reg[17]__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[18]),
        .Q(\buff2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \buff2_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[19]),
        .Q(\buff2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \buff2_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[1]__2_n_0 ),
        .Q(\^buff2_reg [1]),
        .R(1'b0));
  FDRE \buff2_reg[1]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[1]),
        .Q(\buff2_reg[1]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[1]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[1]__1_srl3_n_0 ),
        .Q(\buff2_reg[1]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[20]),
        .Q(\buff2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \buff2_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[21]),
        .Q(\buff2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \buff2_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[22]),
        .Q(\buff2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \buff2_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[23]),
        .Q(\buff2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \buff2_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[24]),
        .Q(\buff2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \buff2_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[2]__2_n_0 ),
        .Q(\^buff2_reg [2]),
        .R(1'b0));
  FDRE \buff2_reg[2]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[2]),
        .Q(\buff2_reg[2]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[2]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[2]__1_srl3_n_0 ),
        .Q(\buff2_reg[2]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[3]__2_n_0 ),
        .Q(\^buff2_reg [3]),
        .R(1'b0));
  FDRE \buff2_reg[3]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[3]),
        .Q(\buff2_reg[3]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[3]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[3]__1_srl3_n_0 ),
        .Q(\buff2_reg[3]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[4]__2_n_0 ),
        .Q(\^buff2_reg [4]),
        .R(1'b0));
  FDRE \buff2_reg[4]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[4]),
        .Q(\buff2_reg[4]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[4]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[4]__1_srl3_n_0 ),
        .Q(\buff2_reg[4]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[5]__2_n_0 ),
        .Q(\^buff2_reg [5]),
        .R(1'b0));
  FDRE \buff2_reg[5]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[5]),
        .Q(\buff2_reg[5]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[5]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[5]__1_srl3_n_0 ),
        .Q(\buff2_reg[5]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[6]__2_n_0 ),
        .Q(\^buff2_reg [6]),
        .R(1'b0));
  FDRE \buff2_reg[6]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[6]),
        .Q(\buff2_reg[6]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[6]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[6]__1_srl3_n_0 ),
        .Q(\buff2_reg[6]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[7]__2_n_0 ),
        .Q(\^buff2_reg [7]),
        .R(1'b0));
  FDRE \buff2_reg[7]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[7]),
        .Q(\buff2_reg[7]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[7]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[7]__1_srl3_n_0 ),
        .Q(\buff2_reg[7]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[8]__2_n_0 ),
        .Q(\^buff2_reg [8]),
        .R(1'b0));
  FDRE \buff2_reg[8]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[8]),
        .Q(\buff2_reg[8]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[8]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[8]__1_srl3_n_0 ),
        .Q(\buff2_reg[8]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[9]__2_n_0 ),
        .Q(\^buff2_reg [9]),
        .R(1'b0));
  FDRE \buff2_reg[9]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[9]),
        .Q(\buff2_reg[9]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[9]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[9]__1_srl3_n_0 ),
        .Q(\buff2_reg[9]__2_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[0]__1_n_0 ),
        .Q(buff3_reg[0]),
        .R(1'b0));
  FDRE \buff3_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[10]__1_n_0 ),
        .Q(buff3_reg[10]),
        .R(1'b0));
  FDRE \buff3_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[11]__1_n_0 ),
        .Q(buff3_reg[11]),
        .R(1'b0));
  FDRE \buff3_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[12]__1_n_0 ),
        .Q(buff3_reg[12]),
        .R(1'b0));
  FDRE \buff3_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[13]__1_n_0 ),
        .Q(buff3_reg[13]),
        .R(1'b0));
  FDRE \buff3_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[14]__0_n_0 ),
        .Q(buff3_reg[14]),
        .R(1'b0));
  FDRE \buff3_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[15]__0_n_0 ),
        .Q(buff3_reg[15]),
        .R(1'b0));
  FDRE \buff3_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[16]__0_n_0 ),
        .Q(buff3_reg[16]),
        .R(1'b0));
  FDRE \buff3_reg[17]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[17]__0_n_0 ),
        .Q(buff3_reg[17]),
        .R(1'b0));
  FDRE \buff3_reg[18]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[18] ),
        .Q(buff3_reg[18]),
        .R(1'b0));
  FDRE \buff3_reg[19]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[19] ),
        .Q(buff3_reg[19]),
        .R(1'b0));
  FDRE \buff3_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[1]__1_n_0 ),
        .Q(buff3_reg[1]),
        .R(1'b0));
  FDRE \buff3_reg[20]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[20] ),
        .Q(buff3_reg[20]),
        .R(1'b0));
  FDRE \buff3_reg[21]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[21] ),
        .Q(buff3_reg[21]),
        .R(1'b0));
  FDRE \buff3_reg[22]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[22] ),
        .Q(buff3_reg[22]),
        .R(1'b0));
  FDRE \buff3_reg[23]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[23] ),
        .Q(buff3_reg[23]),
        .R(1'b0));
  FDRE \buff3_reg[24]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[24] ),
        .Q(buff3_reg[24]),
        .R(1'b0));
  FDRE \buff3_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[2]__1_n_0 ),
        .Q(buff3_reg[2]),
        .R(1'b0));
  FDRE \buff3_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[3]__1_n_0 ),
        .Q(buff3_reg[3]),
        .R(1'b0));
  FDRE \buff3_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[4]__1_n_0 ),
        .Q(buff3_reg[4]),
        .R(1'b0));
  FDRE \buff3_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[5]__1_n_0 ),
        .Q(buff3_reg[5]),
        .R(1'b0));
  FDRE \buff3_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[6]__1_n_0 ),
        .Q(buff3_reg[6]),
        .R(1'b0));
  FDRE \buff3_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[7]__1_n_0 ),
        .Q(buff3_reg[7]),
        .R(1'b0));
  FDRE \buff3_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[8]__1_n_0 ),
        .Q(buff3_reg[8]),
        .R(1'b0));
  FDRE \buff3_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[9]__1_n_0 ),
        .Q(buff3_reg[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__0
       (.A({\b_reg0_reg_n_0_[41] ,\b_reg0_reg_n_0_[41] ,\b_reg0_reg_n_0_[41] ,\b_reg0_reg_n_0_[41] ,\b_reg0_reg_n_0_[41] ,\b_reg0_reg_n_0_[41] ,\b_reg0_reg_n_0_[40] ,\b_reg0_reg_n_0_[39] ,\b_reg0_reg_n_0_[38] ,\b_reg0_reg_n_0_[37] ,\b_reg0_reg_n_0_[36] ,\b_reg0_reg_n_0_[35] ,\b_reg0_reg_n_0_[34] ,\b_reg0_reg_n_0_[33] ,\b_reg0_reg_n_0_[32] ,\b_reg0_reg_n_0_[31] ,\b_reg0_reg_n_0_[30] ,\b_reg0_reg_n_0_[29] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[26] ,\b_reg0_reg_n_0_[25] ,\b_reg0_reg_n_0_[24] ,\b_reg0_reg_n_0_[23] ,\b_reg0_reg_n_0_[22] ,\b_reg0_reg_n_0_[21] ,\b_reg0_reg_n_0_[20] ,\b_reg0_reg_n_0_[19] ,\b_reg0_reg_n_0_[18] ,\b_reg0_reg_n_0_[17] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\a_reg0_reg_n_0_[16] ,\a_reg0_reg_n_0_[15] ,\a_reg0_reg_n_0_[14] ,\a_reg0_reg_n_0_[13] ,\a_reg0_reg_n_0_[12] ,\a_reg0_reg_n_0_[11] ,\a_reg0_reg_n_0_[10] ,\a_reg0_reg_n_0_[9] ,\a_reg0_reg_n_0_[8] ,\a_reg0_reg_n_0_[7] ,\a_reg0_reg_n_0_[6] ,\a_reg0_reg_n_0_[5] ,\a_reg0_reg_n_0_[4] ,\a_reg0_reg_n_0_[3] ,\a_reg0_reg_n_0_[2] ,\a_reg0_reg_n_0_[1] ,\a_reg0_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff3_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg_n_106,buff2_reg_n_107,buff2_reg_n_108,buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153}),
        .PCOUT({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff0_reg_n_0_[16] ,\buff0_reg_n_0_[15] ,\buff0_reg_n_0_[14] ,\buff0_reg_n_0_[13] ,\buff0_reg_n_0_[12] ,\buff0_reg_n_0_[11] ,\buff0_reg_n_0_[10] ,\buff0_reg_n_0_[9] ,\buff0_reg_n_0_[8] ,\buff0_reg_n_0_[7] ,\buff0_reg_n_0_[6] ,\buff0_reg_n_0_[5] ,\buff0_reg_n_0_[4] ,\buff0_reg_n_0_[3] ,\buff0_reg_n_0_[2] ,\buff0_reg_n_0_[1] ,\buff0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff4_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,buff0_reg__2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff4_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff4_reg__0_n_58,buff4_reg__0_n_59,buff4_reg__0_n_60,buff4_reg__0_n_61,buff4_reg__0_n_62,buff4_reg__0_n_63,buff4_reg__0_n_64,buff4_reg__0_n_65,buff4_reg__0_n_66,buff4_reg__0_n_67,buff4_reg__0_n_68,buff4_reg__0_n_69,buff4_reg__0_n_70,buff4_reg__0_n_71,buff4_reg__0_n_72,buff4_reg__0_n_73,buff4_reg__0_n_74,buff4_reg__0_n_75,buff4_reg__0_n_76,buff4_reg__0_n_77,buff4_reg__0_n_78,buff4_reg__0_n_79,buff4_reg__0_n_80,buff4_reg__0_n_81,buff4_reg__0_n_82,buff4_reg__0_n_83,buff4_reg__0_n_84,buff4_reg__0_n_85,buff4_reg__0_n_86,buff4_reg__0_n_87,buff4_reg__0_n_88,buff4_reg__0_n_89,buff4_reg__0_n_90,buff4_reg__0_n_91,buff4_reg__0_n_92,buff4_reg__0_n_93,buff4_reg__0_n_94,buff4_reg__0_n_95,buff4_reg__0_n_96,buff4_reg__0_n_97,buff4_reg__0_n_98,buff4_reg__0_n_99,buff4_reg__0_n_100,buff4_reg__0_n_101,buff4_reg__0_n_102,buff4_reg__0_n_103,buff4_reg__0_n_104,buff4_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff4_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .PCOUT({buff4_reg__0_n_106,buff4_reg__0_n_107,buff4_reg__0_n_108,buff4_reg__0_n_109,buff4_reg__0_n_110,buff4_reg__0_n_111,buff4_reg__0_n_112,buff4_reg__0_n_113,buff4_reg__0_n_114,buff4_reg__0_n_115,buff4_reg__0_n_116,buff4_reg__0_n_117,buff4_reg__0_n_118,buff4_reg__0_n_119,buff4_reg__0_n_120,buff4_reg__0_n_121,buff4_reg__0_n_122,buff4_reg__0_n_123,buff4_reg__0_n_124,buff4_reg__0_n_125,buff4_reg__0_n_126,buff4_reg__0_n_127,buff4_reg__0_n_128,buff4_reg__0_n_129,buff4_reg__0_n_130,buff4_reg__0_n_131,buff4_reg__0_n_132,buff4_reg__0_n_133,buff4_reg__0_n_134,buff4_reg__0_n_135,buff4_reg__0_n_136,buff4_reg__0_n_137,buff4_reg__0_n_138,buff4_reg__0_n_139,buff4_reg__0_n_140,buff4_reg__0_n_141,buff4_reg__0_n_142,buff4_reg__0_n_143,buff4_reg__0_n_144,buff4_reg__0_n_145,buff4_reg__0_n_146,buff4_reg__0_n_147,buff4_reg__0_n_148,buff4_reg__0_n_149,buff4_reg__0_n_150,buff4_reg__0_n_151,buff4_reg__0_n_152,buff4_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff5_reg__1
       (.A({buff1_reg__1[24],buff1_reg__1[24],buff1_reg__1[24],buff1_reg__1[24],buff1_reg__1[24],buff1_reg__1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff5_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\buff1_reg[16]__0_n_0 ,\buff1_reg[15]__0_n_0 ,\buff1_reg[14]__0_n_0 ,\buff1_reg[13]__0_n_0 ,\buff1_reg[12]__0_n_0 ,\buff1_reg[11]__0_n_0 ,\buff1_reg[10]__0_n_0 ,\buff1_reg[9]__0_n_0 ,\buff1_reg[8]__0_n_0 ,\buff1_reg[7]__0_n_0 ,\buff1_reg[6]__0_n_0 ,\buff1_reg[5]__0_n_0 ,\buff1_reg[4]__0_n_0 ,\buff1_reg[3]__0_n_0 ,\buff1_reg[2]__0_n_0 ,\buff1_reg[1]__0_n_0 ,\buff1_reg[0]__0_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff5_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff5_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff5_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff5_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff5_reg__1_OVERFLOW_UNCONNECTED),
        .P(NLW_buff5_reg__1_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff5_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff5_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff4_reg__0_n_106,buff4_reg__0_n_107,buff4_reg__0_n_108,buff4_reg__0_n_109,buff4_reg__0_n_110,buff4_reg__0_n_111,buff4_reg__0_n_112,buff4_reg__0_n_113,buff4_reg__0_n_114,buff4_reg__0_n_115,buff4_reg__0_n_116,buff4_reg__0_n_117,buff4_reg__0_n_118,buff4_reg__0_n_119,buff4_reg__0_n_120,buff4_reg__0_n_121,buff4_reg__0_n_122,buff4_reg__0_n_123,buff4_reg__0_n_124,buff4_reg__0_n_125,buff4_reg__0_n_126,buff4_reg__0_n_127,buff4_reg__0_n_128,buff4_reg__0_n_129,buff4_reg__0_n_130,buff4_reg__0_n_131,buff4_reg__0_n_132,buff4_reg__0_n_133,buff4_reg__0_n_134,buff4_reg__0_n_135,buff4_reg__0_n_136,buff4_reg__0_n_137,buff4_reg__0_n_138,buff4_reg__0_n_139,buff4_reg__0_n_140,buff4_reg__0_n_141,buff4_reg__0_n_142,buff4_reg__0_n_143,buff4_reg__0_n_144,buff4_reg__0_n_145,buff4_reg__0_n_146,buff4_reg__0_n_147,buff4_reg__0_n_148,buff4_reg__0_n_149,buff4_reg__0_n_150,buff4_reg__0_n_151,buff4_reg__0_n_152,buff4_reg__0_n_153}),
        .PCOUT({buff5_reg__1_n_106,buff5_reg__1_n_107,buff5_reg__1_n_108,buff5_reg__1_n_109,buff5_reg__1_n_110,buff5_reg__1_n_111,buff5_reg__1_n_112,buff5_reg__1_n_113,buff5_reg__1_n_114,buff5_reg__1_n_115,buff5_reg__1_n_116,buff5_reg__1_n_117,buff5_reg__1_n_118,buff5_reg__1_n_119,buff5_reg__1_n_120,buff5_reg__1_n_121,buff5_reg__1_n_122,buff5_reg__1_n_123,buff5_reg__1_n_124,buff5_reg__1_n_125,buff5_reg__1_n_126,buff5_reg__1_n_127,buff5_reg__1_n_128,buff5_reg__1_n_129,buff5_reg__1_n_130,buff5_reg__1_n_131,buff5_reg__1_n_132,buff5_reg__1_n_133,buff5_reg__1_n_134,buff5_reg__1_n_135,buff5_reg__1_n_136,buff5_reg__1_n_137,buff5_reg__1_n_138,buff5_reg__1_n_139,buff5_reg__1_n_140,buff5_reg__1_n_141,buff5_reg__1_n_142,buff5_reg__1_n_143,buff5_reg__1_n_144,buff5_reg__1_n_145,buff5_reg__1_n_146,buff5_reg__1_n_147,buff5_reg__1_n_148,buff5_reg__1_n_149,buff5_reg__1_n_150,buff5_reg__1_n_151,buff5_reg__1_n_152,buff5_reg__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff5_reg__1_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff6_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\^buff2_reg }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff6_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,\buff2_reg[12]__2_n_0 ,\buff2_reg[11]__2_n_0 ,\buff2_reg[10]__2_n_0 ,\buff2_reg[9]__2_n_0 ,\buff2_reg[8]__2_n_0 ,\buff2_reg[7]__2_n_0 ,\buff2_reg[6]__2_n_0 ,\buff2_reg[5]__2_n_0 ,\buff2_reg[4]__2_n_0 ,\buff2_reg[3]__2_n_0 ,\buff2_reg[2]__2_n_0 ,\buff2_reg[1]__2_n_0 ,\buff2_reg[0]__2_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT({buff6_reg__1_n_6,buff6_reg__1_n_7,buff6_reg__1_n_8,buff6_reg__1_n_9,buff6_reg__1_n_10,buff6_reg__1_n_11,buff6_reg__1_n_12,buff6_reg__1_n_13,buff6_reg__1_n_14,buff6_reg__1_n_15,buff6_reg__1_n_16,buff6_reg__1_n_17,buff6_reg__1_n_18,buff6_reg__1_n_19,buff6_reg__1_n_20,buff6_reg__1_n_21,buff6_reg__1_n_22,buff6_reg__1_n_23}),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff6_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff6_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff6_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff6_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff6_reg__1_n_58,buff6_reg__1_n_59,buff6_reg__1_n_60,buff6_reg__1_n_61,buff6_reg__1_n_62,buff6_reg__1_n_63,buff6_reg__1_n_64,buff6_reg__1_n_65,buff6_reg__1_n_66,buff6_reg__1_n_67,buff6_reg__1_n_68,buff6_reg__1_n_69,buff6_reg__1_n_70,buff6_reg__1_n_71,buff6_reg__1_n_72,buff6_reg__1_n_73,buff6_reg__1_n_74,buff6_reg__1_n_75,buff6_reg__1_n_76,buff6_reg__1_n_77,buff6_reg__1_n_78,buff6_reg__1_n_79,buff6_reg__1_n_80,buff6_reg__1_n_81,buff6_reg__1_n_82,buff6_reg__1_n_83,buff6_reg__1_n_84,buff6_reg__1_n_85,buff6_reg__1_n_86,buff6_reg__1_n_87,buff6_reg__1_n_88,buff6_reg__1_n_89,buff6_reg__1_n_90,buff6_reg__1_n_91,buff6_reg__1_n_92,buff6_reg__1_n_93,buff6_reg__1_n_94,buff6_reg__1_n_95,buff6_reg__1_n_96,buff6_reg__1_n_97,buff6_reg__1_n_98,buff6_reg__1_n_99,buff6_reg__1_n_100,buff6_reg__1_n_101,buff6_reg__1_n_102,buff6_reg__1_n_103,buff6_reg__1_n_104,buff6_reg__1_n_105}),
        .PATTERNBDETECT(NLW_buff6_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff6_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff5_reg__1_n_106,buff5_reg__1_n_107,buff5_reg__1_n_108,buff5_reg__1_n_109,buff5_reg__1_n_110,buff5_reg__1_n_111,buff5_reg__1_n_112,buff5_reg__1_n_113,buff5_reg__1_n_114,buff5_reg__1_n_115,buff5_reg__1_n_116,buff5_reg__1_n_117,buff5_reg__1_n_118,buff5_reg__1_n_119,buff5_reg__1_n_120,buff5_reg__1_n_121,buff5_reg__1_n_122,buff5_reg__1_n_123,buff5_reg__1_n_124,buff5_reg__1_n_125,buff5_reg__1_n_126,buff5_reg__1_n_127,buff5_reg__1_n_128,buff5_reg__1_n_129,buff5_reg__1_n_130,buff5_reg__1_n_131,buff5_reg__1_n_132,buff5_reg__1_n_133,buff5_reg__1_n_134,buff5_reg__1_n_135,buff5_reg__1_n_136,buff5_reg__1_n_137,buff5_reg__1_n_138,buff5_reg__1_n_139,buff5_reg__1_n_140,buff5_reg__1_n_141,buff5_reg__1_n_142,buff5_reg__1_n_143,buff5_reg__1_n_144,buff5_reg__1_n_145,buff5_reg__1_n_146,buff5_reg__1_n_147,buff5_reg__1_n_148,buff5_reg__1_n_149,buff5_reg__1_n_150,buff5_reg__1_n_151,buff5_reg__1_n_152,buff5_reg__1_n_153}),
        .PCOUT({buff6_reg__1_n_106,buff6_reg__1_n_107,buff6_reg__1_n_108,buff6_reg__1_n_109,buff6_reg__1_n_110,buff6_reg__1_n_111,buff6_reg__1_n_112,buff6_reg__1_n_113,buff6_reg__1_n_114,buff6_reg__1_n_115,buff6_reg__1_n_116,buff6_reg__1_n_117,buff6_reg__1_n_118,buff6_reg__1_n_119,buff6_reg__1_n_120,buff6_reg__1_n_121,buff6_reg__1_n_122,buff6_reg__1_n_123,buff6_reg__1_n_124,buff6_reg__1_n_125,buff6_reg__1_n_126,buff6_reg__1_n_127,buff6_reg__1_n_128,buff6_reg__1_n_129,buff6_reg__1_n_130,buff6_reg__1_n_131,buff6_reg__1_n_132,buff6_reg__1_n_133,buff6_reg__1_n_134,buff6_reg__1_n_135,buff6_reg__1_n_136,buff6_reg__1_n_137,buff6_reg__1_n_138,buff6_reg__1_n_139,buff6_reg__1_n_140,buff6_reg__1_n_141,buff6_reg__1_n_142,buff6_reg__1_n_143,buff6_reg__1_n_144,buff6_reg__1_n_145,buff6_reg__1_n_146,buff6_reg__1_n_147,buff6_reg__1_n_148,buff6_reg__1_n_149,buff6_reg__1_n_150,buff6_reg__1_n_151,buff6_reg__1_n_152,buff6_reg__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff6_reg__1_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff7_reg__2
       (.A({buff3_reg[24],buff3_reg[24],buff3_reg[24],buff3_reg[24],buff3_reg[24],buff3_reg}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff7_reg__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({buff6_reg__1_n_6,buff6_reg__1_n_7,buff6_reg__1_n_8,buff6_reg__1_n_9,buff6_reg__1_n_10,buff6_reg__1_n_11,buff6_reg__1_n_12,buff6_reg__1_n_13,buff6_reg__1_n_14,buff6_reg__1_n_15,buff6_reg__1_n_16,buff6_reg__1_n_17,buff6_reg__1_n_18,buff6_reg__1_n_19,buff6_reg__1_n_20,buff6_reg__1_n_21,buff6_reg__1_n_22,buff6_reg__1_n_23}),
        .BCOUT(NLW_buff7_reg__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff7_reg__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff7_reg__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff7_reg__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff7_reg__2_OVERFLOW_UNCONNECTED),
        .P({buff7_reg__2_n_58,buff7_reg__2_n_59,buff7_reg__2_n_60,buff7_reg__2_n_61,buff7_reg__2_n_62,buff7_reg__2_n_63,buff7_reg__2_n_64,buff7_reg__2_n_65,buff7_reg__2_n_66,buff7_reg__2_n_67,buff7_reg__2_n_68,buff7_reg}),
        .PATTERNBDETECT(NLW_buff7_reg__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff7_reg__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff6_reg__1_n_106,buff6_reg__1_n_107,buff6_reg__1_n_108,buff6_reg__1_n_109,buff6_reg__1_n_110,buff6_reg__1_n_111,buff6_reg__1_n_112,buff6_reg__1_n_113,buff6_reg__1_n_114,buff6_reg__1_n_115,buff6_reg__1_n_116,buff6_reg__1_n_117,buff6_reg__1_n_118,buff6_reg__1_n_119,buff6_reg__1_n_120,buff6_reg__1_n_121,buff6_reg__1_n_122,buff6_reg__1_n_123,buff6_reg__1_n_124,buff6_reg__1_n_125,buff6_reg__1_n_126,buff6_reg__1_n_127,buff6_reg__1_n_128,buff6_reg__1_n_129,buff6_reg__1_n_130,buff6_reg__1_n_131,buff6_reg__1_n_132,buff6_reg__1_n_133,buff6_reg__1_n_134,buff6_reg__1_n_135,buff6_reg__1_n_136,buff6_reg__1_n_137,buff6_reg__1_n_138,buff6_reg__1_n_139,buff6_reg__1_n_140,buff6_reg__1_n_141,buff6_reg__1_n_142,buff6_reg__1_n_143,buff6_reg__1_n_144,buff6_reg__1_n_145,buff6_reg__1_n_146,buff6_reg__1_n_147,buff6_reg__1_n_148,buff6_reg__1_n_149,buff6_reg__1_n_150,buff6_reg__1_n_151,buff6_reg__1_n_152,buff6_reg__1_n_153}),
        .PCOUT(NLW_buff7_reg__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff7_reg__2_UNDERFLOW_UNCONNECTED));
  FDRE \buff8_reg[51] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[51]),
        .Q(\buff8_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \buff8_reg[52] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[52]),
        .Q(\buff8_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \buff8_reg[53] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[53]),
        .Q(\buff8_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \buff8_reg[54] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[54]),
        .Q(\buff8_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \buff8_reg[55] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[55]),
        .Q(\buff8_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \buff8_reg[56] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[56]),
        .Q(\buff8_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \buff8_reg[57] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[57]),
        .Q(\buff8_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \buff8_reg[58] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[58]),
        .Q(\buff8_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \buff8_reg[59] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[59]),
        .Q(\buff8_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \buff8_reg[60] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[60]),
        .Q(\buff8_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \buff8_reg[61] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[61]),
        .Q(\buff8_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \buff8_reg[62] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[62]),
        .Q(\buff8_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \buff8_reg[63] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[63]),
        .Q(\buff8_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \buff8_reg[64] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[64]),
        .Q(\buff8_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \buff8_reg[65] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[65]),
        .Q(\buff8_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \buff8_reg[66] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[66]),
        .Q(\buff8_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \buff8_reg[67] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[67]),
        .Q(\buff8_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \buff8_reg[68] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[68]),
        .Q(\buff8_reg_n_0_[68] ),
        .R(1'b0));
  FDRE \buff8_reg[69] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[69]),
        .Q(\buff8_reg_n_0_[69] ),
        .R(1'b0));
  FDRE \buff8_reg[70] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[70]),
        .Q(\buff8_reg_n_0_[70] ),
        .R(1'b0));
  FDRE \buff8_reg[71] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[71]),
        .Q(\buff8_reg_n_0_[71] ),
        .R(1'b0));
  FDRE \buff8_reg[72] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[72]),
        .Q(\buff8_reg_n_0_[72] ),
        .R(1'b0));
  FDRE \buff8_reg[73] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[73]),
        .Q(\buff8_reg_n_0_[73] ),
        .R(1'b0));
  FDRE \buff8_reg[74] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[74]),
        .Q(\buff8_reg_n_0_[74] ),
        .R(1'b0));
  FDRE \buff8_reg[75] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[75]),
        .Q(\buff8_reg_n_0_[75] ),
        .R(1'b0));
  FDRE \buff8_reg[76] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[76]),
        .Q(\buff8_reg_n_0_[76] ),
        .R(1'b0));
  FDRE \buff8_reg[77] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[77]),
        .Q(\buff8_reg_n_0_[77] ),
        .R(1'b0));
  FDRE \buff8_reg[78] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[78]),
        .Q(\buff8_reg_n_0_[78] ),
        .R(1'b0));
  FDRE \buff8_reg[79] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[79]),
        .Q(\buff8_reg_n_0_[79] ),
        .R(1'b0));
  FDRE \buff8_reg[80] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[80]),
        .Q(\buff8_reg_n_0_[80] ),
        .R(1'b0));
  FDRE \buff8_reg[81] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[81]),
        .Q(\buff8_reg_n_0_[81] ),
        .R(1'b0));
  FDRE \buff8_reg[82] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[82]),
        .Q(\buff8_reg_n_0_[82] ),
        .R(1'b0));
  FDRE \buff8_reg[83] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[83]),
        .Q(\buff8_reg_n_0_[83] ),
        .R(1'b0));
  FDRE \buff8_reg[84] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[84]),
        .Q(\buff8_reg_n_0_[84] ),
        .R(1'b0));
  FDRE \buff8_reg[85] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[85]),
        .Q(\buff8_reg_n_0_[85] ),
        .R(1'b0));
  FDRE \buff8_reg[86] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[86]),
        .Q(\buff8_reg_n_0_[86] ),
        .R(1'b0));
  FDRE \buff8_reg[87] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[87]),
        .Q(\buff8_reg_n_0_[87] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[0]_srl7 " *) 
  SRL16E \buff9_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_105),
        .Q(D[0]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[10]_srl7 " *) 
  SRL16E \buff9_reg[10]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_95),
        .Q(D[10]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[11]_srl7 " *) 
  SRL16E \buff9_reg[11]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_94),
        .Q(D[11]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[12]_srl7 " *) 
  SRL16E \buff9_reg[12]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_93),
        .Q(D[12]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[13]_srl7 " *) 
  SRL16E \buff9_reg[13]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_92),
        .Q(D[13]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[14]_srl7 " *) 
  SRL16E \buff9_reg[14]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_91),
        .Q(D[14]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[15]_srl7 " *) 
  SRL16E \buff9_reg[15]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_90),
        .Q(D[15]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[16]_srl7 " *) 
  SRL16E \buff9_reg[16]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_89),
        .Q(D[16]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[17]_srl5 " *) 
  SRL16E \buff9_reg[17]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_105),
        .Q(D[17]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[18]_srl5 " *) 
  SRL16E \buff9_reg[18]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_104),
        .Q(D[18]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[19]_srl5 " *) 
  SRL16E \buff9_reg[19]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_103),
        .Q(D[19]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[1]_srl7 " *) 
  SRL16E \buff9_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_104),
        .Q(D[1]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[20]_srl5 " *) 
  SRL16E \buff9_reg[20]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_102),
        .Q(D[20]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[21]_srl5 " *) 
  SRL16E \buff9_reg[21]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_101),
        .Q(D[21]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[22]_srl5 " *) 
  SRL16E \buff9_reg[22]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_100),
        .Q(D[22]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[23]_srl5 " *) 
  SRL16E \buff9_reg[23]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_99),
        .Q(D[23]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[24]_srl5 " *) 
  SRL16E \buff9_reg[24]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_98),
        .Q(D[24]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[25]_srl5 " *) 
  SRL16E \buff9_reg[25]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_97),
        .Q(D[25]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[26]_srl5 " *) 
  SRL16E \buff9_reg[26]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_96),
        .Q(D[26]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[27]_srl5 " *) 
  SRL16E \buff9_reg[27]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_95),
        .Q(D[27]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[28]_srl5 " *) 
  SRL16E \buff9_reg[28]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_94),
        .Q(D[28]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[29]_srl5 " *) 
  SRL16E \buff9_reg[29]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_93),
        .Q(D[29]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[2]_srl7 " *) 
  SRL16E \buff9_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_103),
        .Q(D[2]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[30]_srl5 " *) 
  SRL16E \buff9_reg[30]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_92),
        .Q(D[30]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[31]_srl5 " *) 
  SRL16E \buff9_reg[31]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_91),
        .Q(D[31]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[32]_srl5 " *) 
  SRL16E \buff9_reg[32]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_90),
        .Q(D[32]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[33]_srl5 " *) 
  SRL16E \buff9_reg[33]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_89),
        .Q(D[33]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[34]_srl3 " *) 
  SRL16E \buff9_reg[34]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_105),
        .Q(D[34]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[35]_srl3 " *) 
  SRL16E \buff9_reg[35]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_104),
        .Q(D[35]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[36]_srl3 " *) 
  SRL16E \buff9_reg[36]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_103),
        .Q(D[36]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[37]_srl3 " *) 
  SRL16E \buff9_reg[37]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_102),
        .Q(D[37]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[38]_srl3 " *) 
  SRL16E \buff9_reg[38]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_101),
        .Q(D[38]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[39]_srl3 " *) 
  SRL16E \buff9_reg[39]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_100),
        .Q(D[39]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[3]_srl7 " *) 
  SRL16E \buff9_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_102),
        .Q(D[3]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[40]_srl3 " *) 
  SRL16E \buff9_reg[40]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_99),
        .Q(D[40]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[41]_srl3 " *) 
  SRL16E \buff9_reg[41]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_98),
        .Q(D[41]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[42]_srl3 " *) 
  SRL16E \buff9_reg[42]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_97),
        .Q(D[42]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[43]_srl3 " *) 
  SRL16E \buff9_reg[43]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_96),
        .Q(D[43]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[44]_srl3 " *) 
  SRL16E \buff9_reg[44]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_95),
        .Q(D[44]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[45]_srl3 " *) 
  SRL16E \buff9_reg[45]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_94),
        .Q(D[45]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[46]_srl3 " *) 
  SRL16E \buff9_reg[46]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_93),
        .Q(D[46]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[47]_srl3 " *) 
  SRL16E \buff9_reg[47]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_92),
        .Q(D[47]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[48]_srl3 " *) 
  SRL16E \buff9_reg[48]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_91),
        .Q(D[48]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[49]_srl3 " *) 
  SRL16E \buff9_reg[49]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_90),
        .Q(D[49]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[4]_srl7 " *) 
  SRL16E \buff9_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_101),
        .Q(D[4]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[50]_srl3 " *) 
  SRL16E \buff9_reg[50]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_89),
        .Q(D[50]));
  FDRE \buff9_reg[51] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[51] ),
        .Q(D[51]),
        .R(1'b0));
  FDRE \buff9_reg[52] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[52] ),
        .Q(D[52]),
        .R(1'b0));
  FDRE \buff9_reg[53] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[53] ),
        .Q(D[53]),
        .R(1'b0));
  FDRE \buff9_reg[54] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[54] ),
        .Q(D[54]),
        .R(1'b0));
  FDRE \buff9_reg[55] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[55] ),
        .Q(D[55]),
        .R(1'b0));
  FDRE \buff9_reg[56] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[56] ),
        .Q(D[56]),
        .R(1'b0));
  FDRE \buff9_reg[57] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[57] ),
        .Q(D[57]),
        .R(1'b0));
  FDRE \buff9_reg[58] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[58] ),
        .Q(D[58]),
        .R(1'b0));
  FDRE \buff9_reg[59] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[59] ),
        .Q(D[59]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[5]_srl7 " *) 
  SRL16E \buff9_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_100),
        .Q(D[5]));
  FDRE \buff9_reg[60] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[60] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \buff9_reg[61] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[61] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \buff9_reg[62] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[62] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \buff9_reg[63] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[63] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \buff9_reg[64] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[64] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \buff9_reg[65] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[65] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \buff9_reg[66] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[66] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \buff9_reg[67] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[67] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \buff9_reg[68] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[68] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \buff9_reg[69] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[69] ),
        .Q(Q[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[6]_srl7 " *) 
  SRL16E \buff9_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_99),
        .Q(D[6]));
  FDRE \buff9_reg[70] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[70] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \buff9_reg[71] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[71] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \buff9_reg[72] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[72] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \buff9_reg[73] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[73] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \buff9_reg[74] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[74] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \buff9_reg[75] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[75] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \buff9_reg[76] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[76] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \buff9_reg[77] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[77] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \buff9_reg[78] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[78] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \buff9_reg[79] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[79] ),
        .Q(Q[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[7]_srl7 " *) 
  SRL16E \buff9_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_98),
        .Q(D[7]));
  FDRE \buff9_reg[80] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[80] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \buff9_reg[81] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[81] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \buff9_reg[82] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[82] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \buff9_reg[83] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[83] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \buff9_reg[84] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[84] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \buff9_reg[85] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[85] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \buff9_reg[86] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[86] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \buff9_reg[87] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[87] ),
        .Q(Q[27]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[8]_srl7 " *) 
  SRL16E \buff9_reg[8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_97),
        .Q(D[8]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U3/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[9]_srl7 " *) 
  SRL16E \buff9_reg[9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_96),
        .Q(D[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(n_0_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(n_0_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(n_0_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(n_0_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b1),
        .O(n_0_14));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(n_0_15));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b1),
        .O(n_0_16));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(n_0_17));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b1),
        .O(n_0_18));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(n_0_19));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b1),
        .O(n_0_20));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(n_0_21));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b1),
        .O(n_0_22));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(n_0_23));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b1),
        .O(n_0_24));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(n_0_25));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b1),
        .O(n_0_26));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(n_0_27));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b1),
        .O(n_0_28));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(n_0_29));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b1),
        .O(n_0_30));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(n_0_31));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b1),
        .O(n_0_32));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(n_0_33));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b1),
        .O(n_0_34));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(n_0_35));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b1),
        .O(n_0_36));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(n_0_37));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b1),
        .O(n_0_38));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(n_0_39));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b1),
        .O(n_0_40));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(n_0_41));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b1),
        .O(n_0_42));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(n_0_43));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b1),
        .O(n_0_44));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(n_0_45));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b1),
        .O(n_0_46));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(n_0_47));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b1),
        .O(n_0_48));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(n_0_49));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(n_0_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b1),
        .O(n_0_50));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(n_0_51));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b1),
        .O(n_0_52));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(n_0_53));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b1),
        .O(n_0_54));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(n_0_55));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b1),
        .O(n_0_56));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(n_0_57));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b1),
        .O(n_0_58));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b1),
        .O(n_0_59));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(n_0_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(n_0_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(n_0_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(n_0_9));
endmodule

(* ORIG_REF_NAME = "mixer_mul_47ns_42cud_MulnS_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_47ns_42cud_MulnS_1_19
   (D,
    Q,
    in0,
    grp_fu_308_ce,
    ap_clk);
  output [59:0]D;
  output [27:0]Q;
  input [15:0]in0;
  input grp_fu_308_ce;
  input ap_clk;

  wire [59:0]D;
  wire [27:0]Q;
  wire \a_reg0_reg_n_0_[0] ;
  wire \a_reg0_reg_n_0_[10] ;
  wire \a_reg0_reg_n_0_[11] ;
  wire \a_reg0_reg_n_0_[12] ;
  wire \a_reg0_reg_n_0_[13] ;
  wire \a_reg0_reg_n_0_[14] ;
  wire \a_reg0_reg_n_0_[15] ;
  wire \a_reg0_reg_n_0_[16] ;
  wire \a_reg0_reg_n_0_[17] ;
  wire \a_reg0_reg_n_0_[18] ;
  wire \a_reg0_reg_n_0_[19] ;
  wire \a_reg0_reg_n_0_[1] ;
  wire \a_reg0_reg_n_0_[20] ;
  wire \a_reg0_reg_n_0_[21] ;
  wire \a_reg0_reg_n_0_[22] ;
  wire \a_reg0_reg_n_0_[23] ;
  wire \a_reg0_reg_n_0_[24] ;
  wire \a_reg0_reg_n_0_[25] ;
  wire \a_reg0_reg_n_0_[26] ;
  wire \a_reg0_reg_n_0_[27] ;
  wire \a_reg0_reg_n_0_[28] ;
  wire \a_reg0_reg_n_0_[29] ;
  wire \a_reg0_reg_n_0_[2] ;
  wire \a_reg0_reg_n_0_[30] ;
  wire \a_reg0_reg_n_0_[31] ;
  wire \a_reg0_reg_n_0_[32] ;
  wire \a_reg0_reg_n_0_[33] ;
  wire \a_reg0_reg_n_0_[3] ;
  wire \a_reg0_reg_n_0_[4] ;
  wire \a_reg0_reg_n_0_[5] ;
  wire \a_reg0_reg_n_0_[6] ;
  wire \a_reg0_reg_n_0_[7] ;
  wire \a_reg0_reg_n_0_[8] ;
  wire \a_reg0_reg_n_0_[9] ;
  wire ap_clk;
  wire \b_reg0_reg_n_0_[0] ;
  wire \b_reg0_reg_n_0_[10] ;
  wire \b_reg0_reg_n_0_[11] ;
  wire \b_reg0_reg_n_0_[12] ;
  wire \b_reg0_reg_n_0_[13] ;
  wire \b_reg0_reg_n_0_[14] ;
  wire \b_reg0_reg_n_0_[15] ;
  wire \b_reg0_reg_n_0_[16] ;
  wire \b_reg0_reg_n_0_[17] ;
  wire \b_reg0_reg_n_0_[18] ;
  wire \b_reg0_reg_n_0_[19] ;
  wire \b_reg0_reg_n_0_[1] ;
  wire \b_reg0_reg_n_0_[20] ;
  wire \b_reg0_reg_n_0_[21] ;
  wire \b_reg0_reg_n_0_[22] ;
  wire \b_reg0_reg_n_0_[23] ;
  wire \b_reg0_reg_n_0_[24] ;
  wire \b_reg0_reg_n_0_[25] ;
  wire \b_reg0_reg_n_0_[26] ;
  wire \b_reg0_reg_n_0_[27] ;
  wire \b_reg0_reg_n_0_[28] ;
  wire \b_reg0_reg_n_0_[29] ;
  wire \b_reg0_reg_n_0_[2] ;
  wire \b_reg0_reg_n_0_[30] ;
  wire \b_reg0_reg_n_0_[31] ;
  wire \b_reg0_reg_n_0_[32] ;
  wire \b_reg0_reg_n_0_[33] ;
  wire \b_reg0_reg_n_0_[34] ;
  wire \b_reg0_reg_n_0_[35] ;
  wire \b_reg0_reg_n_0_[36] ;
  wire \b_reg0_reg_n_0_[37] ;
  wire \b_reg0_reg_n_0_[38] ;
  wire \b_reg0_reg_n_0_[39] ;
  wire \b_reg0_reg_n_0_[3] ;
  wire \b_reg0_reg_n_0_[40] ;
  wire \b_reg0_reg_n_0_[41] ;
  wire \b_reg0_reg_n_0_[4] ;
  wire \b_reg0_reg_n_0_[5] ;
  wire \b_reg0_reg_n_0_[6] ;
  wire \b_reg0_reg_n_0_[7] ;
  wire \b_reg0_reg_n_0_[8] ;
  wire \b_reg0_reg_n_0_[9] ;
  wire \buff0_reg[0]__1_n_0 ;
  wire \buff0_reg[10]__1_n_0 ;
  wire \buff0_reg[11]__1_n_0 ;
  wire \buff0_reg[12]__1_n_0 ;
  wire \buff0_reg[13]__1_n_0 ;
  wire \buff0_reg[14]__1_n_0 ;
  wire \buff0_reg[15]__1_n_0 ;
  wire \buff0_reg[16]__1_n_0 ;
  wire \buff0_reg[17]__1_n_0 ;
  wire \buff0_reg[1]__1_n_0 ;
  wire \buff0_reg[2]__1_n_0 ;
  wire \buff0_reg[3]__1_n_0 ;
  wire \buff0_reg[4]__1_n_0 ;
  wire \buff0_reg[5]__1_n_0 ;
  wire \buff0_reg[6]__1_n_0 ;
  wire \buff0_reg[7]__1_n_0 ;
  wire \buff0_reg[8]__1_n_0 ;
  wire \buff0_reg[9]__1_n_0 ;
  wire [16:0]buff0_reg__2;
  wire \buff0_reg_n_0_[0] ;
  wire \buff0_reg_n_0_[10] ;
  wire \buff0_reg_n_0_[11] ;
  wire \buff0_reg_n_0_[12] ;
  wire \buff0_reg_n_0_[13] ;
  wire \buff0_reg_n_0_[14] ;
  wire \buff0_reg_n_0_[15] ;
  wire \buff0_reg_n_0_[16] ;
  wire \buff0_reg_n_0_[18] ;
  wire \buff0_reg_n_0_[19] ;
  wire \buff0_reg_n_0_[1] ;
  wire \buff0_reg_n_0_[20] ;
  wire \buff0_reg_n_0_[21] ;
  wire \buff0_reg_n_0_[22] ;
  wire \buff0_reg_n_0_[23] ;
  wire \buff0_reg_n_0_[24] ;
  wire \buff0_reg_n_0_[2] ;
  wire \buff0_reg_n_0_[3] ;
  wire \buff0_reg_n_0_[4] ;
  wire \buff0_reg_n_0_[5] ;
  wire \buff0_reg_n_0_[6] ;
  wire \buff0_reg_n_0_[7] ;
  wire \buff0_reg_n_0_[8] ;
  wire \buff0_reg_n_0_[9] ;
  wire \buff1_reg[0]__0_n_0 ;
  wire \buff1_reg[0]__1_srl3_n_0 ;
  wire \buff1_reg[0]__2_n_0 ;
  wire \buff1_reg[10]__0_n_0 ;
  wire \buff1_reg[10]__1_srl3_n_0 ;
  wire \buff1_reg[10]__2_n_0 ;
  wire \buff1_reg[11]__0_n_0 ;
  wire \buff1_reg[11]__1_srl3_n_0 ;
  wire \buff1_reg[11]__2_n_0 ;
  wire \buff1_reg[12]__0_n_0 ;
  wire \buff1_reg[12]__1_srl3_n_0 ;
  wire \buff1_reg[12]__2_n_0 ;
  wire \buff1_reg[13]__0_n_0 ;
  wire \buff1_reg[13]__2_n_0 ;
  wire \buff1_reg[14]__0_n_0 ;
  wire \buff1_reg[14]__1_n_0 ;
  wire \buff1_reg[15]__0_n_0 ;
  wire \buff1_reg[15]__1_n_0 ;
  wire \buff1_reg[16]__0_n_0 ;
  wire \buff1_reg[16]__1_n_0 ;
  wire \buff1_reg[1]__0_n_0 ;
  wire \buff1_reg[1]__1_srl3_n_0 ;
  wire \buff1_reg[1]__2_n_0 ;
  wire \buff1_reg[2]__0_n_0 ;
  wire \buff1_reg[2]__1_srl3_n_0 ;
  wire \buff1_reg[2]__2_n_0 ;
  wire \buff1_reg[3]__0_n_0 ;
  wire \buff1_reg[3]__1_srl3_n_0 ;
  wire \buff1_reg[3]__2_n_0 ;
  wire \buff1_reg[4]__0_n_0 ;
  wire \buff1_reg[4]__1_srl3_n_0 ;
  wire \buff1_reg[4]__2_n_0 ;
  wire \buff1_reg[5]__0_n_0 ;
  wire \buff1_reg[5]__1_srl3_n_0 ;
  wire \buff1_reg[5]__2_n_0 ;
  wire \buff1_reg[6]__0_n_0 ;
  wire \buff1_reg[6]__1_srl3_n_0 ;
  wire \buff1_reg[6]__2_n_0 ;
  wire \buff1_reg[7]__0_n_0 ;
  wire \buff1_reg[7]__1_srl3_n_0 ;
  wire \buff1_reg[7]__2_n_0 ;
  wire \buff1_reg[8]__0_n_0 ;
  wire \buff1_reg[8]__1_srl3_n_0 ;
  wire \buff1_reg[8]__2_n_0 ;
  wire \buff1_reg[9]__0_n_0 ;
  wire \buff1_reg[9]__1_srl3_n_0 ;
  wire \buff1_reg[9]__2_n_0 ;
  wire [24:0]buff1_reg__1;
  wire [16:0]\^buff2_reg ;
  wire \buff2_reg[0]__1_n_0 ;
  wire \buff2_reg[0]__2_n_0 ;
  wire \buff2_reg[10]__1_n_0 ;
  wire \buff2_reg[10]__2_n_0 ;
  wire \buff2_reg[11]__1_n_0 ;
  wire \buff2_reg[11]__2_n_0 ;
  wire \buff2_reg[12]__1_n_0 ;
  wire \buff2_reg[12]__2_n_0 ;
  wire \buff2_reg[13]__1_n_0 ;
  wire \buff2_reg[14]__0_n_0 ;
  wire \buff2_reg[15]__0_n_0 ;
  wire \buff2_reg[16]__0_n_0 ;
  wire \buff2_reg[17]__0_n_0 ;
  wire \buff2_reg[1]__1_n_0 ;
  wire \buff2_reg[1]__2_n_0 ;
  wire \buff2_reg[2]__1_n_0 ;
  wire \buff2_reg[2]__2_n_0 ;
  wire \buff2_reg[3]__1_n_0 ;
  wire \buff2_reg[3]__2_n_0 ;
  wire \buff2_reg[4]__1_n_0 ;
  wire \buff2_reg[4]__2_n_0 ;
  wire \buff2_reg[5]__1_n_0 ;
  wire \buff2_reg[5]__2_n_0 ;
  wire \buff2_reg[6]__1_n_0 ;
  wire \buff2_reg[6]__2_n_0 ;
  wire \buff2_reg[7]__1_n_0 ;
  wire \buff2_reg[7]__2_n_0 ;
  wire \buff2_reg[8]__1_n_0 ;
  wire \buff2_reg[8]__2_n_0 ;
  wire \buff2_reg[9]__1_n_0 ;
  wire \buff2_reg[9]__2_n_0 ;
  wire \buff2_reg_n_0_[18] ;
  wire \buff2_reg_n_0_[19] ;
  wire \buff2_reg_n_0_[20] ;
  wire \buff2_reg_n_0_[21] ;
  wire \buff2_reg_n_0_[22] ;
  wire \buff2_reg_n_0_[23] ;
  wire \buff2_reg_n_0_[24] ;
  wire buff2_reg_n_100;
  wire buff2_reg_n_101;
  wire buff2_reg_n_102;
  wire buff2_reg_n_103;
  wire buff2_reg_n_104;
  wire buff2_reg_n_105;
  wire buff2_reg_n_106;
  wire buff2_reg_n_107;
  wire buff2_reg_n_108;
  wire buff2_reg_n_109;
  wire buff2_reg_n_110;
  wire buff2_reg_n_111;
  wire buff2_reg_n_112;
  wire buff2_reg_n_113;
  wire buff2_reg_n_114;
  wire buff2_reg_n_115;
  wire buff2_reg_n_116;
  wire buff2_reg_n_117;
  wire buff2_reg_n_118;
  wire buff2_reg_n_119;
  wire buff2_reg_n_120;
  wire buff2_reg_n_121;
  wire buff2_reg_n_122;
  wire buff2_reg_n_123;
  wire buff2_reg_n_124;
  wire buff2_reg_n_125;
  wire buff2_reg_n_126;
  wire buff2_reg_n_127;
  wire buff2_reg_n_128;
  wire buff2_reg_n_129;
  wire buff2_reg_n_130;
  wire buff2_reg_n_131;
  wire buff2_reg_n_132;
  wire buff2_reg_n_133;
  wire buff2_reg_n_134;
  wire buff2_reg_n_135;
  wire buff2_reg_n_136;
  wire buff2_reg_n_137;
  wire buff2_reg_n_138;
  wire buff2_reg_n_139;
  wire buff2_reg_n_140;
  wire buff2_reg_n_141;
  wire buff2_reg_n_142;
  wire buff2_reg_n_143;
  wire buff2_reg_n_144;
  wire buff2_reg_n_145;
  wire buff2_reg_n_146;
  wire buff2_reg_n_147;
  wire buff2_reg_n_148;
  wire buff2_reg_n_149;
  wire buff2_reg_n_150;
  wire buff2_reg_n_151;
  wire buff2_reg_n_152;
  wire buff2_reg_n_153;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire buff2_reg_n_92;
  wire buff2_reg_n_93;
  wire buff2_reg_n_94;
  wire buff2_reg_n_95;
  wire buff2_reg_n_96;
  wire buff2_reg_n_97;
  wire buff2_reg_n_98;
  wire buff2_reg_n_99;
  wire [24:0]buff3_reg;
  wire buff3_reg__0_n_106;
  wire buff3_reg__0_n_107;
  wire buff3_reg__0_n_108;
  wire buff3_reg__0_n_109;
  wire buff3_reg__0_n_110;
  wire buff3_reg__0_n_111;
  wire buff3_reg__0_n_112;
  wire buff3_reg__0_n_113;
  wire buff3_reg__0_n_114;
  wire buff3_reg__0_n_115;
  wire buff3_reg__0_n_116;
  wire buff3_reg__0_n_117;
  wire buff3_reg__0_n_118;
  wire buff3_reg__0_n_119;
  wire buff3_reg__0_n_120;
  wire buff3_reg__0_n_121;
  wire buff3_reg__0_n_122;
  wire buff3_reg__0_n_123;
  wire buff3_reg__0_n_124;
  wire buff3_reg__0_n_125;
  wire buff3_reg__0_n_126;
  wire buff3_reg__0_n_127;
  wire buff3_reg__0_n_128;
  wire buff3_reg__0_n_129;
  wire buff3_reg__0_n_130;
  wire buff3_reg__0_n_131;
  wire buff3_reg__0_n_132;
  wire buff3_reg__0_n_133;
  wire buff3_reg__0_n_134;
  wire buff3_reg__0_n_135;
  wire buff3_reg__0_n_136;
  wire buff3_reg__0_n_137;
  wire buff3_reg__0_n_138;
  wire buff3_reg__0_n_139;
  wire buff3_reg__0_n_140;
  wire buff3_reg__0_n_141;
  wire buff3_reg__0_n_142;
  wire buff3_reg__0_n_143;
  wire buff3_reg__0_n_144;
  wire buff3_reg__0_n_145;
  wire buff3_reg__0_n_146;
  wire buff3_reg__0_n_147;
  wire buff3_reg__0_n_148;
  wire buff3_reg__0_n_149;
  wire buff3_reg__0_n_150;
  wire buff3_reg__0_n_151;
  wire buff3_reg__0_n_152;
  wire buff3_reg__0_n_153;
  wire buff4_reg__0_n_100;
  wire buff4_reg__0_n_101;
  wire buff4_reg__0_n_102;
  wire buff4_reg__0_n_103;
  wire buff4_reg__0_n_104;
  wire buff4_reg__0_n_105;
  wire buff4_reg__0_n_106;
  wire buff4_reg__0_n_107;
  wire buff4_reg__0_n_108;
  wire buff4_reg__0_n_109;
  wire buff4_reg__0_n_110;
  wire buff4_reg__0_n_111;
  wire buff4_reg__0_n_112;
  wire buff4_reg__0_n_113;
  wire buff4_reg__0_n_114;
  wire buff4_reg__0_n_115;
  wire buff4_reg__0_n_116;
  wire buff4_reg__0_n_117;
  wire buff4_reg__0_n_118;
  wire buff4_reg__0_n_119;
  wire buff4_reg__0_n_120;
  wire buff4_reg__0_n_121;
  wire buff4_reg__0_n_122;
  wire buff4_reg__0_n_123;
  wire buff4_reg__0_n_124;
  wire buff4_reg__0_n_125;
  wire buff4_reg__0_n_126;
  wire buff4_reg__0_n_127;
  wire buff4_reg__0_n_128;
  wire buff4_reg__0_n_129;
  wire buff4_reg__0_n_130;
  wire buff4_reg__0_n_131;
  wire buff4_reg__0_n_132;
  wire buff4_reg__0_n_133;
  wire buff4_reg__0_n_134;
  wire buff4_reg__0_n_135;
  wire buff4_reg__0_n_136;
  wire buff4_reg__0_n_137;
  wire buff4_reg__0_n_138;
  wire buff4_reg__0_n_139;
  wire buff4_reg__0_n_140;
  wire buff4_reg__0_n_141;
  wire buff4_reg__0_n_142;
  wire buff4_reg__0_n_143;
  wire buff4_reg__0_n_144;
  wire buff4_reg__0_n_145;
  wire buff4_reg__0_n_146;
  wire buff4_reg__0_n_147;
  wire buff4_reg__0_n_148;
  wire buff4_reg__0_n_149;
  wire buff4_reg__0_n_150;
  wire buff4_reg__0_n_151;
  wire buff4_reg__0_n_152;
  wire buff4_reg__0_n_153;
  wire buff4_reg__0_n_58;
  wire buff4_reg__0_n_59;
  wire buff4_reg__0_n_60;
  wire buff4_reg__0_n_61;
  wire buff4_reg__0_n_62;
  wire buff4_reg__0_n_63;
  wire buff4_reg__0_n_64;
  wire buff4_reg__0_n_65;
  wire buff4_reg__0_n_66;
  wire buff4_reg__0_n_67;
  wire buff4_reg__0_n_68;
  wire buff4_reg__0_n_69;
  wire buff4_reg__0_n_70;
  wire buff4_reg__0_n_71;
  wire buff4_reg__0_n_72;
  wire buff4_reg__0_n_73;
  wire buff4_reg__0_n_74;
  wire buff4_reg__0_n_75;
  wire buff4_reg__0_n_76;
  wire buff4_reg__0_n_77;
  wire buff4_reg__0_n_78;
  wire buff4_reg__0_n_79;
  wire buff4_reg__0_n_80;
  wire buff4_reg__0_n_81;
  wire buff4_reg__0_n_82;
  wire buff4_reg__0_n_83;
  wire buff4_reg__0_n_84;
  wire buff4_reg__0_n_85;
  wire buff4_reg__0_n_86;
  wire buff4_reg__0_n_87;
  wire buff4_reg__0_n_88;
  wire buff4_reg__0_n_89;
  wire buff4_reg__0_n_90;
  wire buff4_reg__0_n_91;
  wire buff4_reg__0_n_92;
  wire buff4_reg__0_n_93;
  wire buff4_reg__0_n_94;
  wire buff4_reg__0_n_95;
  wire buff4_reg__0_n_96;
  wire buff4_reg__0_n_97;
  wire buff4_reg__0_n_98;
  wire buff4_reg__0_n_99;
  wire buff5_reg__1_n_106;
  wire buff5_reg__1_n_107;
  wire buff5_reg__1_n_108;
  wire buff5_reg__1_n_109;
  wire buff5_reg__1_n_110;
  wire buff5_reg__1_n_111;
  wire buff5_reg__1_n_112;
  wire buff5_reg__1_n_113;
  wire buff5_reg__1_n_114;
  wire buff5_reg__1_n_115;
  wire buff5_reg__1_n_116;
  wire buff5_reg__1_n_117;
  wire buff5_reg__1_n_118;
  wire buff5_reg__1_n_119;
  wire buff5_reg__1_n_120;
  wire buff5_reg__1_n_121;
  wire buff5_reg__1_n_122;
  wire buff5_reg__1_n_123;
  wire buff5_reg__1_n_124;
  wire buff5_reg__1_n_125;
  wire buff5_reg__1_n_126;
  wire buff5_reg__1_n_127;
  wire buff5_reg__1_n_128;
  wire buff5_reg__1_n_129;
  wire buff5_reg__1_n_130;
  wire buff5_reg__1_n_131;
  wire buff5_reg__1_n_132;
  wire buff5_reg__1_n_133;
  wire buff5_reg__1_n_134;
  wire buff5_reg__1_n_135;
  wire buff5_reg__1_n_136;
  wire buff5_reg__1_n_137;
  wire buff5_reg__1_n_138;
  wire buff5_reg__1_n_139;
  wire buff5_reg__1_n_140;
  wire buff5_reg__1_n_141;
  wire buff5_reg__1_n_142;
  wire buff5_reg__1_n_143;
  wire buff5_reg__1_n_144;
  wire buff5_reg__1_n_145;
  wire buff5_reg__1_n_146;
  wire buff5_reg__1_n_147;
  wire buff5_reg__1_n_148;
  wire buff5_reg__1_n_149;
  wire buff5_reg__1_n_150;
  wire buff5_reg__1_n_151;
  wire buff5_reg__1_n_152;
  wire buff5_reg__1_n_153;
  wire buff6_reg__1_n_10;
  wire buff6_reg__1_n_100;
  wire buff6_reg__1_n_101;
  wire buff6_reg__1_n_102;
  wire buff6_reg__1_n_103;
  wire buff6_reg__1_n_104;
  wire buff6_reg__1_n_105;
  wire buff6_reg__1_n_106;
  wire buff6_reg__1_n_107;
  wire buff6_reg__1_n_108;
  wire buff6_reg__1_n_109;
  wire buff6_reg__1_n_11;
  wire buff6_reg__1_n_110;
  wire buff6_reg__1_n_111;
  wire buff6_reg__1_n_112;
  wire buff6_reg__1_n_113;
  wire buff6_reg__1_n_114;
  wire buff6_reg__1_n_115;
  wire buff6_reg__1_n_116;
  wire buff6_reg__1_n_117;
  wire buff6_reg__1_n_118;
  wire buff6_reg__1_n_119;
  wire buff6_reg__1_n_12;
  wire buff6_reg__1_n_120;
  wire buff6_reg__1_n_121;
  wire buff6_reg__1_n_122;
  wire buff6_reg__1_n_123;
  wire buff6_reg__1_n_124;
  wire buff6_reg__1_n_125;
  wire buff6_reg__1_n_126;
  wire buff6_reg__1_n_127;
  wire buff6_reg__1_n_128;
  wire buff6_reg__1_n_129;
  wire buff6_reg__1_n_13;
  wire buff6_reg__1_n_130;
  wire buff6_reg__1_n_131;
  wire buff6_reg__1_n_132;
  wire buff6_reg__1_n_133;
  wire buff6_reg__1_n_134;
  wire buff6_reg__1_n_135;
  wire buff6_reg__1_n_136;
  wire buff6_reg__1_n_137;
  wire buff6_reg__1_n_138;
  wire buff6_reg__1_n_139;
  wire buff6_reg__1_n_14;
  wire buff6_reg__1_n_140;
  wire buff6_reg__1_n_141;
  wire buff6_reg__1_n_142;
  wire buff6_reg__1_n_143;
  wire buff6_reg__1_n_144;
  wire buff6_reg__1_n_145;
  wire buff6_reg__1_n_146;
  wire buff6_reg__1_n_147;
  wire buff6_reg__1_n_148;
  wire buff6_reg__1_n_149;
  wire buff6_reg__1_n_15;
  wire buff6_reg__1_n_150;
  wire buff6_reg__1_n_151;
  wire buff6_reg__1_n_152;
  wire buff6_reg__1_n_153;
  wire buff6_reg__1_n_16;
  wire buff6_reg__1_n_17;
  wire buff6_reg__1_n_18;
  wire buff6_reg__1_n_19;
  wire buff6_reg__1_n_20;
  wire buff6_reg__1_n_21;
  wire buff6_reg__1_n_22;
  wire buff6_reg__1_n_23;
  wire buff6_reg__1_n_58;
  wire buff6_reg__1_n_59;
  wire buff6_reg__1_n_6;
  wire buff6_reg__1_n_60;
  wire buff6_reg__1_n_61;
  wire buff6_reg__1_n_62;
  wire buff6_reg__1_n_63;
  wire buff6_reg__1_n_64;
  wire buff6_reg__1_n_65;
  wire buff6_reg__1_n_66;
  wire buff6_reg__1_n_67;
  wire buff6_reg__1_n_68;
  wire buff6_reg__1_n_69;
  wire buff6_reg__1_n_7;
  wire buff6_reg__1_n_70;
  wire buff6_reg__1_n_71;
  wire buff6_reg__1_n_72;
  wire buff6_reg__1_n_73;
  wire buff6_reg__1_n_74;
  wire buff6_reg__1_n_75;
  wire buff6_reg__1_n_76;
  wire buff6_reg__1_n_77;
  wire buff6_reg__1_n_78;
  wire buff6_reg__1_n_79;
  wire buff6_reg__1_n_8;
  wire buff6_reg__1_n_80;
  wire buff6_reg__1_n_81;
  wire buff6_reg__1_n_82;
  wire buff6_reg__1_n_83;
  wire buff6_reg__1_n_84;
  wire buff6_reg__1_n_85;
  wire buff6_reg__1_n_86;
  wire buff6_reg__1_n_87;
  wire buff6_reg__1_n_88;
  wire buff6_reg__1_n_89;
  wire buff6_reg__1_n_9;
  wire buff6_reg__1_n_90;
  wire buff6_reg__1_n_91;
  wire buff6_reg__1_n_92;
  wire buff6_reg__1_n_93;
  wire buff6_reg__1_n_94;
  wire buff6_reg__1_n_95;
  wire buff6_reg__1_n_96;
  wire buff6_reg__1_n_97;
  wire buff6_reg__1_n_98;
  wire buff6_reg__1_n_99;
  wire [87:51]buff7_reg;
  wire buff7_reg__2_n_58;
  wire buff7_reg__2_n_59;
  wire buff7_reg__2_n_60;
  wire buff7_reg__2_n_61;
  wire buff7_reg__2_n_62;
  wire buff7_reg__2_n_63;
  wire buff7_reg__2_n_64;
  wire buff7_reg__2_n_65;
  wire buff7_reg__2_n_66;
  wire buff7_reg__2_n_67;
  wire buff7_reg__2_n_68;
  wire \buff8_reg_n_0_[51] ;
  wire \buff8_reg_n_0_[52] ;
  wire \buff8_reg_n_0_[53] ;
  wire \buff8_reg_n_0_[54] ;
  wire \buff8_reg_n_0_[55] ;
  wire \buff8_reg_n_0_[56] ;
  wire \buff8_reg_n_0_[57] ;
  wire \buff8_reg_n_0_[58] ;
  wire \buff8_reg_n_0_[59] ;
  wire \buff8_reg_n_0_[60] ;
  wire \buff8_reg_n_0_[61] ;
  wire \buff8_reg_n_0_[62] ;
  wire \buff8_reg_n_0_[63] ;
  wire \buff8_reg_n_0_[64] ;
  wire \buff8_reg_n_0_[65] ;
  wire \buff8_reg_n_0_[66] ;
  wire \buff8_reg_n_0_[67] ;
  wire \buff8_reg_n_0_[68] ;
  wire \buff8_reg_n_0_[69] ;
  wire \buff8_reg_n_0_[70] ;
  wire \buff8_reg_n_0_[71] ;
  wire \buff8_reg_n_0_[72] ;
  wire \buff8_reg_n_0_[73] ;
  wire \buff8_reg_n_0_[74] ;
  wire \buff8_reg_n_0_[75] ;
  wire \buff8_reg_n_0_[76] ;
  wire \buff8_reg_n_0_[77] ;
  wire \buff8_reg_n_0_[78] ;
  wire \buff8_reg_n_0_[79] ;
  wire \buff8_reg_n_0_[80] ;
  wire \buff8_reg_n_0_[81] ;
  wire \buff8_reg_n_0_[82] ;
  wire \buff8_reg_n_0_[83] ;
  wire \buff8_reg_n_0_[84] ;
  wire \buff8_reg_n_0_[85] ;
  wire \buff8_reg_n_0_[86] ;
  wire \buff8_reg_n_0_[87] ;
  wire grp_fu_308_ce;
  (* RTL_KEEP = "true" *) wire [15:0]in0;
  (* RTL_KEEP = "true" *) wire n_0_0;
  (* RTL_KEEP = "true" *) wire n_0_1;
  (* RTL_KEEP = "true" *) wire n_0_10;
  (* RTL_KEEP = "true" *) wire n_0_11;
  (* RTL_KEEP = "true" *) wire n_0_12;
  (* RTL_KEEP = "true" *) wire n_0_13;
  (* RTL_KEEP = "true" *) wire n_0_14;
  (* RTL_KEEP = "true" *) wire n_0_15;
  (* RTL_KEEP = "true" *) wire n_0_16;
  (* RTL_KEEP = "true" *) wire n_0_17;
  (* RTL_KEEP = "true" *) wire n_0_18;
  (* RTL_KEEP = "true" *) wire n_0_19;
  (* RTL_KEEP = "true" *) wire n_0_2;
  (* RTL_KEEP = "true" *) wire n_0_20;
  (* RTL_KEEP = "true" *) wire n_0_21;
  (* RTL_KEEP = "true" *) wire n_0_22;
  (* RTL_KEEP = "true" *) wire n_0_23;
  (* RTL_KEEP = "true" *) wire n_0_24;
  (* RTL_KEEP = "true" *) wire n_0_25;
  (* RTL_KEEP = "true" *) wire n_0_26;
  (* RTL_KEEP = "true" *) wire n_0_27;
  (* RTL_KEEP = "true" *) wire n_0_28;
  (* RTL_KEEP = "true" *) wire n_0_29;
  (* RTL_KEEP = "true" *) wire n_0_3;
  (* RTL_KEEP = "true" *) wire n_0_30;
  (* RTL_KEEP = "true" *) wire n_0_31;
  (* RTL_KEEP = "true" *) wire n_0_32;
  (* RTL_KEEP = "true" *) wire n_0_33;
  (* RTL_KEEP = "true" *) wire n_0_34;
  (* RTL_KEEP = "true" *) wire n_0_35;
  (* RTL_KEEP = "true" *) wire n_0_36;
  (* RTL_KEEP = "true" *) wire n_0_37;
  (* RTL_KEEP = "true" *) wire n_0_38;
  (* RTL_KEEP = "true" *) wire n_0_39;
  (* RTL_KEEP = "true" *) wire n_0_4;
  (* RTL_KEEP = "true" *) wire n_0_40;
  (* RTL_KEEP = "true" *) wire n_0_41;
  (* RTL_KEEP = "true" *) wire n_0_42;
  (* RTL_KEEP = "true" *) wire n_0_43;
  (* RTL_KEEP = "true" *) wire n_0_44;
  (* RTL_KEEP = "true" *) wire n_0_45;
  (* RTL_KEEP = "true" *) wire n_0_46;
  (* RTL_KEEP = "true" *) wire n_0_47;
  (* RTL_KEEP = "true" *) wire n_0_48;
  (* RTL_KEEP = "true" *) wire n_0_49;
  (* RTL_KEEP = "true" *) wire n_0_5;
  (* RTL_KEEP = "true" *) wire n_0_50;
  (* RTL_KEEP = "true" *) wire n_0_51;
  (* RTL_KEEP = "true" *) wire n_0_52;
  (* RTL_KEEP = "true" *) wire n_0_53;
  (* RTL_KEEP = "true" *) wire n_0_54;
  (* RTL_KEEP = "true" *) wire n_0_55;
  (* RTL_KEEP = "true" *) wire n_0_56;
  (* RTL_KEEP = "true" *) wire n_0_57;
  (* RTL_KEEP = "true" *) wire n_0_58;
  (* RTL_KEEP = "true" *) wire n_0_59;
  (* RTL_KEEP = "true" *) wire n_0_6;
  (* RTL_KEEP = "true" *) wire n_0_60;
  (* RTL_KEEP = "true" *) wire n_0_61;
  (* RTL_KEEP = "true" *) wire n_0_62;
  (* RTL_KEEP = "true" *) wire n_0_63;
  (* RTL_KEEP = "true" *) wire n_0_64;
  (* RTL_KEEP = "true" *) wire n_0_65;
  (* RTL_KEEP = "true" *) wire n_0_66;
  (* RTL_KEEP = "true" *) wire n_0_67;
  (* RTL_KEEP = "true" *) wire n_0_68;
  (* RTL_KEEP = "true" *) wire n_0_69;
  (* RTL_KEEP = "true" *) wire n_0_7;
  (* RTL_KEEP = "true" *) wire n_0_70;
  (* RTL_KEEP = "true" *) wire n_0_71;
  (* RTL_KEEP = "true" *) wire n_0_72;
  (* RTL_KEEP = "true" *) wire n_0_8;
  (* RTL_KEEP = "true" *) wire n_0_9;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff3_reg__0_P_UNCONNECTED;
  wire NLW_buff4_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff5_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff5_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff5_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff5_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff5_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff5_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff5_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff5_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff5_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff5_reg__1_P_UNCONNECTED;
  wire NLW_buff6_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff6_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff6_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff6_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff6_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff6_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff6_reg__1_ACOUT_UNCONNECTED;
  wire [3:0]NLW_buff6_reg__1_CARRYOUT_UNCONNECTED;
  wire NLW_buff7_reg__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff7_reg__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff7_reg__2_OVERFLOW_UNCONNECTED;
  wire NLW_buff7_reg__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff7_reg__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff7_reg__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff7_reg__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff7_reg__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff7_reg__2_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff7_reg__2_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_72),
        .Q(\a_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_reg0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_62),
        .Q(\a_reg0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \a_reg0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_61),
        .Q(\a_reg0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \a_reg0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_60),
        .Q(\a_reg0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \a_reg0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_59),
        .Q(\a_reg0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \a_reg0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_58),
        .Q(\a_reg0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \a_reg0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_57),
        .Q(\a_reg0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \a_reg0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_56),
        .Q(\a_reg0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_55),
        .Q(\a_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_54),
        .Q(\a_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_53),
        .Q(\a_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_71),
        .Q(\a_reg0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_52),
        .Q(\a_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_51),
        .Q(\a_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_50),
        .Q(\a_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_49),
        .Q(\a_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_48),
        .Q(\a_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_47),
        .Q(\a_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_46),
        .Q(\a_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_45),
        .Q(\a_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_44),
        .Q(\a_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_43),
        .Q(\a_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \a_reg0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_70),
        .Q(\a_reg0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_42),
        .Q(\a_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_41),
        .Q(\a_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \a_reg0_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_40),
        .Q(\a_reg0_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \a_reg0_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_39),
        .Q(\a_reg0_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \a_reg0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_69),
        .Q(\a_reg0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_reg0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_68),
        .Q(\a_reg0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_reg0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_67),
        .Q(\a_reg0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_reg0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_66),
        .Q(\a_reg0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_reg0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_65),
        .Q(\a_reg0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \a_reg0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_64),
        .Q(\a_reg0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \a_reg0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_63),
        .Q(\a_reg0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_25),
        .Q(\b_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_15),
        .Q(\b_reg0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_14),
        .Q(\b_reg0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_13),
        .Q(\b_reg0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_12),
        .Q(\b_reg0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_11),
        .Q(\b_reg0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_10),
        .Q(\b_reg0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_9),
        .Q(\b_reg0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_8),
        .Q(\b_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_7),
        .Q(\b_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_6),
        .Q(\b_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_24),
        .Q(\b_reg0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_5),
        .Q(\b_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_4),
        .Q(\b_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_3),
        .Q(\b_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_2),
        .Q(\b_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_1),
        .Q(\b_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_0),
        .Q(\b_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[0]),
        .Q(\b_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[1]),
        .Q(\b_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[2]),
        .Q(\b_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \b_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[3]),
        .Q(\b_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_23),
        .Q(\b_reg0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_reg0_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[4]),
        .Q(\b_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \b_reg0_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[5]),
        .Q(\b_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \b_reg0_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[6]),
        .Q(\b_reg0_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \b_reg0_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[7]),
        .Q(\b_reg0_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \b_reg0_reg[34] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[8]),
        .Q(\b_reg0_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \b_reg0_reg[35] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[9]),
        .Q(\b_reg0_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \b_reg0_reg[36] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[10]),
        .Q(\b_reg0_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \b_reg0_reg[37] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[11]),
        .Q(\b_reg0_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \b_reg0_reg[38] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[12]),
        .Q(\b_reg0_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \b_reg0_reg[39] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[13]),
        .Q(\b_reg0_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_22),
        .Q(\b_reg0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_reg0_reg[40] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[14]),
        .Q(\b_reg0_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \b_reg0_reg[41] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(in0[15]),
        .Q(\b_reg0_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_21),
        .Q(\b_reg0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_20),
        .Q(\b_reg0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_19),
        .Q(\b_reg0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_18),
        .Q(\b_reg0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_17),
        .Q(\b_reg0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(n_0_16),
        .Q(\b_reg0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[17] ),
        .Q(\buff0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[0] ),
        .Q(buff0_reg__2[0]),
        .R(1'b0));
  FDRE \buff0_reg[0]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[17] ),
        .Q(\buff0_reg[0]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[27] ),
        .Q(\buff0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[10] ),
        .Q(buff0_reg__2[10]),
        .R(1'b0));
  FDRE \buff0_reg[10]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[27] ),
        .Q(\buff0_reg[10]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[28] ),
        .Q(\buff0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[11] ),
        .Q(buff0_reg__2[11]),
        .R(1'b0));
  FDRE \buff0_reg[11]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[28] ),
        .Q(\buff0_reg[11]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[29] ),
        .Q(\buff0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[12] ),
        .Q(buff0_reg__2[12]),
        .R(1'b0));
  FDRE \buff0_reg[12]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[29] ),
        .Q(\buff0_reg[12]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[30] ),
        .Q(\buff0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[13] ),
        .Q(buff0_reg__2[13]),
        .R(1'b0));
  FDRE \buff0_reg[13]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[30] ),
        .Q(\buff0_reg[13]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[31] ),
        .Q(\buff0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[14] ),
        .Q(buff0_reg__2[14]),
        .R(1'b0));
  FDRE \buff0_reg[14]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[31] ),
        .Q(\buff0_reg[14]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[32] ),
        .Q(\buff0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[15] ),
        .Q(buff0_reg__2[15]),
        .R(1'b0));
  FDRE \buff0_reg[15]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[32] ),
        .Q(\buff0_reg[15]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[33] ),
        .Q(\buff0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[16] ),
        .Q(buff0_reg__2[16]),
        .R(1'b0));
  FDRE \buff0_reg[16]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[33] ),
        .Q(\buff0_reg[16]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[17]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[34] ),
        .Q(\buff0_reg[17]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[35] ),
        .Q(\buff0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \buff0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[36] ),
        .Q(\buff0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[18] ),
        .Q(\buff0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[1] ),
        .Q(buff0_reg__2[1]),
        .R(1'b0));
  FDRE \buff0_reg[1]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[18] ),
        .Q(\buff0_reg[1]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[37] ),
        .Q(\buff0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \buff0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[38] ),
        .Q(\buff0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \buff0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[39] ),
        .Q(\buff0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \buff0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[40] ),
        .Q(\buff0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \buff0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[41] ),
        .Q(\buff0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[19] ),
        .Q(\buff0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[2] ),
        .Q(buff0_reg__2[2]),
        .R(1'b0));
  FDRE \buff0_reg[2]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[19] ),
        .Q(\buff0_reg[2]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[20] ),
        .Q(\buff0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[3] ),
        .Q(buff0_reg__2[3]),
        .R(1'b0));
  FDRE \buff0_reg[3]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[20] ),
        .Q(\buff0_reg[3]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[21] ),
        .Q(\buff0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[4] ),
        .Q(buff0_reg__2[4]),
        .R(1'b0));
  FDRE \buff0_reg[4]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[21] ),
        .Q(\buff0_reg[4]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[22] ),
        .Q(\buff0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[5] ),
        .Q(buff0_reg__2[5]),
        .R(1'b0));
  FDRE \buff0_reg[5]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[22] ),
        .Q(\buff0_reg[5]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[23] ),
        .Q(\buff0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[6] ),
        .Q(buff0_reg__2[6]),
        .R(1'b0));
  FDRE \buff0_reg[6]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[23] ),
        .Q(\buff0_reg[6]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[24] ),
        .Q(\buff0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[7] ),
        .Q(buff0_reg__2[7]),
        .R(1'b0));
  FDRE \buff0_reg[7]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[24] ),
        .Q(\buff0_reg[7]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[25] ),
        .Q(\buff0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[8] ),
        .Q(buff0_reg__2[8]),
        .R(1'b0));
  FDRE \buff0_reg[8]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[25] ),
        .Q(\buff0_reg[8]__1_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\a_reg0_reg_n_0_[26] ),
        .Q(\buff0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[9] ),
        .Q(buff0_reg__2[9]),
        .R(1'b0));
  FDRE \buff0_reg[9]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\b_reg0_reg_n_0_[26] ),
        .Q(\buff0_reg[9]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[0]__1_n_0 ),
        .Q(buff1_reg__1[0]),
        .R(1'b0));
  FDRE \buff1_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[0] ),
        .Q(\buff1_reg[0]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[0]__1_srl3 " *) 
  SRL16E \buff1_reg[0]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_38),
        .Q(\buff1_reg[0]__1_srl3_n_0 ));
  FDRE \buff1_reg[0]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[0]),
        .Q(\buff1_reg[0]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[10]__1_n_0 ),
        .Q(buff1_reg__1[10]),
        .R(1'b0));
  FDRE \buff1_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[10] ),
        .Q(\buff1_reg[10]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[10]__1_srl3 " *) 
  SRL16E \buff1_reg[10]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_28),
        .Q(\buff1_reg[10]__1_srl3_n_0 ));
  FDRE \buff1_reg[10]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[10]),
        .Q(\buff1_reg[10]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[11]__1_n_0 ),
        .Q(buff1_reg__1[11]),
        .R(1'b0));
  FDRE \buff1_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[11] ),
        .Q(\buff1_reg[11]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[11]__1_srl3 " *) 
  SRL16E \buff1_reg[11]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_27),
        .Q(\buff1_reg[11]__1_srl3_n_0 ));
  FDRE \buff1_reg[11]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[11]),
        .Q(\buff1_reg[11]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[12]__1_n_0 ),
        .Q(buff1_reg__1[12]),
        .R(1'b0));
  FDRE \buff1_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[12] ),
        .Q(\buff1_reg[12]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[12]__1_srl3 " *) 
  SRL16E \buff1_reg[12]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_26),
        .Q(\buff1_reg[12]__1_srl3_n_0 ));
  FDRE \buff1_reg[12]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[12]),
        .Q(\buff1_reg[12]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[13]__1_n_0 ),
        .Q(buff1_reg__1[13]),
        .R(1'b0));
  FDRE \buff1_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[13] ),
        .Q(\buff1_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[13]),
        .Q(\buff1_reg[13]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[14]__1_n_0 ),
        .Q(buff1_reg__1[14]),
        .R(1'b0));
  FDRE \buff1_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[14] ),
        .Q(\buff1_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[14]),
        .Q(\buff1_reg[14]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[15]__1_n_0 ),
        .Q(buff1_reg__1[15]),
        .R(1'b0));
  FDRE \buff1_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[15] ),
        .Q(\buff1_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[15]),
        .Q(\buff1_reg[15]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[16]__1_n_0 ),
        .Q(buff1_reg__1[16]),
        .R(1'b0));
  FDRE \buff1_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[16] ),
        .Q(\buff1_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[16]),
        .Q(\buff1_reg[16]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[17]__1_n_0 ),
        .Q(buff1_reg__1[17]),
        .R(1'b0));
  FDRE \buff1_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[18] ),
        .Q(buff1_reg__1[18]),
        .R(1'b0));
  FDRE \buff1_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[19] ),
        .Q(buff1_reg__1[19]),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[1]__1_n_0 ),
        .Q(buff1_reg__1[1]),
        .R(1'b0));
  FDRE \buff1_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[1] ),
        .Q(\buff1_reg[1]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[1]__1_srl3 " *) 
  SRL16E \buff1_reg[1]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_37),
        .Q(\buff1_reg[1]__1_srl3_n_0 ));
  FDRE \buff1_reg[1]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[1]),
        .Q(\buff1_reg[1]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[20] ),
        .Q(buff1_reg__1[20]),
        .R(1'b0));
  FDRE \buff1_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[21] ),
        .Q(buff1_reg__1[21]),
        .R(1'b0));
  FDRE \buff1_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[22] ),
        .Q(buff1_reg__1[22]),
        .R(1'b0));
  FDRE \buff1_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[23] ),
        .Q(buff1_reg__1[23]),
        .R(1'b0));
  FDRE \buff1_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[24] ),
        .Q(buff1_reg__1[24]),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[2]__1_n_0 ),
        .Q(buff1_reg__1[2]),
        .R(1'b0));
  FDRE \buff1_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[2] ),
        .Q(\buff1_reg[2]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[2]__1_srl3 " *) 
  SRL16E \buff1_reg[2]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_36),
        .Q(\buff1_reg[2]__1_srl3_n_0 ));
  FDRE \buff1_reg[2]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[2]),
        .Q(\buff1_reg[2]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[3]__1_n_0 ),
        .Q(buff1_reg__1[3]),
        .R(1'b0));
  FDRE \buff1_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[3] ),
        .Q(\buff1_reg[3]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[3]__1_srl3 " *) 
  SRL16E \buff1_reg[3]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_35),
        .Q(\buff1_reg[3]__1_srl3_n_0 ));
  FDRE \buff1_reg[3]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[3]),
        .Q(\buff1_reg[3]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[4]__1_n_0 ),
        .Q(buff1_reg__1[4]),
        .R(1'b0));
  FDRE \buff1_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[4] ),
        .Q(\buff1_reg[4]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[4]__1_srl3 " *) 
  SRL16E \buff1_reg[4]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_34),
        .Q(\buff1_reg[4]__1_srl3_n_0 ));
  FDRE \buff1_reg[4]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[4]),
        .Q(\buff1_reg[4]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[5]__1_n_0 ),
        .Q(buff1_reg__1[5]),
        .R(1'b0));
  FDRE \buff1_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[5] ),
        .Q(\buff1_reg[5]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[5]__1_srl3 " *) 
  SRL16E \buff1_reg[5]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_33),
        .Q(\buff1_reg[5]__1_srl3_n_0 ));
  FDRE \buff1_reg[5]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[5]),
        .Q(\buff1_reg[5]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[6]__1_n_0 ),
        .Q(buff1_reg__1[6]),
        .R(1'b0));
  FDRE \buff1_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[6] ),
        .Q(\buff1_reg[6]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[6]__1_srl3 " *) 
  SRL16E \buff1_reg[6]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_32),
        .Q(\buff1_reg[6]__1_srl3_n_0 ));
  FDRE \buff1_reg[6]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[6]),
        .Q(\buff1_reg[6]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[7]__1_n_0 ),
        .Q(buff1_reg__1[7]),
        .R(1'b0));
  FDRE \buff1_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[7] ),
        .Q(\buff1_reg[7]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[7]__1_srl3 " *) 
  SRL16E \buff1_reg[7]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_31),
        .Q(\buff1_reg[7]__1_srl3_n_0 ));
  FDRE \buff1_reg[7]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[7]),
        .Q(\buff1_reg[7]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[8]__1_n_0 ),
        .Q(buff1_reg__1[8]),
        .R(1'b0));
  FDRE \buff1_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[8] ),
        .Q(\buff1_reg[8]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[8]__1_srl3 " *) 
  SRL16E \buff1_reg[8]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_30),
        .Q(\buff1_reg[8]__1_srl3_n_0 ));
  FDRE \buff1_reg[8]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[8]),
        .Q(\buff1_reg[8]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg[9]__1_n_0 ),
        .Q(buff1_reg__1[9]),
        .R(1'b0));
  FDRE \buff1_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff0_reg_n_0_[9] ),
        .Q(\buff1_reg[9]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff1_reg[9]__1_srl3 " *) 
  SRL16E \buff1_reg[9]__1_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(n_0_29),
        .Q(\buff1_reg[9]__1_srl3_n_0 ));
  FDRE \buff1_reg[9]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff0_reg__2[9]),
        .Q(\buff1_reg[9]__2_n_0 ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_56,n_0_57,n_0_58,n_0_59,n_0_60,n_0_61,n_0_62,n_0_63,n_0_64,n_0_65,n_0_66,n_0_67,n_0_68,n_0_69,n_0_70,n_0_71,n_0_72}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_9,n_0_10,n_0_11,n_0_12,n_0_13,n_0_14,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,buff2_reg_n_92,buff2_reg_n_93,buff2_reg_n_94,buff2_reg_n_95,buff2_reg_n_96,buff2_reg_n_97,buff2_reg_n_98,buff2_reg_n_99,buff2_reg_n_100,buff2_reg_n_101,buff2_reg_n_102,buff2_reg_n_103,buff2_reg_n_104,buff2_reg_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff2_reg_n_106,buff2_reg_n_107,buff2_reg_n_108,buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[0]__2_n_0 ),
        .Q(\^buff2_reg [0]),
        .R(1'b0));
  FDRE \buff2_reg[0]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[0]),
        .Q(\buff2_reg[0]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[0]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[0]__1_srl3_n_0 ),
        .Q(\buff2_reg[0]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[10]__2_n_0 ),
        .Q(\^buff2_reg [10]),
        .R(1'b0));
  FDRE \buff2_reg[10]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[10]),
        .Q(\buff2_reg[10]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[10]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[10]__1_srl3_n_0 ),
        .Q(\buff2_reg[10]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[11]__2_n_0 ),
        .Q(\^buff2_reg [11]),
        .R(1'b0));
  FDRE \buff2_reg[11]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[11]),
        .Q(\buff2_reg[11]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[11]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[11]__1_srl3_n_0 ),
        .Q(\buff2_reg[11]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[12]__2_n_0 ),
        .Q(\^buff2_reg [12]),
        .R(1'b0));
  FDRE \buff2_reg[12]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[12]),
        .Q(\buff2_reg[12]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[12]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[12]__1_srl3_n_0 ),
        .Q(\buff2_reg[12]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[13]__2_n_0 ),
        .Q(\^buff2_reg [13]),
        .R(1'b0));
  FDRE \buff2_reg[13]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[13]),
        .Q(\buff2_reg[13]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[14]__1_n_0 ),
        .Q(\^buff2_reg [14]),
        .R(1'b0));
  FDRE \buff2_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[14]),
        .Q(\buff2_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[15]__1_n_0 ),
        .Q(\^buff2_reg [15]),
        .R(1'b0));
  FDRE \buff2_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[15]),
        .Q(\buff2_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[16]__1_n_0 ),
        .Q(\^buff2_reg [16]),
        .R(1'b0));
  FDRE \buff2_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[16]),
        .Q(\buff2_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[17]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[17]),
        .Q(\buff2_reg[17]__0_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[18]),
        .Q(\buff2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \buff2_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[19]),
        .Q(\buff2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \buff2_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[1]__2_n_0 ),
        .Q(\^buff2_reg [1]),
        .R(1'b0));
  FDRE \buff2_reg[1]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[1]),
        .Q(\buff2_reg[1]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[1]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[1]__1_srl3_n_0 ),
        .Q(\buff2_reg[1]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[20]),
        .Q(\buff2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \buff2_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[21]),
        .Q(\buff2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \buff2_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[22]),
        .Q(\buff2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \buff2_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[23]),
        .Q(\buff2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \buff2_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[24]),
        .Q(\buff2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \buff2_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[2]__2_n_0 ),
        .Q(\^buff2_reg [2]),
        .R(1'b0));
  FDRE \buff2_reg[2]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[2]),
        .Q(\buff2_reg[2]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[2]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[2]__1_srl3_n_0 ),
        .Q(\buff2_reg[2]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[3]__2_n_0 ),
        .Q(\^buff2_reg [3]),
        .R(1'b0));
  FDRE \buff2_reg[3]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[3]),
        .Q(\buff2_reg[3]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[3]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[3]__1_srl3_n_0 ),
        .Q(\buff2_reg[3]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[4]__2_n_0 ),
        .Q(\^buff2_reg [4]),
        .R(1'b0));
  FDRE \buff2_reg[4]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[4]),
        .Q(\buff2_reg[4]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[4]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[4]__1_srl3_n_0 ),
        .Q(\buff2_reg[4]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[5]__2_n_0 ),
        .Q(\^buff2_reg [5]),
        .R(1'b0));
  FDRE \buff2_reg[5]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[5]),
        .Q(\buff2_reg[5]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[5]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[5]__1_srl3_n_0 ),
        .Q(\buff2_reg[5]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[6]__2_n_0 ),
        .Q(\^buff2_reg [6]),
        .R(1'b0));
  FDRE \buff2_reg[6]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[6]),
        .Q(\buff2_reg[6]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[6]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[6]__1_srl3_n_0 ),
        .Q(\buff2_reg[6]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[7]__2_n_0 ),
        .Q(\^buff2_reg [7]),
        .R(1'b0));
  FDRE \buff2_reg[7]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[7]),
        .Q(\buff2_reg[7]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[7]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[7]__1_srl3_n_0 ),
        .Q(\buff2_reg[7]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[8]__2_n_0 ),
        .Q(\^buff2_reg [8]),
        .R(1'b0));
  FDRE \buff2_reg[8]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[8]),
        .Q(\buff2_reg[8]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[8]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[8]__1_srl3_n_0 ),
        .Q(\buff2_reg[8]__2_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[9]__2_n_0 ),
        .Q(\^buff2_reg [9]),
        .R(1'b0));
  FDRE \buff2_reg[9]__1 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff1_reg__1[9]),
        .Q(\buff2_reg[9]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[9]__2 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff1_reg[9]__1_srl3_n_0 ),
        .Q(\buff2_reg[9]__2_n_0 ),
        .R(1'b0));
  FDRE \buff3_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[0]__1_n_0 ),
        .Q(buff3_reg[0]),
        .R(1'b0));
  FDRE \buff3_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[10]__1_n_0 ),
        .Q(buff3_reg[10]),
        .R(1'b0));
  FDRE \buff3_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[11]__1_n_0 ),
        .Q(buff3_reg[11]),
        .R(1'b0));
  FDRE \buff3_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[12]__1_n_0 ),
        .Q(buff3_reg[12]),
        .R(1'b0));
  FDRE \buff3_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[13]__1_n_0 ),
        .Q(buff3_reg[13]),
        .R(1'b0));
  FDRE \buff3_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[14]__0_n_0 ),
        .Q(buff3_reg[14]),
        .R(1'b0));
  FDRE \buff3_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[15]__0_n_0 ),
        .Q(buff3_reg[15]),
        .R(1'b0));
  FDRE \buff3_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[16]__0_n_0 ),
        .Q(buff3_reg[16]),
        .R(1'b0));
  FDRE \buff3_reg[17]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[17]__0_n_0 ),
        .Q(buff3_reg[17]),
        .R(1'b0));
  FDRE \buff3_reg[18]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[18] ),
        .Q(buff3_reg[18]),
        .R(1'b0));
  FDRE \buff3_reg[19]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[19] ),
        .Q(buff3_reg[19]),
        .R(1'b0));
  FDRE \buff3_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[1]__1_n_0 ),
        .Q(buff3_reg[1]),
        .R(1'b0));
  FDRE \buff3_reg[20]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[20] ),
        .Q(buff3_reg[20]),
        .R(1'b0));
  FDRE \buff3_reg[21]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[21] ),
        .Q(buff3_reg[21]),
        .R(1'b0));
  FDRE \buff3_reg[22]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[22] ),
        .Q(buff3_reg[22]),
        .R(1'b0));
  FDRE \buff3_reg[23]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[23] ),
        .Q(buff3_reg[23]),
        .R(1'b0));
  FDRE \buff3_reg[24]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg_n_0_[24] ),
        .Q(buff3_reg[24]),
        .R(1'b0));
  FDRE \buff3_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[2]__1_n_0 ),
        .Q(buff3_reg[2]),
        .R(1'b0));
  FDRE \buff3_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[3]__1_n_0 ),
        .Q(buff3_reg[3]),
        .R(1'b0));
  FDRE \buff3_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[4]__1_n_0 ),
        .Q(buff3_reg[4]),
        .R(1'b0));
  FDRE \buff3_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[5]__1_n_0 ),
        .Q(buff3_reg[5]),
        .R(1'b0));
  FDRE \buff3_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[6]__1_n_0 ),
        .Q(buff3_reg[6]),
        .R(1'b0));
  FDRE \buff3_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[7]__1_n_0 ),
        .Q(buff3_reg[7]),
        .R(1'b0));
  FDRE \buff3_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[8]__1_n_0 ),
        .Q(buff3_reg[8]),
        .R(1'b0));
  FDRE \buff3_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff2_reg[9]__1_n_0 ),
        .Q(buff3_reg[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__0
       (.A({\b_reg0_reg_n_0_[41] ,\b_reg0_reg_n_0_[41] ,\b_reg0_reg_n_0_[41] ,\b_reg0_reg_n_0_[41] ,\b_reg0_reg_n_0_[41] ,\b_reg0_reg_n_0_[41] ,\b_reg0_reg_n_0_[40] ,\b_reg0_reg_n_0_[39] ,\b_reg0_reg_n_0_[38] ,\b_reg0_reg_n_0_[37] ,\b_reg0_reg_n_0_[36] ,\b_reg0_reg_n_0_[35] ,\b_reg0_reg_n_0_[34] ,\b_reg0_reg_n_0_[33] ,\b_reg0_reg_n_0_[32] ,\b_reg0_reg_n_0_[31] ,\b_reg0_reg_n_0_[30] ,\b_reg0_reg_n_0_[29] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[26] ,\b_reg0_reg_n_0_[25] ,\b_reg0_reg_n_0_[24] ,\b_reg0_reg_n_0_[23] ,\b_reg0_reg_n_0_[22] ,\b_reg0_reg_n_0_[21] ,\b_reg0_reg_n_0_[20] ,\b_reg0_reg_n_0_[19] ,\b_reg0_reg_n_0_[18] ,\b_reg0_reg_n_0_[17] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\a_reg0_reg_n_0_[16] ,\a_reg0_reg_n_0_[15] ,\a_reg0_reg_n_0_[14] ,\a_reg0_reg_n_0_[13] ,\a_reg0_reg_n_0_[12] ,\a_reg0_reg_n_0_[11] ,\a_reg0_reg_n_0_[10] ,\a_reg0_reg_n_0_[9] ,\a_reg0_reg_n_0_[8] ,\a_reg0_reg_n_0_[7] ,\a_reg0_reg_n_0_[6] ,\a_reg0_reg_n_0_[5] ,\a_reg0_reg_n_0_[4] ,\a_reg0_reg_n_0_[3] ,\a_reg0_reg_n_0_[2] ,\a_reg0_reg_n_0_[1] ,\a_reg0_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff3_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg_n_106,buff2_reg_n_107,buff2_reg_n_108,buff2_reg_n_109,buff2_reg_n_110,buff2_reg_n_111,buff2_reg_n_112,buff2_reg_n_113,buff2_reg_n_114,buff2_reg_n_115,buff2_reg_n_116,buff2_reg_n_117,buff2_reg_n_118,buff2_reg_n_119,buff2_reg_n_120,buff2_reg_n_121,buff2_reg_n_122,buff2_reg_n_123,buff2_reg_n_124,buff2_reg_n_125,buff2_reg_n_126,buff2_reg_n_127,buff2_reg_n_128,buff2_reg_n_129,buff2_reg_n_130,buff2_reg_n_131,buff2_reg_n_132,buff2_reg_n_133,buff2_reg_n_134,buff2_reg_n_135,buff2_reg_n_136,buff2_reg_n_137,buff2_reg_n_138,buff2_reg_n_139,buff2_reg_n_140,buff2_reg_n_141,buff2_reg_n_142,buff2_reg_n_143,buff2_reg_n_144,buff2_reg_n_145,buff2_reg_n_146,buff2_reg_n_147,buff2_reg_n_148,buff2_reg_n_149,buff2_reg_n_150,buff2_reg_n_151,buff2_reg_n_152,buff2_reg_n_153}),
        .PCOUT({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff0_reg_n_0_[16] ,\buff0_reg_n_0_[15] ,\buff0_reg_n_0_[14] ,\buff0_reg_n_0_[13] ,\buff0_reg_n_0_[12] ,\buff0_reg_n_0_[11] ,\buff0_reg_n_0_[10] ,\buff0_reg_n_0_[9] ,\buff0_reg_n_0_[8] ,\buff0_reg_n_0_[7] ,\buff0_reg_n_0_[6] ,\buff0_reg_n_0_[5] ,\buff0_reg_n_0_[4] ,\buff0_reg_n_0_[3] ,\buff0_reg_n_0_[2] ,\buff0_reg_n_0_[1] ,\buff0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff4_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,buff0_reg__2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff4_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff4_reg__0_n_58,buff4_reg__0_n_59,buff4_reg__0_n_60,buff4_reg__0_n_61,buff4_reg__0_n_62,buff4_reg__0_n_63,buff4_reg__0_n_64,buff4_reg__0_n_65,buff4_reg__0_n_66,buff4_reg__0_n_67,buff4_reg__0_n_68,buff4_reg__0_n_69,buff4_reg__0_n_70,buff4_reg__0_n_71,buff4_reg__0_n_72,buff4_reg__0_n_73,buff4_reg__0_n_74,buff4_reg__0_n_75,buff4_reg__0_n_76,buff4_reg__0_n_77,buff4_reg__0_n_78,buff4_reg__0_n_79,buff4_reg__0_n_80,buff4_reg__0_n_81,buff4_reg__0_n_82,buff4_reg__0_n_83,buff4_reg__0_n_84,buff4_reg__0_n_85,buff4_reg__0_n_86,buff4_reg__0_n_87,buff4_reg__0_n_88,buff4_reg__0_n_89,buff4_reg__0_n_90,buff4_reg__0_n_91,buff4_reg__0_n_92,buff4_reg__0_n_93,buff4_reg__0_n_94,buff4_reg__0_n_95,buff4_reg__0_n_96,buff4_reg__0_n_97,buff4_reg__0_n_98,buff4_reg__0_n_99,buff4_reg__0_n_100,buff4_reg__0_n_101,buff4_reg__0_n_102,buff4_reg__0_n_103,buff4_reg__0_n_104,buff4_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff4_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .PCOUT({buff4_reg__0_n_106,buff4_reg__0_n_107,buff4_reg__0_n_108,buff4_reg__0_n_109,buff4_reg__0_n_110,buff4_reg__0_n_111,buff4_reg__0_n_112,buff4_reg__0_n_113,buff4_reg__0_n_114,buff4_reg__0_n_115,buff4_reg__0_n_116,buff4_reg__0_n_117,buff4_reg__0_n_118,buff4_reg__0_n_119,buff4_reg__0_n_120,buff4_reg__0_n_121,buff4_reg__0_n_122,buff4_reg__0_n_123,buff4_reg__0_n_124,buff4_reg__0_n_125,buff4_reg__0_n_126,buff4_reg__0_n_127,buff4_reg__0_n_128,buff4_reg__0_n_129,buff4_reg__0_n_130,buff4_reg__0_n_131,buff4_reg__0_n_132,buff4_reg__0_n_133,buff4_reg__0_n_134,buff4_reg__0_n_135,buff4_reg__0_n_136,buff4_reg__0_n_137,buff4_reg__0_n_138,buff4_reg__0_n_139,buff4_reg__0_n_140,buff4_reg__0_n_141,buff4_reg__0_n_142,buff4_reg__0_n_143,buff4_reg__0_n_144,buff4_reg__0_n_145,buff4_reg__0_n_146,buff4_reg__0_n_147,buff4_reg__0_n_148,buff4_reg__0_n_149,buff4_reg__0_n_150,buff4_reg__0_n_151,buff4_reg__0_n_152,buff4_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff5_reg__1
       (.A({buff1_reg__1[24],buff1_reg__1[24],buff1_reg__1[24],buff1_reg__1[24],buff1_reg__1[24],buff1_reg__1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff5_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\buff1_reg[16]__0_n_0 ,\buff1_reg[15]__0_n_0 ,\buff1_reg[14]__0_n_0 ,\buff1_reg[13]__0_n_0 ,\buff1_reg[12]__0_n_0 ,\buff1_reg[11]__0_n_0 ,\buff1_reg[10]__0_n_0 ,\buff1_reg[9]__0_n_0 ,\buff1_reg[8]__0_n_0 ,\buff1_reg[7]__0_n_0 ,\buff1_reg[6]__0_n_0 ,\buff1_reg[5]__0_n_0 ,\buff1_reg[4]__0_n_0 ,\buff1_reg[3]__0_n_0 ,\buff1_reg[2]__0_n_0 ,\buff1_reg[1]__0_n_0 ,\buff1_reg[0]__0_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff5_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff5_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff5_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff5_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff5_reg__1_OVERFLOW_UNCONNECTED),
        .P(NLW_buff5_reg__1_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff5_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff5_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff4_reg__0_n_106,buff4_reg__0_n_107,buff4_reg__0_n_108,buff4_reg__0_n_109,buff4_reg__0_n_110,buff4_reg__0_n_111,buff4_reg__0_n_112,buff4_reg__0_n_113,buff4_reg__0_n_114,buff4_reg__0_n_115,buff4_reg__0_n_116,buff4_reg__0_n_117,buff4_reg__0_n_118,buff4_reg__0_n_119,buff4_reg__0_n_120,buff4_reg__0_n_121,buff4_reg__0_n_122,buff4_reg__0_n_123,buff4_reg__0_n_124,buff4_reg__0_n_125,buff4_reg__0_n_126,buff4_reg__0_n_127,buff4_reg__0_n_128,buff4_reg__0_n_129,buff4_reg__0_n_130,buff4_reg__0_n_131,buff4_reg__0_n_132,buff4_reg__0_n_133,buff4_reg__0_n_134,buff4_reg__0_n_135,buff4_reg__0_n_136,buff4_reg__0_n_137,buff4_reg__0_n_138,buff4_reg__0_n_139,buff4_reg__0_n_140,buff4_reg__0_n_141,buff4_reg__0_n_142,buff4_reg__0_n_143,buff4_reg__0_n_144,buff4_reg__0_n_145,buff4_reg__0_n_146,buff4_reg__0_n_147,buff4_reg__0_n_148,buff4_reg__0_n_149,buff4_reg__0_n_150,buff4_reg__0_n_151,buff4_reg__0_n_152,buff4_reg__0_n_153}),
        .PCOUT({buff5_reg__1_n_106,buff5_reg__1_n_107,buff5_reg__1_n_108,buff5_reg__1_n_109,buff5_reg__1_n_110,buff5_reg__1_n_111,buff5_reg__1_n_112,buff5_reg__1_n_113,buff5_reg__1_n_114,buff5_reg__1_n_115,buff5_reg__1_n_116,buff5_reg__1_n_117,buff5_reg__1_n_118,buff5_reg__1_n_119,buff5_reg__1_n_120,buff5_reg__1_n_121,buff5_reg__1_n_122,buff5_reg__1_n_123,buff5_reg__1_n_124,buff5_reg__1_n_125,buff5_reg__1_n_126,buff5_reg__1_n_127,buff5_reg__1_n_128,buff5_reg__1_n_129,buff5_reg__1_n_130,buff5_reg__1_n_131,buff5_reg__1_n_132,buff5_reg__1_n_133,buff5_reg__1_n_134,buff5_reg__1_n_135,buff5_reg__1_n_136,buff5_reg__1_n_137,buff5_reg__1_n_138,buff5_reg__1_n_139,buff5_reg__1_n_140,buff5_reg__1_n_141,buff5_reg__1_n_142,buff5_reg__1_n_143,buff5_reg__1_n_144,buff5_reg__1_n_145,buff5_reg__1_n_146,buff5_reg__1_n_147,buff5_reg__1_n_148,buff5_reg__1_n_149,buff5_reg__1_n_150,buff5_reg__1_n_151,buff5_reg__1_n_152,buff5_reg__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff5_reg__1_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff6_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\^buff2_reg }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff6_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,\buff2_reg[12]__2_n_0 ,\buff2_reg[11]__2_n_0 ,\buff2_reg[10]__2_n_0 ,\buff2_reg[9]__2_n_0 ,\buff2_reg[8]__2_n_0 ,\buff2_reg[7]__2_n_0 ,\buff2_reg[6]__2_n_0 ,\buff2_reg[5]__2_n_0 ,\buff2_reg[4]__2_n_0 ,\buff2_reg[3]__2_n_0 ,\buff2_reg[2]__2_n_0 ,\buff2_reg[1]__2_n_0 ,\buff2_reg[0]__2_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT({buff6_reg__1_n_6,buff6_reg__1_n_7,buff6_reg__1_n_8,buff6_reg__1_n_9,buff6_reg__1_n_10,buff6_reg__1_n_11,buff6_reg__1_n_12,buff6_reg__1_n_13,buff6_reg__1_n_14,buff6_reg__1_n_15,buff6_reg__1_n_16,buff6_reg__1_n_17,buff6_reg__1_n_18,buff6_reg__1_n_19,buff6_reg__1_n_20,buff6_reg__1_n_21,buff6_reg__1_n_22,buff6_reg__1_n_23}),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff6_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff6_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_308_ce),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff6_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff6_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff6_reg__1_n_58,buff6_reg__1_n_59,buff6_reg__1_n_60,buff6_reg__1_n_61,buff6_reg__1_n_62,buff6_reg__1_n_63,buff6_reg__1_n_64,buff6_reg__1_n_65,buff6_reg__1_n_66,buff6_reg__1_n_67,buff6_reg__1_n_68,buff6_reg__1_n_69,buff6_reg__1_n_70,buff6_reg__1_n_71,buff6_reg__1_n_72,buff6_reg__1_n_73,buff6_reg__1_n_74,buff6_reg__1_n_75,buff6_reg__1_n_76,buff6_reg__1_n_77,buff6_reg__1_n_78,buff6_reg__1_n_79,buff6_reg__1_n_80,buff6_reg__1_n_81,buff6_reg__1_n_82,buff6_reg__1_n_83,buff6_reg__1_n_84,buff6_reg__1_n_85,buff6_reg__1_n_86,buff6_reg__1_n_87,buff6_reg__1_n_88,buff6_reg__1_n_89,buff6_reg__1_n_90,buff6_reg__1_n_91,buff6_reg__1_n_92,buff6_reg__1_n_93,buff6_reg__1_n_94,buff6_reg__1_n_95,buff6_reg__1_n_96,buff6_reg__1_n_97,buff6_reg__1_n_98,buff6_reg__1_n_99,buff6_reg__1_n_100,buff6_reg__1_n_101,buff6_reg__1_n_102,buff6_reg__1_n_103,buff6_reg__1_n_104,buff6_reg__1_n_105}),
        .PATTERNBDETECT(NLW_buff6_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff6_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff5_reg__1_n_106,buff5_reg__1_n_107,buff5_reg__1_n_108,buff5_reg__1_n_109,buff5_reg__1_n_110,buff5_reg__1_n_111,buff5_reg__1_n_112,buff5_reg__1_n_113,buff5_reg__1_n_114,buff5_reg__1_n_115,buff5_reg__1_n_116,buff5_reg__1_n_117,buff5_reg__1_n_118,buff5_reg__1_n_119,buff5_reg__1_n_120,buff5_reg__1_n_121,buff5_reg__1_n_122,buff5_reg__1_n_123,buff5_reg__1_n_124,buff5_reg__1_n_125,buff5_reg__1_n_126,buff5_reg__1_n_127,buff5_reg__1_n_128,buff5_reg__1_n_129,buff5_reg__1_n_130,buff5_reg__1_n_131,buff5_reg__1_n_132,buff5_reg__1_n_133,buff5_reg__1_n_134,buff5_reg__1_n_135,buff5_reg__1_n_136,buff5_reg__1_n_137,buff5_reg__1_n_138,buff5_reg__1_n_139,buff5_reg__1_n_140,buff5_reg__1_n_141,buff5_reg__1_n_142,buff5_reg__1_n_143,buff5_reg__1_n_144,buff5_reg__1_n_145,buff5_reg__1_n_146,buff5_reg__1_n_147,buff5_reg__1_n_148,buff5_reg__1_n_149,buff5_reg__1_n_150,buff5_reg__1_n_151,buff5_reg__1_n_152,buff5_reg__1_n_153}),
        .PCOUT({buff6_reg__1_n_106,buff6_reg__1_n_107,buff6_reg__1_n_108,buff6_reg__1_n_109,buff6_reg__1_n_110,buff6_reg__1_n_111,buff6_reg__1_n_112,buff6_reg__1_n_113,buff6_reg__1_n_114,buff6_reg__1_n_115,buff6_reg__1_n_116,buff6_reg__1_n_117,buff6_reg__1_n_118,buff6_reg__1_n_119,buff6_reg__1_n_120,buff6_reg__1_n_121,buff6_reg__1_n_122,buff6_reg__1_n_123,buff6_reg__1_n_124,buff6_reg__1_n_125,buff6_reg__1_n_126,buff6_reg__1_n_127,buff6_reg__1_n_128,buff6_reg__1_n_129,buff6_reg__1_n_130,buff6_reg__1_n_131,buff6_reg__1_n_132,buff6_reg__1_n_133,buff6_reg__1_n_134,buff6_reg__1_n_135,buff6_reg__1_n_136,buff6_reg__1_n_137,buff6_reg__1_n_138,buff6_reg__1_n_139,buff6_reg__1_n_140,buff6_reg__1_n_141,buff6_reg__1_n_142,buff6_reg__1_n_143,buff6_reg__1_n_144,buff6_reg__1_n_145,buff6_reg__1_n_146,buff6_reg__1_n_147,buff6_reg__1_n_148,buff6_reg__1_n_149,buff6_reg__1_n_150,buff6_reg__1_n_151,buff6_reg__1_n_152,buff6_reg__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff6_reg__1_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff7_reg__2
       (.A({buff3_reg[24],buff3_reg[24],buff3_reg[24],buff3_reg[24],buff3_reg[24],buff3_reg}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff7_reg__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({buff6_reg__1_n_6,buff6_reg__1_n_7,buff6_reg__1_n_8,buff6_reg__1_n_9,buff6_reg__1_n_10,buff6_reg__1_n_11,buff6_reg__1_n_12,buff6_reg__1_n_13,buff6_reg__1_n_14,buff6_reg__1_n_15,buff6_reg__1_n_16,buff6_reg__1_n_17,buff6_reg__1_n_18,buff6_reg__1_n_19,buff6_reg__1_n_20,buff6_reg__1_n_21,buff6_reg__1_n_22,buff6_reg__1_n_23}),
        .BCOUT(NLW_buff7_reg__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff7_reg__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff7_reg__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_308_ce),
        .CEA2(grp_fu_308_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_308_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_308_ce),
        .CEP(grp_fu_308_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff7_reg__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff7_reg__2_OVERFLOW_UNCONNECTED),
        .P({buff7_reg__2_n_58,buff7_reg__2_n_59,buff7_reg__2_n_60,buff7_reg__2_n_61,buff7_reg__2_n_62,buff7_reg__2_n_63,buff7_reg__2_n_64,buff7_reg__2_n_65,buff7_reg__2_n_66,buff7_reg__2_n_67,buff7_reg__2_n_68,buff7_reg}),
        .PATTERNBDETECT(NLW_buff7_reg__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff7_reg__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff6_reg__1_n_106,buff6_reg__1_n_107,buff6_reg__1_n_108,buff6_reg__1_n_109,buff6_reg__1_n_110,buff6_reg__1_n_111,buff6_reg__1_n_112,buff6_reg__1_n_113,buff6_reg__1_n_114,buff6_reg__1_n_115,buff6_reg__1_n_116,buff6_reg__1_n_117,buff6_reg__1_n_118,buff6_reg__1_n_119,buff6_reg__1_n_120,buff6_reg__1_n_121,buff6_reg__1_n_122,buff6_reg__1_n_123,buff6_reg__1_n_124,buff6_reg__1_n_125,buff6_reg__1_n_126,buff6_reg__1_n_127,buff6_reg__1_n_128,buff6_reg__1_n_129,buff6_reg__1_n_130,buff6_reg__1_n_131,buff6_reg__1_n_132,buff6_reg__1_n_133,buff6_reg__1_n_134,buff6_reg__1_n_135,buff6_reg__1_n_136,buff6_reg__1_n_137,buff6_reg__1_n_138,buff6_reg__1_n_139,buff6_reg__1_n_140,buff6_reg__1_n_141,buff6_reg__1_n_142,buff6_reg__1_n_143,buff6_reg__1_n_144,buff6_reg__1_n_145,buff6_reg__1_n_146,buff6_reg__1_n_147,buff6_reg__1_n_148,buff6_reg__1_n_149,buff6_reg__1_n_150,buff6_reg__1_n_151,buff6_reg__1_n_152,buff6_reg__1_n_153}),
        .PCOUT(NLW_buff7_reg__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff7_reg__2_UNDERFLOW_UNCONNECTED));
  FDRE \buff8_reg[51] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[51]),
        .Q(\buff8_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \buff8_reg[52] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[52]),
        .Q(\buff8_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \buff8_reg[53] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[53]),
        .Q(\buff8_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \buff8_reg[54] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[54]),
        .Q(\buff8_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \buff8_reg[55] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[55]),
        .Q(\buff8_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \buff8_reg[56] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[56]),
        .Q(\buff8_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \buff8_reg[57] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[57]),
        .Q(\buff8_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \buff8_reg[58] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[58]),
        .Q(\buff8_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \buff8_reg[59] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[59]),
        .Q(\buff8_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \buff8_reg[60] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[60]),
        .Q(\buff8_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \buff8_reg[61] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[61]),
        .Q(\buff8_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \buff8_reg[62] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[62]),
        .Q(\buff8_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \buff8_reg[63] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[63]),
        .Q(\buff8_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \buff8_reg[64] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[64]),
        .Q(\buff8_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \buff8_reg[65] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[65]),
        .Q(\buff8_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \buff8_reg[66] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[66]),
        .Q(\buff8_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \buff8_reg[67] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[67]),
        .Q(\buff8_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \buff8_reg[68] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[68]),
        .Q(\buff8_reg_n_0_[68] ),
        .R(1'b0));
  FDRE \buff8_reg[69] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[69]),
        .Q(\buff8_reg_n_0_[69] ),
        .R(1'b0));
  FDRE \buff8_reg[70] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[70]),
        .Q(\buff8_reg_n_0_[70] ),
        .R(1'b0));
  FDRE \buff8_reg[71] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[71]),
        .Q(\buff8_reg_n_0_[71] ),
        .R(1'b0));
  FDRE \buff8_reg[72] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[72]),
        .Q(\buff8_reg_n_0_[72] ),
        .R(1'b0));
  FDRE \buff8_reg[73] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[73]),
        .Q(\buff8_reg_n_0_[73] ),
        .R(1'b0));
  FDRE \buff8_reg[74] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[74]),
        .Q(\buff8_reg_n_0_[74] ),
        .R(1'b0));
  FDRE \buff8_reg[75] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[75]),
        .Q(\buff8_reg_n_0_[75] ),
        .R(1'b0));
  FDRE \buff8_reg[76] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[76]),
        .Q(\buff8_reg_n_0_[76] ),
        .R(1'b0));
  FDRE \buff8_reg[77] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[77]),
        .Q(\buff8_reg_n_0_[77] ),
        .R(1'b0));
  FDRE \buff8_reg[78] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[78]),
        .Q(\buff8_reg_n_0_[78] ),
        .R(1'b0));
  FDRE \buff8_reg[79] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[79]),
        .Q(\buff8_reg_n_0_[79] ),
        .R(1'b0));
  FDRE \buff8_reg[80] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[80]),
        .Q(\buff8_reg_n_0_[80] ),
        .R(1'b0));
  FDRE \buff8_reg[81] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[81]),
        .Q(\buff8_reg_n_0_[81] ),
        .R(1'b0));
  FDRE \buff8_reg[82] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[82]),
        .Q(\buff8_reg_n_0_[82] ),
        .R(1'b0));
  FDRE \buff8_reg[83] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[83]),
        .Q(\buff8_reg_n_0_[83] ),
        .R(1'b0));
  FDRE \buff8_reg[84] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[84]),
        .Q(\buff8_reg_n_0_[84] ),
        .R(1'b0));
  FDRE \buff8_reg[85] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[85]),
        .Q(\buff8_reg_n_0_[85] ),
        .R(1'b0));
  FDRE \buff8_reg[86] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[86]),
        .Q(\buff8_reg_n_0_[86] ),
        .R(1'b0));
  FDRE \buff8_reg[87] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(buff7_reg[87]),
        .Q(\buff8_reg_n_0_[87] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[0]_srl7 " *) 
  SRL16E \buff9_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_105),
        .Q(D[0]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[10]_srl7 " *) 
  SRL16E \buff9_reg[10]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_95),
        .Q(D[10]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[11]_srl7 " *) 
  SRL16E \buff9_reg[11]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_94),
        .Q(D[11]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[12]_srl7 " *) 
  SRL16E \buff9_reg[12]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_93),
        .Q(D[12]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[13]_srl7 " *) 
  SRL16E \buff9_reg[13]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_92),
        .Q(D[13]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[14]_srl7 " *) 
  SRL16E \buff9_reg[14]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_91),
        .Q(D[14]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[15]_srl7 " *) 
  SRL16E \buff9_reg[15]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_90),
        .Q(D[15]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[16]_srl7 " *) 
  SRL16E \buff9_reg[16]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_89),
        .Q(D[16]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[17]_srl5 " *) 
  SRL16E \buff9_reg[17]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_105),
        .Q(D[17]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[18]_srl5 " *) 
  SRL16E \buff9_reg[18]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_104),
        .Q(D[18]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[19]_srl5 " *) 
  SRL16E \buff9_reg[19]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_103),
        .Q(D[19]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[1]_srl7 " *) 
  SRL16E \buff9_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_104),
        .Q(D[1]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[20]_srl5 " *) 
  SRL16E \buff9_reg[20]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_102),
        .Q(D[20]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[21]_srl5 " *) 
  SRL16E \buff9_reg[21]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_101),
        .Q(D[21]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[22]_srl5 " *) 
  SRL16E \buff9_reg[22]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_100),
        .Q(D[22]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[23]_srl5 " *) 
  SRL16E \buff9_reg[23]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_99),
        .Q(D[23]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[24]_srl5 " *) 
  SRL16E \buff9_reg[24]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_98),
        .Q(D[24]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[25]_srl5 " *) 
  SRL16E \buff9_reg[25]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_97),
        .Q(D[25]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[26]_srl5 " *) 
  SRL16E \buff9_reg[26]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_96),
        .Q(D[26]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[27]_srl5 " *) 
  SRL16E \buff9_reg[27]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_95),
        .Q(D[27]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[28]_srl5 " *) 
  SRL16E \buff9_reg[28]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_94),
        .Q(D[28]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[29]_srl5 " *) 
  SRL16E \buff9_reg[29]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_93),
        .Q(D[29]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[2]_srl7 " *) 
  SRL16E \buff9_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_103),
        .Q(D[2]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[30]_srl5 " *) 
  SRL16E \buff9_reg[30]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_92),
        .Q(D[30]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[31]_srl5 " *) 
  SRL16E \buff9_reg[31]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_91),
        .Q(D[31]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[32]_srl5 " *) 
  SRL16E \buff9_reg[32]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_90),
        .Q(D[32]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[33]_srl5 " *) 
  SRL16E \buff9_reg[33]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff4_reg__0_n_89),
        .Q(D[33]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[34]_srl3 " *) 
  SRL16E \buff9_reg[34]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_105),
        .Q(D[34]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[35]_srl3 " *) 
  SRL16E \buff9_reg[35]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_104),
        .Q(D[35]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[36]_srl3 " *) 
  SRL16E \buff9_reg[36]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_103),
        .Q(D[36]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[37]_srl3 " *) 
  SRL16E \buff9_reg[37]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_102),
        .Q(D[37]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[38]_srl3 " *) 
  SRL16E \buff9_reg[38]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_101),
        .Q(D[38]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[39]_srl3 " *) 
  SRL16E \buff9_reg[39]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_100),
        .Q(D[39]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[3]_srl7 " *) 
  SRL16E \buff9_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_102),
        .Q(D[3]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[40]_srl3 " *) 
  SRL16E \buff9_reg[40]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_99),
        .Q(D[40]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[41]_srl3 " *) 
  SRL16E \buff9_reg[41]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_98),
        .Q(D[41]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[42]_srl3 " *) 
  SRL16E \buff9_reg[42]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_97),
        .Q(D[42]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[43]_srl3 " *) 
  SRL16E \buff9_reg[43]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_96),
        .Q(D[43]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[44]_srl3 " *) 
  SRL16E \buff9_reg[44]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_95),
        .Q(D[44]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[45]_srl3 " *) 
  SRL16E \buff9_reg[45]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_94),
        .Q(D[45]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[46]_srl3 " *) 
  SRL16E \buff9_reg[46]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_93),
        .Q(D[46]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[47]_srl3 " *) 
  SRL16E \buff9_reg[47]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_92),
        .Q(D[47]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[48]_srl3 " *) 
  SRL16E \buff9_reg[48]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_91),
        .Q(D[48]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[49]_srl3 " *) 
  SRL16E \buff9_reg[49]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_90),
        .Q(D[49]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[4]_srl7 " *) 
  SRL16E \buff9_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_101),
        .Q(D[4]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[50]_srl3 " *) 
  SRL16E \buff9_reg[50]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff6_reg__1_n_89),
        .Q(D[50]));
  FDRE \buff9_reg[51] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[51] ),
        .Q(D[51]),
        .R(1'b0));
  FDRE \buff9_reg[52] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[52] ),
        .Q(D[52]),
        .R(1'b0));
  FDRE \buff9_reg[53] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[53] ),
        .Q(D[53]),
        .R(1'b0));
  FDRE \buff9_reg[54] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[54] ),
        .Q(D[54]),
        .R(1'b0));
  FDRE \buff9_reg[55] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[55] ),
        .Q(D[55]),
        .R(1'b0));
  FDRE \buff9_reg[56] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[56] ),
        .Q(D[56]),
        .R(1'b0));
  FDRE \buff9_reg[57] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[57] ),
        .Q(D[57]),
        .R(1'b0));
  FDRE \buff9_reg[58] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[58] ),
        .Q(D[58]),
        .R(1'b0));
  FDRE \buff9_reg[59] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[59] ),
        .Q(D[59]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[5]_srl7 " *) 
  SRL16E \buff9_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_100),
        .Q(D[5]));
  FDRE \buff9_reg[60] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[60] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \buff9_reg[61] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[61] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \buff9_reg[62] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[62] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \buff9_reg[63] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[63] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \buff9_reg[64] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[64] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \buff9_reg[65] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[65] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \buff9_reg[66] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[66] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \buff9_reg[67] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[67] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \buff9_reg[68] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[68] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \buff9_reg[69] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[69] ),
        .Q(Q[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[6]_srl7 " *) 
  SRL16E \buff9_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_99),
        .Q(D[6]));
  FDRE \buff9_reg[70] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[70] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \buff9_reg[71] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[71] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \buff9_reg[72] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[72] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \buff9_reg[73] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[73] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \buff9_reg[74] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[74] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \buff9_reg[75] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[75] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \buff9_reg[76] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[76] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \buff9_reg[77] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[77] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \buff9_reg[78] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[78] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \buff9_reg[79] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[79] ),
        .Q(Q[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[7]_srl7 " *) 
  SRL16E \buff9_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_98),
        .Q(D[7]));
  FDRE \buff9_reg[80] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[80] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \buff9_reg[81] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[81] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \buff9_reg[82] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[82] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \buff9_reg[83] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[83] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \buff9_reg[84] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[84] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \buff9_reg[85] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[85] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \buff9_reg[86] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[86] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \buff9_reg[87] 
       (.C(ap_clk),
        .CE(grp_fu_308_ce),
        .D(\buff8_reg_n_0_[87] ),
        .Q(Q[27]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[8]_srl7 " *) 
  SRL16E \buff9_reg[8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_97),
        .Q(D[8]));
  (* srl_bus_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg " *) 
  (* srl_name = "inst/\mixer_mul_47ns_42cud_U2/mixer_mul_47ns_42cud_MulnS_1_U/buff9_reg[9]_srl7 " *) 
  SRL16E \buff9_reg[9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_308_ce),
        .CLK(ap_clk),
        .D(buff2_reg_n_96),
        .Q(D[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(n_0_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(n_0_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(n_0_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(n_0_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(n_0_14));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(n_0_15));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(n_0_16));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(n_0_17));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(n_0_18));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(n_0_19));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(n_0_20));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(n_0_21));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(n_0_22));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(n_0_23));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(n_0_24));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(n_0_25));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(n_0_26));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b1),
        .O(n_0_27));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(n_0_28));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b1),
        .O(n_0_29));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(n_0_30));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b1),
        .O(n_0_31));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(n_0_32));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b1),
        .O(n_0_33));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(n_0_34));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b1),
        .O(n_0_35));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(n_0_36));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b1),
        .O(n_0_37));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(n_0_38));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b1),
        .O(n_0_39));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(n_0_40));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b1),
        .O(n_0_41));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(n_0_42));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b1),
        .O(n_0_43));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(n_0_44));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b1),
        .O(n_0_45));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(n_0_46));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b1),
        .O(n_0_47));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(n_0_48));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b1),
        .O(n_0_49));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(n_0_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(n_0_50));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b1),
        .O(n_0_51));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(n_0_52));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b1),
        .O(n_0_53));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(n_0_54));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b1),
        .O(n_0_55));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(n_0_56));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b1),
        .O(n_0_57));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(n_0_58));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b1),
        .O(n_0_59));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(n_0_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(n_0_60));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b1),
        .O(n_0_61));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(n_0_62));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b1),
        .O(n_0_63));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(n_0_64));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b1),
        .O(n_0_65));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(n_0_66));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b1),
        .O(n_0_67));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(n_0_68));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b1),
        .O(n_0_69));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(n_0_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(n_0_70));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b1),
        .O(n_0_71));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b1),
        .O(n_0_72));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(n_0_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(n_0_9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14ng8j
   (D,
    Q,
    grp_fu_1190_ce,
    ap_clk);
  output [27:0]D;
  input [13:0]Q;
  input grp_fu_1190_ce;
  input ap_clk;

  wire [27:0]D;
  wire [13:0]Q;
  wire ap_clk;
  wire grp_fu_1190_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14ng8j_DSP48_1 mixer_mul_mul_14ng8j_DSP48_1_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_fu_1190_ce(grp_fu_1190_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14ng8j_DSP48_1
   (D,
    Q,
    grp_fu_1190_ce,
    ap_clk);
  output [27:0]D;
  input [13:0]Q;
  input grp_fu_1190_ce;
  input ap_clk;

  (* RTL_KEEP = "true" *) wire [27:0]D;
  (* RTL_KEEP = "true" *) wire [13:0]Q;
  wire ap_clk;
  wire grp_fu_1190_ce;
  (* RTL_KEEP = "true" *) wire n_0_0;
  (* RTL_KEEP = "true" *) wire n_0_1;
  (* RTL_KEEP = "true" *) wire n_0_10;
  (* RTL_KEEP = "true" *) wire n_0_11;
  (* RTL_KEEP = "true" *) wire n_0_12;
  (* RTL_KEEP = "true" *) wire n_0_13;
  (* RTL_KEEP = "true" *) wire n_0_2;
  (* RTL_KEEP = "true" *) wire n_0_3;
  (* RTL_KEEP = "true" *) wire n_0_4;
  (* RTL_KEEP = "true" *) wire n_0_5;
  (* RTL_KEEP = "true" *) wire n_0_6;
  (* RTL_KEEP = "true" *) wire n_0_7;
  (* RTL_KEEP = "true" *) wire n_0_8;
  (* RTL_KEEP = "true" *) wire n_0_9;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b1),
        .O(n_0_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(n_0_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(n_0_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b1),
        .O(n_0_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b1),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(n_0_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(n_0_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b1),
        .O(n_0_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b1),
        .O(n_0_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b1),
        .O(n_0_9));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_0,n_0_1,n_0_2,n_0_3,n_0_4,n_0_5,n_0_6,n_0_7,n_0_8,n_0_9,n_0_10,n_0_11,n_0_12,n_0_13}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[13],Q[13],Q[13],Q[13],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_1190_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_1190_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1190_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14sfYi
   (D,
    Q,
    grp_fu_1184_ce,
    ap_clk);
  output [27:0]D;
  input [13:0]Q;
  input grp_fu_1184_ce;
  input ap_clk;

  wire [27:0]D;
  wire [13:0]Q;
  wire ap_clk;
  wire grp_fu_1184_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14sfYi_DSP48_0 mixer_mul_mul_14sfYi_DSP48_0_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_fu_1184_ce(grp_fu_1184_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14sfYi_DSP48_0
   (D,
    Q,
    grp_fu_1184_ce,
    ap_clk);
  output [27:0]D;
  input [13:0]Q;
  input grp_fu_1184_ce;
  input ap_clk;

  (* RTL_KEEP = "true" *) wire [27:0]D;
  (* RTL_KEEP = "true" *) wire [13:0]Q;
  wire ap_clk;
  wire grp_fu_1184_ce;
  (* RTL_KEEP = "true" *) wire n_0_0;
  (* RTL_KEEP = "true" *) wire n_0_1;
  (* RTL_KEEP = "true" *) wire n_0_10;
  (* RTL_KEEP = "true" *) wire n_0_11;
  (* RTL_KEEP = "true" *) wire n_0_12;
  (* RTL_KEEP = "true" *) wire n_0_13;
  (* RTL_KEEP = "true" *) wire n_0_2;
  (* RTL_KEEP = "true" *) wire n_0_3;
  (* RTL_KEEP = "true" *) wire n_0_4;
  (* RTL_KEEP = "true" *) wire n_0_5;
  (* RTL_KEEP = "true" *) wire n_0_6;
  (* RTL_KEEP = "true" *) wire n_0_7;
  (* RTL_KEEP = "true" *) wire n_0_8;
  (* RTL_KEEP = "true" *) wire n_0_9;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(n_0_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b1),
        .O(n_0_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b1),
        .O(n_0_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(n_0_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b1),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b1),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b1),
        .O(n_0_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b1),
        .O(n_0_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(n_0_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(n_0_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(n_0_9));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({n_0_0,n_0_0,n_0_0,n_0_0,n_0_0,n_0_0,n_0_0,n_0_0,n_0_0,n_0_0,n_0_0,n_0_0,n_0_0,n_0_0,n_0_0,n_0_0,n_0_0,n_0_1,n_0_2,n_0_3,n_0_4,n_0_5,n_0_6,n_0_7,n_0_8,n_0_9,n_0_10,n_0_11,n_0_12,n_0_13}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[13],Q[13],Q[13],Q[13],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_1184_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_1184_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1184_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_87ns_87dEe
   (s,
    E,
    ap_clk,
    Q,
    tmp_53_reg_1384);
  output [26:0]s;
  input [0:0]E;
  input ap_clk;
  input [59:0]Q;
  input [26:0]tmp_53_reg_1384;

  wire [0:0]E;
  wire [59:0]Q;
  wire ap_clk;
  wire [26:0]s;
  wire [26:0]tmp_53_reg_1384;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_87ns_87dEe_AddSubnS_0 mixer_sub_87ns_87dEe_AddSubnS_0_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .s(s),
        .tmp_53_reg_1384(tmp_53_reg_1384));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_87ns_87dEe_AddSubnS_0
   (s,
    E,
    ap_clk,
    Q,
    tmp_53_reg_1384);
  output [26:0]s;
  input [0:0]E;
  input ap_clk;
  input [59:0]Q;
  input [26:0]tmp_53_reg_1384;

  wire [0:0]E;
  wire [59:0]Q;
  wire ap_clk;
  wire [43:0]bin_s1;
  wire carry_s1;
  wire carry_s1_i_10_n_0;
  wire carry_s1_i_12_n_0;
  wire carry_s1_i_13_n_0;
  wire carry_s1_i_14_n_0;
  wire carry_s1_i_15_n_0;
  wire carry_s1_i_17_n_0;
  wire carry_s1_i_18_n_0;
  wire carry_s1_i_19_n_0;
  wire carry_s1_i_20_n_0;
  wire carry_s1_i_22_n_0;
  wire carry_s1_i_23_n_0;
  wire carry_s1_i_24_n_0;
  wire carry_s1_i_25_n_0;
  wire carry_s1_i_27_n_0;
  wire carry_s1_i_28_n_0;
  wire carry_s1_i_29_n_0;
  wire carry_s1_i_30_n_0;
  wire carry_s1_i_32_n_0;
  wire carry_s1_i_33_n_0;
  wire carry_s1_i_34_n_0;
  wire carry_s1_i_35_n_0;
  wire carry_s1_i_37_n_0;
  wire carry_s1_i_38_n_0;
  wire carry_s1_i_39_n_0;
  wire carry_s1_i_3_n_0;
  wire carry_s1_i_40_n_0;
  wire carry_s1_i_42_n_0;
  wire carry_s1_i_43_n_0;
  wire carry_s1_i_44_n_0;
  wire carry_s1_i_45_n_0;
  wire carry_s1_i_47_n_0;
  wire carry_s1_i_48_n_0;
  wire carry_s1_i_49_n_0;
  wire carry_s1_i_4_n_0;
  wire carry_s1_i_50_n_0;
  wire carry_s1_i_51_n_0;
  wire carry_s1_i_52_n_0;
  wire carry_s1_i_53_n_0;
  wire carry_s1_i_54_n_0;
  wire carry_s1_i_5_n_0;
  wire carry_s1_i_7_n_0;
  wire carry_s1_i_8_n_0;
  wire carry_s1_i_9_n_0;
  wire carry_s1_reg_i_11_n_0;
  wire carry_s1_reg_i_11_n_1;
  wire carry_s1_reg_i_11_n_2;
  wire carry_s1_reg_i_11_n_3;
  wire carry_s1_reg_i_16_n_0;
  wire carry_s1_reg_i_16_n_1;
  wire carry_s1_reg_i_16_n_2;
  wire carry_s1_reg_i_16_n_3;
  wire carry_s1_reg_i_1_n_2;
  wire carry_s1_reg_i_1_n_3;
  wire carry_s1_reg_i_21_n_0;
  wire carry_s1_reg_i_21_n_1;
  wire carry_s1_reg_i_21_n_2;
  wire carry_s1_reg_i_21_n_3;
  wire carry_s1_reg_i_26_n_0;
  wire carry_s1_reg_i_26_n_1;
  wire carry_s1_reg_i_26_n_2;
  wire carry_s1_reg_i_26_n_3;
  wire carry_s1_reg_i_2_n_0;
  wire carry_s1_reg_i_2_n_1;
  wire carry_s1_reg_i_2_n_2;
  wire carry_s1_reg_i_2_n_3;
  wire carry_s1_reg_i_31_n_0;
  wire carry_s1_reg_i_31_n_1;
  wire carry_s1_reg_i_31_n_2;
  wire carry_s1_reg_i_31_n_3;
  wire carry_s1_reg_i_36_n_0;
  wire carry_s1_reg_i_36_n_1;
  wire carry_s1_reg_i_36_n_2;
  wire carry_s1_reg_i_36_n_3;
  wire carry_s1_reg_i_41_n_0;
  wire carry_s1_reg_i_41_n_1;
  wire carry_s1_reg_i_41_n_2;
  wire carry_s1_reg_i_41_n_3;
  wire carry_s1_reg_i_46_n_0;
  wire carry_s1_reg_i_46_n_1;
  wire carry_s1_reg_i_46_n_2;
  wire carry_s1_reg_i_46_n_3;
  wire carry_s1_reg_i_6_n_0;
  wire carry_s1_reg_i_6_n_1;
  wire carry_s1_reg_i_6_n_2;
  wire carry_s1_reg_i_6_n_3;
  wire facout_s1;
  wire [43:0]p_0_in;
  wire [26:0]s;
  wire [26:0]tmp_53_reg_1384;
  wire [3:3]NLW_carry_s1_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_11_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_16_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_21_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_26_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_31_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_36_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_41_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_46_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_6_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[0]_i_1 
       (.I0(Q[43]),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[10]_i_1 
       (.I0(Q[53]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[11]_i_1 
       (.I0(Q[54]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[12]_i_1 
       (.I0(Q[55]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[13]_i_1 
       (.I0(Q[56]),
        .O(p_0_in[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[14]_i_1 
       (.I0(Q[57]),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[15]_i_1 
       (.I0(Q[58]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[16]_i_1 
       (.I0(Q[59]),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[17]_i_1 
       (.I0(tmp_53_reg_1384[0]),
        .O(p_0_in[17]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[18]_i_1 
       (.I0(tmp_53_reg_1384[1]),
        .O(p_0_in[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[19]_i_1 
       (.I0(tmp_53_reg_1384[2]),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[1]_i_1 
       (.I0(Q[44]),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[20]_i_1 
       (.I0(tmp_53_reg_1384[3]),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[21]_i_1 
       (.I0(tmp_53_reg_1384[4]),
        .O(p_0_in[21]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[22]_i_1 
       (.I0(tmp_53_reg_1384[5]),
        .O(p_0_in[22]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[23]_i_1 
       (.I0(tmp_53_reg_1384[6]),
        .O(p_0_in[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[24]_i_1 
       (.I0(tmp_53_reg_1384[7]),
        .O(p_0_in[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[25]_i_1 
       (.I0(tmp_53_reg_1384[8]),
        .O(p_0_in[25]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[26]_i_1 
       (.I0(tmp_53_reg_1384[9]),
        .O(p_0_in[26]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[27]_i_1 
       (.I0(tmp_53_reg_1384[10]),
        .O(p_0_in[27]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[28]_i_1 
       (.I0(tmp_53_reg_1384[11]),
        .O(p_0_in[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[29]_i_1 
       (.I0(tmp_53_reg_1384[12]),
        .O(p_0_in[29]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[2]_i_1 
       (.I0(Q[45]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[30]_i_1 
       (.I0(tmp_53_reg_1384[13]),
        .O(p_0_in[30]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[31]_i_1 
       (.I0(tmp_53_reg_1384[14]),
        .O(p_0_in[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[32]_i_1 
       (.I0(tmp_53_reg_1384[15]),
        .O(p_0_in[32]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[33]_i_1 
       (.I0(tmp_53_reg_1384[16]),
        .O(p_0_in[33]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[34]_i_1 
       (.I0(tmp_53_reg_1384[17]),
        .O(p_0_in[34]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[35]_i_1 
       (.I0(tmp_53_reg_1384[18]),
        .O(p_0_in[35]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[36]_i_1 
       (.I0(tmp_53_reg_1384[19]),
        .O(p_0_in[36]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[37]_i_1 
       (.I0(tmp_53_reg_1384[20]),
        .O(p_0_in[37]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[38]_i_1 
       (.I0(tmp_53_reg_1384[21]),
        .O(p_0_in[38]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[39]_i_1 
       (.I0(tmp_53_reg_1384[22]),
        .O(p_0_in[39]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[3]_i_1 
       (.I0(Q[46]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[40]_i_1 
       (.I0(tmp_53_reg_1384[23]),
        .O(p_0_in[40]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[41]_i_1 
       (.I0(tmp_53_reg_1384[24]),
        .O(p_0_in[41]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[42]_i_1 
       (.I0(tmp_53_reg_1384[25]),
        .O(p_0_in[42]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[43]_i_2 
       (.I0(tmp_53_reg_1384[26]),
        .O(p_0_in[43]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[4]_i_1 
       (.I0(Q[47]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[5]_i_1 
       (.I0(Q[48]),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[6]_i_1 
       (.I0(Q[49]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[7]_i_1 
       (.I0(Q[50]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[8]_i_1 
       (.I0(Q[51]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[9]_i_1 
       (.I0(Q[52]),
        .O(p_0_in[9]));
  FDRE \bin_s1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[0]),
        .Q(bin_s1[0]),
        .R(1'b0));
  FDRE \bin_s1_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[10]),
        .Q(bin_s1[10]),
        .R(1'b0));
  FDRE \bin_s1_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[11]),
        .Q(bin_s1[11]),
        .R(1'b0));
  FDRE \bin_s1_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[12]),
        .Q(bin_s1[12]),
        .R(1'b0));
  FDRE \bin_s1_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[13]),
        .Q(bin_s1[13]),
        .R(1'b0));
  FDRE \bin_s1_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[14]),
        .Q(bin_s1[14]),
        .R(1'b0));
  FDRE \bin_s1_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[15]),
        .Q(bin_s1[15]),
        .R(1'b0));
  FDRE \bin_s1_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[16]),
        .Q(bin_s1[16]),
        .R(1'b0));
  FDRE \bin_s1_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[17]),
        .Q(bin_s1[17]),
        .R(1'b0));
  FDRE \bin_s1_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[18]),
        .Q(bin_s1[18]),
        .R(1'b0));
  FDRE \bin_s1_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[19]),
        .Q(bin_s1[19]),
        .R(1'b0));
  FDRE \bin_s1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[1]),
        .Q(bin_s1[1]),
        .R(1'b0));
  FDRE \bin_s1_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[20]),
        .Q(bin_s1[20]),
        .R(1'b0));
  FDRE \bin_s1_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[21]),
        .Q(bin_s1[21]),
        .R(1'b0));
  FDRE \bin_s1_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[22]),
        .Q(bin_s1[22]),
        .R(1'b0));
  FDRE \bin_s1_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[23]),
        .Q(bin_s1[23]),
        .R(1'b0));
  FDRE \bin_s1_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[24]),
        .Q(bin_s1[24]),
        .R(1'b0));
  FDRE \bin_s1_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[25]),
        .Q(bin_s1[25]),
        .R(1'b0));
  FDRE \bin_s1_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[26]),
        .Q(bin_s1[26]),
        .R(1'b0));
  FDRE \bin_s1_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[27]),
        .Q(bin_s1[27]),
        .R(1'b0));
  FDRE \bin_s1_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[28]),
        .Q(bin_s1[28]),
        .R(1'b0));
  FDRE \bin_s1_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[29]),
        .Q(bin_s1[29]),
        .R(1'b0));
  FDRE \bin_s1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(bin_s1[2]),
        .R(1'b0));
  FDRE \bin_s1_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[30]),
        .Q(bin_s1[30]),
        .R(1'b0));
  FDRE \bin_s1_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[31]),
        .Q(bin_s1[31]),
        .R(1'b0));
  FDRE \bin_s1_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[32]),
        .Q(bin_s1[32]),
        .R(1'b0));
  FDRE \bin_s1_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[33]),
        .Q(bin_s1[33]),
        .R(1'b0));
  FDRE \bin_s1_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[34]),
        .Q(bin_s1[34]),
        .R(1'b0));
  FDRE \bin_s1_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[35]),
        .Q(bin_s1[35]),
        .R(1'b0));
  FDRE \bin_s1_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[36]),
        .Q(bin_s1[36]),
        .R(1'b0));
  FDRE \bin_s1_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[37]),
        .Q(bin_s1[37]),
        .R(1'b0));
  FDRE \bin_s1_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[38]),
        .Q(bin_s1[38]),
        .R(1'b0));
  FDRE \bin_s1_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[39]),
        .Q(bin_s1[39]),
        .R(1'b0));
  FDRE \bin_s1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(bin_s1[3]),
        .R(1'b0));
  FDRE \bin_s1_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[40]),
        .Q(bin_s1[40]),
        .R(1'b0));
  FDRE \bin_s1_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[41]),
        .Q(bin_s1[41]),
        .R(1'b0));
  FDRE \bin_s1_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[42]),
        .Q(bin_s1[42]),
        .R(1'b0));
  FDRE \bin_s1_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[43]),
        .Q(bin_s1[43]),
        .R(1'b0));
  FDRE \bin_s1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(bin_s1[4]),
        .R(1'b0));
  FDRE \bin_s1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(bin_s1[5]),
        .R(1'b0));
  FDRE \bin_s1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[6]),
        .Q(bin_s1[6]),
        .R(1'b0));
  FDRE \bin_s1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[7]),
        .Q(bin_s1[7]),
        .R(1'b0));
  FDRE \bin_s1_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[8]),
        .Q(bin_s1[8]),
        .R(1'b0));
  FDRE \bin_s1_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[9]),
        .Q(bin_s1[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_10
       (.I0(Q[36]),
        .O(carry_s1_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_12
       (.I0(Q[35]),
        .O(carry_s1_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_13
       (.I0(Q[34]),
        .O(carry_s1_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_14
       (.I0(Q[33]),
        .O(carry_s1_i_14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_15
       (.I0(Q[32]),
        .O(carry_s1_i_15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_17
       (.I0(Q[31]),
        .O(carry_s1_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_18
       (.I0(Q[30]),
        .O(carry_s1_i_18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_19
       (.I0(Q[29]),
        .O(carry_s1_i_19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_20
       (.I0(Q[28]),
        .O(carry_s1_i_20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_22
       (.I0(Q[27]),
        .O(carry_s1_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_23
       (.I0(Q[26]),
        .O(carry_s1_i_23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_24
       (.I0(Q[25]),
        .O(carry_s1_i_24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_25
       (.I0(Q[24]),
        .O(carry_s1_i_25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_27
       (.I0(Q[23]),
        .O(carry_s1_i_27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_28
       (.I0(Q[22]),
        .O(carry_s1_i_28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_29
       (.I0(Q[21]),
        .O(carry_s1_i_29_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_3
       (.I0(Q[42]),
        .O(carry_s1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_30
       (.I0(Q[20]),
        .O(carry_s1_i_30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_32
       (.I0(Q[19]),
        .O(carry_s1_i_32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_33
       (.I0(Q[18]),
        .O(carry_s1_i_33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_34
       (.I0(Q[17]),
        .O(carry_s1_i_34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_35
       (.I0(Q[16]),
        .O(carry_s1_i_35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_37
       (.I0(Q[15]),
        .O(carry_s1_i_37_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_38
       (.I0(Q[14]),
        .O(carry_s1_i_38_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_39
       (.I0(Q[13]),
        .O(carry_s1_i_39_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_4
       (.I0(Q[41]),
        .O(carry_s1_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_40
       (.I0(Q[12]),
        .O(carry_s1_i_40_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_42
       (.I0(Q[11]),
        .O(carry_s1_i_42_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_43
       (.I0(Q[10]),
        .O(carry_s1_i_43_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_44
       (.I0(Q[9]),
        .O(carry_s1_i_44_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_45
       (.I0(Q[8]),
        .O(carry_s1_i_45_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_47
       (.I0(Q[7]),
        .O(carry_s1_i_47_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_48
       (.I0(Q[6]),
        .O(carry_s1_i_48_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_49
       (.I0(Q[5]),
        .O(carry_s1_i_49_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_5
       (.I0(Q[40]),
        .O(carry_s1_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_50
       (.I0(Q[4]),
        .O(carry_s1_i_50_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_51
       (.I0(Q[3]),
        .O(carry_s1_i_51_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_52
       (.I0(Q[2]),
        .O(carry_s1_i_52_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_53
       (.I0(Q[1]),
        .O(carry_s1_i_53_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_54
       (.I0(Q[0]),
        .O(carry_s1_i_54_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_7
       (.I0(Q[39]),
        .O(carry_s1_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_8
       (.I0(Q[38]),
        .O(carry_s1_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_9
       (.I0(Q[37]),
        .O(carry_s1_i_9_n_0));
  FDRE carry_s1_reg
       (.C(ap_clk),
        .CE(E),
        .D(facout_s1),
        .Q(carry_s1),
        .R(1'b0));
  CARRY4 carry_s1_reg_i_1
       (.CI(carry_s1_reg_i_2_n_0),
        .CO({NLW_carry_s1_reg_i_1_CO_UNCONNECTED[3],facout_s1,carry_s1_reg_i_1_n_2,carry_s1_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,carry_s1_i_3_n_0,carry_s1_i_4_n_0,carry_s1_i_5_n_0}));
  CARRY4 carry_s1_reg_i_11
       (.CI(carry_s1_reg_i_16_n_0),
        .CO({carry_s1_reg_i_11_n_0,carry_s1_reg_i_11_n_1,carry_s1_reg_i_11_n_2,carry_s1_reg_i_11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_11_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_17_n_0,carry_s1_i_18_n_0,carry_s1_i_19_n_0,carry_s1_i_20_n_0}));
  CARRY4 carry_s1_reg_i_16
       (.CI(carry_s1_reg_i_21_n_0),
        .CO({carry_s1_reg_i_16_n_0,carry_s1_reg_i_16_n_1,carry_s1_reg_i_16_n_2,carry_s1_reg_i_16_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_16_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_22_n_0,carry_s1_i_23_n_0,carry_s1_i_24_n_0,carry_s1_i_25_n_0}));
  CARRY4 carry_s1_reg_i_2
       (.CI(carry_s1_reg_i_6_n_0),
        .CO({carry_s1_reg_i_2_n_0,carry_s1_reg_i_2_n_1,carry_s1_reg_i_2_n_2,carry_s1_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_2_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_7_n_0,carry_s1_i_8_n_0,carry_s1_i_9_n_0,carry_s1_i_10_n_0}));
  CARRY4 carry_s1_reg_i_21
       (.CI(carry_s1_reg_i_26_n_0),
        .CO({carry_s1_reg_i_21_n_0,carry_s1_reg_i_21_n_1,carry_s1_reg_i_21_n_2,carry_s1_reg_i_21_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_21_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_27_n_0,carry_s1_i_28_n_0,carry_s1_i_29_n_0,carry_s1_i_30_n_0}));
  CARRY4 carry_s1_reg_i_26
       (.CI(carry_s1_reg_i_31_n_0),
        .CO({carry_s1_reg_i_26_n_0,carry_s1_reg_i_26_n_1,carry_s1_reg_i_26_n_2,carry_s1_reg_i_26_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_26_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_32_n_0,carry_s1_i_33_n_0,carry_s1_i_34_n_0,carry_s1_i_35_n_0}));
  CARRY4 carry_s1_reg_i_31
       (.CI(carry_s1_reg_i_36_n_0),
        .CO({carry_s1_reg_i_31_n_0,carry_s1_reg_i_31_n_1,carry_s1_reg_i_31_n_2,carry_s1_reg_i_31_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_31_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_37_n_0,carry_s1_i_38_n_0,carry_s1_i_39_n_0,carry_s1_i_40_n_0}));
  CARRY4 carry_s1_reg_i_36
       (.CI(carry_s1_reg_i_41_n_0),
        .CO({carry_s1_reg_i_36_n_0,carry_s1_reg_i_36_n_1,carry_s1_reg_i_36_n_2,carry_s1_reg_i_36_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_36_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_42_n_0,carry_s1_i_43_n_0,carry_s1_i_44_n_0,carry_s1_i_45_n_0}));
  CARRY4 carry_s1_reg_i_41
       (.CI(carry_s1_reg_i_46_n_0),
        .CO({carry_s1_reg_i_41_n_0,carry_s1_reg_i_41_n_1,carry_s1_reg_i_41_n_2,carry_s1_reg_i_41_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_41_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_47_n_0,carry_s1_i_48_n_0,carry_s1_i_49_n_0,carry_s1_i_50_n_0}));
  CARRY4 carry_s1_reg_i_46
       (.CI(1'b0),
        .CO({carry_s1_reg_i_46_n_0,carry_s1_reg_i_46_n_1,carry_s1_reg_i_46_n_2,carry_s1_reg_i_46_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_46_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_51_n_0,carry_s1_i_52_n_0,carry_s1_i_53_n_0,carry_s1_i_54_n_0}));
  CARRY4 carry_s1_reg_i_6
       (.CI(carry_s1_reg_i_11_n_0),
        .CO({carry_s1_reg_i_6_n_0,carry_s1_reg_i_6_n_1,carry_s1_reg_i_6_n_2,carry_s1_reg_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_6_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_12_n_0,carry_s1_i_13_n_0,carry_s1_i_14_n_0,carry_s1_i_15_n_0}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_87ns_87dEe_AddSubnS_0_comb_adder__parameterized0 u2
       (.Q(bin_s1),
        .carry_s1(carry_s1),
        .s(s));
endmodule

(* ORIG_REF_NAME = "mixer_sub_87ns_87dEe_AddSubnS_0_comb_adder" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_87ns_87dEe_AddSubnS_0_comb_adder__parameterized0
   (s,
    Q,
    carry_s1);
  output [26:0]s;
  input [43:0]Q;
  input carry_s1;

  wire [43:0]Q;
  wire carry_s1;
  wire \neg_mul2_reg_1409_reg[62]_i_1_n_0 ;
  wire \neg_mul2_reg_1409_reg[62]_i_1_n_1 ;
  wire \neg_mul2_reg_1409_reg[62]_i_1_n_2 ;
  wire \neg_mul2_reg_1409_reg[62]_i_1_n_3 ;
  wire \neg_mul2_reg_1409_reg[62]_i_2_n_0 ;
  wire \neg_mul2_reg_1409_reg[62]_i_2_n_1 ;
  wire \neg_mul2_reg_1409_reg[62]_i_2_n_2 ;
  wire \neg_mul2_reg_1409_reg[62]_i_2_n_3 ;
  wire \neg_mul2_reg_1409_reg[62]_i_3_n_0 ;
  wire \neg_mul2_reg_1409_reg[62]_i_3_n_1 ;
  wire \neg_mul2_reg_1409_reg[62]_i_3_n_2 ;
  wire \neg_mul2_reg_1409_reg[62]_i_3_n_3 ;
  wire \neg_mul2_reg_1409_reg[62]_i_4_n_0 ;
  wire \neg_mul2_reg_1409_reg[62]_i_4_n_1 ;
  wire \neg_mul2_reg_1409_reg[62]_i_4_n_2 ;
  wire \neg_mul2_reg_1409_reg[62]_i_4_n_3 ;
  wire \neg_mul2_reg_1409_reg[62]_i_5_n_0 ;
  wire \neg_mul2_reg_1409_reg[62]_i_5_n_1 ;
  wire \neg_mul2_reg_1409_reg[62]_i_5_n_2 ;
  wire \neg_mul2_reg_1409_reg[62]_i_5_n_3 ;
  wire \neg_mul2_reg_1409_reg[66]_i_1_n_0 ;
  wire \neg_mul2_reg_1409_reg[66]_i_1_n_1 ;
  wire \neg_mul2_reg_1409_reg[66]_i_1_n_2 ;
  wire \neg_mul2_reg_1409_reg[66]_i_1_n_3 ;
  wire \neg_mul2_reg_1409_reg[70]_i_1_n_0 ;
  wire \neg_mul2_reg_1409_reg[70]_i_1_n_1 ;
  wire \neg_mul2_reg_1409_reg[70]_i_1_n_2 ;
  wire \neg_mul2_reg_1409_reg[70]_i_1_n_3 ;
  wire \neg_mul2_reg_1409_reg[74]_i_1_n_0 ;
  wire \neg_mul2_reg_1409_reg[74]_i_1_n_1 ;
  wire \neg_mul2_reg_1409_reg[74]_i_1_n_2 ;
  wire \neg_mul2_reg_1409_reg[74]_i_1_n_3 ;
  wire \neg_mul2_reg_1409_reg[78]_i_1_n_0 ;
  wire \neg_mul2_reg_1409_reg[78]_i_1_n_1 ;
  wire \neg_mul2_reg_1409_reg[78]_i_1_n_2 ;
  wire \neg_mul2_reg_1409_reg[78]_i_1_n_3 ;
  wire \neg_mul2_reg_1409_reg[82]_i_1_n_0 ;
  wire \neg_mul2_reg_1409_reg[82]_i_1_n_1 ;
  wire \neg_mul2_reg_1409_reg[82]_i_1_n_2 ;
  wire \neg_mul2_reg_1409_reg[82]_i_1_n_3 ;
  wire \neg_mul2_reg_1409_reg[86]_i_2_n_1 ;
  wire \neg_mul2_reg_1409_reg[86]_i_2_n_2 ;
  wire \neg_mul2_reg_1409_reg[86]_i_2_n_3 ;
  wire [26:0]s;
  wire [0:0]\NLW_neg_mul2_reg_1409_reg[62]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul2_reg_1409_reg[62]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul2_reg_1409_reg[62]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul2_reg_1409_reg[62]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul2_reg_1409_reg[62]_i_5_O_UNCONNECTED ;
  wire [3:3]\NLW_neg_mul2_reg_1409_reg[86]_i_2_CO_UNCONNECTED ;

  CARRY4 \neg_mul2_reg_1409_reg[62]_i_1 
       (.CI(\neg_mul2_reg_1409_reg[62]_i_2_n_0 ),
        .CO({\neg_mul2_reg_1409_reg[62]_i_1_n_0 ,\neg_mul2_reg_1409_reg[62]_i_1_n_1 ,\neg_mul2_reg_1409_reg[62]_i_1_n_2 ,\neg_mul2_reg_1409_reg[62]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({s[2:0],\NLW_neg_mul2_reg_1409_reg[62]_i_1_O_UNCONNECTED [0]}),
        .S(Q[19:16]));
  CARRY4 \neg_mul2_reg_1409_reg[62]_i_2 
       (.CI(\neg_mul2_reg_1409_reg[62]_i_3_n_0 ),
        .CO({\neg_mul2_reg_1409_reg[62]_i_2_n_0 ,\neg_mul2_reg_1409_reg[62]_i_2_n_1 ,\neg_mul2_reg_1409_reg[62]_i_2_n_2 ,\neg_mul2_reg_1409_reg[62]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul2_reg_1409_reg[62]_i_2_O_UNCONNECTED [3:0]),
        .S(Q[15:12]));
  CARRY4 \neg_mul2_reg_1409_reg[62]_i_3 
       (.CI(\neg_mul2_reg_1409_reg[62]_i_4_n_0 ),
        .CO({\neg_mul2_reg_1409_reg[62]_i_3_n_0 ,\neg_mul2_reg_1409_reg[62]_i_3_n_1 ,\neg_mul2_reg_1409_reg[62]_i_3_n_2 ,\neg_mul2_reg_1409_reg[62]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul2_reg_1409_reg[62]_i_3_O_UNCONNECTED [3:0]),
        .S(Q[11:8]));
  CARRY4 \neg_mul2_reg_1409_reg[62]_i_4 
       (.CI(\neg_mul2_reg_1409_reg[62]_i_5_n_0 ),
        .CO({\neg_mul2_reg_1409_reg[62]_i_4_n_0 ,\neg_mul2_reg_1409_reg[62]_i_4_n_1 ,\neg_mul2_reg_1409_reg[62]_i_4_n_2 ,\neg_mul2_reg_1409_reg[62]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul2_reg_1409_reg[62]_i_4_O_UNCONNECTED [3:0]),
        .S(Q[7:4]));
  CARRY4 \neg_mul2_reg_1409_reg[62]_i_5 
       (.CI(1'b0),
        .CO({\neg_mul2_reg_1409_reg[62]_i_5_n_0 ,\neg_mul2_reg_1409_reg[62]_i_5_n_1 ,\neg_mul2_reg_1409_reg[62]_i_5_n_2 ,\neg_mul2_reg_1409_reg[62]_i_5_n_3 }),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul2_reg_1409_reg[62]_i_5_O_UNCONNECTED [3:0]),
        .S({Q[3:1],carry_s1}));
  CARRY4 \neg_mul2_reg_1409_reg[66]_i_1 
       (.CI(\neg_mul2_reg_1409_reg[62]_i_1_n_0 ),
        .CO({\neg_mul2_reg_1409_reg[66]_i_1_n_0 ,\neg_mul2_reg_1409_reg[66]_i_1_n_1 ,\neg_mul2_reg_1409_reg[66]_i_1_n_2 ,\neg_mul2_reg_1409_reg[66]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[6:3]),
        .S(Q[23:20]));
  CARRY4 \neg_mul2_reg_1409_reg[70]_i_1 
       (.CI(\neg_mul2_reg_1409_reg[66]_i_1_n_0 ),
        .CO({\neg_mul2_reg_1409_reg[70]_i_1_n_0 ,\neg_mul2_reg_1409_reg[70]_i_1_n_1 ,\neg_mul2_reg_1409_reg[70]_i_1_n_2 ,\neg_mul2_reg_1409_reg[70]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[10:7]),
        .S(Q[27:24]));
  CARRY4 \neg_mul2_reg_1409_reg[74]_i_1 
       (.CI(\neg_mul2_reg_1409_reg[70]_i_1_n_0 ),
        .CO({\neg_mul2_reg_1409_reg[74]_i_1_n_0 ,\neg_mul2_reg_1409_reg[74]_i_1_n_1 ,\neg_mul2_reg_1409_reg[74]_i_1_n_2 ,\neg_mul2_reg_1409_reg[74]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[14:11]),
        .S(Q[31:28]));
  CARRY4 \neg_mul2_reg_1409_reg[78]_i_1 
       (.CI(\neg_mul2_reg_1409_reg[74]_i_1_n_0 ),
        .CO({\neg_mul2_reg_1409_reg[78]_i_1_n_0 ,\neg_mul2_reg_1409_reg[78]_i_1_n_1 ,\neg_mul2_reg_1409_reg[78]_i_1_n_2 ,\neg_mul2_reg_1409_reg[78]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[18:15]),
        .S(Q[35:32]));
  CARRY4 \neg_mul2_reg_1409_reg[82]_i_1 
       (.CI(\neg_mul2_reg_1409_reg[78]_i_1_n_0 ),
        .CO({\neg_mul2_reg_1409_reg[82]_i_1_n_0 ,\neg_mul2_reg_1409_reg[82]_i_1_n_1 ,\neg_mul2_reg_1409_reg[82]_i_1_n_2 ,\neg_mul2_reg_1409_reg[82]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[22:19]),
        .S(Q[39:36]));
  CARRY4 \neg_mul2_reg_1409_reg[86]_i_2 
       (.CI(\neg_mul2_reg_1409_reg[82]_i_1_n_0 ),
        .CO({\NLW_neg_mul2_reg_1409_reg[86]_i_2_CO_UNCONNECTED [3],\neg_mul2_reg_1409_reg[86]_i_2_n_1 ,\neg_mul2_reg_1409_reg[86]_i_2_n_2 ,\neg_mul2_reg_1409_reg[86]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[26:23]),
        .S(Q[43:40]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg
   (s,
    E,
    ap_clk,
    Q,
    tmp_57_reg_1429);
  output [27:0]s;
  input [0:0]E;
  input ap_clk;
  input [59:0]Q;
  input [27:0]tmp_57_reg_1429;

  wire [0:0]E;
  wire [59:0]Q;
  wire ap_clk;
  wire [27:0]s;
  wire [27:0]tmp_57_reg_1429;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_14 mixer_sub_88ns_88eOg_AddSubnS_1_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .s(s),
        .tmp_57_reg_1429(tmp_57_reg_1429));
endmodule

(* ORIG_REF_NAME = "mixer_sub_88ns_88eOg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_4
   (s,
    E,
    ap_clk,
    Q,
    tmp_61_reg_1469);
  output [27:0]s;
  input [0:0]E;
  input ap_clk;
  input [59:0]Q;
  input [27:0]tmp_61_reg_1469;

  wire [0:0]E;
  wire [59:0]Q;
  wire ap_clk;
  wire [27:0]s;
  wire [27:0]tmp_61_reg_1469;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_12 mixer_sub_88ns_88eOg_AddSubnS_1_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .s(s),
        .tmp_61_reg_1469(tmp_61_reg_1469));
endmodule

(* ORIG_REF_NAME = "mixer_sub_88ns_88eOg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_5
   (s,
    E,
    ap_clk,
    Q,
    tmp_69_reg_1520);
  output [27:0]s;
  input [0:0]E;
  input ap_clk;
  input [59:0]Q;
  input [27:0]tmp_69_reg_1520;

  wire [0:0]E;
  wire [59:0]Q;
  wire ap_clk;
  wire [27:0]s;
  wire [27:0]tmp_69_reg_1520;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_10 mixer_sub_88ns_88eOg_AddSubnS_1_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .s(s),
        .tmp_69_reg_1520(tmp_69_reg_1520));
endmodule

(* ORIG_REF_NAME = "mixer_sub_88ns_88eOg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_6
   (s,
    E,
    ap_clk,
    Q,
    tmp_65_reg_1394);
  output [27:0]s;
  input [0:0]E;
  input ap_clk;
  input [59:0]Q;
  input [27:0]tmp_65_reg_1394;

  wire [0:0]E;
  wire [59:0]Q;
  wire ap_clk;
  wire [27:0]s;
  wire [27:0]tmp_65_reg_1394;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_8 mixer_sub_88ns_88eOg_AddSubnS_1_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .s(s),
        .tmp_65_reg_1394(tmp_65_reg_1394));
endmodule

(* ORIG_REF_NAME = "mixer_sub_88ns_88eOg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_7
   (s,
    E,
    ap_clk,
    Q,
    tmp_49_reg_1404);
  output [27:0]s;
  input [0:0]E;
  input ap_clk;
  input [59:0]Q;
  input [27:0]tmp_49_reg_1404;

  wire [0:0]E;
  wire [59:0]Q;
  wire ap_clk;
  wire [27:0]s;
  wire [27:0]tmp_49_reg_1404;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1 mixer_sub_88ns_88eOg_AddSubnS_1_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .s(s),
        .tmp_49_reg_1404(tmp_49_reg_1404));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1
   (s,
    E,
    ap_clk,
    Q,
    tmp_49_reg_1404);
  output [27:0]s;
  input [0:0]E;
  input ap_clk;
  input [59:0]Q;
  input [27:0]tmp_49_reg_1404;

  wire [0:0]E;
  wire [59:0]Q;
  wire ap_clk;
  wire [43:0]bin_s1;
  wire carry_s1;
  wire carry_s1_i_10__0_n_0;
  wire carry_s1_i_11__0_n_0;
  wire carry_s1_i_13__0_n_0;
  wire carry_s1_i_14__0_n_0;
  wire carry_s1_i_15__0_n_0;
  wire carry_s1_i_16__0_n_0;
  wire carry_s1_i_18__0_n_0;
  wire carry_s1_i_19__0_n_0;
  wire carry_s1_i_20__0_n_0;
  wire carry_s1_i_21__0_n_0;
  wire carry_s1_i_23__0_n_0;
  wire carry_s1_i_24__0_n_0;
  wire carry_s1_i_25__0_n_0;
  wire carry_s1_i_26__0_n_0;
  wire carry_s1_i_28__0_n_0;
  wire carry_s1_i_29__0_n_0;
  wire carry_s1_i_30__0_n_0;
  wire carry_s1_i_31__0_n_0;
  wire carry_s1_i_33__0_n_0;
  wire carry_s1_i_34__0_n_0;
  wire carry_s1_i_35__0_n_0;
  wire carry_s1_i_36__0_n_0;
  wire carry_s1_i_38__0_n_0;
  wire carry_s1_i_39__0_n_0;
  wire carry_s1_i_3__0_n_0;
  wire carry_s1_i_40__0_n_0;
  wire carry_s1_i_41__0_n_0;
  wire carry_s1_i_43__0_n_0;
  wire carry_s1_i_44__0_n_0;
  wire carry_s1_i_45__0_n_0;
  wire carry_s1_i_46__0_n_0;
  wire carry_s1_i_48__0_n_0;
  wire carry_s1_i_49__0_n_0;
  wire carry_s1_i_4__0_n_0;
  wire carry_s1_i_50__0_n_0;
  wire carry_s1_i_51__0_n_0;
  wire carry_s1_i_52__0_n_0;
  wire carry_s1_i_53__0_n_0;
  wire carry_s1_i_54__0_n_0;
  wire carry_s1_i_55__0_n_0;
  wire carry_s1_i_5__0_n_0;
  wire carry_s1_i_6__0_n_0;
  wire carry_s1_i_8__0_n_0;
  wire carry_s1_i_9__0_n_0;
  wire carry_s1_reg_i_12__0_n_0;
  wire carry_s1_reg_i_12__0_n_1;
  wire carry_s1_reg_i_12__0_n_2;
  wire carry_s1_reg_i_12__0_n_3;
  wire carry_s1_reg_i_17__0_n_0;
  wire carry_s1_reg_i_17__0_n_1;
  wire carry_s1_reg_i_17__0_n_2;
  wire carry_s1_reg_i_17__0_n_3;
  wire carry_s1_reg_i_1__1_n_1;
  wire carry_s1_reg_i_1__1_n_2;
  wire carry_s1_reg_i_1__1_n_3;
  wire carry_s1_reg_i_22__0_n_0;
  wire carry_s1_reg_i_22__0_n_1;
  wire carry_s1_reg_i_22__0_n_2;
  wire carry_s1_reg_i_22__0_n_3;
  wire carry_s1_reg_i_27__0_n_0;
  wire carry_s1_reg_i_27__0_n_1;
  wire carry_s1_reg_i_27__0_n_2;
  wire carry_s1_reg_i_27__0_n_3;
  wire carry_s1_reg_i_2__1_n_0;
  wire carry_s1_reg_i_2__1_n_1;
  wire carry_s1_reg_i_2__1_n_2;
  wire carry_s1_reg_i_2__1_n_3;
  wire carry_s1_reg_i_32__0_n_0;
  wire carry_s1_reg_i_32__0_n_1;
  wire carry_s1_reg_i_32__0_n_2;
  wire carry_s1_reg_i_32__0_n_3;
  wire carry_s1_reg_i_37__0_n_0;
  wire carry_s1_reg_i_37__0_n_1;
  wire carry_s1_reg_i_37__0_n_2;
  wire carry_s1_reg_i_37__0_n_3;
  wire carry_s1_reg_i_42__0_n_0;
  wire carry_s1_reg_i_42__0_n_1;
  wire carry_s1_reg_i_42__0_n_2;
  wire carry_s1_reg_i_42__0_n_3;
  wire carry_s1_reg_i_47__0_n_0;
  wire carry_s1_reg_i_47__0_n_1;
  wire carry_s1_reg_i_47__0_n_2;
  wire carry_s1_reg_i_47__0_n_3;
  wire carry_s1_reg_i_7__0_n_0;
  wire carry_s1_reg_i_7__0_n_1;
  wire carry_s1_reg_i_7__0_n_2;
  wire carry_s1_reg_i_7__0_n_3;
  wire facout_s1;
  wire [43:0]p_0_in;
  wire [27:0]s;
  wire [27:0]tmp_49_reg_1404;
  wire [3:0]NLW_carry_s1_reg_i_12__0_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_17__0_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_1__1_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_22__0_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_27__0_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_2__1_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_32__0_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_37__0_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_42__0_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_47__0_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_7__0_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[0]_i_1__0 
       (.I0(Q[44]),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[10]_i_1__0 
       (.I0(Q[54]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[11]_i_1__0 
       (.I0(Q[55]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[12]_i_1__0 
       (.I0(Q[56]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[13]_i_1__0 
       (.I0(Q[57]),
        .O(p_0_in[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[14]_i_1__0 
       (.I0(Q[58]),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[15]_i_1__0 
       (.I0(Q[59]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[16]_i_1__0 
       (.I0(tmp_49_reg_1404[0]),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[17]_i_1__0 
       (.I0(tmp_49_reg_1404[1]),
        .O(p_0_in[17]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[18]_i_1__0 
       (.I0(tmp_49_reg_1404[2]),
        .O(p_0_in[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[19]_i_1__0 
       (.I0(tmp_49_reg_1404[3]),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[1]_i_1__0 
       (.I0(Q[45]),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[20]_i_1__0 
       (.I0(tmp_49_reg_1404[4]),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[21]_i_1__0 
       (.I0(tmp_49_reg_1404[5]),
        .O(p_0_in[21]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[22]_i_1__0 
       (.I0(tmp_49_reg_1404[6]),
        .O(p_0_in[22]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[23]_i_1__0 
       (.I0(tmp_49_reg_1404[7]),
        .O(p_0_in[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[24]_i_1__0 
       (.I0(tmp_49_reg_1404[8]),
        .O(p_0_in[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[25]_i_1__0 
       (.I0(tmp_49_reg_1404[9]),
        .O(p_0_in[25]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[26]_i_1__0 
       (.I0(tmp_49_reg_1404[10]),
        .O(p_0_in[26]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[27]_i_1__0 
       (.I0(tmp_49_reg_1404[11]),
        .O(p_0_in[27]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[28]_i_1__0 
       (.I0(tmp_49_reg_1404[12]),
        .O(p_0_in[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[29]_i_1__0 
       (.I0(tmp_49_reg_1404[13]),
        .O(p_0_in[29]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[2]_i_1__0 
       (.I0(Q[46]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[30]_i_1__0 
       (.I0(tmp_49_reg_1404[14]),
        .O(p_0_in[30]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[31]_i_1__0 
       (.I0(tmp_49_reg_1404[15]),
        .O(p_0_in[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[32]_i_1__0 
       (.I0(tmp_49_reg_1404[16]),
        .O(p_0_in[32]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[33]_i_1__0 
       (.I0(tmp_49_reg_1404[17]),
        .O(p_0_in[33]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[34]_i_1__0 
       (.I0(tmp_49_reg_1404[18]),
        .O(p_0_in[34]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[35]_i_1__0 
       (.I0(tmp_49_reg_1404[19]),
        .O(p_0_in[35]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[36]_i_1__0 
       (.I0(tmp_49_reg_1404[20]),
        .O(p_0_in[36]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[37]_i_1__0 
       (.I0(tmp_49_reg_1404[21]),
        .O(p_0_in[37]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[38]_i_1__0 
       (.I0(tmp_49_reg_1404[22]),
        .O(p_0_in[38]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[39]_i_1__0 
       (.I0(tmp_49_reg_1404[23]),
        .O(p_0_in[39]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[3]_i_1__0 
       (.I0(Q[47]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[40]_i_1__0 
       (.I0(tmp_49_reg_1404[24]),
        .O(p_0_in[40]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[41]_i_1__0 
       (.I0(tmp_49_reg_1404[25]),
        .O(p_0_in[41]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[42]_i_1__0 
       (.I0(tmp_49_reg_1404[26]),
        .O(p_0_in[42]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[43]_i_2__0 
       (.I0(tmp_49_reg_1404[27]),
        .O(p_0_in[43]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[4]_i_1__0 
       (.I0(Q[48]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[5]_i_1__0 
       (.I0(Q[49]),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[6]_i_1__0 
       (.I0(Q[50]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[7]_i_1__0 
       (.I0(Q[51]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[8]_i_1__0 
       (.I0(Q[52]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[9]_i_1__0 
       (.I0(Q[53]),
        .O(p_0_in[9]));
  FDRE \bin_s1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[0]),
        .Q(bin_s1[0]),
        .R(1'b0));
  FDRE \bin_s1_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[10]),
        .Q(bin_s1[10]),
        .R(1'b0));
  FDRE \bin_s1_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[11]),
        .Q(bin_s1[11]),
        .R(1'b0));
  FDRE \bin_s1_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[12]),
        .Q(bin_s1[12]),
        .R(1'b0));
  FDRE \bin_s1_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[13]),
        .Q(bin_s1[13]),
        .R(1'b0));
  FDRE \bin_s1_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[14]),
        .Q(bin_s1[14]),
        .R(1'b0));
  FDRE \bin_s1_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[15]),
        .Q(bin_s1[15]),
        .R(1'b0));
  FDRE \bin_s1_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[16]),
        .Q(bin_s1[16]),
        .R(1'b0));
  FDRE \bin_s1_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[17]),
        .Q(bin_s1[17]),
        .R(1'b0));
  FDRE \bin_s1_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[18]),
        .Q(bin_s1[18]),
        .R(1'b0));
  FDRE \bin_s1_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[19]),
        .Q(bin_s1[19]),
        .R(1'b0));
  FDRE \bin_s1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[1]),
        .Q(bin_s1[1]),
        .R(1'b0));
  FDRE \bin_s1_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[20]),
        .Q(bin_s1[20]),
        .R(1'b0));
  FDRE \bin_s1_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[21]),
        .Q(bin_s1[21]),
        .R(1'b0));
  FDRE \bin_s1_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[22]),
        .Q(bin_s1[22]),
        .R(1'b0));
  FDRE \bin_s1_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[23]),
        .Q(bin_s1[23]),
        .R(1'b0));
  FDRE \bin_s1_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[24]),
        .Q(bin_s1[24]),
        .R(1'b0));
  FDRE \bin_s1_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[25]),
        .Q(bin_s1[25]),
        .R(1'b0));
  FDRE \bin_s1_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[26]),
        .Q(bin_s1[26]),
        .R(1'b0));
  FDRE \bin_s1_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[27]),
        .Q(bin_s1[27]),
        .R(1'b0));
  FDRE \bin_s1_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[28]),
        .Q(bin_s1[28]),
        .R(1'b0));
  FDRE \bin_s1_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[29]),
        .Q(bin_s1[29]),
        .R(1'b0));
  FDRE \bin_s1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(bin_s1[2]),
        .R(1'b0));
  FDRE \bin_s1_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[30]),
        .Q(bin_s1[30]),
        .R(1'b0));
  FDRE \bin_s1_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[31]),
        .Q(bin_s1[31]),
        .R(1'b0));
  FDRE \bin_s1_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[32]),
        .Q(bin_s1[32]),
        .R(1'b0));
  FDRE \bin_s1_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[33]),
        .Q(bin_s1[33]),
        .R(1'b0));
  FDRE \bin_s1_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[34]),
        .Q(bin_s1[34]),
        .R(1'b0));
  FDRE \bin_s1_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[35]),
        .Q(bin_s1[35]),
        .R(1'b0));
  FDRE \bin_s1_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[36]),
        .Q(bin_s1[36]),
        .R(1'b0));
  FDRE \bin_s1_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[37]),
        .Q(bin_s1[37]),
        .R(1'b0));
  FDRE \bin_s1_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[38]),
        .Q(bin_s1[38]),
        .R(1'b0));
  FDRE \bin_s1_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[39]),
        .Q(bin_s1[39]),
        .R(1'b0));
  FDRE \bin_s1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(bin_s1[3]),
        .R(1'b0));
  FDRE \bin_s1_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[40]),
        .Q(bin_s1[40]),
        .R(1'b0));
  FDRE \bin_s1_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[41]),
        .Q(bin_s1[41]),
        .R(1'b0));
  FDRE \bin_s1_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[42]),
        .Q(bin_s1[42]),
        .R(1'b0));
  FDRE \bin_s1_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[43]),
        .Q(bin_s1[43]),
        .R(1'b0));
  FDRE \bin_s1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(bin_s1[4]),
        .R(1'b0));
  FDRE \bin_s1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(bin_s1[5]),
        .R(1'b0));
  FDRE \bin_s1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[6]),
        .Q(bin_s1[6]),
        .R(1'b0));
  FDRE \bin_s1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[7]),
        .Q(bin_s1[7]),
        .R(1'b0));
  FDRE \bin_s1_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[8]),
        .Q(bin_s1[8]),
        .R(1'b0));
  FDRE \bin_s1_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[9]),
        .Q(bin_s1[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_10__0
       (.I0(Q[37]),
        .O(carry_s1_i_10__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_11__0
       (.I0(Q[36]),
        .O(carry_s1_i_11__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_13__0
       (.I0(Q[35]),
        .O(carry_s1_i_13__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_14__0
       (.I0(Q[34]),
        .O(carry_s1_i_14__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_15__0
       (.I0(Q[33]),
        .O(carry_s1_i_15__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_16__0
       (.I0(Q[32]),
        .O(carry_s1_i_16__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_18__0
       (.I0(Q[31]),
        .O(carry_s1_i_18__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_19__0
       (.I0(Q[30]),
        .O(carry_s1_i_19__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_20__0
       (.I0(Q[29]),
        .O(carry_s1_i_20__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_21__0
       (.I0(Q[28]),
        .O(carry_s1_i_21__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_23__0
       (.I0(Q[27]),
        .O(carry_s1_i_23__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_24__0
       (.I0(Q[26]),
        .O(carry_s1_i_24__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_25__0
       (.I0(Q[25]),
        .O(carry_s1_i_25__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_26__0
       (.I0(Q[24]),
        .O(carry_s1_i_26__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_28__0
       (.I0(Q[23]),
        .O(carry_s1_i_28__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_29__0
       (.I0(Q[22]),
        .O(carry_s1_i_29__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_30__0
       (.I0(Q[21]),
        .O(carry_s1_i_30__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_31__0
       (.I0(Q[20]),
        .O(carry_s1_i_31__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_33__0
       (.I0(Q[19]),
        .O(carry_s1_i_33__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_34__0
       (.I0(Q[18]),
        .O(carry_s1_i_34__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_35__0
       (.I0(Q[17]),
        .O(carry_s1_i_35__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_36__0
       (.I0(Q[16]),
        .O(carry_s1_i_36__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_38__0
       (.I0(Q[15]),
        .O(carry_s1_i_38__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_39__0
       (.I0(Q[14]),
        .O(carry_s1_i_39__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_3__0
       (.I0(Q[43]),
        .O(carry_s1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_40__0
       (.I0(Q[13]),
        .O(carry_s1_i_40__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_41__0
       (.I0(Q[12]),
        .O(carry_s1_i_41__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_43__0
       (.I0(Q[11]),
        .O(carry_s1_i_43__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_44__0
       (.I0(Q[10]),
        .O(carry_s1_i_44__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_45__0
       (.I0(Q[9]),
        .O(carry_s1_i_45__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_46__0
       (.I0(Q[8]),
        .O(carry_s1_i_46__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_48__0
       (.I0(Q[7]),
        .O(carry_s1_i_48__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_49__0
       (.I0(Q[6]),
        .O(carry_s1_i_49__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_4__0
       (.I0(Q[42]),
        .O(carry_s1_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_50__0
       (.I0(Q[5]),
        .O(carry_s1_i_50__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_51__0
       (.I0(Q[4]),
        .O(carry_s1_i_51__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_52__0
       (.I0(Q[3]),
        .O(carry_s1_i_52__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_53__0
       (.I0(Q[2]),
        .O(carry_s1_i_53__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_54__0
       (.I0(Q[1]),
        .O(carry_s1_i_54__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_55__0
       (.I0(Q[0]),
        .O(carry_s1_i_55__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_5__0
       (.I0(Q[41]),
        .O(carry_s1_i_5__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_6__0
       (.I0(Q[40]),
        .O(carry_s1_i_6__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_8__0
       (.I0(Q[39]),
        .O(carry_s1_i_8__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_9__0
       (.I0(Q[38]),
        .O(carry_s1_i_9__0_n_0));
  FDRE carry_s1_reg
       (.C(ap_clk),
        .CE(E),
        .D(facout_s1),
        .Q(carry_s1),
        .R(1'b0));
  CARRY4 carry_s1_reg_i_12__0
       (.CI(carry_s1_reg_i_17__0_n_0),
        .CO({carry_s1_reg_i_12__0_n_0,carry_s1_reg_i_12__0_n_1,carry_s1_reg_i_12__0_n_2,carry_s1_reg_i_12__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_12__0_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_18__0_n_0,carry_s1_i_19__0_n_0,carry_s1_i_20__0_n_0,carry_s1_i_21__0_n_0}));
  CARRY4 carry_s1_reg_i_17__0
       (.CI(carry_s1_reg_i_22__0_n_0),
        .CO({carry_s1_reg_i_17__0_n_0,carry_s1_reg_i_17__0_n_1,carry_s1_reg_i_17__0_n_2,carry_s1_reg_i_17__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_17__0_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_23__0_n_0,carry_s1_i_24__0_n_0,carry_s1_i_25__0_n_0,carry_s1_i_26__0_n_0}));
  CARRY4 carry_s1_reg_i_1__1
       (.CI(carry_s1_reg_i_2__1_n_0),
        .CO({facout_s1,carry_s1_reg_i_1__1_n_1,carry_s1_reg_i_1__1_n_2,carry_s1_reg_i_1__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_1__1_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_3__0_n_0,carry_s1_i_4__0_n_0,carry_s1_i_5__0_n_0,carry_s1_i_6__0_n_0}));
  CARRY4 carry_s1_reg_i_22__0
       (.CI(carry_s1_reg_i_27__0_n_0),
        .CO({carry_s1_reg_i_22__0_n_0,carry_s1_reg_i_22__0_n_1,carry_s1_reg_i_22__0_n_2,carry_s1_reg_i_22__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_22__0_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_28__0_n_0,carry_s1_i_29__0_n_0,carry_s1_i_30__0_n_0,carry_s1_i_31__0_n_0}));
  CARRY4 carry_s1_reg_i_27__0
       (.CI(carry_s1_reg_i_32__0_n_0),
        .CO({carry_s1_reg_i_27__0_n_0,carry_s1_reg_i_27__0_n_1,carry_s1_reg_i_27__0_n_2,carry_s1_reg_i_27__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_27__0_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_33__0_n_0,carry_s1_i_34__0_n_0,carry_s1_i_35__0_n_0,carry_s1_i_36__0_n_0}));
  CARRY4 carry_s1_reg_i_2__1
       (.CI(carry_s1_reg_i_7__0_n_0),
        .CO({carry_s1_reg_i_2__1_n_0,carry_s1_reg_i_2__1_n_1,carry_s1_reg_i_2__1_n_2,carry_s1_reg_i_2__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_2__1_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_8__0_n_0,carry_s1_i_9__0_n_0,carry_s1_i_10__0_n_0,carry_s1_i_11__0_n_0}));
  CARRY4 carry_s1_reg_i_32__0
       (.CI(carry_s1_reg_i_37__0_n_0),
        .CO({carry_s1_reg_i_32__0_n_0,carry_s1_reg_i_32__0_n_1,carry_s1_reg_i_32__0_n_2,carry_s1_reg_i_32__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_32__0_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_38__0_n_0,carry_s1_i_39__0_n_0,carry_s1_i_40__0_n_0,carry_s1_i_41__0_n_0}));
  CARRY4 carry_s1_reg_i_37__0
       (.CI(carry_s1_reg_i_42__0_n_0),
        .CO({carry_s1_reg_i_37__0_n_0,carry_s1_reg_i_37__0_n_1,carry_s1_reg_i_37__0_n_2,carry_s1_reg_i_37__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_37__0_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_43__0_n_0,carry_s1_i_44__0_n_0,carry_s1_i_45__0_n_0,carry_s1_i_46__0_n_0}));
  CARRY4 carry_s1_reg_i_42__0
       (.CI(carry_s1_reg_i_47__0_n_0),
        .CO({carry_s1_reg_i_42__0_n_0,carry_s1_reg_i_42__0_n_1,carry_s1_reg_i_42__0_n_2,carry_s1_reg_i_42__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_42__0_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_48__0_n_0,carry_s1_i_49__0_n_0,carry_s1_i_50__0_n_0,carry_s1_i_51__0_n_0}));
  CARRY4 carry_s1_reg_i_47__0
       (.CI(1'b0),
        .CO({carry_s1_reg_i_47__0_n_0,carry_s1_reg_i_47__0_n_1,carry_s1_reg_i_47__0_n_2,carry_s1_reg_i_47__0_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_47__0_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_52__0_n_0,carry_s1_i_53__0_n_0,carry_s1_i_54__0_n_0,carry_s1_i_55__0_n_0}));
  CARRY4 carry_s1_reg_i_7__0
       (.CI(carry_s1_reg_i_12__0_n_0),
        .CO({carry_s1_reg_i_7__0_n_0,carry_s1_reg_i_7__0_n_1,carry_s1_reg_i_7__0_n_2,carry_s1_reg_i_7__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_7__0_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_13__0_n_0,carry_s1_i_14__0_n_0,carry_s1_i_15__0_n_0,carry_s1_i_16__0_n_0}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder u2
       (.Q(bin_s1),
        .carry_s1(carry_s1),
        .s(s));
endmodule

(* ORIG_REF_NAME = "mixer_sub_88ns_88eOg_AddSubnS_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_10
   (s,
    E,
    ap_clk,
    Q,
    tmp_69_reg_1520);
  output [27:0]s;
  input [0:0]E;
  input ap_clk;
  input [59:0]Q;
  input [27:0]tmp_69_reg_1520;

  wire [0:0]E;
  wire [59:0]Q;
  wire ap_clk;
  wire [43:0]bin_s1;
  wire carry_s1;
  wire carry_s1_i_10__3_n_0;
  wire carry_s1_i_11__3_n_0;
  wire carry_s1_i_13__3_n_0;
  wire carry_s1_i_14__3_n_0;
  wire carry_s1_i_15__3_n_0;
  wire carry_s1_i_16__3_n_0;
  wire carry_s1_i_18__3_n_0;
  wire carry_s1_i_19__3_n_0;
  wire carry_s1_i_20__3_n_0;
  wire carry_s1_i_21__3_n_0;
  wire carry_s1_i_23__3_n_0;
  wire carry_s1_i_24__3_n_0;
  wire carry_s1_i_25__3_n_0;
  wire carry_s1_i_26__3_n_0;
  wire carry_s1_i_28__3_n_0;
  wire carry_s1_i_29__3_n_0;
  wire carry_s1_i_30__3_n_0;
  wire carry_s1_i_31__3_n_0;
  wire carry_s1_i_33__3_n_0;
  wire carry_s1_i_34__3_n_0;
  wire carry_s1_i_35__3_n_0;
  wire carry_s1_i_36__3_n_0;
  wire carry_s1_i_38__3_n_0;
  wire carry_s1_i_39__3_n_0;
  wire carry_s1_i_3__3_n_0;
  wire carry_s1_i_40__3_n_0;
  wire carry_s1_i_41__3_n_0;
  wire carry_s1_i_43__3_n_0;
  wire carry_s1_i_44__3_n_0;
  wire carry_s1_i_45__3_n_0;
  wire carry_s1_i_46__3_n_0;
  wire carry_s1_i_48__3_n_0;
  wire carry_s1_i_49__3_n_0;
  wire carry_s1_i_4__3_n_0;
  wire carry_s1_i_50__3_n_0;
  wire carry_s1_i_51__3_n_0;
  wire carry_s1_i_52__3_n_0;
  wire carry_s1_i_53__3_n_0;
  wire carry_s1_i_54__3_n_0;
  wire carry_s1_i_55__3_n_0;
  wire carry_s1_i_5__3_n_0;
  wire carry_s1_i_6__3_n_0;
  wire carry_s1_i_8__3_n_0;
  wire carry_s1_i_9__3_n_0;
  wire carry_s1_reg_i_12__3_n_0;
  wire carry_s1_reg_i_12__3_n_1;
  wire carry_s1_reg_i_12__3_n_2;
  wire carry_s1_reg_i_12__3_n_3;
  wire carry_s1_reg_i_17__3_n_0;
  wire carry_s1_reg_i_17__3_n_1;
  wire carry_s1_reg_i_17__3_n_2;
  wire carry_s1_reg_i_17__3_n_3;
  wire carry_s1_reg_i_1__4_n_1;
  wire carry_s1_reg_i_1__4_n_2;
  wire carry_s1_reg_i_1__4_n_3;
  wire carry_s1_reg_i_22__3_n_0;
  wire carry_s1_reg_i_22__3_n_1;
  wire carry_s1_reg_i_22__3_n_2;
  wire carry_s1_reg_i_22__3_n_3;
  wire carry_s1_reg_i_27__3_n_0;
  wire carry_s1_reg_i_27__3_n_1;
  wire carry_s1_reg_i_27__3_n_2;
  wire carry_s1_reg_i_27__3_n_3;
  wire carry_s1_reg_i_2__4_n_0;
  wire carry_s1_reg_i_2__4_n_1;
  wire carry_s1_reg_i_2__4_n_2;
  wire carry_s1_reg_i_2__4_n_3;
  wire carry_s1_reg_i_32__3_n_0;
  wire carry_s1_reg_i_32__3_n_1;
  wire carry_s1_reg_i_32__3_n_2;
  wire carry_s1_reg_i_32__3_n_3;
  wire carry_s1_reg_i_37__3_n_0;
  wire carry_s1_reg_i_37__3_n_1;
  wire carry_s1_reg_i_37__3_n_2;
  wire carry_s1_reg_i_37__3_n_3;
  wire carry_s1_reg_i_42__3_n_0;
  wire carry_s1_reg_i_42__3_n_1;
  wire carry_s1_reg_i_42__3_n_2;
  wire carry_s1_reg_i_42__3_n_3;
  wire carry_s1_reg_i_47__3_n_0;
  wire carry_s1_reg_i_47__3_n_1;
  wire carry_s1_reg_i_47__3_n_2;
  wire carry_s1_reg_i_47__3_n_3;
  wire carry_s1_reg_i_7__3_n_0;
  wire carry_s1_reg_i_7__3_n_1;
  wire carry_s1_reg_i_7__3_n_2;
  wire carry_s1_reg_i_7__3_n_3;
  wire facout_s1;
  wire [43:0]p_0_in;
  wire [27:0]s;
  wire [27:0]tmp_69_reg_1520;
  wire [3:0]NLW_carry_s1_reg_i_12__3_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_17__3_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_1__4_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_22__3_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_27__3_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_2__4_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_32__3_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_37__3_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_42__3_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_47__3_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_7__3_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[0]_i_1__3 
       (.I0(Q[44]),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[10]_i_1__3 
       (.I0(Q[54]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[11]_i_1__3 
       (.I0(Q[55]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[12]_i_1__3 
       (.I0(Q[56]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[13]_i_1__3 
       (.I0(Q[57]),
        .O(p_0_in[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[14]_i_1__3 
       (.I0(Q[58]),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[15]_i_1__3 
       (.I0(Q[59]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[16]_i_1__3 
       (.I0(tmp_69_reg_1520[0]),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[17]_i_1__3 
       (.I0(tmp_69_reg_1520[1]),
        .O(p_0_in[17]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[18]_i_1__3 
       (.I0(tmp_69_reg_1520[2]),
        .O(p_0_in[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[19]_i_1__3 
       (.I0(tmp_69_reg_1520[3]),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[1]_i_1__3 
       (.I0(Q[45]),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[20]_i_1__3 
       (.I0(tmp_69_reg_1520[4]),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[21]_i_1__3 
       (.I0(tmp_69_reg_1520[5]),
        .O(p_0_in[21]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[22]_i_1__3 
       (.I0(tmp_69_reg_1520[6]),
        .O(p_0_in[22]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[23]_i_1__3 
       (.I0(tmp_69_reg_1520[7]),
        .O(p_0_in[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[24]_i_1__3 
       (.I0(tmp_69_reg_1520[8]),
        .O(p_0_in[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[25]_i_1__3 
       (.I0(tmp_69_reg_1520[9]),
        .O(p_0_in[25]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[26]_i_1__3 
       (.I0(tmp_69_reg_1520[10]),
        .O(p_0_in[26]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[27]_i_1__3 
       (.I0(tmp_69_reg_1520[11]),
        .O(p_0_in[27]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[28]_i_1__3 
       (.I0(tmp_69_reg_1520[12]),
        .O(p_0_in[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[29]_i_1__3 
       (.I0(tmp_69_reg_1520[13]),
        .O(p_0_in[29]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[2]_i_1__3 
       (.I0(Q[46]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[30]_i_1__3 
       (.I0(tmp_69_reg_1520[14]),
        .O(p_0_in[30]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[31]_i_1__3 
       (.I0(tmp_69_reg_1520[15]),
        .O(p_0_in[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[32]_i_1__3 
       (.I0(tmp_69_reg_1520[16]),
        .O(p_0_in[32]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[33]_i_1__3 
       (.I0(tmp_69_reg_1520[17]),
        .O(p_0_in[33]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[34]_i_1__3 
       (.I0(tmp_69_reg_1520[18]),
        .O(p_0_in[34]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[35]_i_1__3 
       (.I0(tmp_69_reg_1520[19]),
        .O(p_0_in[35]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[36]_i_1__3 
       (.I0(tmp_69_reg_1520[20]),
        .O(p_0_in[36]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[37]_i_1__3 
       (.I0(tmp_69_reg_1520[21]),
        .O(p_0_in[37]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[38]_i_1__3 
       (.I0(tmp_69_reg_1520[22]),
        .O(p_0_in[38]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[39]_i_1__3 
       (.I0(tmp_69_reg_1520[23]),
        .O(p_0_in[39]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[3]_i_1__3 
       (.I0(Q[47]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[40]_i_1__3 
       (.I0(tmp_69_reg_1520[24]),
        .O(p_0_in[40]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[41]_i_1__3 
       (.I0(tmp_69_reg_1520[25]),
        .O(p_0_in[41]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[42]_i_1__3 
       (.I0(tmp_69_reg_1520[26]),
        .O(p_0_in[42]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[43]_i_2__3 
       (.I0(tmp_69_reg_1520[27]),
        .O(p_0_in[43]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[4]_i_1__3 
       (.I0(Q[48]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[5]_i_1__3 
       (.I0(Q[49]),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[6]_i_1__3 
       (.I0(Q[50]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[7]_i_1__3 
       (.I0(Q[51]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[8]_i_1__3 
       (.I0(Q[52]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[9]_i_1__3 
       (.I0(Q[53]),
        .O(p_0_in[9]));
  FDRE \bin_s1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[0]),
        .Q(bin_s1[0]),
        .R(1'b0));
  FDRE \bin_s1_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[10]),
        .Q(bin_s1[10]),
        .R(1'b0));
  FDRE \bin_s1_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[11]),
        .Q(bin_s1[11]),
        .R(1'b0));
  FDRE \bin_s1_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[12]),
        .Q(bin_s1[12]),
        .R(1'b0));
  FDRE \bin_s1_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[13]),
        .Q(bin_s1[13]),
        .R(1'b0));
  FDRE \bin_s1_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[14]),
        .Q(bin_s1[14]),
        .R(1'b0));
  FDRE \bin_s1_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[15]),
        .Q(bin_s1[15]),
        .R(1'b0));
  FDRE \bin_s1_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[16]),
        .Q(bin_s1[16]),
        .R(1'b0));
  FDRE \bin_s1_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[17]),
        .Q(bin_s1[17]),
        .R(1'b0));
  FDRE \bin_s1_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[18]),
        .Q(bin_s1[18]),
        .R(1'b0));
  FDRE \bin_s1_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[19]),
        .Q(bin_s1[19]),
        .R(1'b0));
  FDRE \bin_s1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[1]),
        .Q(bin_s1[1]),
        .R(1'b0));
  FDRE \bin_s1_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[20]),
        .Q(bin_s1[20]),
        .R(1'b0));
  FDRE \bin_s1_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[21]),
        .Q(bin_s1[21]),
        .R(1'b0));
  FDRE \bin_s1_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[22]),
        .Q(bin_s1[22]),
        .R(1'b0));
  FDRE \bin_s1_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[23]),
        .Q(bin_s1[23]),
        .R(1'b0));
  FDRE \bin_s1_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[24]),
        .Q(bin_s1[24]),
        .R(1'b0));
  FDRE \bin_s1_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[25]),
        .Q(bin_s1[25]),
        .R(1'b0));
  FDRE \bin_s1_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[26]),
        .Q(bin_s1[26]),
        .R(1'b0));
  FDRE \bin_s1_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[27]),
        .Q(bin_s1[27]),
        .R(1'b0));
  FDRE \bin_s1_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[28]),
        .Q(bin_s1[28]),
        .R(1'b0));
  FDRE \bin_s1_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[29]),
        .Q(bin_s1[29]),
        .R(1'b0));
  FDRE \bin_s1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(bin_s1[2]),
        .R(1'b0));
  FDRE \bin_s1_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[30]),
        .Q(bin_s1[30]),
        .R(1'b0));
  FDRE \bin_s1_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[31]),
        .Q(bin_s1[31]),
        .R(1'b0));
  FDRE \bin_s1_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[32]),
        .Q(bin_s1[32]),
        .R(1'b0));
  FDRE \bin_s1_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[33]),
        .Q(bin_s1[33]),
        .R(1'b0));
  FDRE \bin_s1_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[34]),
        .Q(bin_s1[34]),
        .R(1'b0));
  FDRE \bin_s1_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[35]),
        .Q(bin_s1[35]),
        .R(1'b0));
  FDRE \bin_s1_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[36]),
        .Q(bin_s1[36]),
        .R(1'b0));
  FDRE \bin_s1_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[37]),
        .Q(bin_s1[37]),
        .R(1'b0));
  FDRE \bin_s1_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[38]),
        .Q(bin_s1[38]),
        .R(1'b0));
  FDRE \bin_s1_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[39]),
        .Q(bin_s1[39]),
        .R(1'b0));
  FDRE \bin_s1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(bin_s1[3]),
        .R(1'b0));
  FDRE \bin_s1_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[40]),
        .Q(bin_s1[40]),
        .R(1'b0));
  FDRE \bin_s1_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[41]),
        .Q(bin_s1[41]),
        .R(1'b0));
  FDRE \bin_s1_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[42]),
        .Q(bin_s1[42]),
        .R(1'b0));
  FDRE \bin_s1_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[43]),
        .Q(bin_s1[43]),
        .R(1'b0));
  FDRE \bin_s1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(bin_s1[4]),
        .R(1'b0));
  FDRE \bin_s1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(bin_s1[5]),
        .R(1'b0));
  FDRE \bin_s1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[6]),
        .Q(bin_s1[6]),
        .R(1'b0));
  FDRE \bin_s1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[7]),
        .Q(bin_s1[7]),
        .R(1'b0));
  FDRE \bin_s1_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[8]),
        .Q(bin_s1[8]),
        .R(1'b0));
  FDRE \bin_s1_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[9]),
        .Q(bin_s1[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_10__3
       (.I0(Q[37]),
        .O(carry_s1_i_10__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_11__3
       (.I0(Q[36]),
        .O(carry_s1_i_11__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_13__3
       (.I0(Q[35]),
        .O(carry_s1_i_13__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_14__3
       (.I0(Q[34]),
        .O(carry_s1_i_14__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_15__3
       (.I0(Q[33]),
        .O(carry_s1_i_15__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_16__3
       (.I0(Q[32]),
        .O(carry_s1_i_16__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_18__3
       (.I0(Q[31]),
        .O(carry_s1_i_18__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_19__3
       (.I0(Q[30]),
        .O(carry_s1_i_19__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_20__3
       (.I0(Q[29]),
        .O(carry_s1_i_20__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_21__3
       (.I0(Q[28]),
        .O(carry_s1_i_21__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_23__3
       (.I0(Q[27]),
        .O(carry_s1_i_23__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_24__3
       (.I0(Q[26]),
        .O(carry_s1_i_24__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_25__3
       (.I0(Q[25]),
        .O(carry_s1_i_25__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_26__3
       (.I0(Q[24]),
        .O(carry_s1_i_26__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_28__3
       (.I0(Q[23]),
        .O(carry_s1_i_28__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_29__3
       (.I0(Q[22]),
        .O(carry_s1_i_29__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_30__3
       (.I0(Q[21]),
        .O(carry_s1_i_30__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_31__3
       (.I0(Q[20]),
        .O(carry_s1_i_31__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_33__3
       (.I0(Q[19]),
        .O(carry_s1_i_33__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_34__3
       (.I0(Q[18]),
        .O(carry_s1_i_34__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_35__3
       (.I0(Q[17]),
        .O(carry_s1_i_35__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_36__3
       (.I0(Q[16]),
        .O(carry_s1_i_36__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_38__3
       (.I0(Q[15]),
        .O(carry_s1_i_38__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_39__3
       (.I0(Q[14]),
        .O(carry_s1_i_39__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_3__3
       (.I0(Q[43]),
        .O(carry_s1_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_40__3
       (.I0(Q[13]),
        .O(carry_s1_i_40__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_41__3
       (.I0(Q[12]),
        .O(carry_s1_i_41__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_43__3
       (.I0(Q[11]),
        .O(carry_s1_i_43__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_44__3
       (.I0(Q[10]),
        .O(carry_s1_i_44__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_45__3
       (.I0(Q[9]),
        .O(carry_s1_i_45__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_46__3
       (.I0(Q[8]),
        .O(carry_s1_i_46__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_48__3
       (.I0(Q[7]),
        .O(carry_s1_i_48__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_49__3
       (.I0(Q[6]),
        .O(carry_s1_i_49__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_4__3
       (.I0(Q[42]),
        .O(carry_s1_i_4__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_50__3
       (.I0(Q[5]),
        .O(carry_s1_i_50__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_51__3
       (.I0(Q[4]),
        .O(carry_s1_i_51__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_52__3
       (.I0(Q[3]),
        .O(carry_s1_i_52__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_53__3
       (.I0(Q[2]),
        .O(carry_s1_i_53__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_54__3
       (.I0(Q[1]),
        .O(carry_s1_i_54__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_55__3
       (.I0(Q[0]),
        .O(carry_s1_i_55__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_5__3
       (.I0(Q[41]),
        .O(carry_s1_i_5__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_6__3
       (.I0(Q[40]),
        .O(carry_s1_i_6__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_8__3
       (.I0(Q[39]),
        .O(carry_s1_i_8__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_9__3
       (.I0(Q[38]),
        .O(carry_s1_i_9__3_n_0));
  FDRE carry_s1_reg
       (.C(ap_clk),
        .CE(E),
        .D(facout_s1),
        .Q(carry_s1),
        .R(1'b0));
  CARRY4 carry_s1_reg_i_12__3
       (.CI(carry_s1_reg_i_17__3_n_0),
        .CO({carry_s1_reg_i_12__3_n_0,carry_s1_reg_i_12__3_n_1,carry_s1_reg_i_12__3_n_2,carry_s1_reg_i_12__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_12__3_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_18__3_n_0,carry_s1_i_19__3_n_0,carry_s1_i_20__3_n_0,carry_s1_i_21__3_n_0}));
  CARRY4 carry_s1_reg_i_17__3
       (.CI(carry_s1_reg_i_22__3_n_0),
        .CO({carry_s1_reg_i_17__3_n_0,carry_s1_reg_i_17__3_n_1,carry_s1_reg_i_17__3_n_2,carry_s1_reg_i_17__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_17__3_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_23__3_n_0,carry_s1_i_24__3_n_0,carry_s1_i_25__3_n_0,carry_s1_i_26__3_n_0}));
  CARRY4 carry_s1_reg_i_1__4
       (.CI(carry_s1_reg_i_2__4_n_0),
        .CO({facout_s1,carry_s1_reg_i_1__4_n_1,carry_s1_reg_i_1__4_n_2,carry_s1_reg_i_1__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_1__4_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_3__3_n_0,carry_s1_i_4__3_n_0,carry_s1_i_5__3_n_0,carry_s1_i_6__3_n_0}));
  CARRY4 carry_s1_reg_i_22__3
       (.CI(carry_s1_reg_i_27__3_n_0),
        .CO({carry_s1_reg_i_22__3_n_0,carry_s1_reg_i_22__3_n_1,carry_s1_reg_i_22__3_n_2,carry_s1_reg_i_22__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_22__3_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_28__3_n_0,carry_s1_i_29__3_n_0,carry_s1_i_30__3_n_0,carry_s1_i_31__3_n_0}));
  CARRY4 carry_s1_reg_i_27__3
       (.CI(carry_s1_reg_i_32__3_n_0),
        .CO({carry_s1_reg_i_27__3_n_0,carry_s1_reg_i_27__3_n_1,carry_s1_reg_i_27__3_n_2,carry_s1_reg_i_27__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_27__3_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_33__3_n_0,carry_s1_i_34__3_n_0,carry_s1_i_35__3_n_0,carry_s1_i_36__3_n_0}));
  CARRY4 carry_s1_reg_i_2__4
       (.CI(carry_s1_reg_i_7__3_n_0),
        .CO({carry_s1_reg_i_2__4_n_0,carry_s1_reg_i_2__4_n_1,carry_s1_reg_i_2__4_n_2,carry_s1_reg_i_2__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_2__4_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_8__3_n_0,carry_s1_i_9__3_n_0,carry_s1_i_10__3_n_0,carry_s1_i_11__3_n_0}));
  CARRY4 carry_s1_reg_i_32__3
       (.CI(carry_s1_reg_i_37__3_n_0),
        .CO({carry_s1_reg_i_32__3_n_0,carry_s1_reg_i_32__3_n_1,carry_s1_reg_i_32__3_n_2,carry_s1_reg_i_32__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_32__3_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_38__3_n_0,carry_s1_i_39__3_n_0,carry_s1_i_40__3_n_0,carry_s1_i_41__3_n_0}));
  CARRY4 carry_s1_reg_i_37__3
       (.CI(carry_s1_reg_i_42__3_n_0),
        .CO({carry_s1_reg_i_37__3_n_0,carry_s1_reg_i_37__3_n_1,carry_s1_reg_i_37__3_n_2,carry_s1_reg_i_37__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_37__3_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_43__3_n_0,carry_s1_i_44__3_n_0,carry_s1_i_45__3_n_0,carry_s1_i_46__3_n_0}));
  CARRY4 carry_s1_reg_i_42__3
       (.CI(carry_s1_reg_i_47__3_n_0),
        .CO({carry_s1_reg_i_42__3_n_0,carry_s1_reg_i_42__3_n_1,carry_s1_reg_i_42__3_n_2,carry_s1_reg_i_42__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_42__3_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_48__3_n_0,carry_s1_i_49__3_n_0,carry_s1_i_50__3_n_0,carry_s1_i_51__3_n_0}));
  CARRY4 carry_s1_reg_i_47__3
       (.CI(1'b0),
        .CO({carry_s1_reg_i_47__3_n_0,carry_s1_reg_i_47__3_n_1,carry_s1_reg_i_47__3_n_2,carry_s1_reg_i_47__3_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_47__3_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_52__3_n_0,carry_s1_i_53__3_n_0,carry_s1_i_54__3_n_0,carry_s1_i_55__3_n_0}));
  CARRY4 carry_s1_reg_i_7__3
       (.CI(carry_s1_reg_i_12__3_n_0),
        .CO({carry_s1_reg_i_7__3_n_0,carry_s1_reg_i_7__3_n_1,carry_s1_reg_i_7__3_n_2,carry_s1_reg_i_7__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_7__3_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_13__3_n_0,carry_s1_i_14__3_n_0,carry_s1_i_15__3_n_0,carry_s1_i_16__3_n_0}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder_11 u2
       (.Q(bin_s1),
        .carry_s1(carry_s1),
        .s(s));
endmodule

(* ORIG_REF_NAME = "mixer_sub_88ns_88eOg_AddSubnS_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_12
   (s,
    E,
    ap_clk,
    Q,
    tmp_61_reg_1469);
  output [27:0]s;
  input [0:0]E;
  input ap_clk;
  input [59:0]Q;
  input [27:0]tmp_61_reg_1469;

  wire [0:0]E;
  wire [59:0]Q;
  wire ap_clk;
  wire [43:0]bin_s1;
  wire carry_s1;
  wire carry_s1_i_10__2_n_0;
  wire carry_s1_i_11__2_n_0;
  wire carry_s1_i_13__2_n_0;
  wire carry_s1_i_14__2_n_0;
  wire carry_s1_i_15__2_n_0;
  wire carry_s1_i_16__2_n_0;
  wire carry_s1_i_18__2_n_0;
  wire carry_s1_i_19__2_n_0;
  wire carry_s1_i_20__2_n_0;
  wire carry_s1_i_21__2_n_0;
  wire carry_s1_i_23__2_n_0;
  wire carry_s1_i_24__2_n_0;
  wire carry_s1_i_25__2_n_0;
  wire carry_s1_i_26__2_n_0;
  wire carry_s1_i_28__2_n_0;
  wire carry_s1_i_29__2_n_0;
  wire carry_s1_i_30__2_n_0;
  wire carry_s1_i_31__2_n_0;
  wire carry_s1_i_33__2_n_0;
  wire carry_s1_i_34__2_n_0;
  wire carry_s1_i_35__2_n_0;
  wire carry_s1_i_36__2_n_0;
  wire carry_s1_i_38__2_n_0;
  wire carry_s1_i_39__2_n_0;
  wire carry_s1_i_3__2_n_0;
  wire carry_s1_i_40__2_n_0;
  wire carry_s1_i_41__2_n_0;
  wire carry_s1_i_43__2_n_0;
  wire carry_s1_i_44__2_n_0;
  wire carry_s1_i_45__2_n_0;
  wire carry_s1_i_46__2_n_0;
  wire carry_s1_i_48__2_n_0;
  wire carry_s1_i_49__2_n_0;
  wire carry_s1_i_4__2_n_0;
  wire carry_s1_i_50__2_n_0;
  wire carry_s1_i_51__2_n_0;
  wire carry_s1_i_52__2_n_0;
  wire carry_s1_i_53__2_n_0;
  wire carry_s1_i_54__2_n_0;
  wire carry_s1_i_55__2_n_0;
  wire carry_s1_i_5__2_n_0;
  wire carry_s1_i_6__2_n_0;
  wire carry_s1_i_8__2_n_0;
  wire carry_s1_i_9__2_n_0;
  wire carry_s1_reg_i_12__2_n_0;
  wire carry_s1_reg_i_12__2_n_1;
  wire carry_s1_reg_i_12__2_n_2;
  wire carry_s1_reg_i_12__2_n_3;
  wire carry_s1_reg_i_17__2_n_0;
  wire carry_s1_reg_i_17__2_n_1;
  wire carry_s1_reg_i_17__2_n_2;
  wire carry_s1_reg_i_17__2_n_3;
  wire carry_s1_reg_i_1__3_n_1;
  wire carry_s1_reg_i_1__3_n_2;
  wire carry_s1_reg_i_1__3_n_3;
  wire carry_s1_reg_i_22__2_n_0;
  wire carry_s1_reg_i_22__2_n_1;
  wire carry_s1_reg_i_22__2_n_2;
  wire carry_s1_reg_i_22__2_n_3;
  wire carry_s1_reg_i_27__2_n_0;
  wire carry_s1_reg_i_27__2_n_1;
  wire carry_s1_reg_i_27__2_n_2;
  wire carry_s1_reg_i_27__2_n_3;
  wire carry_s1_reg_i_2__3_n_0;
  wire carry_s1_reg_i_2__3_n_1;
  wire carry_s1_reg_i_2__3_n_2;
  wire carry_s1_reg_i_2__3_n_3;
  wire carry_s1_reg_i_32__2_n_0;
  wire carry_s1_reg_i_32__2_n_1;
  wire carry_s1_reg_i_32__2_n_2;
  wire carry_s1_reg_i_32__2_n_3;
  wire carry_s1_reg_i_37__2_n_0;
  wire carry_s1_reg_i_37__2_n_1;
  wire carry_s1_reg_i_37__2_n_2;
  wire carry_s1_reg_i_37__2_n_3;
  wire carry_s1_reg_i_42__2_n_0;
  wire carry_s1_reg_i_42__2_n_1;
  wire carry_s1_reg_i_42__2_n_2;
  wire carry_s1_reg_i_42__2_n_3;
  wire carry_s1_reg_i_47__2_n_0;
  wire carry_s1_reg_i_47__2_n_1;
  wire carry_s1_reg_i_47__2_n_2;
  wire carry_s1_reg_i_47__2_n_3;
  wire carry_s1_reg_i_7__2_n_0;
  wire carry_s1_reg_i_7__2_n_1;
  wire carry_s1_reg_i_7__2_n_2;
  wire carry_s1_reg_i_7__2_n_3;
  wire facout_s1;
  wire [43:0]p_0_in;
  wire [27:0]s;
  wire [27:0]tmp_61_reg_1469;
  wire [3:0]NLW_carry_s1_reg_i_12__2_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_17__2_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_1__3_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_22__2_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_27__2_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_2__3_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_32__2_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_37__2_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_42__2_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_47__2_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_7__2_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[0]_i_1__2 
       (.I0(Q[44]),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[10]_i_1__2 
       (.I0(Q[54]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[11]_i_1__2 
       (.I0(Q[55]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[12]_i_1__2 
       (.I0(Q[56]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[13]_i_1__2 
       (.I0(Q[57]),
        .O(p_0_in[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[14]_i_1__2 
       (.I0(Q[58]),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[15]_i_1__2 
       (.I0(Q[59]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[16]_i_1__2 
       (.I0(tmp_61_reg_1469[0]),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[17]_i_1__2 
       (.I0(tmp_61_reg_1469[1]),
        .O(p_0_in[17]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[18]_i_1__2 
       (.I0(tmp_61_reg_1469[2]),
        .O(p_0_in[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[19]_i_1__2 
       (.I0(tmp_61_reg_1469[3]),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[1]_i_1__2 
       (.I0(Q[45]),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[20]_i_1__2 
       (.I0(tmp_61_reg_1469[4]),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[21]_i_1__2 
       (.I0(tmp_61_reg_1469[5]),
        .O(p_0_in[21]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[22]_i_1__2 
       (.I0(tmp_61_reg_1469[6]),
        .O(p_0_in[22]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[23]_i_1__2 
       (.I0(tmp_61_reg_1469[7]),
        .O(p_0_in[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[24]_i_1__2 
       (.I0(tmp_61_reg_1469[8]),
        .O(p_0_in[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[25]_i_1__2 
       (.I0(tmp_61_reg_1469[9]),
        .O(p_0_in[25]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[26]_i_1__2 
       (.I0(tmp_61_reg_1469[10]),
        .O(p_0_in[26]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[27]_i_1__2 
       (.I0(tmp_61_reg_1469[11]),
        .O(p_0_in[27]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[28]_i_1__2 
       (.I0(tmp_61_reg_1469[12]),
        .O(p_0_in[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[29]_i_1__2 
       (.I0(tmp_61_reg_1469[13]),
        .O(p_0_in[29]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[2]_i_1__2 
       (.I0(Q[46]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[30]_i_1__2 
       (.I0(tmp_61_reg_1469[14]),
        .O(p_0_in[30]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[31]_i_1__2 
       (.I0(tmp_61_reg_1469[15]),
        .O(p_0_in[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[32]_i_1__2 
       (.I0(tmp_61_reg_1469[16]),
        .O(p_0_in[32]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[33]_i_1__2 
       (.I0(tmp_61_reg_1469[17]),
        .O(p_0_in[33]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[34]_i_1__2 
       (.I0(tmp_61_reg_1469[18]),
        .O(p_0_in[34]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[35]_i_1__2 
       (.I0(tmp_61_reg_1469[19]),
        .O(p_0_in[35]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[36]_i_1__2 
       (.I0(tmp_61_reg_1469[20]),
        .O(p_0_in[36]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[37]_i_1__2 
       (.I0(tmp_61_reg_1469[21]),
        .O(p_0_in[37]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[38]_i_1__2 
       (.I0(tmp_61_reg_1469[22]),
        .O(p_0_in[38]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[39]_i_1__2 
       (.I0(tmp_61_reg_1469[23]),
        .O(p_0_in[39]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[3]_i_1__2 
       (.I0(Q[47]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[40]_i_1__2 
       (.I0(tmp_61_reg_1469[24]),
        .O(p_0_in[40]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[41]_i_1__2 
       (.I0(tmp_61_reg_1469[25]),
        .O(p_0_in[41]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[42]_i_1__2 
       (.I0(tmp_61_reg_1469[26]),
        .O(p_0_in[42]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[43]_i_2__2 
       (.I0(tmp_61_reg_1469[27]),
        .O(p_0_in[43]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[4]_i_1__2 
       (.I0(Q[48]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[5]_i_1__2 
       (.I0(Q[49]),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[6]_i_1__2 
       (.I0(Q[50]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[7]_i_1__2 
       (.I0(Q[51]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[8]_i_1__2 
       (.I0(Q[52]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[9]_i_1__2 
       (.I0(Q[53]),
        .O(p_0_in[9]));
  FDRE \bin_s1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[0]),
        .Q(bin_s1[0]),
        .R(1'b0));
  FDRE \bin_s1_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[10]),
        .Q(bin_s1[10]),
        .R(1'b0));
  FDRE \bin_s1_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[11]),
        .Q(bin_s1[11]),
        .R(1'b0));
  FDRE \bin_s1_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[12]),
        .Q(bin_s1[12]),
        .R(1'b0));
  FDRE \bin_s1_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[13]),
        .Q(bin_s1[13]),
        .R(1'b0));
  FDRE \bin_s1_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[14]),
        .Q(bin_s1[14]),
        .R(1'b0));
  FDRE \bin_s1_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[15]),
        .Q(bin_s1[15]),
        .R(1'b0));
  FDRE \bin_s1_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[16]),
        .Q(bin_s1[16]),
        .R(1'b0));
  FDRE \bin_s1_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[17]),
        .Q(bin_s1[17]),
        .R(1'b0));
  FDRE \bin_s1_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[18]),
        .Q(bin_s1[18]),
        .R(1'b0));
  FDRE \bin_s1_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[19]),
        .Q(bin_s1[19]),
        .R(1'b0));
  FDRE \bin_s1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[1]),
        .Q(bin_s1[1]),
        .R(1'b0));
  FDRE \bin_s1_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[20]),
        .Q(bin_s1[20]),
        .R(1'b0));
  FDRE \bin_s1_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[21]),
        .Q(bin_s1[21]),
        .R(1'b0));
  FDRE \bin_s1_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[22]),
        .Q(bin_s1[22]),
        .R(1'b0));
  FDRE \bin_s1_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[23]),
        .Q(bin_s1[23]),
        .R(1'b0));
  FDRE \bin_s1_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[24]),
        .Q(bin_s1[24]),
        .R(1'b0));
  FDRE \bin_s1_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[25]),
        .Q(bin_s1[25]),
        .R(1'b0));
  FDRE \bin_s1_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[26]),
        .Q(bin_s1[26]),
        .R(1'b0));
  FDRE \bin_s1_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[27]),
        .Q(bin_s1[27]),
        .R(1'b0));
  FDRE \bin_s1_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[28]),
        .Q(bin_s1[28]),
        .R(1'b0));
  FDRE \bin_s1_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[29]),
        .Q(bin_s1[29]),
        .R(1'b0));
  FDRE \bin_s1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(bin_s1[2]),
        .R(1'b0));
  FDRE \bin_s1_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[30]),
        .Q(bin_s1[30]),
        .R(1'b0));
  FDRE \bin_s1_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[31]),
        .Q(bin_s1[31]),
        .R(1'b0));
  FDRE \bin_s1_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[32]),
        .Q(bin_s1[32]),
        .R(1'b0));
  FDRE \bin_s1_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[33]),
        .Q(bin_s1[33]),
        .R(1'b0));
  FDRE \bin_s1_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[34]),
        .Q(bin_s1[34]),
        .R(1'b0));
  FDRE \bin_s1_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[35]),
        .Q(bin_s1[35]),
        .R(1'b0));
  FDRE \bin_s1_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[36]),
        .Q(bin_s1[36]),
        .R(1'b0));
  FDRE \bin_s1_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[37]),
        .Q(bin_s1[37]),
        .R(1'b0));
  FDRE \bin_s1_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[38]),
        .Q(bin_s1[38]),
        .R(1'b0));
  FDRE \bin_s1_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[39]),
        .Q(bin_s1[39]),
        .R(1'b0));
  FDRE \bin_s1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(bin_s1[3]),
        .R(1'b0));
  FDRE \bin_s1_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[40]),
        .Q(bin_s1[40]),
        .R(1'b0));
  FDRE \bin_s1_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[41]),
        .Q(bin_s1[41]),
        .R(1'b0));
  FDRE \bin_s1_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[42]),
        .Q(bin_s1[42]),
        .R(1'b0));
  FDRE \bin_s1_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[43]),
        .Q(bin_s1[43]),
        .R(1'b0));
  FDRE \bin_s1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(bin_s1[4]),
        .R(1'b0));
  FDRE \bin_s1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(bin_s1[5]),
        .R(1'b0));
  FDRE \bin_s1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[6]),
        .Q(bin_s1[6]),
        .R(1'b0));
  FDRE \bin_s1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[7]),
        .Q(bin_s1[7]),
        .R(1'b0));
  FDRE \bin_s1_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[8]),
        .Q(bin_s1[8]),
        .R(1'b0));
  FDRE \bin_s1_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[9]),
        .Q(bin_s1[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_10__2
       (.I0(Q[37]),
        .O(carry_s1_i_10__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_11__2
       (.I0(Q[36]),
        .O(carry_s1_i_11__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_13__2
       (.I0(Q[35]),
        .O(carry_s1_i_13__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_14__2
       (.I0(Q[34]),
        .O(carry_s1_i_14__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_15__2
       (.I0(Q[33]),
        .O(carry_s1_i_15__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_16__2
       (.I0(Q[32]),
        .O(carry_s1_i_16__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_18__2
       (.I0(Q[31]),
        .O(carry_s1_i_18__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_19__2
       (.I0(Q[30]),
        .O(carry_s1_i_19__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_20__2
       (.I0(Q[29]),
        .O(carry_s1_i_20__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_21__2
       (.I0(Q[28]),
        .O(carry_s1_i_21__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_23__2
       (.I0(Q[27]),
        .O(carry_s1_i_23__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_24__2
       (.I0(Q[26]),
        .O(carry_s1_i_24__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_25__2
       (.I0(Q[25]),
        .O(carry_s1_i_25__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_26__2
       (.I0(Q[24]),
        .O(carry_s1_i_26__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_28__2
       (.I0(Q[23]),
        .O(carry_s1_i_28__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_29__2
       (.I0(Q[22]),
        .O(carry_s1_i_29__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_30__2
       (.I0(Q[21]),
        .O(carry_s1_i_30__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_31__2
       (.I0(Q[20]),
        .O(carry_s1_i_31__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_33__2
       (.I0(Q[19]),
        .O(carry_s1_i_33__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_34__2
       (.I0(Q[18]),
        .O(carry_s1_i_34__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_35__2
       (.I0(Q[17]),
        .O(carry_s1_i_35__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_36__2
       (.I0(Q[16]),
        .O(carry_s1_i_36__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_38__2
       (.I0(Q[15]),
        .O(carry_s1_i_38__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_39__2
       (.I0(Q[14]),
        .O(carry_s1_i_39__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_3__2
       (.I0(Q[43]),
        .O(carry_s1_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_40__2
       (.I0(Q[13]),
        .O(carry_s1_i_40__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_41__2
       (.I0(Q[12]),
        .O(carry_s1_i_41__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_43__2
       (.I0(Q[11]),
        .O(carry_s1_i_43__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_44__2
       (.I0(Q[10]),
        .O(carry_s1_i_44__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_45__2
       (.I0(Q[9]),
        .O(carry_s1_i_45__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_46__2
       (.I0(Q[8]),
        .O(carry_s1_i_46__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_48__2
       (.I0(Q[7]),
        .O(carry_s1_i_48__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_49__2
       (.I0(Q[6]),
        .O(carry_s1_i_49__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_4__2
       (.I0(Q[42]),
        .O(carry_s1_i_4__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_50__2
       (.I0(Q[5]),
        .O(carry_s1_i_50__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_51__2
       (.I0(Q[4]),
        .O(carry_s1_i_51__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_52__2
       (.I0(Q[3]),
        .O(carry_s1_i_52__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_53__2
       (.I0(Q[2]),
        .O(carry_s1_i_53__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_54__2
       (.I0(Q[1]),
        .O(carry_s1_i_54__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_55__2
       (.I0(Q[0]),
        .O(carry_s1_i_55__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_5__2
       (.I0(Q[41]),
        .O(carry_s1_i_5__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_6__2
       (.I0(Q[40]),
        .O(carry_s1_i_6__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_8__2
       (.I0(Q[39]),
        .O(carry_s1_i_8__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_9__2
       (.I0(Q[38]),
        .O(carry_s1_i_9__2_n_0));
  FDRE carry_s1_reg
       (.C(ap_clk),
        .CE(E),
        .D(facout_s1),
        .Q(carry_s1),
        .R(1'b0));
  CARRY4 carry_s1_reg_i_12__2
       (.CI(carry_s1_reg_i_17__2_n_0),
        .CO({carry_s1_reg_i_12__2_n_0,carry_s1_reg_i_12__2_n_1,carry_s1_reg_i_12__2_n_2,carry_s1_reg_i_12__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_12__2_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_18__2_n_0,carry_s1_i_19__2_n_0,carry_s1_i_20__2_n_0,carry_s1_i_21__2_n_0}));
  CARRY4 carry_s1_reg_i_17__2
       (.CI(carry_s1_reg_i_22__2_n_0),
        .CO({carry_s1_reg_i_17__2_n_0,carry_s1_reg_i_17__2_n_1,carry_s1_reg_i_17__2_n_2,carry_s1_reg_i_17__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_17__2_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_23__2_n_0,carry_s1_i_24__2_n_0,carry_s1_i_25__2_n_0,carry_s1_i_26__2_n_0}));
  CARRY4 carry_s1_reg_i_1__3
       (.CI(carry_s1_reg_i_2__3_n_0),
        .CO({facout_s1,carry_s1_reg_i_1__3_n_1,carry_s1_reg_i_1__3_n_2,carry_s1_reg_i_1__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_1__3_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_3__2_n_0,carry_s1_i_4__2_n_0,carry_s1_i_5__2_n_0,carry_s1_i_6__2_n_0}));
  CARRY4 carry_s1_reg_i_22__2
       (.CI(carry_s1_reg_i_27__2_n_0),
        .CO({carry_s1_reg_i_22__2_n_0,carry_s1_reg_i_22__2_n_1,carry_s1_reg_i_22__2_n_2,carry_s1_reg_i_22__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_22__2_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_28__2_n_0,carry_s1_i_29__2_n_0,carry_s1_i_30__2_n_0,carry_s1_i_31__2_n_0}));
  CARRY4 carry_s1_reg_i_27__2
       (.CI(carry_s1_reg_i_32__2_n_0),
        .CO({carry_s1_reg_i_27__2_n_0,carry_s1_reg_i_27__2_n_1,carry_s1_reg_i_27__2_n_2,carry_s1_reg_i_27__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_27__2_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_33__2_n_0,carry_s1_i_34__2_n_0,carry_s1_i_35__2_n_0,carry_s1_i_36__2_n_0}));
  CARRY4 carry_s1_reg_i_2__3
       (.CI(carry_s1_reg_i_7__2_n_0),
        .CO({carry_s1_reg_i_2__3_n_0,carry_s1_reg_i_2__3_n_1,carry_s1_reg_i_2__3_n_2,carry_s1_reg_i_2__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_2__3_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_8__2_n_0,carry_s1_i_9__2_n_0,carry_s1_i_10__2_n_0,carry_s1_i_11__2_n_0}));
  CARRY4 carry_s1_reg_i_32__2
       (.CI(carry_s1_reg_i_37__2_n_0),
        .CO({carry_s1_reg_i_32__2_n_0,carry_s1_reg_i_32__2_n_1,carry_s1_reg_i_32__2_n_2,carry_s1_reg_i_32__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_32__2_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_38__2_n_0,carry_s1_i_39__2_n_0,carry_s1_i_40__2_n_0,carry_s1_i_41__2_n_0}));
  CARRY4 carry_s1_reg_i_37__2
       (.CI(carry_s1_reg_i_42__2_n_0),
        .CO({carry_s1_reg_i_37__2_n_0,carry_s1_reg_i_37__2_n_1,carry_s1_reg_i_37__2_n_2,carry_s1_reg_i_37__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_37__2_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_43__2_n_0,carry_s1_i_44__2_n_0,carry_s1_i_45__2_n_0,carry_s1_i_46__2_n_0}));
  CARRY4 carry_s1_reg_i_42__2
       (.CI(carry_s1_reg_i_47__2_n_0),
        .CO({carry_s1_reg_i_42__2_n_0,carry_s1_reg_i_42__2_n_1,carry_s1_reg_i_42__2_n_2,carry_s1_reg_i_42__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_42__2_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_48__2_n_0,carry_s1_i_49__2_n_0,carry_s1_i_50__2_n_0,carry_s1_i_51__2_n_0}));
  CARRY4 carry_s1_reg_i_47__2
       (.CI(1'b0),
        .CO({carry_s1_reg_i_47__2_n_0,carry_s1_reg_i_47__2_n_1,carry_s1_reg_i_47__2_n_2,carry_s1_reg_i_47__2_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_47__2_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_52__2_n_0,carry_s1_i_53__2_n_0,carry_s1_i_54__2_n_0,carry_s1_i_55__2_n_0}));
  CARRY4 carry_s1_reg_i_7__2
       (.CI(carry_s1_reg_i_12__2_n_0),
        .CO({carry_s1_reg_i_7__2_n_0,carry_s1_reg_i_7__2_n_1,carry_s1_reg_i_7__2_n_2,carry_s1_reg_i_7__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_7__2_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_13__2_n_0,carry_s1_i_14__2_n_0,carry_s1_i_15__2_n_0,carry_s1_i_16__2_n_0}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder_13 u2
       (.Q(bin_s1),
        .carry_s1(carry_s1),
        .s(s));
endmodule

(* ORIG_REF_NAME = "mixer_sub_88ns_88eOg_AddSubnS_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_14
   (s,
    E,
    ap_clk,
    Q,
    tmp_57_reg_1429);
  output [27:0]s;
  input [0:0]E;
  input ap_clk;
  input [59:0]Q;
  input [27:0]tmp_57_reg_1429;

  wire [0:0]E;
  wire [59:0]Q;
  wire ap_clk;
  wire [43:0]bin_s1;
  wire carry_s1;
  wire carry_s1_i_10__1_n_0;
  wire carry_s1_i_11__1_n_0;
  wire carry_s1_i_13__1_n_0;
  wire carry_s1_i_14__1_n_0;
  wire carry_s1_i_15__1_n_0;
  wire carry_s1_i_16__1_n_0;
  wire carry_s1_i_18__1_n_0;
  wire carry_s1_i_19__1_n_0;
  wire carry_s1_i_20__1_n_0;
  wire carry_s1_i_21__1_n_0;
  wire carry_s1_i_23__1_n_0;
  wire carry_s1_i_24__1_n_0;
  wire carry_s1_i_25__1_n_0;
  wire carry_s1_i_26__1_n_0;
  wire carry_s1_i_28__1_n_0;
  wire carry_s1_i_29__1_n_0;
  wire carry_s1_i_30__1_n_0;
  wire carry_s1_i_31__1_n_0;
  wire carry_s1_i_33__1_n_0;
  wire carry_s1_i_34__1_n_0;
  wire carry_s1_i_35__1_n_0;
  wire carry_s1_i_36__1_n_0;
  wire carry_s1_i_38__1_n_0;
  wire carry_s1_i_39__1_n_0;
  wire carry_s1_i_3__1_n_0;
  wire carry_s1_i_40__1_n_0;
  wire carry_s1_i_41__1_n_0;
  wire carry_s1_i_43__1_n_0;
  wire carry_s1_i_44__1_n_0;
  wire carry_s1_i_45__1_n_0;
  wire carry_s1_i_46__1_n_0;
  wire carry_s1_i_48__1_n_0;
  wire carry_s1_i_49__1_n_0;
  wire carry_s1_i_4__1_n_0;
  wire carry_s1_i_50__1_n_0;
  wire carry_s1_i_51__1_n_0;
  wire carry_s1_i_52__1_n_0;
  wire carry_s1_i_53__1_n_0;
  wire carry_s1_i_54__1_n_0;
  wire carry_s1_i_55__1_n_0;
  wire carry_s1_i_5__1_n_0;
  wire carry_s1_i_6__1_n_0;
  wire carry_s1_i_8__1_n_0;
  wire carry_s1_i_9__1_n_0;
  wire carry_s1_reg_i_12__1_n_0;
  wire carry_s1_reg_i_12__1_n_1;
  wire carry_s1_reg_i_12__1_n_2;
  wire carry_s1_reg_i_12__1_n_3;
  wire carry_s1_reg_i_17__1_n_0;
  wire carry_s1_reg_i_17__1_n_1;
  wire carry_s1_reg_i_17__1_n_2;
  wire carry_s1_reg_i_17__1_n_3;
  wire carry_s1_reg_i_1__2_n_1;
  wire carry_s1_reg_i_1__2_n_2;
  wire carry_s1_reg_i_1__2_n_3;
  wire carry_s1_reg_i_22__1_n_0;
  wire carry_s1_reg_i_22__1_n_1;
  wire carry_s1_reg_i_22__1_n_2;
  wire carry_s1_reg_i_22__1_n_3;
  wire carry_s1_reg_i_27__1_n_0;
  wire carry_s1_reg_i_27__1_n_1;
  wire carry_s1_reg_i_27__1_n_2;
  wire carry_s1_reg_i_27__1_n_3;
  wire carry_s1_reg_i_2__2_n_0;
  wire carry_s1_reg_i_2__2_n_1;
  wire carry_s1_reg_i_2__2_n_2;
  wire carry_s1_reg_i_2__2_n_3;
  wire carry_s1_reg_i_32__1_n_0;
  wire carry_s1_reg_i_32__1_n_1;
  wire carry_s1_reg_i_32__1_n_2;
  wire carry_s1_reg_i_32__1_n_3;
  wire carry_s1_reg_i_37__1_n_0;
  wire carry_s1_reg_i_37__1_n_1;
  wire carry_s1_reg_i_37__1_n_2;
  wire carry_s1_reg_i_37__1_n_3;
  wire carry_s1_reg_i_42__1_n_0;
  wire carry_s1_reg_i_42__1_n_1;
  wire carry_s1_reg_i_42__1_n_2;
  wire carry_s1_reg_i_42__1_n_3;
  wire carry_s1_reg_i_47__1_n_0;
  wire carry_s1_reg_i_47__1_n_1;
  wire carry_s1_reg_i_47__1_n_2;
  wire carry_s1_reg_i_47__1_n_3;
  wire carry_s1_reg_i_7__1_n_0;
  wire carry_s1_reg_i_7__1_n_1;
  wire carry_s1_reg_i_7__1_n_2;
  wire carry_s1_reg_i_7__1_n_3;
  wire facout_s1;
  wire [43:0]p_0_in;
  wire [27:0]s;
  wire [27:0]tmp_57_reg_1429;
  wire [3:0]NLW_carry_s1_reg_i_12__1_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_17__1_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_1__2_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_22__1_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_27__1_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_2__2_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_32__1_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_37__1_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_42__1_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_47__1_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_7__1_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[0]_i_1__1 
       (.I0(Q[44]),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[10]_i_1__1 
       (.I0(Q[54]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[11]_i_1__1 
       (.I0(Q[55]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[12]_i_1__1 
       (.I0(Q[56]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[13]_i_1__1 
       (.I0(Q[57]),
        .O(p_0_in[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[14]_i_1__1 
       (.I0(Q[58]),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[15]_i_1__1 
       (.I0(Q[59]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[16]_i_1__1 
       (.I0(tmp_57_reg_1429[0]),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[17]_i_1__1 
       (.I0(tmp_57_reg_1429[1]),
        .O(p_0_in[17]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[18]_i_1__1 
       (.I0(tmp_57_reg_1429[2]),
        .O(p_0_in[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[19]_i_1__1 
       (.I0(tmp_57_reg_1429[3]),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[1]_i_1__1 
       (.I0(Q[45]),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[20]_i_1__1 
       (.I0(tmp_57_reg_1429[4]),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[21]_i_1__1 
       (.I0(tmp_57_reg_1429[5]),
        .O(p_0_in[21]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[22]_i_1__1 
       (.I0(tmp_57_reg_1429[6]),
        .O(p_0_in[22]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[23]_i_1__1 
       (.I0(tmp_57_reg_1429[7]),
        .O(p_0_in[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[24]_i_1__1 
       (.I0(tmp_57_reg_1429[8]),
        .O(p_0_in[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[25]_i_1__1 
       (.I0(tmp_57_reg_1429[9]),
        .O(p_0_in[25]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[26]_i_1__1 
       (.I0(tmp_57_reg_1429[10]),
        .O(p_0_in[26]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[27]_i_1__1 
       (.I0(tmp_57_reg_1429[11]),
        .O(p_0_in[27]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[28]_i_1__1 
       (.I0(tmp_57_reg_1429[12]),
        .O(p_0_in[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[29]_i_1__1 
       (.I0(tmp_57_reg_1429[13]),
        .O(p_0_in[29]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[2]_i_1__1 
       (.I0(Q[46]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[30]_i_1__1 
       (.I0(tmp_57_reg_1429[14]),
        .O(p_0_in[30]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[31]_i_1__1 
       (.I0(tmp_57_reg_1429[15]),
        .O(p_0_in[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[32]_i_1__1 
       (.I0(tmp_57_reg_1429[16]),
        .O(p_0_in[32]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[33]_i_1__1 
       (.I0(tmp_57_reg_1429[17]),
        .O(p_0_in[33]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[34]_i_1__1 
       (.I0(tmp_57_reg_1429[18]),
        .O(p_0_in[34]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[35]_i_1__1 
       (.I0(tmp_57_reg_1429[19]),
        .O(p_0_in[35]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[36]_i_1__1 
       (.I0(tmp_57_reg_1429[20]),
        .O(p_0_in[36]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[37]_i_1__1 
       (.I0(tmp_57_reg_1429[21]),
        .O(p_0_in[37]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[38]_i_1__1 
       (.I0(tmp_57_reg_1429[22]),
        .O(p_0_in[38]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[39]_i_1__1 
       (.I0(tmp_57_reg_1429[23]),
        .O(p_0_in[39]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[3]_i_1__1 
       (.I0(Q[47]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[40]_i_1__1 
       (.I0(tmp_57_reg_1429[24]),
        .O(p_0_in[40]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[41]_i_1__1 
       (.I0(tmp_57_reg_1429[25]),
        .O(p_0_in[41]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[42]_i_1__1 
       (.I0(tmp_57_reg_1429[26]),
        .O(p_0_in[42]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[43]_i_2__1 
       (.I0(tmp_57_reg_1429[27]),
        .O(p_0_in[43]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[4]_i_1__1 
       (.I0(Q[48]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[5]_i_1__1 
       (.I0(Q[49]),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[6]_i_1__1 
       (.I0(Q[50]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[7]_i_1__1 
       (.I0(Q[51]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[8]_i_1__1 
       (.I0(Q[52]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[9]_i_1__1 
       (.I0(Q[53]),
        .O(p_0_in[9]));
  FDRE \bin_s1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[0]),
        .Q(bin_s1[0]),
        .R(1'b0));
  FDRE \bin_s1_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[10]),
        .Q(bin_s1[10]),
        .R(1'b0));
  FDRE \bin_s1_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[11]),
        .Q(bin_s1[11]),
        .R(1'b0));
  FDRE \bin_s1_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[12]),
        .Q(bin_s1[12]),
        .R(1'b0));
  FDRE \bin_s1_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[13]),
        .Q(bin_s1[13]),
        .R(1'b0));
  FDRE \bin_s1_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[14]),
        .Q(bin_s1[14]),
        .R(1'b0));
  FDRE \bin_s1_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[15]),
        .Q(bin_s1[15]),
        .R(1'b0));
  FDRE \bin_s1_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[16]),
        .Q(bin_s1[16]),
        .R(1'b0));
  FDRE \bin_s1_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[17]),
        .Q(bin_s1[17]),
        .R(1'b0));
  FDRE \bin_s1_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[18]),
        .Q(bin_s1[18]),
        .R(1'b0));
  FDRE \bin_s1_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[19]),
        .Q(bin_s1[19]),
        .R(1'b0));
  FDRE \bin_s1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[1]),
        .Q(bin_s1[1]),
        .R(1'b0));
  FDRE \bin_s1_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[20]),
        .Q(bin_s1[20]),
        .R(1'b0));
  FDRE \bin_s1_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[21]),
        .Q(bin_s1[21]),
        .R(1'b0));
  FDRE \bin_s1_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[22]),
        .Q(bin_s1[22]),
        .R(1'b0));
  FDRE \bin_s1_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[23]),
        .Q(bin_s1[23]),
        .R(1'b0));
  FDRE \bin_s1_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[24]),
        .Q(bin_s1[24]),
        .R(1'b0));
  FDRE \bin_s1_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[25]),
        .Q(bin_s1[25]),
        .R(1'b0));
  FDRE \bin_s1_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[26]),
        .Q(bin_s1[26]),
        .R(1'b0));
  FDRE \bin_s1_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[27]),
        .Q(bin_s1[27]),
        .R(1'b0));
  FDRE \bin_s1_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[28]),
        .Q(bin_s1[28]),
        .R(1'b0));
  FDRE \bin_s1_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[29]),
        .Q(bin_s1[29]),
        .R(1'b0));
  FDRE \bin_s1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(bin_s1[2]),
        .R(1'b0));
  FDRE \bin_s1_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[30]),
        .Q(bin_s1[30]),
        .R(1'b0));
  FDRE \bin_s1_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[31]),
        .Q(bin_s1[31]),
        .R(1'b0));
  FDRE \bin_s1_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[32]),
        .Q(bin_s1[32]),
        .R(1'b0));
  FDRE \bin_s1_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[33]),
        .Q(bin_s1[33]),
        .R(1'b0));
  FDRE \bin_s1_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[34]),
        .Q(bin_s1[34]),
        .R(1'b0));
  FDRE \bin_s1_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[35]),
        .Q(bin_s1[35]),
        .R(1'b0));
  FDRE \bin_s1_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[36]),
        .Q(bin_s1[36]),
        .R(1'b0));
  FDRE \bin_s1_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[37]),
        .Q(bin_s1[37]),
        .R(1'b0));
  FDRE \bin_s1_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[38]),
        .Q(bin_s1[38]),
        .R(1'b0));
  FDRE \bin_s1_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[39]),
        .Q(bin_s1[39]),
        .R(1'b0));
  FDRE \bin_s1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(bin_s1[3]),
        .R(1'b0));
  FDRE \bin_s1_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[40]),
        .Q(bin_s1[40]),
        .R(1'b0));
  FDRE \bin_s1_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[41]),
        .Q(bin_s1[41]),
        .R(1'b0));
  FDRE \bin_s1_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[42]),
        .Q(bin_s1[42]),
        .R(1'b0));
  FDRE \bin_s1_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[43]),
        .Q(bin_s1[43]),
        .R(1'b0));
  FDRE \bin_s1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(bin_s1[4]),
        .R(1'b0));
  FDRE \bin_s1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(bin_s1[5]),
        .R(1'b0));
  FDRE \bin_s1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[6]),
        .Q(bin_s1[6]),
        .R(1'b0));
  FDRE \bin_s1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[7]),
        .Q(bin_s1[7]),
        .R(1'b0));
  FDRE \bin_s1_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[8]),
        .Q(bin_s1[8]),
        .R(1'b0));
  FDRE \bin_s1_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[9]),
        .Q(bin_s1[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_10__1
       (.I0(Q[37]),
        .O(carry_s1_i_10__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_11__1
       (.I0(Q[36]),
        .O(carry_s1_i_11__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_13__1
       (.I0(Q[35]),
        .O(carry_s1_i_13__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_14__1
       (.I0(Q[34]),
        .O(carry_s1_i_14__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_15__1
       (.I0(Q[33]),
        .O(carry_s1_i_15__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_16__1
       (.I0(Q[32]),
        .O(carry_s1_i_16__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_18__1
       (.I0(Q[31]),
        .O(carry_s1_i_18__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_19__1
       (.I0(Q[30]),
        .O(carry_s1_i_19__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_20__1
       (.I0(Q[29]),
        .O(carry_s1_i_20__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_21__1
       (.I0(Q[28]),
        .O(carry_s1_i_21__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_23__1
       (.I0(Q[27]),
        .O(carry_s1_i_23__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_24__1
       (.I0(Q[26]),
        .O(carry_s1_i_24__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_25__1
       (.I0(Q[25]),
        .O(carry_s1_i_25__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_26__1
       (.I0(Q[24]),
        .O(carry_s1_i_26__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_28__1
       (.I0(Q[23]),
        .O(carry_s1_i_28__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_29__1
       (.I0(Q[22]),
        .O(carry_s1_i_29__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_30__1
       (.I0(Q[21]),
        .O(carry_s1_i_30__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_31__1
       (.I0(Q[20]),
        .O(carry_s1_i_31__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_33__1
       (.I0(Q[19]),
        .O(carry_s1_i_33__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_34__1
       (.I0(Q[18]),
        .O(carry_s1_i_34__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_35__1
       (.I0(Q[17]),
        .O(carry_s1_i_35__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_36__1
       (.I0(Q[16]),
        .O(carry_s1_i_36__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_38__1
       (.I0(Q[15]),
        .O(carry_s1_i_38__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_39__1
       (.I0(Q[14]),
        .O(carry_s1_i_39__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_3__1
       (.I0(Q[43]),
        .O(carry_s1_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_40__1
       (.I0(Q[13]),
        .O(carry_s1_i_40__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_41__1
       (.I0(Q[12]),
        .O(carry_s1_i_41__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_43__1
       (.I0(Q[11]),
        .O(carry_s1_i_43__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_44__1
       (.I0(Q[10]),
        .O(carry_s1_i_44__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_45__1
       (.I0(Q[9]),
        .O(carry_s1_i_45__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_46__1
       (.I0(Q[8]),
        .O(carry_s1_i_46__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_48__1
       (.I0(Q[7]),
        .O(carry_s1_i_48__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_49__1
       (.I0(Q[6]),
        .O(carry_s1_i_49__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_4__1
       (.I0(Q[42]),
        .O(carry_s1_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_50__1
       (.I0(Q[5]),
        .O(carry_s1_i_50__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_51__1
       (.I0(Q[4]),
        .O(carry_s1_i_51__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_52__1
       (.I0(Q[3]),
        .O(carry_s1_i_52__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_53__1
       (.I0(Q[2]),
        .O(carry_s1_i_53__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_54__1
       (.I0(Q[1]),
        .O(carry_s1_i_54__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_55__1
       (.I0(Q[0]),
        .O(carry_s1_i_55__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_5__1
       (.I0(Q[41]),
        .O(carry_s1_i_5__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_6__1
       (.I0(Q[40]),
        .O(carry_s1_i_6__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_8__1
       (.I0(Q[39]),
        .O(carry_s1_i_8__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_9__1
       (.I0(Q[38]),
        .O(carry_s1_i_9__1_n_0));
  FDRE carry_s1_reg
       (.C(ap_clk),
        .CE(E),
        .D(facout_s1),
        .Q(carry_s1),
        .R(1'b0));
  CARRY4 carry_s1_reg_i_12__1
       (.CI(carry_s1_reg_i_17__1_n_0),
        .CO({carry_s1_reg_i_12__1_n_0,carry_s1_reg_i_12__1_n_1,carry_s1_reg_i_12__1_n_2,carry_s1_reg_i_12__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_12__1_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_18__1_n_0,carry_s1_i_19__1_n_0,carry_s1_i_20__1_n_0,carry_s1_i_21__1_n_0}));
  CARRY4 carry_s1_reg_i_17__1
       (.CI(carry_s1_reg_i_22__1_n_0),
        .CO({carry_s1_reg_i_17__1_n_0,carry_s1_reg_i_17__1_n_1,carry_s1_reg_i_17__1_n_2,carry_s1_reg_i_17__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_17__1_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_23__1_n_0,carry_s1_i_24__1_n_0,carry_s1_i_25__1_n_0,carry_s1_i_26__1_n_0}));
  CARRY4 carry_s1_reg_i_1__2
       (.CI(carry_s1_reg_i_2__2_n_0),
        .CO({facout_s1,carry_s1_reg_i_1__2_n_1,carry_s1_reg_i_1__2_n_2,carry_s1_reg_i_1__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_1__2_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_3__1_n_0,carry_s1_i_4__1_n_0,carry_s1_i_5__1_n_0,carry_s1_i_6__1_n_0}));
  CARRY4 carry_s1_reg_i_22__1
       (.CI(carry_s1_reg_i_27__1_n_0),
        .CO({carry_s1_reg_i_22__1_n_0,carry_s1_reg_i_22__1_n_1,carry_s1_reg_i_22__1_n_2,carry_s1_reg_i_22__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_22__1_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_28__1_n_0,carry_s1_i_29__1_n_0,carry_s1_i_30__1_n_0,carry_s1_i_31__1_n_0}));
  CARRY4 carry_s1_reg_i_27__1
       (.CI(carry_s1_reg_i_32__1_n_0),
        .CO({carry_s1_reg_i_27__1_n_0,carry_s1_reg_i_27__1_n_1,carry_s1_reg_i_27__1_n_2,carry_s1_reg_i_27__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_27__1_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_33__1_n_0,carry_s1_i_34__1_n_0,carry_s1_i_35__1_n_0,carry_s1_i_36__1_n_0}));
  CARRY4 carry_s1_reg_i_2__2
       (.CI(carry_s1_reg_i_7__1_n_0),
        .CO({carry_s1_reg_i_2__2_n_0,carry_s1_reg_i_2__2_n_1,carry_s1_reg_i_2__2_n_2,carry_s1_reg_i_2__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_2__2_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_8__1_n_0,carry_s1_i_9__1_n_0,carry_s1_i_10__1_n_0,carry_s1_i_11__1_n_0}));
  CARRY4 carry_s1_reg_i_32__1
       (.CI(carry_s1_reg_i_37__1_n_0),
        .CO({carry_s1_reg_i_32__1_n_0,carry_s1_reg_i_32__1_n_1,carry_s1_reg_i_32__1_n_2,carry_s1_reg_i_32__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_32__1_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_38__1_n_0,carry_s1_i_39__1_n_0,carry_s1_i_40__1_n_0,carry_s1_i_41__1_n_0}));
  CARRY4 carry_s1_reg_i_37__1
       (.CI(carry_s1_reg_i_42__1_n_0),
        .CO({carry_s1_reg_i_37__1_n_0,carry_s1_reg_i_37__1_n_1,carry_s1_reg_i_37__1_n_2,carry_s1_reg_i_37__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_37__1_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_43__1_n_0,carry_s1_i_44__1_n_0,carry_s1_i_45__1_n_0,carry_s1_i_46__1_n_0}));
  CARRY4 carry_s1_reg_i_42__1
       (.CI(carry_s1_reg_i_47__1_n_0),
        .CO({carry_s1_reg_i_42__1_n_0,carry_s1_reg_i_42__1_n_1,carry_s1_reg_i_42__1_n_2,carry_s1_reg_i_42__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_42__1_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_48__1_n_0,carry_s1_i_49__1_n_0,carry_s1_i_50__1_n_0,carry_s1_i_51__1_n_0}));
  CARRY4 carry_s1_reg_i_47__1
       (.CI(1'b0),
        .CO({carry_s1_reg_i_47__1_n_0,carry_s1_reg_i_47__1_n_1,carry_s1_reg_i_47__1_n_2,carry_s1_reg_i_47__1_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_47__1_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_52__1_n_0,carry_s1_i_53__1_n_0,carry_s1_i_54__1_n_0,carry_s1_i_55__1_n_0}));
  CARRY4 carry_s1_reg_i_7__1
       (.CI(carry_s1_reg_i_12__1_n_0),
        .CO({carry_s1_reg_i_7__1_n_0,carry_s1_reg_i_7__1_n_1,carry_s1_reg_i_7__1_n_2,carry_s1_reg_i_7__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_7__1_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_13__1_n_0,carry_s1_i_14__1_n_0,carry_s1_i_15__1_n_0,carry_s1_i_16__1_n_0}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder_15 u2
       (.Q(bin_s1),
        .carry_s1(carry_s1),
        .s(s));
endmodule

(* ORIG_REF_NAME = "mixer_sub_88ns_88eOg_AddSubnS_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_8
   (s,
    E,
    ap_clk,
    Q,
    tmp_65_reg_1394);
  output [27:0]s;
  input [0:0]E;
  input ap_clk;
  input [59:0]Q;
  input [27:0]tmp_65_reg_1394;

  wire [0:0]E;
  wire [59:0]Q;
  wire ap_clk;
  wire [43:0]bin_s1;
  wire carry_s1;
  wire carry_s1_i_10_n_0;
  wire carry_s1_i_11_n_0;
  wire carry_s1_i_13_n_0;
  wire carry_s1_i_14_n_0;
  wire carry_s1_i_15_n_0;
  wire carry_s1_i_16_n_0;
  wire carry_s1_i_18_n_0;
  wire carry_s1_i_19_n_0;
  wire carry_s1_i_20_n_0;
  wire carry_s1_i_21_n_0;
  wire carry_s1_i_23_n_0;
  wire carry_s1_i_24_n_0;
  wire carry_s1_i_25_n_0;
  wire carry_s1_i_26_n_0;
  wire carry_s1_i_28_n_0;
  wire carry_s1_i_29_n_0;
  wire carry_s1_i_30_n_0;
  wire carry_s1_i_31_n_0;
  wire carry_s1_i_33_n_0;
  wire carry_s1_i_34_n_0;
  wire carry_s1_i_35_n_0;
  wire carry_s1_i_36_n_0;
  wire carry_s1_i_38_n_0;
  wire carry_s1_i_39_n_0;
  wire carry_s1_i_3_n_0;
  wire carry_s1_i_40_n_0;
  wire carry_s1_i_41_n_0;
  wire carry_s1_i_43_n_0;
  wire carry_s1_i_44_n_0;
  wire carry_s1_i_45_n_0;
  wire carry_s1_i_46_n_0;
  wire carry_s1_i_48_n_0;
  wire carry_s1_i_49_n_0;
  wire carry_s1_i_4_n_0;
  wire carry_s1_i_50_n_0;
  wire carry_s1_i_51_n_0;
  wire carry_s1_i_52_n_0;
  wire carry_s1_i_53_n_0;
  wire carry_s1_i_54_n_0;
  wire carry_s1_i_55_n_0;
  wire carry_s1_i_5_n_0;
  wire carry_s1_i_6_n_0;
  wire carry_s1_i_8_n_0;
  wire carry_s1_i_9_n_0;
  wire carry_s1_reg_i_12_n_0;
  wire carry_s1_reg_i_12_n_1;
  wire carry_s1_reg_i_12_n_2;
  wire carry_s1_reg_i_12_n_3;
  wire carry_s1_reg_i_17_n_0;
  wire carry_s1_reg_i_17_n_1;
  wire carry_s1_reg_i_17_n_2;
  wire carry_s1_reg_i_17_n_3;
  wire carry_s1_reg_i_1__0_n_1;
  wire carry_s1_reg_i_1__0_n_2;
  wire carry_s1_reg_i_1__0_n_3;
  wire carry_s1_reg_i_22_n_0;
  wire carry_s1_reg_i_22_n_1;
  wire carry_s1_reg_i_22_n_2;
  wire carry_s1_reg_i_22_n_3;
  wire carry_s1_reg_i_27_n_0;
  wire carry_s1_reg_i_27_n_1;
  wire carry_s1_reg_i_27_n_2;
  wire carry_s1_reg_i_27_n_3;
  wire carry_s1_reg_i_2__0_n_0;
  wire carry_s1_reg_i_2__0_n_1;
  wire carry_s1_reg_i_2__0_n_2;
  wire carry_s1_reg_i_2__0_n_3;
  wire carry_s1_reg_i_32_n_0;
  wire carry_s1_reg_i_32_n_1;
  wire carry_s1_reg_i_32_n_2;
  wire carry_s1_reg_i_32_n_3;
  wire carry_s1_reg_i_37_n_0;
  wire carry_s1_reg_i_37_n_1;
  wire carry_s1_reg_i_37_n_2;
  wire carry_s1_reg_i_37_n_3;
  wire carry_s1_reg_i_42_n_0;
  wire carry_s1_reg_i_42_n_1;
  wire carry_s1_reg_i_42_n_2;
  wire carry_s1_reg_i_42_n_3;
  wire carry_s1_reg_i_47_n_0;
  wire carry_s1_reg_i_47_n_1;
  wire carry_s1_reg_i_47_n_2;
  wire carry_s1_reg_i_47_n_3;
  wire carry_s1_reg_i_7_n_0;
  wire carry_s1_reg_i_7_n_1;
  wire carry_s1_reg_i_7_n_2;
  wire carry_s1_reg_i_7_n_3;
  wire facout_s1;
  wire [43:0]p_0_in;
  wire [27:0]s;
  wire [27:0]tmp_65_reg_1394;
  wire [3:0]NLW_carry_s1_reg_i_12_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_17_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_1__0_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_22_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_27_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_2__0_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_32_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_37_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_42_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_47_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_7_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[0]_i_1 
       (.I0(Q[44]),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[10]_i_1 
       (.I0(Q[54]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[11]_i_1 
       (.I0(Q[55]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[12]_i_1 
       (.I0(Q[56]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[13]_i_1 
       (.I0(Q[57]),
        .O(p_0_in[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[14]_i_1 
       (.I0(Q[58]),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[15]_i_1 
       (.I0(Q[59]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[16]_i_1 
       (.I0(tmp_65_reg_1394[0]),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[17]_i_1 
       (.I0(tmp_65_reg_1394[1]),
        .O(p_0_in[17]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[18]_i_1 
       (.I0(tmp_65_reg_1394[2]),
        .O(p_0_in[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[19]_i_1 
       (.I0(tmp_65_reg_1394[3]),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[1]_i_1 
       (.I0(Q[45]),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[20]_i_1 
       (.I0(tmp_65_reg_1394[4]),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[21]_i_1 
       (.I0(tmp_65_reg_1394[5]),
        .O(p_0_in[21]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[22]_i_1 
       (.I0(tmp_65_reg_1394[6]),
        .O(p_0_in[22]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[23]_i_1 
       (.I0(tmp_65_reg_1394[7]),
        .O(p_0_in[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[24]_i_1 
       (.I0(tmp_65_reg_1394[8]),
        .O(p_0_in[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[25]_i_1 
       (.I0(tmp_65_reg_1394[9]),
        .O(p_0_in[25]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[26]_i_1 
       (.I0(tmp_65_reg_1394[10]),
        .O(p_0_in[26]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[27]_i_1 
       (.I0(tmp_65_reg_1394[11]),
        .O(p_0_in[27]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[28]_i_1 
       (.I0(tmp_65_reg_1394[12]),
        .O(p_0_in[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[29]_i_1 
       (.I0(tmp_65_reg_1394[13]),
        .O(p_0_in[29]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[2]_i_1 
       (.I0(Q[46]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[30]_i_1 
       (.I0(tmp_65_reg_1394[14]),
        .O(p_0_in[30]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[31]_i_1 
       (.I0(tmp_65_reg_1394[15]),
        .O(p_0_in[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[32]_i_1 
       (.I0(tmp_65_reg_1394[16]),
        .O(p_0_in[32]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[33]_i_1 
       (.I0(tmp_65_reg_1394[17]),
        .O(p_0_in[33]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[34]_i_1 
       (.I0(tmp_65_reg_1394[18]),
        .O(p_0_in[34]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[35]_i_1 
       (.I0(tmp_65_reg_1394[19]),
        .O(p_0_in[35]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[36]_i_1 
       (.I0(tmp_65_reg_1394[20]),
        .O(p_0_in[36]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[37]_i_1 
       (.I0(tmp_65_reg_1394[21]),
        .O(p_0_in[37]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[38]_i_1 
       (.I0(tmp_65_reg_1394[22]),
        .O(p_0_in[38]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[39]_i_1 
       (.I0(tmp_65_reg_1394[23]),
        .O(p_0_in[39]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[3]_i_1 
       (.I0(Q[47]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[40]_i_1 
       (.I0(tmp_65_reg_1394[24]),
        .O(p_0_in[40]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[41]_i_1 
       (.I0(tmp_65_reg_1394[25]),
        .O(p_0_in[41]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[42]_i_1 
       (.I0(tmp_65_reg_1394[26]),
        .O(p_0_in[42]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[43]_i_2 
       (.I0(tmp_65_reg_1394[27]),
        .O(p_0_in[43]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[4]_i_1 
       (.I0(Q[48]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[5]_i_1 
       (.I0(Q[49]),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[6]_i_1 
       (.I0(Q[50]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[7]_i_1 
       (.I0(Q[51]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[8]_i_1 
       (.I0(Q[52]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[9]_i_1 
       (.I0(Q[53]),
        .O(p_0_in[9]));
  FDRE \bin_s1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[0]),
        .Q(bin_s1[0]),
        .R(1'b0));
  FDRE \bin_s1_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[10]),
        .Q(bin_s1[10]),
        .R(1'b0));
  FDRE \bin_s1_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[11]),
        .Q(bin_s1[11]),
        .R(1'b0));
  FDRE \bin_s1_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[12]),
        .Q(bin_s1[12]),
        .R(1'b0));
  FDRE \bin_s1_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[13]),
        .Q(bin_s1[13]),
        .R(1'b0));
  FDRE \bin_s1_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[14]),
        .Q(bin_s1[14]),
        .R(1'b0));
  FDRE \bin_s1_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[15]),
        .Q(bin_s1[15]),
        .R(1'b0));
  FDRE \bin_s1_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[16]),
        .Q(bin_s1[16]),
        .R(1'b0));
  FDRE \bin_s1_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[17]),
        .Q(bin_s1[17]),
        .R(1'b0));
  FDRE \bin_s1_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[18]),
        .Q(bin_s1[18]),
        .R(1'b0));
  FDRE \bin_s1_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[19]),
        .Q(bin_s1[19]),
        .R(1'b0));
  FDRE \bin_s1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[1]),
        .Q(bin_s1[1]),
        .R(1'b0));
  FDRE \bin_s1_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[20]),
        .Q(bin_s1[20]),
        .R(1'b0));
  FDRE \bin_s1_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[21]),
        .Q(bin_s1[21]),
        .R(1'b0));
  FDRE \bin_s1_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[22]),
        .Q(bin_s1[22]),
        .R(1'b0));
  FDRE \bin_s1_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[23]),
        .Q(bin_s1[23]),
        .R(1'b0));
  FDRE \bin_s1_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[24]),
        .Q(bin_s1[24]),
        .R(1'b0));
  FDRE \bin_s1_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[25]),
        .Q(bin_s1[25]),
        .R(1'b0));
  FDRE \bin_s1_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[26]),
        .Q(bin_s1[26]),
        .R(1'b0));
  FDRE \bin_s1_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[27]),
        .Q(bin_s1[27]),
        .R(1'b0));
  FDRE \bin_s1_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[28]),
        .Q(bin_s1[28]),
        .R(1'b0));
  FDRE \bin_s1_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[29]),
        .Q(bin_s1[29]),
        .R(1'b0));
  FDRE \bin_s1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(bin_s1[2]),
        .R(1'b0));
  FDRE \bin_s1_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[30]),
        .Q(bin_s1[30]),
        .R(1'b0));
  FDRE \bin_s1_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[31]),
        .Q(bin_s1[31]),
        .R(1'b0));
  FDRE \bin_s1_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[32]),
        .Q(bin_s1[32]),
        .R(1'b0));
  FDRE \bin_s1_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[33]),
        .Q(bin_s1[33]),
        .R(1'b0));
  FDRE \bin_s1_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[34]),
        .Q(bin_s1[34]),
        .R(1'b0));
  FDRE \bin_s1_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[35]),
        .Q(bin_s1[35]),
        .R(1'b0));
  FDRE \bin_s1_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[36]),
        .Q(bin_s1[36]),
        .R(1'b0));
  FDRE \bin_s1_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[37]),
        .Q(bin_s1[37]),
        .R(1'b0));
  FDRE \bin_s1_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[38]),
        .Q(bin_s1[38]),
        .R(1'b0));
  FDRE \bin_s1_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[39]),
        .Q(bin_s1[39]),
        .R(1'b0));
  FDRE \bin_s1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(bin_s1[3]),
        .R(1'b0));
  FDRE \bin_s1_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[40]),
        .Q(bin_s1[40]),
        .R(1'b0));
  FDRE \bin_s1_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[41]),
        .Q(bin_s1[41]),
        .R(1'b0));
  FDRE \bin_s1_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[42]),
        .Q(bin_s1[42]),
        .R(1'b0));
  FDRE \bin_s1_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[43]),
        .Q(bin_s1[43]),
        .R(1'b0));
  FDRE \bin_s1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(bin_s1[4]),
        .R(1'b0));
  FDRE \bin_s1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(bin_s1[5]),
        .R(1'b0));
  FDRE \bin_s1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[6]),
        .Q(bin_s1[6]),
        .R(1'b0));
  FDRE \bin_s1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[7]),
        .Q(bin_s1[7]),
        .R(1'b0));
  FDRE \bin_s1_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[8]),
        .Q(bin_s1[8]),
        .R(1'b0));
  FDRE \bin_s1_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[9]),
        .Q(bin_s1[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_10
       (.I0(Q[37]),
        .O(carry_s1_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_11
       (.I0(Q[36]),
        .O(carry_s1_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_13
       (.I0(Q[35]),
        .O(carry_s1_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_14
       (.I0(Q[34]),
        .O(carry_s1_i_14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_15
       (.I0(Q[33]),
        .O(carry_s1_i_15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_16
       (.I0(Q[32]),
        .O(carry_s1_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_18
       (.I0(Q[31]),
        .O(carry_s1_i_18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_19
       (.I0(Q[30]),
        .O(carry_s1_i_19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_20
       (.I0(Q[29]),
        .O(carry_s1_i_20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_21
       (.I0(Q[28]),
        .O(carry_s1_i_21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_23
       (.I0(Q[27]),
        .O(carry_s1_i_23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_24
       (.I0(Q[26]),
        .O(carry_s1_i_24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_25
       (.I0(Q[25]),
        .O(carry_s1_i_25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_26
       (.I0(Q[24]),
        .O(carry_s1_i_26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_28
       (.I0(Q[23]),
        .O(carry_s1_i_28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_29
       (.I0(Q[22]),
        .O(carry_s1_i_29_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_3
       (.I0(Q[43]),
        .O(carry_s1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_30
       (.I0(Q[21]),
        .O(carry_s1_i_30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_31
       (.I0(Q[20]),
        .O(carry_s1_i_31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_33
       (.I0(Q[19]),
        .O(carry_s1_i_33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_34
       (.I0(Q[18]),
        .O(carry_s1_i_34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_35
       (.I0(Q[17]),
        .O(carry_s1_i_35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_36
       (.I0(Q[16]),
        .O(carry_s1_i_36_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_38
       (.I0(Q[15]),
        .O(carry_s1_i_38_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_39
       (.I0(Q[14]),
        .O(carry_s1_i_39_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_4
       (.I0(Q[42]),
        .O(carry_s1_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_40
       (.I0(Q[13]),
        .O(carry_s1_i_40_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_41
       (.I0(Q[12]),
        .O(carry_s1_i_41_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_43
       (.I0(Q[11]),
        .O(carry_s1_i_43_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_44
       (.I0(Q[10]),
        .O(carry_s1_i_44_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_45
       (.I0(Q[9]),
        .O(carry_s1_i_45_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_46
       (.I0(Q[8]),
        .O(carry_s1_i_46_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_48
       (.I0(Q[7]),
        .O(carry_s1_i_48_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_49
       (.I0(Q[6]),
        .O(carry_s1_i_49_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_5
       (.I0(Q[41]),
        .O(carry_s1_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_50
       (.I0(Q[5]),
        .O(carry_s1_i_50_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_51
       (.I0(Q[4]),
        .O(carry_s1_i_51_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_52
       (.I0(Q[3]),
        .O(carry_s1_i_52_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_53
       (.I0(Q[2]),
        .O(carry_s1_i_53_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_54
       (.I0(Q[1]),
        .O(carry_s1_i_54_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_55
       (.I0(Q[0]),
        .O(carry_s1_i_55_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_6
       (.I0(Q[40]),
        .O(carry_s1_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_8
       (.I0(Q[39]),
        .O(carry_s1_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_9
       (.I0(Q[38]),
        .O(carry_s1_i_9_n_0));
  FDRE carry_s1_reg
       (.C(ap_clk),
        .CE(E),
        .D(facout_s1),
        .Q(carry_s1),
        .R(1'b0));
  CARRY4 carry_s1_reg_i_12
       (.CI(carry_s1_reg_i_17_n_0),
        .CO({carry_s1_reg_i_12_n_0,carry_s1_reg_i_12_n_1,carry_s1_reg_i_12_n_2,carry_s1_reg_i_12_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_12_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_18_n_0,carry_s1_i_19_n_0,carry_s1_i_20_n_0,carry_s1_i_21_n_0}));
  CARRY4 carry_s1_reg_i_17
       (.CI(carry_s1_reg_i_22_n_0),
        .CO({carry_s1_reg_i_17_n_0,carry_s1_reg_i_17_n_1,carry_s1_reg_i_17_n_2,carry_s1_reg_i_17_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_17_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_23_n_0,carry_s1_i_24_n_0,carry_s1_i_25_n_0,carry_s1_i_26_n_0}));
  CARRY4 carry_s1_reg_i_1__0
       (.CI(carry_s1_reg_i_2__0_n_0),
        .CO({facout_s1,carry_s1_reg_i_1__0_n_1,carry_s1_reg_i_1__0_n_2,carry_s1_reg_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_1__0_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_3_n_0,carry_s1_i_4_n_0,carry_s1_i_5_n_0,carry_s1_i_6_n_0}));
  CARRY4 carry_s1_reg_i_22
       (.CI(carry_s1_reg_i_27_n_0),
        .CO({carry_s1_reg_i_22_n_0,carry_s1_reg_i_22_n_1,carry_s1_reg_i_22_n_2,carry_s1_reg_i_22_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_22_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_28_n_0,carry_s1_i_29_n_0,carry_s1_i_30_n_0,carry_s1_i_31_n_0}));
  CARRY4 carry_s1_reg_i_27
       (.CI(carry_s1_reg_i_32_n_0),
        .CO({carry_s1_reg_i_27_n_0,carry_s1_reg_i_27_n_1,carry_s1_reg_i_27_n_2,carry_s1_reg_i_27_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_27_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_33_n_0,carry_s1_i_34_n_0,carry_s1_i_35_n_0,carry_s1_i_36_n_0}));
  CARRY4 carry_s1_reg_i_2__0
       (.CI(carry_s1_reg_i_7_n_0),
        .CO({carry_s1_reg_i_2__0_n_0,carry_s1_reg_i_2__0_n_1,carry_s1_reg_i_2__0_n_2,carry_s1_reg_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_2__0_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_8_n_0,carry_s1_i_9_n_0,carry_s1_i_10_n_0,carry_s1_i_11_n_0}));
  CARRY4 carry_s1_reg_i_32
       (.CI(carry_s1_reg_i_37_n_0),
        .CO({carry_s1_reg_i_32_n_0,carry_s1_reg_i_32_n_1,carry_s1_reg_i_32_n_2,carry_s1_reg_i_32_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_32_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_38_n_0,carry_s1_i_39_n_0,carry_s1_i_40_n_0,carry_s1_i_41_n_0}));
  CARRY4 carry_s1_reg_i_37
       (.CI(carry_s1_reg_i_42_n_0),
        .CO({carry_s1_reg_i_37_n_0,carry_s1_reg_i_37_n_1,carry_s1_reg_i_37_n_2,carry_s1_reg_i_37_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_37_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_43_n_0,carry_s1_i_44_n_0,carry_s1_i_45_n_0,carry_s1_i_46_n_0}));
  CARRY4 carry_s1_reg_i_42
       (.CI(carry_s1_reg_i_47_n_0),
        .CO({carry_s1_reg_i_42_n_0,carry_s1_reg_i_42_n_1,carry_s1_reg_i_42_n_2,carry_s1_reg_i_42_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_42_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_48_n_0,carry_s1_i_49_n_0,carry_s1_i_50_n_0,carry_s1_i_51_n_0}));
  CARRY4 carry_s1_reg_i_47
       (.CI(1'b0),
        .CO({carry_s1_reg_i_47_n_0,carry_s1_reg_i_47_n_1,carry_s1_reg_i_47_n_2,carry_s1_reg_i_47_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_47_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_52_n_0,carry_s1_i_53_n_0,carry_s1_i_54_n_0,carry_s1_i_55_n_0}));
  CARRY4 carry_s1_reg_i_7
       (.CI(carry_s1_reg_i_12_n_0),
        .CO({carry_s1_reg_i_7_n_0,carry_s1_reg_i_7_n_1,carry_s1_reg_i_7_n_2,carry_s1_reg_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_7_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_13_n_0,carry_s1_i_14_n_0,carry_s1_i_15_n_0,carry_s1_i_16_n_0}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder_9 u2
       (.Q(bin_s1),
        .carry_s1(carry_s1),
        .s(s));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder
   (s,
    Q,
    carry_s1);
  output [27:0]s;
  input [43:0]Q;
  input carry_s1;

  wire [43:0]Q;
  wire carry_s1;
  wire \neg_mul1_reg_1439_reg[63]_i_1_n_0 ;
  wire \neg_mul1_reg_1439_reg[63]_i_1_n_1 ;
  wire \neg_mul1_reg_1439_reg[63]_i_1_n_2 ;
  wire \neg_mul1_reg_1439_reg[63]_i_1_n_3 ;
  wire \neg_mul1_reg_1439_reg[63]_i_2_n_0 ;
  wire \neg_mul1_reg_1439_reg[63]_i_2_n_1 ;
  wire \neg_mul1_reg_1439_reg[63]_i_2_n_2 ;
  wire \neg_mul1_reg_1439_reg[63]_i_2_n_3 ;
  wire \neg_mul1_reg_1439_reg[63]_i_3_n_0 ;
  wire \neg_mul1_reg_1439_reg[63]_i_3_n_1 ;
  wire \neg_mul1_reg_1439_reg[63]_i_3_n_2 ;
  wire \neg_mul1_reg_1439_reg[63]_i_3_n_3 ;
  wire \neg_mul1_reg_1439_reg[63]_i_4_n_0 ;
  wire \neg_mul1_reg_1439_reg[63]_i_4_n_1 ;
  wire \neg_mul1_reg_1439_reg[63]_i_4_n_2 ;
  wire \neg_mul1_reg_1439_reg[63]_i_4_n_3 ;
  wire \neg_mul1_reg_1439_reg[63]_i_5_n_0 ;
  wire \neg_mul1_reg_1439_reg[63]_i_5_n_1 ;
  wire \neg_mul1_reg_1439_reg[63]_i_5_n_2 ;
  wire \neg_mul1_reg_1439_reg[63]_i_5_n_3 ;
  wire \neg_mul1_reg_1439_reg[67]_i_1_n_0 ;
  wire \neg_mul1_reg_1439_reg[67]_i_1_n_1 ;
  wire \neg_mul1_reg_1439_reg[67]_i_1_n_2 ;
  wire \neg_mul1_reg_1439_reg[67]_i_1_n_3 ;
  wire \neg_mul1_reg_1439_reg[71]_i_1_n_0 ;
  wire \neg_mul1_reg_1439_reg[71]_i_1_n_1 ;
  wire \neg_mul1_reg_1439_reg[71]_i_1_n_2 ;
  wire \neg_mul1_reg_1439_reg[71]_i_1_n_3 ;
  wire \neg_mul1_reg_1439_reg[75]_i_1_n_0 ;
  wire \neg_mul1_reg_1439_reg[75]_i_1_n_1 ;
  wire \neg_mul1_reg_1439_reg[75]_i_1_n_2 ;
  wire \neg_mul1_reg_1439_reg[75]_i_1_n_3 ;
  wire \neg_mul1_reg_1439_reg[79]_i_1_n_0 ;
  wire \neg_mul1_reg_1439_reg[79]_i_1_n_1 ;
  wire \neg_mul1_reg_1439_reg[79]_i_1_n_2 ;
  wire \neg_mul1_reg_1439_reg[79]_i_1_n_3 ;
  wire \neg_mul1_reg_1439_reg[83]_i_1_n_0 ;
  wire \neg_mul1_reg_1439_reg[83]_i_1_n_1 ;
  wire \neg_mul1_reg_1439_reg[83]_i_1_n_2 ;
  wire \neg_mul1_reg_1439_reg[83]_i_1_n_3 ;
  wire \neg_mul1_reg_1439_reg[87]_i_2_n_1 ;
  wire \neg_mul1_reg_1439_reg[87]_i_2_n_2 ;
  wire \neg_mul1_reg_1439_reg[87]_i_2_n_3 ;
  wire [27:0]s;
  wire [3:0]\NLW_neg_mul1_reg_1439_reg[63]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul1_reg_1439_reg[63]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul1_reg_1439_reg[63]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul1_reg_1439_reg[63]_i_5_O_UNCONNECTED ;
  wire [3:3]\NLW_neg_mul1_reg_1439_reg[87]_i_2_CO_UNCONNECTED ;

  CARRY4 \neg_mul1_reg_1439_reg[63]_i_1 
       (.CI(\neg_mul1_reg_1439_reg[63]_i_2_n_0 ),
        .CO({\neg_mul1_reg_1439_reg[63]_i_1_n_0 ,\neg_mul1_reg_1439_reg[63]_i_1_n_1 ,\neg_mul1_reg_1439_reg[63]_i_1_n_2 ,\neg_mul1_reg_1439_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[3:0]),
        .S(Q[19:16]));
  CARRY4 \neg_mul1_reg_1439_reg[63]_i_2 
       (.CI(\neg_mul1_reg_1439_reg[63]_i_3_n_0 ),
        .CO({\neg_mul1_reg_1439_reg[63]_i_2_n_0 ,\neg_mul1_reg_1439_reg[63]_i_2_n_1 ,\neg_mul1_reg_1439_reg[63]_i_2_n_2 ,\neg_mul1_reg_1439_reg[63]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul1_reg_1439_reg[63]_i_2_O_UNCONNECTED [3:0]),
        .S(Q[15:12]));
  CARRY4 \neg_mul1_reg_1439_reg[63]_i_3 
       (.CI(\neg_mul1_reg_1439_reg[63]_i_4_n_0 ),
        .CO({\neg_mul1_reg_1439_reg[63]_i_3_n_0 ,\neg_mul1_reg_1439_reg[63]_i_3_n_1 ,\neg_mul1_reg_1439_reg[63]_i_3_n_2 ,\neg_mul1_reg_1439_reg[63]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul1_reg_1439_reg[63]_i_3_O_UNCONNECTED [3:0]),
        .S(Q[11:8]));
  CARRY4 \neg_mul1_reg_1439_reg[63]_i_4 
       (.CI(\neg_mul1_reg_1439_reg[63]_i_5_n_0 ),
        .CO({\neg_mul1_reg_1439_reg[63]_i_4_n_0 ,\neg_mul1_reg_1439_reg[63]_i_4_n_1 ,\neg_mul1_reg_1439_reg[63]_i_4_n_2 ,\neg_mul1_reg_1439_reg[63]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul1_reg_1439_reg[63]_i_4_O_UNCONNECTED [3:0]),
        .S(Q[7:4]));
  CARRY4 \neg_mul1_reg_1439_reg[63]_i_5 
       (.CI(1'b0),
        .CO({\neg_mul1_reg_1439_reg[63]_i_5_n_0 ,\neg_mul1_reg_1439_reg[63]_i_5_n_1 ,\neg_mul1_reg_1439_reg[63]_i_5_n_2 ,\neg_mul1_reg_1439_reg[63]_i_5_n_3 }),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul1_reg_1439_reg[63]_i_5_O_UNCONNECTED [3:0]),
        .S({Q[3:1],carry_s1}));
  CARRY4 \neg_mul1_reg_1439_reg[67]_i_1 
       (.CI(\neg_mul1_reg_1439_reg[63]_i_1_n_0 ),
        .CO({\neg_mul1_reg_1439_reg[67]_i_1_n_0 ,\neg_mul1_reg_1439_reg[67]_i_1_n_1 ,\neg_mul1_reg_1439_reg[67]_i_1_n_2 ,\neg_mul1_reg_1439_reg[67]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[7:4]),
        .S(Q[23:20]));
  CARRY4 \neg_mul1_reg_1439_reg[71]_i_1 
       (.CI(\neg_mul1_reg_1439_reg[67]_i_1_n_0 ),
        .CO({\neg_mul1_reg_1439_reg[71]_i_1_n_0 ,\neg_mul1_reg_1439_reg[71]_i_1_n_1 ,\neg_mul1_reg_1439_reg[71]_i_1_n_2 ,\neg_mul1_reg_1439_reg[71]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[11:8]),
        .S(Q[27:24]));
  CARRY4 \neg_mul1_reg_1439_reg[75]_i_1 
       (.CI(\neg_mul1_reg_1439_reg[71]_i_1_n_0 ),
        .CO({\neg_mul1_reg_1439_reg[75]_i_1_n_0 ,\neg_mul1_reg_1439_reg[75]_i_1_n_1 ,\neg_mul1_reg_1439_reg[75]_i_1_n_2 ,\neg_mul1_reg_1439_reg[75]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[15:12]),
        .S(Q[31:28]));
  CARRY4 \neg_mul1_reg_1439_reg[79]_i_1 
       (.CI(\neg_mul1_reg_1439_reg[75]_i_1_n_0 ),
        .CO({\neg_mul1_reg_1439_reg[79]_i_1_n_0 ,\neg_mul1_reg_1439_reg[79]_i_1_n_1 ,\neg_mul1_reg_1439_reg[79]_i_1_n_2 ,\neg_mul1_reg_1439_reg[79]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[19:16]),
        .S(Q[35:32]));
  CARRY4 \neg_mul1_reg_1439_reg[83]_i_1 
       (.CI(\neg_mul1_reg_1439_reg[79]_i_1_n_0 ),
        .CO({\neg_mul1_reg_1439_reg[83]_i_1_n_0 ,\neg_mul1_reg_1439_reg[83]_i_1_n_1 ,\neg_mul1_reg_1439_reg[83]_i_1_n_2 ,\neg_mul1_reg_1439_reg[83]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[23:20]),
        .S(Q[39:36]));
  CARRY4 \neg_mul1_reg_1439_reg[87]_i_2 
       (.CI(\neg_mul1_reg_1439_reg[83]_i_1_n_0 ),
        .CO({\NLW_neg_mul1_reg_1439_reg[87]_i_2_CO_UNCONNECTED [3],\neg_mul1_reg_1439_reg[87]_i_2_n_1 ,\neg_mul1_reg_1439_reg[87]_i_2_n_2 ,\neg_mul1_reg_1439_reg[87]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[27:24]),
        .S(Q[43:40]));
endmodule

(* ORIG_REF_NAME = "mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder_11
   (s,
    Q,
    carry_s1);
  output [27:0]s;
  input [43:0]Q;
  input carry_s1;

  wire [43:0]Q;
  wire carry_s1;
  wire \neg_mul_reg_1592_reg[63]_i_1_n_0 ;
  wire \neg_mul_reg_1592_reg[63]_i_1_n_1 ;
  wire \neg_mul_reg_1592_reg[63]_i_1_n_2 ;
  wire \neg_mul_reg_1592_reg[63]_i_1_n_3 ;
  wire \neg_mul_reg_1592_reg[63]_i_2_n_0 ;
  wire \neg_mul_reg_1592_reg[63]_i_2_n_1 ;
  wire \neg_mul_reg_1592_reg[63]_i_2_n_2 ;
  wire \neg_mul_reg_1592_reg[63]_i_2_n_3 ;
  wire \neg_mul_reg_1592_reg[63]_i_3_n_0 ;
  wire \neg_mul_reg_1592_reg[63]_i_3_n_1 ;
  wire \neg_mul_reg_1592_reg[63]_i_3_n_2 ;
  wire \neg_mul_reg_1592_reg[63]_i_3_n_3 ;
  wire \neg_mul_reg_1592_reg[63]_i_4_n_0 ;
  wire \neg_mul_reg_1592_reg[63]_i_4_n_1 ;
  wire \neg_mul_reg_1592_reg[63]_i_4_n_2 ;
  wire \neg_mul_reg_1592_reg[63]_i_4_n_3 ;
  wire \neg_mul_reg_1592_reg[63]_i_5_n_0 ;
  wire \neg_mul_reg_1592_reg[63]_i_5_n_1 ;
  wire \neg_mul_reg_1592_reg[63]_i_5_n_2 ;
  wire \neg_mul_reg_1592_reg[63]_i_5_n_3 ;
  wire \neg_mul_reg_1592_reg[67]_i_1_n_0 ;
  wire \neg_mul_reg_1592_reg[67]_i_1_n_1 ;
  wire \neg_mul_reg_1592_reg[67]_i_1_n_2 ;
  wire \neg_mul_reg_1592_reg[67]_i_1_n_3 ;
  wire \neg_mul_reg_1592_reg[71]_i_1_n_0 ;
  wire \neg_mul_reg_1592_reg[71]_i_1_n_1 ;
  wire \neg_mul_reg_1592_reg[71]_i_1_n_2 ;
  wire \neg_mul_reg_1592_reg[71]_i_1_n_3 ;
  wire \neg_mul_reg_1592_reg[75]_i_1_n_0 ;
  wire \neg_mul_reg_1592_reg[75]_i_1_n_1 ;
  wire \neg_mul_reg_1592_reg[75]_i_1_n_2 ;
  wire \neg_mul_reg_1592_reg[75]_i_1_n_3 ;
  wire \neg_mul_reg_1592_reg[79]_i_1_n_0 ;
  wire \neg_mul_reg_1592_reg[79]_i_1_n_1 ;
  wire \neg_mul_reg_1592_reg[79]_i_1_n_2 ;
  wire \neg_mul_reg_1592_reg[79]_i_1_n_3 ;
  wire \neg_mul_reg_1592_reg[83]_i_1_n_0 ;
  wire \neg_mul_reg_1592_reg[83]_i_1_n_1 ;
  wire \neg_mul_reg_1592_reg[83]_i_1_n_2 ;
  wire \neg_mul_reg_1592_reg[83]_i_1_n_3 ;
  wire \neg_mul_reg_1592_reg[87]_i_2_n_1 ;
  wire \neg_mul_reg_1592_reg[87]_i_2_n_2 ;
  wire \neg_mul_reg_1592_reg[87]_i_2_n_3 ;
  wire [27:0]s;
  wire [3:0]\NLW_neg_mul_reg_1592_reg[63]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul_reg_1592_reg[63]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul_reg_1592_reg[63]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul_reg_1592_reg[63]_i_5_O_UNCONNECTED ;
  wire [3:3]\NLW_neg_mul_reg_1592_reg[87]_i_2_CO_UNCONNECTED ;

  CARRY4 \neg_mul_reg_1592_reg[63]_i_1 
       (.CI(\neg_mul_reg_1592_reg[63]_i_2_n_0 ),
        .CO({\neg_mul_reg_1592_reg[63]_i_1_n_0 ,\neg_mul_reg_1592_reg[63]_i_1_n_1 ,\neg_mul_reg_1592_reg[63]_i_1_n_2 ,\neg_mul_reg_1592_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[3:0]),
        .S(Q[19:16]));
  CARRY4 \neg_mul_reg_1592_reg[63]_i_2 
       (.CI(\neg_mul_reg_1592_reg[63]_i_3_n_0 ),
        .CO({\neg_mul_reg_1592_reg[63]_i_2_n_0 ,\neg_mul_reg_1592_reg[63]_i_2_n_1 ,\neg_mul_reg_1592_reg[63]_i_2_n_2 ,\neg_mul_reg_1592_reg[63]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul_reg_1592_reg[63]_i_2_O_UNCONNECTED [3:0]),
        .S(Q[15:12]));
  CARRY4 \neg_mul_reg_1592_reg[63]_i_3 
       (.CI(\neg_mul_reg_1592_reg[63]_i_4_n_0 ),
        .CO({\neg_mul_reg_1592_reg[63]_i_3_n_0 ,\neg_mul_reg_1592_reg[63]_i_3_n_1 ,\neg_mul_reg_1592_reg[63]_i_3_n_2 ,\neg_mul_reg_1592_reg[63]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul_reg_1592_reg[63]_i_3_O_UNCONNECTED [3:0]),
        .S(Q[11:8]));
  CARRY4 \neg_mul_reg_1592_reg[63]_i_4 
       (.CI(\neg_mul_reg_1592_reg[63]_i_5_n_0 ),
        .CO({\neg_mul_reg_1592_reg[63]_i_4_n_0 ,\neg_mul_reg_1592_reg[63]_i_4_n_1 ,\neg_mul_reg_1592_reg[63]_i_4_n_2 ,\neg_mul_reg_1592_reg[63]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul_reg_1592_reg[63]_i_4_O_UNCONNECTED [3:0]),
        .S(Q[7:4]));
  CARRY4 \neg_mul_reg_1592_reg[63]_i_5 
       (.CI(1'b0),
        .CO({\neg_mul_reg_1592_reg[63]_i_5_n_0 ,\neg_mul_reg_1592_reg[63]_i_5_n_1 ,\neg_mul_reg_1592_reg[63]_i_5_n_2 ,\neg_mul_reg_1592_reg[63]_i_5_n_3 }),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul_reg_1592_reg[63]_i_5_O_UNCONNECTED [3:0]),
        .S({Q[3:1],carry_s1}));
  CARRY4 \neg_mul_reg_1592_reg[67]_i_1 
       (.CI(\neg_mul_reg_1592_reg[63]_i_1_n_0 ),
        .CO({\neg_mul_reg_1592_reg[67]_i_1_n_0 ,\neg_mul_reg_1592_reg[67]_i_1_n_1 ,\neg_mul_reg_1592_reg[67]_i_1_n_2 ,\neg_mul_reg_1592_reg[67]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[7:4]),
        .S(Q[23:20]));
  CARRY4 \neg_mul_reg_1592_reg[71]_i_1 
       (.CI(\neg_mul_reg_1592_reg[67]_i_1_n_0 ),
        .CO({\neg_mul_reg_1592_reg[71]_i_1_n_0 ,\neg_mul_reg_1592_reg[71]_i_1_n_1 ,\neg_mul_reg_1592_reg[71]_i_1_n_2 ,\neg_mul_reg_1592_reg[71]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[11:8]),
        .S(Q[27:24]));
  CARRY4 \neg_mul_reg_1592_reg[75]_i_1 
       (.CI(\neg_mul_reg_1592_reg[71]_i_1_n_0 ),
        .CO({\neg_mul_reg_1592_reg[75]_i_1_n_0 ,\neg_mul_reg_1592_reg[75]_i_1_n_1 ,\neg_mul_reg_1592_reg[75]_i_1_n_2 ,\neg_mul_reg_1592_reg[75]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[15:12]),
        .S(Q[31:28]));
  CARRY4 \neg_mul_reg_1592_reg[79]_i_1 
       (.CI(\neg_mul_reg_1592_reg[75]_i_1_n_0 ),
        .CO({\neg_mul_reg_1592_reg[79]_i_1_n_0 ,\neg_mul_reg_1592_reg[79]_i_1_n_1 ,\neg_mul_reg_1592_reg[79]_i_1_n_2 ,\neg_mul_reg_1592_reg[79]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[19:16]),
        .S(Q[35:32]));
  CARRY4 \neg_mul_reg_1592_reg[83]_i_1 
       (.CI(\neg_mul_reg_1592_reg[79]_i_1_n_0 ),
        .CO({\neg_mul_reg_1592_reg[83]_i_1_n_0 ,\neg_mul_reg_1592_reg[83]_i_1_n_1 ,\neg_mul_reg_1592_reg[83]_i_1_n_2 ,\neg_mul_reg_1592_reg[83]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[23:20]),
        .S(Q[39:36]));
  CARRY4 \neg_mul_reg_1592_reg[87]_i_2 
       (.CI(\neg_mul_reg_1592_reg[83]_i_1_n_0 ),
        .CO({\NLW_neg_mul_reg_1592_reg[87]_i_2_CO_UNCONNECTED [3],\neg_mul_reg_1592_reg[87]_i_2_n_1 ,\neg_mul_reg_1592_reg[87]_i_2_n_2 ,\neg_mul_reg_1592_reg[87]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[27:24]),
        .S(Q[43:40]));
endmodule

(* ORIG_REF_NAME = "mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder_13
   (s,
    Q,
    carry_s1);
  output [27:0]s;
  input [43:0]Q;
  input carry_s1;

  wire [43:0]Q;
  wire carry_s1;
  wire \neg_mul5_reg_1551_reg[63]_i_1_n_0 ;
  wire \neg_mul5_reg_1551_reg[63]_i_1_n_1 ;
  wire \neg_mul5_reg_1551_reg[63]_i_1_n_2 ;
  wire \neg_mul5_reg_1551_reg[63]_i_1_n_3 ;
  wire \neg_mul5_reg_1551_reg[63]_i_2_n_0 ;
  wire \neg_mul5_reg_1551_reg[63]_i_2_n_1 ;
  wire \neg_mul5_reg_1551_reg[63]_i_2_n_2 ;
  wire \neg_mul5_reg_1551_reg[63]_i_2_n_3 ;
  wire \neg_mul5_reg_1551_reg[63]_i_3_n_0 ;
  wire \neg_mul5_reg_1551_reg[63]_i_3_n_1 ;
  wire \neg_mul5_reg_1551_reg[63]_i_3_n_2 ;
  wire \neg_mul5_reg_1551_reg[63]_i_3_n_3 ;
  wire \neg_mul5_reg_1551_reg[63]_i_4_n_0 ;
  wire \neg_mul5_reg_1551_reg[63]_i_4_n_1 ;
  wire \neg_mul5_reg_1551_reg[63]_i_4_n_2 ;
  wire \neg_mul5_reg_1551_reg[63]_i_4_n_3 ;
  wire \neg_mul5_reg_1551_reg[63]_i_5_n_0 ;
  wire \neg_mul5_reg_1551_reg[63]_i_5_n_1 ;
  wire \neg_mul5_reg_1551_reg[63]_i_5_n_2 ;
  wire \neg_mul5_reg_1551_reg[63]_i_5_n_3 ;
  wire \neg_mul5_reg_1551_reg[67]_i_1_n_0 ;
  wire \neg_mul5_reg_1551_reg[67]_i_1_n_1 ;
  wire \neg_mul5_reg_1551_reg[67]_i_1_n_2 ;
  wire \neg_mul5_reg_1551_reg[67]_i_1_n_3 ;
  wire \neg_mul5_reg_1551_reg[71]_i_1_n_0 ;
  wire \neg_mul5_reg_1551_reg[71]_i_1_n_1 ;
  wire \neg_mul5_reg_1551_reg[71]_i_1_n_2 ;
  wire \neg_mul5_reg_1551_reg[71]_i_1_n_3 ;
  wire \neg_mul5_reg_1551_reg[75]_i_1_n_0 ;
  wire \neg_mul5_reg_1551_reg[75]_i_1_n_1 ;
  wire \neg_mul5_reg_1551_reg[75]_i_1_n_2 ;
  wire \neg_mul5_reg_1551_reg[75]_i_1_n_3 ;
  wire \neg_mul5_reg_1551_reg[79]_i_1_n_0 ;
  wire \neg_mul5_reg_1551_reg[79]_i_1_n_1 ;
  wire \neg_mul5_reg_1551_reg[79]_i_1_n_2 ;
  wire \neg_mul5_reg_1551_reg[79]_i_1_n_3 ;
  wire \neg_mul5_reg_1551_reg[83]_i_1_n_0 ;
  wire \neg_mul5_reg_1551_reg[83]_i_1_n_1 ;
  wire \neg_mul5_reg_1551_reg[83]_i_1_n_2 ;
  wire \neg_mul5_reg_1551_reg[83]_i_1_n_3 ;
  wire \neg_mul5_reg_1551_reg[87]_i_2_n_1 ;
  wire \neg_mul5_reg_1551_reg[87]_i_2_n_2 ;
  wire \neg_mul5_reg_1551_reg[87]_i_2_n_3 ;
  wire [27:0]s;
  wire [3:0]\NLW_neg_mul5_reg_1551_reg[63]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul5_reg_1551_reg[63]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul5_reg_1551_reg[63]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul5_reg_1551_reg[63]_i_5_O_UNCONNECTED ;
  wire [3:3]\NLW_neg_mul5_reg_1551_reg[87]_i_2_CO_UNCONNECTED ;

  CARRY4 \neg_mul5_reg_1551_reg[63]_i_1 
       (.CI(\neg_mul5_reg_1551_reg[63]_i_2_n_0 ),
        .CO({\neg_mul5_reg_1551_reg[63]_i_1_n_0 ,\neg_mul5_reg_1551_reg[63]_i_1_n_1 ,\neg_mul5_reg_1551_reg[63]_i_1_n_2 ,\neg_mul5_reg_1551_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[3:0]),
        .S(Q[19:16]));
  CARRY4 \neg_mul5_reg_1551_reg[63]_i_2 
       (.CI(\neg_mul5_reg_1551_reg[63]_i_3_n_0 ),
        .CO({\neg_mul5_reg_1551_reg[63]_i_2_n_0 ,\neg_mul5_reg_1551_reg[63]_i_2_n_1 ,\neg_mul5_reg_1551_reg[63]_i_2_n_2 ,\neg_mul5_reg_1551_reg[63]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul5_reg_1551_reg[63]_i_2_O_UNCONNECTED [3:0]),
        .S(Q[15:12]));
  CARRY4 \neg_mul5_reg_1551_reg[63]_i_3 
       (.CI(\neg_mul5_reg_1551_reg[63]_i_4_n_0 ),
        .CO({\neg_mul5_reg_1551_reg[63]_i_3_n_0 ,\neg_mul5_reg_1551_reg[63]_i_3_n_1 ,\neg_mul5_reg_1551_reg[63]_i_3_n_2 ,\neg_mul5_reg_1551_reg[63]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul5_reg_1551_reg[63]_i_3_O_UNCONNECTED [3:0]),
        .S(Q[11:8]));
  CARRY4 \neg_mul5_reg_1551_reg[63]_i_4 
       (.CI(\neg_mul5_reg_1551_reg[63]_i_5_n_0 ),
        .CO({\neg_mul5_reg_1551_reg[63]_i_4_n_0 ,\neg_mul5_reg_1551_reg[63]_i_4_n_1 ,\neg_mul5_reg_1551_reg[63]_i_4_n_2 ,\neg_mul5_reg_1551_reg[63]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul5_reg_1551_reg[63]_i_4_O_UNCONNECTED [3:0]),
        .S(Q[7:4]));
  CARRY4 \neg_mul5_reg_1551_reg[63]_i_5 
       (.CI(1'b0),
        .CO({\neg_mul5_reg_1551_reg[63]_i_5_n_0 ,\neg_mul5_reg_1551_reg[63]_i_5_n_1 ,\neg_mul5_reg_1551_reg[63]_i_5_n_2 ,\neg_mul5_reg_1551_reg[63]_i_5_n_3 }),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul5_reg_1551_reg[63]_i_5_O_UNCONNECTED [3:0]),
        .S({Q[3:1],carry_s1}));
  CARRY4 \neg_mul5_reg_1551_reg[67]_i_1 
       (.CI(\neg_mul5_reg_1551_reg[63]_i_1_n_0 ),
        .CO({\neg_mul5_reg_1551_reg[67]_i_1_n_0 ,\neg_mul5_reg_1551_reg[67]_i_1_n_1 ,\neg_mul5_reg_1551_reg[67]_i_1_n_2 ,\neg_mul5_reg_1551_reg[67]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[7:4]),
        .S(Q[23:20]));
  CARRY4 \neg_mul5_reg_1551_reg[71]_i_1 
       (.CI(\neg_mul5_reg_1551_reg[67]_i_1_n_0 ),
        .CO({\neg_mul5_reg_1551_reg[71]_i_1_n_0 ,\neg_mul5_reg_1551_reg[71]_i_1_n_1 ,\neg_mul5_reg_1551_reg[71]_i_1_n_2 ,\neg_mul5_reg_1551_reg[71]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[11:8]),
        .S(Q[27:24]));
  CARRY4 \neg_mul5_reg_1551_reg[75]_i_1 
       (.CI(\neg_mul5_reg_1551_reg[71]_i_1_n_0 ),
        .CO({\neg_mul5_reg_1551_reg[75]_i_1_n_0 ,\neg_mul5_reg_1551_reg[75]_i_1_n_1 ,\neg_mul5_reg_1551_reg[75]_i_1_n_2 ,\neg_mul5_reg_1551_reg[75]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[15:12]),
        .S(Q[31:28]));
  CARRY4 \neg_mul5_reg_1551_reg[79]_i_1 
       (.CI(\neg_mul5_reg_1551_reg[75]_i_1_n_0 ),
        .CO({\neg_mul5_reg_1551_reg[79]_i_1_n_0 ,\neg_mul5_reg_1551_reg[79]_i_1_n_1 ,\neg_mul5_reg_1551_reg[79]_i_1_n_2 ,\neg_mul5_reg_1551_reg[79]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[19:16]),
        .S(Q[35:32]));
  CARRY4 \neg_mul5_reg_1551_reg[83]_i_1 
       (.CI(\neg_mul5_reg_1551_reg[79]_i_1_n_0 ),
        .CO({\neg_mul5_reg_1551_reg[83]_i_1_n_0 ,\neg_mul5_reg_1551_reg[83]_i_1_n_1 ,\neg_mul5_reg_1551_reg[83]_i_1_n_2 ,\neg_mul5_reg_1551_reg[83]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[23:20]),
        .S(Q[39:36]));
  CARRY4 \neg_mul5_reg_1551_reg[87]_i_2 
       (.CI(\neg_mul5_reg_1551_reg[83]_i_1_n_0 ),
        .CO({\NLW_neg_mul5_reg_1551_reg[87]_i_2_CO_UNCONNECTED [3],\neg_mul5_reg_1551_reg[87]_i_2_n_1 ,\neg_mul5_reg_1551_reg[87]_i_2_n_2 ,\neg_mul5_reg_1551_reg[87]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[27:24]),
        .S(Q[43:40]));
endmodule

(* ORIG_REF_NAME = "mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder_15
   (s,
    Q,
    carry_s1);
  output [27:0]s;
  input [43:0]Q;
  input carry_s1;

  wire [43:0]Q;
  wire carry_s1;
  wire \neg_mul3_reg_1499_reg[63]_i_1_n_0 ;
  wire \neg_mul3_reg_1499_reg[63]_i_1_n_1 ;
  wire \neg_mul3_reg_1499_reg[63]_i_1_n_2 ;
  wire \neg_mul3_reg_1499_reg[63]_i_1_n_3 ;
  wire \neg_mul3_reg_1499_reg[63]_i_2_n_0 ;
  wire \neg_mul3_reg_1499_reg[63]_i_2_n_1 ;
  wire \neg_mul3_reg_1499_reg[63]_i_2_n_2 ;
  wire \neg_mul3_reg_1499_reg[63]_i_2_n_3 ;
  wire \neg_mul3_reg_1499_reg[63]_i_3_n_0 ;
  wire \neg_mul3_reg_1499_reg[63]_i_3_n_1 ;
  wire \neg_mul3_reg_1499_reg[63]_i_3_n_2 ;
  wire \neg_mul3_reg_1499_reg[63]_i_3_n_3 ;
  wire \neg_mul3_reg_1499_reg[63]_i_4_n_0 ;
  wire \neg_mul3_reg_1499_reg[63]_i_4_n_1 ;
  wire \neg_mul3_reg_1499_reg[63]_i_4_n_2 ;
  wire \neg_mul3_reg_1499_reg[63]_i_4_n_3 ;
  wire \neg_mul3_reg_1499_reg[63]_i_5_n_0 ;
  wire \neg_mul3_reg_1499_reg[63]_i_5_n_1 ;
  wire \neg_mul3_reg_1499_reg[63]_i_5_n_2 ;
  wire \neg_mul3_reg_1499_reg[63]_i_5_n_3 ;
  wire \neg_mul3_reg_1499_reg[67]_i_1_n_0 ;
  wire \neg_mul3_reg_1499_reg[67]_i_1_n_1 ;
  wire \neg_mul3_reg_1499_reg[67]_i_1_n_2 ;
  wire \neg_mul3_reg_1499_reg[67]_i_1_n_3 ;
  wire \neg_mul3_reg_1499_reg[71]_i_1_n_0 ;
  wire \neg_mul3_reg_1499_reg[71]_i_1_n_1 ;
  wire \neg_mul3_reg_1499_reg[71]_i_1_n_2 ;
  wire \neg_mul3_reg_1499_reg[71]_i_1_n_3 ;
  wire \neg_mul3_reg_1499_reg[75]_i_1_n_0 ;
  wire \neg_mul3_reg_1499_reg[75]_i_1_n_1 ;
  wire \neg_mul3_reg_1499_reg[75]_i_1_n_2 ;
  wire \neg_mul3_reg_1499_reg[75]_i_1_n_3 ;
  wire \neg_mul3_reg_1499_reg[79]_i_1_n_0 ;
  wire \neg_mul3_reg_1499_reg[79]_i_1_n_1 ;
  wire \neg_mul3_reg_1499_reg[79]_i_1_n_2 ;
  wire \neg_mul3_reg_1499_reg[79]_i_1_n_3 ;
  wire \neg_mul3_reg_1499_reg[83]_i_1_n_0 ;
  wire \neg_mul3_reg_1499_reg[83]_i_1_n_1 ;
  wire \neg_mul3_reg_1499_reg[83]_i_1_n_2 ;
  wire \neg_mul3_reg_1499_reg[83]_i_1_n_3 ;
  wire \neg_mul3_reg_1499_reg[87]_i_2_n_1 ;
  wire \neg_mul3_reg_1499_reg[87]_i_2_n_2 ;
  wire \neg_mul3_reg_1499_reg[87]_i_2_n_3 ;
  wire [27:0]s;
  wire [3:0]\NLW_neg_mul3_reg_1499_reg[63]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul3_reg_1499_reg[63]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul3_reg_1499_reg[63]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul3_reg_1499_reg[63]_i_5_O_UNCONNECTED ;
  wire [3:3]\NLW_neg_mul3_reg_1499_reg[87]_i_2_CO_UNCONNECTED ;

  CARRY4 \neg_mul3_reg_1499_reg[63]_i_1 
       (.CI(\neg_mul3_reg_1499_reg[63]_i_2_n_0 ),
        .CO({\neg_mul3_reg_1499_reg[63]_i_1_n_0 ,\neg_mul3_reg_1499_reg[63]_i_1_n_1 ,\neg_mul3_reg_1499_reg[63]_i_1_n_2 ,\neg_mul3_reg_1499_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[3:0]),
        .S(Q[19:16]));
  CARRY4 \neg_mul3_reg_1499_reg[63]_i_2 
       (.CI(\neg_mul3_reg_1499_reg[63]_i_3_n_0 ),
        .CO({\neg_mul3_reg_1499_reg[63]_i_2_n_0 ,\neg_mul3_reg_1499_reg[63]_i_2_n_1 ,\neg_mul3_reg_1499_reg[63]_i_2_n_2 ,\neg_mul3_reg_1499_reg[63]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul3_reg_1499_reg[63]_i_2_O_UNCONNECTED [3:0]),
        .S(Q[15:12]));
  CARRY4 \neg_mul3_reg_1499_reg[63]_i_3 
       (.CI(\neg_mul3_reg_1499_reg[63]_i_4_n_0 ),
        .CO({\neg_mul3_reg_1499_reg[63]_i_3_n_0 ,\neg_mul3_reg_1499_reg[63]_i_3_n_1 ,\neg_mul3_reg_1499_reg[63]_i_3_n_2 ,\neg_mul3_reg_1499_reg[63]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul3_reg_1499_reg[63]_i_3_O_UNCONNECTED [3:0]),
        .S(Q[11:8]));
  CARRY4 \neg_mul3_reg_1499_reg[63]_i_4 
       (.CI(\neg_mul3_reg_1499_reg[63]_i_5_n_0 ),
        .CO({\neg_mul3_reg_1499_reg[63]_i_4_n_0 ,\neg_mul3_reg_1499_reg[63]_i_4_n_1 ,\neg_mul3_reg_1499_reg[63]_i_4_n_2 ,\neg_mul3_reg_1499_reg[63]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul3_reg_1499_reg[63]_i_4_O_UNCONNECTED [3:0]),
        .S(Q[7:4]));
  CARRY4 \neg_mul3_reg_1499_reg[63]_i_5 
       (.CI(1'b0),
        .CO({\neg_mul3_reg_1499_reg[63]_i_5_n_0 ,\neg_mul3_reg_1499_reg[63]_i_5_n_1 ,\neg_mul3_reg_1499_reg[63]_i_5_n_2 ,\neg_mul3_reg_1499_reg[63]_i_5_n_3 }),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul3_reg_1499_reg[63]_i_5_O_UNCONNECTED [3:0]),
        .S({Q[3:1],carry_s1}));
  CARRY4 \neg_mul3_reg_1499_reg[67]_i_1 
       (.CI(\neg_mul3_reg_1499_reg[63]_i_1_n_0 ),
        .CO({\neg_mul3_reg_1499_reg[67]_i_1_n_0 ,\neg_mul3_reg_1499_reg[67]_i_1_n_1 ,\neg_mul3_reg_1499_reg[67]_i_1_n_2 ,\neg_mul3_reg_1499_reg[67]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[7:4]),
        .S(Q[23:20]));
  CARRY4 \neg_mul3_reg_1499_reg[71]_i_1 
       (.CI(\neg_mul3_reg_1499_reg[67]_i_1_n_0 ),
        .CO({\neg_mul3_reg_1499_reg[71]_i_1_n_0 ,\neg_mul3_reg_1499_reg[71]_i_1_n_1 ,\neg_mul3_reg_1499_reg[71]_i_1_n_2 ,\neg_mul3_reg_1499_reg[71]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[11:8]),
        .S(Q[27:24]));
  CARRY4 \neg_mul3_reg_1499_reg[75]_i_1 
       (.CI(\neg_mul3_reg_1499_reg[71]_i_1_n_0 ),
        .CO({\neg_mul3_reg_1499_reg[75]_i_1_n_0 ,\neg_mul3_reg_1499_reg[75]_i_1_n_1 ,\neg_mul3_reg_1499_reg[75]_i_1_n_2 ,\neg_mul3_reg_1499_reg[75]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[15:12]),
        .S(Q[31:28]));
  CARRY4 \neg_mul3_reg_1499_reg[79]_i_1 
       (.CI(\neg_mul3_reg_1499_reg[75]_i_1_n_0 ),
        .CO({\neg_mul3_reg_1499_reg[79]_i_1_n_0 ,\neg_mul3_reg_1499_reg[79]_i_1_n_1 ,\neg_mul3_reg_1499_reg[79]_i_1_n_2 ,\neg_mul3_reg_1499_reg[79]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[19:16]),
        .S(Q[35:32]));
  CARRY4 \neg_mul3_reg_1499_reg[83]_i_1 
       (.CI(\neg_mul3_reg_1499_reg[79]_i_1_n_0 ),
        .CO({\neg_mul3_reg_1499_reg[83]_i_1_n_0 ,\neg_mul3_reg_1499_reg[83]_i_1_n_1 ,\neg_mul3_reg_1499_reg[83]_i_1_n_2 ,\neg_mul3_reg_1499_reg[83]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[23:20]),
        .S(Q[39:36]));
  CARRY4 \neg_mul3_reg_1499_reg[87]_i_2 
       (.CI(\neg_mul3_reg_1499_reg[83]_i_1_n_0 ),
        .CO({\NLW_neg_mul3_reg_1499_reg[87]_i_2_CO_UNCONNECTED [3],\neg_mul3_reg_1499_reg[87]_i_2_n_1 ,\neg_mul3_reg_1499_reg[87]_i_2_n_2 ,\neg_mul3_reg_1499_reg[87]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[27:24]),
        .S(Q[43:40]));
endmodule

(* ORIG_REF_NAME = "mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_sub_88ns_88eOg_AddSubnS_1_comb_adder_9
   (s,
    Q,
    carry_s1);
  output [27:0]s;
  input [43:0]Q;
  input carry_s1;

  wire [43:0]Q;
  wire carry_s1;
  wire \neg_mul4_reg_1434_reg[63]_i_1_n_0 ;
  wire \neg_mul4_reg_1434_reg[63]_i_1_n_1 ;
  wire \neg_mul4_reg_1434_reg[63]_i_1_n_2 ;
  wire \neg_mul4_reg_1434_reg[63]_i_1_n_3 ;
  wire \neg_mul4_reg_1434_reg[63]_i_2_n_0 ;
  wire \neg_mul4_reg_1434_reg[63]_i_2_n_1 ;
  wire \neg_mul4_reg_1434_reg[63]_i_2_n_2 ;
  wire \neg_mul4_reg_1434_reg[63]_i_2_n_3 ;
  wire \neg_mul4_reg_1434_reg[63]_i_3_n_0 ;
  wire \neg_mul4_reg_1434_reg[63]_i_3_n_1 ;
  wire \neg_mul4_reg_1434_reg[63]_i_3_n_2 ;
  wire \neg_mul4_reg_1434_reg[63]_i_3_n_3 ;
  wire \neg_mul4_reg_1434_reg[63]_i_4_n_0 ;
  wire \neg_mul4_reg_1434_reg[63]_i_4_n_1 ;
  wire \neg_mul4_reg_1434_reg[63]_i_4_n_2 ;
  wire \neg_mul4_reg_1434_reg[63]_i_4_n_3 ;
  wire \neg_mul4_reg_1434_reg[63]_i_5_n_0 ;
  wire \neg_mul4_reg_1434_reg[63]_i_5_n_1 ;
  wire \neg_mul4_reg_1434_reg[63]_i_5_n_2 ;
  wire \neg_mul4_reg_1434_reg[63]_i_5_n_3 ;
  wire \neg_mul4_reg_1434_reg[67]_i_1_n_0 ;
  wire \neg_mul4_reg_1434_reg[67]_i_1_n_1 ;
  wire \neg_mul4_reg_1434_reg[67]_i_1_n_2 ;
  wire \neg_mul4_reg_1434_reg[67]_i_1_n_3 ;
  wire \neg_mul4_reg_1434_reg[71]_i_1_n_0 ;
  wire \neg_mul4_reg_1434_reg[71]_i_1_n_1 ;
  wire \neg_mul4_reg_1434_reg[71]_i_1_n_2 ;
  wire \neg_mul4_reg_1434_reg[71]_i_1_n_3 ;
  wire \neg_mul4_reg_1434_reg[75]_i_1_n_0 ;
  wire \neg_mul4_reg_1434_reg[75]_i_1_n_1 ;
  wire \neg_mul4_reg_1434_reg[75]_i_1_n_2 ;
  wire \neg_mul4_reg_1434_reg[75]_i_1_n_3 ;
  wire \neg_mul4_reg_1434_reg[79]_i_1_n_0 ;
  wire \neg_mul4_reg_1434_reg[79]_i_1_n_1 ;
  wire \neg_mul4_reg_1434_reg[79]_i_1_n_2 ;
  wire \neg_mul4_reg_1434_reg[79]_i_1_n_3 ;
  wire \neg_mul4_reg_1434_reg[83]_i_1_n_0 ;
  wire \neg_mul4_reg_1434_reg[83]_i_1_n_1 ;
  wire \neg_mul4_reg_1434_reg[83]_i_1_n_2 ;
  wire \neg_mul4_reg_1434_reg[83]_i_1_n_3 ;
  wire \neg_mul4_reg_1434_reg[87]_i_2_n_1 ;
  wire \neg_mul4_reg_1434_reg[87]_i_2_n_2 ;
  wire \neg_mul4_reg_1434_reg[87]_i_2_n_3 ;
  wire [27:0]s;
  wire [3:0]\NLW_neg_mul4_reg_1434_reg[63]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul4_reg_1434_reg[63]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul4_reg_1434_reg[63]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul4_reg_1434_reg[63]_i_5_O_UNCONNECTED ;
  wire [3:3]\NLW_neg_mul4_reg_1434_reg[87]_i_2_CO_UNCONNECTED ;

  CARRY4 \neg_mul4_reg_1434_reg[63]_i_1 
       (.CI(\neg_mul4_reg_1434_reg[63]_i_2_n_0 ),
        .CO({\neg_mul4_reg_1434_reg[63]_i_1_n_0 ,\neg_mul4_reg_1434_reg[63]_i_1_n_1 ,\neg_mul4_reg_1434_reg[63]_i_1_n_2 ,\neg_mul4_reg_1434_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[3:0]),
        .S(Q[19:16]));
  CARRY4 \neg_mul4_reg_1434_reg[63]_i_2 
       (.CI(\neg_mul4_reg_1434_reg[63]_i_3_n_0 ),
        .CO({\neg_mul4_reg_1434_reg[63]_i_2_n_0 ,\neg_mul4_reg_1434_reg[63]_i_2_n_1 ,\neg_mul4_reg_1434_reg[63]_i_2_n_2 ,\neg_mul4_reg_1434_reg[63]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul4_reg_1434_reg[63]_i_2_O_UNCONNECTED [3:0]),
        .S(Q[15:12]));
  CARRY4 \neg_mul4_reg_1434_reg[63]_i_3 
       (.CI(\neg_mul4_reg_1434_reg[63]_i_4_n_0 ),
        .CO({\neg_mul4_reg_1434_reg[63]_i_3_n_0 ,\neg_mul4_reg_1434_reg[63]_i_3_n_1 ,\neg_mul4_reg_1434_reg[63]_i_3_n_2 ,\neg_mul4_reg_1434_reg[63]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul4_reg_1434_reg[63]_i_3_O_UNCONNECTED [3:0]),
        .S(Q[11:8]));
  CARRY4 \neg_mul4_reg_1434_reg[63]_i_4 
       (.CI(\neg_mul4_reg_1434_reg[63]_i_5_n_0 ),
        .CO({\neg_mul4_reg_1434_reg[63]_i_4_n_0 ,\neg_mul4_reg_1434_reg[63]_i_4_n_1 ,\neg_mul4_reg_1434_reg[63]_i_4_n_2 ,\neg_mul4_reg_1434_reg[63]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul4_reg_1434_reg[63]_i_4_O_UNCONNECTED [3:0]),
        .S(Q[7:4]));
  CARRY4 \neg_mul4_reg_1434_reg[63]_i_5 
       (.CI(1'b0),
        .CO({\neg_mul4_reg_1434_reg[63]_i_5_n_0 ,\neg_mul4_reg_1434_reg[63]_i_5_n_1 ,\neg_mul4_reg_1434_reg[63]_i_5_n_2 ,\neg_mul4_reg_1434_reg[63]_i_5_n_3 }),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul4_reg_1434_reg[63]_i_5_O_UNCONNECTED [3:0]),
        .S({Q[3:1],carry_s1}));
  CARRY4 \neg_mul4_reg_1434_reg[67]_i_1 
       (.CI(\neg_mul4_reg_1434_reg[63]_i_1_n_0 ),
        .CO({\neg_mul4_reg_1434_reg[67]_i_1_n_0 ,\neg_mul4_reg_1434_reg[67]_i_1_n_1 ,\neg_mul4_reg_1434_reg[67]_i_1_n_2 ,\neg_mul4_reg_1434_reg[67]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[7:4]),
        .S(Q[23:20]));
  CARRY4 \neg_mul4_reg_1434_reg[71]_i_1 
       (.CI(\neg_mul4_reg_1434_reg[67]_i_1_n_0 ),
        .CO({\neg_mul4_reg_1434_reg[71]_i_1_n_0 ,\neg_mul4_reg_1434_reg[71]_i_1_n_1 ,\neg_mul4_reg_1434_reg[71]_i_1_n_2 ,\neg_mul4_reg_1434_reg[71]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[11:8]),
        .S(Q[27:24]));
  CARRY4 \neg_mul4_reg_1434_reg[75]_i_1 
       (.CI(\neg_mul4_reg_1434_reg[71]_i_1_n_0 ),
        .CO({\neg_mul4_reg_1434_reg[75]_i_1_n_0 ,\neg_mul4_reg_1434_reg[75]_i_1_n_1 ,\neg_mul4_reg_1434_reg[75]_i_1_n_2 ,\neg_mul4_reg_1434_reg[75]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[15:12]),
        .S(Q[31:28]));
  CARRY4 \neg_mul4_reg_1434_reg[79]_i_1 
       (.CI(\neg_mul4_reg_1434_reg[75]_i_1_n_0 ),
        .CO({\neg_mul4_reg_1434_reg[79]_i_1_n_0 ,\neg_mul4_reg_1434_reg[79]_i_1_n_1 ,\neg_mul4_reg_1434_reg[79]_i_1_n_2 ,\neg_mul4_reg_1434_reg[79]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[19:16]),
        .S(Q[35:32]));
  CARRY4 \neg_mul4_reg_1434_reg[83]_i_1 
       (.CI(\neg_mul4_reg_1434_reg[79]_i_1_n_0 ),
        .CO({\neg_mul4_reg_1434_reg[83]_i_1_n_0 ,\neg_mul4_reg_1434_reg[83]_i_1_n_1 ,\neg_mul4_reg_1434_reg[83]_i_1_n_2 ,\neg_mul4_reg_1434_reg[83]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[23:20]),
        .S(Q[39:36]));
  CARRY4 \neg_mul4_reg_1434_reg[87]_i_2 
       (.CI(\neg_mul4_reg_1434_reg[83]_i_1_n_0 ),
        .CO({\NLW_neg_mul4_reg_1434_reg[87]_i_2_CO_UNCONNECTED [3],\neg_mul4_reg_1434_reg[87]_i_2_n_1 ,\neg_mul4_reg_1434_reg[87]_i_2_n_2 ,\neg_mul4_reg_1434_reg[87]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[27:24]),
        .S(Q[43:40]));
endmodule

(* CHECK_LICENSE_TYPE = "pwm_mixer_0_1,mixer,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "mixer,Vivado 2017.4" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_m_V_AWADDR,
    m_axi_m_V_AWLEN,
    m_axi_m_V_AWSIZE,
    m_axi_m_V_AWBURST,
    m_axi_m_V_AWLOCK,
    m_axi_m_V_AWREGION,
    m_axi_m_V_AWCACHE,
    m_axi_m_V_AWPROT,
    m_axi_m_V_AWQOS,
    m_axi_m_V_AWVALID,
    m_axi_m_V_AWREADY,
    m_axi_m_V_WDATA,
    m_axi_m_V_WSTRB,
    m_axi_m_V_WLAST,
    m_axi_m_V_WVALID,
    m_axi_m_V_WREADY,
    m_axi_m_V_BRESP,
    m_axi_m_V_BVALID,
    m_axi_m_V_BREADY,
    m_axi_m_V_ARADDR,
    m_axi_m_V_ARLEN,
    m_axi_m_V_ARSIZE,
    m_axi_m_V_ARBURST,
    m_axi_m_V_ARLOCK,
    m_axi_m_V_ARREGION,
    m_axi_m_V_ARCACHE,
    m_axi_m_V_ARPROT,
    m_axi_m_V_ARQOS,
    m_axi_m_V_ARVALID,
    m_axi_m_V_ARREADY,
    m_axi_m_V_RDATA,
    m_axi_m_V_RRESP,
    m_axi_m_V_RLAST,
    m_axi_m_V_RVALID,
    m_axi_m_V_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR" *) input [4:0]s_axi_AXILiteS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID" *) input s_axi_AXILiteS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY" *) output s_axi_AXILiteS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA" *) input [31:0]s_axi_AXILiteS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB" *) input [3:0]s_axi_AXILiteS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID" *) input s_axi_AXILiteS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY" *) output s_axi_AXILiteS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP" *) output [1:0]s_axi_AXILiteS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID" *) output s_axi_AXILiteS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY" *) input s_axi_AXILiteS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR" *) input [4:0]s_axi_AXILiteS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID" *) input s_axi_AXILiteS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY" *) output s_axi_AXILiteS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA" *) output [31:0]s_axi_AXILiteS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP" *) output [1:0]s_axi_AXILiteS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID" *) output s_axi_AXILiteS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN pwm_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input s_axi_AXILiteS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:m_axi_m_V, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN pwm_processing_system7_0_0_FCLK_CLK0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWADDR" *) output [31:0]m_axi_m_V_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWLEN" *) output [7:0]m_axi_m_V_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWSIZE" *) output [2:0]m_axi_m_V_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWBURST" *) output [1:0]m_axi_m_V_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWLOCK" *) output [1:0]m_axi_m_V_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWREGION" *) output [3:0]m_axi_m_V_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWCACHE" *) output [3:0]m_axi_m_V_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWPROT" *) output [2:0]m_axi_m_V_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWQOS" *) output [3:0]m_axi_m_V_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWVALID" *) output m_axi_m_V_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWREADY" *) input m_axi_m_V_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V WDATA" *) output [31:0]m_axi_m_V_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V WSTRB" *) output [3:0]m_axi_m_V_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V WLAST" *) output m_axi_m_V_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V WVALID" *) output m_axi_m_V_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V WREADY" *) input m_axi_m_V_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V BRESP" *) input [1:0]m_axi_m_V_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V BVALID" *) input m_axi_m_V_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V BREADY" *) output m_axi_m_V_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARADDR" *) output [31:0]m_axi_m_V_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARLEN" *) output [7:0]m_axi_m_V_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARSIZE" *) output [2:0]m_axi_m_V_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARBURST" *) output [1:0]m_axi_m_V_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARLOCK" *) output [1:0]m_axi_m_V_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARREGION" *) output [3:0]m_axi_m_V_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARCACHE" *) output [3:0]m_axi_m_V_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARPROT" *) output [2:0]m_axi_m_V_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARQOS" *) output [3:0]m_axi_m_V_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARVALID" *) output m_axi_m_V_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARREADY" *) input m_axi_m_V_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V RDATA" *) input [31:0]m_axi_m_V_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V RRESP" *) input [1:0]m_axi_m_V_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V RLAST" *) input m_axi_m_V_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V RVALID" *) input m_axi_m_V_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_m_V, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN pwm_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output m_axi_m_V_RREADY;

  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [31:0]m_axi_m_V_ARADDR;
  wire [1:0]m_axi_m_V_ARBURST;
  wire [3:0]m_axi_m_V_ARCACHE;
  wire [7:0]m_axi_m_V_ARLEN;
  wire [1:0]m_axi_m_V_ARLOCK;
  wire [2:0]m_axi_m_V_ARPROT;
  wire [3:0]m_axi_m_V_ARQOS;
  wire m_axi_m_V_ARREADY;
  wire [3:0]m_axi_m_V_ARREGION;
  wire [2:0]m_axi_m_V_ARSIZE;
  wire m_axi_m_V_ARVALID;
  wire [31:0]m_axi_m_V_AWADDR;
  wire [1:0]m_axi_m_V_AWBURST;
  wire [3:0]m_axi_m_V_AWCACHE;
  wire [7:0]m_axi_m_V_AWLEN;
  wire [1:0]m_axi_m_V_AWLOCK;
  wire [2:0]m_axi_m_V_AWPROT;
  wire [3:0]m_axi_m_V_AWQOS;
  wire m_axi_m_V_AWREADY;
  wire [3:0]m_axi_m_V_AWREGION;
  wire [2:0]m_axi_m_V_AWSIZE;
  wire m_axi_m_V_AWVALID;
  wire m_axi_m_V_BREADY;
  wire [1:0]m_axi_m_V_BRESP;
  wire m_axi_m_V_BVALID;
  wire [31:0]m_axi_m_V_RDATA;
  wire m_axi_m_V_RLAST;
  wire m_axi_m_V_RREADY;
  wire [1:0]m_axi_m_V_RRESP;
  wire m_axi_m_V_RVALID;
  wire [31:0]m_axi_m_V_WDATA;
  wire m_axi_m_V_WLAST;
  wire m_axi_m_V_WREADY;
  wire [3:0]m_axi_m_V_WSTRB;
  wire m_axi_m_V_WVALID;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [1:0]s_axi_AXILiteS_BRESP;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [1:0]s_axi_AXILiteS_RRESP;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [0:0]NLW_inst_m_axi_m_V_ARID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_m_V_ARUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_m_V_AWID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_m_V_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_m_V_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_m_V_WUSER_UNCONNECTED;

  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_M_V_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_M_V_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_M_V_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_M_V_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_M_V_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_M_V_DATA_WIDTH = "32" *) 
  (* C_M_AXI_M_V_ID_WIDTH = "1" *) 
  (* C_M_AXI_M_V_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_M_V_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_M_V_TARGET_ADDR = "0" *) 
  (* C_M_AXI_M_V_USER_VALUE = "0" *) 
  (* C_M_AXI_M_V_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_M_V_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_pp0_stage0 = "6'b000001" *) 
  (* ap_ST_fsm_pp0_stage1 = "6'b000010" *) 
  (* ap_ST_fsm_pp0_stage2 = "6'b000100" *) 
  (* ap_ST_fsm_pp0_stage3 = "6'b001000" *) 
  (* ap_ST_fsm_pp0_stage4 = "6'b010000" *) 
  (* ap_ST_fsm_pp0_stage5 = "6'b100000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_m_V_ARADDR(m_axi_m_V_ARADDR),
        .m_axi_m_V_ARBURST(m_axi_m_V_ARBURST),
        .m_axi_m_V_ARCACHE(m_axi_m_V_ARCACHE),
        .m_axi_m_V_ARID(NLW_inst_m_axi_m_V_ARID_UNCONNECTED[0]),
        .m_axi_m_V_ARLEN(m_axi_m_V_ARLEN),
        .m_axi_m_V_ARLOCK(m_axi_m_V_ARLOCK),
        .m_axi_m_V_ARPROT(m_axi_m_V_ARPROT),
        .m_axi_m_V_ARQOS(m_axi_m_V_ARQOS),
        .m_axi_m_V_ARREADY(m_axi_m_V_ARREADY),
        .m_axi_m_V_ARREGION(m_axi_m_V_ARREGION),
        .m_axi_m_V_ARSIZE(m_axi_m_V_ARSIZE),
        .m_axi_m_V_ARUSER(NLW_inst_m_axi_m_V_ARUSER_UNCONNECTED[0]),
        .m_axi_m_V_ARVALID(m_axi_m_V_ARVALID),
        .m_axi_m_V_AWADDR(m_axi_m_V_AWADDR),
        .m_axi_m_V_AWBURST(m_axi_m_V_AWBURST),
        .m_axi_m_V_AWCACHE(m_axi_m_V_AWCACHE),
        .m_axi_m_V_AWID(NLW_inst_m_axi_m_V_AWID_UNCONNECTED[0]),
        .m_axi_m_V_AWLEN(m_axi_m_V_AWLEN),
        .m_axi_m_V_AWLOCK(m_axi_m_V_AWLOCK),
        .m_axi_m_V_AWPROT(m_axi_m_V_AWPROT),
        .m_axi_m_V_AWQOS(m_axi_m_V_AWQOS),
        .m_axi_m_V_AWREADY(m_axi_m_V_AWREADY),
        .m_axi_m_V_AWREGION(m_axi_m_V_AWREGION),
        .m_axi_m_V_AWSIZE(m_axi_m_V_AWSIZE),
        .m_axi_m_V_AWUSER(NLW_inst_m_axi_m_V_AWUSER_UNCONNECTED[0]),
        .m_axi_m_V_AWVALID(m_axi_m_V_AWVALID),
        .m_axi_m_V_BID(1'b0),
        .m_axi_m_V_BREADY(m_axi_m_V_BREADY),
        .m_axi_m_V_BRESP(m_axi_m_V_BRESP),
        .m_axi_m_V_BUSER(1'b0),
        .m_axi_m_V_BVALID(m_axi_m_V_BVALID),
        .m_axi_m_V_RDATA(m_axi_m_V_RDATA),
        .m_axi_m_V_RID(1'b0),
        .m_axi_m_V_RLAST(m_axi_m_V_RLAST),
        .m_axi_m_V_RREADY(m_axi_m_V_RREADY),
        .m_axi_m_V_RRESP(m_axi_m_V_RRESP),
        .m_axi_m_V_RUSER(1'b0),
        .m_axi_m_V_RVALID(m_axi_m_V_RVALID),
        .m_axi_m_V_WDATA(m_axi_m_V_WDATA),
        .m_axi_m_V_WID(NLW_inst_m_axi_m_V_WID_UNCONNECTED[0]),
        .m_axi_m_V_WLAST(m_axi_m_V_WLAST),
        .m_axi_m_V_WREADY(m_axi_m_V_WREADY),
        .m_axi_m_V_WSTRB(m_axi_m_V_WSTRB),
        .m_axi_m_V_WUSER(NLW_inst_m_axi_m_V_WUSER_UNCONNECTED[0]),
        .m_axi_m_V_WVALID(m_axi_m_V_WVALID),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BRESP(s_axi_AXILiteS_BRESP),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RRESP(s_axi_AXILiteS_RRESP),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
