|MIPSExpo
CLOCK_50 => fetch:FETCH.CLK
CLOCK_50 => registradorgenerico:REG_IF_ID.CLK
CLOCK_50 => decode:DECODE.CLK
CLOCK_50 => registradorgenerico:REG_ID_EX.CLK
CLOCK_50 => execute:EXECUTE.CLK
CLOCK_50 => registradorgenerico:REG_EX_MEM.CLK
CLOCK_50 => mem_access:MEM.CLK
CLOCK_50 => registradorgenerico:REG_MEM_WB.CLK
CLOCK_50 => write_back:WB.CLK
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
FPGA_RESET_N => ~NO_FANOUT~
SW[0] => muxgenerico4x1:MUX_Display.seletor_MUX[0]
SW[1] => muxgenerico4x1:MUX_Display.seletor_MUX[1]
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
HEX0[0] <= conversorhex7seg:H0.saida7seg[0]
HEX0[1] <= conversorhex7seg:H0.saida7seg[1]
HEX0[2] <= conversorhex7seg:H0.saida7seg[2]
HEX0[3] <= conversorhex7seg:H0.saida7seg[3]
HEX0[4] <= conversorhex7seg:H0.saida7seg[4]
HEX0[5] <= conversorhex7seg:H0.saida7seg[5]
HEX0[6] <= conversorhex7seg:H0.saida7seg[6]
HEX1[0] <= conversorhex7seg:H1.saida7seg[0]
HEX1[1] <= conversorhex7seg:H1.saida7seg[1]
HEX1[2] <= conversorhex7seg:H1.saida7seg[2]
HEX1[3] <= conversorhex7seg:H1.saida7seg[3]
HEX1[4] <= conversorhex7seg:H1.saida7seg[4]
HEX1[5] <= conversorhex7seg:H1.saida7seg[5]
HEX1[6] <= conversorhex7seg:H1.saida7seg[6]
HEX2[0] <= conversorhex7seg:H2.saida7seg[0]
HEX2[1] <= conversorhex7seg:H2.saida7seg[1]
HEX2[2] <= conversorhex7seg:H2.saida7seg[2]
HEX2[3] <= conversorhex7seg:H2.saida7seg[3]
HEX2[4] <= conversorhex7seg:H2.saida7seg[4]
HEX2[5] <= conversorhex7seg:H2.saida7seg[5]
HEX2[6] <= conversorhex7seg:H2.saida7seg[6]
HEX3[0] <= conversorhex7seg:H3.saida7seg[0]
HEX3[1] <= conversorhex7seg:H3.saida7seg[1]
HEX3[2] <= conversorhex7seg:H3.saida7seg[2]
HEX3[3] <= conversorhex7seg:H3.saida7seg[3]
HEX3[4] <= conversorhex7seg:H3.saida7seg[4]
HEX3[5] <= conversorhex7seg:H3.saida7seg[5]
HEX3[6] <= conversorhex7seg:H3.saida7seg[6]
HEX4[0] <= conversorhex7seg:H4.saida7seg[0]
HEX4[1] <= conversorhex7seg:H4.saida7seg[1]
HEX4[2] <= conversorhex7seg:H4.saida7seg[2]
HEX4[3] <= conversorhex7seg:H4.saida7seg[3]
HEX4[4] <= conversorhex7seg:H4.saida7seg[4]
HEX4[5] <= conversorhex7seg:H4.saida7seg[5]
HEX4[6] <= conversorhex7seg:H4.saida7seg[6]
HEX5[0] <= conversorhex7seg:H5.saida7seg[0]
HEX5[1] <= conversorhex7seg:H5.saida7seg[1]
HEX5[2] <= conversorhex7seg:H5.saida7seg[2]
HEX5[3] <= conversorhex7seg:H5.saida7seg[3]
HEX5[4] <= conversorhex7seg:H5.saida7seg[4]
HEX5[5] <= conversorhex7seg:H5.saida7seg[5]
HEX5[6] <= conversorhex7seg:H5.saida7seg[6]
LEDR[0] <= muxgenerico4x1:MUX_Display.saida_MUX[24]
LEDR[1] <= muxgenerico4x1:MUX_Display.saida_MUX[25]
LEDR[2] <= muxgenerico4x1:MUX_Display.saida_MUX[26]
LEDR[3] <= muxgenerico4x1:MUX_Display.saida_MUX[27]
LEDR[4] <= muxgenerico4x1:MUX_Display.saida_MUX[28]
LEDR[5] <= muxgenerico4x1:MUX_Display.saida_MUX[29]
LEDR[6] <= muxgenerico4x1:MUX_Display.saida_MUX[30]
LEDR[7] <= muxgenerico4x1:MUX_Display.saida_MUX[31]
LEDR[8] <= write_back:WB.habEscritaReg_OUT
LEDR[9] <= execute:EXECUTE.MUX_BEQ_BNE_OUT
VGA_HS <= mem_access:MEM.VGA_HS
VGA_VS <= mem_access:MEM.VGA_VS
VGA_R[0] <= mem_access:MEM.VGA_R[0]
VGA_R[1] <= mem_access:MEM.VGA_R[1]
VGA_R[2] <= mem_access:MEM.VGA_R[2]
VGA_R[3] <= mem_access:MEM.VGA_R[3]
VGA_G[0] <= mem_access:MEM.VGA_G[0]
VGA_G[1] <= mem_access:MEM.VGA_G[1]
VGA_G[2] <= mem_access:MEM.VGA_G[2]
VGA_G[3] <= mem_access:MEM.VGA_G[3]
VGA_B[0] <= mem_access:MEM.VGA_B[0]
VGA_B[1] <= mem_access:MEM.VGA_B[1]
VGA_B[2] <= mem_access:MEM.VGA_B[2]
VGA_B[3] <= mem_access:MEM.VGA_B[3]


|MIPSExpo|FETCH:FETCH
CLK => registradorgenerico:PC.CLK
puloPC_BEQ_OUT[0] => muxgenerico2x1:MUX_PC_BEQ.entradaB_MUX[0]
puloPC_BEQ_OUT[1] => muxgenerico2x1:MUX_PC_BEQ.entradaB_MUX[1]
puloPC_BEQ_OUT[2] => muxgenerico2x1:MUX_PC_BEQ.entradaB_MUX[2]
puloPC_BEQ_OUT[3] => muxgenerico2x1:MUX_PC_BEQ.entradaB_MUX[3]
puloPC_BEQ_OUT[4] => muxgenerico2x1:MUX_PC_BEQ.entradaB_MUX[4]
puloPC_BEQ_OUT[5] => muxgenerico2x1:MUX_PC_BEQ.entradaB_MUX[5]
puloPC_BEQ_OUT[6] => muxgenerico2x1:MUX_PC_BEQ.entradaB_MUX[6]
puloPC_BEQ_OUT[7] => muxgenerico2x1:MUX_PC_BEQ.entradaB_MUX[7]
puloPC_BEQ_OUT[8] => muxgenerico2x1:MUX_PC_BEQ.entradaB_MUX[8]
puloPC_BEQ_OUT[9] => muxgenerico2x1:MUX_PC_BEQ.entradaB_MUX[9]
puloPC_BEQ_OUT[10] => muxgenerico2x1:MUX_PC_BEQ.entradaB_MUX[10]
puloPC_BEQ_OUT[11] => muxgenerico2x1:MUX_PC_BEQ.entradaB_MUX[11]
puloPC_BEQ_OUT[12] => muxgenerico2x1:MUX_PC_BEQ.entradaB_MUX[12]
puloPC_BEQ_OUT[13] => muxgenerico2x1:MUX_PC_BEQ.entradaB_MUX[13]
puloPC_BEQ_OUT[14] => muxgenerico2x1:MUX_PC_BEQ.entradaB_MUX[14]
puloPC_BEQ_OUT[15] => muxgenerico2x1:MUX_PC_BEQ.entradaB_MUX[15]
puloPC_BEQ_OUT[16] => muxgenerico2x1:MUX_PC_BEQ.entradaB_MUX[16]
puloPC_BEQ_OUT[17] => muxgenerico2x1:MUX_PC_BEQ.entradaB_MUX[17]
puloPC_BEQ_OUT[18] => muxgenerico2x1:MUX_PC_BEQ.entradaB_MUX[18]
puloPC_BEQ_OUT[19] => muxgenerico2x1:MUX_PC_BEQ.entradaB_MUX[19]
puloPC_BEQ_OUT[20] => muxgenerico2x1:MUX_PC_BEQ.entradaB_MUX[20]
puloPC_BEQ_OUT[21] => muxgenerico2x1:MUX_PC_BEQ.entradaB_MUX[21]
puloPC_BEQ_OUT[22] => muxgenerico2x1:MUX_PC_BEQ.entradaB_MUX[22]
puloPC_BEQ_OUT[23] => muxgenerico2x1:MUX_PC_BEQ.entradaB_MUX[23]
puloPC_BEQ_OUT[24] => muxgenerico2x1:MUX_PC_BEQ.entradaB_MUX[24]
puloPC_BEQ_OUT[25] => muxgenerico2x1:MUX_PC_BEQ.entradaB_MUX[25]
puloPC_BEQ_OUT[26] => muxgenerico2x1:MUX_PC_BEQ.entradaB_MUX[26]
puloPC_BEQ_OUT[27] => muxgenerico2x1:MUX_PC_BEQ.entradaB_MUX[27]
puloPC_BEQ_OUT[28] => muxgenerico2x1:MUX_PC_BEQ.entradaB_MUX[28]
puloPC_BEQ_OUT[29] => muxgenerico2x1:MUX_PC_BEQ.entradaB_MUX[29]
puloPC_BEQ_OUT[30] => muxgenerico2x1:MUX_PC_BEQ.entradaB_MUX[30]
puloPC_BEQ_OUT[31] => muxgenerico2x1:MUX_PC_BEQ.entradaB_MUX[31]
shift_imediato_J[0] => muxgenerico2x1:MUX_PC_BEQ_JMP.entradaB_MUX[0]
shift_imediato_J[1] => muxgenerico2x1:MUX_PC_BEQ_JMP.entradaB_MUX[1]
shift_imediato_J[2] => muxgenerico2x1:MUX_PC_BEQ_JMP.entradaB_MUX[2]
shift_imediato_J[3] => muxgenerico2x1:MUX_PC_BEQ_JMP.entradaB_MUX[3]
shift_imediato_J[4] => muxgenerico2x1:MUX_PC_BEQ_JMP.entradaB_MUX[4]
shift_imediato_J[5] => muxgenerico2x1:MUX_PC_BEQ_JMP.entradaB_MUX[5]
shift_imediato_J[6] => muxgenerico2x1:MUX_PC_BEQ_JMP.entradaB_MUX[6]
shift_imediato_J[7] => muxgenerico2x1:MUX_PC_BEQ_JMP.entradaB_MUX[7]
shift_imediato_J[8] => muxgenerico2x1:MUX_PC_BEQ_JMP.entradaB_MUX[8]
shift_imediato_J[9] => muxgenerico2x1:MUX_PC_BEQ_JMP.entradaB_MUX[9]
shift_imediato_J[10] => muxgenerico2x1:MUX_PC_BEQ_JMP.entradaB_MUX[10]
shift_imediato_J[11] => muxgenerico2x1:MUX_PC_BEQ_JMP.entradaB_MUX[11]
shift_imediato_J[12] => muxgenerico2x1:MUX_PC_BEQ_JMP.entradaB_MUX[12]
shift_imediato_J[13] => muxgenerico2x1:MUX_PC_BEQ_JMP.entradaB_MUX[13]
shift_imediato_J[14] => muxgenerico2x1:MUX_PC_BEQ_JMP.entradaB_MUX[14]
shift_imediato_J[15] => muxgenerico2x1:MUX_PC_BEQ_JMP.entradaB_MUX[15]
shift_imediato_J[16] => muxgenerico2x1:MUX_PC_BEQ_JMP.entradaB_MUX[16]
shift_imediato_J[17] => muxgenerico2x1:MUX_PC_BEQ_JMP.entradaB_MUX[17]
shift_imediato_J[18] => muxgenerico2x1:MUX_PC_BEQ_JMP.entradaB_MUX[18]
shift_imediato_J[19] => muxgenerico2x1:MUX_PC_BEQ_JMP.entradaB_MUX[19]
shift_imediato_J[20] => muxgenerico2x1:MUX_PC_BEQ_JMP.entradaB_MUX[20]
shift_imediato_J[21] => muxgenerico2x1:MUX_PC_BEQ_JMP.entradaB_MUX[21]
shift_imediato_J[22] => muxgenerico2x1:MUX_PC_BEQ_JMP.entradaB_MUX[22]
shift_imediato_J[23] => muxgenerico2x1:MUX_PC_BEQ_JMP.entradaB_MUX[23]
shift_imediato_J[24] => muxgenerico2x1:MUX_PC_BEQ_JMP.entradaB_MUX[24]
shift_imediato_J[25] => muxgenerico2x1:MUX_PC_BEQ_JMP.entradaB_MUX[25]
shift_imediato_J[26] => muxgenerico2x1:MUX_PC_BEQ_JMP.entradaB_MUX[26]
shift_imediato_J[27] => muxgenerico2x1:MUX_PC_BEQ_JMP.entradaB_MUX[27]
shift_imediato_J[28] => muxgenerico2x1:MUX_PC_BEQ_JMP.entradaB_MUX[28]
shift_imediato_J[29] => muxgenerico2x1:MUX_PC_BEQ_JMP.entradaB_MUX[29]
shift_imediato_J[30] => muxgenerico2x1:MUX_PC_BEQ_JMP.entradaB_MUX[30]
shift_imediato_J[31] => muxgenerico2x1:MUX_PC_BEQ_JMP.entradaB_MUX[31]
Rs_OUT[0] => muxgenerico2x1:MUX_PC_JR.entradaB_MUX[0]
Rs_OUT[1] => muxgenerico2x1:MUX_PC_JR.entradaB_MUX[1]
Rs_OUT[2] => muxgenerico2x1:MUX_PC_JR.entradaB_MUX[2]
Rs_OUT[3] => muxgenerico2x1:MUX_PC_JR.entradaB_MUX[3]
Rs_OUT[4] => muxgenerico2x1:MUX_PC_JR.entradaB_MUX[4]
Rs_OUT[5] => muxgenerico2x1:MUX_PC_JR.entradaB_MUX[5]
Rs_OUT[6] => muxgenerico2x1:MUX_PC_JR.entradaB_MUX[6]
Rs_OUT[7] => muxgenerico2x1:MUX_PC_JR.entradaB_MUX[7]
Rs_OUT[8] => muxgenerico2x1:MUX_PC_JR.entradaB_MUX[8]
Rs_OUT[9] => muxgenerico2x1:MUX_PC_JR.entradaB_MUX[9]
Rs_OUT[10] => muxgenerico2x1:MUX_PC_JR.entradaB_MUX[10]
Rs_OUT[11] => muxgenerico2x1:MUX_PC_JR.entradaB_MUX[11]
Rs_OUT[12] => muxgenerico2x1:MUX_PC_JR.entradaB_MUX[12]
Rs_OUT[13] => muxgenerico2x1:MUX_PC_JR.entradaB_MUX[13]
Rs_OUT[14] => muxgenerico2x1:MUX_PC_JR.entradaB_MUX[14]
Rs_OUT[15] => muxgenerico2x1:MUX_PC_JR.entradaB_MUX[15]
Rs_OUT[16] => muxgenerico2x1:MUX_PC_JR.entradaB_MUX[16]
Rs_OUT[17] => muxgenerico2x1:MUX_PC_JR.entradaB_MUX[17]
Rs_OUT[18] => muxgenerico2x1:MUX_PC_JR.entradaB_MUX[18]
Rs_OUT[19] => muxgenerico2x1:MUX_PC_JR.entradaB_MUX[19]
Rs_OUT[20] => muxgenerico2x1:MUX_PC_JR.entradaB_MUX[20]
Rs_OUT[21] => muxgenerico2x1:MUX_PC_JR.entradaB_MUX[21]
Rs_OUT[22] => muxgenerico2x1:MUX_PC_JR.entradaB_MUX[22]
Rs_OUT[23] => muxgenerico2x1:MUX_PC_JR.entradaB_MUX[23]
Rs_OUT[24] => muxgenerico2x1:MUX_PC_JR.entradaB_MUX[24]
Rs_OUT[25] => muxgenerico2x1:MUX_PC_JR.entradaB_MUX[25]
Rs_OUT[26] => muxgenerico2x1:MUX_PC_JR.entradaB_MUX[26]
Rs_OUT[27] => muxgenerico2x1:MUX_PC_JR.entradaB_MUX[27]
Rs_OUT[28] => muxgenerico2x1:MUX_PC_JR.entradaB_MUX[28]
Rs_OUT[29] => muxgenerico2x1:MUX_PC_JR.entradaB_MUX[29]
Rs_OUT[30] => muxgenerico2x1:MUX_PC_JR.entradaB_MUX[30]
Rs_OUT[31] => muxgenerico2x1:MUX_PC_JR.entradaB_MUX[31]
Sel_MUX_PC_BEQ => muxgenerico2x1:MUX_PC_BEQ.seletor_MUX
sel_MUX_PC_BEQ_JMP => muxgenerico2x1:MUX_PC_BEQ_JMP.seletor_MUX
sel_MUX_JR => muxgenerico2x1:MUX_PC_JR.seletor_MUX
stall => registradorgenerico:PC.ENABLE
Instrucao[0] <= rommips:ROM.Dado[0]
Instrucao[1] <= rommips:ROM.Dado[1]
Instrucao[2] <= rommips:ROM.Dado[2]
Instrucao[3] <= rommips:ROM.Dado[3]
Instrucao[4] <= rommips:ROM.Dado[4]
Instrucao[5] <= rommips:ROM.Dado[5]
Instrucao[6] <= rommips:ROM.Dado[6]
Instrucao[7] <= rommips:ROM.Dado[7]
Instrucao[8] <= rommips:ROM.Dado[8]
Instrucao[9] <= rommips:ROM.Dado[9]
Instrucao[10] <= rommips:ROM.Dado[10]
Instrucao[11] <= rommips:ROM.Dado[11]
Instrucao[12] <= rommips:ROM.Dado[12]
Instrucao[13] <= rommips:ROM.Dado[13]
Instrucao[14] <= rommips:ROM.Dado[14]
Instrucao[15] <= rommips:ROM.Dado[15]
Instrucao[16] <= rommips:ROM.Dado[16]
Instrucao[17] <= rommips:ROM.Dado[17]
Instrucao[18] <= rommips:ROM.Dado[18]
Instrucao[19] <= rommips:ROM.Dado[19]
Instrucao[20] <= rommips:ROM.Dado[20]
Instrucao[21] <= rommips:ROM.Dado[21]
Instrucao[22] <= rommips:ROM.Dado[22]
Instrucao[23] <= rommips:ROM.Dado[23]
Instrucao[24] <= rommips:ROM.Dado[24]
Instrucao[25] <= rommips:ROM.Dado[25]
Instrucao[26] <= rommips:ROM.Dado[26]
Instrucao[27] <= rommips:ROM.Dado[27]
Instrucao[28] <= rommips:ROM.Dado[28]
Instrucao[29] <= rommips:ROM.Dado[29]
Instrucao[30] <= rommips:ROM.Dado[30]
Instrucao[31] <= rommips:ROM.Dado[31]
PC_M_4[0] <= somaconstante:incrementaPC.saida[0]
PC_M_4[1] <= somaconstante:incrementaPC.saida[1]
PC_M_4[2] <= somaconstante:incrementaPC.saida[2]
PC_M_4[3] <= somaconstante:incrementaPC.saida[3]
PC_M_4[4] <= somaconstante:incrementaPC.saida[4]
PC_M_4[5] <= somaconstante:incrementaPC.saida[5]
PC_M_4[6] <= somaconstante:incrementaPC.saida[6]
PC_M_4[7] <= somaconstante:incrementaPC.saida[7]
PC_M_4[8] <= somaconstante:incrementaPC.saida[8]
PC_M_4[9] <= somaconstante:incrementaPC.saida[9]
PC_M_4[10] <= somaconstante:incrementaPC.saida[10]
PC_M_4[11] <= somaconstante:incrementaPC.saida[11]
PC_M_4[12] <= somaconstante:incrementaPC.saida[12]
PC_M_4[13] <= somaconstante:incrementaPC.saida[13]
PC_M_4[14] <= somaconstante:incrementaPC.saida[14]
PC_M_4[15] <= somaconstante:incrementaPC.saida[15]
PC_M_4[16] <= somaconstante:incrementaPC.saida[16]
PC_M_4[17] <= somaconstante:incrementaPC.saida[17]
PC_M_4[18] <= somaconstante:incrementaPC.saida[18]
PC_M_4[19] <= somaconstante:incrementaPC.saida[19]
PC_M_4[20] <= somaconstante:incrementaPC.saida[20]
PC_M_4[21] <= somaconstante:incrementaPC.saida[21]
PC_M_4[22] <= somaconstante:incrementaPC.saida[22]
PC_M_4[23] <= somaconstante:incrementaPC.saida[23]
PC_M_4[24] <= somaconstante:incrementaPC.saida[24]
PC_M_4[25] <= somaconstante:incrementaPC.saida[25]
PC_M_4[26] <= somaconstante:incrementaPC.saida[26]
PC_M_4[27] <= somaconstante:incrementaPC.saida[27]
PC_M_4[28] <= somaconstante:incrementaPC.saida[28]
PC_M_4[29] <= somaconstante:incrementaPC.saida[29]
PC_M_4[30] <= somaconstante:incrementaPC.saida[30]
PC_M_4[31] <= somaconstante:incrementaPC.saida[31]
PC_AT_OUT[0] <= registradorgenerico:PC.DOUT[0]
PC_AT_OUT[1] <= registradorgenerico:PC.DOUT[1]
PC_AT_OUT[2] <= registradorgenerico:PC.DOUT[2]
PC_AT_OUT[3] <= registradorgenerico:PC.DOUT[3]
PC_AT_OUT[4] <= registradorgenerico:PC.DOUT[4]
PC_AT_OUT[5] <= registradorgenerico:PC.DOUT[5]
PC_AT_OUT[6] <= registradorgenerico:PC.DOUT[6]
PC_AT_OUT[7] <= registradorgenerico:PC.DOUT[7]
PC_AT_OUT[8] <= registradorgenerico:PC.DOUT[8]
PC_AT_OUT[9] <= registradorgenerico:PC.DOUT[9]
PC_AT_OUT[10] <= registradorgenerico:PC.DOUT[10]
PC_AT_OUT[11] <= registradorgenerico:PC.DOUT[11]
PC_AT_OUT[12] <= registradorgenerico:PC.DOUT[12]
PC_AT_OUT[13] <= registradorgenerico:PC.DOUT[13]
PC_AT_OUT[14] <= registradorgenerico:PC.DOUT[14]
PC_AT_OUT[15] <= registradorgenerico:PC.DOUT[15]
PC_AT_OUT[16] <= registradorgenerico:PC.DOUT[16]
PC_AT_OUT[17] <= registradorgenerico:PC.DOUT[17]
PC_AT_OUT[18] <= registradorgenerico:PC.DOUT[18]
PC_AT_OUT[19] <= registradorgenerico:PC.DOUT[19]
PC_AT_OUT[20] <= registradorgenerico:PC.DOUT[20]
PC_AT_OUT[21] <= registradorgenerico:PC.DOUT[21]
PC_AT_OUT[22] <= registradorgenerico:PC.DOUT[22]
PC_AT_OUT[23] <= registradorgenerico:PC.DOUT[23]
PC_AT_OUT[24] <= registradorgenerico:PC.DOUT[24]
PC_AT_OUT[25] <= registradorgenerico:PC.DOUT[25]
PC_AT_OUT[26] <= registradorgenerico:PC.DOUT[26]
PC_AT_OUT[27] <= registradorgenerico:PC.DOUT[27]
PC_AT_OUT[28] <= registradorgenerico:PC.DOUT[28]
PC_AT_OUT[29] <= registradorgenerico:PC.DOUT[29]
PC_AT_OUT[30] <= registradorgenerico:PC.DOUT[30]
PC_AT_OUT[31] <= registradorgenerico:PC.DOUT[31]


|MIPSExpo|FETCH:FETCH|registradorGenerico:PC
DIN[0] => DOUT[0]~reg0.DATAIN
DIN[1] => DOUT[1]~reg0.DATAIN
DIN[2] => DOUT[2]~reg0.DATAIN
DIN[3] => DOUT[3]~reg0.DATAIN
DIN[4] => DOUT[4]~reg0.DATAIN
DIN[5] => DOUT[5]~reg0.DATAIN
DIN[6] => DOUT[6]~reg0.DATAIN
DIN[7] => DOUT[7]~reg0.DATAIN
DIN[8] => DOUT[8]~reg0.DATAIN
DIN[9] => DOUT[9]~reg0.DATAIN
DIN[10] => DOUT[10]~reg0.DATAIN
DIN[11] => DOUT[11]~reg0.DATAIN
DIN[12] => DOUT[12]~reg0.DATAIN
DIN[13] => DOUT[13]~reg0.DATAIN
DIN[14] => DOUT[14]~reg0.DATAIN
DIN[15] => DOUT[15]~reg0.DATAIN
DIN[16] => DOUT[16]~reg0.DATAIN
DIN[17] => DOUT[17]~reg0.DATAIN
DIN[18] => DOUT[18]~reg0.DATAIN
DIN[19] => DOUT[19]~reg0.DATAIN
DIN[20] => DOUT[20]~reg0.DATAIN
DIN[21] => DOUT[21]~reg0.DATAIN
DIN[22] => DOUT[22]~reg0.DATAIN
DIN[23] => DOUT[23]~reg0.DATAIN
DIN[24] => DOUT[24]~reg0.DATAIN
DIN[25] => DOUT[25]~reg0.DATAIN
DIN[26] => DOUT[26]~reg0.DATAIN
DIN[27] => DOUT[27]~reg0.DATAIN
DIN[28] => DOUT[28]~reg0.DATAIN
DIN[29] => DOUT[29]~reg0.DATAIN
DIN[30] => DOUT[30]~reg0.DATAIN
DIN[31] => DOUT[31]~reg0.DATAIN
DOUT[0] <= DOUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= DOUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= DOUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= DOUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= DOUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= DOUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= DOUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= DOUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[8] <= DOUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[9] <= DOUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[10] <= DOUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[11] <= DOUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[12] <= DOUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[13] <= DOUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[14] <= DOUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[15] <= DOUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[16] <= DOUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[17] <= DOUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[18] <= DOUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[19] <= DOUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[20] <= DOUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[21] <= DOUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[22] <= DOUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[23] <= DOUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[24] <= DOUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[25] <= DOUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[26] <= DOUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[27] <= DOUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[28] <= DOUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[29] <= DOUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[30] <= DOUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[31] <= DOUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENABLE => DOUT[31]~reg0.ENA
ENABLE => DOUT[30]~reg0.ENA
ENABLE => DOUT[29]~reg0.ENA
ENABLE => DOUT[28]~reg0.ENA
ENABLE => DOUT[27]~reg0.ENA
ENABLE => DOUT[26]~reg0.ENA
ENABLE => DOUT[25]~reg0.ENA
ENABLE => DOUT[24]~reg0.ENA
ENABLE => DOUT[23]~reg0.ENA
ENABLE => DOUT[22]~reg0.ENA
ENABLE => DOUT[21]~reg0.ENA
ENABLE => DOUT[20]~reg0.ENA
ENABLE => DOUT[19]~reg0.ENA
ENABLE => DOUT[18]~reg0.ENA
ENABLE => DOUT[17]~reg0.ENA
ENABLE => DOUT[16]~reg0.ENA
ENABLE => DOUT[15]~reg0.ENA
ENABLE => DOUT[14]~reg0.ENA
ENABLE => DOUT[13]~reg0.ENA
ENABLE => DOUT[12]~reg0.ENA
ENABLE => DOUT[11]~reg0.ENA
ENABLE => DOUT[10]~reg0.ENA
ENABLE => DOUT[9]~reg0.ENA
ENABLE => DOUT[8]~reg0.ENA
ENABLE => DOUT[7]~reg0.ENA
ENABLE => DOUT[6]~reg0.ENA
ENABLE => DOUT[5]~reg0.ENA
ENABLE => DOUT[4]~reg0.ENA
ENABLE => DOUT[3]~reg0.ENA
ENABLE => DOUT[2]~reg0.ENA
ENABLE => DOUT[1]~reg0.ENA
ENABLE => DOUT[0]~reg0.ENA
CLK => DOUT[0]~reg0.CLK
CLK => DOUT[1]~reg0.CLK
CLK => DOUT[2]~reg0.CLK
CLK => DOUT[3]~reg0.CLK
CLK => DOUT[4]~reg0.CLK
CLK => DOUT[5]~reg0.CLK
CLK => DOUT[6]~reg0.CLK
CLK => DOUT[7]~reg0.CLK
CLK => DOUT[8]~reg0.CLK
CLK => DOUT[9]~reg0.CLK
CLK => DOUT[10]~reg0.CLK
CLK => DOUT[11]~reg0.CLK
CLK => DOUT[12]~reg0.CLK
CLK => DOUT[13]~reg0.CLK
CLK => DOUT[14]~reg0.CLK
CLK => DOUT[15]~reg0.CLK
CLK => DOUT[16]~reg0.CLK
CLK => DOUT[17]~reg0.CLK
CLK => DOUT[18]~reg0.CLK
CLK => DOUT[19]~reg0.CLK
CLK => DOUT[20]~reg0.CLK
CLK => DOUT[21]~reg0.CLK
CLK => DOUT[22]~reg0.CLK
CLK => DOUT[23]~reg0.CLK
CLK => DOUT[24]~reg0.CLK
CLK => DOUT[25]~reg0.CLK
CLK => DOUT[26]~reg0.CLK
CLK => DOUT[27]~reg0.CLK
CLK => DOUT[28]~reg0.CLK
CLK => DOUT[29]~reg0.CLK
CLK => DOUT[30]~reg0.CLK
CLK => DOUT[31]~reg0.CLK
RST => DOUT[0]~reg0.ACLR
RST => DOUT[1]~reg0.ACLR
RST => DOUT[2]~reg0.ACLR
RST => DOUT[3]~reg0.ACLR
RST => DOUT[4]~reg0.ACLR
RST => DOUT[5]~reg0.ACLR
RST => DOUT[6]~reg0.ACLR
RST => DOUT[7]~reg0.ACLR
RST => DOUT[8]~reg0.ACLR
RST => DOUT[9]~reg0.ACLR
RST => DOUT[10]~reg0.ACLR
RST => DOUT[11]~reg0.ACLR
RST => DOUT[12]~reg0.ACLR
RST => DOUT[13]~reg0.ACLR
RST => DOUT[14]~reg0.ACLR
RST => DOUT[15]~reg0.ACLR
RST => DOUT[16]~reg0.ACLR
RST => DOUT[17]~reg0.ACLR
RST => DOUT[18]~reg0.ACLR
RST => DOUT[19]~reg0.ACLR
RST => DOUT[20]~reg0.ACLR
RST => DOUT[21]~reg0.ACLR
RST => DOUT[22]~reg0.ACLR
RST => DOUT[23]~reg0.ACLR
RST => DOUT[24]~reg0.ACLR
RST => DOUT[25]~reg0.ACLR
RST => DOUT[26]~reg0.ACLR
RST => DOUT[27]~reg0.ACLR
RST => DOUT[28]~reg0.ACLR
RST => DOUT[29]~reg0.ACLR
RST => DOUT[30]~reg0.ACLR
RST => DOUT[31]~reg0.ACLR


|MIPSExpo|FETCH:FETCH|somaConstante:incrementaPC
entrada[0] => saida[0].DATAIN
entrada[1] => saida[1].DATAIN
entrada[2] => Add0.IN60
entrada[3] => Add0.IN59
entrada[4] => Add0.IN58
entrada[5] => Add0.IN57
entrada[6] => Add0.IN56
entrada[7] => Add0.IN55
entrada[8] => Add0.IN54
entrada[9] => Add0.IN53
entrada[10] => Add0.IN52
entrada[11] => Add0.IN51
entrada[12] => Add0.IN50
entrada[13] => Add0.IN49
entrada[14] => Add0.IN48
entrada[15] => Add0.IN47
entrada[16] => Add0.IN46
entrada[17] => Add0.IN45
entrada[18] => Add0.IN44
entrada[19] => Add0.IN43
entrada[20] => Add0.IN42
entrada[21] => Add0.IN41
entrada[22] => Add0.IN40
entrada[23] => Add0.IN39
entrada[24] => Add0.IN38
entrada[25] => Add0.IN37
entrada[26] => Add0.IN36
entrada[27] => Add0.IN35
entrada[28] => Add0.IN34
entrada[29] => Add0.IN33
entrada[30] => Add0.IN32
entrada[31] => Add0.IN31
saida[0] <= entrada[0].DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= entrada[1].DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|FETCH:FETCH|ROMMIPS:ROM
Endereco[0] => ~NO_FANOUT~
Endereco[1] => ~NO_FANOUT~
Endereco[2] => memROM.RADDR
Endereco[3] => memROM.RADDR1
Endereco[4] => memROM.RADDR2
Endereco[5] => memROM.RADDR3
Endereco[6] => memROM.RADDR4
Endereco[7] => memROM.RADDR5
Endereco[8] => memROM.RADDR6
Endereco[9] => memROM.RADDR7
Endereco[10] => memROM.RADDR8
Endereco[11] => memROM.RADDR9
Endereco[12] => ~NO_FANOUT~
Endereco[13] => ~NO_FANOUT~
Endereco[14] => ~NO_FANOUT~
Endereco[15] => ~NO_FANOUT~
Endereco[16] => ~NO_FANOUT~
Endereco[17] => ~NO_FANOUT~
Endereco[18] => ~NO_FANOUT~
Endereco[19] => ~NO_FANOUT~
Endereco[20] => ~NO_FANOUT~
Endereco[21] => ~NO_FANOUT~
Endereco[22] => ~NO_FANOUT~
Endereco[23] => ~NO_FANOUT~
Endereco[24] => ~NO_FANOUT~
Endereco[25] => ~NO_FANOUT~
Endereco[26] => ~NO_FANOUT~
Endereco[27] => ~NO_FANOUT~
Endereco[28] => ~NO_FANOUT~
Endereco[29] => ~NO_FANOUT~
Endereco[30] => ~NO_FANOUT~
Endereco[31] => ~NO_FANOUT~
Dado[0] <= memROM.DATAOUT
Dado[1] <= memROM.DATAOUT1
Dado[2] <= memROM.DATAOUT2
Dado[3] <= memROM.DATAOUT3
Dado[4] <= memROM.DATAOUT4
Dado[5] <= memROM.DATAOUT5
Dado[6] <= memROM.DATAOUT6
Dado[7] <= memROM.DATAOUT7
Dado[8] <= memROM.DATAOUT8
Dado[9] <= memROM.DATAOUT9
Dado[10] <= memROM.DATAOUT10
Dado[11] <= memROM.DATAOUT11
Dado[12] <= memROM.DATAOUT12
Dado[13] <= memROM.DATAOUT13
Dado[14] <= memROM.DATAOUT14
Dado[15] <= memROM.DATAOUT15
Dado[16] <= memROM.DATAOUT16
Dado[17] <= memROM.DATAOUT17
Dado[18] <= memROM.DATAOUT18
Dado[19] <= memROM.DATAOUT19
Dado[20] <= memROM.DATAOUT20
Dado[21] <= memROM.DATAOUT21
Dado[22] <= memROM.DATAOUT22
Dado[23] <= memROM.DATAOUT23
Dado[24] <= memROM.DATAOUT24
Dado[25] <= memROM.DATAOUT25
Dado[26] <= memROM.DATAOUT26
Dado[27] <= memROM.DATAOUT27
Dado[28] <= memROM.DATAOUT28
Dado[29] <= memROM.DATAOUT29
Dado[30] <= memROM.DATAOUT30
Dado[31] <= memROM.DATAOUT31


|MIPSExpo|FETCH:FETCH|muxGenerico2x1:MUX_PC_BEQ
entradaA_MUX[0] => saida_MUX.DATAA
entradaA_MUX[1] => saida_MUX.DATAA
entradaA_MUX[2] => saida_MUX.DATAA
entradaA_MUX[3] => saida_MUX.DATAA
entradaA_MUX[4] => saida_MUX.DATAA
entradaA_MUX[5] => saida_MUX.DATAA
entradaA_MUX[6] => saida_MUX.DATAA
entradaA_MUX[7] => saida_MUX.DATAA
entradaA_MUX[8] => saida_MUX.DATAA
entradaA_MUX[9] => saida_MUX.DATAA
entradaA_MUX[10] => saida_MUX.DATAA
entradaA_MUX[11] => saida_MUX.DATAA
entradaA_MUX[12] => saida_MUX.DATAA
entradaA_MUX[13] => saida_MUX.DATAA
entradaA_MUX[14] => saida_MUX.DATAA
entradaA_MUX[15] => saida_MUX.DATAA
entradaA_MUX[16] => saida_MUX.DATAA
entradaA_MUX[17] => saida_MUX.DATAA
entradaA_MUX[18] => saida_MUX.DATAA
entradaA_MUX[19] => saida_MUX.DATAA
entradaA_MUX[20] => saida_MUX.DATAA
entradaA_MUX[21] => saida_MUX.DATAA
entradaA_MUX[22] => saida_MUX.DATAA
entradaA_MUX[23] => saida_MUX.DATAA
entradaA_MUX[24] => saida_MUX.DATAA
entradaA_MUX[25] => saida_MUX.DATAA
entradaA_MUX[26] => saida_MUX.DATAA
entradaA_MUX[27] => saida_MUX.DATAA
entradaA_MUX[28] => saida_MUX.DATAA
entradaA_MUX[29] => saida_MUX.DATAA
entradaA_MUX[30] => saida_MUX.DATAA
entradaA_MUX[31] => saida_MUX.DATAA
entradaB_MUX[0] => saida_MUX.DATAB
entradaB_MUX[1] => saida_MUX.DATAB
entradaB_MUX[2] => saida_MUX.DATAB
entradaB_MUX[3] => saida_MUX.DATAB
entradaB_MUX[4] => saida_MUX.DATAB
entradaB_MUX[5] => saida_MUX.DATAB
entradaB_MUX[6] => saida_MUX.DATAB
entradaB_MUX[7] => saida_MUX.DATAB
entradaB_MUX[8] => saida_MUX.DATAB
entradaB_MUX[9] => saida_MUX.DATAB
entradaB_MUX[10] => saida_MUX.DATAB
entradaB_MUX[11] => saida_MUX.DATAB
entradaB_MUX[12] => saida_MUX.DATAB
entradaB_MUX[13] => saida_MUX.DATAB
entradaB_MUX[14] => saida_MUX.DATAB
entradaB_MUX[15] => saida_MUX.DATAB
entradaB_MUX[16] => saida_MUX.DATAB
entradaB_MUX[17] => saida_MUX.DATAB
entradaB_MUX[18] => saida_MUX.DATAB
entradaB_MUX[19] => saida_MUX.DATAB
entradaB_MUX[20] => saida_MUX.DATAB
entradaB_MUX[21] => saida_MUX.DATAB
entradaB_MUX[22] => saida_MUX.DATAB
entradaB_MUX[23] => saida_MUX.DATAB
entradaB_MUX[24] => saida_MUX.DATAB
entradaB_MUX[25] => saida_MUX.DATAB
entradaB_MUX[26] => saida_MUX.DATAB
entradaB_MUX[27] => saida_MUX.DATAB
entradaB_MUX[28] => saida_MUX.DATAB
entradaB_MUX[29] => saida_MUX.DATAB
entradaB_MUX[30] => saida_MUX.DATAB
entradaB_MUX[31] => saida_MUX.DATAB
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
saida_MUX[0] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[1] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[2] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[3] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[4] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[5] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[6] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[7] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[8] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[9] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[10] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[11] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[12] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[13] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[14] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[15] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[16] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[17] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[18] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[19] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[20] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[21] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[22] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[23] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[24] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[25] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[26] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[27] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[28] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[29] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[30] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[31] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|FETCH:FETCH|muxGenerico2x1:MUX_PC_BEQ_JMP
entradaA_MUX[0] => saida_MUX.DATAA
entradaA_MUX[1] => saida_MUX.DATAA
entradaA_MUX[2] => saida_MUX.DATAA
entradaA_MUX[3] => saida_MUX.DATAA
entradaA_MUX[4] => saida_MUX.DATAA
entradaA_MUX[5] => saida_MUX.DATAA
entradaA_MUX[6] => saida_MUX.DATAA
entradaA_MUX[7] => saida_MUX.DATAA
entradaA_MUX[8] => saida_MUX.DATAA
entradaA_MUX[9] => saida_MUX.DATAA
entradaA_MUX[10] => saida_MUX.DATAA
entradaA_MUX[11] => saida_MUX.DATAA
entradaA_MUX[12] => saida_MUX.DATAA
entradaA_MUX[13] => saida_MUX.DATAA
entradaA_MUX[14] => saida_MUX.DATAA
entradaA_MUX[15] => saida_MUX.DATAA
entradaA_MUX[16] => saida_MUX.DATAA
entradaA_MUX[17] => saida_MUX.DATAA
entradaA_MUX[18] => saida_MUX.DATAA
entradaA_MUX[19] => saida_MUX.DATAA
entradaA_MUX[20] => saida_MUX.DATAA
entradaA_MUX[21] => saida_MUX.DATAA
entradaA_MUX[22] => saida_MUX.DATAA
entradaA_MUX[23] => saida_MUX.DATAA
entradaA_MUX[24] => saida_MUX.DATAA
entradaA_MUX[25] => saida_MUX.DATAA
entradaA_MUX[26] => saida_MUX.DATAA
entradaA_MUX[27] => saida_MUX.DATAA
entradaA_MUX[28] => saida_MUX.DATAA
entradaA_MUX[29] => saida_MUX.DATAA
entradaA_MUX[30] => saida_MUX.DATAA
entradaA_MUX[31] => saida_MUX.DATAA
entradaB_MUX[0] => saida_MUX.DATAB
entradaB_MUX[1] => saida_MUX.DATAB
entradaB_MUX[2] => saida_MUX.DATAB
entradaB_MUX[3] => saida_MUX.DATAB
entradaB_MUX[4] => saida_MUX.DATAB
entradaB_MUX[5] => saida_MUX.DATAB
entradaB_MUX[6] => saida_MUX.DATAB
entradaB_MUX[7] => saida_MUX.DATAB
entradaB_MUX[8] => saida_MUX.DATAB
entradaB_MUX[9] => saida_MUX.DATAB
entradaB_MUX[10] => saida_MUX.DATAB
entradaB_MUX[11] => saida_MUX.DATAB
entradaB_MUX[12] => saida_MUX.DATAB
entradaB_MUX[13] => saida_MUX.DATAB
entradaB_MUX[14] => saida_MUX.DATAB
entradaB_MUX[15] => saida_MUX.DATAB
entradaB_MUX[16] => saida_MUX.DATAB
entradaB_MUX[17] => saida_MUX.DATAB
entradaB_MUX[18] => saida_MUX.DATAB
entradaB_MUX[19] => saida_MUX.DATAB
entradaB_MUX[20] => saida_MUX.DATAB
entradaB_MUX[21] => saida_MUX.DATAB
entradaB_MUX[22] => saida_MUX.DATAB
entradaB_MUX[23] => saida_MUX.DATAB
entradaB_MUX[24] => saida_MUX.DATAB
entradaB_MUX[25] => saida_MUX.DATAB
entradaB_MUX[26] => saida_MUX.DATAB
entradaB_MUX[27] => saida_MUX.DATAB
entradaB_MUX[28] => saida_MUX.DATAB
entradaB_MUX[29] => saida_MUX.DATAB
entradaB_MUX[30] => saida_MUX.DATAB
entradaB_MUX[31] => saida_MUX.DATAB
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
saida_MUX[0] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[1] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[2] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[3] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[4] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[5] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[6] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[7] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[8] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[9] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[10] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[11] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[12] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[13] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[14] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[15] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[16] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[17] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[18] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[19] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[20] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[21] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[22] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[23] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[24] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[25] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[26] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[27] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[28] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[29] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[30] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[31] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|FETCH:FETCH|muxGenerico2x1:MUX_PC_JR
entradaA_MUX[0] => saida_MUX.DATAA
entradaA_MUX[1] => saida_MUX.DATAA
entradaA_MUX[2] => saida_MUX.DATAA
entradaA_MUX[3] => saida_MUX.DATAA
entradaA_MUX[4] => saida_MUX.DATAA
entradaA_MUX[5] => saida_MUX.DATAA
entradaA_MUX[6] => saida_MUX.DATAA
entradaA_MUX[7] => saida_MUX.DATAA
entradaA_MUX[8] => saida_MUX.DATAA
entradaA_MUX[9] => saida_MUX.DATAA
entradaA_MUX[10] => saida_MUX.DATAA
entradaA_MUX[11] => saida_MUX.DATAA
entradaA_MUX[12] => saida_MUX.DATAA
entradaA_MUX[13] => saida_MUX.DATAA
entradaA_MUX[14] => saida_MUX.DATAA
entradaA_MUX[15] => saida_MUX.DATAA
entradaA_MUX[16] => saida_MUX.DATAA
entradaA_MUX[17] => saida_MUX.DATAA
entradaA_MUX[18] => saida_MUX.DATAA
entradaA_MUX[19] => saida_MUX.DATAA
entradaA_MUX[20] => saida_MUX.DATAA
entradaA_MUX[21] => saida_MUX.DATAA
entradaA_MUX[22] => saida_MUX.DATAA
entradaA_MUX[23] => saida_MUX.DATAA
entradaA_MUX[24] => saida_MUX.DATAA
entradaA_MUX[25] => saida_MUX.DATAA
entradaA_MUX[26] => saida_MUX.DATAA
entradaA_MUX[27] => saida_MUX.DATAA
entradaA_MUX[28] => saida_MUX.DATAA
entradaA_MUX[29] => saida_MUX.DATAA
entradaA_MUX[30] => saida_MUX.DATAA
entradaA_MUX[31] => saida_MUX.DATAA
entradaB_MUX[0] => saida_MUX.DATAB
entradaB_MUX[1] => saida_MUX.DATAB
entradaB_MUX[2] => saida_MUX.DATAB
entradaB_MUX[3] => saida_MUX.DATAB
entradaB_MUX[4] => saida_MUX.DATAB
entradaB_MUX[5] => saida_MUX.DATAB
entradaB_MUX[6] => saida_MUX.DATAB
entradaB_MUX[7] => saida_MUX.DATAB
entradaB_MUX[8] => saida_MUX.DATAB
entradaB_MUX[9] => saida_MUX.DATAB
entradaB_MUX[10] => saida_MUX.DATAB
entradaB_MUX[11] => saida_MUX.DATAB
entradaB_MUX[12] => saida_MUX.DATAB
entradaB_MUX[13] => saida_MUX.DATAB
entradaB_MUX[14] => saida_MUX.DATAB
entradaB_MUX[15] => saida_MUX.DATAB
entradaB_MUX[16] => saida_MUX.DATAB
entradaB_MUX[17] => saida_MUX.DATAB
entradaB_MUX[18] => saida_MUX.DATAB
entradaB_MUX[19] => saida_MUX.DATAB
entradaB_MUX[20] => saida_MUX.DATAB
entradaB_MUX[21] => saida_MUX.DATAB
entradaB_MUX[22] => saida_MUX.DATAB
entradaB_MUX[23] => saida_MUX.DATAB
entradaB_MUX[24] => saida_MUX.DATAB
entradaB_MUX[25] => saida_MUX.DATAB
entradaB_MUX[26] => saida_MUX.DATAB
entradaB_MUX[27] => saida_MUX.DATAB
entradaB_MUX[28] => saida_MUX.DATAB
entradaB_MUX[29] => saida_MUX.DATAB
entradaB_MUX[30] => saida_MUX.DATAB
entradaB_MUX[31] => saida_MUX.DATAB
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
saida_MUX[0] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[1] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[2] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[3] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[4] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[5] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[6] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[7] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[8] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[9] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[10] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[11] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[12] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[13] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[14] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[15] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[16] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[17] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[18] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[19] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[20] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[21] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[22] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[23] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[24] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[25] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[26] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[27] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[28] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[29] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[30] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[31] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|registradorGenerico:REG_IF_ID
DIN[0] => DOUT[0]~reg0.DATAIN
DIN[1] => DOUT[1]~reg0.DATAIN
DIN[2] => DOUT[2]~reg0.DATAIN
DIN[3] => DOUT[3]~reg0.DATAIN
DIN[4] => DOUT[4]~reg0.DATAIN
DIN[5] => DOUT[5]~reg0.DATAIN
DIN[6] => DOUT[6]~reg0.DATAIN
DIN[7] => DOUT[7]~reg0.DATAIN
DIN[8] => DOUT[8]~reg0.DATAIN
DIN[9] => DOUT[9]~reg0.DATAIN
DIN[10] => DOUT[10]~reg0.DATAIN
DIN[11] => DOUT[11]~reg0.DATAIN
DIN[12] => DOUT[12]~reg0.DATAIN
DIN[13] => DOUT[13]~reg0.DATAIN
DIN[14] => DOUT[14]~reg0.DATAIN
DIN[15] => DOUT[15]~reg0.DATAIN
DIN[16] => DOUT[16]~reg0.DATAIN
DIN[17] => DOUT[17]~reg0.DATAIN
DIN[18] => DOUT[18]~reg0.DATAIN
DIN[19] => DOUT[19]~reg0.DATAIN
DIN[20] => DOUT[20]~reg0.DATAIN
DIN[21] => DOUT[21]~reg0.DATAIN
DIN[22] => DOUT[22]~reg0.DATAIN
DIN[23] => DOUT[23]~reg0.DATAIN
DIN[24] => DOUT[24]~reg0.DATAIN
DIN[25] => DOUT[25]~reg0.DATAIN
DIN[26] => DOUT[26]~reg0.DATAIN
DIN[27] => DOUT[27]~reg0.DATAIN
DIN[28] => DOUT[28]~reg0.DATAIN
DIN[29] => DOUT[29]~reg0.DATAIN
DIN[30] => DOUT[30]~reg0.DATAIN
DIN[31] => DOUT[31]~reg0.DATAIN
DIN[32] => DOUT[32]~reg0.DATAIN
DIN[33] => DOUT[33]~reg0.DATAIN
DIN[34] => DOUT[34]~reg0.DATAIN
DIN[35] => DOUT[35]~reg0.DATAIN
DIN[36] => DOUT[36]~reg0.DATAIN
DIN[37] => DOUT[37]~reg0.DATAIN
DIN[38] => DOUT[38]~reg0.DATAIN
DIN[39] => DOUT[39]~reg0.DATAIN
DIN[40] => DOUT[40]~reg0.DATAIN
DIN[41] => DOUT[41]~reg0.DATAIN
DIN[42] => DOUT[42]~reg0.DATAIN
DIN[43] => DOUT[43]~reg0.DATAIN
DIN[44] => DOUT[44]~reg0.DATAIN
DIN[45] => DOUT[45]~reg0.DATAIN
DIN[46] => DOUT[46]~reg0.DATAIN
DIN[47] => DOUT[47]~reg0.DATAIN
DIN[48] => DOUT[48]~reg0.DATAIN
DIN[49] => DOUT[49]~reg0.DATAIN
DIN[50] => DOUT[50]~reg0.DATAIN
DIN[51] => DOUT[51]~reg0.DATAIN
DIN[52] => DOUT[52]~reg0.DATAIN
DIN[53] => DOUT[53]~reg0.DATAIN
DIN[54] => DOUT[54]~reg0.DATAIN
DIN[55] => DOUT[55]~reg0.DATAIN
DIN[56] => DOUT[56]~reg0.DATAIN
DIN[57] => DOUT[57]~reg0.DATAIN
DIN[58] => DOUT[58]~reg0.DATAIN
DIN[59] => DOUT[59]~reg0.DATAIN
DIN[60] => DOUT[60]~reg0.DATAIN
DIN[61] => DOUT[61]~reg0.DATAIN
DIN[62] => DOUT[62]~reg0.DATAIN
DIN[63] => DOUT[63]~reg0.DATAIN
DOUT[0] <= DOUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= DOUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= DOUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= DOUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= DOUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= DOUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= DOUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= DOUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[8] <= DOUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[9] <= DOUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[10] <= DOUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[11] <= DOUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[12] <= DOUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[13] <= DOUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[14] <= DOUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[15] <= DOUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[16] <= DOUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[17] <= DOUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[18] <= DOUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[19] <= DOUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[20] <= DOUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[21] <= DOUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[22] <= DOUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[23] <= DOUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[24] <= DOUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[25] <= DOUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[26] <= DOUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[27] <= DOUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[28] <= DOUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[29] <= DOUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[30] <= DOUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[31] <= DOUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[32] <= DOUT[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[33] <= DOUT[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[34] <= DOUT[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[35] <= DOUT[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[36] <= DOUT[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[37] <= DOUT[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[38] <= DOUT[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[39] <= DOUT[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[40] <= DOUT[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[41] <= DOUT[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[42] <= DOUT[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[43] <= DOUT[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[44] <= DOUT[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[45] <= DOUT[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[46] <= DOUT[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[47] <= DOUT[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[48] <= DOUT[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[49] <= DOUT[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[50] <= DOUT[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[51] <= DOUT[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[52] <= DOUT[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[53] <= DOUT[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[54] <= DOUT[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[55] <= DOUT[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[56] <= DOUT[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[57] <= DOUT[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[58] <= DOUT[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[59] <= DOUT[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[60] <= DOUT[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[61] <= DOUT[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[62] <= DOUT[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[63] <= DOUT[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENABLE => DOUT[63]~reg0.ENA
ENABLE => DOUT[62]~reg0.ENA
ENABLE => DOUT[61]~reg0.ENA
ENABLE => DOUT[60]~reg0.ENA
ENABLE => DOUT[59]~reg0.ENA
ENABLE => DOUT[58]~reg0.ENA
ENABLE => DOUT[57]~reg0.ENA
ENABLE => DOUT[56]~reg0.ENA
ENABLE => DOUT[55]~reg0.ENA
ENABLE => DOUT[54]~reg0.ENA
ENABLE => DOUT[53]~reg0.ENA
ENABLE => DOUT[52]~reg0.ENA
ENABLE => DOUT[51]~reg0.ENA
ENABLE => DOUT[50]~reg0.ENA
ENABLE => DOUT[49]~reg0.ENA
ENABLE => DOUT[48]~reg0.ENA
ENABLE => DOUT[47]~reg0.ENA
ENABLE => DOUT[46]~reg0.ENA
ENABLE => DOUT[45]~reg0.ENA
ENABLE => DOUT[44]~reg0.ENA
ENABLE => DOUT[43]~reg0.ENA
ENABLE => DOUT[42]~reg0.ENA
ENABLE => DOUT[41]~reg0.ENA
ENABLE => DOUT[40]~reg0.ENA
ENABLE => DOUT[39]~reg0.ENA
ENABLE => DOUT[38]~reg0.ENA
ENABLE => DOUT[37]~reg0.ENA
ENABLE => DOUT[36]~reg0.ENA
ENABLE => DOUT[35]~reg0.ENA
ENABLE => DOUT[34]~reg0.ENA
ENABLE => DOUT[33]~reg0.ENA
ENABLE => DOUT[32]~reg0.ENA
ENABLE => DOUT[31]~reg0.ENA
ENABLE => DOUT[30]~reg0.ENA
ENABLE => DOUT[29]~reg0.ENA
ENABLE => DOUT[28]~reg0.ENA
ENABLE => DOUT[27]~reg0.ENA
ENABLE => DOUT[26]~reg0.ENA
ENABLE => DOUT[25]~reg0.ENA
ENABLE => DOUT[24]~reg0.ENA
ENABLE => DOUT[23]~reg0.ENA
ENABLE => DOUT[22]~reg0.ENA
ENABLE => DOUT[21]~reg0.ENA
ENABLE => DOUT[20]~reg0.ENA
ENABLE => DOUT[19]~reg0.ENA
ENABLE => DOUT[18]~reg0.ENA
ENABLE => DOUT[17]~reg0.ENA
ENABLE => DOUT[16]~reg0.ENA
ENABLE => DOUT[15]~reg0.ENA
ENABLE => DOUT[14]~reg0.ENA
ENABLE => DOUT[13]~reg0.ENA
ENABLE => DOUT[12]~reg0.ENA
ENABLE => DOUT[11]~reg0.ENA
ENABLE => DOUT[10]~reg0.ENA
ENABLE => DOUT[9]~reg0.ENA
ENABLE => DOUT[8]~reg0.ENA
ENABLE => DOUT[7]~reg0.ENA
ENABLE => DOUT[6]~reg0.ENA
ENABLE => DOUT[5]~reg0.ENA
ENABLE => DOUT[4]~reg0.ENA
ENABLE => DOUT[3]~reg0.ENA
ENABLE => DOUT[2]~reg0.ENA
ENABLE => DOUT[1]~reg0.ENA
ENABLE => DOUT[0]~reg0.ENA
CLK => DOUT[0]~reg0.CLK
CLK => DOUT[1]~reg0.CLK
CLK => DOUT[2]~reg0.CLK
CLK => DOUT[3]~reg0.CLK
CLK => DOUT[4]~reg0.CLK
CLK => DOUT[5]~reg0.CLK
CLK => DOUT[6]~reg0.CLK
CLK => DOUT[7]~reg0.CLK
CLK => DOUT[8]~reg0.CLK
CLK => DOUT[9]~reg0.CLK
CLK => DOUT[10]~reg0.CLK
CLK => DOUT[11]~reg0.CLK
CLK => DOUT[12]~reg0.CLK
CLK => DOUT[13]~reg0.CLK
CLK => DOUT[14]~reg0.CLK
CLK => DOUT[15]~reg0.CLK
CLK => DOUT[16]~reg0.CLK
CLK => DOUT[17]~reg0.CLK
CLK => DOUT[18]~reg0.CLK
CLK => DOUT[19]~reg0.CLK
CLK => DOUT[20]~reg0.CLK
CLK => DOUT[21]~reg0.CLK
CLK => DOUT[22]~reg0.CLK
CLK => DOUT[23]~reg0.CLK
CLK => DOUT[24]~reg0.CLK
CLK => DOUT[25]~reg0.CLK
CLK => DOUT[26]~reg0.CLK
CLK => DOUT[27]~reg0.CLK
CLK => DOUT[28]~reg0.CLK
CLK => DOUT[29]~reg0.CLK
CLK => DOUT[30]~reg0.CLK
CLK => DOUT[31]~reg0.CLK
CLK => DOUT[32]~reg0.CLK
CLK => DOUT[33]~reg0.CLK
CLK => DOUT[34]~reg0.CLK
CLK => DOUT[35]~reg0.CLK
CLK => DOUT[36]~reg0.CLK
CLK => DOUT[37]~reg0.CLK
CLK => DOUT[38]~reg0.CLK
CLK => DOUT[39]~reg0.CLK
CLK => DOUT[40]~reg0.CLK
CLK => DOUT[41]~reg0.CLK
CLK => DOUT[42]~reg0.CLK
CLK => DOUT[43]~reg0.CLK
CLK => DOUT[44]~reg0.CLK
CLK => DOUT[45]~reg0.CLK
CLK => DOUT[46]~reg0.CLK
CLK => DOUT[47]~reg0.CLK
CLK => DOUT[48]~reg0.CLK
CLK => DOUT[49]~reg0.CLK
CLK => DOUT[50]~reg0.CLK
CLK => DOUT[51]~reg0.CLK
CLK => DOUT[52]~reg0.CLK
CLK => DOUT[53]~reg0.CLK
CLK => DOUT[54]~reg0.CLK
CLK => DOUT[55]~reg0.CLK
CLK => DOUT[56]~reg0.CLK
CLK => DOUT[57]~reg0.CLK
CLK => DOUT[58]~reg0.CLK
CLK => DOUT[59]~reg0.CLK
CLK => DOUT[60]~reg0.CLK
CLK => DOUT[61]~reg0.CLK
CLK => DOUT[62]~reg0.CLK
CLK => DOUT[63]~reg0.CLK
RST => DOUT[0]~reg0.ACLR
RST => DOUT[1]~reg0.ACLR
RST => DOUT[2]~reg0.ACLR
RST => DOUT[3]~reg0.ACLR
RST => DOUT[4]~reg0.ACLR
RST => DOUT[5]~reg0.ACLR
RST => DOUT[6]~reg0.ACLR
RST => DOUT[7]~reg0.ACLR
RST => DOUT[8]~reg0.ACLR
RST => DOUT[9]~reg0.ACLR
RST => DOUT[10]~reg0.ACLR
RST => DOUT[11]~reg0.ACLR
RST => DOUT[12]~reg0.ACLR
RST => DOUT[13]~reg0.ACLR
RST => DOUT[14]~reg0.ACLR
RST => DOUT[15]~reg0.ACLR
RST => DOUT[16]~reg0.ACLR
RST => DOUT[17]~reg0.ACLR
RST => DOUT[18]~reg0.ACLR
RST => DOUT[19]~reg0.ACLR
RST => DOUT[20]~reg0.ACLR
RST => DOUT[21]~reg0.ACLR
RST => DOUT[22]~reg0.ACLR
RST => DOUT[23]~reg0.ACLR
RST => DOUT[24]~reg0.ACLR
RST => DOUT[25]~reg0.ACLR
RST => DOUT[26]~reg0.ACLR
RST => DOUT[27]~reg0.ACLR
RST => DOUT[28]~reg0.ACLR
RST => DOUT[29]~reg0.ACLR
RST => DOUT[30]~reg0.ACLR
RST => DOUT[31]~reg0.ACLR
RST => DOUT[32]~reg0.ACLR
RST => DOUT[33]~reg0.ACLR
RST => DOUT[34]~reg0.ACLR
RST => DOUT[35]~reg0.ACLR
RST => DOUT[36]~reg0.ACLR
RST => DOUT[37]~reg0.ACLR
RST => DOUT[38]~reg0.ACLR
RST => DOUT[39]~reg0.ACLR
RST => DOUT[40]~reg0.ACLR
RST => DOUT[41]~reg0.ACLR
RST => DOUT[42]~reg0.ACLR
RST => DOUT[43]~reg0.ACLR
RST => DOUT[44]~reg0.ACLR
RST => DOUT[45]~reg0.ACLR
RST => DOUT[46]~reg0.ACLR
RST => DOUT[47]~reg0.ACLR
RST => DOUT[48]~reg0.ACLR
RST => DOUT[49]~reg0.ACLR
RST => DOUT[50]~reg0.ACLR
RST => DOUT[51]~reg0.ACLR
RST => DOUT[52]~reg0.ACLR
RST => DOUT[53]~reg0.ACLR
RST => DOUT[54]~reg0.ACLR
RST => DOUT[55]~reg0.ACLR
RST => DOUT[56]~reg0.ACLR
RST => DOUT[57]~reg0.ACLR
RST => DOUT[58]~reg0.ACLR
RST => DOUT[59]~reg0.ACLR
RST => DOUT[60]~reg0.ACLR
RST => DOUT[61]~reg0.ACLR
RST => DOUT[62]~reg0.ACLR
RST => DOUT[63]~reg0.ACLR


|MIPSExpo|DECODE:DECODE
CLK => bancoreg:REG_BLOCK.clk
Instrucao[0] => componentedecontrole:DECODER.funct[0]
Instrucao[0] => estendesinalgenerico:Estende_imediato.estendeSinal_IN[0]
Instrucao[0] => Imediato_LUI[16].DATAIN
Instrucao[0] => shifted_I_J_OUT[2].DATAIN
Instrucao[1] => componentedecontrole:DECODER.funct[1]
Instrucao[1] => estendesinalgenerico:Estende_imediato.estendeSinal_IN[1]
Instrucao[1] => Imediato_LUI[17].DATAIN
Instrucao[1] => shifted_I_J_OUT[3].DATAIN
Instrucao[2] => componentedecontrole:DECODER.funct[2]
Instrucao[2] => estendesinalgenerico:Estende_imediato.estendeSinal_IN[2]
Instrucao[2] => Imediato_LUI[18].DATAIN
Instrucao[2] => shifted_I_J_OUT[4].DATAIN
Instrucao[3] => componentedecontrole:DECODER.funct[3]
Instrucao[3] => estendesinalgenerico:Estende_imediato.estendeSinal_IN[3]
Instrucao[3] => Imediato_LUI[19].DATAIN
Instrucao[3] => shifted_I_J_OUT[5].DATAIN
Instrucao[4] => componentedecontrole:DECODER.funct[4]
Instrucao[4] => estendesinalgenerico:Estende_imediato.estendeSinal_IN[4]
Instrucao[4] => Imediato_LUI[20].DATAIN
Instrucao[4] => shifted_I_J_OUT[6].DATAIN
Instrucao[5] => componentedecontrole:DECODER.funct[5]
Instrucao[5] => estendesinalgenerico:Estende_imediato.estendeSinal_IN[5]
Instrucao[5] => Imediato_LUI[21].DATAIN
Instrucao[5] => shifted_I_J_OUT[7].DATAIN
Instrucao[6] => estendesinalgenerico:Estende_imediato.estendeSinal_IN[6]
Instrucao[6] => Imediato_LUI[22].DATAIN
Instrucao[6] => shifted_I_J_OUT[8].DATAIN
Instrucao[7] => estendesinalgenerico:Estende_imediato.estendeSinal_IN[7]
Instrucao[7] => Imediato_LUI[23].DATAIN
Instrucao[7] => shifted_I_J_OUT[9].DATAIN
Instrucao[8] => estendesinalgenerico:Estende_imediato.estendeSinal_IN[8]
Instrucao[8] => Imediato_LUI[24].DATAIN
Instrucao[8] => shifted_I_J_OUT[10].DATAIN
Instrucao[9] => estendesinalgenerico:Estende_imediato.estendeSinal_IN[9]
Instrucao[9] => Imediato_LUI[25].DATAIN
Instrucao[9] => shifted_I_J_OUT[11].DATAIN
Instrucao[10] => estendesinalgenerico:Estende_imediato.estendeSinal_IN[10]
Instrucao[10] => Imediato_LUI[26].DATAIN
Instrucao[10] => shifted_I_J_OUT[12].DATAIN
Instrucao[11] => estendesinalgenerico:Estende_imediato.estendeSinal_IN[11]
Instrucao[11] => Imediato_LUI[27].DATAIN
Instrucao[11] => shifted_I_J_OUT[13].DATAIN
Instrucao[11] => Addr_Rd_OUT[0].DATAIN
Instrucao[12] => estendesinalgenerico:Estende_imediato.estendeSinal_IN[12]
Instrucao[12] => Imediato_LUI[28].DATAIN
Instrucao[12] => shifted_I_J_OUT[14].DATAIN
Instrucao[12] => Addr_Rd_OUT[1].DATAIN
Instrucao[13] => estendesinalgenerico:Estende_imediato.estendeSinal_IN[13]
Instrucao[13] => Imediato_LUI[29].DATAIN
Instrucao[13] => shifted_I_J_OUT[15].DATAIN
Instrucao[13] => Addr_Rd_OUT[2].DATAIN
Instrucao[14] => estendesinalgenerico:Estende_imediato.estendeSinal_IN[14]
Instrucao[14] => Imediato_LUI[30].DATAIN
Instrucao[14] => shifted_I_J_OUT[16].DATAIN
Instrucao[14] => Addr_Rd_OUT[3].DATAIN
Instrucao[15] => estendesinalgenerico:Estende_imediato.estendeSinal_IN[15]
Instrucao[15] => Imediato_LUI[31].DATAIN
Instrucao[15] => shifted_I_J_OUT[17].DATAIN
Instrucao[15] => Addr_Rd_OUT[4].DATAIN
Instrucao[16] => Equal1.IN4
Instrucao[16] => bancoreg:REG_BLOCK.enderecoB[0]
Instrucao[16] => shifted_I_J_OUT[18].DATAIN
Instrucao[16] => Addr_Rt_OUT[0].DATAIN
Instrucao[17] => Equal1.IN3
Instrucao[17] => bancoreg:REG_BLOCK.enderecoB[1]
Instrucao[17] => shifted_I_J_OUT[19].DATAIN
Instrucao[17] => Addr_Rt_OUT[1].DATAIN
Instrucao[18] => Equal1.IN2
Instrucao[18] => bancoreg:REG_BLOCK.enderecoB[2]
Instrucao[18] => shifted_I_J_OUT[20].DATAIN
Instrucao[18] => Addr_Rt_OUT[2].DATAIN
Instrucao[19] => Equal1.IN1
Instrucao[19] => bancoreg:REG_BLOCK.enderecoB[3]
Instrucao[19] => shifted_I_J_OUT[21].DATAIN
Instrucao[19] => Addr_Rt_OUT[3].DATAIN
Instrucao[20] => Equal1.IN0
Instrucao[20] => bancoreg:REG_BLOCK.enderecoB[4]
Instrucao[20] => shifted_I_J_OUT[22].DATAIN
Instrucao[20] => Addr_Rt_OUT[4].DATAIN
Instrucao[21] => Equal0.IN4
Instrucao[21] => bancoreg:REG_BLOCK.enderecoA[0]
Instrucao[21] => shifted_I_J_OUT[23].DATAIN
Instrucao[21] => Addr_Rs_OUT[0].DATAIN
Instrucao[22] => Equal0.IN3
Instrucao[22] => bancoreg:REG_BLOCK.enderecoA[1]
Instrucao[22] => shifted_I_J_OUT[24].DATAIN
Instrucao[22] => Addr_Rs_OUT[1].DATAIN
Instrucao[23] => Equal0.IN2
Instrucao[23] => bancoreg:REG_BLOCK.enderecoA[2]
Instrucao[23] => shifted_I_J_OUT[25].DATAIN
Instrucao[23] => Addr_Rs_OUT[2].DATAIN
Instrucao[24] => Equal0.IN1
Instrucao[24] => bancoreg:REG_BLOCK.enderecoA[3]
Instrucao[24] => shifted_I_J_OUT[26].DATAIN
Instrucao[24] => Addr_Rs_OUT[3].DATAIN
Instrucao[25] => Equal0.IN0
Instrucao[25] => bancoreg:REG_BLOCK.enderecoA[4]
Instrucao[25] => shifted_I_J_OUT[27].DATAIN
Instrucao[25] => Addr_Rs_OUT[4].DATAIN
Instrucao[26] => componentedecontrole:DECODER.opcode[0]
Instrucao[27] => componentedecontrole:DECODER.opcode[1]
Instrucao[28] => componentedecontrole:DECODER.opcode[2]
Instrucao[29] => componentedecontrole:DECODER.opcode[3]
Instrucao[30] => componentedecontrole:DECODER.opcode[4]
Instrucao[31] => componentedecontrole:DECODER.opcode[5]
PC_DEC_IN[0] => PC_DEC_OUT[0].DATAIN
PC_DEC_IN[1] => PC_DEC_OUT[1].DATAIN
PC_DEC_IN[2] => PC_DEC_OUT[2].DATAIN
PC_DEC_IN[3] => PC_DEC_OUT[3].DATAIN
PC_DEC_IN[4] => PC_DEC_OUT[4].DATAIN
PC_DEC_IN[5] => PC_DEC_OUT[5].DATAIN
PC_DEC_IN[6] => PC_DEC_OUT[6].DATAIN
PC_DEC_IN[7] => PC_DEC_OUT[7].DATAIN
PC_DEC_IN[8] => PC_DEC_OUT[8].DATAIN
PC_DEC_IN[9] => PC_DEC_OUT[9].DATAIN
PC_DEC_IN[10] => PC_DEC_OUT[10].DATAIN
PC_DEC_IN[11] => PC_DEC_OUT[11].DATAIN
PC_DEC_IN[12] => PC_DEC_OUT[12].DATAIN
PC_DEC_IN[13] => PC_DEC_OUT[13].DATAIN
PC_DEC_IN[14] => PC_DEC_OUT[14].DATAIN
PC_DEC_IN[15] => PC_DEC_OUT[15].DATAIN
PC_DEC_IN[16] => PC_DEC_OUT[16].DATAIN
PC_DEC_IN[17] => PC_DEC_OUT[17].DATAIN
PC_DEC_IN[18] => PC_DEC_OUT[18].DATAIN
PC_DEC_IN[19] => PC_DEC_OUT[19].DATAIN
PC_DEC_IN[20] => PC_DEC_OUT[20].DATAIN
PC_DEC_IN[21] => PC_DEC_OUT[21].DATAIN
PC_DEC_IN[22] => PC_DEC_OUT[22].DATAIN
PC_DEC_IN[23] => PC_DEC_OUT[23].DATAIN
PC_DEC_IN[24] => PC_DEC_OUT[24].DATAIN
PC_DEC_IN[25] => PC_DEC_OUT[25].DATAIN
PC_DEC_IN[26] => PC_DEC_OUT[26].DATAIN
PC_DEC_IN[27] => PC_DEC_OUT[27].DATAIN
PC_DEC_IN[28] => PC_DEC_OUT[28].DATAIN
PC_DEC_IN[28] => shifted_I_J_OUT[28].DATAIN
PC_DEC_IN[29] => PC_DEC_OUT[29].DATAIN
PC_DEC_IN[29] => shifted_I_J_OUT[29].DATAIN
PC_DEC_IN[30] => PC_DEC_OUT[30].DATAIN
PC_DEC_IN[30] => shifted_I_J_OUT[30].DATAIN
PC_DEC_IN[31] => PC_DEC_OUT[31].DATAIN
PC_DEC_IN[31] => shifted_I_J_OUT[31].DATAIN
Endereco_Destino[0] => bancoreg:REG_BLOCK.enderecoC[0]
Endereco_Destino[1] => bancoreg:REG_BLOCK.enderecoC[1]
Endereco_Destino[2] => bancoreg:REG_BLOCK.enderecoC[2]
Endereco_Destino[3] => bancoreg:REG_BLOCK.enderecoC[3]
Endereco_Destino[4] => bancoreg:REG_BLOCK.enderecoC[4]
RegBlock_IN[0] => bancoreg:REG_BLOCK.dadoEscritaC[0]
RegBlock_IN[1] => bancoreg:REG_BLOCK.dadoEscritaC[1]
RegBlock_IN[2] => bancoreg:REG_BLOCK.dadoEscritaC[2]
RegBlock_IN[3] => bancoreg:REG_BLOCK.dadoEscritaC[3]
RegBlock_IN[4] => bancoreg:REG_BLOCK.dadoEscritaC[4]
RegBlock_IN[5] => bancoreg:REG_BLOCK.dadoEscritaC[5]
RegBlock_IN[6] => bancoreg:REG_BLOCK.dadoEscritaC[6]
RegBlock_IN[7] => bancoreg:REG_BLOCK.dadoEscritaC[7]
RegBlock_IN[8] => bancoreg:REG_BLOCK.dadoEscritaC[8]
RegBlock_IN[9] => bancoreg:REG_BLOCK.dadoEscritaC[9]
RegBlock_IN[10] => bancoreg:REG_BLOCK.dadoEscritaC[10]
RegBlock_IN[11] => bancoreg:REG_BLOCK.dadoEscritaC[11]
RegBlock_IN[12] => bancoreg:REG_BLOCK.dadoEscritaC[12]
RegBlock_IN[13] => bancoreg:REG_BLOCK.dadoEscritaC[13]
RegBlock_IN[14] => bancoreg:REG_BLOCK.dadoEscritaC[14]
RegBlock_IN[15] => bancoreg:REG_BLOCK.dadoEscritaC[15]
RegBlock_IN[16] => bancoreg:REG_BLOCK.dadoEscritaC[16]
RegBlock_IN[17] => bancoreg:REG_BLOCK.dadoEscritaC[17]
RegBlock_IN[18] => bancoreg:REG_BLOCK.dadoEscritaC[18]
RegBlock_IN[19] => bancoreg:REG_BLOCK.dadoEscritaC[19]
RegBlock_IN[20] => bancoreg:REG_BLOCK.dadoEscritaC[20]
RegBlock_IN[21] => bancoreg:REG_BLOCK.dadoEscritaC[21]
RegBlock_IN[22] => bancoreg:REG_BLOCK.dadoEscritaC[22]
RegBlock_IN[23] => bancoreg:REG_BLOCK.dadoEscritaC[23]
RegBlock_IN[24] => bancoreg:REG_BLOCK.dadoEscritaC[24]
RegBlock_IN[25] => bancoreg:REG_BLOCK.dadoEscritaC[25]
RegBlock_IN[26] => bancoreg:REG_BLOCK.dadoEscritaC[26]
RegBlock_IN[27] => bancoreg:REG_BLOCK.dadoEscritaC[27]
RegBlock_IN[28] => bancoreg:REG_BLOCK.dadoEscritaC[28]
RegBlock_IN[29] => bancoreg:REG_BLOCK.dadoEscritaC[29]
RegBlock_IN[30] => bancoreg:REG_BLOCK.dadoEscritaC[30]
RegBlock_IN[31] => bancoreg:REG_BLOCK.dadoEscritaC[31]
MEM_READ_ID_EX => stall.IN1
Addr_Rt_ID_EX[0] => Equal0.IN9
Addr_Rt_ID_EX[0] => Equal1.IN9
Addr_Rt_ID_EX[1] => Equal0.IN8
Addr_Rt_ID_EX[1] => Equal1.IN8
Addr_Rt_ID_EX[2] => Equal0.IN7
Addr_Rt_ID_EX[2] => Equal1.IN7
Addr_Rt_ID_EX[3] => Equal0.IN6
Addr_Rt_ID_EX[3] => Equal1.IN6
Addr_Rt_ID_EX[4] => Equal0.IN5
Addr_Rt_ID_EX[4] => Equal1.IN5
habEscritaRegIN => bancoreg:REG_BLOCK.escreveC
I_Extended[0] <= estendesinalgenerico:Estende_imediato.estendeSinal_OUT[0]
I_Extended[1] <= estendesinalgenerico:Estende_imediato.estendeSinal_OUT[1]
I_Extended[2] <= estendesinalgenerico:Estende_imediato.estendeSinal_OUT[2]
I_Extended[3] <= estendesinalgenerico:Estende_imediato.estendeSinal_OUT[3]
I_Extended[4] <= estendesinalgenerico:Estende_imediato.estendeSinal_OUT[4]
I_Extended[5] <= estendesinalgenerico:Estende_imediato.estendeSinal_OUT[5]
I_Extended[6] <= estendesinalgenerico:Estende_imediato.estendeSinal_OUT[6]
I_Extended[7] <= estendesinalgenerico:Estende_imediato.estendeSinal_OUT[7]
I_Extended[8] <= estendesinalgenerico:Estende_imediato.estendeSinal_OUT[8]
I_Extended[9] <= estendesinalgenerico:Estende_imediato.estendeSinal_OUT[9]
I_Extended[10] <= estendesinalgenerico:Estende_imediato.estendeSinal_OUT[10]
I_Extended[11] <= estendesinalgenerico:Estende_imediato.estendeSinal_OUT[11]
I_Extended[12] <= estendesinalgenerico:Estende_imediato.estendeSinal_OUT[12]
I_Extended[13] <= estendesinalgenerico:Estende_imediato.estendeSinal_OUT[13]
I_Extended[14] <= estendesinalgenerico:Estende_imediato.estendeSinal_OUT[14]
I_Extended[15] <= estendesinalgenerico:Estende_imediato.estendeSinal_OUT[15]
I_Extended[16] <= estendesinalgenerico:Estende_imediato.estendeSinal_OUT[16]
I_Extended[17] <= estendesinalgenerico:Estende_imediato.estendeSinal_OUT[17]
I_Extended[18] <= estendesinalgenerico:Estende_imediato.estendeSinal_OUT[18]
I_Extended[19] <= estendesinalgenerico:Estende_imediato.estendeSinal_OUT[19]
I_Extended[20] <= estendesinalgenerico:Estende_imediato.estendeSinal_OUT[20]
I_Extended[21] <= estendesinalgenerico:Estende_imediato.estendeSinal_OUT[21]
I_Extended[22] <= estendesinalgenerico:Estende_imediato.estendeSinal_OUT[22]
I_Extended[23] <= estendesinalgenerico:Estende_imediato.estendeSinal_OUT[23]
I_Extended[24] <= estendesinalgenerico:Estende_imediato.estendeSinal_OUT[24]
I_Extended[25] <= estendesinalgenerico:Estende_imediato.estendeSinal_OUT[25]
I_Extended[26] <= estendesinalgenerico:Estende_imediato.estendeSinal_OUT[26]
I_Extended[27] <= estendesinalgenerico:Estende_imediato.estendeSinal_OUT[27]
I_Extended[28] <= estendesinalgenerico:Estende_imediato.estendeSinal_OUT[28]
I_Extended[29] <= estendesinalgenerico:Estende_imediato.estendeSinal_OUT[29]
I_Extended[30] <= estendesinalgenerico:Estende_imediato.estendeSinal_OUT[30]
I_Extended[31] <= estendesinalgenerico:Estende_imediato.estendeSinal_OUT[31]
Addr_Rs_OUT[0] <= Instrucao[21].DB_MAX_OUTPUT_PORT_TYPE
Addr_Rs_OUT[1] <= Instrucao[22].DB_MAX_OUTPUT_PORT_TYPE
Addr_Rs_OUT[2] <= Instrucao[23].DB_MAX_OUTPUT_PORT_TYPE
Addr_Rs_OUT[3] <= Instrucao[24].DB_MAX_OUTPUT_PORT_TYPE
Addr_Rs_OUT[4] <= Instrucao[25].DB_MAX_OUTPUT_PORT_TYPE
Addr_Rt_OUT[0] <= Instrucao[16].DB_MAX_OUTPUT_PORT_TYPE
Addr_Rt_OUT[1] <= Instrucao[17].DB_MAX_OUTPUT_PORT_TYPE
Addr_Rt_OUT[2] <= Instrucao[18].DB_MAX_OUTPUT_PORT_TYPE
Addr_Rt_OUT[3] <= Instrucao[19].DB_MAX_OUTPUT_PORT_TYPE
Addr_Rt_OUT[4] <= Instrucao[20].DB_MAX_OUTPUT_PORT_TYPE
Addr_Rd_OUT[0] <= Instrucao[11].DB_MAX_OUTPUT_PORT_TYPE
Addr_Rd_OUT[1] <= Instrucao[12].DB_MAX_OUTPUT_PORT_TYPE
Addr_Rd_OUT[2] <= Instrucao[13].DB_MAX_OUTPUT_PORT_TYPE
Addr_Rd_OUT[3] <= Instrucao[14].DB_MAX_OUTPUT_PORT_TYPE
Addr_Rd_OUT[4] <= Instrucao[15].DB_MAX_OUTPUT_PORT_TYPE
Data_Rs_OUT[0] <= bancoreg:REG_BLOCK.saidaA[0]
Data_Rs_OUT[1] <= bancoreg:REG_BLOCK.saidaA[1]
Data_Rs_OUT[2] <= bancoreg:REG_BLOCK.saidaA[2]
Data_Rs_OUT[3] <= bancoreg:REG_BLOCK.saidaA[3]
Data_Rs_OUT[4] <= bancoreg:REG_BLOCK.saidaA[4]
Data_Rs_OUT[5] <= bancoreg:REG_BLOCK.saidaA[5]
Data_Rs_OUT[6] <= bancoreg:REG_BLOCK.saidaA[6]
Data_Rs_OUT[7] <= bancoreg:REG_BLOCK.saidaA[7]
Data_Rs_OUT[8] <= bancoreg:REG_BLOCK.saidaA[8]
Data_Rs_OUT[9] <= bancoreg:REG_BLOCK.saidaA[9]
Data_Rs_OUT[10] <= bancoreg:REG_BLOCK.saidaA[10]
Data_Rs_OUT[11] <= bancoreg:REG_BLOCK.saidaA[11]
Data_Rs_OUT[12] <= bancoreg:REG_BLOCK.saidaA[12]
Data_Rs_OUT[13] <= bancoreg:REG_BLOCK.saidaA[13]
Data_Rs_OUT[14] <= bancoreg:REG_BLOCK.saidaA[14]
Data_Rs_OUT[15] <= bancoreg:REG_BLOCK.saidaA[15]
Data_Rs_OUT[16] <= bancoreg:REG_BLOCK.saidaA[16]
Data_Rs_OUT[17] <= bancoreg:REG_BLOCK.saidaA[17]
Data_Rs_OUT[18] <= bancoreg:REG_BLOCK.saidaA[18]
Data_Rs_OUT[19] <= bancoreg:REG_BLOCK.saidaA[19]
Data_Rs_OUT[20] <= bancoreg:REG_BLOCK.saidaA[20]
Data_Rs_OUT[21] <= bancoreg:REG_BLOCK.saidaA[21]
Data_Rs_OUT[22] <= bancoreg:REG_BLOCK.saidaA[22]
Data_Rs_OUT[23] <= bancoreg:REG_BLOCK.saidaA[23]
Data_Rs_OUT[24] <= bancoreg:REG_BLOCK.saidaA[24]
Data_Rs_OUT[25] <= bancoreg:REG_BLOCK.saidaA[25]
Data_Rs_OUT[26] <= bancoreg:REG_BLOCK.saidaA[26]
Data_Rs_OUT[27] <= bancoreg:REG_BLOCK.saidaA[27]
Data_Rs_OUT[28] <= bancoreg:REG_BLOCK.saidaA[28]
Data_Rs_OUT[29] <= bancoreg:REG_BLOCK.saidaA[29]
Data_Rs_OUT[30] <= bancoreg:REG_BLOCK.saidaA[30]
Data_Rs_OUT[31] <= bancoreg:REG_BLOCK.saidaA[31]
Data_Rt_OUT[0] <= bancoreg:REG_BLOCK.saidaB[0]
Data_Rt_OUT[1] <= bancoreg:REG_BLOCK.saidaB[1]
Data_Rt_OUT[2] <= bancoreg:REG_BLOCK.saidaB[2]
Data_Rt_OUT[3] <= bancoreg:REG_BLOCK.saidaB[3]
Data_Rt_OUT[4] <= bancoreg:REG_BLOCK.saidaB[4]
Data_Rt_OUT[5] <= bancoreg:REG_BLOCK.saidaB[5]
Data_Rt_OUT[6] <= bancoreg:REG_BLOCK.saidaB[6]
Data_Rt_OUT[7] <= bancoreg:REG_BLOCK.saidaB[7]
Data_Rt_OUT[8] <= bancoreg:REG_BLOCK.saidaB[8]
Data_Rt_OUT[9] <= bancoreg:REG_BLOCK.saidaB[9]
Data_Rt_OUT[10] <= bancoreg:REG_BLOCK.saidaB[10]
Data_Rt_OUT[11] <= bancoreg:REG_BLOCK.saidaB[11]
Data_Rt_OUT[12] <= bancoreg:REG_BLOCK.saidaB[12]
Data_Rt_OUT[13] <= bancoreg:REG_BLOCK.saidaB[13]
Data_Rt_OUT[14] <= bancoreg:REG_BLOCK.saidaB[14]
Data_Rt_OUT[15] <= bancoreg:REG_BLOCK.saidaB[15]
Data_Rt_OUT[16] <= bancoreg:REG_BLOCK.saidaB[16]
Data_Rt_OUT[17] <= bancoreg:REG_BLOCK.saidaB[17]
Data_Rt_OUT[18] <= bancoreg:REG_BLOCK.saidaB[18]
Data_Rt_OUT[19] <= bancoreg:REG_BLOCK.saidaB[19]
Data_Rt_OUT[20] <= bancoreg:REG_BLOCK.saidaB[20]
Data_Rt_OUT[21] <= bancoreg:REG_BLOCK.saidaB[21]
Data_Rt_OUT[22] <= bancoreg:REG_BLOCK.saidaB[22]
Data_Rt_OUT[23] <= bancoreg:REG_BLOCK.saidaB[23]
Data_Rt_OUT[24] <= bancoreg:REG_BLOCK.saidaB[24]
Data_Rt_OUT[25] <= bancoreg:REG_BLOCK.saidaB[25]
Data_Rt_OUT[26] <= bancoreg:REG_BLOCK.saidaB[26]
Data_Rt_OUT[27] <= bancoreg:REG_BLOCK.saidaB[27]
Data_Rt_OUT[28] <= bancoreg:REG_BLOCK.saidaB[28]
Data_Rt_OUT[29] <= bancoreg:REG_BLOCK.saidaB[29]
Data_Rt_OUT[30] <= bancoreg:REG_BLOCK.saidaB[30]
Data_Rt_OUT[31] <= bancoreg:REG_BLOCK.saidaB[31]
PC_DEC_OUT[0] <= PC_DEC_IN[0].DB_MAX_OUTPUT_PORT_TYPE
PC_DEC_OUT[1] <= PC_DEC_IN[1].DB_MAX_OUTPUT_PORT_TYPE
PC_DEC_OUT[2] <= PC_DEC_IN[2].DB_MAX_OUTPUT_PORT_TYPE
PC_DEC_OUT[3] <= PC_DEC_IN[3].DB_MAX_OUTPUT_PORT_TYPE
PC_DEC_OUT[4] <= PC_DEC_IN[4].DB_MAX_OUTPUT_PORT_TYPE
PC_DEC_OUT[5] <= PC_DEC_IN[5].DB_MAX_OUTPUT_PORT_TYPE
PC_DEC_OUT[6] <= PC_DEC_IN[6].DB_MAX_OUTPUT_PORT_TYPE
PC_DEC_OUT[7] <= PC_DEC_IN[7].DB_MAX_OUTPUT_PORT_TYPE
PC_DEC_OUT[8] <= PC_DEC_IN[8].DB_MAX_OUTPUT_PORT_TYPE
PC_DEC_OUT[9] <= PC_DEC_IN[9].DB_MAX_OUTPUT_PORT_TYPE
PC_DEC_OUT[10] <= PC_DEC_IN[10].DB_MAX_OUTPUT_PORT_TYPE
PC_DEC_OUT[11] <= PC_DEC_IN[11].DB_MAX_OUTPUT_PORT_TYPE
PC_DEC_OUT[12] <= PC_DEC_IN[12].DB_MAX_OUTPUT_PORT_TYPE
PC_DEC_OUT[13] <= PC_DEC_IN[13].DB_MAX_OUTPUT_PORT_TYPE
PC_DEC_OUT[14] <= PC_DEC_IN[14].DB_MAX_OUTPUT_PORT_TYPE
PC_DEC_OUT[15] <= PC_DEC_IN[15].DB_MAX_OUTPUT_PORT_TYPE
PC_DEC_OUT[16] <= PC_DEC_IN[16].DB_MAX_OUTPUT_PORT_TYPE
PC_DEC_OUT[17] <= PC_DEC_IN[17].DB_MAX_OUTPUT_PORT_TYPE
PC_DEC_OUT[18] <= PC_DEC_IN[18].DB_MAX_OUTPUT_PORT_TYPE
PC_DEC_OUT[19] <= PC_DEC_IN[19].DB_MAX_OUTPUT_PORT_TYPE
PC_DEC_OUT[20] <= PC_DEC_IN[20].DB_MAX_OUTPUT_PORT_TYPE
PC_DEC_OUT[21] <= PC_DEC_IN[21].DB_MAX_OUTPUT_PORT_TYPE
PC_DEC_OUT[22] <= PC_DEC_IN[22].DB_MAX_OUTPUT_PORT_TYPE
PC_DEC_OUT[23] <= PC_DEC_IN[23].DB_MAX_OUTPUT_PORT_TYPE
PC_DEC_OUT[24] <= PC_DEC_IN[24].DB_MAX_OUTPUT_PORT_TYPE
PC_DEC_OUT[25] <= PC_DEC_IN[25].DB_MAX_OUTPUT_PORT_TYPE
PC_DEC_OUT[26] <= PC_DEC_IN[26].DB_MAX_OUTPUT_PORT_TYPE
PC_DEC_OUT[27] <= PC_DEC_IN[27].DB_MAX_OUTPUT_PORT_TYPE
PC_DEC_OUT[28] <= PC_DEC_IN[28].DB_MAX_OUTPUT_PORT_TYPE
PC_DEC_OUT[29] <= PC_DEC_IN[29].DB_MAX_OUTPUT_PORT_TYPE
PC_DEC_OUT[30] <= PC_DEC_IN[30].DB_MAX_OUTPUT_PORT_TYPE
PC_DEC_OUT[31] <= PC_DEC_IN[31].DB_MAX_OUTPUT_PORT_TYPE
shifted_I_J_OUT[0] <= <GND>
shifted_I_J_OUT[1] <= <GND>
shifted_I_J_OUT[2] <= Instrucao[0].DB_MAX_OUTPUT_PORT_TYPE
shifted_I_J_OUT[3] <= Instrucao[1].DB_MAX_OUTPUT_PORT_TYPE
shifted_I_J_OUT[4] <= Instrucao[2].DB_MAX_OUTPUT_PORT_TYPE
shifted_I_J_OUT[5] <= Instrucao[3].DB_MAX_OUTPUT_PORT_TYPE
shifted_I_J_OUT[6] <= Instrucao[4].DB_MAX_OUTPUT_PORT_TYPE
shifted_I_J_OUT[7] <= Instrucao[5].DB_MAX_OUTPUT_PORT_TYPE
shifted_I_J_OUT[8] <= Instrucao[6].DB_MAX_OUTPUT_PORT_TYPE
shifted_I_J_OUT[9] <= Instrucao[7].DB_MAX_OUTPUT_PORT_TYPE
shifted_I_J_OUT[10] <= Instrucao[8].DB_MAX_OUTPUT_PORT_TYPE
shifted_I_J_OUT[11] <= Instrucao[9].DB_MAX_OUTPUT_PORT_TYPE
shifted_I_J_OUT[12] <= Instrucao[10].DB_MAX_OUTPUT_PORT_TYPE
shifted_I_J_OUT[13] <= Instrucao[11].DB_MAX_OUTPUT_PORT_TYPE
shifted_I_J_OUT[14] <= Instrucao[12].DB_MAX_OUTPUT_PORT_TYPE
shifted_I_J_OUT[15] <= Instrucao[13].DB_MAX_OUTPUT_PORT_TYPE
shifted_I_J_OUT[16] <= Instrucao[14].DB_MAX_OUTPUT_PORT_TYPE
shifted_I_J_OUT[17] <= Instrucao[15].DB_MAX_OUTPUT_PORT_TYPE
shifted_I_J_OUT[18] <= Instrucao[16].DB_MAX_OUTPUT_PORT_TYPE
shifted_I_J_OUT[19] <= Instrucao[17].DB_MAX_OUTPUT_PORT_TYPE
shifted_I_J_OUT[20] <= Instrucao[18].DB_MAX_OUTPUT_PORT_TYPE
shifted_I_J_OUT[21] <= Instrucao[19].DB_MAX_OUTPUT_PORT_TYPE
shifted_I_J_OUT[22] <= Instrucao[20].DB_MAX_OUTPUT_PORT_TYPE
shifted_I_J_OUT[23] <= Instrucao[21].DB_MAX_OUTPUT_PORT_TYPE
shifted_I_J_OUT[24] <= Instrucao[22].DB_MAX_OUTPUT_PORT_TYPE
shifted_I_J_OUT[25] <= Instrucao[23].DB_MAX_OUTPUT_PORT_TYPE
shifted_I_J_OUT[26] <= Instrucao[24].DB_MAX_OUTPUT_PORT_TYPE
shifted_I_J_OUT[27] <= Instrucao[25].DB_MAX_OUTPUT_PORT_TYPE
shifted_I_J_OUT[28] <= PC_DEC_IN[28].DB_MAX_OUTPUT_PORT_TYPE
shifted_I_J_OUT[29] <= PC_DEC_IN[29].DB_MAX_OUTPUT_PORT_TYPE
shifted_I_J_OUT[30] <= PC_DEC_IN[30].DB_MAX_OUTPUT_PORT_TYPE
shifted_I_J_OUT[31] <= PC_DEC_IN[31].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI[0] <= <GND>
Imediato_LUI[1] <= <GND>
Imediato_LUI[2] <= <GND>
Imediato_LUI[3] <= <GND>
Imediato_LUI[4] <= <GND>
Imediato_LUI[5] <= <GND>
Imediato_LUI[6] <= <GND>
Imediato_LUI[7] <= <GND>
Imediato_LUI[8] <= <GND>
Imediato_LUI[9] <= <GND>
Imediato_LUI[10] <= <GND>
Imediato_LUI[11] <= <GND>
Imediato_LUI[12] <= <GND>
Imediato_LUI[13] <= <GND>
Imediato_LUI[14] <= <GND>
Imediato_LUI[15] <= <GND>
Imediato_LUI[16] <= Instrucao[0].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI[17] <= Instrucao[1].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI[18] <= Instrucao[2].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI[19] <= Instrucao[3].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI[20] <= Instrucao[4].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI[21] <= Instrucao[5].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI[22] <= Instrucao[6].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI[23] <= Instrucao[7].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI[24] <= Instrucao[8].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI[25] <= Instrucao[9].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI[26] <= Instrucao[10].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI[27] <= Instrucao[11].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI[28] <= Instrucao[12].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI[29] <= Instrucao[13].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI[30] <= Instrucao[14].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI[31] <= Instrucao[15].DB_MAX_OUTPUT_PORT_TYPE
ULA_Ctrl_OUT[0] <= componentedecontrole:DECODER.UlaCtrl[0]
ULA_Ctrl_OUT[1] <= componentedecontrole:DECODER.UlaCtrl[1]
ULA_Ctrl_OUT[2] <= componentedecontrole:DECODER.UlaCtrl[2]
EX_ctrl[0] <= muxgenerico2x1:MUX_PAL_STALL.saida_MUX[3]
EX_ctrl[1] <= muxgenerico2x1:MUX_PAL_STALL.saida_MUX[7]
EX_ctrl[2] <= muxgenerico2x1:MUX_PAL_STALL.saida_MUX[10]
EX_ctrl[3] <= muxgenerico2x1:MUX_PAL_STALL.saida_MUX[11]
MEM_Ctrl[0] <= muxgenerico2x1:MUX_PAL_STALL.saida_MUX[0]
MEM_Ctrl[1] <= muxgenerico2x1:MUX_PAL_STALL.saida_MUX[1]
MEM_Ctrl[2] <= muxgenerico2x1:MUX_PAL_STALL.saida_MUX[2]
MEM_Ctrl[3] <= muxgenerico2x1:MUX_PAL_STALL.saida_MUX[3]
WB_Ctrl[0] <= muxgenerico2x1:MUX_PAL_STALL.saida_MUX[4]
WB_Ctrl[1] <= muxgenerico2x1:MUX_PAL_STALL.saida_MUX[5]
WB_Ctrl[2] <= muxgenerico2x1:MUX_PAL_STALL.saida_MUX[8]
sel_JMP <= muxgenerico2x1:MUX_PAL_STALL.saida_MUX[12]
sel_JR <= muxgenerico2x1:MUX_PAL_STALL.saida_MUX[13]
stall_OUT <= stall.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|DECODE:DECODE|bancoReg:REG_BLOCK
clk => registrador~37.CLK
clk => registrador~0.CLK
clk => registrador~1.CLK
clk => registrador~2.CLK
clk => registrador~3.CLK
clk => registrador~4.CLK
clk => registrador~5.CLK
clk => registrador~6.CLK
clk => registrador~7.CLK
clk => registrador~8.CLK
clk => registrador~9.CLK
clk => registrador~10.CLK
clk => registrador~11.CLK
clk => registrador~12.CLK
clk => registrador~13.CLK
clk => registrador~14.CLK
clk => registrador~15.CLK
clk => registrador~16.CLK
clk => registrador~17.CLK
clk => registrador~18.CLK
clk => registrador~19.CLK
clk => registrador~20.CLK
clk => registrador~21.CLK
clk => registrador~22.CLK
clk => registrador~23.CLK
clk => registrador~24.CLK
clk => registrador~25.CLK
clk => registrador~26.CLK
clk => registrador~27.CLK
clk => registrador~28.CLK
clk => registrador~29.CLK
clk => registrador~30.CLK
clk => registrador~31.CLK
clk => registrador~32.CLK
clk => registrador~33.CLK
clk => registrador~34.CLK
clk => registrador~35.CLK
clk => registrador~36.CLK
clk => registrador.CLK0
enderecoA[0] => Equal1.IN30
enderecoA[0] => registrador.PORTBRADDR
enderecoA[1] => Equal1.IN29
enderecoA[1] => registrador.PORTBRADDR1
enderecoA[2] => Equal1.IN28
enderecoA[2] => registrador.PORTBRADDR2
enderecoA[3] => Equal1.IN27
enderecoA[3] => registrador.PORTBRADDR3
enderecoA[4] => Equal1.IN26
enderecoA[4] => registrador.PORTBRADDR4
enderecoB[0] => Equal0.IN30
enderecoB[0] => registrador.RADDR
enderecoB[1] => Equal0.IN29
enderecoB[1] => registrador.RADDR1
enderecoB[2] => Equal0.IN28
enderecoB[2] => registrador.RADDR2
enderecoB[3] => Equal0.IN27
enderecoB[3] => registrador.RADDR3
enderecoB[4] => Equal0.IN26
enderecoB[4] => registrador.RADDR4
enderecoC[0] => registrador~4.DATAIN
enderecoC[0] => registrador.WADDR
enderecoC[1] => registrador~3.DATAIN
enderecoC[1] => registrador.WADDR1
enderecoC[2] => registrador~2.DATAIN
enderecoC[2] => registrador.WADDR2
enderecoC[3] => registrador~1.DATAIN
enderecoC[3] => registrador.WADDR3
enderecoC[4] => registrador~0.DATAIN
enderecoC[4] => registrador.WADDR4
dadoEscritaC[0] => registrador~36.DATAIN
dadoEscritaC[0] => registrador.DATAIN
dadoEscritaC[1] => registrador~35.DATAIN
dadoEscritaC[1] => registrador.DATAIN1
dadoEscritaC[2] => registrador~34.DATAIN
dadoEscritaC[2] => registrador.DATAIN2
dadoEscritaC[3] => registrador~33.DATAIN
dadoEscritaC[3] => registrador.DATAIN3
dadoEscritaC[4] => registrador~32.DATAIN
dadoEscritaC[4] => registrador.DATAIN4
dadoEscritaC[5] => registrador~31.DATAIN
dadoEscritaC[5] => registrador.DATAIN5
dadoEscritaC[6] => registrador~30.DATAIN
dadoEscritaC[6] => registrador.DATAIN6
dadoEscritaC[7] => registrador~29.DATAIN
dadoEscritaC[7] => registrador.DATAIN7
dadoEscritaC[8] => registrador~28.DATAIN
dadoEscritaC[8] => registrador.DATAIN8
dadoEscritaC[9] => registrador~27.DATAIN
dadoEscritaC[9] => registrador.DATAIN9
dadoEscritaC[10] => registrador~26.DATAIN
dadoEscritaC[10] => registrador.DATAIN10
dadoEscritaC[11] => registrador~25.DATAIN
dadoEscritaC[11] => registrador.DATAIN11
dadoEscritaC[12] => registrador~24.DATAIN
dadoEscritaC[12] => registrador.DATAIN12
dadoEscritaC[13] => registrador~23.DATAIN
dadoEscritaC[13] => registrador.DATAIN13
dadoEscritaC[14] => registrador~22.DATAIN
dadoEscritaC[14] => registrador.DATAIN14
dadoEscritaC[15] => registrador~21.DATAIN
dadoEscritaC[15] => registrador.DATAIN15
dadoEscritaC[16] => registrador~20.DATAIN
dadoEscritaC[16] => registrador.DATAIN16
dadoEscritaC[17] => registrador~19.DATAIN
dadoEscritaC[17] => registrador.DATAIN17
dadoEscritaC[18] => registrador~18.DATAIN
dadoEscritaC[18] => registrador.DATAIN18
dadoEscritaC[19] => registrador~17.DATAIN
dadoEscritaC[19] => registrador.DATAIN19
dadoEscritaC[20] => registrador~16.DATAIN
dadoEscritaC[20] => registrador.DATAIN20
dadoEscritaC[21] => registrador~15.DATAIN
dadoEscritaC[21] => registrador.DATAIN21
dadoEscritaC[22] => registrador~14.DATAIN
dadoEscritaC[22] => registrador.DATAIN22
dadoEscritaC[23] => registrador~13.DATAIN
dadoEscritaC[23] => registrador.DATAIN23
dadoEscritaC[24] => registrador~12.DATAIN
dadoEscritaC[24] => registrador.DATAIN24
dadoEscritaC[25] => registrador~11.DATAIN
dadoEscritaC[25] => registrador.DATAIN25
dadoEscritaC[26] => registrador~10.DATAIN
dadoEscritaC[26] => registrador.DATAIN26
dadoEscritaC[27] => registrador~9.DATAIN
dadoEscritaC[27] => registrador.DATAIN27
dadoEscritaC[28] => registrador~8.DATAIN
dadoEscritaC[28] => registrador.DATAIN28
dadoEscritaC[29] => registrador~7.DATAIN
dadoEscritaC[29] => registrador.DATAIN29
dadoEscritaC[30] => registrador~6.DATAIN
dadoEscritaC[30] => registrador.DATAIN30
dadoEscritaC[31] => registrador~5.DATAIN
dadoEscritaC[31] => registrador.DATAIN31
escreveC => registrador~37.DATAIN
escreveC => registrador.WE
saidaA[0] <= saidaA.DB_MAX_OUTPUT_PORT_TYPE
saidaA[1] <= saidaA.DB_MAX_OUTPUT_PORT_TYPE
saidaA[2] <= saidaA.DB_MAX_OUTPUT_PORT_TYPE
saidaA[3] <= saidaA.DB_MAX_OUTPUT_PORT_TYPE
saidaA[4] <= saidaA.DB_MAX_OUTPUT_PORT_TYPE
saidaA[5] <= saidaA.DB_MAX_OUTPUT_PORT_TYPE
saidaA[6] <= saidaA.DB_MAX_OUTPUT_PORT_TYPE
saidaA[7] <= saidaA.DB_MAX_OUTPUT_PORT_TYPE
saidaA[8] <= saidaA.DB_MAX_OUTPUT_PORT_TYPE
saidaA[9] <= saidaA.DB_MAX_OUTPUT_PORT_TYPE
saidaA[10] <= saidaA.DB_MAX_OUTPUT_PORT_TYPE
saidaA[11] <= saidaA.DB_MAX_OUTPUT_PORT_TYPE
saidaA[12] <= saidaA.DB_MAX_OUTPUT_PORT_TYPE
saidaA[13] <= saidaA.DB_MAX_OUTPUT_PORT_TYPE
saidaA[14] <= saidaA.DB_MAX_OUTPUT_PORT_TYPE
saidaA[15] <= saidaA.DB_MAX_OUTPUT_PORT_TYPE
saidaA[16] <= saidaA.DB_MAX_OUTPUT_PORT_TYPE
saidaA[17] <= saidaA.DB_MAX_OUTPUT_PORT_TYPE
saidaA[18] <= saidaA.DB_MAX_OUTPUT_PORT_TYPE
saidaA[19] <= saidaA.DB_MAX_OUTPUT_PORT_TYPE
saidaA[20] <= saidaA.DB_MAX_OUTPUT_PORT_TYPE
saidaA[21] <= saidaA.DB_MAX_OUTPUT_PORT_TYPE
saidaA[22] <= saidaA.DB_MAX_OUTPUT_PORT_TYPE
saidaA[23] <= saidaA.DB_MAX_OUTPUT_PORT_TYPE
saidaA[24] <= saidaA.DB_MAX_OUTPUT_PORT_TYPE
saidaA[25] <= saidaA.DB_MAX_OUTPUT_PORT_TYPE
saidaA[26] <= saidaA.DB_MAX_OUTPUT_PORT_TYPE
saidaA[27] <= saidaA.DB_MAX_OUTPUT_PORT_TYPE
saidaA[28] <= saidaA.DB_MAX_OUTPUT_PORT_TYPE
saidaA[29] <= saidaA.DB_MAX_OUTPUT_PORT_TYPE
saidaA[30] <= saidaA.DB_MAX_OUTPUT_PORT_TYPE
saidaA[31] <= saidaA.DB_MAX_OUTPUT_PORT_TYPE
saidaB[0] <= saidaB.DB_MAX_OUTPUT_PORT_TYPE
saidaB[1] <= saidaB.DB_MAX_OUTPUT_PORT_TYPE
saidaB[2] <= saidaB.DB_MAX_OUTPUT_PORT_TYPE
saidaB[3] <= saidaB.DB_MAX_OUTPUT_PORT_TYPE
saidaB[4] <= saidaB.DB_MAX_OUTPUT_PORT_TYPE
saidaB[5] <= saidaB.DB_MAX_OUTPUT_PORT_TYPE
saidaB[6] <= saidaB.DB_MAX_OUTPUT_PORT_TYPE
saidaB[7] <= saidaB.DB_MAX_OUTPUT_PORT_TYPE
saidaB[8] <= saidaB.DB_MAX_OUTPUT_PORT_TYPE
saidaB[9] <= saidaB.DB_MAX_OUTPUT_PORT_TYPE
saidaB[10] <= saidaB.DB_MAX_OUTPUT_PORT_TYPE
saidaB[11] <= saidaB.DB_MAX_OUTPUT_PORT_TYPE
saidaB[12] <= saidaB.DB_MAX_OUTPUT_PORT_TYPE
saidaB[13] <= saidaB.DB_MAX_OUTPUT_PORT_TYPE
saidaB[14] <= saidaB.DB_MAX_OUTPUT_PORT_TYPE
saidaB[15] <= saidaB.DB_MAX_OUTPUT_PORT_TYPE
saidaB[16] <= saidaB.DB_MAX_OUTPUT_PORT_TYPE
saidaB[17] <= saidaB.DB_MAX_OUTPUT_PORT_TYPE
saidaB[18] <= saidaB.DB_MAX_OUTPUT_PORT_TYPE
saidaB[19] <= saidaB.DB_MAX_OUTPUT_PORT_TYPE
saidaB[20] <= saidaB.DB_MAX_OUTPUT_PORT_TYPE
saidaB[21] <= saidaB.DB_MAX_OUTPUT_PORT_TYPE
saidaB[22] <= saidaB.DB_MAX_OUTPUT_PORT_TYPE
saidaB[23] <= saidaB.DB_MAX_OUTPUT_PORT_TYPE
saidaB[24] <= saidaB.DB_MAX_OUTPUT_PORT_TYPE
saidaB[25] <= saidaB.DB_MAX_OUTPUT_PORT_TYPE
saidaB[26] <= saidaB.DB_MAX_OUTPUT_PORT_TYPE
saidaB[27] <= saidaB.DB_MAX_OUTPUT_PORT_TYPE
saidaB[28] <= saidaB.DB_MAX_OUTPUT_PORT_TYPE
saidaB[29] <= saidaB.DB_MAX_OUTPUT_PORT_TYPE
saidaB[30] <= saidaB.DB_MAX_OUTPUT_PORT_TYPE
saidaB[31] <= saidaB.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|DECODE:DECODE|ComponenteDeControle:DECODER
opcode[0] => unidadedecontrole:UnidadeDeControle.opcode[0]
opcode[0] => decoderopcode:DecOpcode_ULA.opcode[0]
opcode[1] => unidadedecontrole:UnidadeDeControle.opcode[1]
opcode[1] => decoderopcode:DecOpcode_ULA.opcode[1]
opcode[2] => unidadedecontrole:UnidadeDeControle.opcode[2]
opcode[2] => decoderopcode:DecOpcode_ULA.opcode[2]
opcode[3] => unidadedecontrole:UnidadeDeControle.opcode[3]
opcode[3] => decoderopcode:DecOpcode_ULA.opcode[3]
opcode[4] => unidadedecontrole:UnidadeDeControle.opcode[4]
opcode[4] => decoderopcode:DecOpcode_ULA.opcode[4]
opcode[5] => unidadedecontrole:UnidadeDeControle.opcode[5]
opcode[5] => decoderopcode:DecOpcode_ULA.opcode[5]
funct[0] => unidadedecontrole:UnidadeDeControle.funct[0]
funct[0] => decoderfunct:DecFunct_ULA.funct[0]
funct[1] => unidadedecontrole:UnidadeDeControle.funct[1]
funct[1] => decoderfunct:DecFunct_ULA.funct[1]
funct[2] => unidadedecontrole:UnidadeDeControle.funct[2]
funct[2] => decoderfunct:DecFunct_ULA.funct[2]
funct[3] => unidadedecontrole:UnidadeDeControle.funct[3]
funct[3] => decoderfunct:DecFunct_ULA.funct[3]
funct[4] => unidadedecontrole:UnidadeDeControle.funct[4]
funct[4] => decoderfunct:DecFunct_ULA.funct[4]
funct[5] => unidadedecontrole:UnidadeDeControle.funct[5]
funct[5] => decoderfunct:DecFunct_ULA.funct[5]
palavraDeControle[0] <= unidadedecontrole:UnidadeDeControle.saida[0]
palavraDeControle[1] <= unidadedecontrole:UnidadeDeControle.saida[1]
palavraDeControle[2] <= unidadedecontrole:UnidadeDeControle.saida[2]
palavraDeControle[3] <= unidadedecontrole:UnidadeDeControle.saida[3]
palavraDeControle[4] <= unidadedecontrole:UnidadeDeControle.saida[4]
palavraDeControle[5] <= unidadedecontrole:UnidadeDeControle.saida[5]
palavraDeControle[6] <= unidadedecontrole:UnidadeDeControle.saida[6]
palavraDeControle[7] <= unidadedecontrole:UnidadeDeControle.saida[7]
palavraDeControle[8] <= unidadedecontrole:UnidadeDeControle.saida[8]
palavraDeControle[9] <= unidadedecontrole:UnidadeDeControle.saida[9]
palavraDeControle[10] <= unidadedecontrole:UnidadeDeControle.saida[10]
palavraDeControle[11] <= unidadedecontrole:UnidadeDeControle.saida[11]
palavraDeControle[12] <= unidadedecontrole:UnidadeDeControle.saida[12]
palavraDeControle[13] <= unidadedecontrole:UnidadeDeControle.saida[13]
UlaCtrl[0] <= muxgenerico2x1:MUX_ULA_OP.saida_MUX[0]
UlaCtrl[1] <= muxgenerico2x1:MUX_ULA_OP.saida_MUX[1]
UlaCtrl[2] <= muxgenerico2x1:MUX_ULA_OP.saida_MUX[2]


|MIPSExpo|DECODE:DECODE|ComponenteDeControle:DECODER|UnidadeDeControle:UnidadeDeControle
opcode[0] => Equal0.IN5
opcode[0] => Equal1.IN5
opcode[0] => Equal2.IN3
opcode[0] => Equal3.IN5
opcode[0] => Equal4.IN3
opcode[0] => Equal5.IN4
opcode[0] => Equal6.IN5
opcode[0] => Equal7.IN4
opcode[0] => Equal8.IN4
opcode[0] => Equal9.IN5
opcode[0] => Equal10.IN5
opcode[0] => Equal11.IN5
opcode[1] => Equal0.IN4
opcode[1] => Equal1.IN3
opcode[1] => Equal2.IN5
opcode[1] => Equal3.IN2
opcode[1] => Equal4.IN2
opcode[1] => Equal5.IN3
opcode[1] => Equal6.IN4
opcode[1] => Equal7.IN5
opcode[1] => Equal8.IN3
opcode[1] => Equal9.IN4
opcode[1] => Equal10.IN4
opcode[1] => Equal11.IN4
opcode[2] => Equal0.IN3
opcode[2] => Equal1.IN4
opcode[2] => Equal2.IN2
opcode[2] => Equal3.IN4
opcode[2] => Equal4.IN5
opcode[2] => Equal5.IN2
opcode[2] => Equal6.IN3
opcode[2] => Equal7.IN3
opcode[2] => Equal8.IN5
opcode[2] => Equal9.IN1
opcode[2] => Equal10.IN2
opcode[2] => Equal11.IN3
opcode[3] => Equal0.IN2
opcode[3] => Equal1.IN2
opcode[3] => Equal2.IN4
opcode[3] => Equal3.IN3
opcode[3] => Equal4.IN4
opcode[3] => Equal5.IN5
opcode[3] => Equal6.IN2
opcode[3] => Equal7.IN2
opcode[3] => Equal8.IN2
opcode[3] => Equal9.IN3
opcode[3] => Equal10.IN1
opcode[3] => Equal11.IN2
opcode[4] => Equal0.IN1
opcode[4] => Equal1.IN1
opcode[4] => Equal2.IN1
opcode[4] => Equal3.IN1
opcode[4] => Equal4.IN1
opcode[4] => Equal5.IN1
opcode[4] => Equal6.IN1
opcode[4] => Equal7.IN1
opcode[4] => Equal8.IN1
opcode[4] => Equal9.IN0
opcode[4] => Equal10.IN0
opcode[4] => Equal11.IN1
opcode[5] => Equal0.IN0
opcode[5] => Equal1.IN0
opcode[5] => Equal2.IN0
opcode[5] => Equal3.IN0
opcode[5] => Equal4.IN0
opcode[5] => Equal5.IN0
opcode[5] => Equal6.IN0
opcode[5] => Equal7.IN0
opcode[5] => Equal8.IN0
opcode[5] => Equal9.IN2
opcode[5] => Equal10.IN3
opcode[5] => Equal11.IN0
funct[0] => Equal12.IN4
funct[1] => Equal12.IN3
funct[2] => Equal12.IN2
funct[3] => Equal12.IN5
funct[4] => Equal12.IN1
funct[5] => Equal12.IN0
saida[0] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|DECODE:DECODE|ComponenteDeControle:DECODER|DecoderOpcode:DecOpcode_ULA
opcode[0] => Equal0.IN3
opcode[0] => Equal1.IN5
opcode[0] => Equal2.IN3
opcode[0] => Equal3.IN4
opcode[0] => Equal4.IN5
opcode[0] => Equal5.IN4
opcode[0] => Equal6.IN5
opcode[0] => Equal7.IN5
opcode[1] => Equal0.IN5
opcode[1] => Equal1.IN2
opcode[1] => Equal2.IN2
opcode[1] => Equal3.IN3
opcode[1] => Equal4.IN3
opcode[1] => Equal5.IN3
opcode[1] => Equal6.IN4
opcode[1] => Equal7.IN4
opcode[2] => Equal0.IN2
opcode[2] => Equal1.IN4
opcode[2] => Equal2.IN5
opcode[2] => Equal3.IN2
opcode[2] => Equal4.IN4
opcode[2] => Equal5.IN5
opcode[2] => Equal6.IN2
opcode[2] => Equal7.IN1
opcode[3] => Equal0.IN4
opcode[3] => Equal1.IN3
opcode[3] => Equal2.IN4
opcode[3] => Equal3.IN5
opcode[3] => Equal4.IN2
opcode[3] => Equal5.IN2
opcode[3] => Equal6.IN1
opcode[3] => Equal7.IN3
opcode[4] => Equal0.IN1
opcode[4] => Equal1.IN1
opcode[4] => Equal2.IN1
opcode[4] => Equal3.IN1
opcode[4] => Equal4.IN1
opcode[4] => Equal5.IN1
opcode[4] => Equal6.IN0
opcode[4] => Equal7.IN0
opcode[5] => Equal0.IN0
opcode[5] => Equal1.IN0
opcode[5] => Equal2.IN0
opcode[5] => Equal3.IN0
opcode[5] => Equal4.IN0
opcode[5] => Equal5.IN0
opcode[5] => Equal6.IN3
opcode[5] => Equal7.IN2
saida[0] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|DECODE:DECODE|ComponenteDeControle:DECODER|DecoderFunct:DecFunct_ULA
funct[0] => Equal0.IN2
funct[0] => Equal1.IN3
funct[0] => Equal2.IN4
funct[0] => Equal3.IN5
funct[0] => Equal4.IN3
funct[1] => Equal0.IN5
funct[1] => Equal1.IN5
funct[1] => Equal2.IN3
funct[1] => Equal3.IN2
funct[1] => Equal4.IN2
funct[2] => Equal0.IN1
funct[2] => Equal1.IN2
funct[2] => Equal2.IN2
funct[2] => Equal3.IN4
funct[2] => Equal4.IN5
funct[3] => Equal0.IN4
funct[3] => Equal1.IN1
funct[3] => Equal2.IN1
funct[3] => Equal3.IN1
funct[3] => Equal4.IN1
funct[4] => Equal0.IN0
funct[4] => Equal1.IN0
funct[4] => Equal2.IN0
funct[4] => Equal3.IN0
funct[4] => Equal4.IN0
funct[5] => Equal0.IN3
funct[5] => Equal1.IN4
funct[5] => Equal2.IN5
funct[5] => Equal3.IN3
funct[5] => Equal4.IN4
saida[0] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|DECODE:DECODE|ComponenteDeControle:DECODER|muxGenerico2x1:MUX_ULA_OP
entradaA_MUX[0] => saida_MUX.DATAA
entradaA_MUX[1] => saida_MUX.DATAA
entradaA_MUX[2] => saida_MUX.DATAA
entradaB_MUX[0] => saida_MUX.DATAB
entradaB_MUX[1] => saida_MUX.DATAB
entradaB_MUX[2] => saida_MUX.DATAB
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
saida_MUX[0] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[1] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[2] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|DECODE:DECODE|estendeSinalGenerico:Estende_imediato
estendeSinal_IN[0] => estendeSinal_OUT[0].DATAIN
estendeSinal_IN[1] => estendeSinal_OUT[1].DATAIN
estendeSinal_IN[2] => estendeSinal_OUT[2].DATAIN
estendeSinal_IN[3] => estendeSinal_OUT[3].DATAIN
estendeSinal_IN[4] => estendeSinal_OUT[4].DATAIN
estendeSinal_IN[5] => estendeSinal_OUT[5].DATAIN
estendeSinal_IN[6] => estendeSinal_OUT[6].DATAIN
estendeSinal_IN[7] => estendeSinal_OUT[7].DATAIN
estendeSinal_IN[8] => estendeSinal_OUT[8].DATAIN
estendeSinal_IN[9] => estendeSinal_OUT[9].DATAIN
estendeSinal_IN[10] => estendeSinal_OUT[10].DATAIN
estendeSinal_IN[11] => estendeSinal_OUT[11].DATAIN
estendeSinal_IN[12] => estendeSinal_OUT[12].DATAIN
estendeSinal_IN[13] => estendeSinal_OUT[13].DATAIN
estendeSinal_IN[14] => estendeSinal_OUT[14].DATAIN
estendeSinal_IN[15] => estendeSinal_OUT.DATAB
estendeSinal_IN[15] => estendeSinal_OUT.DATAB
estendeSinal_IN[15] => estendeSinal_OUT.DATAB
estendeSinal_IN[15] => estendeSinal_OUT.DATAB
estendeSinal_IN[15] => estendeSinal_OUT.DATAB
estendeSinal_IN[15] => estendeSinal_OUT.DATAB
estendeSinal_IN[15] => estendeSinal_OUT.DATAB
estendeSinal_IN[15] => estendeSinal_OUT.DATAB
estendeSinal_IN[15] => estendeSinal_OUT.DATAB
estendeSinal_IN[15] => estendeSinal_OUT.DATAB
estendeSinal_IN[15] => estendeSinal_OUT.DATAB
estendeSinal_IN[15] => estendeSinal_OUT.DATAB
estendeSinal_IN[15] => estendeSinal_OUT.DATAB
estendeSinal_IN[15] => estendeSinal_OUT.DATAB
estendeSinal_IN[15] => estendeSinal_OUT.DATAB
estendeSinal_IN[15] => estendeSinal_OUT.DATAB
estendeSinal_IN[15] => estendeSinal_OUT[15].DATAIN
ORI_ANDI => estendeSinal_OUT.OUTPUTSELECT
ORI_ANDI => estendeSinal_OUT.OUTPUTSELECT
ORI_ANDI => estendeSinal_OUT.OUTPUTSELECT
ORI_ANDI => estendeSinal_OUT.OUTPUTSELECT
ORI_ANDI => estendeSinal_OUT.OUTPUTSELECT
ORI_ANDI => estendeSinal_OUT.OUTPUTSELECT
ORI_ANDI => estendeSinal_OUT.OUTPUTSELECT
ORI_ANDI => estendeSinal_OUT.OUTPUTSELECT
ORI_ANDI => estendeSinal_OUT.OUTPUTSELECT
ORI_ANDI => estendeSinal_OUT.OUTPUTSELECT
ORI_ANDI => estendeSinal_OUT.OUTPUTSELECT
ORI_ANDI => estendeSinal_OUT.OUTPUTSELECT
ORI_ANDI => estendeSinal_OUT.OUTPUTSELECT
ORI_ANDI => estendeSinal_OUT.OUTPUTSELECT
ORI_ANDI => estendeSinal_OUT.OUTPUTSELECT
ORI_ANDI => estendeSinal_OUT.OUTPUTSELECT
estendeSinal_OUT[0] <= estendeSinal_IN[0].DB_MAX_OUTPUT_PORT_TYPE
estendeSinal_OUT[1] <= estendeSinal_IN[1].DB_MAX_OUTPUT_PORT_TYPE
estendeSinal_OUT[2] <= estendeSinal_IN[2].DB_MAX_OUTPUT_PORT_TYPE
estendeSinal_OUT[3] <= estendeSinal_IN[3].DB_MAX_OUTPUT_PORT_TYPE
estendeSinal_OUT[4] <= estendeSinal_IN[4].DB_MAX_OUTPUT_PORT_TYPE
estendeSinal_OUT[5] <= estendeSinal_IN[5].DB_MAX_OUTPUT_PORT_TYPE
estendeSinal_OUT[6] <= estendeSinal_IN[6].DB_MAX_OUTPUT_PORT_TYPE
estendeSinal_OUT[7] <= estendeSinal_IN[7].DB_MAX_OUTPUT_PORT_TYPE
estendeSinal_OUT[8] <= estendeSinal_IN[8].DB_MAX_OUTPUT_PORT_TYPE
estendeSinal_OUT[9] <= estendeSinal_IN[9].DB_MAX_OUTPUT_PORT_TYPE
estendeSinal_OUT[10] <= estendeSinal_IN[10].DB_MAX_OUTPUT_PORT_TYPE
estendeSinal_OUT[11] <= estendeSinal_IN[11].DB_MAX_OUTPUT_PORT_TYPE
estendeSinal_OUT[12] <= estendeSinal_IN[12].DB_MAX_OUTPUT_PORT_TYPE
estendeSinal_OUT[13] <= estendeSinal_IN[13].DB_MAX_OUTPUT_PORT_TYPE
estendeSinal_OUT[14] <= estendeSinal_IN[14].DB_MAX_OUTPUT_PORT_TYPE
estendeSinal_OUT[15] <= estendeSinal_IN[15].DB_MAX_OUTPUT_PORT_TYPE
estendeSinal_OUT[16] <= estendeSinal_OUT.DB_MAX_OUTPUT_PORT_TYPE
estendeSinal_OUT[17] <= estendeSinal_OUT.DB_MAX_OUTPUT_PORT_TYPE
estendeSinal_OUT[18] <= estendeSinal_OUT.DB_MAX_OUTPUT_PORT_TYPE
estendeSinal_OUT[19] <= estendeSinal_OUT.DB_MAX_OUTPUT_PORT_TYPE
estendeSinal_OUT[20] <= estendeSinal_OUT.DB_MAX_OUTPUT_PORT_TYPE
estendeSinal_OUT[21] <= estendeSinal_OUT.DB_MAX_OUTPUT_PORT_TYPE
estendeSinal_OUT[22] <= estendeSinal_OUT.DB_MAX_OUTPUT_PORT_TYPE
estendeSinal_OUT[23] <= estendeSinal_OUT.DB_MAX_OUTPUT_PORT_TYPE
estendeSinal_OUT[24] <= estendeSinal_OUT.DB_MAX_OUTPUT_PORT_TYPE
estendeSinal_OUT[25] <= estendeSinal_OUT.DB_MAX_OUTPUT_PORT_TYPE
estendeSinal_OUT[26] <= estendeSinal_OUT.DB_MAX_OUTPUT_PORT_TYPE
estendeSinal_OUT[27] <= estendeSinal_OUT.DB_MAX_OUTPUT_PORT_TYPE
estendeSinal_OUT[28] <= estendeSinal_OUT.DB_MAX_OUTPUT_PORT_TYPE
estendeSinal_OUT[29] <= estendeSinal_OUT.DB_MAX_OUTPUT_PORT_TYPE
estendeSinal_OUT[30] <= estendeSinal_OUT.DB_MAX_OUTPUT_PORT_TYPE
estendeSinal_OUT[31] <= estendeSinal_OUT.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|DECODE:DECODE|muxGenerico2x1:MUX_PAL_STALL
entradaA_MUX[0] => saida_MUX.DATAA
entradaA_MUX[1] => saida_MUX.DATAA
entradaA_MUX[2] => saida_MUX.DATAA
entradaA_MUX[3] => saida_MUX.DATAA
entradaA_MUX[4] => saida_MUX.DATAA
entradaA_MUX[5] => saida_MUX.DATAA
entradaA_MUX[6] => saida_MUX.DATAA
entradaA_MUX[7] => saida_MUX.DATAA
entradaA_MUX[8] => saida_MUX.DATAA
entradaA_MUX[9] => saida_MUX.DATAA
entradaA_MUX[10] => saida_MUX.DATAA
entradaA_MUX[11] => saida_MUX.DATAA
entradaA_MUX[12] => saida_MUX.DATAA
entradaA_MUX[13] => saida_MUX.DATAA
entradaB_MUX[0] => saida_MUX.DATAB
entradaB_MUX[1] => saida_MUX.DATAB
entradaB_MUX[2] => saida_MUX.DATAB
entradaB_MUX[3] => saida_MUX.DATAB
entradaB_MUX[4] => saida_MUX.DATAB
entradaB_MUX[5] => saida_MUX.DATAB
entradaB_MUX[6] => saida_MUX.DATAB
entradaB_MUX[7] => saida_MUX.DATAB
entradaB_MUX[8] => saida_MUX.DATAB
entradaB_MUX[9] => saida_MUX.DATAB
entradaB_MUX[10] => saida_MUX.DATAB
entradaB_MUX[11] => saida_MUX.DATAB
entradaB_MUX[12] => saida_MUX.DATAB
entradaB_MUX[13] => saida_MUX.DATAB
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
saida_MUX[0] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[1] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[2] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[3] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[4] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[5] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[6] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[7] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[8] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[9] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[10] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[11] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[12] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[13] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|registradorGenerico:REG_ID_EX
DIN[0] => DOUT[0]~reg0.DATAIN
DIN[1] => DOUT[1]~reg0.DATAIN
DIN[2] => DOUT[2]~reg0.DATAIN
DIN[3] => DOUT[3]~reg0.DATAIN
DIN[4] => DOUT[4]~reg0.DATAIN
DIN[5] => DOUT[5]~reg0.DATAIN
DIN[6] => DOUT[6]~reg0.DATAIN
DIN[7] => DOUT[7]~reg0.DATAIN
DIN[8] => DOUT[8]~reg0.DATAIN
DIN[9] => DOUT[9]~reg0.DATAIN
DIN[10] => DOUT[10]~reg0.DATAIN
DIN[11] => DOUT[11]~reg0.DATAIN
DIN[12] => DOUT[12]~reg0.DATAIN
DIN[13] => DOUT[13]~reg0.DATAIN
DIN[14] => DOUT[14]~reg0.DATAIN
DIN[15] => DOUT[15]~reg0.DATAIN
DIN[16] => DOUT[16]~reg0.DATAIN
DIN[17] => DOUT[17]~reg0.DATAIN
DIN[18] => DOUT[18]~reg0.DATAIN
DIN[19] => DOUT[19]~reg0.DATAIN
DIN[20] => DOUT[20]~reg0.DATAIN
DIN[21] => DOUT[21]~reg0.DATAIN
DIN[22] => DOUT[22]~reg0.DATAIN
DIN[23] => DOUT[23]~reg0.DATAIN
DIN[24] => DOUT[24]~reg0.DATAIN
DIN[25] => DOUT[25]~reg0.DATAIN
DIN[26] => DOUT[26]~reg0.DATAIN
DIN[27] => DOUT[27]~reg0.DATAIN
DIN[28] => DOUT[28]~reg0.DATAIN
DIN[29] => DOUT[29]~reg0.DATAIN
DIN[30] => DOUT[30]~reg0.DATAIN
DIN[31] => DOUT[31]~reg0.DATAIN
DIN[32] => DOUT[32]~reg0.DATAIN
DIN[33] => DOUT[33]~reg0.DATAIN
DIN[34] => DOUT[34]~reg0.DATAIN
DIN[35] => DOUT[35]~reg0.DATAIN
DIN[36] => DOUT[36]~reg0.DATAIN
DIN[37] => DOUT[37]~reg0.DATAIN
DIN[38] => DOUT[38]~reg0.DATAIN
DIN[39] => DOUT[39]~reg0.DATAIN
DIN[40] => DOUT[40]~reg0.DATAIN
DIN[41] => DOUT[41]~reg0.DATAIN
DIN[42] => DOUT[42]~reg0.DATAIN
DIN[43] => DOUT[43]~reg0.DATAIN
DIN[44] => DOUT[44]~reg0.DATAIN
DIN[45] => DOUT[45]~reg0.DATAIN
DIN[46] => DOUT[46]~reg0.DATAIN
DIN[47] => DOUT[47]~reg0.DATAIN
DIN[48] => DOUT[48]~reg0.DATAIN
DIN[49] => DOUT[49]~reg0.DATAIN
DIN[50] => DOUT[50]~reg0.DATAIN
DIN[51] => DOUT[51]~reg0.DATAIN
DIN[52] => DOUT[52]~reg0.DATAIN
DIN[53] => DOUT[53]~reg0.DATAIN
DIN[54] => DOUT[54]~reg0.DATAIN
DIN[55] => DOUT[55]~reg0.DATAIN
DIN[56] => DOUT[56]~reg0.DATAIN
DIN[57] => DOUT[57]~reg0.DATAIN
DIN[58] => DOUT[58]~reg0.DATAIN
DIN[59] => DOUT[59]~reg0.DATAIN
DIN[60] => DOUT[60]~reg0.DATAIN
DIN[61] => DOUT[61]~reg0.DATAIN
DIN[62] => DOUT[62]~reg0.DATAIN
DIN[63] => DOUT[63]~reg0.DATAIN
DIN[64] => DOUT[64]~reg0.DATAIN
DIN[65] => DOUT[65]~reg0.DATAIN
DIN[66] => DOUT[66]~reg0.DATAIN
DIN[67] => DOUT[67]~reg0.DATAIN
DIN[68] => DOUT[68]~reg0.DATAIN
DIN[69] => DOUT[69]~reg0.DATAIN
DIN[70] => DOUT[70]~reg0.DATAIN
DIN[71] => DOUT[71]~reg0.DATAIN
DIN[72] => DOUT[72]~reg0.DATAIN
DIN[73] => DOUT[73]~reg0.DATAIN
DIN[74] => DOUT[74]~reg0.DATAIN
DIN[75] => DOUT[75]~reg0.DATAIN
DIN[76] => DOUT[76]~reg0.DATAIN
DIN[77] => DOUT[77]~reg0.DATAIN
DIN[78] => DOUT[78]~reg0.DATAIN
DIN[79] => DOUT[79]~reg0.DATAIN
DIN[80] => DOUT[80]~reg0.DATAIN
DIN[81] => DOUT[81]~reg0.DATAIN
DIN[82] => DOUT[82]~reg0.DATAIN
DIN[83] => DOUT[83]~reg0.DATAIN
DIN[84] => DOUT[84]~reg0.DATAIN
DIN[85] => DOUT[85]~reg0.DATAIN
DIN[86] => DOUT[86]~reg0.DATAIN
DIN[87] => DOUT[87]~reg0.DATAIN
DIN[88] => DOUT[88]~reg0.DATAIN
DIN[89] => DOUT[89]~reg0.DATAIN
DIN[90] => DOUT[90]~reg0.DATAIN
DIN[91] => DOUT[91]~reg0.DATAIN
DIN[92] => DOUT[92]~reg0.DATAIN
DIN[93] => DOUT[93]~reg0.DATAIN
DIN[94] => DOUT[94]~reg0.DATAIN
DIN[95] => DOUT[95]~reg0.DATAIN
DIN[96] => DOUT[96]~reg0.DATAIN
DIN[97] => DOUT[97]~reg0.DATAIN
DIN[98] => DOUT[98]~reg0.DATAIN
DIN[99] => DOUT[99]~reg0.DATAIN
DIN[100] => DOUT[100]~reg0.DATAIN
DIN[101] => DOUT[101]~reg0.DATAIN
DIN[102] => DOUT[102]~reg0.DATAIN
DIN[103] => DOUT[103]~reg0.DATAIN
DIN[104] => DOUT[104]~reg0.DATAIN
DIN[105] => DOUT[105]~reg0.DATAIN
DIN[106] => DOUT[106]~reg0.DATAIN
DIN[107] => DOUT[107]~reg0.DATAIN
DIN[108] => DOUT[108]~reg0.DATAIN
DIN[109] => DOUT[109]~reg0.DATAIN
DIN[110] => DOUT[110]~reg0.DATAIN
DIN[111] => DOUT[111]~reg0.DATAIN
DIN[112] => DOUT[112]~reg0.DATAIN
DIN[113] => DOUT[113]~reg0.DATAIN
DIN[114] => DOUT[114]~reg0.DATAIN
DIN[115] => DOUT[115]~reg0.DATAIN
DIN[116] => DOUT[116]~reg0.DATAIN
DIN[117] => DOUT[117]~reg0.DATAIN
DIN[118] => DOUT[118]~reg0.DATAIN
DIN[119] => DOUT[119]~reg0.DATAIN
DIN[120] => DOUT[120]~reg0.DATAIN
DIN[121] => DOUT[121]~reg0.DATAIN
DIN[122] => DOUT[122]~reg0.DATAIN
DIN[123] => DOUT[123]~reg0.DATAIN
DIN[124] => DOUT[124]~reg0.DATAIN
DIN[125] => DOUT[125]~reg0.DATAIN
DIN[126] => DOUT[126]~reg0.DATAIN
DIN[127] => DOUT[127]~reg0.DATAIN
DIN[128] => DOUT[128]~reg0.DATAIN
DIN[129] => DOUT[129]~reg0.DATAIN
DIN[130] => DOUT[130]~reg0.DATAIN
DIN[131] => DOUT[131]~reg0.DATAIN
DIN[132] => DOUT[132]~reg0.DATAIN
DIN[133] => DOUT[133]~reg0.DATAIN
DIN[134] => DOUT[134]~reg0.DATAIN
DIN[135] => DOUT[135]~reg0.DATAIN
DIN[136] => DOUT[136]~reg0.DATAIN
DIN[137] => DOUT[137]~reg0.DATAIN
DIN[138] => DOUT[138]~reg0.DATAIN
DIN[139] => DOUT[139]~reg0.DATAIN
DIN[140] => DOUT[140]~reg0.DATAIN
DIN[141] => DOUT[141]~reg0.DATAIN
DIN[142] => DOUT[142]~reg0.DATAIN
DIN[143] => DOUT[143]~reg0.DATAIN
DIN[144] => DOUT[144]~reg0.DATAIN
DIN[145] => DOUT[145]~reg0.DATAIN
DIN[146] => DOUT[146]~reg0.DATAIN
DIN[147] => DOUT[147]~reg0.DATAIN
DIN[148] => DOUT[148]~reg0.DATAIN
DIN[149] => DOUT[149]~reg0.DATAIN
DIN[150] => DOUT[150]~reg0.DATAIN
DIN[151] => DOUT[151]~reg0.DATAIN
DIN[152] => DOUT[152]~reg0.DATAIN
DIN[153] => DOUT[153]~reg0.DATAIN
DIN[154] => DOUT[154]~reg0.DATAIN
DIN[155] => DOUT[155]~reg0.DATAIN
DIN[156] => DOUT[156]~reg0.DATAIN
DIN[157] => DOUT[157]~reg0.DATAIN
DIN[158] => DOUT[158]~reg0.DATAIN
DIN[159] => DOUT[159]~reg0.DATAIN
DIN[160] => DOUT[160]~reg0.DATAIN
DIN[161] => DOUT[161]~reg0.DATAIN
DIN[162] => DOUT[162]~reg0.DATAIN
DIN[163] => DOUT[163]~reg0.DATAIN
DIN[164] => DOUT[164]~reg0.DATAIN
DIN[165] => DOUT[165]~reg0.DATAIN
DIN[166] => DOUT[166]~reg0.DATAIN
DIN[167] => DOUT[167]~reg0.DATAIN
DIN[168] => DOUT[168]~reg0.DATAIN
DIN[169] => DOUT[169]~reg0.DATAIN
DIN[170] => DOUT[170]~reg0.DATAIN
DIN[171] => DOUT[171]~reg0.DATAIN
DIN[172] => DOUT[172]~reg0.DATAIN
DIN[173] => DOUT[173]~reg0.DATAIN
DIN[174] => DOUT[174]~reg0.DATAIN
DIN[175] => DOUT[175]~reg0.DATAIN
DIN[176] => DOUT[176]~reg0.DATAIN
DIN[177] => DOUT[177]~reg0.DATAIN
DIN[178] => DOUT[178]~reg0.DATAIN
DIN[179] => DOUT[179]~reg0.DATAIN
DIN[180] => DOUT[180]~reg0.DATAIN
DIN[181] => DOUT[181]~reg0.DATAIN
DIN[182] => DOUT[182]~reg0.DATAIN
DIN[183] => DOUT[183]~reg0.DATAIN
DIN[184] => DOUT[184]~reg0.DATAIN
DIN[185] => DOUT[185]~reg0.DATAIN
DIN[186] => DOUT[186]~reg0.DATAIN
DIN[187] => DOUT[187]~reg0.DATAIN
DIN[188] => DOUT[188]~reg0.DATAIN
DOUT[0] <= DOUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= DOUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= DOUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= DOUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= DOUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= DOUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= DOUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= DOUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[8] <= DOUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[9] <= DOUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[10] <= DOUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[11] <= DOUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[12] <= DOUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[13] <= DOUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[14] <= DOUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[15] <= DOUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[16] <= DOUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[17] <= DOUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[18] <= DOUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[19] <= DOUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[20] <= DOUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[21] <= DOUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[22] <= DOUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[23] <= DOUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[24] <= DOUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[25] <= DOUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[26] <= DOUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[27] <= DOUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[28] <= DOUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[29] <= DOUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[30] <= DOUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[31] <= DOUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[32] <= DOUT[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[33] <= DOUT[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[34] <= DOUT[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[35] <= DOUT[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[36] <= DOUT[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[37] <= DOUT[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[38] <= DOUT[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[39] <= DOUT[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[40] <= DOUT[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[41] <= DOUT[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[42] <= DOUT[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[43] <= DOUT[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[44] <= DOUT[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[45] <= DOUT[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[46] <= DOUT[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[47] <= DOUT[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[48] <= DOUT[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[49] <= DOUT[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[50] <= DOUT[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[51] <= DOUT[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[52] <= DOUT[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[53] <= DOUT[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[54] <= DOUT[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[55] <= DOUT[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[56] <= DOUT[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[57] <= DOUT[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[58] <= DOUT[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[59] <= DOUT[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[60] <= DOUT[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[61] <= DOUT[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[62] <= DOUT[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[63] <= DOUT[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[64] <= DOUT[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[65] <= DOUT[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[66] <= DOUT[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[67] <= DOUT[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[68] <= DOUT[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[69] <= DOUT[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[70] <= DOUT[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[71] <= DOUT[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[72] <= DOUT[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[73] <= DOUT[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[74] <= DOUT[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[75] <= DOUT[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[76] <= DOUT[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[77] <= DOUT[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[78] <= DOUT[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[79] <= DOUT[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[80] <= DOUT[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[81] <= DOUT[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[82] <= DOUT[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[83] <= DOUT[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[84] <= DOUT[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[85] <= DOUT[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[86] <= DOUT[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[87] <= DOUT[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[88] <= DOUT[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[89] <= DOUT[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[90] <= DOUT[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[91] <= DOUT[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[92] <= DOUT[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[93] <= DOUT[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[94] <= DOUT[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[95] <= DOUT[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[96] <= DOUT[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[97] <= DOUT[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[98] <= DOUT[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[99] <= DOUT[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[100] <= DOUT[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[101] <= DOUT[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[102] <= DOUT[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[103] <= DOUT[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[104] <= DOUT[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[105] <= DOUT[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[106] <= DOUT[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[107] <= DOUT[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[108] <= DOUT[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[109] <= DOUT[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[110] <= DOUT[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[111] <= DOUT[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[112] <= DOUT[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[113] <= DOUT[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[114] <= DOUT[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[115] <= DOUT[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[116] <= DOUT[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[117] <= DOUT[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[118] <= DOUT[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[119] <= DOUT[119]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[120] <= DOUT[120]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[121] <= DOUT[121]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[122] <= DOUT[122]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[123] <= DOUT[123]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[124] <= DOUT[124]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[125] <= DOUT[125]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[126] <= DOUT[126]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[127] <= DOUT[127]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[128] <= DOUT[128]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[129] <= DOUT[129]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[130] <= DOUT[130]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[131] <= DOUT[131]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[132] <= DOUT[132]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[133] <= DOUT[133]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[134] <= DOUT[134]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[135] <= DOUT[135]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[136] <= DOUT[136]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[137] <= DOUT[137]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[138] <= DOUT[138]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[139] <= DOUT[139]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[140] <= DOUT[140]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[141] <= DOUT[141]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[142] <= DOUT[142]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[143] <= DOUT[143]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[144] <= DOUT[144]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[145] <= DOUT[145]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[146] <= DOUT[146]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[147] <= DOUT[147]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[148] <= DOUT[148]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[149] <= DOUT[149]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[150] <= DOUT[150]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[151] <= DOUT[151]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[152] <= DOUT[152]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[153] <= DOUT[153]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[154] <= DOUT[154]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[155] <= DOUT[155]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[156] <= DOUT[156]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[157] <= DOUT[157]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[158] <= DOUT[158]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[159] <= DOUT[159]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[160] <= DOUT[160]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[161] <= DOUT[161]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[162] <= DOUT[162]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[163] <= DOUT[163]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[164] <= DOUT[164]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[165] <= DOUT[165]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[166] <= DOUT[166]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[167] <= DOUT[167]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[168] <= DOUT[168]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[169] <= DOUT[169]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[170] <= DOUT[170]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[171] <= DOUT[171]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[172] <= DOUT[172]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[173] <= DOUT[173]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[174] <= DOUT[174]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[175] <= DOUT[175]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[176] <= DOUT[176]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[177] <= DOUT[177]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[178] <= DOUT[178]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[179] <= DOUT[179]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[180] <= DOUT[180]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[181] <= DOUT[181]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[182] <= DOUT[182]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[183] <= DOUT[183]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[184] <= DOUT[184]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[185] <= DOUT[185]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[186] <= DOUT[186]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[187] <= DOUT[187]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[188] <= DOUT[188]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENABLE => DOUT[188]~reg0.ENA
ENABLE => DOUT[187]~reg0.ENA
ENABLE => DOUT[186]~reg0.ENA
ENABLE => DOUT[185]~reg0.ENA
ENABLE => DOUT[184]~reg0.ENA
ENABLE => DOUT[183]~reg0.ENA
ENABLE => DOUT[182]~reg0.ENA
ENABLE => DOUT[181]~reg0.ENA
ENABLE => DOUT[180]~reg0.ENA
ENABLE => DOUT[179]~reg0.ENA
ENABLE => DOUT[178]~reg0.ENA
ENABLE => DOUT[177]~reg0.ENA
ENABLE => DOUT[176]~reg0.ENA
ENABLE => DOUT[175]~reg0.ENA
ENABLE => DOUT[174]~reg0.ENA
ENABLE => DOUT[173]~reg0.ENA
ENABLE => DOUT[172]~reg0.ENA
ENABLE => DOUT[171]~reg0.ENA
ENABLE => DOUT[170]~reg0.ENA
ENABLE => DOUT[169]~reg0.ENA
ENABLE => DOUT[168]~reg0.ENA
ENABLE => DOUT[167]~reg0.ENA
ENABLE => DOUT[166]~reg0.ENA
ENABLE => DOUT[165]~reg0.ENA
ENABLE => DOUT[164]~reg0.ENA
ENABLE => DOUT[163]~reg0.ENA
ENABLE => DOUT[162]~reg0.ENA
ENABLE => DOUT[161]~reg0.ENA
ENABLE => DOUT[160]~reg0.ENA
ENABLE => DOUT[159]~reg0.ENA
ENABLE => DOUT[158]~reg0.ENA
ENABLE => DOUT[157]~reg0.ENA
ENABLE => DOUT[156]~reg0.ENA
ENABLE => DOUT[155]~reg0.ENA
ENABLE => DOUT[154]~reg0.ENA
ENABLE => DOUT[153]~reg0.ENA
ENABLE => DOUT[152]~reg0.ENA
ENABLE => DOUT[151]~reg0.ENA
ENABLE => DOUT[150]~reg0.ENA
ENABLE => DOUT[149]~reg0.ENA
ENABLE => DOUT[148]~reg0.ENA
ENABLE => DOUT[147]~reg0.ENA
ENABLE => DOUT[146]~reg0.ENA
ENABLE => DOUT[145]~reg0.ENA
ENABLE => DOUT[144]~reg0.ENA
ENABLE => DOUT[143]~reg0.ENA
ENABLE => DOUT[142]~reg0.ENA
ENABLE => DOUT[141]~reg0.ENA
ENABLE => DOUT[140]~reg0.ENA
ENABLE => DOUT[139]~reg0.ENA
ENABLE => DOUT[138]~reg0.ENA
ENABLE => DOUT[137]~reg0.ENA
ENABLE => DOUT[136]~reg0.ENA
ENABLE => DOUT[135]~reg0.ENA
ENABLE => DOUT[134]~reg0.ENA
ENABLE => DOUT[133]~reg0.ENA
ENABLE => DOUT[132]~reg0.ENA
ENABLE => DOUT[131]~reg0.ENA
ENABLE => DOUT[130]~reg0.ENA
ENABLE => DOUT[129]~reg0.ENA
ENABLE => DOUT[128]~reg0.ENA
ENABLE => DOUT[127]~reg0.ENA
ENABLE => DOUT[126]~reg0.ENA
ENABLE => DOUT[125]~reg0.ENA
ENABLE => DOUT[124]~reg0.ENA
ENABLE => DOUT[123]~reg0.ENA
ENABLE => DOUT[122]~reg0.ENA
ENABLE => DOUT[121]~reg0.ENA
ENABLE => DOUT[120]~reg0.ENA
ENABLE => DOUT[119]~reg0.ENA
ENABLE => DOUT[118]~reg0.ENA
ENABLE => DOUT[117]~reg0.ENA
ENABLE => DOUT[116]~reg0.ENA
ENABLE => DOUT[115]~reg0.ENA
ENABLE => DOUT[114]~reg0.ENA
ENABLE => DOUT[113]~reg0.ENA
ENABLE => DOUT[112]~reg0.ENA
ENABLE => DOUT[111]~reg0.ENA
ENABLE => DOUT[110]~reg0.ENA
ENABLE => DOUT[109]~reg0.ENA
ENABLE => DOUT[108]~reg0.ENA
ENABLE => DOUT[107]~reg0.ENA
ENABLE => DOUT[106]~reg0.ENA
ENABLE => DOUT[105]~reg0.ENA
ENABLE => DOUT[104]~reg0.ENA
ENABLE => DOUT[103]~reg0.ENA
ENABLE => DOUT[102]~reg0.ENA
ENABLE => DOUT[101]~reg0.ENA
ENABLE => DOUT[100]~reg0.ENA
ENABLE => DOUT[99]~reg0.ENA
ENABLE => DOUT[98]~reg0.ENA
ENABLE => DOUT[97]~reg0.ENA
ENABLE => DOUT[96]~reg0.ENA
ENABLE => DOUT[95]~reg0.ENA
ENABLE => DOUT[94]~reg0.ENA
ENABLE => DOUT[93]~reg0.ENA
ENABLE => DOUT[92]~reg0.ENA
ENABLE => DOUT[91]~reg0.ENA
ENABLE => DOUT[90]~reg0.ENA
ENABLE => DOUT[89]~reg0.ENA
ENABLE => DOUT[88]~reg0.ENA
ENABLE => DOUT[87]~reg0.ENA
ENABLE => DOUT[86]~reg0.ENA
ENABLE => DOUT[85]~reg0.ENA
ENABLE => DOUT[84]~reg0.ENA
ENABLE => DOUT[83]~reg0.ENA
ENABLE => DOUT[82]~reg0.ENA
ENABLE => DOUT[81]~reg0.ENA
ENABLE => DOUT[80]~reg0.ENA
ENABLE => DOUT[79]~reg0.ENA
ENABLE => DOUT[78]~reg0.ENA
ENABLE => DOUT[77]~reg0.ENA
ENABLE => DOUT[76]~reg0.ENA
ENABLE => DOUT[75]~reg0.ENA
ENABLE => DOUT[74]~reg0.ENA
ENABLE => DOUT[73]~reg0.ENA
ENABLE => DOUT[72]~reg0.ENA
ENABLE => DOUT[71]~reg0.ENA
ENABLE => DOUT[70]~reg0.ENA
ENABLE => DOUT[69]~reg0.ENA
ENABLE => DOUT[68]~reg0.ENA
ENABLE => DOUT[67]~reg0.ENA
ENABLE => DOUT[66]~reg0.ENA
ENABLE => DOUT[65]~reg0.ENA
ENABLE => DOUT[64]~reg0.ENA
ENABLE => DOUT[63]~reg0.ENA
ENABLE => DOUT[62]~reg0.ENA
ENABLE => DOUT[61]~reg0.ENA
ENABLE => DOUT[60]~reg0.ENA
ENABLE => DOUT[59]~reg0.ENA
ENABLE => DOUT[58]~reg0.ENA
ENABLE => DOUT[57]~reg0.ENA
ENABLE => DOUT[56]~reg0.ENA
ENABLE => DOUT[55]~reg0.ENA
ENABLE => DOUT[54]~reg0.ENA
ENABLE => DOUT[53]~reg0.ENA
ENABLE => DOUT[52]~reg0.ENA
ENABLE => DOUT[51]~reg0.ENA
ENABLE => DOUT[50]~reg0.ENA
ENABLE => DOUT[49]~reg0.ENA
ENABLE => DOUT[48]~reg0.ENA
ENABLE => DOUT[47]~reg0.ENA
ENABLE => DOUT[46]~reg0.ENA
ENABLE => DOUT[45]~reg0.ENA
ENABLE => DOUT[44]~reg0.ENA
ENABLE => DOUT[43]~reg0.ENA
ENABLE => DOUT[42]~reg0.ENA
ENABLE => DOUT[41]~reg0.ENA
ENABLE => DOUT[40]~reg0.ENA
ENABLE => DOUT[39]~reg0.ENA
ENABLE => DOUT[38]~reg0.ENA
ENABLE => DOUT[37]~reg0.ENA
ENABLE => DOUT[36]~reg0.ENA
ENABLE => DOUT[35]~reg0.ENA
ENABLE => DOUT[34]~reg0.ENA
ENABLE => DOUT[33]~reg0.ENA
ENABLE => DOUT[32]~reg0.ENA
ENABLE => DOUT[31]~reg0.ENA
ENABLE => DOUT[30]~reg0.ENA
ENABLE => DOUT[29]~reg0.ENA
ENABLE => DOUT[28]~reg0.ENA
ENABLE => DOUT[27]~reg0.ENA
ENABLE => DOUT[26]~reg0.ENA
ENABLE => DOUT[25]~reg0.ENA
ENABLE => DOUT[24]~reg0.ENA
ENABLE => DOUT[23]~reg0.ENA
ENABLE => DOUT[22]~reg0.ENA
ENABLE => DOUT[21]~reg0.ENA
ENABLE => DOUT[20]~reg0.ENA
ENABLE => DOUT[19]~reg0.ENA
ENABLE => DOUT[18]~reg0.ENA
ENABLE => DOUT[17]~reg0.ENA
ENABLE => DOUT[16]~reg0.ENA
ENABLE => DOUT[15]~reg0.ENA
ENABLE => DOUT[14]~reg0.ENA
ENABLE => DOUT[13]~reg0.ENA
ENABLE => DOUT[12]~reg0.ENA
ENABLE => DOUT[11]~reg0.ENA
ENABLE => DOUT[10]~reg0.ENA
ENABLE => DOUT[9]~reg0.ENA
ENABLE => DOUT[8]~reg0.ENA
ENABLE => DOUT[7]~reg0.ENA
ENABLE => DOUT[6]~reg0.ENA
ENABLE => DOUT[5]~reg0.ENA
ENABLE => DOUT[4]~reg0.ENA
ENABLE => DOUT[3]~reg0.ENA
ENABLE => DOUT[2]~reg0.ENA
ENABLE => DOUT[1]~reg0.ENA
ENABLE => DOUT[0]~reg0.ENA
CLK => DOUT[0]~reg0.CLK
CLK => DOUT[1]~reg0.CLK
CLK => DOUT[2]~reg0.CLK
CLK => DOUT[3]~reg0.CLK
CLK => DOUT[4]~reg0.CLK
CLK => DOUT[5]~reg0.CLK
CLK => DOUT[6]~reg0.CLK
CLK => DOUT[7]~reg0.CLK
CLK => DOUT[8]~reg0.CLK
CLK => DOUT[9]~reg0.CLK
CLK => DOUT[10]~reg0.CLK
CLK => DOUT[11]~reg0.CLK
CLK => DOUT[12]~reg0.CLK
CLK => DOUT[13]~reg0.CLK
CLK => DOUT[14]~reg0.CLK
CLK => DOUT[15]~reg0.CLK
CLK => DOUT[16]~reg0.CLK
CLK => DOUT[17]~reg0.CLK
CLK => DOUT[18]~reg0.CLK
CLK => DOUT[19]~reg0.CLK
CLK => DOUT[20]~reg0.CLK
CLK => DOUT[21]~reg0.CLK
CLK => DOUT[22]~reg0.CLK
CLK => DOUT[23]~reg0.CLK
CLK => DOUT[24]~reg0.CLK
CLK => DOUT[25]~reg0.CLK
CLK => DOUT[26]~reg0.CLK
CLK => DOUT[27]~reg0.CLK
CLK => DOUT[28]~reg0.CLK
CLK => DOUT[29]~reg0.CLK
CLK => DOUT[30]~reg0.CLK
CLK => DOUT[31]~reg0.CLK
CLK => DOUT[32]~reg0.CLK
CLK => DOUT[33]~reg0.CLK
CLK => DOUT[34]~reg0.CLK
CLK => DOUT[35]~reg0.CLK
CLK => DOUT[36]~reg0.CLK
CLK => DOUT[37]~reg0.CLK
CLK => DOUT[38]~reg0.CLK
CLK => DOUT[39]~reg0.CLK
CLK => DOUT[40]~reg0.CLK
CLK => DOUT[41]~reg0.CLK
CLK => DOUT[42]~reg0.CLK
CLK => DOUT[43]~reg0.CLK
CLK => DOUT[44]~reg0.CLK
CLK => DOUT[45]~reg0.CLK
CLK => DOUT[46]~reg0.CLK
CLK => DOUT[47]~reg0.CLK
CLK => DOUT[48]~reg0.CLK
CLK => DOUT[49]~reg0.CLK
CLK => DOUT[50]~reg0.CLK
CLK => DOUT[51]~reg0.CLK
CLK => DOUT[52]~reg0.CLK
CLK => DOUT[53]~reg0.CLK
CLK => DOUT[54]~reg0.CLK
CLK => DOUT[55]~reg0.CLK
CLK => DOUT[56]~reg0.CLK
CLK => DOUT[57]~reg0.CLK
CLK => DOUT[58]~reg0.CLK
CLK => DOUT[59]~reg0.CLK
CLK => DOUT[60]~reg0.CLK
CLK => DOUT[61]~reg0.CLK
CLK => DOUT[62]~reg0.CLK
CLK => DOUT[63]~reg0.CLK
CLK => DOUT[64]~reg0.CLK
CLK => DOUT[65]~reg0.CLK
CLK => DOUT[66]~reg0.CLK
CLK => DOUT[67]~reg0.CLK
CLK => DOUT[68]~reg0.CLK
CLK => DOUT[69]~reg0.CLK
CLK => DOUT[70]~reg0.CLK
CLK => DOUT[71]~reg0.CLK
CLK => DOUT[72]~reg0.CLK
CLK => DOUT[73]~reg0.CLK
CLK => DOUT[74]~reg0.CLK
CLK => DOUT[75]~reg0.CLK
CLK => DOUT[76]~reg0.CLK
CLK => DOUT[77]~reg0.CLK
CLK => DOUT[78]~reg0.CLK
CLK => DOUT[79]~reg0.CLK
CLK => DOUT[80]~reg0.CLK
CLK => DOUT[81]~reg0.CLK
CLK => DOUT[82]~reg0.CLK
CLK => DOUT[83]~reg0.CLK
CLK => DOUT[84]~reg0.CLK
CLK => DOUT[85]~reg0.CLK
CLK => DOUT[86]~reg0.CLK
CLK => DOUT[87]~reg0.CLK
CLK => DOUT[88]~reg0.CLK
CLK => DOUT[89]~reg0.CLK
CLK => DOUT[90]~reg0.CLK
CLK => DOUT[91]~reg0.CLK
CLK => DOUT[92]~reg0.CLK
CLK => DOUT[93]~reg0.CLK
CLK => DOUT[94]~reg0.CLK
CLK => DOUT[95]~reg0.CLK
CLK => DOUT[96]~reg0.CLK
CLK => DOUT[97]~reg0.CLK
CLK => DOUT[98]~reg0.CLK
CLK => DOUT[99]~reg0.CLK
CLK => DOUT[100]~reg0.CLK
CLK => DOUT[101]~reg0.CLK
CLK => DOUT[102]~reg0.CLK
CLK => DOUT[103]~reg0.CLK
CLK => DOUT[104]~reg0.CLK
CLK => DOUT[105]~reg0.CLK
CLK => DOUT[106]~reg0.CLK
CLK => DOUT[107]~reg0.CLK
CLK => DOUT[108]~reg0.CLK
CLK => DOUT[109]~reg0.CLK
CLK => DOUT[110]~reg0.CLK
CLK => DOUT[111]~reg0.CLK
CLK => DOUT[112]~reg0.CLK
CLK => DOUT[113]~reg0.CLK
CLK => DOUT[114]~reg0.CLK
CLK => DOUT[115]~reg0.CLK
CLK => DOUT[116]~reg0.CLK
CLK => DOUT[117]~reg0.CLK
CLK => DOUT[118]~reg0.CLK
CLK => DOUT[119]~reg0.CLK
CLK => DOUT[120]~reg0.CLK
CLK => DOUT[121]~reg0.CLK
CLK => DOUT[122]~reg0.CLK
CLK => DOUT[123]~reg0.CLK
CLK => DOUT[124]~reg0.CLK
CLK => DOUT[125]~reg0.CLK
CLK => DOUT[126]~reg0.CLK
CLK => DOUT[127]~reg0.CLK
CLK => DOUT[128]~reg0.CLK
CLK => DOUT[129]~reg0.CLK
CLK => DOUT[130]~reg0.CLK
CLK => DOUT[131]~reg0.CLK
CLK => DOUT[132]~reg0.CLK
CLK => DOUT[133]~reg0.CLK
CLK => DOUT[134]~reg0.CLK
CLK => DOUT[135]~reg0.CLK
CLK => DOUT[136]~reg0.CLK
CLK => DOUT[137]~reg0.CLK
CLK => DOUT[138]~reg0.CLK
CLK => DOUT[139]~reg0.CLK
CLK => DOUT[140]~reg0.CLK
CLK => DOUT[141]~reg0.CLK
CLK => DOUT[142]~reg0.CLK
CLK => DOUT[143]~reg0.CLK
CLK => DOUT[144]~reg0.CLK
CLK => DOUT[145]~reg0.CLK
CLK => DOUT[146]~reg0.CLK
CLK => DOUT[147]~reg0.CLK
CLK => DOUT[148]~reg0.CLK
CLK => DOUT[149]~reg0.CLK
CLK => DOUT[150]~reg0.CLK
CLK => DOUT[151]~reg0.CLK
CLK => DOUT[152]~reg0.CLK
CLK => DOUT[153]~reg0.CLK
CLK => DOUT[154]~reg0.CLK
CLK => DOUT[155]~reg0.CLK
CLK => DOUT[156]~reg0.CLK
CLK => DOUT[157]~reg0.CLK
CLK => DOUT[158]~reg0.CLK
CLK => DOUT[159]~reg0.CLK
CLK => DOUT[160]~reg0.CLK
CLK => DOUT[161]~reg0.CLK
CLK => DOUT[162]~reg0.CLK
CLK => DOUT[163]~reg0.CLK
CLK => DOUT[164]~reg0.CLK
CLK => DOUT[165]~reg0.CLK
CLK => DOUT[166]~reg0.CLK
CLK => DOUT[167]~reg0.CLK
CLK => DOUT[168]~reg0.CLK
CLK => DOUT[169]~reg0.CLK
CLK => DOUT[170]~reg0.CLK
CLK => DOUT[171]~reg0.CLK
CLK => DOUT[172]~reg0.CLK
CLK => DOUT[173]~reg0.CLK
CLK => DOUT[174]~reg0.CLK
CLK => DOUT[175]~reg0.CLK
CLK => DOUT[176]~reg0.CLK
CLK => DOUT[177]~reg0.CLK
CLK => DOUT[178]~reg0.CLK
CLK => DOUT[179]~reg0.CLK
CLK => DOUT[180]~reg0.CLK
CLK => DOUT[181]~reg0.CLK
CLK => DOUT[182]~reg0.CLK
CLK => DOUT[183]~reg0.CLK
CLK => DOUT[184]~reg0.CLK
CLK => DOUT[185]~reg0.CLK
CLK => DOUT[186]~reg0.CLK
CLK => DOUT[187]~reg0.CLK
CLK => DOUT[188]~reg0.CLK
RST => DOUT[0]~reg0.ACLR
RST => DOUT[1]~reg0.ACLR
RST => DOUT[2]~reg0.ACLR
RST => DOUT[3]~reg0.ACLR
RST => DOUT[4]~reg0.ACLR
RST => DOUT[5]~reg0.ACLR
RST => DOUT[6]~reg0.ACLR
RST => DOUT[7]~reg0.ACLR
RST => DOUT[8]~reg0.ACLR
RST => DOUT[9]~reg0.ACLR
RST => DOUT[10]~reg0.ACLR
RST => DOUT[11]~reg0.ACLR
RST => DOUT[12]~reg0.ACLR
RST => DOUT[13]~reg0.ACLR
RST => DOUT[14]~reg0.ACLR
RST => DOUT[15]~reg0.ACLR
RST => DOUT[16]~reg0.ACLR
RST => DOUT[17]~reg0.ACLR
RST => DOUT[18]~reg0.ACLR
RST => DOUT[19]~reg0.ACLR
RST => DOUT[20]~reg0.ACLR
RST => DOUT[21]~reg0.ACLR
RST => DOUT[22]~reg0.ACLR
RST => DOUT[23]~reg0.ACLR
RST => DOUT[24]~reg0.ACLR
RST => DOUT[25]~reg0.ACLR
RST => DOUT[26]~reg0.ACLR
RST => DOUT[27]~reg0.ACLR
RST => DOUT[28]~reg0.ACLR
RST => DOUT[29]~reg0.ACLR
RST => DOUT[30]~reg0.ACLR
RST => DOUT[31]~reg0.ACLR
RST => DOUT[32]~reg0.ACLR
RST => DOUT[33]~reg0.ACLR
RST => DOUT[34]~reg0.ACLR
RST => DOUT[35]~reg0.ACLR
RST => DOUT[36]~reg0.ACLR
RST => DOUT[37]~reg0.ACLR
RST => DOUT[38]~reg0.ACLR
RST => DOUT[39]~reg0.ACLR
RST => DOUT[40]~reg0.ACLR
RST => DOUT[41]~reg0.ACLR
RST => DOUT[42]~reg0.ACLR
RST => DOUT[43]~reg0.ACLR
RST => DOUT[44]~reg0.ACLR
RST => DOUT[45]~reg0.ACLR
RST => DOUT[46]~reg0.ACLR
RST => DOUT[47]~reg0.ACLR
RST => DOUT[48]~reg0.ACLR
RST => DOUT[49]~reg0.ACLR
RST => DOUT[50]~reg0.ACLR
RST => DOUT[51]~reg0.ACLR
RST => DOUT[52]~reg0.ACLR
RST => DOUT[53]~reg0.ACLR
RST => DOUT[54]~reg0.ACLR
RST => DOUT[55]~reg0.ACLR
RST => DOUT[56]~reg0.ACLR
RST => DOUT[57]~reg0.ACLR
RST => DOUT[58]~reg0.ACLR
RST => DOUT[59]~reg0.ACLR
RST => DOUT[60]~reg0.ACLR
RST => DOUT[61]~reg0.ACLR
RST => DOUT[62]~reg0.ACLR
RST => DOUT[63]~reg0.ACLR
RST => DOUT[64]~reg0.ACLR
RST => DOUT[65]~reg0.ACLR
RST => DOUT[66]~reg0.ACLR
RST => DOUT[67]~reg0.ACLR
RST => DOUT[68]~reg0.ACLR
RST => DOUT[69]~reg0.ACLR
RST => DOUT[70]~reg0.ACLR
RST => DOUT[71]~reg0.ACLR
RST => DOUT[72]~reg0.ACLR
RST => DOUT[73]~reg0.ACLR
RST => DOUT[74]~reg0.ACLR
RST => DOUT[75]~reg0.ACLR
RST => DOUT[76]~reg0.ACLR
RST => DOUT[77]~reg0.ACLR
RST => DOUT[78]~reg0.ACLR
RST => DOUT[79]~reg0.ACLR
RST => DOUT[80]~reg0.ACLR
RST => DOUT[81]~reg0.ACLR
RST => DOUT[82]~reg0.ACLR
RST => DOUT[83]~reg0.ACLR
RST => DOUT[84]~reg0.ACLR
RST => DOUT[85]~reg0.ACLR
RST => DOUT[86]~reg0.ACLR
RST => DOUT[87]~reg0.ACLR
RST => DOUT[88]~reg0.ACLR
RST => DOUT[89]~reg0.ACLR
RST => DOUT[90]~reg0.ACLR
RST => DOUT[91]~reg0.ACLR
RST => DOUT[92]~reg0.ACLR
RST => DOUT[93]~reg0.ACLR
RST => DOUT[94]~reg0.ACLR
RST => DOUT[95]~reg0.ACLR
RST => DOUT[96]~reg0.ACLR
RST => DOUT[97]~reg0.ACLR
RST => DOUT[98]~reg0.ACLR
RST => DOUT[99]~reg0.ACLR
RST => DOUT[100]~reg0.ACLR
RST => DOUT[101]~reg0.ACLR
RST => DOUT[102]~reg0.ACLR
RST => DOUT[103]~reg0.ACLR
RST => DOUT[104]~reg0.ACLR
RST => DOUT[105]~reg0.ACLR
RST => DOUT[106]~reg0.ACLR
RST => DOUT[107]~reg0.ACLR
RST => DOUT[108]~reg0.ACLR
RST => DOUT[109]~reg0.ACLR
RST => DOUT[110]~reg0.ACLR
RST => DOUT[111]~reg0.ACLR
RST => DOUT[112]~reg0.ACLR
RST => DOUT[113]~reg0.ACLR
RST => DOUT[114]~reg0.ACLR
RST => DOUT[115]~reg0.ACLR
RST => DOUT[116]~reg0.ACLR
RST => DOUT[117]~reg0.ACLR
RST => DOUT[118]~reg0.ACLR
RST => DOUT[119]~reg0.ACLR
RST => DOUT[120]~reg0.ACLR
RST => DOUT[121]~reg0.ACLR
RST => DOUT[122]~reg0.ACLR
RST => DOUT[123]~reg0.ACLR
RST => DOUT[124]~reg0.ACLR
RST => DOUT[125]~reg0.ACLR
RST => DOUT[126]~reg0.ACLR
RST => DOUT[127]~reg0.ACLR
RST => DOUT[128]~reg0.ACLR
RST => DOUT[129]~reg0.ACLR
RST => DOUT[130]~reg0.ACLR
RST => DOUT[131]~reg0.ACLR
RST => DOUT[132]~reg0.ACLR
RST => DOUT[133]~reg0.ACLR
RST => DOUT[134]~reg0.ACLR
RST => DOUT[135]~reg0.ACLR
RST => DOUT[136]~reg0.ACLR
RST => DOUT[137]~reg0.ACLR
RST => DOUT[138]~reg0.ACLR
RST => DOUT[139]~reg0.ACLR
RST => DOUT[140]~reg0.ACLR
RST => DOUT[141]~reg0.ACLR
RST => DOUT[142]~reg0.ACLR
RST => DOUT[143]~reg0.ACLR
RST => DOUT[144]~reg0.ACLR
RST => DOUT[145]~reg0.ACLR
RST => DOUT[146]~reg0.ACLR
RST => DOUT[147]~reg0.ACLR
RST => DOUT[148]~reg0.ACLR
RST => DOUT[149]~reg0.ACLR
RST => DOUT[150]~reg0.ACLR
RST => DOUT[151]~reg0.ACLR
RST => DOUT[152]~reg0.ACLR
RST => DOUT[153]~reg0.ACLR
RST => DOUT[154]~reg0.ACLR
RST => DOUT[155]~reg0.ACLR
RST => DOUT[156]~reg0.ACLR
RST => DOUT[157]~reg0.ACLR
RST => DOUT[158]~reg0.ACLR
RST => DOUT[159]~reg0.ACLR
RST => DOUT[160]~reg0.ACLR
RST => DOUT[161]~reg0.ACLR
RST => DOUT[162]~reg0.ACLR
RST => DOUT[163]~reg0.ACLR
RST => DOUT[164]~reg0.ACLR
RST => DOUT[165]~reg0.ACLR
RST => DOUT[166]~reg0.ACLR
RST => DOUT[167]~reg0.ACLR
RST => DOUT[168]~reg0.ACLR
RST => DOUT[169]~reg0.ACLR
RST => DOUT[170]~reg0.ACLR
RST => DOUT[171]~reg0.ACLR
RST => DOUT[172]~reg0.ACLR
RST => DOUT[173]~reg0.ACLR
RST => DOUT[174]~reg0.ACLR
RST => DOUT[175]~reg0.ACLR
RST => DOUT[176]~reg0.ACLR
RST => DOUT[177]~reg0.ACLR
RST => DOUT[178]~reg0.ACLR
RST => DOUT[179]~reg0.ACLR
RST => DOUT[180]~reg0.ACLR
RST => DOUT[181]~reg0.ACLR
RST => DOUT[182]~reg0.ACLR
RST => DOUT[183]~reg0.ACLR
RST => DOUT[184]~reg0.ACLR
RST => DOUT[185]~reg0.ACLR
RST => DOUT[186]~reg0.ACLR
RST => DOUT[187]~reg0.ACLR
RST => DOUT[188]~reg0.ACLR


|MIPSExpo|EXECUTE:EXECUTE
CLK => ~NO_FANOUT~
ULA_Ctrl[0] => ulamips:ULA.sel[0]
ULA_Ctrl[1] => ulamips:ULA.sel[1]
ULA_Ctrl[2] => ulamips:ULA.invB
EX_Crtl[0] => mux2x1:MUX_BEQ_BNE.seletor_MUX
EX_Crtl[1] => muxgenerico2x1:MUX_ULA.seletor_MUX
EX_Crtl[2] => muxgenerico4x1:MUX_RD_ADDR.seletor_MUX[0]
EX_Crtl[3] => muxgenerico4x1:MUX_RD_ADDR.seletor_MUX[1]
MEM_Ctrl_IN[0] => MEM_Ctrl_OUT[0].DATAIN
MEM_Ctrl_IN[1] => MEM_Ctrl_OUT[1].DATAIN
MEM_Ctrl_IN[2] => MEM_Ctrl_OUT[2].DATAIN
MEM_Ctrl_IN[3] => MEM_Ctrl_OUT[3].DATAIN
WB_Ctrl_IN[0] => WB_Ctrl_OUT[0].DATAIN
WB_Ctrl_IN[1] => WB_Ctrl_OUT[1].DATAIN
WB_Ctrl_IN[2] => WB_Ctrl_OUT[2].DATAIN
PC_EX_IN[0] => somadorgenerico:puloPCBEQ.entradaA[0]
PC_EX_IN[0] => PC_EX_OUT[0].DATAIN
PC_EX_IN[1] => somadorgenerico:puloPCBEQ.entradaA[1]
PC_EX_IN[1] => PC_EX_OUT[1].DATAIN
PC_EX_IN[2] => somadorgenerico:puloPCBEQ.entradaA[2]
PC_EX_IN[2] => PC_EX_OUT[2].DATAIN
PC_EX_IN[3] => somadorgenerico:puloPCBEQ.entradaA[3]
PC_EX_IN[3] => PC_EX_OUT[3].DATAIN
PC_EX_IN[4] => somadorgenerico:puloPCBEQ.entradaA[4]
PC_EX_IN[4] => PC_EX_OUT[4].DATAIN
PC_EX_IN[5] => somadorgenerico:puloPCBEQ.entradaA[5]
PC_EX_IN[5] => PC_EX_OUT[5].DATAIN
PC_EX_IN[6] => somadorgenerico:puloPCBEQ.entradaA[6]
PC_EX_IN[6] => PC_EX_OUT[6].DATAIN
PC_EX_IN[7] => somadorgenerico:puloPCBEQ.entradaA[7]
PC_EX_IN[7] => PC_EX_OUT[7].DATAIN
PC_EX_IN[8] => somadorgenerico:puloPCBEQ.entradaA[8]
PC_EX_IN[8] => PC_EX_OUT[8].DATAIN
PC_EX_IN[9] => somadorgenerico:puloPCBEQ.entradaA[9]
PC_EX_IN[9] => PC_EX_OUT[9].DATAIN
PC_EX_IN[10] => somadorgenerico:puloPCBEQ.entradaA[10]
PC_EX_IN[10] => PC_EX_OUT[10].DATAIN
PC_EX_IN[11] => somadorgenerico:puloPCBEQ.entradaA[11]
PC_EX_IN[11] => PC_EX_OUT[11].DATAIN
PC_EX_IN[12] => somadorgenerico:puloPCBEQ.entradaA[12]
PC_EX_IN[12] => PC_EX_OUT[12].DATAIN
PC_EX_IN[13] => somadorgenerico:puloPCBEQ.entradaA[13]
PC_EX_IN[13] => PC_EX_OUT[13].DATAIN
PC_EX_IN[14] => somadorgenerico:puloPCBEQ.entradaA[14]
PC_EX_IN[14] => PC_EX_OUT[14].DATAIN
PC_EX_IN[15] => somadorgenerico:puloPCBEQ.entradaA[15]
PC_EX_IN[15] => PC_EX_OUT[15].DATAIN
PC_EX_IN[16] => somadorgenerico:puloPCBEQ.entradaA[16]
PC_EX_IN[16] => PC_EX_OUT[16].DATAIN
PC_EX_IN[17] => somadorgenerico:puloPCBEQ.entradaA[17]
PC_EX_IN[17] => PC_EX_OUT[17].DATAIN
PC_EX_IN[18] => somadorgenerico:puloPCBEQ.entradaA[18]
PC_EX_IN[18] => PC_EX_OUT[18].DATAIN
PC_EX_IN[19] => somadorgenerico:puloPCBEQ.entradaA[19]
PC_EX_IN[19] => PC_EX_OUT[19].DATAIN
PC_EX_IN[20] => somadorgenerico:puloPCBEQ.entradaA[20]
PC_EX_IN[20] => PC_EX_OUT[20].DATAIN
PC_EX_IN[21] => somadorgenerico:puloPCBEQ.entradaA[21]
PC_EX_IN[21] => PC_EX_OUT[21].DATAIN
PC_EX_IN[22] => somadorgenerico:puloPCBEQ.entradaA[22]
PC_EX_IN[22] => PC_EX_OUT[22].DATAIN
PC_EX_IN[23] => somadorgenerico:puloPCBEQ.entradaA[23]
PC_EX_IN[23] => PC_EX_OUT[23].DATAIN
PC_EX_IN[24] => somadorgenerico:puloPCBEQ.entradaA[24]
PC_EX_IN[24] => PC_EX_OUT[24].DATAIN
PC_EX_IN[25] => somadorgenerico:puloPCBEQ.entradaA[25]
PC_EX_IN[25] => PC_EX_OUT[25].DATAIN
PC_EX_IN[26] => somadorgenerico:puloPCBEQ.entradaA[26]
PC_EX_IN[26] => PC_EX_OUT[26].DATAIN
PC_EX_IN[27] => somadorgenerico:puloPCBEQ.entradaA[27]
PC_EX_IN[27] => PC_EX_OUT[27].DATAIN
PC_EX_IN[28] => somadorgenerico:puloPCBEQ.entradaA[28]
PC_EX_IN[28] => PC_EX_OUT[28].DATAIN
PC_EX_IN[29] => somadorgenerico:puloPCBEQ.entradaA[29]
PC_EX_IN[29] => PC_EX_OUT[29].DATAIN
PC_EX_IN[30] => somadorgenerico:puloPCBEQ.entradaA[30]
PC_EX_IN[30] => PC_EX_OUT[30].DATAIN
PC_EX_IN[31] => somadorgenerico:puloPCBEQ.entradaA[31]
PC_EX_IN[31] => PC_EX_OUT[31].DATAIN
I_Extended[0] => muxgenerico2x1:MUX_ULA.entradaB_MUX[0]
I_Extended[0] => somadorgenerico:puloPCBEQ.entradaB[2]
I_Extended[1] => muxgenerico2x1:MUX_ULA.entradaB_MUX[1]
I_Extended[1] => somadorgenerico:puloPCBEQ.entradaB[3]
I_Extended[2] => muxgenerico2x1:MUX_ULA.entradaB_MUX[2]
I_Extended[2] => somadorgenerico:puloPCBEQ.entradaB[4]
I_Extended[3] => muxgenerico2x1:MUX_ULA.entradaB_MUX[3]
I_Extended[3] => somadorgenerico:puloPCBEQ.entradaB[5]
I_Extended[4] => muxgenerico2x1:MUX_ULA.entradaB_MUX[4]
I_Extended[4] => somadorgenerico:puloPCBEQ.entradaB[6]
I_Extended[5] => muxgenerico2x1:MUX_ULA.entradaB_MUX[5]
I_Extended[5] => somadorgenerico:puloPCBEQ.entradaB[7]
I_Extended[6] => muxgenerico2x1:MUX_ULA.entradaB_MUX[6]
I_Extended[6] => somadorgenerico:puloPCBEQ.entradaB[8]
I_Extended[7] => muxgenerico2x1:MUX_ULA.entradaB_MUX[7]
I_Extended[7] => somadorgenerico:puloPCBEQ.entradaB[9]
I_Extended[8] => muxgenerico2x1:MUX_ULA.entradaB_MUX[8]
I_Extended[8] => somadorgenerico:puloPCBEQ.entradaB[10]
I_Extended[9] => muxgenerico2x1:MUX_ULA.entradaB_MUX[9]
I_Extended[9] => somadorgenerico:puloPCBEQ.entradaB[11]
I_Extended[10] => muxgenerico2x1:MUX_ULA.entradaB_MUX[10]
I_Extended[10] => somadorgenerico:puloPCBEQ.entradaB[12]
I_Extended[11] => muxgenerico2x1:MUX_ULA.entradaB_MUX[11]
I_Extended[11] => somadorgenerico:puloPCBEQ.entradaB[13]
I_Extended[12] => muxgenerico2x1:MUX_ULA.entradaB_MUX[12]
I_Extended[12] => somadorgenerico:puloPCBEQ.entradaB[14]
I_Extended[13] => muxgenerico2x1:MUX_ULA.entradaB_MUX[13]
I_Extended[13] => somadorgenerico:puloPCBEQ.entradaB[15]
I_Extended[14] => muxgenerico2x1:MUX_ULA.entradaB_MUX[14]
I_Extended[14] => somadorgenerico:puloPCBEQ.entradaB[16]
I_Extended[15] => muxgenerico2x1:MUX_ULA.entradaB_MUX[15]
I_Extended[15] => somadorgenerico:puloPCBEQ.entradaB[17]
I_Extended[16] => muxgenerico2x1:MUX_ULA.entradaB_MUX[16]
I_Extended[16] => somadorgenerico:puloPCBEQ.entradaB[18]
I_Extended[17] => muxgenerico2x1:MUX_ULA.entradaB_MUX[17]
I_Extended[17] => somadorgenerico:puloPCBEQ.entradaB[19]
I_Extended[18] => muxgenerico2x1:MUX_ULA.entradaB_MUX[18]
I_Extended[18] => somadorgenerico:puloPCBEQ.entradaB[20]
I_Extended[19] => muxgenerico2x1:MUX_ULA.entradaB_MUX[19]
I_Extended[19] => somadorgenerico:puloPCBEQ.entradaB[21]
I_Extended[20] => muxgenerico2x1:MUX_ULA.entradaB_MUX[20]
I_Extended[20] => somadorgenerico:puloPCBEQ.entradaB[22]
I_Extended[21] => muxgenerico2x1:MUX_ULA.entradaB_MUX[21]
I_Extended[21] => somadorgenerico:puloPCBEQ.entradaB[23]
I_Extended[22] => muxgenerico2x1:MUX_ULA.entradaB_MUX[22]
I_Extended[22] => somadorgenerico:puloPCBEQ.entradaB[24]
I_Extended[23] => muxgenerico2x1:MUX_ULA.entradaB_MUX[23]
I_Extended[23] => somadorgenerico:puloPCBEQ.entradaB[25]
I_Extended[24] => muxgenerico2x1:MUX_ULA.entradaB_MUX[24]
I_Extended[24] => somadorgenerico:puloPCBEQ.entradaB[26]
I_Extended[25] => muxgenerico2x1:MUX_ULA.entradaB_MUX[25]
I_Extended[25] => somadorgenerico:puloPCBEQ.entradaB[27]
I_Extended[26] => muxgenerico2x1:MUX_ULA.entradaB_MUX[26]
I_Extended[26] => somadorgenerico:puloPCBEQ.entradaB[28]
I_Extended[27] => muxgenerico2x1:MUX_ULA.entradaB_MUX[27]
I_Extended[27] => somadorgenerico:puloPCBEQ.entradaB[29]
I_Extended[28] => muxgenerico2x1:MUX_ULA.entradaB_MUX[28]
I_Extended[28] => somadorgenerico:puloPCBEQ.entradaB[30]
I_Extended[29] => muxgenerico2x1:MUX_ULA.entradaB_MUX[29]
I_Extended[29] => somadorgenerico:puloPCBEQ.entradaB[31]
I_Extended[30] => muxgenerico2x1:MUX_ULA.entradaB_MUX[30]
I_Extended[31] => muxgenerico2x1:MUX_ULA.entradaB_MUX[31]
Data_Rt[0] => muxgenerico4x1:MUX_FOR_B.entradaA_MUX[0]
Data_Rt[0] => Data_Rt_OUT[0].DATAIN
Data_Rt[1] => muxgenerico4x1:MUX_FOR_B.entradaA_MUX[1]
Data_Rt[1] => Data_Rt_OUT[1].DATAIN
Data_Rt[2] => muxgenerico4x1:MUX_FOR_B.entradaA_MUX[2]
Data_Rt[2] => Data_Rt_OUT[2].DATAIN
Data_Rt[3] => muxgenerico4x1:MUX_FOR_B.entradaA_MUX[3]
Data_Rt[3] => Data_Rt_OUT[3].DATAIN
Data_Rt[4] => muxgenerico4x1:MUX_FOR_B.entradaA_MUX[4]
Data_Rt[4] => Data_Rt_OUT[4].DATAIN
Data_Rt[5] => muxgenerico4x1:MUX_FOR_B.entradaA_MUX[5]
Data_Rt[5] => Data_Rt_OUT[5].DATAIN
Data_Rt[6] => muxgenerico4x1:MUX_FOR_B.entradaA_MUX[6]
Data_Rt[6] => Data_Rt_OUT[6].DATAIN
Data_Rt[7] => muxgenerico4x1:MUX_FOR_B.entradaA_MUX[7]
Data_Rt[7] => Data_Rt_OUT[7].DATAIN
Data_Rt[8] => muxgenerico4x1:MUX_FOR_B.entradaA_MUX[8]
Data_Rt[8] => Data_Rt_OUT[8].DATAIN
Data_Rt[9] => muxgenerico4x1:MUX_FOR_B.entradaA_MUX[9]
Data_Rt[9] => Data_Rt_OUT[9].DATAIN
Data_Rt[10] => muxgenerico4x1:MUX_FOR_B.entradaA_MUX[10]
Data_Rt[10] => Data_Rt_OUT[10].DATAIN
Data_Rt[11] => muxgenerico4x1:MUX_FOR_B.entradaA_MUX[11]
Data_Rt[11] => Data_Rt_OUT[11].DATAIN
Data_Rt[12] => muxgenerico4x1:MUX_FOR_B.entradaA_MUX[12]
Data_Rt[12] => Data_Rt_OUT[12].DATAIN
Data_Rt[13] => muxgenerico4x1:MUX_FOR_B.entradaA_MUX[13]
Data_Rt[13] => Data_Rt_OUT[13].DATAIN
Data_Rt[14] => muxgenerico4x1:MUX_FOR_B.entradaA_MUX[14]
Data_Rt[14] => Data_Rt_OUT[14].DATAIN
Data_Rt[15] => muxgenerico4x1:MUX_FOR_B.entradaA_MUX[15]
Data_Rt[15] => Data_Rt_OUT[15].DATAIN
Data_Rt[16] => muxgenerico4x1:MUX_FOR_B.entradaA_MUX[16]
Data_Rt[16] => Data_Rt_OUT[16].DATAIN
Data_Rt[17] => muxgenerico4x1:MUX_FOR_B.entradaA_MUX[17]
Data_Rt[17] => Data_Rt_OUT[17].DATAIN
Data_Rt[18] => muxgenerico4x1:MUX_FOR_B.entradaA_MUX[18]
Data_Rt[18] => Data_Rt_OUT[18].DATAIN
Data_Rt[19] => muxgenerico4x1:MUX_FOR_B.entradaA_MUX[19]
Data_Rt[19] => Data_Rt_OUT[19].DATAIN
Data_Rt[20] => muxgenerico4x1:MUX_FOR_B.entradaA_MUX[20]
Data_Rt[20] => Data_Rt_OUT[20].DATAIN
Data_Rt[21] => muxgenerico4x1:MUX_FOR_B.entradaA_MUX[21]
Data_Rt[21] => Data_Rt_OUT[21].DATAIN
Data_Rt[22] => muxgenerico4x1:MUX_FOR_B.entradaA_MUX[22]
Data_Rt[22] => Data_Rt_OUT[22].DATAIN
Data_Rt[23] => muxgenerico4x1:MUX_FOR_B.entradaA_MUX[23]
Data_Rt[23] => Data_Rt_OUT[23].DATAIN
Data_Rt[24] => muxgenerico4x1:MUX_FOR_B.entradaA_MUX[24]
Data_Rt[24] => Data_Rt_OUT[24].DATAIN
Data_Rt[25] => muxgenerico4x1:MUX_FOR_B.entradaA_MUX[25]
Data_Rt[25] => Data_Rt_OUT[25].DATAIN
Data_Rt[26] => muxgenerico4x1:MUX_FOR_B.entradaA_MUX[26]
Data_Rt[26] => Data_Rt_OUT[26].DATAIN
Data_Rt[27] => muxgenerico4x1:MUX_FOR_B.entradaA_MUX[27]
Data_Rt[27] => Data_Rt_OUT[27].DATAIN
Data_Rt[28] => muxgenerico4x1:MUX_FOR_B.entradaA_MUX[28]
Data_Rt[28] => Data_Rt_OUT[28].DATAIN
Data_Rt[29] => muxgenerico4x1:MUX_FOR_B.entradaA_MUX[29]
Data_Rt[29] => Data_Rt_OUT[29].DATAIN
Data_Rt[30] => muxgenerico4x1:MUX_FOR_B.entradaA_MUX[30]
Data_Rt[30] => Data_Rt_OUT[30].DATAIN
Data_Rt[31] => muxgenerico4x1:MUX_FOR_B.entradaA_MUX[31]
Data_Rt[31] => Data_Rt_OUT[31].DATAIN
Data_Rs[0] => muxgenerico4x1:MUX_FOR_A.entradaA_MUX[0]
Data_Rs[1] => muxgenerico4x1:MUX_FOR_A.entradaA_MUX[1]
Data_Rs[2] => muxgenerico4x1:MUX_FOR_A.entradaA_MUX[2]
Data_Rs[3] => muxgenerico4x1:MUX_FOR_A.entradaA_MUX[3]
Data_Rs[4] => muxgenerico4x1:MUX_FOR_A.entradaA_MUX[4]
Data_Rs[5] => muxgenerico4x1:MUX_FOR_A.entradaA_MUX[5]
Data_Rs[6] => muxgenerico4x1:MUX_FOR_A.entradaA_MUX[6]
Data_Rs[7] => muxgenerico4x1:MUX_FOR_A.entradaA_MUX[7]
Data_Rs[8] => muxgenerico4x1:MUX_FOR_A.entradaA_MUX[8]
Data_Rs[9] => muxgenerico4x1:MUX_FOR_A.entradaA_MUX[9]
Data_Rs[10] => muxgenerico4x1:MUX_FOR_A.entradaA_MUX[10]
Data_Rs[11] => muxgenerico4x1:MUX_FOR_A.entradaA_MUX[11]
Data_Rs[12] => muxgenerico4x1:MUX_FOR_A.entradaA_MUX[12]
Data_Rs[13] => muxgenerico4x1:MUX_FOR_A.entradaA_MUX[13]
Data_Rs[14] => muxgenerico4x1:MUX_FOR_A.entradaA_MUX[14]
Data_Rs[15] => muxgenerico4x1:MUX_FOR_A.entradaA_MUX[15]
Data_Rs[16] => muxgenerico4x1:MUX_FOR_A.entradaA_MUX[16]
Data_Rs[17] => muxgenerico4x1:MUX_FOR_A.entradaA_MUX[17]
Data_Rs[18] => muxgenerico4x1:MUX_FOR_A.entradaA_MUX[18]
Data_Rs[19] => muxgenerico4x1:MUX_FOR_A.entradaA_MUX[19]
Data_Rs[20] => muxgenerico4x1:MUX_FOR_A.entradaA_MUX[20]
Data_Rs[21] => muxgenerico4x1:MUX_FOR_A.entradaA_MUX[21]
Data_Rs[22] => muxgenerico4x1:MUX_FOR_A.entradaA_MUX[22]
Data_Rs[23] => muxgenerico4x1:MUX_FOR_A.entradaA_MUX[23]
Data_Rs[24] => muxgenerico4x1:MUX_FOR_A.entradaA_MUX[24]
Data_Rs[25] => muxgenerico4x1:MUX_FOR_A.entradaA_MUX[25]
Data_Rs[26] => muxgenerico4x1:MUX_FOR_A.entradaA_MUX[26]
Data_Rs[27] => muxgenerico4x1:MUX_FOR_A.entradaA_MUX[27]
Data_Rs[28] => muxgenerico4x1:MUX_FOR_A.entradaA_MUX[28]
Data_Rs[29] => muxgenerico4x1:MUX_FOR_A.entradaA_MUX[29]
Data_Rs[30] => muxgenerico4x1:MUX_FOR_A.entradaA_MUX[30]
Data_Rs[31] => muxgenerico4x1:MUX_FOR_A.entradaA_MUX[31]
Addr_Rs[0] => Equal1.IN4
Addr_Rs[0] => Equal4.IN4
Addr_Rs[0] => Equal5.IN4
Addr_Rs[1] => Equal1.IN3
Addr_Rs[1] => Equal4.IN3
Addr_Rs[1] => Equal5.IN3
Addr_Rs[2] => Equal1.IN2
Addr_Rs[2] => Equal4.IN2
Addr_Rs[2] => Equal5.IN2
Addr_Rs[3] => Equal1.IN1
Addr_Rs[3] => Equal4.IN1
Addr_Rs[3] => Equal5.IN1
Addr_Rs[4] => Equal1.IN0
Addr_Rs[4] => Equal4.IN0
Addr_Rs[4] => Equal5.IN0
Addr_Rt[0] => Equal7.IN4
Addr_Rt[0] => Equal10.IN4
Addr_Rt[0] => Equal11.IN4
Addr_Rt[0] => muxgenerico4x1:MUX_RD_ADDR.entradaA_MUX[0]
Addr_Rt[1] => Equal7.IN3
Addr_Rt[1] => Equal10.IN3
Addr_Rt[1] => Equal11.IN3
Addr_Rt[1] => muxgenerico4x1:MUX_RD_ADDR.entradaA_MUX[1]
Addr_Rt[2] => Equal7.IN2
Addr_Rt[2] => Equal10.IN2
Addr_Rt[2] => Equal11.IN2
Addr_Rt[2] => muxgenerico4x1:MUX_RD_ADDR.entradaA_MUX[2]
Addr_Rt[3] => Equal7.IN1
Addr_Rt[3] => Equal10.IN1
Addr_Rt[3] => Equal11.IN1
Addr_Rt[3] => muxgenerico4x1:MUX_RD_ADDR.entradaA_MUX[3]
Addr_Rt[4] => Equal7.IN0
Addr_Rt[4] => Equal10.IN0
Addr_Rt[4] => Equal11.IN0
Addr_Rt[4] => muxgenerico4x1:MUX_RD_ADDR.entradaA_MUX[4]
Addr_Rd[0] => muxgenerico4x1:MUX_RD_ADDR.entradaB_MUX[0]
Addr_Rd[1] => muxgenerico4x1:MUX_RD_ADDR.entradaB_MUX[1]
Addr_Rd[2] => muxgenerico4x1:MUX_RD_ADDR.entradaB_MUX[2]
Addr_Rd[3] => muxgenerico4x1:MUX_RD_ADDR.entradaB_MUX[3]
Addr_Rd[4] => muxgenerico4x1:MUX_RD_ADDR.entradaB_MUX[4]
Imediato_LUI_IN[0] => Imediato_LUI_OUT[0].DATAIN
Imediato_LUI_IN[1] => Imediato_LUI_OUT[1].DATAIN
Imediato_LUI_IN[2] => Imediato_LUI_OUT[2].DATAIN
Imediato_LUI_IN[3] => Imediato_LUI_OUT[3].DATAIN
Imediato_LUI_IN[4] => Imediato_LUI_OUT[4].DATAIN
Imediato_LUI_IN[5] => Imediato_LUI_OUT[5].DATAIN
Imediato_LUI_IN[6] => Imediato_LUI_OUT[6].DATAIN
Imediato_LUI_IN[7] => Imediato_LUI_OUT[7].DATAIN
Imediato_LUI_IN[8] => Imediato_LUI_OUT[8].DATAIN
Imediato_LUI_IN[9] => Imediato_LUI_OUT[9].DATAIN
Imediato_LUI_IN[10] => Imediato_LUI_OUT[10].DATAIN
Imediato_LUI_IN[11] => Imediato_LUI_OUT[11].DATAIN
Imediato_LUI_IN[12] => Imediato_LUI_OUT[12].DATAIN
Imediato_LUI_IN[13] => Imediato_LUI_OUT[13].DATAIN
Imediato_LUI_IN[14] => Imediato_LUI_OUT[14].DATAIN
Imediato_LUI_IN[15] => Imediato_LUI_OUT[15].DATAIN
Imediato_LUI_IN[16] => Imediato_LUI_OUT[16].DATAIN
Imediato_LUI_IN[17] => Imediato_LUI_OUT[17].DATAIN
Imediato_LUI_IN[18] => Imediato_LUI_OUT[18].DATAIN
Imediato_LUI_IN[19] => Imediato_LUI_OUT[19].DATAIN
Imediato_LUI_IN[20] => Imediato_LUI_OUT[20].DATAIN
Imediato_LUI_IN[21] => Imediato_LUI_OUT[21].DATAIN
Imediato_LUI_IN[22] => Imediato_LUI_OUT[22].DATAIN
Imediato_LUI_IN[23] => Imediato_LUI_OUT[23].DATAIN
Imediato_LUI_IN[24] => Imediato_LUI_OUT[24].DATAIN
Imediato_LUI_IN[25] => Imediato_LUI_OUT[25].DATAIN
Imediato_LUI_IN[26] => Imediato_LUI_OUT[26].DATAIN
Imediato_LUI_IN[27] => Imediato_LUI_OUT[27].DATAIN
Imediato_LUI_IN[28] => Imediato_LUI_OUT[28].DATAIN
Imediato_LUI_IN[29] => Imediato_LUI_OUT[29].DATAIN
Imediato_LUI_IN[30] => Imediato_LUI_OUT[30].DATAIN
Imediato_LUI_IN[31] => Imediato_LUI_OUT[31].DATAIN
RESULT_EX_MEM[0] => muxgenerico4x1:MUX_FOR_A.entradaB_MUX[0]
RESULT_EX_MEM[0] => muxgenerico4x1:MUX_FOR_B.entradaB_MUX[0]
RESULT_EX_MEM[1] => muxgenerico4x1:MUX_FOR_A.entradaB_MUX[1]
RESULT_EX_MEM[1] => muxgenerico4x1:MUX_FOR_B.entradaB_MUX[1]
RESULT_EX_MEM[2] => muxgenerico4x1:MUX_FOR_A.entradaB_MUX[2]
RESULT_EX_MEM[2] => muxgenerico4x1:MUX_FOR_B.entradaB_MUX[2]
RESULT_EX_MEM[3] => muxgenerico4x1:MUX_FOR_A.entradaB_MUX[3]
RESULT_EX_MEM[3] => muxgenerico4x1:MUX_FOR_B.entradaB_MUX[3]
RESULT_EX_MEM[4] => muxgenerico4x1:MUX_FOR_A.entradaB_MUX[4]
RESULT_EX_MEM[4] => muxgenerico4x1:MUX_FOR_B.entradaB_MUX[4]
RESULT_EX_MEM[5] => muxgenerico4x1:MUX_FOR_A.entradaB_MUX[5]
RESULT_EX_MEM[5] => muxgenerico4x1:MUX_FOR_B.entradaB_MUX[5]
RESULT_EX_MEM[6] => muxgenerico4x1:MUX_FOR_A.entradaB_MUX[6]
RESULT_EX_MEM[6] => muxgenerico4x1:MUX_FOR_B.entradaB_MUX[6]
RESULT_EX_MEM[7] => muxgenerico4x1:MUX_FOR_A.entradaB_MUX[7]
RESULT_EX_MEM[7] => muxgenerico4x1:MUX_FOR_B.entradaB_MUX[7]
RESULT_EX_MEM[8] => muxgenerico4x1:MUX_FOR_A.entradaB_MUX[8]
RESULT_EX_MEM[8] => muxgenerico4x1:MUX_FOR_B.entradaB_MUX[8]
RESULT_EX_MEM[9] => muxgenerico4x1:MUX_FOR_A.entradaB_MUX[9]
RESULT_EX_MEM[9] => muxgenerico4x1:MUX_FOR_B.entradaB_MUX[9]
RESULT_EX_MEM[10] => muxgenerico4x1:MUX_FOR_A.entradaB_MUX[10]
RESULT_EX_MEM[10] => muxgenerico4x1:MUX_FOR_B.entradaB_MUX[10]
RESULT_EX_MEM[11] => muxgenerico4x1:MUX_FOR_A.entradaB_MUX[11]
RESULT_EX_MEM[11] => muxgenerico4x1:MUX_FOR_B.entradaB_MUX[11]
RESULT_EX_MEM[12] => muxgenerico4x1:MUX_FOR_A.entradaB_MUX[12]
RESULT_EX_MEM[12] => muxgenerico4x1:MUX_FOR_B.entradaB_MUX[12]
RESULT_EX_MEM[13] => muxgenerico4x1:MUX_FOR_A.entradaB_MUX[13]
RESULT_EX_MEM[13] => muxgenerico4x1:MUX_FOR_B.entradaB_MUX[13]
RESULT_EX_MEM[14] => muxgenerico4x1:MUX_FOR_A.entradaB_MUX[14]
RESULT_EX_MEM[14] => muxgenerico4x1:MUX_FOR_B.entradaB_MUX[14]
RESULT_EX_MEM[15] => muxgenerico4x1:MUX_FOR_A.entradaB_MUX[15]
RESULT_EX_MEM[15] => muxgenerico4x1:MUX_FOR_B.entradaB_MUX[15]
RESULT_EX_MEM[16] => muxgenerico4x1:MUX_FOR_A.entradaB_MUX[16]
RESULT_EX_MEM[16] => muxgenerico4x1:MUX_FOR_B.entradaB_MUX[16]
RESULT_EX_MEM[17] => muxgenerico4x1:MUX_FOR_A.entradaB_MUX[17]
RESULT_EX_MEM[17] => muxgenerico4x1:MUX_FOR_B.entradaB_MUX[17]
RESULT_EX_MEM[18] => muxgenerico4x1:MUX_FOR_A.entradaB_MUX[18]
RESULT_EX_MEM[18] => muxgenerico4x1:MUX_FOR_B.entradaB_MUX[18]
RESULT_EX_MEM[19] => muxgenerico4x1:MUX_FOR_A.entradaB_MUX[19]
RESULT_EX_MEM[19] => muxgenerico4x1:MUX_FOR_B.entradaB_MUX[19]
RESULT_EX_MEM[20] => muxgenerico4x1:MUX_FOR_A.entradaB_MUX[20]
RESULT_EX_MEM[20] => muxgenerico4x1:MUX_FOR_B.entradaB_MUX[20]
RESULT_EX_MEM[21] => muxgenerico4x1:MUX_FOR_A.entradaB_MUX[21]
RESULT_EX_MEM[21] => muxgenerico4x1:MUX_FOR_B.entradaB_MUX[21]
RESULT_EX_MEM[22] => muxgenerico4x1:MUX_FOR_A.entradaB_MUX[22]
RESULT_EX_MEM[22] => muxgenerico4x1:MUX_FOR_B.entradaB_MUX[22]
RESULT_EX_MEM[23] => muxgenerico4x1:MUX_FOR_A.entradaB_MUX[23]
RESULT_EX_MEM[23] => muxgenerico4x1:MUX_FOR_B.entradaB_MUX[23]
RESULT_EX_MEM[24] => muxgenerico4x1:MUX_FOR_A.entradaB_MUX[24]
RESULT_EX_MEM[24] => muxgenerico4x1:MUX_FOR_B.entradaB_MUX[24]
RESULT_EX_MEM[25] => muxgenerico4x1:MUX_FOR_A.entradaB_MUX[25]
RESULT_EX_MEM[25] => muxgenerico4x1:MUX_FOR_B.entradaB_MUX[25]
RESULT_EX_MEM[26] => muxgenerico4x1:MUX_FOR_A.entradaB_MUX[26]
RESULT_EX_MEM[26] => muxgenerico4x1:MUX_FOR_B.entradaB_MUX[26]
RESULT_EX_MEM[27] => muxgenerico4x1:MUX_FOR_A.entradaB_MUX[27]
RESULT_EX_MEM[27] => muxgenerico4x1:MUX_FOR_B.entradaB_MUX[27]
RESULT_EX_MEM[28] => muxgenerico4x1:MUX_FOR_A.entradaB_MUX[28]
RESULT_EX_MEM[28] => muxgenerico4x1:MUX_FOR_B.entradaB_MUX[28]
RESULT_EX_MEM[29] => muxgenerico4x1:MUX_FOR_A.entradaB_MUX[29]
RESULT_EX_MEM[29] => muxgenerico4x1:MUX_FOR_B.entradaB_MUX[29]
RESULT_EX_MEM[30] => muxgenerico4x1:MUX_FOR_A.entradaB_MUX[30]
RESULT_EX_MEM[30] => muxgenerico4x1:MUX_FOR_B.entradaB_MUX[30]
RESULT_EX_MEM[31] => muxgenerico4x1:MUX_FOR_A.entradaB_MUX[31]
RESULT_EX_MEM[31] => muxgenerico4x1:MUX_FOR_B.entradaB_MUX[31]
RESULT_MEM_WB[0] => muxgenerico4x1:MUX_FOR_A.entradaC_MUX[0]
RESULT_MEM_WB[0] => muxgenerico4x1:MUX_FOR_B.entradaC_MUX[0]
RESULT_MEM_WB[1] => muxgenerico4x1:MUX_FOR_A.entradaC_MUX[1]
RESULT_MEM_WB[1] => muxgenerico4x1:MUX_FOR_B.entradaC_MUX[1]
RESULT_MEM_WB[2] => muxgenerico4x1:MUX_FOR_A.entradaC_MUX[2]
RESULT_MEM_WB[2] => muxgenerico4x1:MUX_FOR_B.entradaC_MUX[2]
RESULT_MEM_WB[3] => muxgenerico4x1:MUX_FOR_A.entradaC_MUX[3]
RESULT_MEM_WB[3] => muxgenerico4x1:MUX_FOR_B.entradaC_MUX[3]
RESULT_MEM_WB[4] => muxgenerico4x1:MUX_FOR_A.entradaC_MUX[4]
RESULT_MEM_WB[4] => muxgenerico4x1:MUX_FOR_B.entradaC_MUX[4]
RESULT_MEM_WB[5] => muxgenerico4x1:MUX_FOR_A.entradaC_MUX[5]
RESULT_MEM_WB[5] => muxgenerico4x1:MUX_FOR_B.entradaC_MUX[5]
RESULT_MEM_WB[6] => muxgenerico4x1:MUX_FOR_A.entradaC_MUX[6]
RESULT_MEM_WB[6] => muxgenerico4x1:MUX_FOR_B.entradaC_MUX[6]
RESULT_MEM_WB[7] => muxgenerico4x1:MUX_FOR_A.entradaC_MUX[7]
RESULT_MEM_WB[7] => muxgenerico4x1:MUX_FOR_B.entradaC_MUX[7]
RESULT_MEM_WB[8] => muxgenerico4x1:MUX_FOR_A.entradaC_MUX[8]
RESULT_MEM_WB[8] => muxgenerico4x1:MUX_FOR_B.entradaC_MUX[8]
RESULT_MEM_WB[9] => muxgenerico4x1:MUX_FOR_A.entradaC_MUX[9]
RESULT_MEM_WB[9] => muxgenerico4x1:MUX_FOR_B.entradaC_MUX[9]
RESULT_MEM_WB[10] => muxgenerico4x1:MUX_FOR_A.entradaC_MUX[10]
RESULT_MEM_WB[10] => muxgenerico4x1:MUX_FOR_B.entradaC_MUX[10]
RESULT_MEM_WB[11] => muxgenerico4x1:MUX_FOR_A.entradaC_MUX[11]
RESULT_MEM_WB[11] => muxgenerico4x1:MUX_FOR_B.entradaC_MUX[11]
RESULT_MEM_WB[12] => muxgenerico4x1:MUX_FOR_A.entradaC_MUX[12]
RESULT_MEM_WB[12] => muxgenerico4x1:MUX_FOR_B.entradaC_MUX[12]
RESULT_MEM_WB[13] => muxgenerico4x1:MUX_FOR_A.entradaC_MUX[13]
RESULT_MEM_WB[13] => muxgenerico4x1:MUX_FOR_B.entradaC_MUX[13]
RESULT_MEM_WB[14] => muxgenerico4x1:MUX_FOR_A.entradaC_MUX[14]
RESULT_MEM_WB[14] => muxgenerico4x1:MUX_FOR_B.entradaC_MUX[14]
RESULT_MEM_WB[15] => muxgenerico4x1:MUX_FOR_A.entradaC_MUX[15]
RESULT_MEM_WB[15] => muxgenerico4x1:MUX_FOR_B.entradaC_MUX[15]
RESULT_MEM_WB[16] => muxgenerico4x1:MUX_FOR_A.entradaC_MUX[16]
RESULT_MEM_WB[16] => muxgenerico4x1:MUX_FOR_B.entradaC_MUX[16]
RESULT_MEM_WB[17] => muxgenerico4x1:MUX_FOR_A.entradaC_MUX[17]
RESULT_MEM_WB[17] => muxgenerico4x1:MUX_FOR_B.entradaC_MUX[17]
RESULT_MEM_WB[18] => muxgenerico4x1:MUX_FOR_A.entradaC_MUX[18]
RESULT_MEM_WB[18] => muxgenerico4x1:MUX_FOR_B.entradaC_MUX[18]
RESULT_MEM_WB[19] => muxgenerico4x1:MUX_FOR_A.entradaC_MUX[19]
RESULT_MEM_WB[19] => muxgenerico4x1:MUX_FOR_B.entradaC_MUX[19]
RESULT_MEM_WB[20] => muxgenerico4x1:MUX_FOR_A.entradaC_MUX[20]
RESULT_MEM_WB[20] => muxgenerico4x1:MUX_FOR_B.entradaC_MUX[20]
RESULT_MEM_WB[21] => muxgenerico4x1:MUX_FOR_A.entradaC_MUX[21]
RESULT_MEM_WB[21] => muxgenerico4x1:MUX_FOR_B.entradaC_MUX[21]
RESULT_MEM_WB[22] => muxgenerico4x1:MUX_FOR_A.entradaC_MUX[22]
RESULT_MEM_WB[22] => muxgenerico4x1:MUX_FOR_B.entradaC_MUX[22]
RESULT_MEM_WB[23] => muxgenerico4x1:MUX_FOR_A.entradaC_MUX[23]
RESULT_MEM_WB[23] => muxgenerico4x1:MUX_FOR_B.entradaC_MUX[23]
RESULT_MEM_WB[24] => muxgenerico4x1:MUX_FOR_A.entradaC_MUX[24]
RESULT_MEM_WB[24] => muxgenerico4x1:MUX_FOR_B.entradaC_MUX[24]
RESULT_MEM_WB[25] => muxgenerico4x1:MUX_FOR_A.entradaC_MUX[25]
RESULT_MEM_WB[25] => muxgenerico4x1:MUX_FOR_B.entradaC_MUX[25]
RESULT_MEM_WB[26] => muxgenerico4x1:MUX_FOR_A.entradaC_MUX[26]
RESULT_MEM_WB[26] => muxgenerico4x1:MUX_FOR_B.entradaC_MUX[26]
RESULT_MEM_WB[27] => muxgenerico4x1:MUX_FOR_A.entradaC_MUX[27]
RESULT_MEM_WB[27] => muxgenerico4x1:MUX_FOR_B.entradaC_MUX[27]
RESULT_MEM_WB[28] => muxgenerico4x1:MUX_FOR_A.entradaC_MUX[28]
RESULT_MEM_WB[28] => muxgenerico4x1:MUX_FOR_B.entradaC_MUX[28]
RESULT_MEM_WB[29] => muxgenerico4x1:MUX_FOR_A.entradaC_MUX[29]
RESULT_MEM_WB[29] => muxgenerico4x1:MUX_FOR_B.entradaC_MUX[29]
RESULT_MEM_WB[30] => muxgenerico4x1:MUX_FOR_A.entradaC_MUX[30]
RESULT_MEM_WB[30] => muxgenerico4x1:MUX_FOR_B.entradaC_MUX[30]
RESULT_MEM_WB[31] => muxgenerico4x1:MUX_FOR_A.entradaC_MUX[31]
RESULT_MEM_WB[31] => muxgenerico4x1:MUX_FOR_B.entradaC_MUX[31]
REG_DEST_EX_MEM[0] => Equal1.IN9
REG_DEST_EX_MEM[0] => Equal4.IN9
REG_DEST_EX_MEM[0] => Equal7.IN9
REG_DEST_EX_MEM[0] => Equal10.IN9
REG_DEST_EX_MEM[0] => Equal0.IN4
REG_DEST_EX_MEM[0] => Equal3.IN4
REG_DEST_EX_MEM[0] => Equal6.IN4
REG_DEST_EX_MEM[0] => Equal9.IN4
REG_DEST_EX_MEM[1] => Equal1.IN8
REG_DEST_EX_MEM[1] => Equal4.IN8
REG_DEST_EX_MEM[1] => Equal7.IN8
REG_DEST_EX_MEM[1] => Equal10.IN8
REG_DEST_EX_MEM[1] => Equal0.IN3
REG_DEST_EX_MEM[1] => Equal3.IN3
REG_DEST_EX_MEM[1] => Equal6.IN3
REG_DEST_EX_MEM[1] => Equal9.IN3
REG_DEST_EX_MEM[2] => Equal1.IN7
REG_DEST_EX_MEM[2] => Equal4.IN7
REG_DEST_EX_MEM[2] => Equal7.IN7
REG_DEST_EX_MEM[2] => Equal10.IN7
REG_DEST_EX_MEM[2] => Equal0.IN2
REG_DEST_EX_MEM[2] => Equal3.IN2
REG_DEST_EX_MEM[2] => Equal6.IN2
REG_DEST_EX_MEM[2] => Equal9.IN2
REG_DEST_EX_MEM[3] => Equal1.IN6
REG_DEST_EX_MEM[3] => Equal4.IN6
REG_DEST_EX_MEM[3] => Equal7.IN6
REG_DEST_EX_MEM[3] => Equal10.IN6
REG_DEST_EX_MEM[3] => Equal0.IN1
REG_DEST_EX_MEM[3] => Equal3.IN1
REG_DEST_EX_MEM[3] => Equal6.IN1
REG_DEST_EX_MEM[3] => Equal9.IN1
REG_DEST_EX_MEM[4] => Equal1.IN5
REG_DEST_EX_MEM[4] => Equal4.IN5
REG_DEST_EX_MEM[4] => Equal7.IN5
REG_DEST_EX_MEM[4] => Equal10.IN5
REG_DEST_EX_MEM[4] => Equal0.IN0
REG_DEST_EX_MEM[4] => Equal3.IN0
REG_DEST_EX_MEM[4] => Equal6.IN0
REG_DEST_EX_MEM[4] => Equal9.IN0
REG_DEST_MEM_WB[0] => Equal5.IN9
REG_DEST_MEM_WB[0] => Equal11.IN9
REG_DEST_MEM_WB[0] => Equal2.IN4
REG_DEST_MEM_WB[0] => Equal8.IN4
REG_DEST_MEM_WB[1] => Equal5.IN8
REG_DEST_MEM_WB[1] => Equal11.IN8
REG_DEST_MEM_WB[1] => Equal2.IN3
REG_DEST_MEM_WB[1] => Equal8.IN3
REG_DEST_MEM_WB[2] => Equal5.IN7
REG_DEST_MEM_WB[2] => Equal11.IN7
REG_DEST_MEM_WB[2] => Equal2.IN2
REG_DEST_MEM_WB[2] => Equal8.IN2
REG_DEST_MEM_WB[3] => Equal5.IN6
REG_DEST_MEM_WB[3] => Equal11.IN6
REG_DEST_MEM_WB[3] => Equal2.IN1
REG_DEST_MEM_WB[3] => Equal8.IN1
REG_DEST_MEM_WB[4] => Equal5.IN5
REG_DEST_MEM_WB[4] => Equal11.IN5
REG_DEST_MEM_WB[4] => Equal2.IN0
REG_DEST_MEM_WB[4] => Equal8.IN0
habEscritaREG_EX_MEM => selMUXForwardingA.IN1
habEscritaREG_EX_MEM => selMUXForwardingA.IN1
habEscritaREG_EX_MEM => selMUXForwardingB.IN1
habEscritaREG_EX_MEM => selMUXForwardingB.IN1
habEscritaREG_MEM_WB => selMUXForwardingA.IN1
habEscritaREG_MEM_WB => selMUXForwardingB.IN1
Addr_Reg_Destino[0] <= muxgenerico4x1:MUX_RD_ADDR.saida_MUX[0]
Addr_Reg_Destino[1] <= muxgenerico4x1:MUX_RD_ADDR.saida_MUX[1]
Addr_Reg_Destino[2] <= muxgenerico4x1:MUX_RD_ADDR.saida_MUX[2]
Addr_Reg_Destino[3] <= muxgenerico4x1:MUX_RD_ADDR.saida_MUX[3]
Addr_Reg_Destino[4] <= muxgenerico4x1:MUX_RD_ADDR.saida_MUX[4]
MUX_BEQ_BNE_OUT <= mux2x1:MUX_BEQ_BNE.saida_MUX
puloPC_BEQ_OUT[0] <= somadorgenerico:puloPCBEQ.saida[0]
puloPC_BEQ_OUT[1] <= somadorgenerico:puloPCBEQ.saida[1]
puloPC_BEQ_OUT[2] <= somadorgenerico:puloPCBEQ.saida[2]
puloPC_BEQ_OUT[3] <= somadorgenerico:puloPCBEQ.saida[3]
puloPC_BEQ_OUT[4] <= somadorgenerico:puloPCBEQ.saida[4]
puloPC_BEQ_OUT[5] <= somadorgenerico:puloPCBEQ.saida[5]
puloPC_BEQ_OUT[6] <= somadorgenerico:puloPCBEQ.saida[6]
puloPC_BEQ_OUT[7] <= somadorgenerico:puloPCBEQ.saida[7]
puloPC_BEQ_OUT[8] <= somadorgenerico:puloPCBEQ.saida[8]
puloPC_BEQ_OUT[9] <= somadorgenerico:puloPCBEQ.saida[9]
puloPC_BEQ_OUT[10] <= somadorgenerico:puloPCBEQ.saida[10]
puloPC_BEQ_OUT[11] <= somadorgenerico:puloPCBEQ.saida[11]
puloPC_BEQ_OUT[12] <= somadorgenerico:puloPCBEQ.saida[12]
puloPC_BEQ_OUT[13] <= somadorgenerico:puloPCBEQ.saida[13]
puloPC_BEQ_OUT[14] <= somadorgenerico:puloPCBEQ.saida[14]
puloPC_BEQ_OUT[15] <= somadorgenerico:puloPCBEQ.saida[15]
puloPC_BEQ_OUT[16] <= somadorgenerico:puloPCBEQ.saida[16]
puloPC_BEQ_OUT[17] <= somadorgenerico:puloPCBEQ.saida[17]
puloPC_BEQ_OUT[18] <= somadorgenerico:puloPCBEQ.saida[18]
puloPC_BEQ_OUT[19] <= somadorgenerico:puloPCBEQ.saida[19]
puloPC_BEQ_OUT[20] <= somadorgenerico:puloPCBEQ.saida[20]
puloPC_BEQ_OUT[21] <= somadorgenerico:puloPCBEQ.saida[21]
puloPC_BEQ_OUT[22] <= somadorgenerico:puloPCBEQ.saida[22]
puloPC_BEQ_OUT[23] <= somadorgenerico:puloPCBEQ.saida[23]
puloPC_BEQ_OUT[24] <= somadorgenerico:puloPCBEQ.saida[24]
puloPC_BEQ_OUT[25] <= somadorgenerico:puloPCBEQ.saida[25]
puloPC_BEQ_OUT[26] <= somadorgenerico:puloPCBEQ.saida[26]
puloPC_BEQ_OUT[27] <= somadorgenerico:puloPCBEQ.saida[27]
puloPC_BEQ_OUT[28] <= somadorgenerico:puloPCBEQ.saida[28]
puloPC_BEQ_OUT[29] <= somadorgenerico:puloPCBEQ.saida[29]
puloPC_BEQ_OUT[30] <= somadorgenerico:puloPCBEQ.saida[30]
puloPC_BEQ_OUT[31] <= somadorgenerico:puloPCBEQ.saida[31]
Data_Rt_OUT[0] <= Data_Rt[0].DB_MAX_OUTPUT_PORT_TYPE
Data_Rt_OUT[1] <= Data_Rt[1].DB_MAX_OUTPUT_PORT_TYPE
Data_Rt_OUT[2] <= Data_Rt[2].DB_MAX_OUTPUT_PORT_TYPE
Data_Rt_OUT[3] <= Data_Rt[3].DB_MAX_OUTPUT_PORT_TYPE
Data_Rt_OUT[4] <= Data_Rt[4].DB_MAX_OUTPUT_PORT_TYPE
Data_Rt_OUT[5] <= Data_Rt[5].DB_MAX_OUTPUT_PORT_TYPE
Data_Rt_OUT[6] <= Data_Rt[6].DB_MAX_OUTPUT_PORT_TYPE
Data_Rt_OUT[7] <= Data_Rt[7].DB_MAX_OUTPUT_PORT_TYPE
Data_Rt_OUT[8] <= Data_Rt[8].DB_MAX_OUTPUT_PORT_TYPE
Data_Rt_OUT[9] <= Data_Rt[9].DB_MAX_OUTPUT_PORT_TYPE
Data_Rt_OUT[10] <= Data_Rt[10].DB_MAX_OUTPUT_PORT_TYPE
Data_Rt_OUT[11] <= Data_Rt[11].DB_MAX_OUTPUT_PORT_TYPE
Data_Rt_OUT[12] <= Data_Rt[12].DB_MAX_OUTPUT_PORT_TYPE
Data_Rt_OUT[13] <= Data_Rt[13].DB_MAX_OUTPUT_PORT_TYPE
Data_Rt_OUT[14] <= Data_Rt[14].DB_MAX_OUTPUT_PORT_TYPE
Data_Rt_OUT[15] <= Data_Rt[15].DB_MAX_OUTPUT_PORT_TYPE
Data_Rt_OUT[16] <= Data_Rt[16].DB_MAX_OUTPUT_PORT_TYPE
Data_Rt_OUT[17] <= Data_Rt[17].DB_MAX_OUTPUT_PORT_TYPE
Data_Rt_OUT[18] <= Data_Rt[18].DB_MAX_OUTPUT_PORT_TYPE
Data_Rt_OUT[19] <= Data_Rt[19].DB_MAX_OUTPUT_PORT_TYPE
Data_Rt_OUT[20] <= Data_Rt[20].DB_MAX_OUTPUT_PORT_TYPE
Data_Rt_OUT[21] <= Data_Rt[21].DB_MAX_OUTPUT_PORT_TYPE
Data_Rt_OUT[22] <= Data_Rt[22].DB_MAX_OUTPUT_PORT_TYPE
Data_Rt_OUT[23] <= Data_Rt[23].DB_MAX_OUTPUT_PORT_TYPE
Data_Rt_OUT[24] <= Data_Rt[24].DB_MAX_OUTPUT_PORT_TYPE
Data_Rt_OUT[25] <= Data_Rt[25].DB_MAX_OUTPUT_PORT_TYPE
Data_Rt_OUT[26] <= Data_Rt[26].DB_MAX_OUTPUT_PORT_TYPE
Data_Rt_OUT[27] <= Data_Rt[27].DB_MAX_OUTPUT_PORT_TYPE
Data_Rt_OUT[28] <= Data_Rt[28].DB_MAX_OUTPUT_PORT_TYPE
Data_Rt_OUT[29] <= Data_Rt[29].DB_MAX_OUTPUT_PORT_TYPE
Data_Rt_OUT[30] <= Data_Rt[30].DB_MAX_OUTPUT_PORT_TYPE
Data_Rt_OUT[31] <= Data_Rt[31].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[0] <= Imediato_LUI_IN[0].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[1] <= Imediato_LUI_IN[1].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[2] <= Imediato_LUI_IN[2].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[3] <= Imediato_LUI_IN[3].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[4] <= Imediato_LUI_IN[4].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[5] <= Imediato_LUI_IN[5].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[6] <= Imediato_LUI_IN[6].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[7] <= Imediato_LUI_IN[7].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[8] <= Imediato_LUI_IN[8].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[9] <= Imediato_LUI_IN[9].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[10] <= Imediato_LUI_IN[10].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[11] <= Imediato_LUI_IN[11].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[12] <= Imediato_LUI_IN[12].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[13] <= Imediato_LUI_IN[13].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[14] <= Imediato_LUI_IN[14].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[15] <= Imediato_LUI_IN[15].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[16] <= Imediato_LUI_IN[16].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[17] <= Imediato_LUI_IN[17].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[18] <= Imediato_LUI_IN[18].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[19] <= Imediato_LUI_IN[19].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[20] <= Imediato_LUI_IN[20].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[21] <= Imediato_LUI_IN[21].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[22] <= Imediato_LUI_IN[22].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[23] <= Imediato_LUI_IN[23].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[24] <= Imediato_LUI_IN[24].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[25] <= Imediato_LUI_IN[25].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[26] <= Imediato_LUI_IN[26].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[27] <= Imediato_LUI_IN[27].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[28] <= Imediato_LUI_IN[28].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[29] <= Imediato_LUI_IN[29].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[30] <= Imediato_LUI_IN[30].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[31] <= Imediato_LUI_IN[31].DB_MAX_OUTPUT_PORT_TYPE
PC_EX_OUT[0] <= PC_EX_IN[0].DB_MAX_OUTPUT_PORT_TYPE
PC_EX_OUT[1] <= PC_EX_IN[1].DB_MAX_OUTPUT_PORT_TYPE
PC_EX_OUT[2] <= PC_EX_IN[2].DB_MAX_OUTPUT_PORT_TYPE
PC_EX_OUT[3] <= PC_EX_IN[3].DB_MAX_OUTPUT_PORT_TYPE
PC_EX_OUT[4] <= PC_EX_IN[4].DB_MAX_OUTPUT_PORT_TYPE
PC_EX_OUT[5] <= PC_EX_IN[5].DB_MAX_OUTPUT_PORT_TYPE
PC_EX_OUT[6] <= PC_EX_IN[6].DB_MAX_OUTPUT_PORT_TYPE
PC_EX_OUT[7] <= PC_EX_IN[7].DB_MAX_OUTPUT_PORT_TYPE
PC_EX_OUT[8] <= PC_EX_IN[8].DB_MAX_OUTPUT_PORT_TYPE
PC_EX_OUT[9] <= PC_EX_IN[9].DB_MAX_OUTPUT_PORT_TYPE
PC_EX_OUT[10] <= PC_EX_IN[10].DB_MAX_OUTPUT_PORT_TYPE
PC_EX_OUT[11] <= PC_EX_IN[11].DB_MAX_OUTPUT_PORT_TYPE
PC_EX_OUT[12] <= PC_EX_IN[12].DB_MAX_OUTPUT_PORT_TYPE
PC_EX_OUT[13] <= PC_EX_IN[13].DB_MAX_OUTPUT_PORT_TYPE
PC_EX_OUT[14] <= PC_EX_IN[14].DB_MAX_OUTPUT_PORT_TYPE
PC_EX_OUT[15] <= PC_EX_IN[15].DB_MAX_OUTPUT_PORT_TYPE
PC_EX_OUT[16] <= PC_EX_IN[16].DB_MAX_OUTPUT_PORT_TYPE
PC_EX_OUT[17] <= PC_EX_IN[17].DB_MAX_OUTPUT_PORT_TYPE
PC_EX_OUT[18] <= PC_EX_IN[18].DB_MAX_OUTPUT_PORT_TYPE
PC_EX_OUT[19] <= PC_EX_IN[19].DB_MAX_OUTPUT_PORT_TYPE
PC_EX_OUT[20] <= PC_EX_IN[20].DB_MAX_OUTPUT_PORT_TYPE
PC_EX_OUT[21] <= PC_EX_IN[21].DB_MAX_OUTPUT_PORT_TYPE
PC_EX_OUT[22] <= PC_EX_IN[22].DB_MAX_OUTPUT_PORT_TYPE
PC_EX_OUT[23] <= PC_EX_IN[23].DB_MAX_OUTPUT_PORT_TYPE
PC_EX_OUT[24] <= PC_EX_IN[24].DB_MAX_OUTPUT_PORT_TYPE
PC_EX_OUT[25] <= PC_EX_IN[25].DB_MAX_OUTPUT_PORT_TYPE
PC_EX_OUT[26] <= PC_EX_IN[26].DB_MAX_OUTPUT_PORT_TYPE
PC_EX_OUT[27] <= PC_EX_IN[27].DB_MAX_OUTPUT_PORT_TYPE
PC_EX_OUT[28] <= PC_EX_IN[28].DB_MAX_OUTPUT_PORT_TYPE
PC_EX_OUT[29] <= PC_EX_IN[29].DB_MAX_OUTPUT_PORT_TYPE
PC_EX_OUT[30] <= PC_EX_IN[30].DB_MAX_OUTPUT_PORT_TYPE
PC_EX_OUT[31] <= PC_EX_IN[31].DB_MAX_OUTPUT_PORT_TYPE
ULA_OUT[0] <= ulamips:ULA.Saida[0]
ULA_OUT[1] <= ulamips:ULA.Saida[1]
ULA_OUT[2] <= ulamips:ULA.Saida[2]
ULA_OUT[3] <= ulamips:ULA.Saida[3]
ULA_OUT[4] <= ulamips:ULA.Saida[4]
ULA_OUT[5] <= ulamips:ULA.Saida[5]
ULA_OUT[6] <= ulamips:ULA.Saida[6]
ULA_OUT[7] <= ulamips:ULA.Saida[7]
ULA_OUT[8] <= ulamips:ULA.Saida[8]
ULA_OUT[9] <= ulamips:ULA.Saida[9]
ULA_OUT[10] <= ulamips:ULA.Saida[10]
ULA_OUT[11] <= ulamips:ULA.Saida[11]
ULA_OUT[12] <= ulamips:ULA.Saida[12]
ULA_OUT[13] <= ulamips:ULA.Saida[13]
ULA_OUT[14] <= ulamips:ULA.Saida[14]
ULA_OUT[15] <= ulamips:ULA.Saida[15]
ULA_OUT[16] <= ulamips:ULA.Saida[16]
ULA_OUT[17] <= ulamips:ULA.Saida[17]
ULA_OUT[18] <= ulamips:ULA.Saida[18]
ULA_OUT[19] <= ulamips:ULA.Saida[19]
ULA_OUT[20] <= ulamips:ULA.Saida[20]
ULA_OUT[21] <= ulamips:ULA.Saida[21]
ULA_OUT[22] <= ulamips:ULA.Saida[22]
ULA_OUT[23] <= ulamips:ULA.Saida[23]
ULA_OUT[24] <= ulamips:ULA.Saida[24]
ULA_OUT[25] <= ulamips:ULA.Saida[25]
ULA_OUT[26] <= ulamips:ULA.Saida[26]
ULA_OUT[27] <= ulamips:ULA.Saida[27]
ULA_OUT[28] <= ulamips:ULA.Saida[28]
ULA_OUT[29] <= ulamips:ULA.Saida[29]
ULA_OUT[30] <= ulamips:ULA.Saida[30]
ULA_OUT[31] <= ulamips:ULA.Saida[31]
MEM_Ctrl_OUT[0] <= MEM_Ctrl_IN[0].DB_MAX_OUTPUT_PORT_TYPE
MEM_Ctrl_OUT[1] <= MEM_Ctrl_IN[1].DB_MAX_OUTPUT_PORT_TYPE
MEM_Ctrl_OUT[2] <= MEM_Ctrl_IN[2].DB_MAX_OUTPUT_PORT_TYPE
MEM_Ctrl_OUT[3] <= MEM_Ctrl_IN[3].DB_MAX_OUTPUT_PORT_TYPE
WB_Ctrl_OUT[0] <= WB_Ctrl_IN[0].DB_MAX_OUTPUT_PORT_TYPE
WB_Ctrl_OUT[1] <= WB_Ctrl_IN[1].DB_MAX_OUTPUT_PORT_TYPE
WB_Ctrl_OUT[2] <= WB_Ctrl_IN[2].DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|muxGenerico4x1:MUX_FOR_A
entradaA_MUX[0] => saida_MUX.DATAB
entradaA_MUX[1] => saida_MUX.DATAB
entradaA_MUX[2] => saida_MUX.DATAB
entradaA_MUX[3] => saida_MUX.DATAB
entradaA_MUX[4] => saida_MUX.DATAB
entradaA_MUX[5] => saida_MUX.DATAB
entradaA_MUX[6] => saida_MUX.DATAB
entradaA_MUX[7] => saida_MUX.DATAB
entradaA_MUX[8] => saida_MUX.DATAB
entradaA_MUX[9] => saida_MUX.DATAB
entradaA_MUX[10] => saida_MUX.DATAB
entradaA_MUX[11] => saida_MUX.DATAB
entradaA_MUX[12] => saida_MUX.DATAB
entradaA_MUX[13] => saida_MUX.DATAB
entradaA_MUX[14] => saida_MUX.DATAB
entradaA_MUX[15] => saida_MUX.DATAB
entradaA_MUX[16] => saida_MUX.DATAB
entradaA_MUX[17] => saida_MUX.DATAB
entradaA_MUX[18] => saida_MUX.DATAB
entradaA_MUX[19] => saida_MUX.DATAB
entradaA_MUX[20] => saida_MUX.DATAB
entradaA_MUX[21] => saida_MUX.DATAB
entradaA_MUX[22] => saida_MUX.DATAB
entradaA_MUX[23] => saida_MUX.DATAB
entradaA_MUX[24] => saida_MUX.DATAB
entradaA_MUX[25] => saida_MUX.DATAB
entradaA_MUX[26] => saida_MUX.DATAB
entradaA_MUX[27] => saida_MUX.DATAB
entradaA_MUX[28] => saida_MUX.DATAB
entradaA_MUX[29] => saida_MUX.DATAB
entradaA_MUX[30] => saida_MUX.DATAB
entradaA_MUX[31] => saida_MUX.DATAB
entradaB_MUX[0] => saida_MUX.DATAB
entradaB_MUX[1] => saida_MUX.DATAB
entradaB_MUX[2] => saida_MUX.DATAB
entradaB_MUX[3] => saida_MUX.DATAB
entradaB_MUX[4] => saida_MUX.DATAB
entradaB_MUX[5] => saida_MUX.DATAB
entradaB_MUX[6] => saida_MUX.DATAB
entradaB_MUX[7] => saida_MUX.DATAB
entradaB_MUX[8] => saida_MUX.DATAB
entradaB_MUX[9] => saida_MUX.DATAB
entradaB_MUX[10] => saida_MUX.DATAB
entradaB_MUX[11] => saida_MUX.DATAB
entradaB_MUX[12] => saida_MUX.DATAB
entradaB_MUX[13] => saida_MUX.DATAB
entradaB_MUX[14] => saida_MUX.DATAB
entradaB_MUX[15] => saida_MUX.DATAB
entradaB_MUX[16] => saida_MUX.DATAB
entradaB_MUX[17] => saida_MUX.DATAB
entradaB_MUX[18] => saida_MUX.DATAB
entradaB_MUX[19] => saida_MUX.DATAB
entradaB_MUX[20] => saida_MUX.DATAB
entradaB_MUX[21] => saida_MUX.DATAB
entradaB_MUX[22] => saida_MUX.DATAB
entradaB_MUX[23] => saida_MUX.DATAB
entradaB_MUX[24] => saida_MUX.DATAB
entradaB_MUX[25] => saida_MUX.DATAB
entradaB_MUX[26] => saida_MUX.DATAB
entradaB_MUX[27] => saida_MUX.DATAB
entradaB_MUX[28] => saida_MUX.DATAB
entradaB_MUX[29] => saida_MUX.DATAB
entradaB_MUX[30] => saida_MUX.DATAB
entradaB_MUX[31] => saida_MUX.DATAB
entradaC_MUX[0] => saida_MUX.DATAB
entradaC_MUX[1] => saida_MUX.DATAB
entradaC_MUX[2] => saida_MUX.DATAB
entradaC_MUX[3] => saida_MUX.DATAB
entradaC_MUX[4] => saida_MUX.DATAB
entradaC_MUX[5] => saida_MUX.DATAB
entradaC_MUX[6] => saida_MUX.DATAB
entradaC_MUX[7] => saida_MUX.DATAB
entradaC_MUX[8] => saida_MUX.DATAB
entradaC_MUX[9] => saida_MUX.DATAB
entradaC_MUX[10] => saida_MUX.DATAB
entradaC_MUX[11] => saida_MUX.DATAB
entradaC_MUX[12] => saida_MUX.DATAB
entradaC_MUX[13] => saida_MUX.DATAB
entradaC_MUX[14] => saida_MUX.DATAB
entradaC_MUX[15] => saida_MUX.DATAB
entradaC_MUX[16] => saida_MUX.DATAB
entradaC_MUX[17] => saida_MUX.DATAB
entradaC_MUX[18] => saida_MUX.DATAB
entradaC_MUX[19] => saida_MUX.DATAB
entradaC_MUX[20] => saida_MUX.DATAB
entradaC_MUX[21] => saida_MUX.DATAB
entradaC_MUX[22] => saida_MUX.DATAB
entradaC_MUX[23] => saida_MUX.DATAB
entradaC_MUX[24] => saida_MUX.DATAB
entradaC_MUX[25] => saida_MUX.DATAB
entradaC_MUX[26] => saida_MUX.DATAB
entradaC_MUX[27] => saida_MUX.DATAB
entradaC_MUX[28] => saida_MUX.DATAB
entradaC_MUX[29] => saida_MUX.DATAB
entradaC_MUX[30] => saida_MUX.DATAB
entradaC_MUX[31] => saida_MUX.DATAB
entradaD_MUX[0] => saida_MUX.DATAA
entradaD_MUX[1] => saida_MUX.DATAA
entradaD_MUX[2] => saida_MUX.DATAA
entradaD_MUX[3] => saida_MUX.DATAA
entradaD_MUX[4] => saida_MUX.DATAA
entradaD_MUX[5] => saida_MUX.DATAA
entradaD_MUX[6] => saida_MUX.DATAA
entradaD_MUX[7] => saida_MUX.DATAA
entradaD_MUX[8] => saida_MUX.DATAA
entradaD_MUX[9] => saida_MUX.DATAA
entradaD_MUX[10] => saida_MUX.DATAA
entradaD_MUX[11] => saida_MUX.DATAA
entradaD_MUX[12] => saida_MUX.DATAA
entradaD_MUX[13] => saida_MUX.DATAA
entradaD_MUX[14] => saida_MUX.DATAA
entradaD_MUX[15] => saida_MUX.DATAA
entradaD_MUX[16] => saida_MUX.DATAA
entradaD_MUX[17] => saida_MUX.DATAA
entradaD_MUX[18] => saida_MUX.DATAA
entradaD_MUX[19] => saida_MUX.DATAA
entradaD_MUX[20] => saida_MUX.DATAA
entradaD_MUX[21] => saida_MUX.DATAA
entradaD_MUX[22] => saida_MUX.DATAA
entradaD_MUX[23] => saida_MUX.DATAA
entradaD_MUX[24] => saida_MUX.DATAA
entradaD_MUX[25] => saida_MUX.DATAA
entradaD_MUX[26] => saida_MUX.DATAA
entradaD_MUX[27] => saida_MUX.DATAA
entradaD_MUX[28] => saida_MUX.DATAA
entradaD_MUX[29] => saida_MUX.DATAA
entradaD_MUX[30] => saida_MUX.DATAA
entradaD_MUX[31] => saida_MUX.DATAA
seletor_MUX[0] => Equal0.IN0
seletor_MUX[0] => Equal1.IN1
seletor_MUX[0] => Equal2.IN1
seletor_MUX[1] => Equal0.IN1
seletor_MUX[1] => Equal1.IN0
seletor_MUX[1] => Equal2.IN0
saida_MUX[0] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[1] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[2] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[3] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[4] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[5] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[6] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[7] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[8] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[9] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[10] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[11] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[12] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[13] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[14] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[15] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[16] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[17] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[18] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[19] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[20] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[21] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[22] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[23] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[24] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[25] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[26] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[27] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[28] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[29] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[30] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[31] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|muxGenerico4x1:MUX_FOR_B
entradaA_MUX[0] => saida_MUX.DATAB
entradaA_MUX[1] => saida_MUX.DATAB
entradaA_MUX[2] => saida_MUX.DATAB
entradaA_MUX[3] => saida_MUX.DATAB
entradaA_MUX[4] => saida_MUX.DATAB
entradaA_MUX[5] => saida_MUX.DATAB
entradaA_MUX[6] => saida_MUX.DATAB
entradaA_MUX[7] => saida_MUX.DATAB
entradaA_MUX[8] => saida_MUX.DATAB
entradaA_MUX[9] => saida_MUX.DATAB
entradaA_MUX[10] => saida_MUX.DATAB
entradaA_MUX[11] => saida_MUX.DATAB
entradaA_MUX[12] => saida_MUX.DATAB
entradaA_MUX[13] => saida_MUX.DATAB
entradaA_MUX[14] => saida_MUX.DATAB
entradaA_MUX[15] => saida_MUX.DATAB
entradaA_MUX[16] => saida_MUX.DATAB
entradaA_MUX[17] => saida_MUX.DATAB
entradaA_MUX[18] => saida_MUX.DATAB
entradaA_MUX[19] => saida_MUX.DATAB
entradaA_MUX[20] => saida_MUX.DATAB
entradaA_MUX[21] => saida_MUX.DATAB
entradaA_MUX[22] => saida_MUX.DATAB
entradaA_MUX[23] => saida_MUX.DATAB
entradaA_MUX[24] => saida_MUX.DATAB
entradaA_MUX[25] => saida_MUX.DATAB
entradaA_MUX[26] => saida_MUX.DATAB
entradaA_MUX[27] => saida_MUX.DATAB
entradaA_MUX[28] => saida_MUX.DATAB
entradaA_MUX[29] => saida_MUX.DATAB
entradaA_MUX[30] => saida_MUX.DATAB
entradaA_MUX[31] => saida_MUX.DATAB
entradaB_MUX[0] => saida_MUX.DATAB
entradaB_MUX[1] => saida_MUX.DATAB
entradaB_MUX[2] => saida_MUX.DATAB
entradaB_MUX[3] => saida_MUX.DATAB
entradaB_MUX[4] => saida_MUX.DATAB
entradaB_MUX[5] => saida_MUX.DATAB
entradaB_MUX[6] => saida_MUX.DATAB
entradaB_MUX[7] => saida_MUX.DATAB
entradaB_MUX[8] => saida_MUX.DATAB
entradaB_MUX[9] => saida_MUX.DATAB
entradaB_MUX[10] => saida_MUX.DATAB
entradaB_MUX[11] => saida_MUX.DATAB
entradaB_MUX[12] => saida_MUX.DATAB
entradaB_MUX[13] => saida_MUX.DATAB
entradaB_MUX[14] => saida_MUX.DATAB
entradaB_MUX[15] => saida_MUX.DATAB
entradaB_MUX[16] => saida_MUX.DATAB
entradaB_MUX[17] => saida_MUX.DATAB
entradaB_MUX[18] => saida_MUX.DATAB
entradaB_MUX[19] => saida_MUX.DATAB
entradaB_MUX[20] => saida_MUX.DATAB
entradaB_MUX[21] => saida_MUX.DATAB
entradaB_MUX[22] => saida_MUX.DATAB
entradaB_MUX[23] => saida_MUX.DATAB
entradaB_MUX[24] => saida_MUX.DATAB
entradaB_MUX[25] => saida_MUX.DATAB
entradaB_MUX[26] => saida_MUX.DATAB
entradaB_MUX[27] => saida_MUX.DATAB
entradaB_MUX[28] => saida_MUX.DATAB
entradaB_MUX[29] => saida_MUX.DATAB
entradaB_MUX[30] => saida_MUX.DATAB
entradaB_MUX[31] => saida_MUX.DATAB
entradaC_MUX[0] => saida_MUX.DATAB
entradaC_MUX[1] => saida_MUX.DATAB
entradaC_MUX[2] => saida_MUX.DATAB
entradaC_MUX[3] => saida_MUX.DATAB
entradaC_MUX[4] => saida_MUX.DATAB
entradaC_MUX[5] => saida_MUX.DATAB
entradaC_MUX[6] => saida_MUX.DATAB
entradaC_MUX[7] => saida_MUX.DATAB
entradaC_MUX[8] => saida_MUX.DATAB
entradaC_MUX[9] => saida_MUX.DATAB
entradaC_MUX[10] => saida_MUX.DATAB
entradaC_MUX[11] => saida_MUX.DATAB
entradaC_MUX[12] => saida_MUX.DATAB
entradaC_MUX[13] => saida_MUX.DATAB
entradaC_MUX[14] => saida_MUX.DATAB
entradaC_MUX[15] => saida_MUX.DATAB
entradaC_MUX[16] => saida_MUX.DATAB
entradaC_MUX[17] => saida_MUX.DATAB
entradaC_MUX[18] => saida_MUX.DATAB
entradaC_MUX[19] => saida_MUX.DATAB
entradaC_MUX[20] => saida_MUX.DATAB
entradaC_MUX[21] => saida_MUX.DATAB
entradaC_MUX[22] => saida_MUX.DATAB
entradaC_MUX[23] => saida_MUX.DATAB
entradaC_MUX[24] => saida_MUX.DATAB
entradaC_MUX[25] => saida_MUX.DATAB
entradaC_MUX[26] => saida_MUX.DATAB
entradaC_MUX[27] => saida_MUX.DATAB
entradaC_MUX[28] => saida_MUX.DATAB
entradaC_MUX[29] => saida_MUX.DATAB
entradaC_MUX[30] => saida_MUX.DATAB
entradaC_MUX[31] => saida_MUX.DATAB
entradaD_MUX[0] => saida_MUX.DATAA
entradaD_MUX[1] => saida_MUX.DATAA
entradaD_MUX[2] => saida_MUX.DATAA
entradaD_MUX[3] => saida_MUX.DATAA
entradaD_MUX[4] => saida_MUX.DATAA
entradaD_MUX[5] => saida_MUX.DATAA
entradaD_MUX[6] => saida_MUX.DATAA
entradaD_MUX[7] => saida_MUX.DATAA
entradaD_MUX[8] => saida_MUX.DATAA
entradaD_MUX[9] => saida_MUX.DATAA
entradaD_MUX[10] => saida_MUX.DATAA
entradaD_MUX[11] => saida_MUX.DATAA
entradaD_MUX[12] => saida_MUX.DATAA
entradaD_MUX[13] => saida_MUX.DATAA
entradaD_MUX[14] => saida_MUX.DATAA
entradaD_MUX[15] => saida_MUX.DATAA
entradaD_MUX[16] => saida_MUX.DATAA
entradaD_MUX[17] => saida_MUX.DATAA
entradaD_MUX[18] => saida_MUX.DATAA
entradaD_MUX[19] => saida_MUX.DATAA
entradaD_MUX[20] => saida_MUX.DATAA
entradaD_MUX[21] => saida_MUX.DATAA
entradaD_MUX[22] => saida_MUX.DATAA
entradaD_MUX[23] => saida_MUX.DATAA
entradaD_MUX[24] => saida_MUX.DATAA
entradaD_MUX[25] => saida_MUX.DATAA
entradaD_MUX[26] => saida_MUX.DATAA
entradaD_MUX[27] => saida_MUX.DATAA
entradaD_MUX[28] => saida_MUX.DATAA
entradaD_MUX[29] => saida_MUX.DATAA
entradaD_MUX[30] => saida_MUX.DATAA
entradaD_MUX[31] => saida_MUX.DATAA
seletor_MUX[0] => Equal0.IN0
seletor_MUX[0] => Equal1.IN1
seletor_MUX[0] => Equal2.IN1
seletor_MUX[1] => Equal0.IN1
seletor_MUX[1] => Equal1.IN0
seletor_MUX[1] => Equal2.IN0
saida_MUX[0] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[1] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[2] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[3] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[4] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[5] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[6] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[7] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[8] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[9] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[10] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[11] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[12] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[13] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[14] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[15] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[16] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[17] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[18] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[19] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[20] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[21] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[22] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[23] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[24] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[25] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[26] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[27] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[28] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[29] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[30] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[31] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|muxGenerico2x1:MUX_ULA
entradaA_MUX[0] => saida_MUX.DATAA
entradaA_MUX[1] => saida_MUX.DATAA
entradaA_MUX[2] => saida_MUX.DATAA
entradaA_MUX[3] => saida_MUX.DATAA
entradaA_MUX[4] => saida_MUX.DATAA
entradaA_MUX[5] => saida_MUX.DATAA
entradaA_MUX[6] => saida_MUX.DATAA
entradaA_MUX[7] => saida_MUX.DATAA
entradaA_MUX[8] => saida_MUX.DATAA
entradaA_MUX[9] => saida_MUX.DATAA
entradaA_MUX[10] => saida_MUX.DATAA
entradaA_MUX[11] => saida_MUX.DATAA
entradaA_MUX[12] => saida_MUX.DATAA
entradaA_MUX[13] => saida_MUX.DATAA
entradaA_MUX[14] => saida_MUX.DATAA
entradaA_MUX[15] => saida_MUX.DATAA
entradaA_MUX[16] => saida_MUX.DATAA
entradaA_MUX[17] => saida_MUX.DATAA
entradaA_MUX[18] => saida_MUX.DATAA
entradaA_MUX[19] => saida_MUX.DATAA
entradaA_MUX[20] => saida_MUX.DATAA
entradaA_MUX[21] => saida_MUX.DATAA
entradaA_MUX[22] => saida_MUX.DATAA
entradaA_MUX[23] => saida_MUX.DATAA
entradaA_MUX[24] => saida_MUX.DATAA
entradaA_MUX[25] => saida_MUX.DATAA
entradaA_MUX[26] => saida_MUX.DATAA
entradaA_MUX[27] => saida_MUX.DATAA
entradaA_MUX[28] => saida_MUX.DATAA
entradaA_MUX[29] => saida_MUX.DATAA
entradaA_MUX[30] => saida_MUX.DATAA
entradaA_MUX[31] => saida_MUX.DATAA
entradaB_MUX[0] => saida_MUX.DATAB
entradaB_MUX[1] => saida_MUX.DATAB
entradaB_MUX[2] => saida_MUX.DATAB
entradaB_MUX[3] => saida_MUX.DATAB
entradaB_MUX[4] => saida_MUX.DATAB
entradaB_MUX[5] => saida_MUX.DATAB
entradaB_MUX[6] => saida_MUX.DATAB
entradaB_MUX[7] => saida_MUX.DATAB
entradaB_MUX[8] => saida_MUX.DATAB
entradaB_MUX[9] => saida_MUX.DATAB
entradaB_MUX[10] => saida_MUX.DATAB
entradaB_MUX[11] => saida_MUX.DATAB
entradaB_MUX[12] => saida_MUX.DATAB
entradaB_MUX[13] => saida_MUX.DATAB
entradaB_MUX[14] => saida_MUX.DATAB
entradaB_MUX[15] => saida_MUX.DATAB
entradaB_MUX[16] => saida_MUX.DATAB
entradaB_MUX[17] => saida_MUX.DATAB
entradaB_MUX[18] => saida_MUX.DATAB
entradaB_MUX[19] => saida_MUX.DATAB
entradaB_MUX[20] => saida_MUX.DATAB
entradaB_MUX[21] => saida_MUX.DATAB
entradaB_MUX[22] => saida_MUX.DATAB
entradaB_MUX[23] => saida_MUX.DATAB
entradaB_MUX[24] => saida_MUX.DATAB
entradaB_MUX[25] => saida_MUX.DATAB
entradaB_MUX[26] => saida_MUX.DATAB
entradaB_MUX[27] => saida_MUX.DATAB
entradaB_MUX[28] => saida_MUX.DATAB
entradaB_MUX[29] => saida_MUX.DATAB
entradaB_MUX[30] => saida_MUX.DATAB
entradaB_MUX[31] => saida_MUX.DATAB
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
seletor_MUX => saida_MUX.OUTPUTSELECT
saida_MUX[0] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[1] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[2] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[3] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[4] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[5] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[6] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[7] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[8] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[9] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[10] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[11] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[12] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[13] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[14] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[15] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[16] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[17] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[18] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[19] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[20] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[21] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[22] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[23] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[24] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[25] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[26] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[27] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[28] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[29] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[30] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[31] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA
A[0] => ulabit:ULAbit0.A
A[1] => ulabit:ULAbit1.A
A[2] => ulabit:ULAbit2.A
A[3] => ulabit:ULAbit3.A
A[4] => ulabit:ULAbit4.A
A[5] => ulabit:ULAbit5.A
A[6] => ulabit:ULAbit6.A
A[7] => ulabit:ULAbit7.A
A[8] => ulabit:ULAbit8.A
A[9] => ulabit:ULAbit9.A
A[10] => ulabit:ULAbit10.A
A[11] => ulabit:ULAbit11.A
A[12] => ulabit:ULAbit12.A
A[13] => ulabit:ULAbit13.A
A[14] => ulabit:ULAbit14.A
A[15] => ulabit:ULAbit15.A
A[16] => ulabit:ULAbit16.A
A[17] => ulabit:ULAbit17.A
A[18] => ulabit:ULAbit18.A
A[19] => ulabit:ULAbit19.A
A[20] => ulabit:ULAbit20.A
A[21] => ulabit:ULAbit21.A
A[22] => ulabit:ULAbit22.A
A[23] => ulabit:ULAbit23.A
A[24] => ulabit:ULAbit24.A
A[25] => ulabit:ULAbit25.A
A[26] => ulabit:ULAbit26.A
A[27] => ulabit:ULAbit27.A
A[28] => ulabit:ULAbit28.A
A[29] => ulabit:ULAbit29.A
A[30] => ulabit:ULAbit30.A
A[31] => ulabit31:ULAbit31.A
B[0] => ulabit:ULAbit0.B
B[1] => ulabit:ULAbit1.B
B[2] => ulabit:ULAbit2.B
B[3] => ulabit:ULAbit3.B
B[4] => ulabit:ULAbit4.B
B[5] => ulabit:ULAbit5.B
B[6] => ulabit:ULAbit6.B
B[7] => ulabit:ULAbit7.B
B[8] => ulabit:ULAbit8.B
B[9] => ulabit:ULAbit9.B
B[10] => ulabit:ULAbit10.B
B[11] => ulabit:ULAbit11.B
B[12] => ulabit:ULAbit12.B
B[13] => ulabit:ULAbit13.B
B[14] => ulabit:ULAbit14.B
B[15] => ulabit:ULAbit15.B
B[16] => ulabit:ULAbit16.B
B[17] => ulabit:ULAbit17.B
B[18] => ulabit:ULAbit18.B
B[19] => ulabit:ULAbit19.B
B[20] => ulabit:ULAbit20.B
B[21] => ulabit:ULAbit21.B
B[22] => ulabit:ULAbit22.B
B[23] => ulabit:ULAbit23.B
B[24] => ulabit:ULAbit24.B
B[25] => ulabit:ULAbit25.B
B[26] => ulabit:ULAbit26.B
B[27] => ulabit:ULAbit27.B
B[28] => ulabit:ULAbit28.B
B[29] => ulabit:ULAbit29.B
B[30] => ulabit:ULAbit30.B
B[31] => ulabit31:ULAbit31.B
sel[0] => ulabit:ULAbit0.Sel[0]
sel[0] => ulabit:ULAbit1.Sel[0]
sel[0] => ulabit:ULAbit2.Sel[0]
sel[0] => ulabit:ULAbit3.Sel[0]
sel[0] => ulabit:ULAbit4.Sel[0]
sel[0] => ulabit:ULAbit5.Sel[0]
sel[0] => ulabit:ULAbit6.Sel[0]
sel[0] => ulabit:ULAbit7.Sel[0]
sel[0] => ulabit:ULAbit8.Sel[0]
sel[0] => ulabit:ULAbit9.Sel[0]
sel[0] => ulabit:ULAbit10.Sel[0]
sel[0] => ulabit:ULAbit11.Sel[0]
sel[0] => ulabit:ULAbit12.Sel[0]
sel[0] => ulabit:ULAbit13.Sel[0]
sel[0] => ulabit:ULAbit14.Sel[0]
sel[0] => ulabit:ULAbit15.Sel[0]
sel[0] => ulabit:ULAbit16.Sel[0]
sel[0] => ulabit:ULAbit17.Sel[0]
sel[0] => ulabit:ULAbit18.Sel[0]
sel[0] => ulabit:ULAbit19.Sel[0]
sel[0] => ulabit:ULAbit20.Sel[0]
sel[0] => ulabit:ULAbit21.Sel[0]
sel[0] => ulabit:ULAbit22.Sel[0]
sel[0] => ulabit:ULAbit23.Sel[0]
sel[0] => ulabit:ULAbit24.Sel[0]
sel[0] => ulabit:ULAbit25.Sel[0]
sel[0] => ulabit:ULAbit26.Sel[0]
sel[0] => ulabit:ULAbit27.Sel[0]
sel[0] => ulabit:ULAbit28.Sel[0]
sel[0] => ulabit:ULAbit29.Sel[0]
sel[0] => ulabit:ULAbit30.Sel[0]
sel[0] => ulabit31:ULAbit31.Sel[0]
sel[1] => ulabit:ULAbit0.Sel[1]
sel[1] => ulabit:ULAbit1.Sel[1]
sel[1] => ulabit:ULAbit2.Sel[1]
sel[1] => ulabit:ULAbit3.Sel[1]
sel[1] => ulabit:ULAbit4.Sel[1]
sel[1] => ulabit:ULAbit5.Sel[1]
sel[1] => ulabit:ULAbit6.Sel[1]
sel[1] => ulabit:ULAbit7.Sel[1]
sel[1] => ulabit:ULAbit8.Sel[1]
sel[1] => ulabit:ULAbit9.Sel[1]
sel[1] => ulabit:ULAbit10.Sel[1]
sel[1] => ulabit:ULAbit11.Sel[1]
sel[1] => ulabit:ULAbit12.Sel[1]
sel[1] => ulabit:ULAbit13.Sel[1]
sel[1] => ulabit:ULAbit14.Sel[1]
sel[1] => ulabit:ULAbit15.Sel[1]
sel[1] => ulabit:ULAbit16.Sel[1]
sel[1] => ulabit:ULAbit17.Sel[1]
sel[1] => ulabit:ULAbit18.Sel[1]
sel[1] => ulabit:ULAbit19.Sel[1]
sel[1] => ulabit:ULAbit20.Sel[1]
sel[1] => ulabit:ULAbit21.Sel[1]
sel[1] => ulabit:ULAbit22.Sel[1]
sel[1] => ulabit:ULAbit23.Sel[1]
sel[1] => ulabit:ULAbit24.Sel[1]
sel[1] => ulabit:ULAbit25.Sel[1]
sel[1] => ulabit:ULAbit26.Sel[1]
sel[1] => ulabit:ULAbit27.Sel[1]
sel[1] => ulabit:ULAbit28.Sel[1]
sel[1] => ulabit:ULAbit29.Sel[1]
sel[1] => ulabit:ULAbit30.Sel[1]
sel[1] => ulabit31:ULAbit31.Sel[1]
invB => ulabit:ULAbit0.carryIN
invB => ulabit:ULAbit0.InverteB
invB => ulabit:ULAbit1.InverteB
invB => ulabit:ULAbit2.InverteB
invB => ulabit:ULAbit3.InverteB
invB => ulabit:ULAbit4.InverteB
invB => ulabit:ULAbit5.InverteB
invB => ulabit:ULAbit6.InverteB
invB => ulabit:ULAbit7.InverteB
invB => ulabit:ULAbit8.InverteB
invB => ulabit:ULAbit9.InverteB
invB => ulabit:ULAbit10.InverteB
invB => ulabit:ULAbit11.InverteB
invB => ulabit:ULAbit12.InverteB
invB => ulabit:ULAbit13.InverteB
invB => ulabit:ULAbit14.InverteB
invB => ulabit:ULAbit15.InverteB
invB => ulabit:ULAbit16.InverteB
invB => ulabit:ULAbit17.InverteB
invB => ulabit:ULAbit18.InverteB
invB => ulabit:ULAbit19.InverteB
invB => ulabit:ULAbit20.InverteB
invB => ulabit:ULAbit21.InverteB
invB => ulabit:ULAbit22.InverteB
invB => ulabit:ULAbit23.InverteB
invB => ulabit:ULAbit24.InverteB
invB => ulabit:ULAbit25.InverteB
invB => ulabit:ULAbit26.InverteB
invB => ulabit:ULAbit27.InverteB
invB => ulabit:ULAbit28.InverteB
invB => ulabit:ULAbit29.InverteB
invB => ulabit:ULAbit30.InverteB
invB => ulabit31:ULAbit31.InverteB
Saida[0] <= ulabit:ULAbit0.Res
Saida[1] <= ulabit:ULAbit1.Res
Saida[2] <= ulabit:ULAbit2.Res
Saida[3] <= ulabit:ULAbit3.Res
Saida[4] <= ulabit:ULAbit4.Res
Saida[5] <= ulabit:ULAbit5.Res
Saida[6] <= ulabit:ULAbit6.Res
Saida[7] <= ulabit:ULAbit7.Res
Saida[8] <= ulabit:ULAbit8.Res
Saida[9] <= ulabit:ULAbit9.Res
Saida[10] <= ulabit:ULAbit10.Res
Saida[11] <= ulabit:ULAbit11.Res
Saida[12] <= ulabit:ULAbit12.Res
Saida[13] <= ulabit:ULAbit13.Res
Saida[14] <= ulabit:ULAbit14.Res
Saida[15] <= ulabit:ULAbit15.Res
Saida[16] <= ulabit:ULAbit16.Res
Saida[17] <= ulabit:ULAbit17.Res
Saida[18] <= ulabit:ULAbit18.Res
Saida[19] <= ulabit:ULAbit19.Res
Saida[20] <= ulabit:ULAbit20.Res
Saida[21] <= ulabit:ULAbit21.Res
Saida[22] <= ulabit:ULAbit22.Res
Saida[23] <= ulabit:ULAbit23.Res
Saida[24] <= ulabit:ULAbit24.Res
Saida[25] <= ulabit:ULAbit25.Res
Saida[26] <= ulabit:ULAbit26.Res
Saida[27] <= ulabit:ULAbit27.Res
Saida[28] <= ulabit:ULAbit28.Res
Saida[29] <= ulabit:ULAbit29.Res
Saida[30] <= ulabit:ULAbit30.Res
Saida[31] <= ulabit31:ULAbit31.Res
isEQ <= isEQ.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit0
A => comb.IN1
A => comb.IN1
A => somador1bit:SOM.entradaA
B => mux2x1:MUXB.entradaA_MUX
B => mux2x1:MUXB.entradaB_MUX
carryIN => somador1bit:SOM.carryIN
SLT => mux4x1:MUXOUT.entradaD_MUX
InverteB => mux2x1:MUXB.seletor_MUX
Sel[0] => mux4x1:MUXOUT.seletor_MUX[0]
Sel[1] => mux4x1:MUXOUT.seletor_MUX[1]
carryOUT <= somador1bit:SOM.carryOUT
Res <= mux4x1:MUXOUT.saida_MUX


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit0|mux2x1:MUXB
entradaA_MUX => saida_MUX.DATAA
entradaB_MUX => saida_MUX.DATAB
seletor_MUX => saida_MUX.OUTPUTSELECT
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit0|somador1Bit:SOM
entradaA => saida.IN0
entradaA => carryOUT.IN0
entradaB => saida.IN1
entradaB => carryOUT.IN1
carryIN => saida.IN1
carryIN => carryOUT.IN1
saida <= saida.DB_MAX_OUTPUT_PORT_TYPE
carryOUT <= carryOUT.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit0|mux4x1:MUXOUT
entradaA_MUX => saida_MUX.DATAB
entradaB_MUX => saida_MUX.DATAB
entradaC_MUX => saida_MUX.DATAB
entradaD_MUX => saida_MUX.DATAA
seletor_MUX[0] => Equal0.IN0
seletor_MUX[0] => Equal1.IN1
seletor_MUX[0] => Equal2.IN1
seletor_MUX[1] => Equal0.IN1
seletor_MUX[1] => Equal1.IN0
seletor_MUX[1] => Equal2.IN0
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit1
A => comb.IN1
A => comb.IN1
A => somador1bit:SOM.entradaA
B => mux2x1:MUXB.entradaA_MUX
B => mux2x1:MUXB.entradaB_MUX
carryIN => somador1bit:SOM.carryIN
SLT => mux4x1:MUXOUT.entradaD_MUX
InverteB => mux2x1:MUXB.seletor_MUX
Sel[0] => mux4x1:MUXOUT.seletor_MUX[0]
Sel[1] => mux4x1:MUXOUT.seletor_MUX[1]
carryOUT <= somador1bit:SOM.carryOUT
Res <= mux4x1:MUXOUT.saida_MUX


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit1|mux2x1:MUXB
entradaA_MUX => saida_MUX.DATAA
entradaB_MUX => saida_MUX.DATAB
seletor_MUX => saida_MUX.OUTPUTSELECT
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit1|somador1Bit:SOM
entradaA => saida.IN0
entradaA => carryOUT.IN0
entradaB => saida.IN1
entradaB => carryOUT.IN1
carryIN => saida.IN1
carryIN => carryOUT.IN1
saida <= saida.DB_MAX_OUTPUT_PORT_TYPE
carryOUT <= carryOUT.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit1|mux4x1:MUXOUT
entradaA_MUX => saida_MUX.DATAB
entradaB_MUX => saida_MUX.DATAB
entradaC_MUX => saida_MUX.DATAB
entradaD_MUX => saida_MUX.DATAA
seletor_MUX[0] => Equal0.IN0
seletor_MUX[0] => Equal1.IN1
seletor_MUX[0] => Equal2.IN1
seletor_MUX[1] => Equal0.IN1
seletor_MUX[1] => Equal1.IN0
seletor_MUX[1] => Equal2.IN0
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit2
A => comb.IN1
A => comb.IN1
A => somador1bit:SOM.entradaA
B => mux2x1:MUXB.entradaA_MUX
B => mux2x1:MUXB.entradaB_MUX
carryIN => somador1bit:SOM.carryIN
SLT => mux4x1:MUXOUT.entradaD_MUX
InverteB => mux2x1:MUXB.seletor_MUX
Sel[0] => mux4x1:MUXOUT.seletor_MUX[0]
Sel[1] => mux4x1:MUXOUT.seletor_MUX[1]
carryOUT <= somador1bit:SOM.carryOUT
Res <= mux4x1:MUXOUT.saida_MUX


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit2|mux2x1:MUXB
entradaA_MUX => saida_MUX.DATAA
entradaB_MUX => saida_MUX.DATAB
seletor_MUX => saida_MUX.OUTPUTSELECT
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit2|somador1Bit:SOM
entradaA => saida.IN0
entradaA => carryOUT.IN0
entradaB => saida.IN1
entradaB => carryOUT.IN1
carryIN => saida.IN1
carryIN => carryOUT.IN1
saida <= saida.DB_MAX_OUTPUT_PORT_TYPE
carryOUT <= carryOUT.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit2|mux4x1:MUXOUT
entradaA_MUX => saida_MUX.DATAB
entradaB_MUX => saida_MUX.DATAB
entradaC_MUX => saida_MUX.DATAB
entradaD_MUX => saida_MUX.DATAA
seletor_MUX[0] => Equal0.IN0
seletor_MUX[0] => Equal1.IN1
seletor_MUX[0] => Equal2.IN1
seletor_MUX[1] => Equal0.IN1
seletor_MUX[1] => Equal1.IN0
seletor_MUX[1] => Equal2.IN0
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit3
A => comb.IN1
A => comb.IN1
A => somador1bit:SOM.entradaA
B => mux2x1:MUXB.entradaA_MUX
B => mux2x1:MUXB.entradaB_MUX
carryIN => somador1bit:SOM.carryIN
SLT => mux4x1:MUXOUT.entradaD_MUX
InverteB => mux2x1:MUXB.seletor_MUX
Sel[0] => mux4x1:MUXOUT.seletor_MUX[0]
Sel[1] => mux4x1:MUXOUT.seletor_MUX[1]
carryOUT <= somador1bit:SOM.carryOUT
Res <= mux4x1:MUXOUT.saida_MUX


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit3|mux2x1:MUXB
entradaA_MUX => saida_MUX.DATAA
entradaB_MUX => saida_MUX.DATAB
seletor_MUX => saida_MUX.OUTPUTSELECT
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit3|somador1Bit:SOM
entradaA => saida.IN0
entradaA => carryOUT.IN0
entradaB => saida.IN1
entradaB => carryOUT.IN1
carryIN => saida.IN1
carryIN => carryOUT.IN1
saida <= saida.DB_MAX_OUTPUT_PORT_TYPE
carryOUT <= carryOUT.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit3|mux4x1:MUXOUT
entradaA_MUX => saida_MUX.DATAB
entradaB_MUX => saida_MUX.DATAB
entradaC_MUX => saida_MUX.DATAB
entradaD_MUX => saida_MUX.DATAA
seletor_MUX[0] => Equal0.IN0
seletor_MUX[0] => Equal1.IN1
seletor_MUX[0] => Equal2.IN1
seletor_MUX[1] => Equal0.IN1
seletor_MUX[1] => Equal1.IN0
seletor_MUX[1] => Equal2.IN0
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit4
A => comb.IN1
A => comb.IN1
A => somador1bit:SOM.entradaA
B => mux2x1:MUXB.entradaA_MUX
B => mux2x1:MUXB.entradaB_MUX
carryIN => somador1bit:SOM.carryIN
SLT => mux4x1:MUXOUT.entradaD_MUX
InverteB => mux2x1:MUXB.seletor_MUX
Sel[0] => mux4x1:MUXOUT.seletor_MUX[0]
Sel[1] => mux4x1:MUXOUT.seletor_MUX[1]
carryOUT <= somador1bit:SOM.carryOUT
Res <= mux4x1:MUXOUT.saida_MUX


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit4|mux2x1:MUXB
entradaA_MUX => saida_MUX.DATAA
entradaB_MUX => saida_MUX.DATAB
seletor_MUX => saida_MUX.OUTPUTSELECT
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit4|somador1Bit:SOM
entradaA => saida.IN0
entradaA => carryOUT.IN0
entradaB => saida.IN1
entradaB => carryOUT.IN1
carryIN => saida.IN1
carryIN => carryOUT.IN1
saida <= saida.DB_MAX_OUTPUT_PORT_TYPE
carryOUT <= carryOUT.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit4|mux4x1:MUXOUT
entradaA_MUX => saida_MUX.DATAB
entradaB_MUX => saida_MUX.DATAB
entradaC_MUX => saida_MUX.DATAB
entradaD_MUX => saida_MUX.DATAA
seletor_MUX[0] => Equal0.IN0
seletor_MUX[0] => Equal1.IN1
seletor_MUX[0] => Equal2.IN1
seletor_MUX[1] => Equal0.IN1
seletor_MUX[1] => Equal1.IN0
seletor_MUX[1] => Equal2.IN0
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit5
A => comb.IN1
A => comb.IN1
A => somador1bit:SOM.entradaA
B => mux2x1:MUXB.entradaA_MUX
B => mux2x1:MUXB.entradaB_MUX
carryIN => somador1bit:SOM.carryIN
SLT => mux4x1:MUXOUT.entradaD_MUX
InverteB => mux2x1:MUXB.seletor_MUX
Sel[0] => mux4x1:MUXOUT.seletor_MUX[0]
Sel[1] => mux4x1:MUXOUT.seletor_MUX[1]
carryOUT <= somador1bit:SOM.carryOUT
Res <= mux4x1:MUXOUT.saida_MUX


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit5|mux2x1:MUXB
entradaA_MUX => saida_MUX.DATAA
entradaB_MUX => saida_MUX.DATAB
seletor_MUX => saida_MUX.OUTPUTSELECT
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit5|somador1Bit:SOM
entradaA => saida.IN0
entradaA => carryOUT.IN0
entradaB => saida.IN1
entradaB => carryOUT.IN1
carryIN => saida.IN1
carryIN => carryOUT.IN1
saida <= saida.DB_MAX_OUTPUT_PORT_TYPE
carryOUT <= carryOUT.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit5|mux4x1:MUXOUT
entradaA_MUX => saida_MUX.DATAB
entradaB_MUX => saida_MUX.DATAB
entradaC_MUX => saida_MUX.DATAB
entradaD_MUX => saida_MUX.DATAA
seletor_MUX[0] => Equal0.IN0
seletor_MUX[0] => Equal1.IN1
seletor_MUX[0] => Equal2.IN1
seletor_MUX[1] => Equal0.IN1
seletor_MUX[1] => Equal1.IN0
seletor_MUX[1] => Equal2.IN0
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit6
A => comb.IN1
A => comb.IN1
A => somador1bit:SOM.entradaA
B => mux2x1:MUXB.entradaA_MUX
B => mux2x1:MUXB.entradaB_MUX
carryIN => somador1bit:SOM.carryIN
SLT => mux4x1:MUXOUT.entradaD_MUX
InverteB => mux2x1:MUXB.seletor_MUX
Sel[0] => mux4x1:MUXOUT.seletor_MUX[0]
Sel[1] => mux4x1:MUXOUT.seletor_MUX[1]
carryOUT <= somador1bit:SOM.carryOUT
Res <= mux4x1:MUXOUT.saida_MUX


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit6|mux2x1:MUXB
entradaA_MUX => saida_MUX.DATAA
entradaB_MUX => saida_MUX.DATAB
seletor_MUX => saida_MUX.OUTPUTSELECT
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit6|somador1Bit:SOM
entradaA => saida.IN0
entradaA => carryOUT.IN0
entradaB => saida.IN1
entradaB => carryOUT.IN1
carryIN => saida.IN1
carryIN => carryOUT.IN1
saida <= saida.DB_MAX_OUTPUT_PORT_TYPE
carryOUT <= carryOUT.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit6|mux4x1:MUXOUT
entradaA_MUX => saida_MUX.DATAB
entradaB_MUX => saida_MUX.DATAB
entradaC_MUX => saida_MUX.DATAB
entradaD_MUX => saida_MUX.DATAA
seletor_MUX[0] => Equal0.IN0
seletor_MUX[0] => Equal1.IN1
seletor_MUX[0] => Equal2.IN1
seletor_MUX[1] => Equal0.IN1
seletor_MUX[1] => Equal1.IN0
seletor_MUX[1] => Equal2.IN0
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit7
A => comb.IN1
A => comb.IN1
A => somador1bit:SOM.entradaA
B => mux2x1:MUXB.entradaA_MUX
B => mux2x1:MUXB.entradaB_MUX
carryIN => somador1bit:SOM.carryIN
SLT => mux4x1:MUXOUT.entradaD_MUX
InverteB => mux2x1:MUXB.seletor_MUX
Sel[0] => mux4x1:MUXOUT.seletor_MUX[0]
Sel[1] => mux4x1:MUXOUT.seletor_MUX[1]
carryOUT <= somador1bit:SOM.carryOUT
Res <= mux4x1:MUXOUT.saida_MUX


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit7|mux2x1:MUXB
entradaA_MUX => saida_MUX.DATAA
entradaB_MUX => saida_MUX.DATAB
seletor_MUX => saida_MUX.OUTPUTSELECT
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit7|somador1Bit:SOM
entradaA => saida.IN0
entradaA => carryOUT.IN0
entradaB => saida.IN1
entradaB => carryOUT.IN1
carryIN => saida.IN1
carryIN => carryOUT.IN1
saida <= saida.DB_MAX_OUTPUT_PORT_TYPE
carryOUT <= carryOUT.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit7|mux4x1:MUXOUT
entradaA_MUX => saida_MUX.DATAB
entradaB_MUX => saida_MUX.DATAB
entradaC_MUX => saida_MUX.DATAB
entradaD_MUX => saida_MUX.DATAA
seletor_MUX[0] => Equal0.IN0
seletor_MUX[0] => Equal1.IN1
seletor_MUX[0] => Equal2.IN1
seletor_MUX[1] => Equal0.IN1
seletor_MUX[1] => Equal1.IN0
seletor_MUX[1] => Equal2.IN0
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit8
A => comb.IN1
A => comb.IN1
A => somador1bit:SOM.entradaA
B => mux2x1:MUXB.entradaA_MUX
B => mux2x1:MUXB.entradaB_MUX
carryIN => somador1bit:SOM.carryIN
SLT => mux4x1:MUXOUT.entradaD_MUX
InverteB => mux2x1:MUXB.seletor_MUX
Sel[0] => mux4x1:MUXOUT.seletor_MUX[0]
Sel[1] => mux4x1:MUXOUT.seletor_MUX[1]
carryOUT <= somador1bit:SOM.carryOUT
Res <= mux4x1:MUXOUT.saida_MUX


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit8|mux2x1:MUXB
entradaA_MUX => saida_MUX.DATAA
entradaB_MUX => saida_MUX.DATAB
seletor_MUX => saida_MUX.OUTPUTSELECT
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit8|somador1Bit:SOM
entradaA => saida.IN0
entradaA => carryOUT.IN0
entradaB => saida.IN1
entradaB => carryOUT.IN1
carryIN => saida.IN1
carryIN => carryOUT.IN1
saida <= saida.DB_MAX_OUTPUT_PORT_TYPE
carryOUT <= carryOUT.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit8|mux4x1:MUXOUT
entradaA_MUX => saida_MUX.DATAB
entradaB_MUX => saida_MUX.DATAB
entradaC_MUX => saida_MUX.DATAB
entradaD_MUX => saida_MUX.DATAA
seletor_MUX[0] => Equal0.IN0
seletor_MUX[0] => Equal1.IN1
seletor_MUX[0] => Equal2.IN1
seletor_MUX[1] => Equal0.IN1
seletor_MUX[1] => Equal1.IN0
seletor_MUX[1] => Equal2.IN0
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit9
A => comb.IN1
A => comb.IN1
A => somador1bit:SOM.entradaA
B => mux2x1:MUXB.entradaA_MUX
B => mux2x1:MUXB.entradaB_MUX
carryIN => somador1bit:SOM.carryIN
SLT => mux4x1:MUXOUT.entradaD_MUX
InverteB => mux2x1:MUXB.seletor_MUX
Sel[0] => mux4x1:MUXOUT.seletor_MUX[0]
Sel[1] => mux4x1:MUXOUT.seletor_MUX[1]
carryOUT <= somador1bit:SOM.carryOUT
Res <= mux4x1:MUXOUT.saida_MUX


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit9|mux2x1:MUXB
entradaA_MUX => saida_MUX.DATAA
entradaB_MUX => saida_MUX.DATAB
seletor_MUX => saida_MUX.OUTPUTSELECT
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit9|somador1Bit:SOM
entradaA => saida.IN0
entradaA => carryOUT.IN0
entradaB => saida.IN1
entradaB => carryOUT.IN1
carryIN => saida.IN1
carryIN => carryOUT.IN1
saida <= saida.DB_MAX_OUTPUT_PORT_TYPE
carryOUT <= carryOUT.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit9|mux4x1:MUXOUT
entradaA_MUX => saida_MUX.DATAB
entradaB_MUX => saida_MUX.DATAB
entradaC_MUX => saida_MUX.DATAB
entradaD_MUX => saida_MUX.DATAA
seletor_MUX[0] => Equal0.IN0
seletor_MUX[0] => Equal1.IN1
seletor_MUX[0] => Equal2.IN1
seletor_MUX[1] => Equal0.IN1
seletor_MUX[1] => Equal1.IN0
seletor_MUX[1] => Equal2.IN0
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit10
A => comb.IN1
A => comb.IN1
A => somador1bit:SOM.entradaA
B => mux2x1:MUXB.entradaA_MUX
B => mux2x1:MUXB.entradaB_MUX
carryIN => somador1bit:SOM.carryIN
SLT => mux4x1:MUXOUT.entradaD_MUX
InverteB => mux2x1:MUXB.seletor_MUX
Sel[0] => mux4x1:MUXOUT.seletor_MUX[0]
Sel[1] => mux4x1:MUXOUT.seletor_MUX[1]
carryOUT <= somador1bit:SOM.carryOUT
Res <= mux4x1:MUXOUT.saida_MUX


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit10|mux2x1:MUXB
entradaA_MUX => saida_MUX.DATAA
entradaB_MUX => saida_MUX.DATAB
seletor_MUX => saida_MUX.OUTPUTSELECT
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit10|somador1Bit:SOM
entradaA => saida.IN0
entradaA => carryOUT.IN0
entradaB => saida.IN1
entradaB => carryOUT.IN1
carryIN => saida.IN1
carryIN => carryOUT.IN1
saida <= saida.DB_MAX_OUTPUT_PORT_TYPE
carryOUT <= carryOUT.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit10|mux4x1:MUXOUT
entradaA_MUX => saida_MUX.DATAB
entradaB_MUX => saida_MUX.DATAB
entradaC_MUX => saida_MUX.DATAB
entradaD_MUX => saida_MUX.DATAA
seletor_MUX[0] => Equal0.IN0
seletor_MUX[0] => Equal1.IN1
seletor_MUX[0] => Equal2.IN1
seletor_MUX[1] => Equal0.IN1
seletor_MUX[1] => Equal1.IN0
seletor_MUX[1] => Equal2.IN0
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit11
A => comb.IN1
A => comb.IN1
A => somador1bit:SOM.entradaA
B => mux2x1:MUXB.entradaA_MUX
B => mux2x1:MUXB.entradaB_MUX
carryIN => somador1bit:SOM.carryIN
SLT => mux4x1:MUXOUT.entradaD_MUX
InverteB => mux2x1:MUXB.seletor_MUX
Sel[0] => mux4x1:MUXOUT.seletor_MUX[0]
Sel[1] => mux4x1:MUXOUT.seletor_MUX[1]
carryOUT <= somador1bit:SOM.carryOUT
Res <= mux4x1:MUXOUT.saida_MUX


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit11|mux2x1:MUXB
entradaA_MUX => saida_MUX.DATAA
entradaB_MUX => saida_MUX.DATAB
seletor_MUX => saida_MUX.OUTPUTSELECT
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit11|somador1Bit:SOM
entradaA => saida.IN0
entradaA => carryOUT.IN0
entradaB => saida.IN1
entradaB => carryOUT.IN1
carryIN => saida.IN1
carryIN => carryOUT.IN1
saida <= saida.DB_MAX_OUTPUT_PORT_TYPE
carryOUT <= carryOUT.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit11|mux4x1:MUXOUT
entradaA_MUX => saida_MUX.DATAB
entradaB_MUX => saida_MUX.DATAB
entradaC_MUX => saida_MUX.DATAB
entradaD_MUX => saida_MUX.DATAA
seletor_MUX[0] => Equal0.IN0
seletor_MUX[0] => Equal1.IN1
seletor_MUX[0] => Equal2.IN1
seletor_MUX[1] => Equal0.IN1
seletor_MUX[1] => Equal1.IN0
seletor_MUX[1] => Equal2.IN0
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit12
A => comb.IN1
A => comb.IN1
A => somador1bit:SOM.entradaA
B => mux2x1:MUXB.entradaA_MUX
B => mux2x1:MUXB.entradaB_MUX
carryIN => somador1bit:SOM.carryIN
SLT => mux4x1:MUXOUT.entradaD_MUX
InverteB => mux2x1:MUXB.seletor_MUX
Sel[0] => mux4x1:MUXOUT.seletor_MUX[0]
Sel[1] => mux4x1:MUXOUT.seletor_MUX[1]
carryOUT <= somador1bit:SOM.carryOUT
Res <= mux4x1:MUXOUT.saida_MUX


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit12|mux2x1:MUXB
entradaA_MUX => saida_MUX.DATAA
entradaB_MUX => saida_MUX.DATAB
seletor_MUX => saida_MUX.OUTPUTSELECT
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit12|somador1Bit:SOM
entradaA => saida.IN0
entradaA => carryOUT.IN0
entradaB => saida.IN1
entradaB => carryOUT.IN1
carryIN => saida.IN1
carryIN => carryOUT.IN1
saida <= saida.DB_MAX_OUTPUT_PORT_TYPE
carryOUT <= carryOUT.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit12|mux4x1:MUXOUT
entradaA_MUX => saida_MUX.DATAB
entradaB_MUX => saida_MUX.DATAB
entradaC_MUX => saida_MUX.DATAB
entradaD_MUX => saida_MUX.DATAA
seletor_MUX[0] => Equal0.IN0
seletor_MUX[0] => Equal1.IN1
seletor_MUX[0] => Equal2.IN1
seletor_MUX[1] => Equal0.IN1
seletor_MUX[1] => Equal1.IN0
seletor_MUX[1] => Equal2.IN0
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit13
A => comb.IN1
A => comb.IN1
A => somador1bit:SOM.entradaA
B => mux2x1:MUXB.entradaA_MUX
B => mux2x1:MUXB.entradaB_MUX
carryIN => somador1bit:SOM.carryIN
SLT => mux4x1:MUXOUT.entradaD_MUX
InverteB => mux2x1:MUXB.seletor_MUX
Sel[0] => mux4x1:MUXOUT.seletor_MUX[0]
Sel[1] => mux4x1:MUXOUT.seletor_MUX[1]
carryOUT <= somador1bit:SOM.carryOUT
Res <= mux4x1:MUXOUT.saida_MUX


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit13|mux2x1:MUXB
entradaA_MUX => saida_MUX.DATAA
entradaB_MUX => saida_MUX.DATAB
seletor_MUX => saida_MUX.OUTPUTSELECT
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit13|somador1Bit:SOM
entradaA => saida.IN0
entradaA => carryOUT.IN0
entradaB => saida.IN1
entradaB => carryOUT.IN1
carryIN => saida.IN1
carryIN => carryOUT.IN1
saida <= saida.DB_MAX_OUTPUT_PORT_TYPE
carryOUT <= carryOUT.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit13|mux4x1:MUXOUT
entradaA_MUX => saida_MUX.DATAB
entradaB_MUX => saida_MUX.DATAB
entradaC_MUX => saida_MUX.DATAB
entradaD_MUX => saida_MUX.DATAA
seletor_MUX[0] => Equal0.IN0
seletor_MUX[0] => Equal1.IN1
seletor_MUX[0] => Equal2.IN1
seletor_MUX[1] => Equal0.IN1
seletor_MUX[1] => Equal1.IN0
seletor_MUX[1] => Equal2.IN0
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit14
A => comb.IN1
A => comb.IN1
A => somador1bit:SOM.entradaA
B => mux2x1:MUXB.entradaA_MUX
B => mux2x1:MUXB.entradaB_MUX
carryIN => somador1bit:SOM.carryIN
SLT => mux4x1:MUXOUT.entradaD_MUX
InverteB => mux2x1:MUXB.seletor_MUX
Sel[0] => mux4x1:MUXOUT.seletor_MUX[0]
Sel[1] => mux4x1:MUXOUT.seletor_MUX[1]
carryOUT <= somador1bit:SOM.carryOUT
Res <= mux4x1:MUXOUT.saida_MUX


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit14|mux2x1:MUXB
entradaA_MUX => saida_MUX.DATAA
entradaB_MUX => saida_MUX.DATAB
seletor_MUX => saida_MUX.OUTPUTSELECT
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit14|somador1Bit:SOM
entradaA => saida.IN0
entradaA => carryOUT.IN0
entradaB => saida.IN1
entradaB => carryOUT.IN1
carryIN => saida.IN1
carryIN => carryOUT.IN1
saida <= saida.DB_MAX_OUTPUT_PORT_TYPE
carryOUT <= carryOUT.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit14|mux4x1:MUXOUT
entradaA_MUX => saida_MUX.DATAB
entradaB_MUX => saida_MUX.DATAB
entradaC_MUX => saida_MUX.DATAB
entradaD_MUX => saida_MUX.DATAA
seletor_MUX[0] => Equal0.IN0
seletor_MUX[0] => Equal1.IN1
seletor_MUX[0] => Equal2.IN1
seletor_MUX[1] => Equal0.IN1
seletor_MUX[1] => Equal1.IN0
seletor_MUX[1] => Equal2.IN0
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit15
A => comb.IN1
A => comb.IN1
A => somador1bit:SOM.entradaA
B => mux2x1:MUXB.entradaA_MUX
B => mux2x1:MUXB.entradaB_MUX
carryIN => somador1bit:SOM.carryIN
SLT => mux4x1:MUXOUT.entradaD_MUX
InverteB => mux2x1:MUXB.seletor_MUX
Sel[0] => mux4x1:MUXOUT.seletor_MUX[0]
Sel[1] => mux4x1:MUXOUT.seletor_MUX[1]
carryOUT <= somador1bit:SOM.carryOUT
Res <= mux4x1:MUXOUT.saida_MUX


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit15|mux2x1:MUXB
entradaA_MUX => saida_MUX.DATAA
entradaB_MUX => saida_MUX.DATAB
seletor_MUX => saida_MUX.OUTPUTSELECT
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit15|somador1Bit:SOM
entradaA => saida.IN0
entradaA => carryOUT.IN0
entradaB => saida.IN1
entradaB => carryOUT.IN1
carryIN => saida.IN1
carryIN => carryOUT.IN1
saida <= saida.DB_MAX_OUTPUT_PORT_TYPE
carryOUT <= carryOUT.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit15|mux4x1:MUXOUT
entradaA_MUX => saida_MUX.DATAB
entradaB_MUX => saida_MUX.DATAB
entradaC_MUX => saida_MUX.DATAB
entradaD_MUX => saida_MUX.DATAA
seletor_MUX[0] => Equal0.IN0
seletor_MUX[0] => Equal1.IN1
seletor_MUX[0] => Equal2.IN1
seletor_MUX[1] => Equal0.IN1
seletor_MUX[1] => Equal1.IN0
seletor_MUX[1] => Equal2.IN0
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit16
A => comb.IN1
A => comb.IN1
A => somador1bit:SOM.entradaA
B => mux2x1:MUXB.entradaA_MUX
B => mux2x1:MUXB.entradaB_MUX
carryIN => somador1bit:SOM.carryIN
SLT => mux4x1:MUXOUT.entradaD_MUX
InverteB => mux2x1:MUXB.seletor_MUX
Sel[0] => mux4x1:MUXOUT.seletor_MUX[0]
Sel[1] => mux4x1:MUXOUT.seletor_MUX[1]
carryOUT <= somador1bit:SOM.carryOUT
Res <= mux4x1:MUXOUT.saida_MUX


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit16|mux2x1:MUXB
entradaA_MUX => saida_MUX.DATAA
entradaB_MUX => saida_MUX.DATAB
seletor_MUX => saida_MUX.OUTPUTSELECT
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit16|somador1Bit:SOM
entradaA => saida.IN0
entradaA => carryOUT.IN0
entradaB => saida.IN1
entradaB => carryOUT.IN1
carryIN => saida.IN1
carryIN => carryOUT.IN1
saida <= saida.DB_MAX_OUTPUT_PORT_TYPE
carryOUT <= carryOUT.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit16|mux4x1:MUXOUT
entradaA_MUX => saida_MUX.DATAB
entradaB_MUX => saida_MUX.DATAB
entradaC_MUX => saida_MUX.DATAB
entradaD_MUX => saida_MUX.DATAA
seletor_MUX[0] => Equal0.IN0
seletor_MUX[0] => Equal1.IN1
seletor_MUX[0] => Equal2.IN1
seletor_MUX[1] => Equal0.IN1
seletor_MUX[1] => Equal1.IN0
seletor_MUX[1] => Equal2.IN0
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit17
A => comb.IN1
A => comb.IN1
A => somador1bit:SOM.entradaA
B => mux2x1:MUXB.entradaA_MUX
B => mux2x1:MUXB.entradaB_MUX
carryIN => somador1bit:SOM.carryIN
SLT => mux4x1:MUXOUT.entradaD_MUX
InverteB => mux2x1:MUXB.seletor_MUX
Sel[0] => mux4x1:MUXOUT.seletor_MUX[0]
Sel[1] => mux4x1:MUXOUT.seletor_MUX[1]
carryOUT <= somador1bit:SOM.carryOUT
Res <= mux4x1:MUXOUT.saida_MUX


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit17|mux2x1:MUXB
entradaA_MUX => saida_MUX.DATAA
entradaB_MUX => saida_MUX.DATAB
seletor_MUX => saida_MUX.OUTPUTSELECT
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit17|somador1Bit:SOM
entradaA => saida.IN0
entradaA => carryOUT.IN0
entradaB => saida.IN1
entradaB => carryOUT.IN1
carryIN => saida.IN1
carryIN => carryOUT.IN1
saida <= saida.DB_MAX_OUTPUT_PORT_TYPE
carryOUT <= carryOUT.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit17|mux4x1:MUXOUT
entradaA_MUX => saida_MUX.DATAB
entradaB_MUX => saida_MUX.DATAB
entradaC_MUX => saida_MUX.DATAB
entradaD_MUX => saida_MUX.DATAA
seletor_MUX[0] => Equal0.IN0
seletor_MUX[0] => Equal1.IN1
seletor_MUX[0] => Equal2.IN1
seletor_MUX[1] => Equal0.IN1
seletor_MUX[1] => Equal1.IN0
seletor_MUX[1] => Equal2.IN0
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit18
A => comb.IN1
A => comb.IN1
A => somador1bit:SOM.entradaA
B => mux2x1:MUXB.entradaA_MUX
B => mux2x1:MUXB.entradaB_MUX
carryIN => somador1bit:SOM.carryIN
SLT => mux4x1:MUXOUT.entradaD_MUX
InverteB => mux2x1:MUXB.seletor_MUX
Sel[0] => mux4x1:MUXOUT.seletor_MUX[0]
Sel[1] => mux4x1:MUXOUT.seletor_MUX[1]
carryOUT <= somador1bit:SOM.carryOUT
Res <= mux4x1:MUXOUT.saida_MUX


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit18|mux2x1:MUXB
entradaA_MUX => saida_MUX.DATAA
entradaB_MUX => saida_MUX.DATAB
seletor_MUX => saida_MUX.OUTPUTSELECT
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit18|somador1Bit:SOM
entradaA => saida.IN0
entradaA => carryOUT.IN0
entradaB => saida.IN1
entradaB => carryOUT.IN1
carryIN => saida.IN1
carryIN => carryOUT.IN1
saida <= saida.DB_MAX_OUTPUT_PORT_TYPE
carryOUT <= carryOUT.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit18|mux4x1:MUXOUT
entradaA_MUX => saida_MUX.DATAB
entradaB_MUX => saida_MUX.DATAB
entradaC_MUX => saida_MUX.DATAB
entradaD_MUX => saida_MUX.DATAA
seletor_MUX[0] => Equal0.IN0
seletor_MUX[0] => Equal1.IN1
seletor_MUX[0] => Equal2.IN1
seletor_MUX[1] => Equal0.IN1
seletor_MUX[1] => Equal1.IN0
seletor_MUX[1] => Equal2.IN0
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit19
A => comb.IN1
A => comb.IN1
A => somador1bit:SOM.entradaA
B => mux2x1:MUXB.entradaA_MUX
B => mux2x1:MUXB.entradaB_MUX
carryIN => somador1bit:SOM.carryIN
SLT => mux4x1:MUXOUT.entradaD_MUX
InverteB => mux2x1:MUXB.seletor_MUX
Sel[0] => mux4x1:MUXOUT.seletor_MUX[0]
Sel[1] => mux4x1:MUXOUT.seletor_MUX[1]
carryOUT <= somador1bit:SOM.carryOUT
Res <= mux4x1:MUXOUT.saida_MUX


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit19|mux2x1:MUXB
entradaA_MUX => saida_MUX.DATAA
entradaB_MUX => saida_MUX.DATAB
seletor_MUX => saida_MUX.OUTPUTSELECT
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit19|somador1Bit:SOM
entradaA => saida.IN0
entradaA => carryOUT.IN0
entradaB => saida.IN1
entradaB => carryOUT.IN1
carryIN => saida.IN1
carryIN => carryOUT.IN1
saida <= saida.DB_MAX_OUTPUT_PORT_TYPE
carryOUT <= carryOUT.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit19|mux4x1:MUXOUT
entradaA_MUX => saida_MUX.DATAB
entradaB_MUX => saida_MUX.DATAB
entradaC_MUX => saida_MUX.DATAB
entradaD_MUX => saida_MUX.DATAA
seletor_MUX[0] => Equal0.IN0
seletor_MUX[0] => Equal1.IN1
seletor_MUX[0] => Equal2.IN1
seletor_MUX[1] => Equal0.IN1
seletor_MUX[1] => Equal1.IN0
seletor_MUX[1] => Equal2.IN0
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit20
A => comb.IN1
A => comb.IN1
A => somador1bit:SOM.entradaA
B => mux2x1:MUXB.entradaA_MUX
B => mux2x1:MUXB.entradaB_MUX
carryIN => somador1bit:SOM.carryIN
SLT => mux4x1:MUXOUT.entradaD_MUX
InverteB => mux2x1:MUXB.seletor_MUX
Sel[0] => mux4x1:MUXOUT.seletor_MUX[0]
Sel[1] => mux4x1:MUXOUT.seletor_MUX[1]
carryOUT <= somador1bit:SOM.carryOUT
Res <= mux4x1:MUXOUT.saida_MUX


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit20|mux2x1:MUXB
entradaA_MUX => saida_MUX.DATAA
entradaB_MUX => saida_MUX.DATAB
seletor_MUX => saida_MUX.OUTPUTSELECT
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit20|somador1Bit:SOM
entradaA => saida.IN0
entradaA => carryOUT.IN0
entradaB => saida.IN1
entradaB => carryOUT.IN1
carryIN => saida.IN1
carryIN => carryOUT.IN1
saida <= saida.DB_MAX_OUTPUT_PORT_TYPE
carryOUT <= carryOUT.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit20|mux4x1:MUXOUT
entradaA_MUX => saida_MUX.DATAB
entradaB_MUX => saida_MUX.DATAB
entradaC_MUX => saida_MUX.DATAB
entradaD_MUX => saida_MUX.DATAA
seletor_MUX[0] => Equal0.IN0
seletor_MUX[0] => Equal1.IN1
seletor_MUX[0] => Equal2.IN1
seletor_MUX[1] => Equal0.IN1
seletor_MUX[1] => Equal1.IN0
seletor_MUX[1] => Equal2.IN0
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit21
A => comb.IN1
A => comb.IN1
A => somador1bit:SOM.entradaA
B => mux2x1:MUXB.entradaA_MUX
B => mux2x1:MUXB.entradaB_MUX
carryIN => somador1bit:SOM.carryIN
SLT => mux4x1:MUXOUT.entradaD_MUX
InverteB => mux2x1:MUXB.seletor_MUX
Sel[0] => mux4x1:MUXOUT.seletor_MUX[0]
Sel[1] => mux4x1:MUXOUT.seletor_MUX[1]
carryOUT <= somador1bit:SOM.carryOUT
Res <= mux4x1:MUXOUT.saida_MUX


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit21|mux2x1:MUXB
entradaA_MUX => saida_MUX.DATAA
entradaB_MUX => saida_MUX.DATAB
seletor_MUX => saida_MUX.OUTPUTSELECT
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit21|somador1Bit:SOM
entradaA => saida.IN0
entradaA => carryOUT.IN0
entradaB => saida.IN1
entradaB => carryOUT.IN1
carryIN => saida.IN1
carryIN => carryOUT.IN1
saida <= saida.DB_MAX_OUTPUT_PORT_TYPE
carryOUT <= carryOUT.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit21|mux4x1:MUXOUT
entradaA_MUX => saida_MUX.DATAB
entradaB_MUX => saida_MUX.DATAB
entradaC_MUX => saida_MUX.DATAB
entradaD_MUX => saida_MUX.DATAA
seletor_MUX[0] => Equal0.IN0
seletor_MUX[0] => Equal1.IN1
seletor_MUX[0] => Equal2.IN1
seletor_MUX[1] => Equal0.IN1
seletor_MUX[1] => Equal1.IN0
seletor_MUX[1] => Equal2.IN0
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit22
A => comb.IN1
A => comb.IN1
A => somador1bit:SOM.entradaA
B => mux2x1:MUXB.entradaA_MUX
B => mux2x1:MUXB.entradaB_MUX
carryIN => somador1bit:SOM.carryIN
SLT => mux4x1:MUXOUT.entradaD_MUX
InverteB => mux2x1:MUXB.seletor_MUX
Sel[0] => mux4x1:MUXOUT.seletor_MUX[0]
Sel[1] => mux4x1:MUXOUT.seletor_MUX[1]
carryOUT <= somador1bit:SOM.carryOUT
Res <= mux4x1:MUXOUT.saida_MUX


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit22|mux2x1:MUXB
entradaA_MUX => saida_MUX.DATAA
entradaB_MUX => saida_MUX.DATAB
seletor_MUX => saida_MUX.OUTPUTSELECT
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit22|somador1Bit:SOM
entradaA => saida.IN0
entradaA => carryOUT.IN0
entradaB => saida.IN1
entradaB => carryOUT.IN1
carryIN => saida.IN1
carryIN => carryOUT.IN1
saida <= saida.DB_MAX_OUTPUT_PORT_TYPE
carryOUT <= carryOUT.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit22|mux4x1:MUXOUT
entradaA_MUX => saida_MUX.DATAB
entradaB_MUX => saida_MUX.DATAB
entradaC_MUX => saida_MUX.DATAB
entradaD_MUX => saida_MUX.DATAA
seletor_MUX[0] => Equal0.IN0
seletor_MUX[0] => Equal1.IN1
seletor_MUX[0] => Equal2.IN1
seletor_MUX[1] => Equal0.IN1
seletor_MUX[1] => Equal1.IN0
seletor_MUX[1] => Equal2.IN0
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit23
A => comb.IN1
A => comb.IN1
A => somador1bit:SOM.entradaA
B => mux2x1:MUXB.entradaA_MUX
B => mux2x1:MUXB.entradaB_MUX
carryIN => somador1bit:SOM.carryIN
SLT => mux4x1:MUXOUT.entradaD_MUX
InverteB => mux2x1:MUXB.seletor_MUX
Sel[0] => mux4x1:MUXOUT.seletor_MUX[0]
Sel[1] => mux4x1:MUXOUT.seletor_MUX[1]
carryOUT <= somador1bit:SOM.carryOUT
Res <= mux4x1:MUXOUT.saida_MUX


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit23|mux2x1:MUXB
entradaA_MUX => saida_MUX.DATAA
entradaB_MUX => saida_MUX.DATAB
seletor_MUX => saida_MUX.OUTPUTSELECT
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit23|somador1Bit:SOM
entradaA => saida.IN0
entradaA => carryOUT.IN0
entradaB => saida.IN1
entradaB => carryOUT.IN1
carryIN => saida.IN1
carryIN => carryOUT.IN1
saida <= saida.DB_MAX_OUTPUT_PORT_TYPE
carryOUT <= carryOUT.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit23|mux4x1:MUXOUT
entradaA_MUX => saida_MUX.DATAB
entradaB_MUX => saida_MUX.DATAB
entradaC_MUX => saida_MUX.DATAB
entradaD_MUX => saida_MUX.DATAA
seletor_MUX[0] => Equal0.IN0
seletor_MUX[0] => Equal1.IN1
seletor_MUX[0] => Equal2.IN1
seletor_MUX[1] => Equal0.IN1
seletor_MUX[1] => Equal1.IN0
seletor_MUX[1] => Equal2.IN0
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit24
A => comb.IN1
A => comb.IN1
A => somador1bit:SOM.entradaA
B => mux2x1:MUXB.entradaA_MUX
B => mux2x1:MUXB.entradaB_MUX
carryIN => somador1bit:SOM.carryIN
SLT => mux4x1:MUXOUT.entradaD_MUX
InverteB => mux2x1:MUXB.seletor_MUX
Sel[0] => mux4x1:MUXOUT.seletor_MUX[0]
Sel[1] => mux4x1:MUXOUT.seletor_MUX[1]
carryOUT <= somador1bit:SOM.carryOUT
Res <= mux4x1:MUXOUT.saida_MUX


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit24|mux2x1:MUXB
entradaA_MUX => saida_MUX.DATAA
entradaB_MUX => saida_MUX.DATAB
seletor_MUX => saida_MUX.OUTPUTSELECT
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit24|somador1Bit:SOM
entradaA => saida.IN0
entradaA => carryOUT.IN0
entradaB => saida.IN1
entradaB => carryOUT.IN1
carryIN => saida.IN1
carryIN => carryOUT.IN1
saida <= saida.DB_MAX_OUTPUT_PORT_TYPE
carryOUT <= carryOUT.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit24|mux4x1:MUXOUT
entradaA_MUX => saida_MUX.DATAB
entradaB_MUX => saida_MUX.DATAB
entradaC_MUX => saida_MUX.DATAB
entradaD_MUX => saida_MUX.DATAA
seletor_MUX[0] => Equal0.IN0
seletor_MUX[0] => Equal1.IN1
seletor_MUX[0] => Equal2.IN1
seletor_MUX[1] => Equal0.IN1
seletor_MUX[1] => Equal1.IN0
seletor_MUX[1] => Equal2.IN0
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit25
A => comb.IN1
A => comb.IN1
A => somador1bit:SOM.entradaA
B => mux2x1:MUXB.entradaA_MUX
B => mux2x1:MUXB.entradaB_MUX
carryIN => somador1bit:SOM.carryIN
SLT => mux4x1:MUXOUT.entradaD_MUX
InverteB => mux2x1:MUXB.seletor_MUX
Sel[0] => mux4x1:MUXOUT.seletor_MUX[0]
Sel[1] => mux4x1:MUXOUT.seletor_MUX[1]
carryOUT <= somador1bit:SOM.carryOUT
Res <= mux4x1:MUXOUT.saida_MUX


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit25|mux2x1:MUXB
entradaA_MUX => saida_MUX.DATAA
entradaB_MUX => saida_MUX.DATAB
seletor_MUX => saida_MUX.OUTPUTSELECT
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit25|somador1Bit:SOM
entradaA => saida.IN0
entradaA => carryOUT.IN0
entradaB => saida.IN1
entradaB => carryOUT.IN1
carryIN => saida.IN1
carryIN => carryOUT.IN1
saida <= saida.DB_MAX_OUTPUT_PORT_TYPE
carryOUT <= carryOUT.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit25|mux4x1:MUXOUT
entradaA_MUX => saida_MUX.DATAB
entradaB_MUX => saida_MUX.DATAB
entradaC_MUX => saida_MUX.DATAB
entradaD_MUX => saida_MUX.DATAA
seletor_MUX[0] => Equal0.IN0
seletor_MUX[0] => Equal1.IN1
seletor_MUX[0] => Equal2.IN1
seletor_MUX[1] => Equal0.IN1
seletor_MUX[1] => Equal1.IN0
seletor_MUX[1] => Equal2.IN0
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit26
A => comb.IN1
A => comb.IN1
A => somador1bit:SOM.entradaA
B => mux2x1:MUXB.entradaA_MUX
B => mux2x1:MUXB.entradaB_MUX
carryIN => somador1bit:SOM.carryIN
SLT => mux4x1:MUXOUT.entradaD_MUX
InverteB => mux2x1:MUXB.seletor_MUX
Sel[0] => mux4x1:MUXOUT.seletor_MUX[0]
Sel[1] => mux4x1:MUXOUT.seletor_MUX[1]
carryOUT <= somador1bit:SOM.carryOUT
Res <= mux4x1:MUXOUT.saida_MUX


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit26|mux2x1:MUXB
entradaA_MUX => saida_MUX.DATAA
entradaB_MUX => saida_MUX.DATAB
seletor_MUX => saida_MUX.OUTPUTSELECT
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit26|somador1Bit:SOM
entradaA => saida.IN0
entradaA => carryOUT.IN0
entradaB => saida.IN1
entradaB => carryOUT.IN1
carryIN => saida.IN1
carryIN => carryOUT.IN1
saida <= saida.DB_MAX_OUTPUT_PORT_TYPE
carryOUT <= carryOUT.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit26|mux4x1:MUXOUT
entradaA_MUX => saida_MUX.DATAB
entradaB_MUX => saida_MUX.DATAB
entradaC_MUX => saida_MUX.DATAB
entradaD_MUX => saida_MUX.DATAA
seletor_MUX[0] => Equal0.IN0
seletor_MUX[0] => Equal1.IN1
seletor_MUX[0] => Equal2.IN1
seletor_MUX[1] => Equal0.IN1
seletor_MUX[1] => Equal1.IN0
seletor_MUX[1] => Equal2.IN0
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit27
A => comb.IN1
A => comb.IN1
A => somador1bit:SOM.entradaA
B => mux2x1:MUXB.entradaA_MUX
B => mux2x1:MUXB.entradaB_MUX
carryIN => somador1bit:SOM.carryIN
SLT => mux4x1:MUXOUT.entradaD_MUX
InverteB => mux2x1:MUXB.seletor_MUX
Sel[0] => mux4x1:MUXOUT.seletor_MUX[0]
Sel[1] => mux4x1:MUXOUT.seletor_MUX[1]
carryOUT <= somador1bit:SOM.carryOUT
Res <= mux4x1:MUXOUT.saida_MUX


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit27|mux2x1:MUXB
entradaA_MUX => saida_MUX.DATAA
entradaB_MUX => saida_MUX.DATAB
seletor_MUX => saida_MUX.OUTPUTSELECT
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit27|somador1Bit:SOM
entradaA => saida.IN0
entradaA => carryOUT.IN0
entradaB => saida.IN1
entradaB => carryOUT.IN1
carryIN => saida.IN1
carryIN => carryOUT.IN1
saida <= saida.DB_MAX_OUTPUT_PORT_TYPE
carryOUT <= carryOUT.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit27|mux4x1:MUXOUT
entradaA_MUX => saida_MUX.DATAB
entradaB_MUX => saida_MUX.DATAB
entradaC_MUX => saida_MUX.DATAB
entradaD_MUX => saida_MUX.DATAA
seletor_MUX[0] => Equal0.IN0
seletor_MUX[0] => Equal1.IN1
seletor_MUX[0] => Equal2.IN1
seletor_MUX[1] => Equal0.IN1
seletor_MUX[1] => Equal1.IN0
seletor_MUX[1] => Equal2.IN0
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit28
A => comb.IN1
A => comb.IN1
A => somador1bit:SOM.entradaA
B => mux2x1:MUXB.entradaA_MUX
B => mux2x1:MUXB.entradaB_MUX
carryIN => somador1bit:SOM.carryIN
SLT => mux4x1:MUXOUT.entradaD_MUX
InverteB => mux2x1:MUXB.seletor_MUX
Sel[0] => mux4x1:MUXOUT.seletor_MUX[0]
Sel[1] => mux4x1:MUXOUT.seletor_MUX[1]
carryOUT <= somador1bit:SOM.carryOUT
Res <= mux4x1:MUXOUT.saida_MUX


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit28|mux2x1:MUXB
entradaA_MUX => saida_MUX.DATAA
entradaB_MUX => saida_MUX.DATAB
seletor_MUX => saida_MUX.OUTPUTSELECT
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit28|somador1Bit:SOM
entradaA => saida.IN0
entradaA => carryOUT.IN0
entradaB => saida.IN1
entradaB => carryOUT.IN1
carryIN => saida.IN1
carryIN => carryOUT.IN1
saida <= saida.DB_MAX_OUTPUT_PORT_TYPE
carryOUT <= carryOUT.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit28|mux4x1:MUXOUT
entradaA_MUX => saida_MUX.DATAB
entradaB_MUX => saida_MUX.DATAB
entradaC_MUX => saida_MUX.DATAB
entradaD_MUX => saida_MUX.DATAA
seletor_MUX[0] => Equal0.IN0
seletor_MUX[0] => Equal1.IN1
seletor_MUX[0] => Equal2.IN1
seletor_MUX[1] => Equal0.IN1
seletor_MUX[1] => Equal1.IN0
seletor_MUX[1] => Equal2.IN0
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit29
A => comb.IN1
A => comb.IN1
A => somador1bit:SOM.entradaA
B => mux2x1:MUXB.entradaA_MUX
B => mux2x1:MUXB.entradaB_MUX
carryIN => somador1bit:SOM.carryIN
SLT => mux4x1:MUXOUT.entradaD_MUX
InverteB => mux2x1:MUXB.seletor_MUX
Sel[0] => mux4x1:MUXOUT.seletor_MUX[0]
Sel[1] => mux4x1:MUXOUT.seletor_MUX[1]
carryOUT <= somador1bit:SOM.carryOUT
Res <= mux4x1:MUXOUT.saida_MUX


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit29|mux2x1:MUXB
entradaA_MUX => saida_MUX.DATAA
entradaB_MUX => saida_MUX.DATAB
seletor_MUX => saida_MUX.OUTPUTSELECT
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit29|somador1Bit:SOM
entradaA => saida.IN0
entradaA => carryOUT.IN0
entradaB => saida.IN1
entradaB => carryOUT.IN1
carryIN => saida.IN1
carryIN => carryOUT.IN1
saida <= saida.DB_MAX_OUTPUT_PORT_TYPE
carryOUT <= carryOUT.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit29|mux4x1:MUXOUT
entradaA_MUX => saida_MUX.DATAB
entradaB_MUX => saida_MUX.DATAB
entradaC_MUX => saida_MUX.DATAB
entradaD_MUX => saida_MUX.DATAA
seletor_MUX[0] => Equal0.IN0
seletor_MUX[0] => Equal1.IN1
seletor_MUX[0] => Equal2.IN1
seletor_MUX[1] => Equal0.IN1
seletor_MUX[1] => Equal1.IN0
seletor_MUX[1] => Equal2.IN0
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit30
A => comb.IN1
A => comb.IN1
A => somador1bit:SOM.entradaA
B => mux2x1:MUXB.entradaA_MUX
B => mux2x1:MUXB.entradaB_MUX
carryIN => somador1bit:SOM.carryIN
SLT => mux4x1:MUXOUT.entradaD_MUX
InverteB => mux2x1:MUXB.seletor_MUX
Sel[0] => mux4x1:MUXOUT.seletor_MUX[0]
Sel[1] => mux4x1:MUXOUT.seletor_MUX[1]
carryOUT <= somador1bit:SOM.carryOUT
Res <= mux4x1:MUXOUT.saida_MUX


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit30|mux2x1:MUXB
entradaA_MUX => saida_MUX.DATAA
entradaB_MUX => saida_MUX.DATAB
seletor_MUX => saida_MUX.OUTPUTSELECT
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit30|somador1Bit:SOM
entradaA => saida.IN0
entradaA => carryOUT.IN0
entradaB => saida.IN1
entradaB => carryOUT.IN1
carryIN => saida.IN1
carryIN => carryOUT.IN1
saida <= saida.DB_MAX_OUTPUT_PORT_TYPE
carryOUT <= carryOUT.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit:ULAbit30|mux4x1:MUXOUT
entradaA_MUX => saida_MUX.DATAB
entradaB_MUX => saida_MUX.DATAB
entradaC_MUX => saida_MUX.DATAB
entradaD_MUX => saida_MUX.DATAA
seletor_MUX[0] => Equal0.IN0
seletor_MUX[0] => Equal1.IN1
seletor_MUX[0] => Equal2.IN1
seletor_MUX[1] => Equal0.IN1
seletor_MUX[1] => Equal1.IN0
seletor_MUX[1] => Equal2.IN0
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit31:ULAbit31
A => comb.IN1
A => comb.IN1
A => somador1bit:SOM.entradaA
B => mux2x1:MUXB.entradaA_MUX
B => mux2x1:MUXB.entradaB_MUX
carryIN => overflow.IN1
carryIN => somador1bit:SOM.carryIN
SLT => mux4x1:MUXOUT.entradaD_MUX
InverteB => mux2x1:MUXB.seletor_MUX
Sel[0] => mux4x1:MUXOUT.seletor_MUX[0]
Sel[1] => mux4x1:MUXOUT.seletor_MUX[1]
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
Res <= mux4x1:MUXOUT.saida_MUX


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit31:ULAbit31|mux2x1:MUXB
entradaA_MUX => saida_MUX.DATAA
entradaB_MUX => saida_MUX.DATAB
seletor_MUX => saida_MUX.OUTPUTSELECT
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit31:ULAbit31|somador1Bit:SOM
entradaA => saida.IN0
entradaA => carryOUT.IN0
entradaB => saida.IN1
entradaB => carryOUT.IN1
carryIN => saida.IN1
carryIN => carryOUT.IN1
saida <= saida.DB_MAX_OUTPUT_PORT_TYPE
carryOUT <= carryOUT.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|ULAMIPS:ULA|ULAbit31:ULAbit31|mux4x1:MUXOUT
entradaA_MUX => saida_MUX.DATAB
entradaB_MUX => saida_MUX.DATAB
entradaC_MUX => saida_MUX.DATAB
entradaD_MUX => saida_MUX.DATAA
seletor_MUX[0] => Equal0.IN0
seletor_MUX[0] => Equal1.IN1
seletor_MUX[0] => Equal2.IN1
seletor_MUX[1] => Equal0.IN1
seletor_MUX[1] => Equal1.IN0
seletor_MUX[1] => Equal2.IN0
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|somadorGenerico:puloPCBEQ
entradaA[0] => Add0.IN32
entradaA[1] => Add0.IN31
entradaA[2] => Add0.IN30
entradaA[3] => Add0.IN29
entradaA[4] => Add0.IN28
entradaA[5] => Add0.IN27
entradaA[6] => Add0.IN26
entradaA[7] => Add0.IN25
entradaA[8] => Add0.IN24
entradaA[9] => Add0.IN23
entradaA[10] => Add0.IN22
entradaA[11] => Add0.IN21
entradaA[12] => Add0.IN20
entradaA[13] => Add0.IN19
entradaA[14] => Add0.IN18
entradaA[15] => Add0.IN17
entradaA[16] => Add0.IN16
entradaA[17] => Add0.IN15
entradaA[18] => Add0.IN14
entradaA[19] => Add0.IN13
entradaA[20] => Add0.IN12
entradaA[21] => Add0.IN11
entradaA[22] => Add0.IN10
entradaA[23] => Add0.IN9
entradaA[24] => Add0.IN8
entradaA[25] => Add0.IN7
entradaA[26] => Add0.IN6
entradaA[27] => Add0.IN5
entradaA[28] => Add0.IN4
entradaA[29] => Add0.IN3
entradaA[30] => Add0.IN2
entradaA[31] => Add0.IN1
entradaB[0] => Add0.IN64
entradaB[1] => Add0.IN63
entradaB[2] => Add0.IN62
entradaB[3] => Add0.IN61
entradaB[4] => Add0.IN60
entradaB[5] => Add0.IN59
entradaB[6] => Add0.IN58
entradaB[7] => Add0.IN57
entradaB[8] => Add0.IN56
entradaB[9] => Add0.IN55
entradaB[10] => Add0.IN54
entradaB[11] => Add0.IN53
entradaB[12] => Add0.IN52
entradaB[13] => Add0.IN51
entradaB[14] => Add0.IN50
entradaB[15] => Add0.IN49
entradaB[16] => Add0.IN48
entradaB[17] => Add0.IN47
entradaB[18] => Add0.IN46
entradaB[19] => Add0.IN45
entradaB[20] => Add0.IN44
entradaB[21] => Add0.IN43
entradaB[22] => Add0.IN42
entradaB[23] => Add0.IN41
entradaB[24] => Add0.IN40
entradaB[25] => Add0.IN39
entradaB[26] => Add0.IN38
entradaB[27] => Add0.IN37
entradaB[28] => Add0.IN36
entradaB[29] => Add0.IN35
entradaB[30] => Add0.IN34
entradaB[31] => Add0.IN33
saida[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|mux2x1:MUX_BEQ_BNE
entradaA_MUX => saida_MUX.DATAA
entradaB_MUX => saida_MUX.DATAB
seletor_MUX => saida_MUX.OUTPUTSELECT
saida_MUX <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|EXECUTE:EXECUTE|muxGenerico4x1:MUX_RD_ADDR
entradaA_MUX[0] => saida_MUX.DATAB
entradaA_MUX[1] => saida_MUX.DATAB
entradaA_MUX[2] => saida_MUX.DATAB
entradaA_MUX[3] => saida_MUX.DATAB
entradaA_MUX[4] => saida_MUX.DATAB
entradaB_MUX[0] => saida_MUX.DATAB
entradaB_MUX[1] => saida_MUX.DATAB
entradaB_MUX[2] => saida_MUX.DATAB
entradaB_MUX[3] => saida_MUX.DATAB
entradaB_MUX[4] => saida_MUX.DATAB
entradaC_MUX[0] => saida_MUX.DATAB
entradaC_MUX[1] => saida_MUX.DATAB
entradaC_MUX[2] => saida_MUX.DATAB
entradaC_MUX[3] => saida_MUX.DATAB
entradaC_MUX[4] => saida_MUX.DATAB
entradaD_MUX[0] => saida_MUX.DATAA
entradaD_MUX[1] => saida_MUX.DATAA
entradaD_MUX[2] => saida_MUX.DATAA
entradaD_MUX[3] => saida_MUX.DATAA
entradaD_MUX[4] => saida_MUX.DATAA
seletor_MUX[0] => Equal0.IN0
seletor_MUX[0] => Equal1.IN1
seletor_MUX[0] => Equal2.IN1
seletor_MUX[1] => Equal0.IN1
seletor_MUX[1] => Equal1.IN0
seletor_MUX[1] => Equal2.IN0
saida_MUX[0] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[1] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[2] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[3] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[4] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|registradorGenerico:REG_EX_MEM
DIN[0] => DOUT[0]~reg0.DATAIN
DIN[1] => DOUT[1]~reg0.DATAIN
DIN[2] => DOUT[2]~reg0.DATAIN
DIN[3] => DOUT[3]~reg0.DATAIN
DIN[4] => DOUT[4]~reg0.DATAIN
DIN[5] => DOUT[5]~reg0.DATAIN
DIN[6] => DOUT[6]~reg0.DATAIN
DIN[7] => DOUT[7]~reg0.DATAIN
DIN[8] => DOUT[8]~reg0.DATAIN
DIN[9] => DOUT[9]~reg0.DATAIN
DIN[10] => DOUT[10]~reg0.DATAIN
DIN[11] => DOUT[11]~reg0.DATAIN
DIN[12] => DOUT[12]~reg0.DATAIN
DIN[13] => DOUT[13]~reg0.DATAIN
DIN[14] => DOUT[14]~reg0.DATAIN
DIN[15] => DOUT[15]~reg0.DATAIN
DIN[16] => DOUT[16]~reg0.DATAIN
DIN[17] => DOUT[17]~reg0.DATAIN
DIN[18] => DOUT[18]~reg0.DATAIN
DIN[19] => DOUT[19]~reg0.DATAIN
DIN[20] => DOUT[20]~reg0.DATAIN
DIN[21] => DOUT[21]~reg0.DATAIN
DIN[22] => DOUT[22]~reg0.DATAIN
DIN[23] => DOUT[23]~reg0.DATAIN
DIN[24] => DOUT[24]~reg0.DATAIN
DIN[25] => DOUT[25]~reg0.DATAIN
DIN[26] => DOUT[26]~reg0.DATAIN
DIN[27] => DOUT[27]~reg0.DATAIN
DIN[28] => DOUT[28]~reg0.DATAIN
DIN[29] => DOUT[29]~reg0.DATAIN
DIN[30] => DOUT[30]~reg0.DATAIN
DIN[31] => DOUT[31]~reg0.DATAIN
DIN[32] => DOUT[32]~reg0.DATAIN
DIN[33] => DOUT[33]~reg0.DATAIN
DIN[34] => DOUT[34]~reg0.DATAIN
DIN[35] => DOUT[35]~reg0.DATAIN
DIN[36] => DOUT[36]~reg0.DATAIN
DIN[37] => DOUT[37]~reg0.DATAIN
DIN[38] => DOUT[38]~reg0.DATAIN
DIN[39] => DOUT[39]~reg0.DATAIN
DIN[40] => DOUT[40]~reg0.DATAIN
DIN[41] => DOUT[41]~reg0.DATAIN
DIN[42] => DOUT[42]~reg0.DATAIN
DIN[43] => DOUT[43]~reg0.DATAIN
DIN[44] => DOUT[44]~reg0.DATAIN
DIN[45] => DOUT[45]~reg0.DATAIN
DIN[46] => DOUT[46]~reg0.DATAIN
DIN[47] => DOUT[47]~reg0.DATAIN
DIN[48] => DOUT[48]~reg0.DATAIN
DIN[49] => DOUT[49]~reg0.DATAIN
DIN[50] => DOUT[50]~reg0.DATAIN
DIN[51] => DOUT[51]~reg0.DATAIN
DIN[52] => DOUT[52]~reg0.DATAIN
DIN[53] => DOUT[53]~reg0.DATAIN
DIN[54] => DOUT[54]~reg0.DATAIN
DIN[55] => DOUT[55]~reg0.DATAIN
DIN[56] => DOUT[56]~reg0.DATAIN
DIN[57] => DOUT[57]~reg0.DATAIN
DIN[58] => DOUT[58]~reg0.DATAIN
DIN[59] => DOUT[59]~reg0.DATAIN
DIN[60] => DOUT[60]~reg0.DATAIN
DIN[61] => DOUT[61]~reg0.DATAIN
DIN[62] => DOUT[62]~reg0.DATAIN
DIN[63] => DOUT[63]~reg0.DATAIN
DIN[64] => DOUT[64]~reg0.DATAIN
DIN[65] => DOUT[65]~reg0.DATAIN
DIN[66] => DOUT[66]~reg0.DATAIN
DIN[67] => DOUT[67]~reg0.DATAIN
DIN[68] => DOUT[68]~reg0.DATAIN
DIN[69] => DOUT[69]~reg0.DATAIN
DIN[70] => DOUT[70]~reg0.DATAIN
DIN[71] => DOUT[71]~reg0.DATAIN
DIN[72] => DOUT[72]~reg0.DATAIN
DIN[73] => DOUT[73]~reg0.DATAIN
DIN[74] => DOUT[74]~reg0.DATAIN
DIN[75] => DOUT[75]~reg0.DATAIN
DIN[76] => DOUT[76]~reg0.DATAIN
DIN[77] => DOUT[77]~reg0.DATAIN
DIN[78] => DOUT[78]~reg0.DATAIN
DIN[79] => DOUT[79]~reg0.DATAIN
DIN[80] => DOUT[80]~reg0.DATAIN
DIN[81] => DOUT[81]~reg0.DATAIN
DIN[82] => DOUT[82]~reg0.DATAIN
DIN[83] => DOUT[83]~reg0.DATAIN
DIN[84] => DOUT[84]~reg0.DATAIN
DIN[85] => DOUT[85]~reg0.DATAIN
DIN[86] => DOUT[86]~reg0.DATAIN
DIN[87] => DOUT[87]~reg0.DATAIN
DIN[88] => DOUT[88]~reg0.DATAIN
DIN[89] => DOUT[89]~reg0.DATAIN
DIN[90] => DOUT[90]~reg0.DATAIN
DIN[91] => DOUT[91]~reg0.DATAIN
DIN[92] => DOUT[92]~reg0.DATAIN
DIN[93] => DOUT[93]~reg0.DATAIN
DIN[94] => DOUT[94]~reg0.DATAIN
DIN[95] => DOUT[95]~reg0.DATAIN
DIN[96] => DOUT[96]~reg0.DATAIN
DIN[97] => DOUT[97]~reg0.DATAIN
DIN[98] => DOUT[98]~reg0.DATAIN
DIN[99] => DOUT[99]~reg0.DATAIN
DIN[100] => DOUT[100]~reg0.DATAIN
DIN[101] => DOUT[101]~reg0.DATAIN
DIN[102] => DOUT[102]~reg0.DATAIN
DIN[103] => DOUT[103]~reg0.DATAIN
DIN[104] => DOUT[104]~reg0.DATAIN
DIN[105] => DOUT[105]~reg0.DATAIN
DIN[106] => DOUT[106]~reg0.DATAIN
DIN[107] => DOUT[107]~reg0.DATAIN
DIN[108] => DOUT[108]~reg0.DATAIN
DIN[109] => DOUT[109]~reg0.DATAIN
DIN[110] => DOUT[110]~reg0.DATAIN
DIN[111] => DOUT[111]~reg0.DATAIN
DIN[112] => DOUT[112]~reg0.DATAIN
DIN[113] => DOUT[113]~reg0.DATAIN
DIN[114] => DOUT[114]~reg0.DATAIN
DIN[115] => DOUT[115]~reg0.DATAIN
DIN[116] => DOUT[116]~reg0.DATAIN
DIN[117] => DOUT[117]~reg0.DATAIN
DIN[118] => DOUT[118]~reg0.DATAIN
DIN[119] => DOUT[119]~reg0.DATAIN
DIN[120] => DOUT[120]~reg0.DATAIN
DIN[121] => DOUT[121]~reg0.DATAIN
DIN[122] => DOUT[122]~reg0.DATAIN
DIN[123] => DOUT[123]~reg0.DATAIN
DIN[124] => DOUT[124]~reg0.DATAIN
DIN[125] => DOUT[125]~reg0.DATAIN
DIN[126] => DOUT[126]~reg0.DATAIN
DIN[127] => DOUT[127]~reg0.DATAIN
DIN[128] => DOUT[128]~reg0.DATAIN
DIN[129] => DOUT[129]~reg0.DATAIN
DIN[130] => DOUT[130]~reg0.DATAIN
DIN[131] => DOUT[131]~reg0.DATAIN
DIN[132] => DOUT[132]~reg0.DATAIN
DIN[133] => DOUT[133]~reg0.DATAIN
DIN[134] => DOUT[134]~reg0.DATAIN
DIN[135] => DOUT[135]~reg0.DATAIN
DIN[136] => DOUT[136]~reg0.DATAIN
DIN[137] => DOUT[137]~reg0.DATAIN
DIN[138] => DOUT[138]~reg0.DATAIN
DIN[139] => DOUT[139]~reg0.DATAIN
DIN[140] => DOUT[140]~reg0.DATAIN
DIN[141] => DOUT[141]~reg0.DATAIN
DIN[142] => DOUT[142]~reg0.DATAIN
DIN[143] => DOUT[143]~reg0.DATAIN
DIN[144] => DOUT[144]~reg0.DATAIN
DIN[145] => DOUT[145]~reg0.DATAIN
DIN[146] => DOUT[146]~reg0.DATAIN
DIN[147] => DOUT[147]~reg0.DATAIN
DIN[148] => DOUT[148]~reg0.DATAIN
DIN[149] => DOUT[149]~reg0.DATAIN
DIN[150] => DOUT[150]~reg0.DATAIN
DIN[151] => DOUT[151]~reg0.DATAIN
DIN[152] => DOUT[152]~reg0.DATAIN
DIN[153] => DOUT[153]~reg0.DATAIN
DIN[154] => DOUT[154]~reg0.DATAIN
DIN[155] => DOUT[155]~reg0.DATAIN
DIN[156] => DOUT[156]~reg0.DATAIN
DIN[157] => DOUT[157]~reg0.DATAIN
DIN[158] => DOUT[158]~reg0.DATAIN
DIN[159] => DOUT[159]~reg0.DATAIN
DIN[160] => DOUT[160]~reg0.DATAIN
DIN[161] => DOUT[161]~reg0.DATAIN
DIN[162] => DOUT[162]~reg0.DATAIN
DIN[163] => DOUT[163]~reg0.DATAIN
DIN[164] => DOUT[164]~reg0.DATAIN
DIN[165] => DOUT[165]~reg0.DATAIN
DIN[166] => DOUT[166]~reg0.DATAIN
DIN[167] => DOUT[167]~reg0.DATAIN
DIN[168] => DOUT[168]~reg0.DATAIN
DIN[169] => DOUT[169]~reg0.DATAIN
DIN[170] => DOUT[170]~reg0.DATAIN
DIN[171] => DOUT[171]~reg0.DATAIN
DIN[172] => DOUT[172]~reg0.DATAIN
DOUT[0] <= DOUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= DOUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= DOUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= DOUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= DOUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= DOUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= DOUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= DOUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[8] <= DOUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[9] <= DOUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[10] <= DOUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[11] <= DOUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[12] <= DOUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[13] <= DOUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[14] <= DOUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[15] <= DOUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[16] <= DOUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[17] <= DOUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[18] <= DOUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[19] <= DOUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[20] <= DOUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[21] <= DOUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[22] <= DOUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[23] <= DOUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[24] <= DOUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[25] <= DOUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[26] <= DOUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[27] <= DOUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[28] <= DOUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[29] <= DOUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[30] <= DOUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[31] <= DOUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[32] <= DOUT[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[33] <= DOUT[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[34] <= DOUT[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[35] <= DOUT[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[36] <= DOUT[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[37] <= DOUT[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[38] <= DOUT[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[39] <= DOUT[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[40] <= DOUT[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[41] <= DOUT[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[42] <= DOUT[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[43] <= DOUT[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[44] <= DOUT[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[45] <= DOUT[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[46] <= DOUT[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[47] <= DOUT[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[48] <= DOUT[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[49] <= DOUT[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[50] <= DOUT[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[51] <= DOUT[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[52] <= DOUT[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[53] <= DOUT[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[54] <= DOUT[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[55] <= DOUT[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[56] <= DOUT[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[57] <= DOUT[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[58] <= DOUT[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[59] <= DOUT[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[60] <= DOUT[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[61] <= DOUT[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[62] <= DOUT[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[63] <= DOUT[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[64] <= DOUT[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[65] <= DOUT[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[66] <= DOUT[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[67] <= DOUT[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[68] <= DOUT[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[69] <= DOUT[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[70] <= DOUT[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[71] <= DOUT[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[72] <= DOUT[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[73] <= DOUT[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[74] <= DOUT[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[75] <= DOUT[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[76] <= DOUT[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[77] <= DOUT[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[78] <= DOUT[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[79] <= DOUT[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[80] <= DOUT[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[81] <= DOUT[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[82] <= DOUT[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[83] <= DOUT[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[84] <= DOUT[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[85] <= DOUT[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[86] <= DOUT[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[87] <= DOUT[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[88] <= DOUT[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[89] <= DOUT[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[90] <= DOUT[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[91] <= DOUT[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[92] <= DOUT[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[93] <= DOUT[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[94] <= DOUT[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[95] <= DOUT[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[96] <= DOUT[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[97] <= DOUT[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[98] <= DOUT[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[99] <= DOUT[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[100] <= DOUT[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[101] <= DOUT[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[102] <= DOUT[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[103] <= DOUT[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[104] <= DOUT[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[105] <= DOUT[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[106] <= DOUT[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[107] <= DOUT[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[108] <= DOUT[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[109] <= DOUT[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[110] <= DOUT[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[111] <= DOUT[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[112] <= DOUT[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[113] <= DOUT[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[114] <= DOUT[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[115] <= DOUT[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[116] <= DOUT[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[117] <= DOUT[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[118] <= DOUT[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[119] <= DOUT[119]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[120] <= DOUT[120]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[121] <= DOUT[121]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[122] <= DOUT[122]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[123] <= DOUT[123]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[124] <= DOUT[124]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[125] <= DOUT[125]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[126] <= DOUT[126]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[127] <= DOUT[127]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[128] <= DOUT[128]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[129] <= DOUT[129]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[130] <= DOUT[130]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[131] <= DOUT[131]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[132] <= DOUT[132]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[133] <= DOUT[133]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[134] <= DOUT[134]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[135] <= DOUT[135]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[136] <= DOUT[136]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[137] <= DOUT[137]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[138] <= DOUT[138]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[139] <= DOUT[139]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[140] <= DOUT[140]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[141] <= DOUT[141]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[142] <= DOUT[142]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[143] <= DOUT[143]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[144] <= DOUT[144]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[145] <= DOUT[145]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[146] <= DOUT[146]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[147] <= DOUT[147]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[148] <= DOUT[148]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[149] <= DOUT[149]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[150] <= DOUT[150]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[151] <= DOUT[151]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[152] <= DOUT[152]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[153] <= DOUT[153]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[154] <= DOUT[154]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[155] <= DOUT[155]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[156] <= DOUT[156]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[157] <= DOUT[157]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[158] <= DOUT[158]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[159] <= DOUT[159]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[160] <= DOUT[160]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[161] <= DOUT[161]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[162] <= DOUT[162]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[163] <= DOUT[163]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[164] <= DOUT[164]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[165] <= DOUT[165]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[166] <= DOUT[166]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[167] <= DOUT[167]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[168] <= DOUT[168]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[169] <= DOUT[169]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[170] <= DOUT[170]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[171] <= DOUT[171]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[172] <= DOUT[172]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENABLE => DOUT[172]~reg0.ENA
ENABLE => DOUT[171]~reg0.ENA
ENABLE => DOUT[170]~reg0.ENA
ENABLE => DOUT[169]~reg0.ENA
ENABLE => DOUT[168]~reg0.ENA
ENABLE => DOUT[167]~reg0.ENA
ENABLE => DOUT[166]~reg0.ENA
ENABLE => DOUT[165]~reg0.ENA
ENABLE => DOUT[164]~reg0.ENA
ENABLE => DOUT[163]~reg0.ENA
ENABLE => DOUT[162]~reg0.ENA
ENABLE => DOUT[161]~reg0.ENA
ENABLE => DOUT[160]~reg0.ENA
ENABLE => DOUT[159]~reg0.ENA
ENABLE => DOUT[158]~reg0.ENA
ENABLE => DOUT[157]~reg0.ENA
ENABLE => DOUT[156]~reg0.ENA
ENABLE => DOUT[155]~reg0.ENA
ENABLE => DOUT[154]~reg0.ENA
ENABLE => DOUT[153]~reg0.ENA
ENABLE => DOUT[152]~reg0.ENA
ENABLE => DOUT[151]~reg0.ENA
ENABLE => DOUT[150]~reg0.ENA
ENABLE => DOUT[149]~reg0.ENA
ENABLE => DOUT[148]~reg0.ENA
ENABLE => DOUT[147]~reg0.ENA
ENABLE => DOUT[146]~reg0.ENA
ENABLE => DOUT[145]~reg0.ENA
ENABLE => DOUT[144]~reg0.ENA
ENABLE => DOUT[143]~reg0.ENA
ENABLE => DOUT[142]~reg0.ENA
ENABLE => DOUT[141]~reg0.ENA
ENABLE => DOUT[140]~reg0.ENA
ENABLE => DOUT[139]~reg0.ENA
ENABLE => DOUT[138]~reg0.ENA
ENABLE => DOUT[137]~reg0.ENA
ENABLE => DOUT[136]~reg0.ENA
ENABLE => DOUT[135]~reg0.ENA
ENABLE => DOUT[134]~reg0.ENA
ENABLE => DOUT[133]~reg0.ENA
ENABLE => DOUT[132]~reg0.ENA
ENABLE => DOUT[131]~reg0.ENA
ENABLE => DOUT[130]~reg0.ENA
ENABLE => DOUT[129]~reg0.ENA
ENABLE => DOUT[128]~reg0.ENA
ENABLE => DOUT[127]~reg0.ENA
ENABLE => DOUT[126]~reg0.ENA
ENABLE => DOUT[125]~reg0.ENA
ENABLE => DOUT[124]~reg0.ENA
ENABLE => DOUT[123]~reg0.ENA
ENABLE => DOUT[122]~reg0.ENA
ENABLE => DOUT[121]~reg0.ENA
ENABLE => DOUT[120]~reg0.ENA
ENABLE => DOUT[119]~reg0.ENA
ENABLE => DOUT[118]~reg0.ENA
ENABLE => DOUT[117]~reg0.ENA
ENABLE => DOUT[116]~reg0.ENA
ENABLE => DOUT[115]~reg0.ENA
ENABLE => DOUT[114]~reg0.ENA
ENABLE => DOUT[113]~reg0.ENA
ENABLE => DOUT[112]~reg0.ENA
ENABLE => DOUT[111]~reg0.ENA
ENABLE => DOUT[110]~reg0.ENA
ENABLE => DOUT[109]~reg0.ENA
ENABLE => DOUT[108]~reg0.ENA
ENABLE => DOUT[107]~reg0.ENA
ENABLE => DOUT[106]~reg0.ENA
ENABLE => DOUT[105]~reg0.ENA
ENABLE => DOUT[104]~reg0.ENA
ENABLE => DOUT[103]~reg0.ENA
ENABLE => DOUT[102]~reg0.ENA
ENABLE => DOUT[101]~reg0.ENA
ENABLE => DOUT[100]~reg0.ENA
ENABLE => DOUT[99]~reg0.ENA
ENABLE => DOUT[98]~reg0.ENA
ENABLE => DOUT[97]~reg0.ENA
ENABLE => DOUT[96]~reg0.ENA
ENABLE => DOUT[95]~reg0.ENA
ENABLE => DOUT[94]~reg0.ENA
ENABLE => DOUT[93]~reg0.ENA
ENABLE => DOUT[92]~reg0.ENA
ENABLE => DOUT[91]~reg0.ENA
ENABLE => DOUT[90]~reg0.ENA
ENABLE => DOUT[89]~reg0.ENA
ENABLE => DOUT[88]~reg0.ENA
ENABLE => DOUT[87]~reg0.ENA
ENABLE => DOUT[86]~reg0.ENA
ENABLE => DOUT[85]~reg0.ENA
ENABLE => DOUT[84]~reg0.ENA
ENABLE => DOUT[83]~reg0.ENA
ENABLE => DOUT[82]~reg0.ENA
ENABLE => DOUT[81]~reg0.ENA
ENABLE => DOUT[80]~reg0.ENA
ENABLE => DOUT[79]~reg0.ENA
ENABLE => DOUT[78]~reg0.ENA
ENABLE => DOUT[77]~reg0.ENA
ENABLE => DOUT[76]~reg0.ENA
ENABLE => DOUT[75]~reg0.ENA
ENABLE => DOUT[74]~reg0.ENA
ENABLE => DOUT[73]~reg0.ENA
ENABLE => DOUT[72]~reg0.ENA
ENABLE => DOUT[71]~reg0.ENA
ENABLE => DOUT[70]~reg0.ENA
ENABLE => DOUT[69]~reg0.ENA
ENABLE => DOUT[68]~reg0.ENA
ENABLE => DOUT[67]~reg0.ENA
ENABLE => DOUT[66]~reg0.ENA
ENABLE => DOUT[65]~reg0.ENA
ENABLE => DOUT[64]~reg0.ENA
ENABLE => DOUT[63]~reg0.ENA
ENABLE => DOUT[62]~reg0.ENA
ENABLE => DOUT[61]~reg0.ENA
ENABLE => DOUT[60]~reg0.ENA
ENABLE => DOUT[59]~reg0.ENA
ENABLE => DOUT[58]~reg0.ENA
ENABLE => DOUT[57]~reg0.ENA
ENABLE => DOUT[56]~reg0.ENA
ENABLE => DOUT[55]~reg0.ENA
ENABLE => DOUT[54]~reg0.ENA
ENABLE => DOUT[53]~reg0.ENA
ENABLE => DOUT[52]~reg0.ENA
ENABLE => DOUT[51]~reg0.ENA
ENABLE => DOUT[50]~reg0.ENA
ENABLE => DOUT[49]~reg0.ENA
ENABLE => DOUT[48]~reg0.ENA
ENABLE => DOUT[47]~reg0.ENA
ENABLE => DOUT[46]~reg0.ENA
ENABLE => DOUT[45]~reg0.ENA
ENABLE => DOUT[44]~reg0.ENA
ENABLE => DOUT[43]~reg0.ENA
ENABLE => DOUT[42]~reg0.ENA
ENABLE => DOUT[41]~reg0.ENA
ENABLE => DOUT[40]~reg0.ENA
ENABLE => DOUT[39]~reg0.ENA
ENABLE => DOUT[38]~reg0.ENA
ENABLE => DOUT[37]~reg0.ENA
ENABLE => DOUT[36]~reg0.ENA
ENABLE => DOUT[35]~reg0.ENA
ENABLE => DOUT[34]~reg0.ENA
ENABLE => DOUT[33]~reg0.ENA
ENABLE => DOUT[32]~reg0.ENA
ENABLE => DOUT[31]~reg0.ENA
ENABLE => DOUT[30]~reg0.ENA
ENABLE => DOUT[29]~reg0.ENA
ENABLE => DOUT[28]~reg0.ENA
ENABLE => DOUT[27]~reg0.ENA
ENABLE => DOUT[26]~reg0.ENA
ENABLE => DOUT[25]~reg0.ENA
ENABLE => DOUT[24]~reg0.ENA
ENABLE => DOUT[23]~reg0.ENA
ENABLE => DOUT[22]~reg0.ENA
ENABLE => DOUT[21]~reg0.ENA
ENABLE => DOUT[20]~reg0.ENA
ENABLE => DOUT[19]~reg0.ENA
ENABLE => DOUT[18]~reg0.ENA
ENABLE => DOUT[17]~reg0.ENA
ENABLE => DOUT[16]~reg0.ENA
ENABLE => DOUT[15]~reg0.ENA
ENABLE => DOUT[14]~reg0.ENA
ENABLE => DOUT[13]~reg0.ENA
ENABLE => DOUT[12]~reg0.ENA
ENABLE => DOUT[11]~reg0.ENA
ENABLE => DOUT[10]~reg0.ENA
ENABLE => DOUT[9]~reg0.ENA
ENABLE => DOUT[8]~reg0.ENA
ENABLE => DOUT[7]~reg0.ENA
ENABLE => DOUT[6]~reg0.ENA
ENABLE => DOUT[5]~reg0.ENA
ENABLE => DOUT[4]~reg0.ENA
ENABLE => DOUT[3]~reg0.ENA
ENABLE => DOUT[2]~reg0.ENA
ENABLE => DOUT[1]~reg0.ENA
ENABLE => DOUT[0]~reg0.ENA
CLK => DOUT[0]~reg0.CLK
CLK => DOUT[1]~reg0.CLK
CLK => DOUT[2]~reg0.CLK
CLK => DOUT[3]~reg0.CLK
CLK => DOUT[4]~reg0.CLK
CLK => DOUT[5]~reg0.CLK
CLK => DOUT[6]~reg0.CLK
CLK => DOUT[7]~reg0.CLK
CLK => DOUT[8]~reg0.CLK
CLK => DOUT[9]~reg0.CLK
CLK => DOUT[10]~reg0.CLK
CLK => DOUT[11]~reg0.CLK
CLK => DOUT[12]~reg0.CLK
CLK => DOUT[13]~reg0.CLK
CLK => DOUT[14]~reg0.CLK
CLK => DOUT[15]~reg0.CLK
CLK => DOUT[16]~reg0.CLK
CLK => DOUT[17]~reg0.CLK
CLK => DOUT[18]~reg0.CLK
CLK => DOUT[19]~reg0.CLK
CLK => DOUT[20]~reg0.CLK
CLK => DOUT[21]~reg0.CLK
CLK => DOUT[22]~reg0.CLK
CLK => DOUT[23]~reg0.CLK
CLK => DOUT[24]~reg0.CLK
CLK => DOUT[25]~reg0.CLK
CLK => DOUT[26]~reg0.CLK
CLK => DOUT[27]~reg0.CLK
CLK => DOUT[28]~reg0.CLK
CLK => DOUT[29]~reg0.CLK
CLK => DOUT[30]~reg0.CLK
CLK => DOUT[31]~reg0.CLK
CLK => DOUT[32]~reg0.CLK
CLK => DOUT[33]~reg0.CLK
CLK => DOUT[34]~reg0.CLK
CLK => DOUT[35]~reg0.CLK
CLK => DOUT[36]~reg0.CLK
CLK => DOUT[37]~reg0.CLK
CLK => DOUT[38]~reg0.CLK
CLK => DOUT[39]~reg0.CLK
CLK => DOUT[40]~reg0.CLK
CLK => DOUT[41]~reg0.CLK
CLK => DOUT[42]~reg0.CLK
CLK => DOUT[43]~reg0.CLK
CLK => DOUT[44]~reg0.CLK
CLK => DOUT[45]~reg0.CLK
CLK => DOUT[46]~reg0.CLK
CLK => DOUT[47]~reg0.CLK
CLK => DOUT[48]~reg0.CLK
CLK => DOUT[49]~reg0.CLK
CLK => DOUT[50]~reg0.CLK
CLK => DOUT[51]~reg0.CLK
CLK => DOUT[52]~reg0.CLK
CLK => DOUT[53]~reg0.CLK
CLK => DOUT[54]~reg0.CLK
CLK => DOUT[55]~reg0.CLK
CLK => DOUT[56]~reg0.CLK
CLK => DOUT[57]~reg0.CLK
CLK => DOUT[58]~reg0.CLK
CLK => DOUT[59]~reg0.CLK
CLK => DOUT[60]~reg0.CLK
CLK => DOUT[61]~reg0.CLK
CLK => DOUT[62]~reg0.CLK
CLK => DOUT[63]~reg0.CLK
CLK => DOUT[64]~reg0.CLK
CLK => DOUT[65]~reg0.CLK
CLK => DOUT[66]~reg0.CLK
CLK => DOUT[67]~reg0.CLK
CLK => DOUT[68]~reg0.CLK
CLK => DOUT[69]~reg0.CLK
CLK => DOUT[70]~reg0.CLK
CLK => DOUT[71]~reg0.CLK
CLK => DOUT[72]~reg0.CLK
CLK => DOUT[73]~reg0.CLK
CLK => DOUT[74]~reg0.CLK
CLK => DOUT[75]~reg0.CLK
CLK => DOUT[76]~reg0.CLK
CLK => DOUT[77]~reg0.CLK
CLK => DOUT[78]~reg0.CLK
CLK => DOUT[79]~reg0.CLK
CLK => DOUT[80]~reg0.CLK
CLK => DOUT[81]~reg0.CLK
CLK => DOUT[82]~reg0.CLK
CLK => DOUT[83]~reg0.CLK
CLK => DOUT[84]~reg0.CLK
CLK => DOUT[85]~reg0.CLK
CLK => DOUT[86]~reg0.CLK
CLK => DOUT[87]~reg0.CLK
CLK => DOUT[88]~reg0.CLK
CLK => DOUT[89]~reg0.CLK
CLK => DOUT[90]~reg0.CLK
CLK => DOUT[91]~reg0.CLK
CLK => DOUT[92]~reg0.CLK
CLK => DOUT[93]~reg0.CLK
CLK => DOUT[94]~reg0.CLK
CLK => DOUT[95]~reg0.CLK
CLK => DOUT[96]~reg0.CLK
CLK => DOUT[97]~reg0.CLK
CLK => DOUT[98]~reg0.CLK
CLK => DOUT[99]~reg0.CLK
CLK => DOUT[100]~reg0.CLK
CLK => DOUT[101]~reg0.CLK
CLK => DOUT[102]~reg0.CLK
CLK => DOUT[103]~reg0.CLK
CLK => DOUT[104]~reg0.CLK
CLK => DOUT[105]~reg0.CLK
CLK => DOUT[106]~reg0.CLK
CLK => DOUT[107]~reg0.CLK
CLK => DOUT[108]~reg0.CLK
CLK => DOUT[109]~reg0.CLK
CLK => DOUT[110]~reg0.CLK
CLK => DOUT[111]~reg0.CLK
CLK => DOUT[112]~reg0.CLK
CLK => DOUT[113]~reg0.CLK
CLK => DOUT[114]~reg0.CLK
CLK => DOUT[115]~reg0.CLK
CLK => DOUT[116]~reg0.CLK
CLK => DOUT[117]~reg0.CLK
CLK => DOUT[118]~reg0.CLK
CLK => DOUT[119]~reg0.CLK
CLK => DOUT[120]~reg0.CLK
CLK => DOUT[121]~reg0.CLK
CLK => DOUT[122]~reg0.CLK
CLK => DOUT[123]~reg0.CLK
CLK => DOUT[124]~reg0.CLK
CLK => DOUT[125]~reg0.CLK
CLK => DOUT[126]~reg0.CLK
CLK => DOUT[127]~reg0.CLK
CLK => DOUT[128]~reg0.CLK
CLK => DOUT[129]~reg0.CLK
CLK => DOUT[130]~reg0.CLK
CLK => DOUT[131]~reg0.CLK
CLK => DOUT[132]~reg0.CLK
CLK => DOUT[133]~reg0.CLK
CLK => DOUT[134]~reg0.CLK
CLK => DOUT[135]~reg0.CLK
CLK => DOUT[136]~reg0.CLK
CLK => DOUT[137]~reg0.CLK
CLK => DOUT[138]~reg0.CLK
CLK => DOUT[139]~reg0.CLK
CLK => DOUT[140]~reg0.CLK
CLK => DOUT[141]~reg0.CLK
CLK => DOUT[142]~reg0.CLK
CLK => DOUT[143]~reg0.CLK
CLK => DOUT[144]~reg0.CLK
CLK => DOUT[145]~reg0.CLK
CLK => DOUT[146]~reg0.CLK
CLK => DOUT[147]~reg0.CLK
CLK => DOUT[148]~reg0.CLK
CLK => DOUT[149]~reg0.CLK
CLK => DOUT[150]~reg0.CLK
CLK => DOUT[151]~reg0.CLK
CLK => DOUT[152]~reg0.CLK
CLK => DOUT[153]~reg0.CLK
CLK => DOUT[154]~reg0.CLK
CLK => DOUT[155]~reg0.CLK
CLK => DOUT[156]~reg0.CLK
CLK => DOUT[157]~reg0.CLK
CLK => DOUT[158]~reg0.CLK
CLK => DOUT[159]~reg0.CLK
CLK => DOUT[160]~reg0.CLK
CLK => DOUT[161]~reg0.CLK
CLK => DOUT[162]~reg0.CLK
CLK => DOUT[163]~reg0.CLK
CLK => DOUT[164]~reg0.CLK
CLK => DOUT[165]~reg0.CLK
CLK => DOUT[166]~reg0.CLK
CLK => DOUT[167]~reg0.CLK
CLK => DOUT[168]~reg0.CLK
CLK => DOUT[169]~reg0.CLK
CLK => DOUT[170]~reg0.CLK
CLK => DOUT[171]~reg0.CLK
CLK => DOUT[172]~reg0.CLK
RST => DOUT[0]~reg0.ACLR
RST => DOUT[1]~reg0.ACLR
RST => DOUT[2]~reg0.ACLR
RST => DOUT[3]~reg0.ACLR
RST => DOUT[4]~reg0.ACLR
RST => DOUT[5]~reg0.ACLR
RST => DOUT[6]~reg0.ACLR
RST => DOUT[7]~reg0.ACLR
RST => DOUT[8]~reg0.ACLR
RST => DOUT[9]~reg0.ACLR
RST => DOUT[10]~reg0.ACLR
RST => DOUT[11]~reg0.ACLR
RST => DOUT[12]~reg0.ACLR
RST => DOUT[13]~reg0.ACLR
RST => DOUT[14]~reg0.ACLR
RST => DOUT[15]~reg0.ACLR
RST => DOUT[16]~reg0.ACLR
RST => DOUT[17]~reg0.ACLR
RST => DOUT[18]~reg0.ACLR
RST => DOUT[19]~reg0.ACLR
RST => DOUT[20]~reg0.ACLR
RST => DOUT[21]~reg0.ACLR
RST => DOUT[22]~reg0.ACLR
RST => DOUT[23]~reg0.ACLR
RST => DOUT[24]~reg0.ACLR
RST => DOUT[25]~reg0.ACLR
RST => DOUT[26]~reg0.ACLR
RST => DOUT[27]~reg0.ACLR
RST => DOUT[28]~reg0.ACLR
RST => DOUT[29]~reg0.ACLR
RST => DOUT[30]~reg0.ACLR
RST => DOUT[31]~reg0.ACLR
RST => DOUT[32]~reg0.ACLR
RST => DOUT[33]~reg0.ACLR
RST => DOUT[34]~reg0.ACLR
RST => DOUT[35]~reg0.ACLR
RST => DOUT[36]~reg0.ACLR
RST => DOUT[37]~reg0.ACLR
RST => DOUT[38]~reg0.ACLR
RST => DOUT[39]~reg0.ACLR
RST => DOUT[40]~reg0.ACLR
RST => DOUT[41]~reg0.ACLR
RST => DOUT[42]~reg0.ACLR
RST => DOUT[43]~reg0.ACLR
RST => DOUT[44]~reg0.ACLR
RST => DOUT[45]~reg0.ACLR
RST => DOUT[46]~reg0.ACLR
RST => DOUT[47]~reg0.ACLR
RST => DOUT[48]~reg0.ACLR
RST => DOUT[49]~reg0.ACLR
RST => DOUT[50]~reg0.ACLR
RST => DOUT[51]~reg0.ACLR
RST => DOUT[52]~reg0.ACLR
RST => DOUT[53]~reg0.ACLR
RST => DOUT[54]~reg0.ACLR
RST => DOUT[55]~reg0.ACLR
RST => DOUT[56]~reg0.ACLR
RST => DOUT[57]~reg0.ACLR
RST => DOUT[58]~reg0.ACLR
RST => DOUT[59]~reg0.ACLR
RST => DOUT[60]~reg0.ACLR
RST => DOUT[61]~reg0.ACLR
RST => DOUT[62]~reg0.ACLR
RST => DOUT[63]~reg0.ACLR
RST => DOUT[64]~reg0.ACLR
RST => DOUT[65]~reg0.ACLR
RST => DOUT[66]~reg0.ACLR
RST => DOUT[67]~reg0.ACLR
RST => DOUT[68]~reg0.ACLR
RST => DOUT[69]~reg0.ACLR
RST => DOUT[70]~reg0.ACLR
RST => DOUT[71]~reg0.ACLR
RST => DOUT[72]~reg0.ACLR
RST => DOUT[73]~reg0.ACLR
RST => DOUT[74]~reg0.ACLR
RST => DOUT[75]~reg0.ACLR
RST => DOUT[76]~reg0.ACLR
RST => DOUT[77]~reg0.ACLR
RST => DOUT[78]~reg0.ACLR
RST => DOUT[79]~reg0.ACLR
RST => DOUT[80]~reg0.ACLR
RST => DOUT[81]~reg0.ACLR
RST => DOUT[82]~reg0.ACLR
RST => DOUT[83]~reg0.ACLR
RST => DOUT[84]~reg0.ACLR
RST => DOUT[85]~reg0.ACLR
RST => DOUT[86]~reg0.ACLR
RST => DOUT[87]~reg0.ACLR
RST => DOUT[88]~reg0.ACLR
RST => DOUT[89]~reg0.ACLR
RST => DOUT[90]~reg0.ACLR
RST => DOUT[91]~reg0.ACLR
RST => DOUT[92]~reg0.ACLR
RST => DOUT[93]~reg0.ACLR
RST => DOUT[94]~reg0.ACLR
RST => DOUT[95]~reg0.ACLR
RST => DOUT[96]~reg0.ACLR
RST => DOUT[97]~reg0.ACLR
RST => DOUT[98]~reg0.ACLR
RST => DOUT[99]~reg0.ACLR
RST => DOUT[100]~reg0.ACLR
RST => DOUT[101]~reg0.ACLR
RST => DOUT[102]~reg0.ACLR
RST => DOUT[103]~reg0.ACLR
RST => DOUT[104]~reg0.ACLR
RST => DOUT[105]~reg0.ACLR
RST => DOUT[106]~reg0.ACLR
RST => DOUT[107]~reg0.ACLR
RST => DOUT[108]~reg0.ACLR
RST => DOUT[109]~reg0.ACLR
RST => DOUT[110]~reg0.ACLR
RST => DOUT[111]~reg0.ACLR
RST => DOUT[112]~reg0.ACLR
RST => DOUT[113]~reg0.ACLR
RST => DOUT[114]~reg0.ACLR
RST => DOUT[115]~reg0.ACLR
RST => DOUT[116]~reg0.ACLR
RST => DOUT[117]~reg0.ACLR
RST => DOUT[118]~reg0.ACLR
RST => DOUT[119]~reg0.ACLR
RST => DOUT[120]~reg0.ACLR
RST => DOUT[121]~reg0.ACLR
RST => DOUT[122]~reg0.ACLR
RST => DOUT[123]~reg0.ACLR
RST => DOUT[124]~reg0.ACLR
RST => DOUT[125]~reg0.ACLR
RST => DOUT[126]~reg0.ACLR
RST => DOUT[127]~reg0.ACLR
RST => DOUT[128]~reg0.ACLR
RST => DOUT[129]~reg0.ACLR
RST => DOUT[130]~reg0.ACLR
RST => DOUT[131]~reg0.ACLR
RST => DOUT[132]~reg0.ACLR
RST => DOUT[133]~reg0.ACLR
RST => DOUT[134]~reg0.ACLR
RST => DOUT[135]~reg0.ACLR
RST => DOUT[136]~reg0.ACLR
RST => DOUT[137]~reg0.ACLR
RST => DOUT[138]~reg0.ACLR
RST => DOUT[139]~reg0.ACLR
RST => DOUT[140]~reg0.ACLR
RST => DOUT[141]~reg0.ACLR
RST => DOUT[142]~reg0.ACLR
RST => DOUT[143]~reg0.ACLR
RST => DOUT[144]~reg0.ACLR
RST => DOUT[145]~reg0.ACLR
RST => DOUT[146]~reg0.ACLR
RST => DOUT[147]~reg0.ACLR
RST => DOUT[148]~reg0.ACLR
RST => DOUT[149]~reg0.ACLR
RST => DOUT[150]~reg0.ACLR
RST => DOUT[151]~reg0.ACLR
RST => DOUT[152]~reg0.ACLR
RST => DOUT[153]~reg0.ACLR
RST => DOUT[154]~reg0.ACLR
RST => DOUT[155]~reg0.ACLR
RST => DOUT[156]~reg0.ACLR
RST => DOUT[157]~reg0.ACLR
RST => DOUT[158]~reg0.ACLR
RST => DOUT[159]~reg0.ACLR
RST => DOUT[160]~reg0.ACLR
RST => DOUT[161]~reg0.ACLR
RST => DOUT[162]~reg0.ACLR
RST => DOUT[163]~reg0.ACLR
RST => DOUT[164]~reg0.ACLR
RST => DOUT[165]~reg0.ACLR
RST => DOUT[166]~reg0.ACLR
RST => DOUT[167]~reg0.ACLR
RST => DOUT[168]~reg0.ACLR
RST => DOUT[169]~reg0.ACLR
RST => DOUT[170]~reg0.ACLR
RST => DOUT[171]~reg0.ACLR
RST => DOUT[172]~reg0.ACLR


|MIPSExpo|MEM_ACCESS:MEM
CLK => rammips:RAM.clk
CLK => divisorgenerico:BaseDeTempoUmSegundo.clk
CLK => registradorgenerico:REG_LIN_VGA.CLK
CLK => registradorgenerico:REG_COL_VGA.CLK
CLK => registradorgenerico:REG_DATA_VGA.CLK
CLK => drivervga:driverVGA.CLOCK_50
PC_MEM_IN[0] => PC_MEM_OUT[0].DATAIN
PC_MEM_IN[1] => PC_MEM_OUT[1].DATAIN
PC_MEM_IN[2] => PC_MEM_OUT[2].DATAIN
PC_MEM_IN[3] => PC_MEM_OUT[3].DATAIN
PC_MEM_IN[4] => PC_MEM_OUT[4].DATAIN
PC_MEM_IN[5] => PC_MEM_OUT[5].DATAIN
PC_MEM_IN[6] => PC_MEM_OUT[6].DATAIN
PC_MEM_IN[7] => PC_MEM_OUT[7].DATAIN
PC_MEM_IN[8] => PC_MEM_OUT[8].DATAIN
PC_MEM_IN[9] => PC_MEM_OUT[9].DATAIN
PC_MEM_IN[10] => PC_MEM_OUT[10].DATAIN
PC_MEM_IN[11] => PC_MEM_OUT[11].DATAIN
PC_MEM_IN[12] => PC_MEM_OUT[12].DATAIN
PC_MEM_IN[13] => PC_MEM_OUT[13].DATAIN
PC_MEM_IN[14] => PC_MEM_OUT[14].DATAIN
PC_MEM_IN[15] => PC_MEM_OUT[15].DATAIN
PC_MEM_IN[16] => PC_MEM_OUT[16].DATAIN
PC_MEM_IN[17] => PC_MEM_OUT[17].DATAIN
PC_MEM_IN[18] => PC_MEM_OUT[18].DATAIN
PC_MEM_IN[19] => PC_MEM_OUT[19].DATAIN
PC_MEM_IN[20] => PC_MEM_OUT[20].DATAIN
PC_MEM_IN[21] => PC_MEM_OUT[21].DATAIN
PC_MEM_IN[22] => PC_MEM_OUT[22].DATAIN
PC_MEM_IN[23] => PC_MEM_OUT[23].DATAIN
PC_MEM_IN[24] => PC_MEM_OUT[24].DATAIN
PC_MEM_IN[25] => PC_MEM_OUT[25].DATAIN
PC_MEM_IN[26] => PC_MEM_OUT[26].DATAIN
PC_MEM_IN[27] => PC_MEM_OUT[27].DATAIN
PC_MEM_IN[28] => PC_MEM_OUT[28].DATAIN
PC_MEM_IN[29] => PC_MEM_OUT[29].DATAIN
PC_MEM_IN[30] => PC_MEM_OUT[30].DATAIN
PC_MEM_IN[31] => PC_MEM_OUT[31].DATAIN
Data_Rt[0] => rammips:RAM.Dado_in[0]
Data_Rt[0] => registradorgenerico:REG_LIN_VGA.DIN[0]
Data_Rt[0] => registradorgenerico:REG_COL_VGA.DIN[0]
Data_Rt[0] => registradorgenerico:REG_DATA_VGA.DIN[0]
Data_Rt[1] => rammips:RAM.Dado_in[1]
Data_Rt[1] => registradorgenerico:REG_LIN_VGA.DIN[1]
Data_Rt[1] => registradorgenerico:REG_COL_VGA.DIN[1]
Data_Rt[1] => registradorgenerico:REG_DATA_VGA.DIN[1]
Data_Rt[2] => rammips:RAM.Dado_in[2]
Data_Rt[2] => registradorgenerico:REG_LIN_VGA.DIN[2]
Data_Rt[2] => registradorgenerico:REG_COL_VGA.DIN[2]
Data_Rt[2] => registradorgenerico:REG_DATA_VGA.DIN[2]
Data_Rt[3] => rammips:RAM.Dado_in[3]
Data_Rt[3] => registradorgenerico:REG_LIN_VGA.DIN[3]
Data_Rt[3] => registradorgenerico:REG_COL_VGA.DIN[3]
Data_Rt[3] => registradorgenerico:REG_DATA_VGA.DIN[3]
Data_Rt[4] => rammips:RAM.Dado_in[4]
Data_Rt[4] => registradorgenerico:REG_LIN_VGA.DIN[4]
Data_Rt[4] => registradorgenerico:REG_COL_VGA.DIN[4]
Data_Rt[4] => registradorgenerico:REG_DATA_VGA.DIN[4]
Data_Rt[5] => rammips:RAM.Dado_in[5]
Data_Rt[5] => registradorgenerico:REG_LIN_VGA.DIN[5]
Data_Rt[5] => registradorgenerico:REG_COL_VGA.DIN[5]
Data_Rt[5] => registradorgenerico:REG_DATA_VGA.DIN[5]
Data_Rt[6] => rammips:RAM.Dado_in[6]
Data_Rt[6] => registradorgenerico:REG_LIN_VGA.DIN[6]
Data_Rt[6] => registradorgenerico:REG_COL_VGA.DIN[6]
Data_Rt[6] => registradorgenerico:REG_DATA_VGA.DIN[6]
Data_Rt[7] => rammips:RAM.Dado_in[7]
Data_Rt[7] => registradorgenerico:REG_LIN_VGA.DIN[7]
Data_Rt[7] => registradorgenerico:REG_COL_VGA.DIN[7]
Data_Rt[7] => registradorgenerico:REG_DATA_VGA.DIN[7]
Data_Rt[8] => rammips:RAM.Dado_in[8]
Data_Rt[9] => rammips:RAM.Dado_in[9]
Data_Rt[10] => rammips:RAM.Dado_in[10]
Data_Rt[11] => rammips:RAM.Dado_in[11]
Data_Rt[12] => rammips:RAM.Dado_in[12]
Data_Rt[13] => rammips:RAM.Dado_in[13]
Data_Rt[14] => rammips:RAM.Dado_in[14]
Data_Rt[15] => rammips:RAM.Dado_in[15]
Data_Rt[16] => rammips:RAM.Dado_in[16]
Data_Rt[17] => rammips:RAM.Dado_in[17]
Data_Rt[18] => rammips:RAM.Dado_in[18]
Data_Rt[19] => rammips:RAM.Dado_in[19]
Data_Rt[20] => rammips:RAM.Dado_in[20]
Data_Rt[21] => rammips:RAM.Dado_in[21]
Data_Rt[22] => rammips:RAM.Dado_in[22]
Data_Rt[23] => rammips:RAM.Dado_in[23]
Data_Rt[24] => rammips:RAM.Dado_in[24]
Data_Rt[25] => rammips:RAM.Dado_in[25]
Data_Rt[26] => rammips:RAM.Dado_in[26]
Data_Rt[27] => rammips:RAM.Dado_in[27]
Data_Rt[28] => rammips:RAM.Dado_in[28]
Data_Rt[29] => rammips:RAM.Dado_in[29]
Data_Rt[30] => rammips:RAM.Dado_in[30]
Data_Rt[31] => rammips:RAM.Dado_in[31]
Data_ULA_IN[0] => rammips:RAM.Endereco[0]
Data_ULA_IN[0] => Data_ULA_OUT[0].DATAIN
Data_ULA_IN[0] => Equal1.IN31
Data_ULA_IN[0] => Equal2.IN30
Data_ULA_IN[0] => Equal3.IN30
Data_ULA_IN[0] => Equal4.IN31
Data_ULA_IN[0] => Equal5.IN29
Data_ULA_IN[0] => Equal6.IN31
Data_ULA_IN[1] => rammips:RAM.Endereco[1]
Data_ULA_IN[1] => Data_ULA_OUT[1].DATAIN
Data_ULA_IN[1] => Equal1.IN30
Data_ULA_IN[1] => Equal2.IN29
Data_ULA_IN[1] => Equal3.IN29
Data_ULA_IN[1] => Equal4.IN29
Data_ULA_IN[1] => Equal5.IN31
Data_ULA_IN[1] => Equal6.IN30
Data_ULA_IN[2] => rammips:RAM.Endereco[2]
Data_ULA_IN[2] => Data_ULA_OUT[2].DATAIN
Data_ULA_IN[2] => Equal1.IN29
Data_ULA_IN[2] => Equal2.IN28
Data_ULA_IN[2] => Equal3.IN28
Data_ULA_IN[2] => Equal4.IN28
Data_ULA_IN[2] => Equal5.IN28
Data_ULA_IN[2] => Equal6.IN28
Data_ULA_IN[3] => rammips:RAM.Endereco[3]
Data_ULA_IN[3] => Data_ULA_OUT[3].DATAIN
Data_ULA_IN[3] => Equal1.IN28
Data_ULA_IN[3] => Equal2.IN27
Data_ULA_IN[3] => Equal3.IN27
Data_ULA_IN[3] => Equal4.IN27
Data_ULA_IN[3] => Equal5.IN27
Data_ULA_IN[3] => Equal6.IN27
Data_ULA_IN[4] => rammips:RAM.Endereco[4]
Data_ULA_IN[4] => Data_ULA_OUT[4].DATAIN
Data_ULA_IN[4] => Equal1.IN27
Data_ULA_IN[4] => Equal2.IN26
Data_ULA_IN[4] => Equal3.IN26
Data_ULA_IN[4] => Equal4.IN26
Data_ULA_IN[4] => Equal5.IN26
Data_ULA_IN[4] => Equal6.IN26
Data_ULA_IN[5] => rammips:RAM.Endereco[5]
Data_ULA_IN[5] => Data_ULA_OUT[5].DATAIN
Data_ULA_IN[5] => Equal1.IN26
Data_ULA_IN[5] => Equal2.IN25
Data_ULA_IN[5] => Equal3.IN25
Data_ULA_IN[5] => Equal4.IN25
Data_ULA_IN[5] => Equal5.IN25
Data_ULA_IN[5] => Equal6.IN25
Data_ULA_IN[6] => rammips:RAM.Endereco[6]
Data_ULA_IN[6] => Data_ULA_OUT[6].DATAIN
Data_ULA_IN[6] => Equal0.IN25
Data_ULA_IN[6] => Equal1.IN25
Data_ULA_IN[6] => Equal2.IN24
Data_ULA_IN[6] => Equal3.IN24
Data_ULA_IN[6] => Equal4.IN24
Data_ULA_IN[6] => Equal5.IN24
Data_ULA_IN[6] => Equal6.IN24
Data_ULA_IN[7] => rammips:RAM.Endereco[7]
Data_ULA_IN[7] => Data_ULA_OUT[7].DATAIN
Data_ULA_IN[7] => Equal0.IN24
Data_ULA_IN[7] => Equal1.IN24
Data_ULA_IN[7] => Equal2.IN23
Data_ULA_IN[7] => Equal3.IN31
Data_ULA_IN[7] => Equal4.IN30
Data_ULA_IN[7] => Equal5.IN30
Data_ULA_IN[7] => Equal6.IN29
Data_ULA_IN[8] => rammips:RAM.Endereco[8]
Data_ULA_IN[8] => Data_ULA_OUT[8].DATAIN
Data_ULA_IN[8] => Equal0.IN23
Data_ULA_IN[8] => Equal1.IN23
Data_ULA_IN[8] => Equal2.IN22
Data_ULA_IN[8] => Equal3.IN23
Data_ULA_IN[8] => Equal4.IN23
Data_ULA_IN[8] => Equal5.IN23
Data_ULA_IN[8] => Equal6.IN23
Data_ULA_IN[9] => rammips:RAM.Endereco[9]
Data_ULA_IN[9] => Data_ULA_OUT[9].DATAIN
Data_ULA_IN[9] => Equal0.IN22
Data_ULA_IN[9] => Equal1.IN22
Data_ULA_IN[9] => Equal2.IN31
Data_ULA_IN[9] => Equal3.IN22
Data_ULA_IN[9] => Equal4.IN22
Data_ULA_IN[9] => Equal5.IN22
Data_ULA_IN[9] => Equal6.IN22
Data_ULA_IN[10] => rammips:RAM.Endereco[10]
Data_ULA_IN[10] => Data_ULA_OUT[10].DATAIN
Data_ULA_IN[10] => Equal0.IN21
Data_ULA_IN[10] => Equal1.IN21
Data_ULA_IN[10] => Equal2.IN21
Data_ULA_IN[10] => Equal3.IN21
Data_ULA_IN[10] => Equal4.IN21
Data_ULA_IN[10] => Equal5.IN21
Data_ULA_IN[10] => Equal6.IN21
Data_ULA_IN[11] => rammips:RAM.Endereco[11]
Data_ULA_IN[11] => Data_ULA_OUT[11].DATAIN
Data_ULA_IN[11] => Equal0.IN20
Data_ULA_IN[11] => Equal1.IN20
Data_ULA_IN[11] => Equal2.IN20
Data_ULA_IN[11] => Equal3.IN20
Data_ULA_IN[11] => Equal4.IN20
Data_ULA_IN[11] => Equal5.IN20
Data_ULA_IN[11] => Equal6.IN20
Data_ULA_IN[12] => rammips:RAM.Endereco[12]
Data_ULA_IN[12] => Data_ULA_OUT[12].DATAIN
Data_ULA_IN[12] => Equal0.IN19
Data_ULA_IN[12] => Equal1.IN19
Data_ULA_IN[12] => Equal2.IN19
Data_ULA_IN[12] => Equal3.IN19
Data_ULA_IN[12] => Equal4.IN19
Data_ULA_IN[12] => Equal5.IN19
Data_ULA_IN[12] => Equal6.IN19
Data_ULA_IN[13] => rammips:RAM.Endereco[13]
Data_ULA_IN[13] => Data_ULA_OUT[13].DATAIN
Data_ULA_IN[13] => Equal0.IN18
Data_ULA_IN[13] => Equal1.IN18
Data_ULA_IN[13] => Equal2.IN18
Data_ULA_IN[13] => Equal3.IN18
Data_ULA_IN[13] => Equal4.IN18
Data_ULA_IN[13] => Equal5.IN18
Data_ULA_IN[13] => Equal6.IN18
Data_ULA_IN[14] => rammips:RAM.Endereco[14]
Data_ULA_IN[14] => Data_ULA_OUT[14].DATAIN
Data_ULA_IN[14] => Equal0.IN17
Data_ULA_IN[14] => Equal1.IN17
Data_ULA_IN[14] => Equal2.IN17
Data_ULA_IN[14] => Equal3.IN17
Data_ULA_IN[14] => Equal4.IN17
Data_ULA_IN[14] => Equal5.IN17
Data_ULA_IN[14] => Equal6.IN17
Data_ULA_IN[15] => rammips:RAM.Endereco[15]
Data_ULA_IN[15] => Data_ULA_OUT[15].DATAIN
Data_ULA_IN[15] => Equal0.IN16
Data_ULA_IN[15] => Equal1.IN16
Data_ULA_IN[15] => Equal2.IN16
Data_ULA_IN[15] => Equal3.IN16
Data_ULA_IN[15] => Equal4.IN16
Data_ULA_IN[15] => Equal5.IN16
Data_ULA_IN[15] => Equal6.IN16
Data_ULA_IN[16] => rammips:RAM.Endereco[16]
Data_ULA_IN[16] => Data_ULA_OUT[16].DATAIN
Data_ULA_IN[16] => Equal0.IN15
Data_ULA_IN[16] => Equal1.IN15
Data_ULA_IN[16] => Equal2.IN15
Data_ULA_IN[16] => Equal3.IN15
Data_ULA_IN[16] => Equal4.IN15
Data_ULA_IN[16] => Equal5.IN15
Data_ULA_IN[16] => Equal6.IN15
Data_ULA_IN[17] => rammips:RAM.Endereco[17]
Data_ULA_IN[17] => Data_ULA_OUT[17].DATAIN
Data_ULA_IN[17] => Equal0.IN14
Data_ULA_IN[17] => Equal1.IN14
Data_ULA_IN[17] => Equal2.IN14
Data_ULA_IN[17] => Equal3.IN14
Data_ULA_IN[17] => Equal4.IN14
Data_ULA_IN[17] => Equal5.IN14
Data_ULA_IN[17] => Equal6.IN14
Data_ULA_IN[18] => rammips:RAM.Endereco[18]
Data_ULA_IN[18] => Data_ULA_OUT[18].DATAIN
Data_ULA_IN[18] => Equal0.IN13
Data_ULA_IN[18] => Equal1.IN13
Data_ULA_IN[18] => Equal2.IN13
Data_ULA_IN[18] => Equal3.IN13
Data_ULA_IN[18] => Equal4.IN13
Data_ULA_IN[18] => Equal5.IN13
Data_ULA_IN[18] => Equal6.IN13
Data_ULA_IN[19] => rammips:RAM.Endereco[19]
Data_ULA_IN[19] => Data_ULA_OUT[19].DATAIN
Data_ULA_IN[19] => Equal0.IN12
Data_ULA_IN[19] => Equal1.IN12
Data_ULA_IN[19] => Equal2.IN12
Data_ULA_IN[19] => Equal3.IN12
Data_ULA_IN[19] => Equal4.IN12
Data_ULA_IN[19] => Equal5.IN12
Data_ULA_IN[19] => Equal6.IN12
Data_ULA_IN[20] => rammips:RAM.Endereco[20]
Data_ULA_IN[20] => Data_ULA_OUT[20].DATAIN
Data_ULA_IN[20] => Equal0.IN11
Data_ULA_IN[20] => Equal1.IN11
Data_ULA_IN[20] => Equal2.IN11
Data_ULA_IN[20] => Equal3.IN11
Data_ULA_IN[20] => Equal4.IN11
Data_ULA_IN[20] => Equal5.IN11
Data_ULA_IN[20] => Equal6.IN11
Data_ULA_IN[21] => rammips:RAM.Endereco[21]
Data_ULA_IN[21] => Data_ULA_OUT[21].DATAIN
Data_ULA_IN[21] => Equal0.IN10
Data_ULA_IN[21] => Equal1.IN10
Data_ULA_IN[21] => Equal2.IN10
Data_ULA_IN[21] => Equal3.IN10
Data_ULA_IN[21] => Equal4.IN10
Data_ULA_IN[21] => Equal5.IN10
Data_ULA_IN[21] => Equal6.IN10
Data_ULA_IN[22] => rammips:RAM.Endereco[22]
Data_ULA_IN[22] => Data_ULA_OUT[22].DATAIN
Data_ULA_IN[22] => Equal0.IN9
Data_ULA_IN[22] => Equal1.IN9
Data_ULA_IN[22] => Equal2.IN9
Data_ULA_IN[22] => Equal3.IN9
Data_ULA_IN[22] => Equal4.IN9
Data_ULA_IN[22] => Equal5.IN9
Data_ULA_IN[22] => Equal6.IN9
Data_ULA_IN[23] => rammips:RAM.Endereco[23]
Data_ULA_IN[23] => Data_ULA_OUT[23].DATAIN
Data_ULA_IN[23] => Equal0.IN8
Data_ULA_IN[23] => Equal1.IN8
Data_ULA_IN[23] => Equal2.IN8
Data_ULA_IN[23] => Equal3.IN8
Data_ULA_IN[23] => Equal4.IN8
Data_ULA_IN[23] => Equal5.IN8
Data_ULA_IN[23] => Equal6.IN8
Data_ULA_IN[24] => rammips:RAM.Endereco[24]
Data_ULA_IN[24] => Data_ULA_OUT[24].DATAIN
Data_ULA_IN[24] => Equal0.IN7
Data_ULA_IN[24] => Equal1.IN7
Data_ULA_IN[24] => Equal2.IN7
Data_ULA_IN[24] => Equal3.IN7
Data_ULA_IN[24] => Equal4.IN7
Data_ULA_IN[24] => Equal5.IN7
Data_ULA_IN[24] => Equal6.IN7
Data_ULA_IN[25] => rammips:RAM.Endereco[25]
Data_ULA_IN[25] => Data_ULA_OUT[25].DATAIN
Data_ULA_IN[25] => Equal0.IN6
Data_ULA_IN[25] => Equal1.IN6
Data_ULA_IN[25] => Equal2.IN6
Data_ULA_IN[25] => Equal3.IN6
Data_ULA_IN[25] => Equal4.IN6
Data_ULA_IN[25] => Equal5.IN6
Data_ULA_IN[25] => Equal6.IN6
Data_ULA_IN[26] => rammips:RAM.Endereco[26]
Data_ULA_IN[26] => Data_ULA_OUT[26].DATAIN
Data_ULA_IN[26] => Equal0.IN5
Data_ULA_IN[26] => Equal1.IN5
Data_ULA_IN[26] => Equal2.IN5
Data_ULA_IN[26] => Equal3.IN5
Data_ULA_IN[26] => Equal4.IN5
Data_ULA_IN[26] => Equal5.IN5
Data_ULA_IN[26] => Equal6.IN5
Data_ULA_IN[27] => rammips:RAM.Endereco[27]
Data_ULA_IN[27] => Data_ULA_OUT[27].DATAIN
Data_ULA_IN[27] => Equal0.IN4
Data_ULA_IN[27] => Equal1.IN4
Data_ULA_IN[27] => Equal2.IN4
Data_ULA_IN[27] => Equal3.IN4
Data_ULA_IN[27] => Equal4.IN4
Data_ULA_IN[27] => Equal5.IN4
Data_ULA_IN[27] => Equal6.IN4
Data_ULA_IN[28] => rammips:RAM.Endereco[28]
Data_ULA_IN[28] => Data_ULA_OUT[28].DATAIN
Data_ULA_IN[28] => Equal0.IN3
Data_ULA_IN[28] => Equal1.IN3
Data_ULA_IN[28] => Equal2.IN3
Data_ULA_IN[28] => Equal3.IN3
Data_ULA_IN[28] => Equal4.IN3
Data_ULA_IN[28] => Equal5.IN3
Data_ULA_IN[28] => Equal6.IN3
Data_ULA_IN[29] => rammips:RAM.Endereco[29]
Data_ULA_IN[29] => Data_ULA_OUT[29].DATAIN
Data_ULA_IN[29] => Equal0.IN2
Data_ULA_IN[29] => Equal1.IN2
Data_ULA_IN[29] => Equal2.IN2
Data_ULA_IN[29] => Equal3.IN2
Data_ULA_IN[29] => Equal4.IN2
Data_ULA_IN[29] => Equal5.IN2
Data_ULA_IN[29] => Equal6.IN2
Data_ULA_IN[30] => rammips:RAM.Endereco[30]
Data_ULA_IN[30] => Data_ULA_OUT[30].DATAIN
Data_ULA_IN[30] => Equal0.IN1
Data_ULA_IN[30] => Equal1.IN1
Data_ULA_IN[30] => Equal2.IN1
Data_ULA_IN[30] => Equal3.IN1
Data_ULA_IN[30] => Equal4.IN1
Data_ULA_IN[30] => Equal5.IN1
Data_ULA_IN[30] => Equal6.IN1
Data_ULA_IN[31] => rammips:RAM.Endereco[31]
Data_ULA_IN[31] => Data_ULA_OUT[31].DATAIN
Data_ULA_IN[31] => Equal0.IN0
Data_ULA_IN[31] => Equal1.IN0
Data_ULA_IN[31] => Equal2.IN0
Data_ULA_IN[31] => Equal3.IN0
Data_ULA_IN[31] => Equal4.IN0
Data_ULA_IN[31] => Equal5.IN0
Data_ULA_IN[31] => Equal6.IN0
MUX_BEQ_BNE_OUT => Sel_MUX_PC_BEQ.IN1
Imediato_LUI_IN[0] => Imediato_LUI_OUT[0].DATAIN
Imediato_LUI_IN[1] => Imediato_LUI_OUT[1].DATAIN
Imediato_LUI_IN[2] => Imediato_LUI_OUT[2].DATAIN
Imediato_LUI_IN[3] => Imediato_LUI_OUT[3].DATAIN
Imediato_LUI_IN[4] => Imediato_LUI_OUT[4].DATAIN
Imediato_LUI_IN[5] => Imediato_LUI_OUT[5].DATAIN
Imediato_LUI_IN[6] => Imediato_LUI_OUT[6].DATAIN
Imediato_LUI_IN[7] => Imediato_LUI_OUT[7].DATAIN
Imediato_LUI_IN[8] => Imediato_LUI_OUT[8].DATAIN
Imediato_LUI_IN[9] => Imediato_LUI_OUT[9].DATAIN
Imediato_LUI_IN[10] => Imediato_LUI_OUT[10].DATAIN
Imediato_LUI_IN[11] => Imediato_LUI_OUT[11].DATAIN
Imediato_LUI_IN[12] => Imediato_LUI_OUT[12].DATAIN
Imediato_LUI_IN[13] => Imediato_LUI_OUT[13].DATAIN
Imediato_LUI_IN[14] => Imediato_LUI_OUT[14].DATAIN
Imediato_LUI_IN[15] => Imediato_LUI_OUT[15].DATAIN
Imediato_LUI_IN[16] => Imediato_LUI_OUT[16].DATAIN
Imediato_LUI_IN[17] => Imediato_LUI_OUT[17].DATAIN
Imediato_LUI_IN[18] => Imediato_LUI_OUT[18].DATAIN
Imediato_LUI_IN[19] => Imediato_LUI_OUT[19].DATAIN
Imediato_LUI_IN[20] => Imediato_LUI_OUT[20].DATAIN
Imediato_LUI_IN[21] => Imediato_LUI_OUT[21].DATAIN
Imediato_LUI_IN[22] => Imediato_LUI_OUT[22].DATAIN
Imediato_LUI_IN[23] => Imediato_LUI_OUT[23].DATAIN
Imediato_LUI_IN[24] => Imediato_LUI_OUT[24].DATAIN
Imediato_LUI_IN[25] => Imediato_LUI_OUT[25].DATAIN
Imediato_LUI_IN[26] => Imediato_LUI_OUT[26].DATAIN
Imediato_LUI_IN[27] => Imediato_LUI_OUT[27].DATAIN
Imediato_LUI_IN[28] => Imediato_LUI_OUT[28].DATAIN
Imediato_LUI_IN[29] => Imediato_LUI_OUT[29].DATAIN
Imediato_LUI_IN[30] => Imediato_LUI_OUT[30].DATAIN
Imediato_LUI_IN[31] => Imediato_LUI_OUT[31].DATAIN
Addr_Rd_IN[0] => Addr_Rd_OUT[0].DATAIN
Addr_Rd_IN[1] => Addr_Rd_OUT[1].DATAIN
Addr_Rd_IN[2] => Addr_Rd_OUT[2].DATAIN
Addr_Rd_IN[3] => Addr_Rd_OUT[3].DATAIN
Addr_Rd_IN[4] => Addr_Rd_OUT[4].DATAIN
pulo_PC_BEQ_IN[0] => pulo_PC_BEQ_OUT[0].DATAIN
pulo_PC_BEQ_IN[1] => pulo_PC_BEQ_OUT[1].DATAIN
pulo_PC_BEQ_IN[2] => pulo_PC_BEQ_OUT[2].DATAIN
pulo_PC_BEQ_IN[3] => pulo_PC_BEQ_OUT[3].DATAIN
pulo_PC_BEQ_IN[4] => pulo_PC_BEQ_OUT[4].DATAIN
pulo_PC_BEQ_IN[5] => pulo_PC_BEQ_OUT[5].DATAIN
pulo_PC_BEQ_IN[6] => pulo_PC_BEQ_OUT[6].DATAIN
pulo_PC_BEQ_IN[7] => pulo_PC_BEQ_OUT[7].DATAIN
pulo_PC_BEQ_IN[8] => pulo_PC_BEQ_OUT[8].DATAIN
pulo_PC_BEQ_IN[9] => pulo_PC_BEQ_OUT[9].DATAIN
pulo_PC_BEQ_IN[10] => pulo_PC_BEQ_OUT[10].DATAIN
pulo_PC_BEQ_IN[11] => pulo_PC_BEQ_OUT[11].DATAIN
pulo_PC_BEQ_IN[12] => pulo_PC_BEQ_OUT[12].DATAIN
pulo_PC_BEQ_IN[13] => pulo_PC_BEQ_OUT[13].DATAIN
pulo_PC_BEQ_IN[14] => pulo_PC_BEQ_OUT[14].DATAIN
pulo_PC_BEQ_IN[15] => pulo_PC_BEQ_OUT[15].DATAIN
pulo_PC_BEQ_IN[16] => pulo_PC_BEQ_OUT[16].DATAIN
pulo_PC_BEQ_IN[17] => pulo_PC_BEQ_OUT[17].DATAIN
pulo_PC_BEQ_IN[18] => pulo_PC_BEQ_OUT[18].DATAIN
pulo_PC_BEQ_IN[19] => pulo_PC_BEQ_OUT[19].DATAIN
pulo_PC_BEQ_IN[20] => pulo_PC_BEQ_OUT[20].DATAIN
pulo_PC_BEQ_IN[21] => pulo_PC_BEQ_OUT[21].DATAIN
pulo_PC_BEQ_IN[22] => pulo_PC_BEQ_OUT[22].DATAIN
pulo_PC_BEQ_IN[23] => pulo_PC_BEQ_OUT[23].DATAIN
pulo_PC_BEQ_IN[24] => pulo_PC_BEQ_OUT[24].DATAIN
pulo_PC_BEQ_IN[25] => pulo_PC_BEQ_OUT[25].DATAIN
pulo_PC_BEQ_IN[26] => pulo_PC_BEQ_OUT[26].DATAIN
pulo_PC_BEQ_IN[27] => pulo_PC_BEQ_OUT[27].DATAIN
pulo_PC_BEQ_IN[28] => pulo_PC_BEQ_OUT[28].DATAIN
pulo_PC_BEQ_IN[29] => pulo_PC_BEQ_OUT[29].DATAIN
pulo_PC_BEQ_IN[30] => pulo_PC_BEQ_OUT[30].DATAIN
pulo_PC_BEQ_IN[31] => pulo_PC_BEQ_OUT[31].DATAIN
MEM_Ctrl[0] => SIG_HAB_LIN_VGA.IN1
MEM_Ctrl[0] => SIG_HAB_COL_VGA.IN1
MEM_Ctrl[0] => SIG_HAB_DATA_VGA.IN1
MEM_Ctrl[0] => SIG_HAB_WRITE_VGA_OUT.IN1
MEM_Ctrl[0] => rammips:RAM.we
MEM_Ctrl[1] => HabBaseTime.IN1
MEM_Ctrl[1] => ResetBaseTime.IN1
MEM_Ctrl[1] => rammips:RAM.re
MEM_Ctrl[2] => Sel_MUX_PC_BEQ.IN0
MEM_Ctrl[3] => Sel_MUX_PC_BEQ.IN1
WB_Ctrl_IN[0] => WB_Ctrl_OUT[0].DATAIN
WB_Ctrl_IN[1] => WB_Ctrl_OUT[1].DATAIN
WB_Ctrl_IN[2] => WB_Ctrl_OUT[2].DATAIN
RAM_OUT[0] <= RAM_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
RAM_OUT[1] <= rammips:RAM.Dado_out[1]
RAM_OUT[2] <= rammips:RAM.Dado_out[2]
RAM_OUT[3] <= rammips:RAM.Dado_out[3]
RAM_OUT[4] <= rammips:RAM.Dado_out[4]
RAM_OUT[5] <= rammips:RAM.Dado_out[5]
RAM_OUT[6] <= rammips:RAM.Dado_out[6]
RAM_OUT[7] <= rammips:RAM.Dado_out[7]
RAM_OUT[8] <= rammips:RAM.Dado_out[8]
RAM_OUT[9] <= rammips:RAM.Dado_out[9]
RAM_OUT[10] <= rammips:RAM.Dado_out[10]
RAM_OUT[11] <= rammips:RAM.Dado_out[11]
RAM_OUT[12] <= rammips:RAM.Dado_out[12]
RAM_OUT[13] <= rammips:RAM.Dado_out[13]
RAM_OUT[14] <= rammips:RAM.Dado_out[14]
RAM_OUT[15] <= rammips:RAM.Dado_out[15]
RAM_OUT[16] <= rammips:RAM.Dado_out[16]
RAM_OUT[17] <= rammips:RAM.Dado_out[17]
RAM_OUT[18] <= rammips:RAM.Dado_out[18]
RAM_OUT[19] <= rammips:RAM.Dado_out[19]
RAM_OUT[20] <= rammips:RAM.Dado_out[20]
RAM_OUT[21] <= rammips:RAM.Dado_out[21]
RAM_OUT[22] <= rammips:RAM.Dado_out[22]
RAM_OUT[23] <= rammips:RAM.Dado_out[23]
RAM_OUT[24] <= rammips:RAM.Dado_out[24]
RAM_OUT[25] <= rammips:RAM.Dado_out[25]
RAM_OUT[26] <= rammips:RAM.Dado_out[26]
RAM_OUT[27] <= rammips:RAM.Dado_out[27]
RAM_OUT[28] <= rammips:RAM.Dado_out[28]
RAM_OUT[29] <= rammips:RAM.Dado_out[29]
RAM_OUT[30] <= rammips:RAM.Dado_out[30]
RAM_OUT[31] <= rammips:RAM.Dado_out[31]
Data_ULA_OUT[0] <= Data_ULA_IN[0].DB_MAX_OUTPUT_PORT_TYPE
Data_ULA_OUT[1] <= Data_ULA_IN[1].DB_MAX_OUTPUT_PORT_TYPE
Data_ULA_OUT[2] <= Data_ULA_IN[2].DB_MAX_OUTPUT_PORT_TYPE
Data_ULA_OUT[3] <= Data_ULA_IN[3].DB_MAX_OUTPUT_PORT_TYPE
Data_ULA_OUT[4] <= Data_ULA_IN[4].DB_MAX_OUTPUT_PORT_TYPE
Data_ULA_OUT[5] <= Data_ULA_IN[5].DB_MAX_OUTPUT_PORT_TYPE
Data_ULA_OUT[6] <= Data_ULA_IN[6].DB_MAX_OUTPUT_PORT_TYPE
Data_ULA_OUT[7] <= Data_ULA_IN[7].DB_MAX_OUTPUT_PORT_TYPE
Data_ULA_OUT[8] <= Data_ULA_IN[8].DB_MAX_OUTPUT_PORT_TYPE
Data_ULA_OUT[9] <= Data_ULA_IN[9].DB_MAX_OUTPUT_PORT_TYPE
Data_ULA_OUT[10] <= Data_ULA_IN[10].DB_MAX_OUTPUT_PORT_TYPE
Data_ULA_OUT[11] <= Data_ULA_IN[11].DB_MAX_OUTPUT_PORT_TYPE
Data_ULA_OUT[12] <= Data_ULA_IN[12].DB_MAX_OUTPUT_PORT_TYPE
Data_ULA_OUT[13] <= Data_ULA_IN[13].DB_MAX_OUTPUT_PORT_TYPE
Data_ULA_OUT[14] <= Data_ULA_IN[14].DB_MAX_OUTPUT_PORT_TYPE
Data_ULA_OUT[15] <= Data_ULA_IN[15].DB_MAX_OUTPUT_PORT_TYPE
Data_ULA_OUT[16] <= Data_ULA_IN[16].DB_MAX_OUTPUT_PORT_TYPE
Data_ULA_OUT[17] <= Data_ULA_IN[17].DB_MAX_OUTPUT_PORT_TYPE
Data_ULA_OUT[18] <= Data_ULA_IN[18].DB_MAX_OUTPUT_PORT_TYPE
Data_ULA_OUT[19] <= Data_ULA_IN[19].DB_MAX_OUTPUT_PORT_TYPE
Data_ULA_OUT[20] <= Data_ULA_IN[20].DB_MAX_OUTPUT_PORT_TYPE
Data_ULA_OUT[21] <= Data_ULA_IN[21].DB_MAX_OUTPUT_PORT_TYPE
Data_ULA_OUT[22] <= Data_ULA_IN[22].DB_MAX_OUTPUT_PORT_TYPE
Data_ULA_OUT[23] <= Data_ULA_IN[23].DB_MAX_OUTPUT_PORT_TYPE
Data_ULA_OUT[24] <= Data_ULA_IN[24].DB_MAX_OUTPUT_PORT_TYPE
Data_ULA_OUT[25] <= Data_ULA_IN[25].DB_MAX_OUTPUT_PORT_TYPE
Data_ULA_OUT[26] <= Data_ULA_IN[26].DB_MAX_OUTPUT_PORT_TYPE
Data_ULA_OUT[27] <= Data_ULA_IN[27].DB_MAX_OUTPUT_PORT_TYPE
Data_ULA_OUT[28] <= Data_ULA_IN[28].DB_MAX_OUTPUT_PORT_TYPE
Data_ULA_OUT[29] <= Data_ULA_IN[29].DB_MAX_OUTPUT_PORT_TYPE
Data_ULA_OUT[30] <= Data_ULA_IN[30].DB_MAX_OUTPUT_PORT_TYPE
Data_ULA_OUT[31] <= Data_ULA_IN[31].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[0] <= Imediato_LUI_IN[0].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[1] <= Imediato_LUI_IN[1].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[2] <= Imediato_LUI_IN[2].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[3] <= Imediato_LUI_IN[3].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[4] <= Imediato_LUI_IN[4].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[5] <= Imediato_LUI_IN[5].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[6] <= Imediato_LUI_IN[6].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[7] <= Imediato_LUI_IN[7].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[8] <= Imediato_LUI_IN[8].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[9] <= Imediato_LUI_IN[9].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[10] <= Imediato_LUI_IN[10].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[11] <= Imediato_LUI_IN[11].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[12] <= Imediato_LUI_IN[12].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[13] <= Imediato_LUI_IN[13].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[14] <= Imediato_LUI_IN[14].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[15] <= Imediato_LUI_IN[15].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[16] <= Imediato_LUI_IN[16].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[17] <= Imediato_LUI_IN[17].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[18] <= Imediato_LUI_IN[18].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[19] <= Imediato_LUI_IN[19].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[20] <= Imediato_LUI_IN[20].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[21] <= Imediato_LUI_IN[21].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[22] <= Imediato_LUI_IN[22].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[23] <= Imediato_LUI_IN[23].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[24] <= Imediato_LUI_IN[24].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[25] <= Imediato_LUI_IN[25].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[26] <= Imediato_LUI_IN[26].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[27] <= Imediato_LUI_IN[27].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[28] <= Imediato_LUI_IN[28].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[29] <= Imediato_LUI_IN[29].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[30] <= Imediato_LUI_IN[30].DB_MAX_OUTPUT_PORT_TYPE
Imediato_LUI_OUT[31] <= Imediato_LUI_IN[31].DB_MAX_OUTPUT_PORT_TYPE
Addr_Rd_OUT[0] <= Addr_Rd_IN[0].DB_MAX_OUTPUT_PORT_TYPE
Addr_Rd_OUT[1] <= Addr_Rd_IN[1].DB_MAX_OUTPUT_PORT_TYPE
Addr_Rd_OUT[2] <= Addr_Rd_IN[2].DB_MAX_OUTPUT_PORT_TYPE
Addr_Rd_OUT[3] <= Addr_Rd_IN[3].DB_MAX_OUTPUT_PORT_TYPE
Addr_Rd_OUT[4] <= Addr_Rd_IN[4].DB_MAX_OUTPUT_PORT_TYPE
PC_MEM_OUT[0] <= PC_MEM_IN[0].DB_MAX_OUTPUT_PORT_TYPE
PC_MEM_OUT[1] <= PC_MEM_IN[1].DB_MAX_OUTPUT_PORT_TYPE
PC_MEM_OUT[2] <= PC_MEM_IN[2].DB_MAX_OUTPUT_PORT_TYPE
PC_MEM_OUT[3] <= PC_MEM_IN[3].DB_MAX_OUTPUT_PORT_TYPE
PC_MEM_OUT[4] <= PC_MEM_IN[4].DB_MAX_OUTPUT_PORT_TYPE
PC_MEM_OUT[5] <= PC_MEM_IN[5].DB_MAX_OUTPUT_PORT_TYPE
PC_MEM_OUT[6] <= PC_MEM_IN[6].DB_MAX_OUTPUT_PORT_TYPE
PC_MEM_OUT[7] <= PC_MEM_IN[7].DB_MAX_OUTPUT_PORT_TYPE
PC_MEM_OUT[8] <= PC_MEM_IN[8].DB_MAX_OUTPUT_PORT_TYPE
PC_MEM_OUT[9] <= PC_MEM_IN[9].DB_MAX_OUTPUT_PORT_TYPE
PC_MEM_OUT[10] <= PC_MEM_IN[10].DB_MAX_OUTPUT_PORT_TYPE
PC_MEM_OUT[11] <= PC_MEM_IN[11].DB_MAX_OUTPUT_PORT_TYPE
PC_MEM_OUT[12] <= PC_MEM_IN[12].DB_MAX_OUTPUT_PORT_TYPE
PC_MEM_OUT[13] <= PC_MEM_IN[13].DB_MAX_OUTPUT_PORT_TYPE
PC_MEM_OUT[14] <= PC_MEM_IN[14].DB_MAX_OUTPUT_PORT_TYPE
PC_MEM_OUT[15] <= PC_MEM_IN[15].DB_MAX_OUTPUT_PORT_TYPE
PC_MEM_OUT[16] <= PC_MEM_IN[16].DB_MAX_OUTPUT_PORT_TYPE
PC_MEM_OUT[17] <= PC_MEM_IN[17].DB_MAX_OUTPUT_PORT_TYPE
PC_MEM_OUT[18] <= PC_MEM_IN[18].DB_MAX_OUTPUT_PORT_TYPE
PC_MEM_OUT[19] <= PC_MEM_IN[19].DB_MAX_OUTPUT_PORT_TYPE
PC_MEM_OUT[20] <= PC_MEM_IN[20].DB_MAX_OUTPUT_PORT_TYPE
PC_MEM_OUT[21] <= PC_MEM_IN[21].DB_MAX_OUTPUT_PORT_TYPE
PC_MEM_OUT[22] <= PC_MEM_IN[22].DB_MAX_OUTPUT_PORT_TYPE
PC_MEM_OUT[23] <= PC_MEM_IN[23].DB_MAX_OUTPUT_PORT_TYPE
PC_MEM_OUT[24] <= PC_MEM_IN[24].DB_MAX_OUTPUT_PORT_TYPE
PC_MEM_OUT[25] <= PC_MEM_IN[25].DB_MAX_OUTPUT_PORT_TYPE
PC_MEM_OUT[26] <= PC_MEM_IN[26].DB_MAX_OUTPUT_PORT_TYPE
PC_MEM_OUT[27] <= PC_MEM_IN[27].DB_MAX_OUTPUT_PORT_TYPE
PC_MEM_OUT[28] <= PC_MEM_IN[28].DB_MAX_OUTPUT_PORT_TYPE
PC_MEM_OUT[29] <= PC_MEM_IN[29].DB_MAX_OUTPUT_PORT_TYPE
PC_MEM_OUT[30] <= PC_MEM_IN[30].DB_MAX_OUTPUT_PORT_TYPE
PC_MEM_OUT[31] <= PC_MEM_IN[31].DB_MAX_OUTPUT_PORT_TYPE
pulo_PC_BEQ_OUT[0] <= pulo_PC_BEQ_IN[0].DB_MAX_OUTPUT_PORT_TYPE
pulo_PC_BEQ_OUT[1] <= pulo_PC_BEQ_IN[1].DB_MAX_OUTPUT_PORT_TYPE
pulo_PC_BEQ_OUT[2] <= pulo_PC_BEQ_IN[2].DB_MAX_OUTPUT_PORT_TYPE
pulo_PC_BEQ_OUT[3] <= pulo_PC_BEQ_IN[3].DB_MAX_OUTPUT_PORT_TYPE
pulo_PC_BEQ_OUT[4] <= pulo_PC_BEQ_IN[4].DB_MAX_OUTPUT_PORT_TYPE
pulo_PC_BEQ_OUT[5] <= pulo_PC_BEQ_IN[5].DB_MAX_OUTPUT_PORT_TYPE
pulo_PC_BEQ_OUT[6] <= pulo_PC_BEQ_IN[6].DB_MAX_OUTPUT_PORT_TYPE
pulo_PC_BEQ_OUT[7] <= pulo_PC_BEQ_IN[7].DB_MAX_OUTPUT_PORT_TYPE
pulo_PC_BEQ_OUT[8] <= pulo_PC_BEQ_IN[8].DB_MAX_OUTPUT_PORT_TYPE
pulo_PC_BEQ_OUT[9] <= pulo_PC_BEQ_IN[9].DB_MAX_OUTPUT_PORT_TYPE
pulo_PC_BEQ_OUT[10] <= pulo_PC_BEQ_IN[10].DB_MAX_OUTPUT_PORT_TYPE
pulo_PC_BEQ_OUT[11] <= pulo_PC_BEQ_IN[11].DB_MAX_OUTPUT_PORT_TYPE
pulo_PC_BEQ_OUT[12] <= pulo_PC_BEQ_IN[12].DB_MAX_OUTPUT_PORT_TYPE
pulo_PC_BEQ_OUT[13] <= pulo_PC_BEQ_IN[13].DB_MAX_OUTPUT_PORT_TYPE
pulo_PC_BEQ_OUT[14] <= pulo_PC_BEQ_IN[14].DB_MAX_OUTPUT_PORT_TYPE
pulo_PC_BEQ_OUT[15] <= pulo_PC_BEQ_IN[15].DB_MAX_OUTPUT_PORT_TYPE
pulo_PC_BEQ_OUT[16] <= pulo_PC_BEQ_IN[16].DB_MAX_OUTPUT_PORT_TYPE
pulo_PC_BEQ_OUT[17] <= pulo_PC_BEQ_IN[17].DB_MAX_OUTPUT_PORT_TYPE
pulo_PC_BEQ_OUT[18] <= pulo_PC_BEQ_IN[18].DB_MAX_OUTPUT_PORT_TYPE
pulo_PC_BEQ_OUT[19] <= pulo_PC_BEQ_IN[19].DB_MAX_OUTPUT_PORT_TYPE
pulo_PC_BEQ_OUT[20] <= pulo_PC_BEQ_IN[20].DB_MAX_OUTPUT_PORT_TYPE
pulo_PC_BEQ_OUT[21] <= pulo_PC_BEQ_IN[21].DB_MAX_OUTPUT_PORT_TYPE
pulo_PC_BEQ_OUT[22] <= pulo_PC_BEQ_IN[22].DB_MAX_OUTPUT_PORT_TYPE
pulo_PC_BEQ_OUT[23] <= pulo_PC_BEQ_IN[23].DB_MAX_OUTPUT_PORT_TYPE
pulo_PC_BEQ_OUT[24] <= pulo_PC_BEQ_IN[24].DB_MAX_OUTPUT_PORT_TYPE
pulo_PC_BEQ_OUT[25] <= pulo_PC_BEQ_IN[25].DB_MAX_OUTPUT_PORT_TYPE
pulo_PC_BEQ_OUT[26] <= pulo_PC_BEQ_IN[26].DB_MAX_OUTPUT_PORT_TYPE
pulo_PC_BEQ_OUT[27] <= pulo_PC_BEQ_IN[27].DB_MAX_OUTPUT_PORT_TYPE
pulo_PC_BEQ_OUT[28] <= pulo_PC_BEQ_IN[28].DB_MAX_OUTPUT_PORT_TYPE
pulo_PC_BEQ_OUT[29] <= pulo_PC_BEQ_IN[29].DB_MAX_OUTPUT_PORT_TYPE
pulo_PC_BEQ_OUT[30] <= pulo_PC_BEQ_IN[30].DB_MAX_OUTPUT_PORT_TYPE
pulo_PC_BEQ_OUT[31] <= pulo_PC_BEQ_IN[31].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= drivervga:driverVGA.VGA_HS
VGA_VS <= drivervga:driverVGA.VGA_VS
VGA_R[0] <= drivervga:driverVGA.VGA_R[0]
VGA_R[1] <= drivervga:driverVGA.VGA_R[1]
VGA_R[2] <= drivervga:driverVGA.VGA_R[2]
VGA_R[3] <= drivervga:driverVGA.VGA_R[3]
VGA_G[0] <= drivervga:driverVGA.VGA_G[0]
VGA_G[1] <= drivervga:driverVGA.VGA_G[1]
VGA_G[2] <= drivervga:driverVGA.VGA_G[2]
VGA_G[3] <= drivervga:driverVGA.VGA_G[3]
VGA_B[0] <= drivervga:driverVGA.VGA_B[0]
VGA_B[1] <= drivervga:driverVGA.VGA_B[1]
VGA_B[2] <= drivervga:driverVGA.VGA_B[2]
VGA_B[3] <= drivervga:driverVGA.VGA_B[3]
WB_Ctrl_OUT[0] <= WB_Ctrl_IN[0].DB_MAX_OUTPUT_PORT_TYPE
WB_Ctrl_OUT[1] <= WB_Ctrl_IN[1].DB_MAX_OUTPUT_PORT_TYPE
WB_Ctrl_OUT[2] <= WB_Ctrl_IN[2].DB_MAX_OUTPUT_PORT_TYPE
Sel_MUX_PC_BEQ <= Sel_MUX_PC_BEQ.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|MEM_ACCESS:MEM|RAMMIPS:RAM
clk => memRAM~38.CLK
clk => memRAM~0.CLK
clk => memRAM~1.CLK
clk => memRAM~2.CLK
clk => memRAM~3.CLK
clk => memRAM~4.CLK
clk => memRAM~5.CLK
clk => memRAM~6.CLK
clk => memRAM~7.CLK
clk => memRAM~8.CLK
clk => memRAM~9.CLK
clk => memRAM~10.CLK
clk => memRAM~11.CLK
clk => memRAM~12.CLK
clk => memRAM~13.CLK
clk => memRAM~14.CLK
clk => memRAM~15.CLK
clk => memRAM~16.CLK
clk => memRAM~17.CLK
clk => memRAM~18.CLK
clk => memRAM~19.CLK
clk => memRAM~20.CLK
clk => memRAM~21.CLK
clk => memRAM~22.CLK
clk => memRAM~23.CLK
clk => memRAM~24.CLK
clk => memRAM~25.CLK
clk => memRAM~26.CLK
clk => memRAM~27.CLK
clk => memRAM~28.CLK
clk => memRAM~29.CLK
clk => memRAM~30.CLK
clk => memRAM~31.CLK
clk => memRAM~32.CLK
clk => memRAM~33.CLK
clk => memRAM~34.CLK
clk => memRAM~35.CLK
clk => memRAM~36.CLK
clk => memRAM~37.CLK
clk => memRAM.CLK0
Endereco[0] => ~NO_FANOUT~
Endereco[1] => ~NO_FANOUT~
Endereco[2] => memRAM~5.DATAIN
Endereco[2] => memRAM.WADDR
Endereco[2] => memRAM.RADDR
Endereco[3] => memRAM~4.DATAIN
Endereco[3] => memRAM.WADDR1
Endereco[3] => memRAM.RADDR1
Endereco[4] => memRAM~3.DATAIN
Endereco[4] => memRAM.WADDR2
Endereco[4] => memRAM.RADDR2
Endereco[5] => memRAM~2.DATAIN
Endereco[5] => memRAM.WADDR3
Endereco[5] => memRAM.RADDR3
Endereco[6] => memRAM~1.DATAIN
Endereco[6] => memRAM.WADDR4
Endereco[6] => memRAM.RADDR4
Endereco[7] => memRAM~0.DATAIN
Endereco[7] => memRAM.WADDR5
Endereco[7] => memRAM.RADDR5
Endereco[8] => ~NO_FANOUT~
Endereco[9] => ~NO_FANOUT~
Endereco[10] => ~NO_FANOUT~
Endereco[11] => ~NO_FANOUT~
Endereco[12] => ~NO_FANOUT~
Endereco[13] => ~NO_FANOUT~
Endereco[14] => ~NO_FANOUT~
Endereco[15] => ~NO_FANOUT~
Endereco[16] => ~NO_FANOUT~
Endereco[17] => ~NO_FANOUT~
Endereco[18] => ~NO_FANOUT~
Endereco[19] => ~NO_FANOUT~
Endereco[20] => ~NO_FANOUT~
Endereco[21] => ~NO_FANOUT~
Endereco[22] => ~NO_FANOUT~
Endereco[23] => ~NO_FANOUT~
Endereco[24] => ~NO_FANOUT~
Endereco[25] => ~NO_FANOUT~
Endereco[26] => ~NO_FANOUT~
Endereco[27] => ~NO_FANOUT~
Endereco[28] => ~NO_FANOUT~
Endereco[29] => ~NO_FANOUT~
Endereco[30] => ~NO_FANOUT~
Endereco[31] => ~NO_FANOUT~
Dado_in[0] => memRAM~37.DATAIN
Dado_in[0] => memRAM.DATAIN
Dado_in[1] => memRAM~36.DATAIN
Dado_in[1] => memRAM.DATAIN1
Dado_in[2] => memRAM~35.DATAIN
Dado_in[2] => memRAM.DATAIN2
Dado_in[3] => memRAM~34.DATAIN
Dado_in[3] => memRAM.DATAIN3
Dado_in[4] => memRAM~33.DATAIN
Dado_in[4] => memRAM.DATAIN4
Dado_in[5] => memRAM~32.DATAIN
Dado_in[5] => memRAM.DATAIN5
Dado_in[6] => memRAM~31.DATAIN
Dado_in[6] => memRAM.DATAIN6
Dado_in[7] => memRAM~30.DATAIN
Dado_in[7] => memRAM.DATAIN7
Dado_in[8] => memRAM~29.DATAIN
Dado_in[8] => memRAM.DATAIN8
Dado_in[9] => memRAM~28.DATAIN
Dado_in[9] => memRAM.DATAIN9
Dado_in[10] => memRAM~27.DATAIN
Dado_in[10] => memRAM.DATAIN10
Dado_in[11] => memRAM~26.DATAIN
Dado_in[11] => memRAM.DATAIN11
Dado_in[12] => memRAM~25.DATAIN
Dado_in[12] => memRAM.DATAIN12
Dado_in[13] => memRAM~24.DATAIN
Dado_in[13] => memRAM.DATAIN13
Dado_in[14] => memRAM~23.DATAIN
Dado_in[14] => memRAM.DATAIN14
Dado_in[15] => memRAM~22.DATAIN
Dado_in[15] => memRAM.DATAIN15
Dado_in[16] => memRAM~21.DATAIN
Dado_in[16] => memRAM.DATAIN16
Dado_in[17] => memRAM~20.DATAIN
Dado_in[17] => memRAM.DATAIN17
Dado_in[18] => memRAM~19.DATAIN
Dado_in[18] => memRAM.DATAIN18
Dado_in[19] => memRAM~18.DATAIN
Dado_in[19] => memRAM.DATAIN19
Dado_in[20] => memRAM~17.DATAIN
Dado_in[20] => memRAM.DATAIN20
Dado_in[21] => memRAM~16.DATAIN
Dado_in[21] => memRAM.DATAIN21
Dado_in[22] => memRAM~15.DATAIN
Dado_in[22] => memRAM.DATAIN22
Dado_in[23] => memRAM~14.DATAIN
Dado_in[23] => memRAM.DATAIN23
Dado_in[24] => memRAM~13.DATAIN
Dado_in[24] => memRAM.DATAIN24
Dado_in[25] => memRAM~12.DATAIN
Dado_in[25] => memRAM.DATAIN25
Dado_in[26] => memRAM~11.DATAIN
Dado_in[26] => memRAM.DATAIN26
Dado_in[27] => memRAM~10.DATAIN
Dado_in[27] => memRAM.DATAIN27
Dado_in[28] => memRAM~9.DATAIN
Dado_in[28] => memRAM.DATAIN28
Dado_in[29] => memRAM~8.DATAIN
Dado_in[29] => memRAM.DATAIN29
Dado_in[30] => memRAM~7.DATAIN
Dado_in[30] => memRAM.DATAIN30
Dado_in[31] => memRAM~6.DATAIN
Dado_in[31] => memRAM.DATAIN31
Dado_out[0] <= Dado_out[0].DB_MAX_OUTPUT_PORT_TYPE
Dado_out[1] <= Dado_out[1].DB_MAX_OUTPUT_PORT_TYPE
Dado_out[2] <= Dado_out[2].DB_MAX_OUTPUT_PORT_TYPE
Dado_out[3] <= Dado_out[3].DB_MAX_OUTPUT_PORT_TYPE
Dado_out[4] <= Dado_out[4].DB_MAX_OUTPUT_PORT_TYPE
Dado_out[5] <= Dado_out[5].DB_MAX_OUTPUT_PORT_TYPE
Dado_out[6] <= Dado_out[6].DB_MAX_OUTPUT_PORT_TYPE
Dado_out[7] <= Dado_out[7].DB_MAX_OUTPUT_PORT_TYPE
Dado_out[8] <= Dado_out[8].DB_MAX_OUTPUT_PORT_TYPE
Dado_out[9] <= Dado_out[9].DB_MAX_OUTPUT_PORT_TYPE
Dado_out[10] <= Dado_out[10].DB_MAX_OUTPUT_PORT_TYPE
Dado_out[11] <= Dado_out[11].DB_MAX_OUTPUT_PORT_TYPE
Dado_out[12] <= Dado_out[12].DB_MAX_OUTPUT_PORT_TYPE
Dado_out[13] <= Dado_out[13].DB_MAX_OUTPUT_PORT_TYPE
Dado_out[14] <= Dado_out[14].DB_MAX_OUTPUT_PORT_TYPE
Dado_out[15] <= Dado_out[15].DB_MAX_OUTPUT_PORT_TYPE
Dado_out[16] <= Dado_out[16].DB_MAX_OUTPUT_PORT_TYPE
Dado_out[17] <= Dado_out[17].DB_MAX_OUTPUT_PORT_TYPE
Dado_out[18] <= Dado_out[18].DB_MAX_OUTPUT_PORT_TYPE
Dado_out[19] <= Dado_out[19].DB_MAX_OUTPUT_PORT_TYPE
Dado_out[20] <= Dado_out[20].DB_MAX_OUTPUT_PORT_TYPE
Dado_out[21] <= Dado_out[21].DB_MAX_OUTPUT_PORT_TYPE
Dado_out[22] <= Dado_out[22].DB_MAX_OUTPUT_PORT_TYPE
Dado_out[23] <= Dado_out[23].DB_MAX_OUTPUT_PORT_TYPE
Dado_out[24] <= Dado_out[24].DB_MAX_OUTPUT_PORT_TYPE
Dado_out[25] <= Dado_out[25].DB_MAX_OUTPUT_PORT_TYPE
Dado_out[26] <= Dado_out[26].DB_MAX_OUTPUT_PORT_TYPE
Dado_out[27] <= Dado_out[27].DB_MAX_OUTPUT_PORT_TYPE
Dado_out[28] <= Dado_out[28].DB_MAX_OUTPUT_PORT_TYPE
Dado_out[29] <= Dado_out[29].DB_MAX_OUTPUT_PORT_TYPE
Dado_out[30] <= Dado_out[30].DB_MAX_OUTPUT_PORT_TYPE
Dado_out[31] <= Dado_out[31].DB_MAX_OUTPUT_PORT_TYPE
we => process_0.IN0
re => Dado_out.IN0
habilita => process_0.IN1
habilita => Dado_out.IN1


|MIPSExpo|MEM_ACCESS:MEM|divisorGenerico:BaseDeTempoUmSegundo
clk => tick.CLK
clk => contador[0].CLK
clk => contador[1].CLK
clk => contador[2].CLK
clk => contador[3].CLK
clk => contador[4].CLK
clk => contador[5].CLK
clk => contador[6].CLK
clk => contador[7].CLK
clk => contador[8].CLK
clk => contador[9].CLK
clk => contador[10].CLK
clk => contador[11].CLK
clk => contador[12].CLK
clk => contador[13].CLK
clk => contador[14].CLK
clk => contador[15].CLK
clk => contador[16].CLK
clk => contador[17].CLK
clk => contador[18].CLK
clk => contador[19].CLK
clk => contador[20].CLK
clk => contador[21].CLK
saida_clk <= tick.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|MEM_ACCESS:MEM|flipFlop:FFBASETEMPO
DIN => DOUT~reg0.DATAIN
DOUT <= DOUT~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENABLE => DOUT~reg0.ENA
CLK => DOUT~reg0.CLK
RST => DOUT~reg0.ACLR


|MIPSExpo|MEM_ACCESS:MEM|buffer_3_state_mask:B3S_BASETEMPO
entrada => saida.DATAIN
habilita => saida.OE
saida <= saida.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|MEM_ACCESS:MEM|registradorGenerico:REG_LIN_VGA
DIN[0] => DOUT[0]~reg0.DATAIN
DIN[1] => DOUT[1]~reg0.DATAIN
DIN[2] => DOUT[2]~reg0.DATAIN
DIN[3] => DOUT[3]~reg0.DATAIN
DIN[4] => DOUT[4]~reg0.DATAIN
DIN[5] => DOUT[5]~reg0.DATAIN
DIN[6] => DOUT[6]~reg0.DATAIN
DIN[7] => DOUT[7]~reg0.DATAIN
DOUT[0] <= DOUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= DOUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= DOUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= DOUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= DOUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= DOUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= DOUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= DOUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENABLE => DOUT[7]~reg0.ENA
ENABLE => DOUT[6]~reg0.ENA
ENABLE => DOUT[5]~reg0.ENA
ENABLE => DOUT[4]~reg0.ENA
ENABLE => DOUT[3]~reg0.ENA
ENABLE => DOUT[2]~reg0.ENA
ENABLE => DOUT[1]~reg0.ENA
ENABLE => DOUT[0]~reg0.ENA
CLK => DOUT[0]~reg0.CLK
CLK => DOUT[1]~reg0.CLK
CLK => DOUT[2]~reg0.CLK
CLK => DOUT[3]~reg0.CLK
CLK => DOUT[4]~reg0.CLK
CLK => DOUT[5]~reg0.CLK
CLK => DOUT[6]~reg0.CLK
CLK => DOUT[7]~reg0.CLK
RST => DOUT[0]~reg0.ACLR
RST => DOUT[1]~reg0.ACLR
RST => DOUT[2]~reg0.ACLR
RST => DOUT[3]~reg0.ACLR
RST => DOUT[4]~reg0.ACLR
RST => DOUT[5]~reg0.ACLR
RST => DOUT[6]~reg0.ACLR
RST => DOUT[7]~reg0.ACLR


|MIPSExpo|MEM_ACCESS:MEM|registradorGenerico:REG_COL_VGA
DIN[0] => DOUT[0]~reg0.DATAIN
DIN[1] => DOUT[1]~reg0.DATAIN
DIN[2] => DOUT[2]~reg0.DATAIN
DIN[3] => DOUT[3]~reg0.DATAIN
DIN[4] => DOUT[4]~reg0.DATAIN
DIN[5] => DOUT[5]~reg0.DATAIN
DIN[6] => DOUT[6]~reg0.DATAIN
DIN[7] => DOUT[7]~reg0.DATAIN
DOUT[0] <= DOUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= DOUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= DOUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= DOUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= DOUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= DOUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= DOUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= DOUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENABLE => DOUT[7]~reg0.ENA
ENABLE => DOUT[6]~reg0.ENA
ENABLE => DOUT[5]~reg0.ENA
ENABLE => DOUT[4]~reg0.ENA
ENABLE => DOUT[3]~reg0.ENA
ENABLE => DOUT[2]~reg0.ENA
ENABLE => DOUT[1]~reg0.ENA
ENABLE => DOUT[0]~reg0.ENA
CLK => DOUT[0]~reg0.CLK
CLK => DOUT[1]~reg0.CLK
CLK => DOUT[2]~reg0.CLK
CLK => DOUT[3]~reg0.CLK
CLK => DOUT[4]~reg0.CLK
CLK => DOUT[5]~reg0.CLK
CLK => DOUT[6]~reg0.CLK
CLK => DOUT[7]~reg0.CLK
RST => DOUT[0]~reg0.ACLR
RST => DOUT[1]~reg0.ACLR
RST => DOUT[2]~reg0.ACLR
RST => DOUT[3]~reg0.ACLR
RST => DOUT[4]~reg0.ACLR
RST => DOUT[5]~reg0.ACLR
RST => DOUT[6]~reg0.ACLR
RST => DOUT[7]~reg0.ACLR


|MIPSExpo|MEM_ACCESS:MEM|registradorGenerico:REG_DATA_VGA
DIN[0] => DOUT[0]~reg0.DATAIN
DIN[1] => DOUT[1]~reg0.DATAIN
DIN[2] => DOUT[2]~reg0.DATAIN
DIN[3] => DOUT[3]~reg0.DATAIN
DIN[4] => DOUT[4]~reg0.DATAIN
DIN[5] => DOUT[5]~reg0.DATAIN
DIN[6] => DOUT[6]~reg0.DATAIN
DIN[7] => DOUT[7]~reg0.DATAIN
DOUT[0] <= DOUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= DOUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= DOUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= DOUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= DOUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= DOUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= DOUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= DOUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENABLE => DOUT[7]~reg0.ENA
ENABLE => DOUT[6]~reg0.ENA
ENABLE => DOUT[5]~reg0.ENA
ENABLE => DOUT[4]~reg0.ENA
ENABLE => DOUT[3]~reg0.ENA
ENABLE => DOUT[2]~reg0.ENA
ENABLE => DOUT[1]~reg0.ENA
ENABLE => DOUT[0]~reg0.ENA
CLK => DOUT[0]~reg0.CLK
CLK => DOUT[1]~reg0.CLK
CLK => DOUT[2]~reg0.CLK
CLK => DOUT[3]~reg0.CLK
CLK => DOUT[4]~reg0.CLK
CLK => DOUT[5]~reg0.CLK
CLK => DOUT[6]~reg0.CLK
CLK => DOUT[7]~reg0.CLK
RST => DOUT[0]~reg0.ACLR
RST => DOUT[1]~reg0.ACLR
RST => DOUT[2]~reg0.ACLR
RST => DOUT[3]~reg0.ACLR
RST => DOUT[4]~reg0.ACLR
RST => DOUT[5]~reg0.ACLR
RST => DOUT[6]~reg0.ACLR
RST => DOUT[7]~reg0.ACLR


|MIPSExpo|MEM_ACCESS:MEM|driverVGA:driverVGA
CLOCK_50 => interfacevga:interface.CLOCK_50
CLOCK_50 => pixel_clk.CLK
VGA_HS <= interfacevga:interface.VGA_HS
VGA_VS <= interfacevga:interface.VGA_VS
VGA_R[0] <= interfacevga:interface.VGA_R[0]
VGA_R[1] <= interfacevga:interface.VGA_R[1]
VGA_R[2] <= interfacevga:interface.VGA_R[2]
VGA_R[3] <= interfacevga:interface.VGA_R[3]
VGA_G[0] <= interfacevga:interface.VGA_G[0]
VGA_G[1] <= interfacevga:interface.VGA_G[1]
VGA_G[2] <= interfacevga:interface.VGA_G[2]
VGA_G[3] <= interfacevga:interface.VGA_G[3]
VGA_B[0] <= interfacevga:interface.VGA_B[0]
VGA_B[1] <= interfacevga:interface.VGA_B[1]
VGA_B[2] <= interfacevga:interface.VGA_B[2]
VGA_B[3] <= interfacevga:interface.VGA_B[3]
posLin[0] => calcmemaddr:CalcMemAddr.posLin[0]
posLin[1] => calcmemaddr:CalcMemAddr.posLin[1]
posLin[2] => calcmemaddr:CalcMemAddr.posLin[2]
posLin[3] => calcmemaddr:CalcMemAddr.posLin[3]
posLin[4] => calcmemaddr:CalcMemAddr.posLin[4]
posLin[5] => calcmemaddr:CalcMemAddr.posLin[5]
posLin[6] => calcmemaddr:CalcMemAddr.posLin[6]
posLin[7] => calcmemaddr:CalcMemAddr.posLin[7]
posCol[0] => calcmemaddr:CalcMemAddr.posCol[0]
posCol[1] => calcmemaddr:CalcMemAddr.posCol[1]
posCol[2] => calcmemaddr:CalcMemAddr.posCol[2]
posCol[3] => calcmemaddr:CalcMemAddr.posCol[3]
posCol[4] => calcmemaddr:CalcMemAddr.posCol[4]
posCol[5] => calcmemaddr:CalcMemAddr.posCol[5]
posCol[6] => calcmemaddr:CalcMemAddr.posCol[6]
posCol[7] => calcmemaddr:CalcMemAddr.posCol[7]
dadoIN[0] => interfacevga:interface.VideoMemData[0]
dadoIN[1] => interfacevga:interface.VideoMemData[1]
dadoIN[2] => interfacevga:interface.VideoMemData[2]
dadoIN[3] => interfacevga:interface.VideoMemData[3]
dadoIN[4] => interfacevga:interface.VideoMemData[4]
dadoIN[5] => interfacevga:interface.VideoMemData[5]
dadoIN[6] => interfacevga:interface.VideoMemData[6]
dadoIN[7] => interfacevga:interface.VideoMemData[7]
VideoRAMWREnable => interfacevga:interface.WE


|MIPSExpo|MEM_ACCESS:MEM|driverVGA:driverVGA|interfaceVGA:interface
CLOCK_50 => geradorcaracteres:charGen.wr_clk
pixel_clk => controladorvga:ctrl.pixel_clk
pixel_clk => geradorcaracteres:charGen.rd_clk
reset_n => controladorvga:ctrl.reset_n
WE => geradorcaracteres:charGen.wrEnable
VideoMemAddress[0] => geradorcaracteres:charGen.wrAddr[0]
VideoMemAddress[1] => geradorcaracteres:charGen.wrAddr[1]
VideoMemAddress[2] => geradorcaracteres:charGen.wrAddr[2]
VideoMemAddress[3] => geradorcaracteres:charGen.wrAddr[3]
VideoMemAddress[4] => geradorcaracteres:charGen.wrAddr[4]
VideoMemAddress[5] => geradorcaracteres:charGen.wrAddr[5]
VideoMemAddress[6] => geradorcaracteres:charGen.wrAddr[6]
VideoMemAddress[7] => geradorcaracteres:charGen.wrAddr[7]
VideoMemAddress[8] => geradorcaracteres:charGen.wrAddr[8]
VideoMemData[0] => geradorcaracteres:charGen.wrData[0]
VideoMemData[1] => geradorcaracteres:charGen.wrData[1]
VideoMemData[2] => geradorcaracteres:charGen.wrData[2]
VideoMemData[3] => geradorcaracteres:charGen.wrData[3]
VideoMemData[4] => geradorcaracteres:charGen.wrData[4]
VideoMemData[5] => geradorcaracteres:charGen.wrData[5]
VideoMemData[6] => geradorcaracteres:charGen.wrData[6]
VideoMemData[7] => geradorcaracteres:charGen.wrData[7]
VGA_HS <= controladorvga:ctrl.HSync
VGA_VS <= controladorvga:ctrl.VSync
VGA_R[0] <= geradorcaracteres:charGen.red[0]
VGA_R[1] <= geradorcaracteres:charGen.red[1]
VGA_R[2] <= geradorcaracteres:charGen.red[2]
VGA_R[3] <= geradorcaracteres:charGen.red[3]
VGA_G[0] <= geradorcaracteres:charGen.green[0]
VGA_G[1] <= geradorcaracteres:charGen.green[1]
VGA_G[2] <= geradorcaracteres:charGen.green[2]
VGA_G[3] <= geradorcaracteres:charGen.green[3]
VGA_B[0] <= geradorcaracteres:charGen.blue[0]
VGA_B[1] <= geradorcaracteres:charGen.blue[1]
VGA_B[2] <= geradorcaracteres:charGen.blue[2]
VGA_B[3] <= geradorcaracteres:charGen.blue[3]


|MIPSExpo|MEM_ACCESS:MEM|driverVGA:driverVGA|interfaceVGA:interface|controladorVGA:ctrl
pixel_clk => row[0]~reg0.CLK
pixel_clk => row[1]~reg0.CLK
pixel_clk => row[2]~reg0.CLK
pixel_clk => row[3]~reg0.CLK
pixel_clk => row[4]~reg0.CLK
pixel_clk => row[5]~reg0.CLK
pixel_clk => row[6]~reg0.CLK
pixel_clk => row[7]~reg0.CLK
pixel_clk => row[8]~reg0.CLK
pixel_clk => row[9]~reg0.CLK
pixel_clk => column[0]~reg0.CLK
pixel_clk => column[1]~reg0.CLK
pixel_clk => column[2]~reg0.CLK
pixel_clk => column[3]~reg0.CLK
pixel_clk => column[4]~reg0.CLK
pixel_clk => column[5]~reg0.CLK
pixel_clk => column[6]~reg0.CLK
pixel_clk => column[7]~reg0.CLK
pixel_clk => column[8]~reg0.CLK
pixel_clk => column[9]~reg0.CLK
pixel_clk => display_en.CLK
pixel_clk => v_sync.CLK
pixel_clk => h_sync.CLK
pixel_clk => vert_Active_Window.CLK
pixel_clk => hor_Active_Window.CLK
pixel_clk => vert_Active_Window_Line_Count[0].CLK
pixel_clk => vert_Active_Window_Line_Count[1].CLK
pixel_clk => vert_Active_Window_Line_Count[2].CLK
pixel_clk => vert_Active_Window_Line_Count[3].CLK
pixel_clk => vert_Active_Window_Line_Count[4].CLK
pixel_clk => vert_Active_Window_Line_Count[5].CLK
pixel_clk => vert_Active_Window_Line_Count[6].CLK
pixel_clk => vert_Active_Window_Line_Count[7].CLK
pixel_clk => vert_Active_Window_Line_Count[8].CLK
pixel_clk => vert_Active_Window_Line_Count[9].CLK
pixel_clk => vert_Active_Window_Line_Count[10].CLK
pixel_clk => hor_Active_Window_Pixel_Count[0].CLK
pixel_clk => hor_Active_Window_Pixel_Count[1].CLK
pixel_clk => hor_Active_Window_Pixel_Count[2].CLK
pixel_clk => hor_Active_Window_Pixel_Count[3].CLK
pixel_clk => hor_Active_Window_Pixel_Count[4].CLK
pixel_clk => hor_Active_Window_Pixel_Count[5].CLK
pixel_clk => hor_Active_Window_Pixel_Count[6].CLK
pixel_clk => hor_Active_Window_Pixel_Count[7].CLK
pixel_clk => hor_Active_Window_Pixel_Count[8].CLK
pixel_clk => hor_Active_Window_Pixel_Count[9].CLK
pixel_clk => hor_Active_Window_Pixel_Count[10].CLK
pixel_clk => vert_count[0].CLK
pixel_clk => vert_count[1].CLK
pixel_clk => vert_count[2].CLK
pixel_clk => vert_count[3].CLK
pixel_clk => vert_count[4].CLK
pixel_clk => vert_count[5].CLK
pixel_clk => vert_count[6].CLK
pixel_clk => vert_count[7].CLK
pixel_clk => vert_count[8].CLK
pixel_clk => vert_count[9].CLK
pixel_clk => hor_count[0].CLK
pixel_clk => hor_count[1].CLK
pixel_clk => hor_count[2].CLK
pixel_clk => hor_count[3].CLK
pixel_clk => hor_count[4].CLK
pixel_clk => hor_count[5].CLK
pixel_clk => hor_count[6].CLK
pixel_clk => hor_count[7].CLK
pixel_clk => hor_count[8].CLK
pixel_clk => hor_count[9].CLK
reset_n => column[0]~reg0.ACLR
reset_n => column[1]~reg0.ACLR
reset_n => column[2]~reg0.ACLR
reset_n => column[3]~reg0.ACLR
reset_n => column[4]~reg0.ACLR
reset_n => column[5]~reg0.ACLR
reset_n => column[6]~reg0.ACLR
reset_n => column[7]~reg0.ACLR
reset_n => column[8]~reg0.ACLR
reset_n => column[9]~reg0.ACLR
reset_n => display_en.ACLR
reset_n => v_sync.PRESET
reset_n => h_sync.PRESET
reset_n => vert_Active_Window.ACLR
reset_n => hor_Active_Window.ACLR
reset_n => vert_Active_Window_Line_Count[0].ACLR
reset_n => vert_Active_Window_Line_Count[1].ACLR
reset_n => vert_Active_Window_Line_Count[2].ACLR
reset_n => vert_Active_Window_Line_Count[3].ACLR
reset_n => vert_Active_Window_Line_Count[4].ACLR
reset_n => vert_Active_Window_Line_Count[5].ACLR
reset_n => vert_Active_Window_Line_Count[6].ACLR
reset_n => vert_Active_Window_Line_Count[7].ACLR
reset_n => vert_Active_Window_Line_Count[8].ACLR
reset_n => vert_Active_Window_Line_Count[9].ACLR
reset_n => vert_Active_Window_Line_Count[10].ACLR
reset_n => hor_Active_Window_Pixel_Count[0].ACLR
reset_n => hor_Active_Window_Pixel_Count[1].ACLR
reset_n => hor_Active_Window_Pixel_Count[2].ACLR
reset_n => hor_Active_Window_Pixel_Count[3].ACLR
reset_n => hor_Active_Window_Pixel_Count[4].ACLR
reset_n => hor_Active_Window_Pixel_Count[5].ACLR
reset_n => hor_Active_Window_Pixel_Count[6].ACLR
reset_n => hor_Active_Window_Pixel_Count[7].ACLR
reset_n => hor_Active_Window_Pixel_Count[8].ACLR
reset_n => hor_Active_Window_Pixel_Count[9].ACLR
reset_n => hor_Active_Window_Pixel_Count[10].ACLR
reset_n => vert_count[0].ACLR
reset_n => vert_count[1].ACLR
reset_n => vert_count[2].ACLR
reset_n => vert_count[3].ACLR
reset_n => vert_count[4].ACLR
reset_n => vert_count[5].ACLR
reset_n => vert_count[6].ACLR
reset_n => vert_count[7].ACLR
reset_n => vert_count[8].ACLR
reset_n => vert_count[9].ACLR
reset_n => hor_count[0].ACLR
reset_n => hor_count[1].ACLR
reset_n => hor_count[2].ACLR
reset_n => hor_count[3].ACLR
reset_n => hor_count[4].ACLR
reset_n => hor_count[5].ACLR
reset_n => hor_count[6].ACLR
reset_n => hor_count[7].ACLR
reset_n => hor_count[8].ACLR
reset_n => hor_count[9].ACLR
reset_n => row[0]~reg0.ENA
reset_n => row[9]~reg0.ENA
reset_n => row[8]~reg0.ENA
reset_n => row[7]~reg0.ENA
reset_n => row[6]~reg0.ENA
reset_n => row[5]~reg0.ENA
reset_n => row[4]~reg0.ENA
reset_n => row[3]~reg0.ENA
reset_n => row[2]~reg0.ENA
reset_n => row[1]~reg0.ENA
HSync <= h_sync.DB_MAX_OUTPUT_PORT_TYPE
VSync <= v_sync.DB_MAX_OUTPUT_PORT_TYPE
disp_enable <= display_en.DB_MAX_OUTPUT_PORT_TYPE
column[0] <= column[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[1] <= column[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[2] <= column[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[3] <= column[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[4] <= column[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[5] <= column[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[6] <= column[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[7] <= column[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[8] <= column[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[9] <= column[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[0] <= row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[1] <= row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[2] <= row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[3] <= row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[4] <= row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[5] <= row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[6] <= row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[7] <= row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[8] <= row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[9] <= row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|MEM_ACCESS:MEM|driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen
wrAddr[0] => simple_dual_port_ram_dual_clock:caracRAM.waddr[0]
wrAddr[1] => simple_dual_port_ram_dual_clock:caracRAM.waddr[1]
wrAddr[2] => simple_dual_port_ram_dual_clock:caracRAM.waddr[2]
wrAddr[3] => simple_dual_port_ram_dual_clock:caracRAM.waddr[3]
wrAddr[4] => simple_dual_port_ram_dual_clock:caracRAM.waddr[4]
wrAddr[5] => simple_dual_port_ram_dual_clock:caracRAM.waddr[5]
wrAddr[6] => simple_dual_port_ram_dual_clock:caracRAM.waddr[6]
wrAddr[7] => simple_dual_port_ram_dual_clock:caracRAM.waddr[7]
wrAddr[8] => simple_dual_port_ram_dual_clock:caracRAM.waddr[8]
wrData[0] => simple_dual_port_ram_dual_clock:caracRAM.data[0]
wrData[1] => simple_dual_port_ram_dual_clock:caracRAM.data[1]
wrData[2] => simple_dual_port_ram_dual_clock:caracRAM.data[2]
wrData[3] => simple_dual_port_ram_dual_clock:caracRAM.data[3]
wrData[4] => simple_dual_port_ram_dual_clock:caracRAM.data[4]
wrData[5] => simple_dual_port_ram_dual_clock:caracRAM.data[5]
wrData[6] => simple_dual_port_ram_dual_clock:caracRAM.data[6]
wrData[7] => simple_dual_port_ram_dual_clock:caracRAM.data[7]
wrEnable => simple_dual_port_ram_dual_clock:caracRAM.we
disp_enable => red.OUTPUTSELECT
disp_enable => red.OUTPUTSELECT
disp_enable => red.OUTPUTSELECT
disp_enable => red.OUTPUTSELECT
disp_enable => green.OUTPUTSELECT
disp_enable => green.OUTPUTSELECT
disp_enable => green.OUTPUTSELECT
disp_enable => green.OUTPUTSELECT
disp_enable => blue.OUTPUTSELECT
disp_enable => blue.OUTPUTSELECT
disp_enable => blue.OUTPUTSELECT
disp_enable => blue.OUTPUTSELECT
column[0] => muxgenerico:muxPixel.sel[0]
column[1] => muxgenerico:muxPixel.sel[1]
column[2] => muxgenerico:muxPixel.sel[2]
column[3] => muxgenerico:muxPixel.sel[3]
column[4] => muxgenerico:muxPixel.sel[4]
column[5] => simple_dual_port_ram_dual_clock:caracRAM.raddr[0]
column[6] => simple_dual_port_ram_dual_clock:caracRAM.raddr[1]
column[7] => Add1.IN16
column[8] => Add1.IN15
column[9] => Add1.IN14
row[0] => romcaracteres:tipoROM:caracROM.romAddress[0]
row[1] => romcaracteres:tipoROM:caracROM.romAddress[1]
row[2] => romcaracteres:tipoROM:caracROM.romAddress[2]
row[3] => romcaracteres:tipoROM:caracROM.romAddress[3]
row[4] => romcaracteres:tipoROM:caracROM.romAddress[4]
row[5] => Add0.IN10
row[5] => Add1.IN13
row[6] => Add0.IN9
row[6] => Add1.IN12
row[7] => Add0.IN7
row[7] => Add0.IN8
row[8] => Add0.IN5
row[8] => Add0.IN6
row[9] => Add0.IN3
row[9] => Add0.IN4
wr_clk => simple_dual_port_ram_dual_clock:caracRAM.wclk
rd_clk => simple_dual_port_ram_dual_clock:caracRAM.rclk
rd_clk => blue[0]~reg0.CLK
rd_clk => blue[1]~reg0.CLK
rd_clk => blue[2]~reg0.CLK
rd_clk => blue[3]~reg0.CLK
rd_clk => green[0]~reg0.CLK
rd_clk => green[1]~reg0.CLK
rd_clk => green[2]~reg0.CLK
rd_clk => green[3]~reg0.CLK
rd_clk => red[0]~reg0.CLK
rd_clk => red[1]~reg0.CLK
rd_clk => red[2]~reg0.CLK
rd_clk => red[3]~reg0.CLK
red[0] <= red[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red[1] <= red[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red[2] <= red[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red[3] <= red[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green[0] <= green[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green[1] <= green[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green[2] <= green[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green[3] <= green[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue[0] <= blue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue[1] <= blue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue[2] <= blue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue[3] <= blue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|MEM_ACCESS:MEM|driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|simple_dual_port_ram_dual_clock:caracRAM
rclk => q[0]~reg0.CLK
rclk => q[1]~reg0.CLK
rclk => q[2]~reg0.CLK
rclk => q[3]~reg0.CLK
rclk => q[4]~reg0.CLK
rclk => q[5]~reg0.CLK
rclk => q[6]~reg0.CLK
rclk => q[7]~reg0.CLK
wclk => ram~17.CLK
wclk => ram~0.CLK
wclk => ram~1.CLK
wclk => ram~2.CLK
wclk => ram~3.CLK
wclk => ram~4.CLK
wclk => ram~5.CLK
wclk => ram~6.CLK
wclk => ram~7.CLK
wclk => ram~8.CLK
wclk => ram~9.CLK
wclk => ram~10.CLK
wclk => ram~11.CLK
wclk => ram~12.CLK
wclk => ram~13.CLK
wclk => ram~14.CLK
wclk => ram~15.CLK
wclk => ram~16.CLK
wclk => ram.CLK0
raddr[0] => ram.RADDR
raddr[1] => ram.RADDR1
raddr[2] => ram.RADDR2
raddr[3] => ram.RADDR3
raddr[4] => ram.RADDR4
raddr[5] => ram.RADDR5
raddr[6] => ram.RADDR6
raddr[7] => ram.RADDR7
raddr[8] => ram.RADDR8
waddr[0] => ram~8.DATAIN
waddr[0] => ram.WADDR
waddr[1] => ram~7.DATAIN
waddr[1] => ram.WADDR1
waddr[2] => ram~6.DATAIN
waddr[2] => ram.WADDR2
waddr[3] => ram~5.DATAIN
waddr[3] => ram.WADDR3
waddr[4] => ram~4.DATAIN
waddr[4] => ram.WADDR4
waddr[5] => ram~3.DATAIN
waddr[5] => ram.WADDR5
waddr[6] => ram~2.DATAIN
waddr[6] => ram.WADDR6
waddr[7] => ram~1.DATAIN
waddr[7] => ram.WADDR7
waddr[8] => ram~0.DATAIN
waddr[8] => ram.WADDR8
data[0] => ram~16.DATAIN
data[0] => ram.DATAIN
data[1] => ram~15.DATAIN
data[1] => ram.DATAIN1
data[2] => ram~14.DATAIN
data[2] => ram.DATAIN2
data[3] => ram~13.DATAIN
data[3] => ram.DATAIN3
data[4] => ram~12.DATAIN
data[4] => ram.DATAIN4
data[5] => ram~11.DATAIN
data[5] => ram.DATAIN5
data[6] => ram~10.DATAIN
data[6] => ram.DATAIN6
data[7] => ram~9.DATAIN
data[7] => ram.DATAIN7
we => ram~17.DATAIN
we => ram.WE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|MEM_ACCESS:MEM|driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|memoriaROMVGA:colorRAM
Endereco[0] => memROM.RADDR
Endereco[1] => memROM.RADDR1
Dado[0] <= memROM.DATAOUT
Dado[1] <= memROM.DATAOUT1
Dado[2] <= memROM.DATAOUT2
Dado[3] <= memROM.DATAOUT3
Dado[4] <= memROM.DATAOUT4
Dado[5] <= memROM.DATAOUT5
Dado[6] <= memROM.DATAOUT6
Dado[7] <= memROM.DATAOUT7
Dado[8] <= memROM.DATAOUT8
Dado[9] <= memROM.DATAOUT9
Dado[10] <= memROM.DATAOUT10
Dado[11] <= memROM.DATAOUT11


|MIPSExpo|MEM_ACCESS:MEM|driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|ROMcaracteres:\tipoROM:caracROM
romAddress[0] => charRom.RADDR
romAddress[1] => charRom.RADDR1
romAddress[2] => charRom.RADDR2
romAddress[3] => charRom.RADDR3
romAddress[4] => charRom.RADDR4
romAddress[5] => charRom.RADDR5
romAddress[6] => charRom.RADDR6
romAddress[7] => charRom.RADDR7
romAddress[8] => charRom.RADDR8
romAddress[9] => charRom.RADDR9
romAddress[10] => charRom.RADDR10
dataOut[0] <= charRom.DATAOUT
dataOut[1] <= charRom.DATAOUT1
dataOut[2] <= charRom.DATAOUT2
dataOut[3] <= charRom.DATAOUT3
dataOut[4] <= charRom.DATAOUT4
dataOut[5] <= charRom.DATAOUT5
dataOut[6] <= charRom.DATAOUT6
dataOut[7] <= charRom.DATAOUT7
dataOut[8] <= charRom.DATAOUT8
dataOut[9] <= charRom.DATAOUT9
dataOut[10] <= charRom.DATAOUT10
dataOut[11] <= charRom.DATAOUT11
dataOut[12] <= charRom.DATAOUT12
dataOut[13] <= charRom.DATAOUT13
dataOut[14] <= charRom.DATAOUT14
dataOut[15] <= charRom.DATAOUT15
dataOut[16] <= charRom.DATAOUT16
dataOut[17] <= charRom.DATAOUT17
dataOut[18] <= charRom.DATAOUT18
dataOut[19] <= charRom.DATAOUT19
dataOut[20] <= charRom.DATAOUT20
dataOut[21] <= charRom.DATAOUT21
dataOut[22] <= charRom.DATAOUT22
dataOut[23] <= charRom.DATAOUT23
dataOut[24] <= charRom.DATAOUT24
dataOut[25] <= charRom.DATAOUT25
dataOut[26] <= charRom.DATAOUT26
dataOut[27] <= charRom.DATAOUT27
dataOut[28] <= charRom.DATAOUT28
dataOut[29] <= charRom.DATAOUT29
dataOut[30] <= charRom.DATAOUT30
dataOut[31] <= charRom.DATAOUT31


|MIPSExpo|MEM_ACCESS:MEM|driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|muxGenerico:muxPixel
input[0] => Mux0.IN5
input[1] => Mux0.IN6
input[2] => Mux0.IN7
input[3] => Mux0.IN8
input[4] => Mux0.IN9
input[5] => Mux0.IN10
input[6] => Mux0.IN11
input[7] => Mux0.IN12
input[8] => Mux0.IN13
input[9] => Mux0.IN14
input[10] => Mux0.IN15
input[11] => Mux0.IN16
input[12] => Mux0.IN17
input[13] => Mux0.IN18
input[14] => Mux0.IN19
input[15] => Mux0.IN20
input[16] => Mux0.IN21
input[17] => Mux0.IN22
input[18] => Mux0.IN23
input[19] => Mux0.IN24
input[20] => Mux0.IN25
input[21] => Mux0.IN26
input[22] => Mux0.IN27
input[23] => Mux0.IN28
input[24] => Mux0.IN29
input[25] => Mux0.IN30
input[26] => Mux0.IN31
input[27] => Mux0.IN32
input[28] => Mux0.IN33
input[29] => Mux0.IN34
input[30] => Mux0.IN35
input[31] => Mux0.IN36
sel[0] => Mux0.IN4
sel[1] => Mux0.IN3
sel[2] => Mux0.IN2
sel[3] => Mux0.IN1
sel[4] => Mux0.IN0
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|MEM_ACCESS:MEM|driverVGA:driverVGA|calcMemAddr:CalcMemAddr
posLin[0] => somadorgenerico:CalcPosVIDEO_A.entradaA[4]
posLin[0] => somadorgenerico:CalcPosVIDEO_A.entradaB[2]
posLin[1] => somadorgenerico:CalcPosVIDEO_A.entradaA[5]
posLin[1] => somadorgenerico:CalcPosVIDEO_A.entradaB[3]
posLin[2] => somadorgenerico:CalcPosVIDEO_A.entradaA[6]
posLin[2] => somadorgenerico:CalcPosVIDEO_A.entradaB[4]
posLin[3] => somadorgenerico:CalcPosVIDEO_A.entradaA[7]
posLin[3] => somadorgenerico:CalcPosVIDEO_A.entradaB[5]
posLin[4] => somadorgenerico:CalcPosVIDEO_A.entradaA[8]
posLin[4] => somadorgenerico:CalcPosVIDEO_A.entradaB[6]
posLin[5] => somadorgenerico:CalcPosVIDEO_A.entradaB[7]
posLin[6] => somadorgenerico:CalcPosVIDEO_A.entradaB[8]
posLin[7] => ~NO_FANOUT~
posLin[8] => ~NO_FANOUT~
posCol[0] => somadorgenerico:CalcPosVIDEO_B.entradaB[0]
posCol[1] => somadorgenerico:CalcPosVIDEO_B.entradaB[1]
posCol[2] => somadorgenerico:CalcPosVIDEO_B.entradaB[2]
posCol[3] => somadorgenerico:CalcPosVIDEO_B.entradaB[3]
posCol[4] => somadorgenerico:CalcPosVIDEO_B.entradaB[4]
posCol[5] => somadorgenerico:CalcPosVIDEO_B.entradaB[5]
posCol[6] => somadorgenerico:CalcPosVIDEO_B.entradaB[6]
posCol[7] => somadorgenerico:CalcPosVIDEO_B.entradaB[7]
posCol[8] => somadorgenerico:CalcPosVIDEO_B.entradaB[8]
MemAddrVALUE[0] <= somadorgenerico:CalcPosVIDEO_B.saida[0]
MemAddrVALUE[1] <= somadorgenerico:CalcPosVIDEO_B.saida[1]
MemAddrVALUE[2] <= somadorgenerico:CalcPosVIDEO_B.saida[2]
MemAddrVALUE[3] <= somadorgenerico:CalcPosVIDEO_B.saida[3]
MemAddrVALUE[4] <= somadorgenerico:CalcPosVIDEO_B.saida[4]
MemAddrVALUE[5] <= somadorgenerico:CalcPosVIDEO_B.saida[5]
MemAddrVALUE[6] <= somadorgenerico:CalcPosVIDEO_B.saida[6]
MemAddrVALUE[7] <= somadorgenerico:CalcPosVIDEO_B.saida[7]
MemAddrVALUE[8] <= somadorgenerico:CalcPosVIDEO_B.saida[8]


|MIPSExpo|MEM_ACCESS:MEM|driverVGA:driverVGA|calcMemAddr:CalcMemAddr|somadorGenerico:CalcPosVIDEO_A
entradaA[0] => Add0.IN9
entradaA[1] => Add0.IN8
entradaA[2] => Add0.IN7
entradaA[3] => Add0.IN6
entradaA[4] => Add0.IN5
entradaA[5] => Add0.IN4
entradaA[6] => Add0.IN3
entradaA[7] => Add0.IN2
entradaA[8] => Add0.IN1
entradaB[0] => Add0.IN18
entradaB[1] => Add0.IN17
entradaB[2] => Add0.IN16
entradaB[3] => Add0.IN15
entradaB[4] => Add0.IN14
entradaB[5] => Add0.IN13
entradaB[6] => Add0.IN12
entradaB[7] => Add0.IN11
entradaB[8] => Add0.IN10
saida[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|MEM_ACCESS:MEM|driverVGA:driverVGA|calcMemAddr:CalcMemAddr|somadorGenerico:CalcPosVIDEO_B
entradaA[0] => Add0.IN9
entradaA[1] => Add0.IN8
entradaA[2] => Add0.IN7
entradaA[3] => Add0.IN6
entradaA[4] => Add0.IN5
entradaA[5] => Add0.IN4
entradaA[6] => Add0.IN3
entradaA[7] => Add0.IN2
entradaA[8] => Add0.IN1
entradaB[0] => Add0.IN18
entradaB[1] => Add0.IN17
entradaB[2] => Add0.IN16
entradaB[3] => Add0.IN15
entradaB[4] => Add0.IN14
entradaB[5] => Add0.IN13
entradaB[6] => Add0.IN12
entradaB[7] => Add0.IN11
entradaB[8] => Add0.IN10
saida[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|registradorGenerico:REG_MEM_WB
DIN[0] => DOUT[0]~reg0.DATAIN
DIN[1] => DOUT[1]~reg0.DATAIN
DIN[2] => DOUT[2]~reg0.DATAIN
DIN[3] => DOUT[3]~reg0.DATAIN
DIN[4] => DOUT[4]~reg0.DATAIN
DIN[5] => DOUT[5]~reg0.DATAIN
DIN[6] => DOUT[6]~reg0.DATAIN
DIN[7] => DOUT[7]~reg0.DATAIN
DIN[8] => DOUT[8]~reg0.DATAIN
DIN[9] => DOUT[9]~reg0.DATAIN
DIN[10] => DOUT[10]~reg0.DATAIN
DIN[11] => DOUT[11]~reg0.DATAIN
DIN[12] => DOUT[12]~reg0.DATAIN
DIN[13] => DOUT[13]~reg0.DATAIN
DIN[14] => DOUT[14]~reg0.DATAIN
DIN[15] => DOUT[15]~reg0.DATAIN
DIN[16] => DOUT[16]~reg0.DATAIN
DIN[17] => DOUT[17]~reg0.DATAIN
DIN[18] => DOUT[18]~reg0.DATAIN
DIN[19] => DOUT[19]~reg0.DATAIN
DIN[20] => DOUT[20]~reg0.DATAIN
DIN[21] => DOUT[21]~reg0.DATAIN
DIN[22] => DOUT[22]~reg0.DATAIN
DIN[23] => DOUT[23]~reg0.DATAIN
DIN[24] => DOUT[24]~reg0.DATAIN
DIN[25] => DOUT[25]~reg0.DATAIN
DIN[26] => DOUT[26]~reg0.DATAIN
DIN[27] => DOUT[27]~reg0.DATAIN
DIN[28] => DOUT[28]~reg0.DATAIN
DIN[29] => DOUT[29]~reg0.DATAIN
DIN[30] => DOUT[30]~reg0.DATAIN
DIN[31] => DOUT[31]~reg0.DATAIN
DIN[32] => DOUT[32]~reg0.DATAIN
DIN[33] => DOUT[33]~reg0.DATAIN
DIN[34] => DOUT[34]~reg0.DATAIN
DIN[35] => DOUT[35]~reg0.DATAIN
DIN[36] => DOUT[36]~reg0.DATAIN
DIN[37] => DOUT[37]~reg0.DATAIN
DIN[38] => DOUT[38]~reg0.DATAIN
DIN[39] => DOUT[39]~reg0.DATAIN
DIN[40] => DOUT[40]~reg0.DATAIN
DIN[41] => DOUT[41]~reg0.DATAIN
DIN[42] => DOUT[42]~reg0.DATAIN
DIN[43] => DOUT[43]~reg0.DATAIN
DIN[44] => DOUT[44]~reg0.DATAIN
DIN[45] => DOUT[45]~reg0.DATAIN
DIN[46] => DOUT[46]~reg0.DATAIN
DIN[47] => DOUT[47]~reg0.DATAIN
DIN[48] => DOUT[48]~reg0.DATAIN
DIN[49] => DOUT[49]~reg0.DATAIN
DIN[50] => DOUT[50]~reg0.DATAIN
DIN[51] => DOUT[51]~reg0.DATAIN
DIN[52] => DOUT[52]~reg0.DATAIN
DIN[53] => DOUT[53]~reg0.DATAIN
DIN[54] => DOUT[54]~reg0.DATAIN
DIN[55] => DOUT[55]~reg0.DATAIN
DIN[56] => DOUT[56]~reg0.DATAIN
DIN[57] => DOUT[57]~reg0.DATAIN
DIN[58] => DOUT[58]~reg0.DATAIN
DIN[59] => DOUT[59]~reg0.DATAIN
DIN[60] => DOUT[60]~reg0.DATAIN
DIN[61] => DOUT[61]~reg0.DATAIN
DIN[62] => DOUT[62]~reg0.DATAIN
DIN[63] => DOUT[63]~reg0.DATAIN
DIN[64] => DOUT[64]~reg0.DATAIN
DIN[65] => DOUT[65]~reg0.DATAIN
DIN[66] => DOUT[66]~reg0.DATAIN
DIN[67] => DOUT[67]~reg0.DATAIN
DIN[68] => DOUT[68]~reg0.DATAIN
DIN[69] => DOUT[69]~reg0.DATAIN
DIN[70] => DOUT[70]~reg0.DATAIN
DIN[71] => DOUT[71]~reg0.DATAIN
DIN[72] => DOUT[72]~reg0.DATAIN
DIN[73] => DOUT[73]~reg0.DATAIN
DIN[74] => DOUT[74]~reg0.DATAIN
DIN[75] => DOUT[75]~reg0.DATAIN
DIN[76] => DOUT[76]~reg0.DATAIN
DIN[77] => DOUT[77]~reg0.DATAIN
DIN[78] => DOUT[78]~reg0.DATAIN
DIN[79] => DOUT[79]~reg0.DATAIN
DIN[80] => DOUT[80]~reg0.DATAIN
DIN[81] => DOUT[81]~reg0.DATAIN
DIN[82] => DOUT[82]~reg0.DATAIN
DIN[83] => DOUT[83]~reg0.DATAIN
DIN[84] => DOUT[84]~reg0.DATAIN
DIN[85] => DOUT[85]~reg0.DATAIN
DIN[86] => DOUT[86]~reg0.DATAIN
DIN[87] => DOUT[87]~reg0.DATAIN
DIN[88] => DOUT[88]~reg0.DATAIN
DIN[89] => DOUT[89]~reg0.DATAIN
DIN[90] => DOUT[90]~reg0.DATAIN
DIN[91] => DOUT[91]~reg0.DATAIN
DIN[92] => DOUT[92]~reg0.DATAIN
DIN[93] => DOUT[93]~reg0.DATAIN
DIN[94] => DOUT[94]~reg0.DATAIN
DIN[95] => DOUT[95]~reg0.DATAIN
DIN[96] => DOUT[96]~reg0.DATAIN
DIN[97] => DOUT[97]~reg0.DATAIN
DIN[98] => DOUT[98]~reg0.DATAIN
DIN[99] => DOUT[99]~reg0.DATAIN
DIN[100] => DOUT[100]~reg0.DATAIN
DIN[101] => DOUT[101]~reg0.DATAIN
DIN[102] => DOUT[102]~reg0.DATAIN
DIN[103] => DOUT[103]~reg0.DATAIN
DIN[104] => DOUT[104]~reg0.DATAIN
DIN[105] => DOUT[105]~reg0.DATAIN
DIN[106] => DOUT[106]~reg0.DATAIN
DIN[107] => DOUT[107]~reg0.DATAIN
DIN[108] => DOUT[108]~reg0.DATAIN
DIN[109] => DOUT[109]~reg0.DATAIN
DIN[110] => DOUT[110]~reg0.DATAIN
DIN[111] => DOUT[111]~reg0.DATAIN
DIN[112] => DOUT[112]~reg0.DATAIN
DIN[113] => DOUT[113]~reg0.DATAIN
DIN[114] => DOUT[114]~reg0.DATAIN
DIN[115] => DOUT[115]~reg0.DATAIN
DIN[116] => DOUT[116]~reg0.DATAIN
DIN[117] => DOUT[117]~reg0.DATAIN
DIN[118] => DOUT[118]~reg0.DATAIN
DIN[119] => DOUT[119]~reg0.DATAIN
DIN[120] => DOUT[120]~reg0.DATAIN
DIN[121] => DOUT[121]~reg0.DATAIN
DIN[122] => DOUT[122]~reg0.DATAIN
DIN[123] => DOUT[123]~reg0.DATAIN
DIN[124] => DOUT[124]~reg0.DATAIN
DIN[125] => DOUT[125]~reg0.DATAIN
DIN[126] => DOUT[126]~reg0.DATAIN
DIN[127] => DOUT[127]~reg0.DATAIN
DIN[128] => DOUT[128]~reg0.DATAIN
DIN[129] => DOUT[129]~reg0.DATAIN
DIN[130] => DOUT[130]~reg0.DATAIN
DIN[131] => DOUT[131]~reg0.DATAIN
DIN[132] => DOUT[132]~reg0.DATAIN
DIN[133] => DOUT[133]~reg0.DATAIN
DIN[134] => DOUT[134]~reg0.DATAIN
DIN[135] => DOUT[135]~reg0.DATAIN
DOUT[0] <= DOUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= DOUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= DOUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= DOUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= DOUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= DOUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= DOUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= DOUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[8] <= DOUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[9] <= DOUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[10] <= DOUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[11] <= DOUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[12] <= DOUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[13] <= DOUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[14] <= DOUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[15] <= DOUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[16] <= DOUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[17] <= DOUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[18] <= DOUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[19] <= DOUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[20] <= DOUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[21] <= DOUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[22] <= DOUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[23] <= DOUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[24] <= DOUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[25] <= DOUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[26] <= DOUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[27] <= DOUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[28] <= DOUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[29] <= DOUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[30] <= DOUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[31] <= DOUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[32] <= DOUT[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[33] <= DOUT[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[34] <= DOUT[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[35] <= DOUT[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[36] <= DOUT[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[37] <= DOUT[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[38] <= DOUT[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[39] <= DOUT[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[40] <= DOUT[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[41] <= DOUT[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[42] <= DOUT[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[43] <= DOUT[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[44] <= DOUT[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[45] <= DOUT[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[46] <= DOUT[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[47] <= DOUT[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[48] <= DOUT[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[49] <= DOUT[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[50] <= DOUT[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[51] <= DOUT[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[52] <= DOUT[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[53] <= DOUT[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[54] <= DOUT[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[55] <= DOUT[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[56] <= DOUT[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[57] <= DOUT[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[58] <= DOUT[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[59] <= DOUT[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[60] <= DOUT[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[61] <= DOUT[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[62] <= DOUT[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[63] <= DOUT[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[64] <= DOUT[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[65] <= DOUT[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[66] <= DOUT[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[67] <= DOUT[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[68] <= DOUT[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[69] <= DOUT[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[70] <= DOUT[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[71] <= DOUT[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[72] <= DOUT[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[73] <= DOUT[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[74] <= DOUT[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[75] <= DOUT[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[76] <= DOUT[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[77] <= DOUT[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[78] <= DOUT[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[79] <= DOUT[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[80] <= DOUT[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[81] <= DOUT[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[82] <= DOUT[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[83] <= DOUT[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[84] <= DOUT[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[85] <= DOUT[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[86] <= DOUT[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[87] <= DOUT[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[88] <= DOUT[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[89] <= DOUT[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[90] <= DOUT[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[91] <= DOUT[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[92] <= DOUT[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[93] <= DOUT[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[94] <= DOUT[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[95] <= DOUT[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[96] <= DOUT[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[97] <= DOUT[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[98] <= DOUT[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[99] <= DOUT[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[100] <= DOUT[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[101] <= DOUT[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[102] <= DOUT[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[103] <= DOUT[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[104] <= DOUT[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[105] <= DOUT[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[106] <= DOUT[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[107] <= DOUT[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[108] <= DOUT[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[109] <= DOUT[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[110] <= DOUT[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[111] <= DOUT[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[112] <= DOUT[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[113] <= DOUT[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[114] <= DOUT[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[115] <= DOUT[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[116] <= DOUT[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[117] <= DOUT[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[118] <= DOUT[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[119] <= DOUT[119]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[120] <= DOUT[120]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[121] <= DOUT[121]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[122] <= DOUT[122]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[123] <= DOUT[123]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[124] <= DOUT[124]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[125] <= DOUT[125]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[126] <= DOUT[126]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[127] <= DOUT[127]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[128] <= DOUT[128]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[129] <= DOUT[129]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[130] <= DOUT[130]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[131] <= DOUT[131]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[132] <= DOUT[132]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[133] <= DOUT[133]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[134] <= DOUT[134]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DOUT[135] <= DOUT[135]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENABLE => DOUT[135]~reg0.ENA
ENABLE => DOUT[134]~reg0.ENA
ENABLE => DOUT[133]~reg0.ENA
ENABLE => DOUT[132]~reg0.ENA
ENABLE => DOUT[131]~reg0.ENA
ENABLE => DOUT[130]~reg0.ENA
ENABLE => DOUT[129]~reg0.ENA
ENABLE => DOUT[128]~reg0.ENA
ENABLE => DOUT[127]~reg0.ENA
ENABLE => DOUT[126]~reg0.ENA
ENABLE => DOUT[125]~reg0.ENA
ENABLE => DOUT[124]~reg0.ENA
ENABLE => DOUT[123]~reg0.ENA
ENABLE => DOUT[122]~reg0.ENA
ENABLE => DOUT[121]~reg0.ENA
ENABLE => DOUT[120]~reg0.ENA
ENABLE => DOUT[119]~reg0.ENA
ENABLE => DOUT[118]~reg0.ENA
ENABLE => DOUT[117]~reg0.ENA
ENABLE => DOUT[116]~reg0.ENA
ENABLE => DOUT[115]~reg0.ENA
ENABLE => DOUT[114]~reg0.ENA
ENABLE => DOUT[113]~reg0.ENA
ENABLE => DOUT[112]~reg0.ENA
ENABLE => DOUT[111]~reg0.ENA
ENABLE => DOUT[110]~reg0.ENA
ENABLE => DOUT[109]~reg0.ENA
ENABLE => DOUT[108]~reg0.ENA
ENABLE => DOUT[107]~reg0.ENA
ENABLE => DOUT[106]~reg0.ENA
ENABLE => DOUT[105]~reg0.ENA
ENABLE => DOUT[104]~reg0.ENA
ENABLE => DOUT[103]~reg0.ENA
ENABLE => DOUT[102]~reg0.ENA
ENABLE => DOUT[101]~reg0.ENA
ENABLE => DOUT[100]~reg0.ENA
ENABLE => DOUT[99]~reg0.ENA
ENABLE => DOUT[98]~reg0.ENA
ENABLE => DOUT[97]~reg0.ENA
ENABLE => DOUT[96]~reg0.ENA
ENABLE => DOUT[95]~reg0.ENA
ENABLE => DOUT[94]~reg0.ENA
ENABLE => DOUT[93]~reg0.ENA
ENABLE => DOUT[92]~reg0.ENA
ENABLE => DOUT[91]~reg0.ENA
ENABLE => DOUT[90]~reg0.ENA
ENABLE => DOUT[89]~reg0.ENA
ENABLE => DOUT[88]~reg0.ENA
ENABLE => DOUT[87]~reg0.ENA
ENABLE => DOUT[86]~reg0.ENA
ENABLE => DOUT[85]~reg0.ENA
ENABLE => DOUT[84]~reg0.ENA
ENABLE => DOUT[83]~reg0.ENA
ENABLE => DOUT[82]~reg0.ENA
ENABLE => DOUT[81]~reg0.ENA
ENABLE => DOUT[80]~reg0.ENA
ENABLE => DOUT[79]~reg0.ENA
ENABLE => DOUT[78]~reg0.ENA
ENABLE => DOUT[77]~reg0.ENA
ENABLE => DOUT[76]~reg0.ENA
ENABLE => DOUT[75]~reg0.ENA
ENABLE => DOUT[74]~reg0.ENA
ENABLE => DOUT[73]~reg0.ENA
ENABLE => DOUT[72]~reg0.ENA
ENABLE => DOUT[71]~reg0.ENA
ENABLE => DOUT[70]~reg0.ENA
ENABLE => DOUT[69]~reg0.ENA
ENABLE => DOUT[68]~reg0.ENA
ENABLE => DOUT[67]~reg0.ENA
ENABLE => DOUT[66]~reg0.ENA
ENABLE => DOUT[65]~reg0.ENA
ENABLE => DOUT[64]~reg0.ENA
ENABLE => DOUT[63]~reg0.ENA
ENABLE => DOUT[62]~reg0.ENA
ENABLE => DOUT[61]~reg0.ENA
ENABLE => DOUT[60]~reg0.ENA
ENABLE => DOUT[59]~reg0.ENA
ENABLE => DOUT[58]~reg0.ENA
ENABLE => DOUT[57]~reg0.ENA
ENABLE => DOUT[56]~reg0.ENA
ENABLE => DOUT[55]~reg0.ENA
ENABLE => DOUT[54]~reg0.ENA
ENABLE => DOUT[53]~reg0.ENA
ENABLE => DOUT[52]~reg0.ENA
ENABLE => DOUT[51]~reg0.ENA
ENABLE => DOUT[50]~reg0.ENA
ENABLE => DOUT[49]~reg0.ENA
ENABLE => DOUT[48]~reg0.ENA
ENABLE => DOUT[47]~reg0.ENA
ENABLE => DOUT[46]~reg0.ENA
ENABLE => DOUT[45]~reg0.ENA
ENABLE => DOUT[44]~reg0.ENA
ENABLE => DOUT[43]~reg0.ENA
ENABLE => DOUT[42]~reg0.ENA
ENABLE => DOUT[41]~reg0.ENA
ENABLE => DOUT[40]~reg0.ENA
ENABLE => DOUT[39]~reg0.ENA
ENABLE => DOUT[38]~reg0.ENA
ENABLE => DOUT[37]~reg0.ENA
ENABLE => DOUT[36]~reg0.ENA
ENABLE => DOUT[35]~reg0.ENA
ENABLE => DOUT[34]~reg0.ENA
ENABLE => DOUT[33]~reg0.ENA
ENABLE => DOUT[32]~reg0.ENA
ENABLE => DOUT[31]~reg0.ENA
ENABLE => DOUT[30]~reg0.ENA
ENABLE => DOUT[29]~reg0.ENA
ENABLE => DOUT[28]~reg0.ENA
ENABLE => DOUT[27]~reg0.ENA
ENABLE => DOUT[26]~reg0.ENA
ENABLE => DOUT[25]~reg0.ENA
ENABLE => DOUT[24]~reg0.ENA
ENABLE => DOUT[23]~reg0.ENA
ENABLE => DOUT[22]~reg0.ENA
ENABLE => DOUT[21]~reg0.ENA
ENABLE => DOUT[20]~reg0.ENA
ENABLE => DOUT[19]~reg0.ENA
ENABLE => DOUT[18]~reg0.ENA
ENABLE => DOUT[17]~reg0.ENA
ENABLE => DOUT[16]~reg0.ENA
ENABLE => DOUT[15]~reg0.ENA
ENABLE => DOUT[14]~reg0.ENA
ENABLE => DOUT[13]~reg0.ENA
ENABLE => DOUT[12]~reg0.ENA
ENABLE => DOUT[11]~reg0.ENA
ENABLE => DOUT[10]~reg0.ENA
ENABLE => DOUT[9]~reg0.ENA
ENABLE => DOUT[8]~reg0.ENA
ENABLE => DOUT[7]~reg0.ENA
ENABLE => DOUT[6]~reg0.ENA
ENABLE => DOUT[5]~reg0.ENA
ENABLE => DOUT[4]~reg0.ENA
ENABLE => DOUT[3]~reg0.ENA
ENABLE => DOUT[2]~reg0.ENA
ENABLE => DOUT[1]~reg0.ENA
ENABLE => DOUT[0]~reg0.ENA
CLK => DOUT[0]~reg0.CLK
CLK => DOUT[1]~reg0.CLK
CLK => DOUT[2]~reg0.CLK
CLK => DOUT[3]~reg0.CLK
CLK => DOUT[4]~reg0.CLK
CLK => DOUT[5]~reg0.CLK
CLK => DOUT[6]~reg0.CLK
CLK => DOUT[7]~reg0.CLK
CLK => DOUT[8]~reg0.CLK
CLK => DOUT[9]~reg0.CLK
CLK => DOUT[10]~reg0.CLK
CLK => DOUT[11]~reg0.CLK
CLK => DOUT[12]~reg0.CLK
CLK => DOUT[13]~reg0.CLK
CLK => DOUT[14]~reg0.CLK
CLK => DOUT[15]~reg0.CLK
CLK => DOUT[16]~reg0.CLK
CLK => DOUT[17]~reg0.CLK
CLK => DOUT[18]~reg0.CLK
CLK => DOUT[19]~reg0.CLK
CLK => DOUT[20]~reg0.CLK
CLK => DOUT[21]~reg0.CLK
CLK => DOUT[22]~reg0.CLK
CLK => DOUT[23]~reg0.CLK
CLK => DOUT[24]~reg0.CLK
CLK => DOUT[25]~reg0.CLK
CLK => DOUT[26]~reg0.CLK
CLK => DOUT[27]~reg0.CLK
CLK => DOUT[28]~reg0.CLK
CLK => DOUT[29]~reg0.CLK
CLK => DOUT[30]~reg0.CLK
CLK => DOUT[31]~reg0.CLK
CLK => DOUT[32]~reg0.CLK
CLK => DOUT[33]~reg0.CLK
CLK => DOUT[34]~reg0.CLK
CLK => DOUT[35]~reg0.CLK
CLK => DOUT[36]~reg0.CLK
CLK => DOUT[37]~reg0.CLK
CLK => DOUT[38]~reg0.CLK
CLK => DOUT[39]~reg0.CLK
CLK => DOUT[40]~reg0.CLK
CLK => DOUT[41]~reg0.CLK
CLK => DOUT[42]~reg0.CLK
CLK => DOUT[43]~reg0.CLK
CLK => DOUT[44]~reg0.CLK
CLK => DOUT[45]~reg0.CLK
CLK => DOUT[46]~reg0.CLK
CLK => DOUT[47]~reg0.CLK
CLK => DOUT[48]~reg0.CLK
CLK => DOUT[49]~reg0.CLK
CLK => DOUT[50]~reg0.CLK
CLK => DOUT[51]~reg0.CLK
CLK => DOUT[52]~reg0.CLK
CLK => DOUT[53]~reg0.CLK
CLK => DOUT[54]~reg0.CLK
CLK => DOUT[55]~reg0.CLK
CLK => DOUT[56]~reg0.CLK
CLK => DOUT[57]~reg0.CLK
CLK => DOUT[58]~reg0.CLK
CLK => DOUT[59]~reg0.CLK
CLK => DOUT[60]~reg0.CLK
CLK => DOUT[61]~reg0.CLK
CLK => DOUT[62]~reg0.CLK
CLK => DOUT[63]~reg0.CLK
CLK => DOUT[64]~reg0.CLK
CLK => DOUT[65]~reg0.CLK
CLK => DOUT[66]~reg0.CLK
CLK => DOUT[67]~reg0.CLK
CLK => DOUT[68]~reg0.CLK
CLK => DOUT[69]~reg0.CLK
CLK => DOUT[70]~reg0.CLK
CLK => DOUT[71]~reg0.CLK
CLK => DOUT[72]~reg0.CLK
CLK => DOUT[73]~reg0.CLK
CLK => DOUT[74]~reg0.CLK
CLK => DOUT[75]~reg0.CLK
CLK => DOUT[76]~reg0.CLK
CLK => DOUT[77]~reg0.CLK
CLK => DOUT[78]~reg0.CLK
CLK => DOUT[79]~reg0.CLK
CLK => DOUT[80]~reg0.CLK
CLK => DOUT[81]~reg0.CLK
CLK => DOUT[82]~reg0.CLK
CLK => DOUT[83]~reg0.CLK
CLK => DOUT[84]~reg0.CLK
CLK => DOUT[85]~reg0.CLK
CLK => DOUT[86]~reg0.CLK
CLK => DOUT[87]~reg0.CLK
CLK => DOUT[88]~reg0.CLK
CLK => DOUT[89]~reg0.CLK
CLK => DOUT[90]~reg0.CLK
CLK => DOUT[91]~reg0.CLK
CLK => DOUT[92]~reg0.CLK
CLK => DOUT[93]~reg0.CLK
CLK => DOUT[94]~reg0.CLK
CLK => DOUT[95]~reg0.CLK
CLK => DOUT[96]~reg0.CLK
CLK => DOUT[97]~reg0.CLK
CLK => DOUT[98]~reg0.CLK
CLK => DOUT[99]~reg0.CLK
CLK => DOUT[100]~reg0.CLK
CLK => DOUT[101]~reg0.CLK
CLK => DOUT[102]~reg0.CLK
CLK => DOUT[103]~reg0.CLK
CLK => DOUT[104]~reg0.CLK
CLK => DOUT[105]~reg0.CLK
CLK => DOUT[106]~reg0.CLK
CLK => DOUT[107]~reg0.CLK
CLK => DOUT[108]~reg0.CLK
CLK => DOUT[109]~reg0.CLK
CLK => DOUT[110]~reg0.CLK
CLK => DOUT[111]~reg0.CLK
CLK => DOUT[112]~reg0.CLK
CLK => DOUT[113]~reg0.CLK
CLK => DOUT[114]~reg0.CLK
CLK => DOUT[115]~reg0.CLK
CLK => DOUT[116]~reg0.CLK
CLK => DOUT[117]~reg0.CLK
CLK => DOUT[118]~reg0.CLK
CLK => DOUT[119]~reg0.CLK
CLK => DOUT[120]~reg0.CLK
CLK => DOUT[121]~reg0.CLK
CLK => DOUT[122]~reg0.CLK
CLK => DOUT[123]~reg0.CLK
CLK => DOUT[124]~reg0.CLK
CLK => DOUT[125]~reg0.CLK
CLK => DOUT[126]~reg0.CLK
CLK => DOUT[127]~reg0.CLK
CLK => DOUT[128]~reg0.CLK
CLK => DOUT[129]~reg0.CLK
CLK => DOUT[130]~reg0.CLK
CLK => DOUT[131]~reg0.CLK
CLK => DOUT[132]~reg0.CLK
CLK => DOUT[133]~reg0.CLK
CLK => DOUT[134]~reg0.CLK
CLK => DOUT[135]~reg0.CLK
RST => DOUT[0]~reg0.ACLR
RST => DOUT[1]~reg0.ACLR
RST => DOUT[2]~reg0.ACLR
RST => DOUT[3]~reg0.ACLR
RST => DOUT[4]~reg0.ACLR
RST => DOUT[5]~reg0.ACLR
RST => DOUT[6]~reg0.ACLR
RST => DOUT[7]~reg0.ACLR
RST => DOUT[8]~reg0.ACLR
RST => DOUT[9]~reg0.ACLR
RST => DOUT[10]~reg0.ACLR
RST => DOUT[11]~reg0.ACLR
RST => DOUT[12]~reg0.ACLR
RST => DOUT[13]~reg0.ACLR
RST => DOUT[14]~reg0.ACLR
RST => DOUT[15]~reg0.ACLR
RST => DOUT[16]~reg0.ACLR
RST => DOUT[17]~reg0.ACLR
RST => DOUT[18]~reg0.ACLR
RST => DOUT[19]~reg0.ACLR
RST => DOUT[20]~reg0.ACLR
RST => DOUT[21]~reg0.ACLR
RST => DOUT[22]~reg0.ACLR
RST => DOUT[23]~reg0.ACLR
RST => DOUT[24]~reg0.ACLR
RST => DOUT[25]~reg0.ACLR
RST => DOUT[26]~reg0.ACLR
RST => DOUT[27]~reg0.ACLR
RST => DOUT[28]~reg0.ACLR
RST => DOUT[29]~reg0.ACLR
RST => DOUT[30]~reg0.ACLR
RST => DOUT[31]~reg0.ACLR
RST => DOUT[32]~reg0.ACLR
RST => DOUT[33]~reg0.ACLR
RST => DOUT[34]~reg0.ACLR
RST => DOUT[35]~reg0.ACLR
RST => DOUT[36]~reg0.ACLR
RST => DOUT[37]~reg0.ACLR
RST => DOUT[38]~reg0.ACLR
RST => DOUT[39]~reg0.ACLR
RST => DOUT[40]~reg0.ACLR
RST => DOUT[41]~reg0.ACLR
RST => DOUT[42]~reg0.ACLR
RST => DOUT[43]~reg0.ACLR
RST => DOUT[44]~reg0.ACLR
RST => DOUT[45]~reg0.ACLR
RST => DOUT[46]~reg0.ACLR
RST => DOUT[47]~reg0.ACLR
RST => DOUT[48]~reg0.ACLR
RST => DOUT[49]~reg0.ACLR
RST => DOUT[50]~reg0.ACLR
RST => DOUT[51]~reg0.ACLR
RST => DOUT[52]~reg0.ACLR
RST => DOUT[53]~reg0.ACLR
RST => DOUT[54]~reg0.ACLR
RST => DOUT[55]~reg0.ACLR
RST => DOUT[56]~reg0.ACLR
RST => DOUT[57]~reg0.ACLR
RST => DOUT[58]~reg0.ACLR
RST => DOUT[59]~reg0.ACLR
RST => DOUT[60]~reg0.ACLR
RST => DOUT[61]~reg0.ACLR
RST => DOUT[62]~reg0.ACLR
RST => DOUT[63]~reg0.ACLR
RST => DOUT[64]~reg0.ACLR
RST => DOUT[65]~reg0.ACLR
RST => DOUT[66]~reg0.ACLR
RST => DOUT[67]~reg0.ACLR
RST => DOUT[68]~reg0.ACLR
RST => DOUT[69]~reg0.ACLR
RST => DOUT[70]~reg0.ACLR
RST => DOUT[71]~reg0.ACLR
RST => DOUT[72]~reg0.ACLR
RST => DOUT[73]~reg0.ACLR
RST => DOUT[74]~reg0.ACLR
RST => DOUT[75]~reg0.ACLR
RST => DOUT[76]~reg0.ACLR
RST => DOUT[77]~reg0.ACLR
RST => DOUT[78]~reg0.ACLR
RST => DOUT[79]~reg0.ACLR
RST => DOUT[80]~reg0.ACLR
RST => DOUT[81]~reg0.ACLR
RST => DOUT[82]~reg0.ACLR
RST => DOUT[83]~reg0.ACLR
RST => DOUT[84]~reg0.ACLR
RST => DOUT[85]~reg0.ACLR
RST => DOUT[86]~reg0.ACLR
RST => DOUT[87]~reg0.ACLR
RST => DOUT[88]~reg0.ACLR
RST => DOUT[89]~reg0.ACLR
RST => DOUT[90]~reg0.ACLR
RST => DOUT[91]~reg0.ACLR
RST => DOUT[92]~reg0.ACLR
RST => DOUT[93]~reg0.ACLR
RST => DOUT[94]~reg0.ACLR
RST => DOUT[95]~reg0.ACLR
RST => DOUT[96]~reg0.ACLR
RST => DOUT[97]~reg0.ACLR
RST => DOUT[98]~reg0.ACLR
RST => DOUT[99]~reg0.ACLR
RST => DOUT[100]~reg0.ACLR
RST => DOUT[101]~reg0.ACLR
RST => DOUT[102]~reg0.ACLR
RST => DOUT[103]~reg0.ACLR
RST => DOUT[104]~reg0.ACLR
RST => DOUT[105]~reg0.ACLR
RST => DOUT[106]~reg0.ACLR
RST => DOUT[107]~reg0.ACLR
RST => DOUT[108]~reg0.ACLR
RST => DOUT[109]~reg0.ACLR
RST => DOUT[110]~reg0.ACLR
RST => DOUT[111]~reg0.ACLR
RST => DOUT[112]~reg0.ACLR
RST => DOUT[113]~reg0.ACLR
RST => DOUT[114]~reg0.ACLR
RST => DOUT[115]~reg0.ACLR
RST => DOUT[116]~reg0.ACLR
RST => DOUT[117]~reg0.ACLR
RST => DOUT[118]~reg0.ACLR
RST => DOUT[119]~reg0.ACLR
RST => DOUT[120]~reg0.ACLR
RST => DOUT[121]~reg0.ACLR
RST => DOUT[122]~reg0.ACLR
RST => DOUT[123]~reg0.ACLR
RST => DOUT[124]~reg0.ACLR
RST => DOUT[125]~reg0.ACLR
RST => DOUT[126]~reg0.ACLR
RST => DOUT[127]~reg0.ACLR
RST => DOUT[128]~reg0.ACLR
RST => DOUT[129]~reg0.ACLR
RST => DOUT[130]~reg0.ACLR
RST => DOUT[131]~reg0.ACLR
RST => DOUT[132]~reg0.ACLR
RST => DOUT[133]~reg0.ACLR
RST => DOUT[134]~reg0.ACLR
RST => DOUT[135]~reg0.ACLR


|MIPSExpo|WRITE_BACK:WB
CLK => ~NO_FANOUT~
Addr_Rd_IN[0] => Addr_Rd_OUT[0].DATAIN
Addr_Rd_IN[1] => Addr_Rd_OUT[1].DATAIN
Addr_Rd_IN[2] => Addr_Rd_OUT[2].DATAIN
Addr_Rd_IN[3] => Addr_Rd_OUT[3].DATAIN
Addr_Rd_IN[4] => Addr_Rd_OUT[4].DATAIN
ULA_OUT[0] => muxgenerico4x1:MUX_ULA_RAM.entradaA_MUX[0]
ULA_OUT[1] => muxgenerico4x1:MUX_ULA_RAM.entradaA_MUX[1]
ULA_OUT[2] => muxgenerico4x1:MUX_ULA_RAM.entradaA_MUX[2]
ULA_OUT[3] => muxgenerico4x1:MUX_ULA_RAM.entradaA_MUX[3]
ULA_OUT[4] => muxgenerico4x1:MUX_ULA_RAM.entradaA_MUX[4]
ULA_OUT[5] => muxgenerico4x1:MUX_ULA_RAM.entradaA_MUX[5]
ULA_OUT[6] => muxgenerico4x1:MUX_ULA_RAM.entradaA_MUX[6]
ULA_OUT[7] => muxgenerico4x1:MUX_ULA_RAM.entradaA_MUX[7]
ULA_OUT[8] => muxgenerico4x1:MUX_ULA_RAM.entradaA_MUX[8]
ULA_OUT[9] => muxgenerico4x1:MUX_ULA_RAM.entradaA_MUX[9]
ULA_OUT[10] => muxgenerico4x1:MUX_ULA_RAM.entradaA_MUX[10]
ULA_OUT[11] => muxgenerico4x1:MUX_ULA_RAM.entradaA_MUX[11]
ULA_OUT[12] => muxgenerico4x1:MUX_ULA_RAM.entradaA_MUX[12]
ULA_OUT[13] => muxgenerico4x1:MUX_ULA_RAM.entradaA_MUX[13]
ULA_OUT[14] => muxgenerico4x1:MUX_ULA_RAM.entradaA_MUX[14]
ULA_OUT[15] => muxgenerico4x1:MUX_ULA_RAM.entradaA_MUX[15]
ULA_OUT[16] => muxgenerico4x1:MUX_ULA_RAM.entradaA_MUX[16]
ULA_OUT[17] => muxgenerico4x1:MUX_ULA_RAM.entradaA_MUX[17]
ULA_OUT[18] => muxgenerico4x1:MUX_ULA_RAM.entradaA_MUX[18]
ULA_OUT[19] => muxgenerico4x1:MUX_ULA_RAM.entradaA_MUX[19]
ULA_OUT[20] => muxgenerico4x1:MUX_ULA_RAM.entradaA_MUX[20]
ULA_OUT[21] => muxgenerico4x1:MUX_ULA_RAM.entradaA_MUX[21]
ULA_OUT[22] => muxgenerico4x1:MUX_ULA_RAM.entradaA_MUX[22]
ULA_OUT[23] => muxgenerico4x1:MUX_ULA_RAM.entradaA_MUX[23]
ULA_OUT[24] => muxgenerico4x1:MUX_ULA_RAM.entradaA_MUX[24]
ULA_OUT[25] => muxgenerico4x1:MUX_ULA_RAM.entradaA_MUX[25]
ULA_OUT[26] => muxgenerico4x1:MUX_ULA_RAM.entradaA_MUX[26]
ULA_OUT[27] => muxgenerico4x1:MUX_ULA_RAM.entradaA_MUX[27]
ULA_OUT[28] => muxgenerico4x1:MUX_ULA_RAM.entradaA_MUX[28]
ULA_OUT[29] => muxgenerico4x1:MUX_ULA_RAM.entradaA_MUX[29]
ULA_OUT[30] => muxgenerico4x1:MUX_ULA_RAM.entradaA_MUX[30]
ULA_OUT[31] => muxgenerico4x1:MUX_ULA_RAM.entradaA_MUX[31]
RAM_OUT[0] => muxgenerico4x1:MUX_ULA_RAM.entradaB_MUX[0]
RAM_OUT[1] => muxgenerico4x1:MUX_ULA_RAM.entradaB_MUX[1]
RAM_OUT[2] => muxgenerico4x1:MUX_ULA_RAM.entradaB_MUX[2]
RAM_OUT[3] => muxgenerico4x1:MUX_ULA_RAM.entradaB_MUX[3]
RAM_OUT[4] => muxgenerico4x1:MUX_ULA_RAM.entradaB_MUX[4]
RAM_OUT[5] => muxgenerico4x1:MUX_ULA_RAM.entradaB_MUX[5]
RAM_OUT[6] => muxgenerico4x1:MUX_ULA_RAM.entradaB_MUX[6]
RAM_OUT[7] => muxgenerico4x1:MUX_ULA_RAM.entradaB_MUX[7]
RAM_OUT[8] => muxgenerico4x1:MUX_ULA_RAM.entradaB_MUX[8]
RAM_OUT[9] => muxgenerico4x1:MUX_ULA_RAM.entradaB_MUX[9]
RAM_OUT[10] => muxgenerico4x1:MUX_ULA_RAM.entradaB_MUX[10]
RAM_OUT[11] => muxgenerico4x1:MUX_ULA_RAM.entradaB_MUX[11]
RAM_OUT[12] => muxgenerico4x1:MUX_ULA_RAM.entradaB_MUX[12]
RAM_OUT[13] => muxgenerico4x1:MUX_ULA_RAM.entradaB_MUX[13]
RAM_OUT[14] => muxgenerico4x1:MUX_ULA_RAM.entradaB_MUX[14]
RAM_OUT[15] => muxgenerico4x1:MUX_ULA_RAM.entradaB_MUX[15]
RAM_OUT[16] => muxgenerico4x1:MUX_ULA_RAM.entradaB_MUX[16]
RAM_OUT[17] => muxgenerico4x1:MUX_ULA_RAM.entradaB_MUX[17]
RAM_OUT[18] => muxgenerico4x1:MUX_ULA_RAM.entradaB_MUX[18]
RAM_OUT[19] => muxgenerico4x1:MUX_ULA_RAM.entradaB_MUX[19]
RAM_OUT[20] => muxgenerico4x1:MUX_ULA_RAM.entradaB_MUX[20]
RAM_OUT[21] => muxgenerico4x1:MUX_ULA_RAM.entradaB_MUX[21]
RAM_OUT[22] => muxgenerico4x1:MUX_ULA_RAM.entradaB_MUX[22]
RAM_OUT[23] => muxgenerico4x1:MUX_ULA_RAM.entradaB_MUX[23]
RAM_OUT[24] => muxgenerico4x1:MUX_ULA_RAM.entradaB_MUX[24]
RAM_OUT[25] => muxgenerico4x1:MUX_ULA_RAM.entradaB_MUX[25]
RAM_OUT[26] => muxgenerico4x1:MUX_ULA_RAM.entradaB_MUX[26]
RAM_OUT[27] => muxgenerico4x1:MUX_ULA_RAM.entradaB_MUX[27]
RAM_OUT[28] => muxgenerico4x1:MUX_ULA_RAM.entradaB_MUX[28]
RAM_OUT[29] => muxgenerico4x1:MUX_ULA_RAM.entradaB_MUX[29]
RAM_OUT[30] => muxgenerico4x1:MUX_ULA_RAM.entradaB_MUX[30]
RAM_OUT[31] => muxgenerico4x1:MUX_ULA_RAM.entradaB_MUX[31]
PC_WB_IN[0] => muxgenerico4x1:MUX_ULA_RAM.entradaC_MUX[0]
PC_WB_IN[1] => muxgenerico4x1:MUX_ULA_RAM.entradaC_MUX[1]
PC_WB_IN[2] => muxgenerico4x1:MUX_ULA_RAM.entradaC_MUX[2]
PC_WB_IN[3] => muxgenerico4x1:MUX_ULA_RAM.entradaC_MUX[3]
PC_WB_IN[4] => muxgenerico4x1:MUX_ULA_RAM.entradaC_MUX[4]
PC_WB_IN[5] => muxgenerico4x1:MUX_ULA_RAM.entradaC_MUX[5]
PC_WB_IN[6] => muxgenerico4x1:MUX_ULA_RAM.entradaC_MUX[6]
PC_WB_IN[7] => muxgenerico4x1:MUX_ULA_RAM.entradaC_MUX[7]
PC_WB_IN[8] => muxgenerico4x1:MUX_ULA_RAM.entradaC_MUX[8]
PC_WB_IN[9] => muxgenerico4x1:MUX_ULA_RAM.entradaC_MUX[9]
PC_WB_IN[10] => muxgenerico4x1:MUX_ULA_RAM.entradaC_MUX[10]
PC_WB_IN[11] => muxgenerico4x1:MUX_ULA_RAM.entradaC_MUX[11]
PC_WB_IN[12] => muxgenerico4x1:MUX_ULA_RAM.entradaC_MUX[12]
PC_WB_IN[13] => muxgenerico4x1:MUX_ULA_RAM.entradaC_MUX[13]
PC_WB_IN[14] => muxgenerico4x1:MUX_ULA_RAM.entradaC_MUX[14]
PC_WB_IN[15] => muxgenerico4x1:MUX_ULA_RAM.entradaC_MUX[15]
PC_WB_IN[16] => muxgenerico4x1:MUX_ULA_RAM.entradaC_MUX[16]
PC_WB_IN[17] => muxgenerico4x1:MUX_ULA_RAM.entradaC_MUX[17]
PC_WB_IN[18] => muxgenerico4x1:MUX_ULA_RAM.entradaC_MUX[18]
PC_WB_IN[19] => muxgenerico4x1:MUX_ULA_RAM.entradaC_MUX[19]
PC_WB_IN[20] => muxgenerico4x1:MUX_ULA_RAM.entradaC_MUX[20]
PC_WB_IN[21] => muxgenerico4x1:MUX_ULA_RAM.entradaC_MUX[21]
PC_WB_IN[22] => muxgenerico4x1:MUX_ULA_RAM.entradaC_MUX[22]
PC_WB_IN[23] => muxgenerico4x1:MUX_ULA_RAM.entradaC_MUX[23]
PC_WB_IN[24] => muxgenerico4x1:MUX_ULA_RAM.entradaC_MUX[24]
PC_WB_IN[25] => muxgenerico4x1:MUX_ULA_RAM.entradaC_MUX[25]
PC_WB_IN[26] => muxgenerico4x1:MUX_ULA_RAM.entradaC_MUX[26]
PC_WB_IN[27] => muxgenerico4x1:MUX_ULA_RAM.entradaC_MUX[27]
PC_WB_IN[28] => muxgenerico4x1:MUX_ULA_RAM.entradaC_MUX[28]
PC_WB_IN[29] => muxgenerico4x1:MUX_ULA_RAM.entradaC_MUX[29]
PC_WB_IN[30] => muxgenerico4x1:MUX_ULA_RAM.entradaC_MUX[30]
PC_WB_IN[31] => muxgenerico4x1:MUX_ULA_RAM.entradaC_MUX[31]
Imediato_LUI[0] => muxgenerico4x1:MUX_ULA_RAM.entradaD_MUX[0]
Imediato_LUI[1] => muxgenerico4x1:MUX_ULA_RAM.entradaD_MUX[1]
Imediato_LUI[2] => muxgenerico4x1:MUX_ULA_RAM.entradaD_MUX[2]
Imediato_LUI[3] => muxgenerico4x1:MUX_ULA_RAM.entradaD_MUX[3]
Imediato_LUI[4] => muxgenerico4x1:MUX_ULA_RAM.entradaD_MUX[4]
Imediato_LUI[5] => muxgenerico4x1:MUX_ULA_RAM.entradaD_MUX[5]
Imediato_LUI[6] => muxgenerico4x1:MUX_ULA_RAM.entradaD_MUX[6]
Imediato_LUI[7] => muxgenerico4x1:MUX_ULA_RAM.entradaD_MUX[7]
Imediato_LUI[8] => muxgenerico4x1:MUX_ULA_RAM.entradaD_MUX[8]
Imediato_LUI[9] => muxgenerico4x1:MUX_ULA_RAM.entradaD_MUX[9]
Imediato_LUI[10] => muxgenerico4x1:MUX_ULA_RAM.entradaD_MUX[10]
Imediato_LUI[11] => muxgenerico4x1:MUX_ULA_RAM.entradaD_MUX[11]
Imediato_LUI[12] => muxgenerico4x1:MUX_ULA_RAM.entradaD_MUX[12]
Imediato_LUI[13] => muxgenerico4x1:MUX_ULA_RAM.entradaD_MUX[13]
Imediato_LUI[14] => muxgenerico4x1:MUX_ULA_RAM.entradaD_MUX[14]
Imediato_LUI[15] => muxgenerico4x1:MUX_ULA_RAM.entradaD_MUX[15]
Imediato_LUI[16] => muxgenerico4x1:MUX_ULA_RAM.entradaD_MUX[16]
Imediato_LUI[17] => muxgenerico4x1:MUX_ULA_RAM.entradaD_MUX[17]
Imediato_LUI[18] => muxgenerico4x1:MUX_ULA_RAM.entradaD_MUX[18]
Imediato_LUI[19] => muxgenerico4x1:MUX_ULA_RAM.entradaD_MUX[19]
Imediato_LUI[20] => muxgenerico4x1:MUX_ULA_RAM.entradaD_MUX[20]
Imediato_LUI[21] => muxgenerico4x1:MUX_ULA_RAM.entradaD_MUX[21]
Imediato_LUI[22] => muxgenerico4x1:MUX_ULA_RAM.entradaD_MUX[22]
Imediato_LUI[23] => muxgenerico4x1:MUX_ULA_RAM.entradaD_MUX[23]
Imediato_LUI[24] => muxgenerico4x1:MUX_ULA_RAM.entradaD_MUX[24]
Imediato_LUI[25] => muxgenerico4x1:MUX_ULA_RAM.entradaD_MUX[25]
Imediato_LUI[26] => muxgenerico4x1:MUX_ULA_RAM.entradaD_MUX[26]
Imediato_LUI[27] => muxgenerico4x1:MUX_ULA_RAM.entradaD_MUX[27]
Imediato_LUI[28] => muxgenerico4x1:MUX_ULA_RAM.entradaD_MUX[28]
Imediato_LUI[29] => muxgenerico4x1:MUX_ULA_RAM.entradaD_MUX[29]
Imediato_LUI[30] => muxgenerico4x1:MUX_ULA_RAM.entradaD_MUX[30]
Imediato_LUI[31] => muxgenerico4x1:MUX_ULA_RAM.entradaD_MUX[31]
WB_Ctrl[0] => muxgenerico4x1:MUX_ULA_RAM.seletor_MUX[0]
WB_Ctrl[1] => muxgenerico4x1:MUX_ULA_RAM.seletor_MUX[1]
WB_Ctrl[2] => habEscritaReg_OUT.DATAIN
Addr_Rd_OUT[0] <= Addr_Rd_IN[0].DB_MAX_OUTPUT_PORT_TYPE
Addr_Rd_OUT[1] <= Addr_Rd_IN[1].DB_MAX_OUTPUT_PORT_TYPE
Addr_Rd_OUT[2] <= Addr_Rd_IN[2].DB_MAX_OUTPUT_PORT_TYPE
Addr_Rd_OUT[3] <= Addr_Rd_IN[3].DB_MAX_OUTPUT_PORT_TYPE
Addr_Rd_OUT[4] <= Addr_Rd_IN[4].DB_MAX_OUTPUT_PORT_TYPE
Data_Rd_OUT[0] <= muxgenerico4x1:MUX_ULA_RAM.saida_MUX[0]
Data_Rd_OUT[1] <= muxgenerico4x1:MUX_ULA_RAM.saida_MUX[1]
Data_Rd_OUT[2] <= muxgenerico4x1:MUX_ULA_RAM.saida_MUX[2]
Data_Rd_OUT[3] <= muxgenerico4x1:MUX_ULA_RAM.saida_MUX[3]
Data_Rd_OUT[4] <= muxgenerico4x1:MUX_ULA_RAM.saida_MUX[4]
Data_Rd_OUT[5] <= muxgenerico4x1:MUX_ULA_RAM.saida_MUX[5]
Data_Rd_OUT[6] <= muxgenerico4x1:MUX_ULA_RAM.saida_MUX[6]
Data_Rd_OUT[7] <= muxgenerico4x1:MUX_ULA_RAM.saida_MUX[7]
Data_Rd_OUT[8] <= muxgenerico4x1:MUX_ULA_RAM.saida_MUX[8]
Data_Rd_OUT[9] <= muxgenerico4x1:MUX_ULA_RAM.saida_MUX[9]
Data_Rd_OUT[10] <= muxgenerico4x1:MUX_ULA_RAM.saida_MUX[10]
Data_Rd_OUT[11] <= muxgenerico4x1:MUX_ULA_RAM.saida_MUX[11]
Data_Rd_OUT[12] <= muxgenerico4x1:MUX_ULA_RAM.saida_MUX[12]
Data_Rd_OUT[13] <= muxgenerico4x1:MUX_ULA_RAM.saida_MUX[13]
Data_Rd_OUT[14] <= muxgenerico4x1:MUX_ULA_RAM.saida_MUX[14]
Data_Rd_OUT[15] <= muxgenerico4x1:MUX_ULA_RAM.saida_MUX[15]
Data_Rd_OUT[16] <= muxgenerico4x1:MUX_ULA_RAM.saida_MUX[16]
Data_Rd_OUT[17] <= muxgenerico4x1:MUX_ULA_RAM.saida_MUX[17]
Data_Rd_OUT[18] <= muxgenerico4x1:MUX_ULA_RAM.saida_MUX[18]
Data_Rd_OUT[19] <= muxgenerico4x1:MUX_ULA_RAM.saida_MUX[19]
Data_Rd_OUT[20] <= muxgenerico4x1:MUX_ULA_RAM.saida_MUX[20]
Data_Rd_OUT[21] <= muxgenerico4x1:MUX_ULA_RAM.saida_MUX[21]
Data_Rd_OUT[22] <= muxgenerico4x1:MUX_ULA_RAM.saida_MUX[22]
Data_Rd_OUT[23] <= muxgenerico4x1:MUX_ULA_RAM.saida_MUX[23]
Data_Rd_OUT[24] <= muxgenerico4x1:MUX_ULA_RAM.saida_MUX[24]
Data_Rd_OUT[25] <= muxgenerico4x1:MUX_ULA_RAM.saida_MUX[25]
Data_Rd_OUT[26] <= muxgenerico4x1:MUX_ULA_RAM.saida_MUX[26]
Data_Rd_OUT[27] <= muxgenerico4x1:MUX_ULA_RAM.saida_MUX[27]
Data_Rd_OUT[28] <= muxgenerico4x1:MUX_ULA_RAM.saida_MUX[28]
Data_Rd_OUT[29] <= muxgenerico4x1:MUX_ULA_RAM.saida_MUX[29]
Data_Rd_OUT[30] <= muxgenerico4x1:MUX_ULA_RAM.saida_MUX[30]
Data_Rd_OUT[31] <= muxgenerico4x1:MUX_ULA_RAM.saida_MUX[31]
habEscritaReg_OUT <= WB_Ctrl[2].DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|WRITE_BACK:WB|muxGenerico4x1:MUX_ULA_RAM
entradaA_MUX[0] => saida_MUX.DATAB
entradaA_MUX[1] => saida_MUX.DATAB
entradaA_MUX[2] => saida_MUX.DATAB
entradaA_MUX[3] => saida_MUX.DATAB
entradaA_MUX[4] => saida_MUX.DATAB
entradaA_MUX[5] => saida_MUX.DATAB
entradaA_MUX[6] => saida_MUX.DATAB
entradaA_MUX[7] => saida_MUX.DATAB
entradaA_MUX[8] => saida_MUX.DATAB
entradaA_MUX[9] => saida_MUX.DATAB
entradaA_MUX[10] => saida_MUX.DATAB
entradaA_MUX[11] => saida_MUX.DATAB
entradaA_MUX[12] => saida_MUX.DATAB
entradaA_MUX[13] => saida_MUX.DATAB
entradaA_MUX[14] => saida_MUX.DATAB
entradaA_MUX[15] => saida_MUX.DATAB
entradaA_MUX[16] => saida_MUX.DATAB
entradaA_MUX[17] => saida_MUX.DATAB
entradaA_MUX[18] => saida_MUX.DATAB
entradaA_MUX[19] => saida_MUX.DATAB
entradaA_MUX[20] => saida_MUX.DATAB
entradaA_MUX[21] => saida_MUX.DATAB
entradaA_MUX[22] => saida_MUX.DATAB
entradaA_MUX[23] => saida_MUX.DATAB
entradaA_MUX[24] => saida_MUX.DATAB
entradaA_MUX[25] => saida_MUX.DATAB
entradaA_MUX[26] => saida_MUX.DATAB
entradaA_MUX[27] => saida_MUX.DATAB
entradaA_MUX[28] => saida_MUX.DATAB
entradaA_MUX[29] => saida_MUX.DATAB
entradaA_MUX[30] => saida_MUX.DATAB
entradaA_MUX[31] => saida_MUX.DATAB
entradaB_MUX[0] => saida_MUX.DATAB
entradaB_MUX[1] => saida_MUX.DATAB
entradaB_MUX[2] => saida_MUX.DATAB
entradaB_MUX[3] => saida_MUX.DATAB
entradaB_MUX[4] => saida_MUX.DATAB
entradaB_MUX[5] => saida_MUX.DATAB
entradaB_MUX[6] => saida_MUX.DATAB
entradaB_MUX[7] => saida_MUX.DATAB
entradaB_MUX[8] => saida_MUX.DATAB
entradaB_MUX[9] => saida_MUX.DATAB
entradaB_MUX[10] => saida_MUX.DATAB
entradaB_MUX[11] => saida_MUX.DATAB
entradaB_MUX[12] => saida_MUX.DATAB
entradaB_MUX[13] => saida_MUX.DATAB
entradaB_MUX[14] => saida_MUX.DATAB
entradaB_MUX[15] => saida_MUX.DATAB
entradaB_MUX[16] => saida_MUX.DATAB
entradaB_MUX[17] => saida_MUX.DATAB
entradaB_MUX[18] => saida_MUX.DATAB
entradaB_MUX[19] => saida_MUX.DATAB
entradaB_MUX[20] => saida_MUX.DATAB
entradaB_MUX[21] => saida_MUX.DATAB
entradaB_MUX[22] => saida_MUX.DATAB
entradaB_MUX[23] => saida_MUX.DATAB
entradaB_MUX[24] => saida_MUX.DATAB
entradaB_MUX[25] => saida_MUX.DATAB
entradaB_MUX[26] => saida_MUX.DATAB
entradaB_MUX[27] => saida_MUX.DATAB
entradaB_MUX[28] => saida_MUX.DATAB
entradaB_MUX[29] => saida_MUX.DATAB
entradaB_MUX[30] => saida_MUX.DATAB
entradaB_MUX[31] => saida_MUX.DATAB
entradaC_MUX[0] => saida_MUX.DATAB
entradaC_MUX[1] => saida_MUX.DATAB
entradaC_MUX[2] => saida_MUX.DATAB
entradaC_MUX[3] => saida_MUX.DATAB
entradaC_MUX[4] => saida_MUX.DATAB
entradaC_MUX[5] => saida_MUX.DATAB
entradaC_MUX[6] => saida_MUX.DATAB
entradaC_MUX[7] => saida_MUX.DATAB
entradaC_MUX[8] => saida_MUX.DATAB
entradaC_MUX[9] => saida_MUX.DATAB
entradaC_MUX[10] => saida_MUX.DATAB
entradaC_MUX[11] => saida_MUX.DATAB
entradaC_MUX[12] => saida_MUX.DATAB
entradaC_MUX[13] => saida_MUX.DATAB
entradaC_MUX[14] => saida_MUX.DATAB
entradaC_MUX[15] => saida_MUX.DATAB
entradaC_MUX[16] => saida_MUX.DATAB
entradaC_MUX[17] => saida_MUX.DATAB
entradaC_MUX[18] => saida_MUX.DATAB
entradaC_MUX[19] => saida_MUX.DATAB
entradaC_MUX[20] => saida_MUX.DATAB
entradaC_MUX[21] => saida_MUX.DATAB
entradaC_MUX[22] => saida_MUX.DATAB
entradaC_MUX[23] => saida_MUX.DATAB
entradaC_MUX[24] => saida_MUX.DATAB
entradaC_MUX[25] => saida_MUX.DATAB
entradaC_MUX[26] => saida_MUX.DATAB
entradaC_MUX[27] => saida_MUX.DATAB
entradaC_MUX[28] => saida_MUX.DATAB
entradaC_MUX[29] => saida_MUX.DATAB
entradaC_MUX[30] => saida_MUX.DATAB
entradaC_MUX[31] => saida_MUX.DATAB
entradaD_MUX[0] => saida_MUX.DATAA
entradaD_MUX[1] => saida_MUX.DATAA
entradaD_MUX[2] => saida_MUX.DATAA
entradaD_MUX[3] => saida_MUX.DATAA
entradaD_MUX[4] => saida_MUX.DATAA
entradaD_MUX[5] => saida_MUX.DATAA
entradaD_MUX[6] => saida_MUX.DATAA
entradaD_MUX[7] => saida_MUX.DATAA
entradaD_MUX[8] => saida_MUX.DATAA
entradaD_MUX[9] => saida_MUX.DATAA
entradaD_MUX[10] => saida_MUX.DATAA
entradaD_MUX[11] => saida_MUX.DATAA
entradaD_MUX[12] => saida_MUX.DATAA
entradaD_MUX[13] => saida_MUX.DATAA
entradaD_MUX[14] => saida_MUX.DATAA
entradaD_MUX[15] => saida_MUX.DATAA
entradaD_MUX[16] => saida_MUX.DATAA
entradaD_MUX[17] => saida_MUX.DATAA
entradaD_MUX[18] => saida_MUX.DATAA
entradaD_MUX[19] => saida_MUX.DATAA
entradaD_MUX[20] => saida_MUX.DATAA
entradaD_MUX[21] => saida_MUX.DATAA
entradaD_MUX[22] => saida_MUX.DATAA
entradaD_MUX[23] => saida_MUX.DATAA
entradaD_MUX[24] => saida_MUX.DATAA
entradaD_MUX[25] => saida_MUX.DATAA
entradaD_MUX[26] => saida_MUX.DATAA
entradaD_MUX[27] => saida_MUX.DATAA
entradaD_MUX[28] => saida_MUX.DATAA
entradaD_MUX[29] => saida_MUX.DATAA
entradaD_MUX[30] => saida_MUX.DATAA
entradaD_MUX[31] => saida_MUX.DATAA
seletor_MUX[0] => Equal0.IN0
seletor_MUX[0] => Equal1.IN1
seletor_MUX[0] => Equal2.IN1
seletor_MUX[1] => Equal0.IN1
seletor_MUX[1] => Equal1.IN0
seletor_MUX[1] => Equal2.IN0
saida_MUX[0] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[1] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[2] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[3] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[4] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[5] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[6] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[7] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[8] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[9] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[10] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[11] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[12] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[13] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[14] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[15] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[16] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[17] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[18] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[19] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[20] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[21] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[22] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[23] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[24] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[25] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[26] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[27] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[28] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[29] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[30] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[31] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|muxGenerico4x1:MUX_Display
entradaA_MUX[0] => saida_MUX.DATAB
entradaA_MUX[1] => saida_MUX.DATAB
entradaA_MUX[2] => saida_MUX.DATAB
entradaA_MUX[3] => saida_MUX.DATAB
entradaA_MUX[4] => saida_MUX.DATAB
entradaA_MUX[5] => saida_MUX.DATAB
entradaA_MUX[6] => saida_MUX.DATAB
entradaA_MUX[7] => saida_MUX.DATAB
entradaA_MUX[8] => saida_MUX.DATAB
entradaA_MUX[9] => saida_MUX.DATAB
entradaA_MUX[10] => saida_MUX.DATAB
entradaA_MUX[11] => saida_MUX.DATAB
entradaA_MUX[12] => saida_MUX.DATAB
entradaA_MUX[13] => saida_MUX.DATAB
entradaA_MUX[14] => saida_MUX.DATAB
entradaA_MUX[15] => saida_MUX.DATAB
entradaA_MUX[16] => saida_MUX.DATAB
entradaA_MUX[17] => saida_MUX.DATAB
entradaA_MUX[18] => saida_MUX.DATAB
entradaA_MUX[19] => saida_MUX.DATAB
entradaA_MUX[20] => saida_MUX.DATAB
entradaA_MUX[21] => saida_MUX.DATAB
entradaA_MUX[22] => saida_MUX.DATAB
entradaA_MUX[23] => saida_MUX.DATAB
entradaA_MUX[24] => saida_MUX.DATAB
entradaA_MUX[25] => saida_MUX.DATAB
entradaA_MUX[26] => saida_MUX.DATAB
entradaA_MUX[27] => saida_MUX.DATAB
entradaA_MUX[28] => saida_MUX.DATAB
entradaA_MUX[29] => saida_MUX.DATAB
entradaA_MUX[30] => saida_MUX.DATAB
entradaA_MUX[31] => saida_MUX.DATAB
entradaB_MUX[0] => saida_MUX.DATAB
entradaB_MUX[1] => saida_MUX.DATAB
entradaB_MUX[2] => saida_MUX.DATAB
entradaB_MUX[3] => saida_MUX.DATAB
entradaB_MUX[4] => saida_MUX.DATAB
entradaB_MUX[5] => saida_MUX.DATAB
entradaB_MUX[6] => saida_MUX.DATAB
entradaB_MUX[7] => saida_MUX.DATAB
entradaB_MUX[8] => saida_MUX.DATAB
entradaB_MUX[9] => saida_MUX.DATAB
entradaB_MUX[10] => saida_MUX.DATAB
entradaB_MUX[11] => saida_MUX.DATAB
entradaB_MUX[12] => saida_MUX.DATAB
entradaB_MUX[13] => saida_MUX.DATAB
entradaB_MUX[14] => saida_MUX.DATAB
entradaB_MUX[15] => saida_MUX.DATAB
entradaB_MUX[16] => saida_MUX.DATAB
entradaB_MUX[17] => saida_MUX.DATAB
entradaB_MUX[18] => saida_MUX.DATAB
entradaB_MUX[19] => saida_MUX.DATAB
entradaB_MUX[20] => saida_MUX.DATAB
entradaB_MUX[21] => saida_MUX.DATAB
entradaB_MUX[22] => saida_MUX.DATAB
entradaB_MUX[23] => saida_MUX.DATAB
entradaB_MUX[24] => saida_MUX.DATAB
entradaB_MUX[25] => saida_MUX.DATAB
entradaB_MUX[26] => saida_MUX.DATAB
entradaB_MUX[27] => saida_MUX.DATAB
entradaB_MUX[28] => saida_MUX.DATAB
entradaB_MUX[29] => saida_MUX.DATAB
entradaB_MUX[30] => saida_MUX.DATAB
entradaB_MUX[31] => saida_MUX.DATAB
entradaC_MUX[0] => saida_MUX.DATAB
entradaC_MUX[1] => saida_MUX.DATAB
entradaC_MUX[2] => saida_MUX.DATAB
entradaC_MUX[3] => saida_MUX.DATAB
entradaC_MUX[4] => saida_MUX.DATAB
entradaC_MUX[5] => saida_MUX.DATAB
entradaC_MUX[6] => saida_MUX.DATAB
entradaC_MUX[7] => saida_MUX.DATAB
entradaC_MUX[8] => saida_MUX.DATAB
entradaC_MUX[9] => saida_MUX.DATAB
entradaC_MUX[10] => saida_MUX.DATAB
entradaC_MUX[11] => saida_MUX.DATAB
entradaC_MUX[12] => saida_MUX.DATAB
entradaC_MUX[13] => saida_MUX.DATAB
entradaC_MUX[14] => saida_MUX.DATAB
entradaC_MUX[15] => saida_MUX.DATAB
entradaC_MUX[16] => saida_MUX.DATAB
entradaC_MUX[17] => saida_MUX.DATAB
entradaC_MUX[18] => saida_MUX.DATAB
entradaC_MUX[19] => saida_MUX.DATAB
entradaC_MUX[20] => saida_MUX.DATAB
entradaC_MUX[21] => saida_MUX.DATAB
entradaC_MUX[22] => saida_MUX.DATAB
entradaC_MUX[23] => saida_MUX.DATAB
entradaC_MUX[24] => saida_MUX.DATAB
entradaC_MUX[25] => saida_MUX.DATAB
entradaC_MUX[26] => saida_MUX.DATAB
entradaC_MUX[27] => saida_MUX.DATAB
entradaC_MUX[28] => saida_MUX.DATAB
entradaC_MUX[29] => saida_MUX.DATAB
entradaC_MUX[30] => saida_MUX.DATAB
entradaC_MUX[31] => saida_MUX.DATAB
entradaD_MUX[0] => saida_MUX.DATAA
entradaD_MUX[1] => saida_MUX.DATAA
entradaD_MUX[2] => saida_MUX.DATAA
entradaD_MUX[3] => saida_MUX.DATAA
entradaD_MUX[4] => saida_MUX.DATAA
entradaD_MUX[5] => saida_MUX.DATAA
entradaD_MUX[6] => saida_MUX.DATAA
entradaD_MUX[7] => saida_MUX.DATAA
entradaD_MUX[8] => saida_MUX.DATAA
entradaD_MUX[9] => saida_MUX.DATAA
entradaD_MUX[10] => saida_MUX.DATAA
entradaD_MUX[11] => saida_MUX.DATAA
entradaD_MUX[12] => saida_MUX.DATAA
entradaD_MUX[13] => saida_MUX.DATAA
entradaD_MUX[14] => saida_MUX.DATAA
entradaD_MUX[15] => saida_MUX.DATAA
entradaD_MUX[16] => saida_MUX.DATAA
entradaD_MUX[17] => saida_MUX.DATAA
entradaD_MUX[18] => saida_MUX.DATAA
entradaD_MUX[19] => saida_MUX.DATAA
entradaD_MUX[20] => saida_MUX.DATAA
entradaD_MUX[21] => saida_MUX.DATAA
entradaD_MUX[22] => saida_MUX.DATAA
entradaD_MUX[23] => saida_MUX.DATAA
entradaD_MUX[24] => saida_MUX.DATAA
entradaD_MUX[25] => saida_MUX.DATAA
entradaD_MUX[26] => saida_MUX.DATAA
entradaD_MUX[27] => saida_MUX.DATAA
entradaD_MUX[28] => saida_MUX.DATAA
entradaD_MUX[29] => saida_MUX.DATAA
entradaD_MUX[30] => saida_MUX.DATAA
entradaD_MUX[31] => saida_MUX.DATAA
seletor_MUX[0] => Equal0.IN0
seletor_MUX[0] => Equal1.IN1
seletor_MUX[0] => Equal2.IN1
seletor_MUX[1] => Equal0.IN1
seletor_MUX[1] => Equal1.IN0
seletor_MUX[1] => Equal2.IN0
saida_MUX[0] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[1] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[2] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[3] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[4] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[5] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[6] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[7] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[8] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[9] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[10] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[11] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[12] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[13] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[14] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[15] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[16] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[17] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[18] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[19] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[20] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[21] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[22] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[23] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[24] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[25] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[26] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[27] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[28] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[29] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[30] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE
saida_MUX[31] <= saida_MUX.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|conversorHex7Seg:H0
dadoHex[0] => Equal0.IN3
dadoHex[0] => Equal1.IN0
dadoHex[0] => Equal2.IN3
dadoHex[0] => Equal3.IN1
dadoHex[0] => Equal4.IN3
dadoHex[0] => Equal5.IN1
dadoHex[0] => Equal6.IN3
dadoHex[0] => Equal7.IN2
dadoHex[0] => Equal8.IN3
dadoHex[0] => Equal9.IN1
dadoHex[0] => Equal10.IN3
dadoHex[0] => Equal11.IN2
dadoHex[0] => Equal12.IN3
dadoHex[0] => Equal13.IN2
dadoHex[0] => Equal14.IN3
dadoHex[0] => Equal15.IN3
dadoHex[1] => Equal0.IN2
dadoHex[1] => Equal1.IN3
dadoHex[1] => Equal2.IN0
dadoHex[1] => Equal3.IN0
dadoHex[1] => Equal4.IN2
dadoHex[1] => Equal5.IN3
dadoHex[1] => Equal6.IN1
dadoHex[1] => Equal7.IN1
dadoHex[1] => Equal8.IN2
dadoHex[1] => Equal9.IN3
dadoHex[1] => Equal10.IN1
dadoHex[1] => Equal11.IN1
dadoHex[1] => Equal12.IN2
dadoHex[1] => Equal13.IN3
dadoHex[1] => Equal14.IN2
dadoHex[1] => Equal15.IN2
dadoHex[2] => Equal0.IN1
dadoHex[2] => Equal1.IN2
dadoHex[2] => Equal2.IN2
dadoHex[2] => Equal3.IN3
dadoHex[2] => Equal4.IN0
dadoHex[2] => Equal5.IN0
dadoHex[2] => Equal6.IN0
dadoHex[2] => Equal7.IN0
dadoHex[2] => Equal8.IN1
dadoHex[2] => Equal9.IN2
dadoHex[2] => Equal10.IN2
dadoHex[2] => Equal11.IN3
dadoHex[2] => Equal12.IN1
dadoHex[2] => Equal13.IN1
dadoHex[2] => Equal14.IN1
dadoHex[2] => Equal15.IN1
dadoHex[3] => Equal0.IN0
dadoHex[3] => Equal1.IN1
dadoHex[3] => Equal2.IN1
dadoHex[3] => Equal3.IN2
dadoHex[3] => Equal4.IN1
dadoHex[3] => Equal5.IN2
dadoHex[3] => Equal6.IN2
dadoHex[3] => Equal7.IN3
dadoHex[3] => Equal8.IN0
dadoHex[3] => Equal9.IN0
dadoHex[3] => Equal10.IN0
dadoHex[3] => Equal11.IN0
dadoHex[3] => Equal12.IN0
dadoHex[3] => Equal13.IN0
dadoHex[3] => Equal14.IN0
dadoHex[3] => Equal15.IN0
apaga => saida7seg.IN0
apaga => saida7seg.IN0
negativo => saida7seg.IN1
negativo => saida7seg.IN1
overFlow => saida7seg.OUTPUTSELECT
overFlow => saida7seg.OUTPUTSELECT
overFlow => saida7seg.OUTPUTSELECT
overFlow => saida7seg.OUTPUTSELECT
overFlow => saida7seg.OUTPUTSELECT
overFlow => saida7seg.OUTPUTSELECT
overFlow => saida7seg.OUTPUTSELECT
saida7seg[0] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE
saida7seg[1] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE
saida7seg[2] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE
saida7seg[3] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE
saida7seg[4] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE
saida7seg[5] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE
saida7seg[6] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|conversorHex7Seg:H1
dadoHex[0] => Equal0.IN3
dadoHex[0] => Equal1.IN0
dadoHex[0] => Equal2.IN3
dadoHex[0] => Equal3.IN1
dadoHex[0] => Equal4.IN3
dadoHex[0] => Equal5.IN1
dadoHex[0] => Equal6.IN3
dadoHex[0] => Equal7.IN2
dadoHex[0] => Equal8.IN3
dadoHex[0] => Equal9.IN1
dadoHex[0] => Equal10.IN3
dadoHex[0] => Equal11.IN2
dadoHex[0] => Equal12.IN3
dadoHex[0] => Equal13.IN2
dadoHex[0] => Equal14.IN3
dadoHex[0] => Equal15.IN3
dadoHex[1] => Equal0.IN2
dadoHex[1] => Equal1.IN3
dadoHex[1] => Equal2.IN0
dadoHex[1] => Equal3.IN0
dadoHex[1] => Equal4.IN2
dadoHex[1] => Equal5.IN3
dadoHex[1] => Equal6.IN1
dadoHex[1] => Equal7.IN1
dadoHex[1] => Equal8.IN2
dadoHex[1] => Equal9.IN3
dadoHex[1] => Equal10.IN1
dadoHex[1] => Equal11.IN1
dadoHex[1] => Equal12.IN2
dadoHex[1] => Equal13.IN3
dadoHex[1] => Equal14.IN2
dadoHex[1] => Equal15.IN2
dadoHex[2] => Equal0.IN1
dadoHex[2] => Equal1.IN2
dadoHex[2] => Equal2.IN2
dadoHex[2] => Equal3.IN3
dadoHex[2] => Equal4.IN0
dadoHex[2] => Equal5.IN0
dadoHex[2] => Equal6.IN0
dadoHex[2] => Equal7.IN0
dadoHex[2] => Equal8.IN1
dadoHex[2] => Equal9.IN2
dadoHex[2] => Equal10.IN2
dadoHex[2] => Equal11.IN3
dadoHex[2] => Equal12.IN1
dadoHex[2] => Equal13.IN1
dadoHex[2] => Equal14.IN1
dadoHex[2] => Equal15.IN1
dadoHex[3] => Equal0.IN0
dadoHex[3] => Equal1.IN1
dadoHex[3] => Equal2.IN1
dadoHex[3] => Equal3.IN2
dadoHex[3] => Equal4.IN1
dadoHex[3] => Equal5.IN2
dadoHex[3] => Equal6.IN2
dadoHex[3] => Equal7.IN3
dadoHex[3] => Equal8.IN0
dadoHex[3] => Equal9.IN0
dadoHex[3] => Equal10.IN0
dadoHex[3] => Equal11.IN0
dadoHex[3] => Equal12.IN0
dadoHex[3] => Equal13.IN0
dadoHex[3] => Equal14.IN0
dadoHex[3] => Equal15.IN0
apaga => saida7seg.IN0
apaga => saida7seg.IN0
negativo => saida7seg.IN1
negativo => saida7seg.IN1
overFlow => saida7seg.OUTPUTSELECT
overFlow => saida7seg.OUTPUTSELECT
overFlow => saida7seg.OUTPUTSELECT
overFlow => saida7seg.OUTPUTSELECT
overFlow => saida7seg.OUTPUTSELECT
overFlow => saida7seg.OUTPUTSELECT
overFlow => saida7seg.OUTPUTSELECT
saida7seg[0] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE
saida7seg[1] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE
saida7seg[2] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE
saida7seg[3] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE
saida7seg[4] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE
saida7seg[5] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE
saida7seg[6] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|conversorHex7Seg:H2
dadoHex[0] => Equal0.IN3
dadoHex[0] => Equal1.IN0
dadoHex[0] => Equal2.IN3
dadoHex[0] => Equal3.IN1
dadoHex[0] => Equal4.IN3
dadoHex[0] => Equal5.IN1
dadoHex[0] => Equal6.IN3
dadoHex[0] => Equal7.IN2
dadoHex[0] => Equal8.IN3
dadoHex[0] => Equal9.IN1
dadoHex[0] => Equal10.IN3
dadoHex[0] => Equal11.IN2
dadoHex[0] => Equal12.IN3
dadoHex[0] => Equal13.IN2
dadoHex[0] => Equal14.IN3
dadoHex[0] => Equal15.IN3
dadoHex[1] => Equal0.IN2
dadoHex[1] => Equal1.IN3
dadoHex[1] => Equal2.IN0
dadoHex[1] => Equal3.IN0
dadoHex[1] => Equal4.IN2
dadoHex[1] => Equal5.IN3
dadoHex[1] => Equal6.IN1
dadoHex[1] => Equal7.IN1
dadoHex[1] => Equal8.IN2
dadoHex[1] => Equal9.IN3
dadoHex[1] => Equal10.IN1
dadoHex[1] => Equal11.IN1
dadoHex[1] => Equal12.IN2
dadoHex[1] => Equal13.IN3
dadoHex[1] => Equal14.IN2
dadoHex[1] => Equal15.IN2
dadoHex[2] => Equal0.IN1
dadoHex[2] => Equal1.IN2
dadoHex[2] => Equal2.IN2
dadoHex[2] => Equal3.IN3
dadoHex[2] => Equal4.IN0
dadoHex[2] => Equal5.IN0
dadoHex[2] => Equal6.IN0
dadoHex[2] => Equal7.IN0
dadoHex[2] => Equal8.IN1
dadoHex[2] => Equal9.IN2
dadoHex[2] => Equal10.IN2
dadoHex[2] => Equal11.IN3
dadoHex[2] => Equal12.IN1
dadoHex[2] => Equal13.IN1
dadoHex[2] => Equal14.IN1
dadoHex[2] => Equal15.IN1
dadoHex[3] => Equal0.IN0
dadoHex[3] => Equal1.IN1
dadoHex[3] => Equal2.IN1
dadoHex[3] => Equal3.IN2
dadoHex[3] => Equal4.IN1
dadoHex[3] => Equal5.IN2
dadoHex[3] => Equal6.IN2
dadoHex[3] => Equal7.IN3
dadoHex[3] => Equal8.IN0
dadoHex[3] => Equal9.IN0
dadoHex[3] => Equal10.IN0
dadoHex[3] => Equal11.IN0
dadoHex[3] => Equal12.IN0
dadoHex[3] => Equal13.IN0
dadoHex[3] => Equal14.IN0
dadoHex[3] => Equal15.IN0
apaga => saida7seg.IN0
apaga => saida7seg.IN0
negativo => saida7seg.IN1
negativo => saida7seg.IN1
overFlow => saida7seg.OUTPUTSELECT
overFlow => saida7seg.OUTPUTSELECT
overFlow => saida7seg.OUTPUTSELECT
overFlow => saida7seg.OUTPUTSELECT
overFlow => saida7seg.OUTPUTSELECT
overFlow => saida7seg.OUTPUTSELECT
overFlow => saida7seg.OUTPUTSELECT
saida7seg[0] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE
saida7seg[1] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE
saida7seg[2] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE
saida7seg[3] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE
saida7seg[4] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE
saida7seg[5] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE
saida7seg[6] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|conversorHex7Seg:H3
dadoHex[0] => Equal0.IN3
dadoHex[0] => Equal1.IN0
dadoHex[0] => Equal2.IN3
dadoHex[0] => Equal3.IN1
dadoHex[0] => Equal4.IN3
dadoHex[0] => Equal5.IN1
dadoHex[0] => Equal6.IN3
dadoHex[0] => Equal7.IN2
dadoHex[0] => Equal8.IN3
dadoHex[0] => Equal9.IN1
dadoHex[0] => Equal10.IN3
dadoHex[0] => Equal11.IN2
dadoHex[0] => Equal12.IN3
dadoHex[0] => Equal13.IN2
dadoHex[0] => Equal14.IN3
dadoHex[0] => Equal15.IN3
dadoHex[1] => Equal0.IN2
dadoHex[1] => Equal1.IN3
dadoHex[1] => Equal2.IN0
dadoHex[1] => Equal3.IN0
dadoHex[1] => Equal4.IN2
dadoHex[1] => Equal5.IN3
dadoHex[1] => Equal6.IN1
dadoHex[1] => Equal7.IN1
dadoHex[1] => Equal8.IN2
dadoHex[1] => Equal9.IN3
dadoHex[1] => Equal10.IN1
dadoHex[1] => Equal11.IN1
dadoHex[1] => Equal12.IN2
dadoHex[1] => Equal13.IN3
dadoHex[1] => Equal14.IN2
dadoHex[1] => Equal15.IN2
dadoHex[2] => Equal0.IN1
dadoHex[2] => Equal1.IN2
dadoHex[2] => Equal2.IN2
dadoHex[2] => Equal3.IN3
dadoHex[2] => Equal4.IN0
dadoHex[2] => Equal5.IN0
dadoHex[2] => Equal6.IN0
dadoHex[2] => Equal7.IN0
dadoHex[2] => Equal8.IN1
dadoHex[2] => Equal9.IN2
dadoHex[2] => Equal10.IN2
dadoHex[2] => Equal11.IN3
dadoHex[2] => Equal12.IN1
dadoHex[2] => Equal13.IN1
dadoHex[2] => Equal14.IN1
dadoHex[2] => Equal15.IN1
dadoHex[3] => Equal0.IN0
dadoHex[3] => Equal1.IN1
dadoHex[3] => Equal2.IN1
dadoHex[3] => Equal3.IN2
dadoHex[3] => Equal4.IN1
dadoHex[3] => Equal5.IN2
dadoHex[3] => Equal6.IN2
dadoHex[3] => Equal7.IN3
dadoHex[3] => Equal8.IN0
dadoHex[3] => Equal9.IN0
dadoHex[3] => Equal10.IN0
dadoHex[3] => Equal11.IN0
dadoHex[3] => Equal12.IN0
dadoHex[3] => Equal13.IN0
dadoHex[3] => Equal14.IN0
dadoHex[3] => Equal15.IN0
apaga => saida7seg.IN0
apaga => saida7seg.IN0
negativo => saida7seg.IN1
negativo => saida7seg.IN1
overFlow => saida7seg.OUTPUTSELECT
overFlow => saida7seg.OUTPUTSELECT
overFlow => saida7seg.OUTPUTSELECT
overFlow => saida7seg.OUTPUTSELECT
overFlow => saida7seg.OUTPUTSELECT
overFlow => saida7seg.OUTPUTSELECT
overFlow => saida7seg.OUTPUTSELECT
saida7seg[0] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE
saida7seg[1] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE
saida7seg[2] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE
saida7seg[3] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE
saida7seg[4] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE
saida7seg[5] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE
saida7seg[6] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|conversorHex7Seg:H4
dadoHex[0] => Equal0.IN3
dadoHex[0] => Equal1.IN0
dadoHex[0] => Equal2.IN3
dadoHex[0] => Equal3.IN1
dadoHex[0] => Equal4.IN3
dadoHex[0] => Equal5.IN1
dadoHex[0] => Equal6.IN3
dadoHex[0] => Equal7.IN2
dadoHex[0] => Equal8.IN3
dadoHex[0] => Equal9.IN1
dadoHex[0] => Equal10.IN3
dadoHex[0] => Equal11.IN2
dadoHex[0] => Equal12.IN3
dadoHex[0] => Equal13.IN2
dadoHex[0] => Equal14.IN3
dadoHex[0] => Equal15.IN3
dadoHex[1] => Equal0.IN2
dadoHex[1] => Equal1.IN3
dadoHex[1] => Equal2.IN0
dadoHex[1] => Equal3.IN0
dadoHex[1] => Equal4.IN2
dadoHex[1] => Equal5.IN3
dadoHex[1] => Equal6.IN1
dadoHex[1] => Equal7.IN1
dadoHex[1] => Equal8.IN2
dadoHex[1] => Equal9.IN3
dadoHex[1] => Equal10.IN1
dadoHex[1] => Equal11.IN1
dadoHex[1] => Equal12.IN2
dadoHex[1] => Equal13.IN3
dadoHex[1] => Equal14.IN2
dadoHex[1] => Equal15.IN2
dadoHex[2] => Equal0.IN1
dadoHex[2] => Equal1.IN2
dadoHex[2] => Equal2.IN2
dadoHex[2] => Equal3.IN3
dadoHex[2] => Equal4.IN0
dadoHex[2] => Equal5.IN0
dadoHex[2] => Equal6.IN0
dadoHex[2] => Equal7.IN0
dadoHex[2] => Equal8.IN1
dadoHex[2] => Equal9.IN2
dadoHex[2] => Equal10.IN2
dadoHex[2] => Equal11.IN3
dadoHex[2] => Equal12.IN1
dadoHex[2] => Equal13.IN1
dadoHex[2] => Equal14.IN1
dadoHex[2] => Equal15.IN1
dadoHex[3] => Equal0.IN0
dadoHex[3] => Equal1.IN1
dadoHex[3] => Equal2.IN1
dadoHex[3] => Equal3.IN2
dadoHex[3] => Equal4.IN1
dadoHex[3] => Equal5.IN2
dadoHex[3] => Equal6.IN2
dadoHex[3] => Equal7.IN3
dadoHex[3] => Equal8.IN0
dadoHex[3] => Equal9.IN0
dadoHex[3] => Equal10.IN0
dadoHex[3] => Equal11.IN0
dadoHex[3] => Equal12.IN0
dadoHex[3] => Equal13.IN0
dadoHex[3] => Equal14.IN0
dadoHex[3] => Equal15.IN0
apaga => saida7seg.IN0
apaga => saida7seg.IN0
negativo => saida7seg.IN1
negativo => saida7seg.IN1
overFlow => saida7seg.OUTPUTSELECT
overFlow => saida7seg.OUTPUTSELECT
overFlow => saida7seg.OUTPUTSELECT
overFlow => saida7seg.OUTPUTSELECT
overFlow => saida7seg.OUTPUTSELECT
overFlow => saida7seg.OUTPUTSELECT
overFlow => saida7seg.OUTPUTSELECT
saida7seg[0] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE
saida7seg[1] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE
saida7seg[2] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE
saida7seg[3] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE
saida7seg[4] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE
saida7seg[5] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE
saida7seg[6] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE


|MIPSExpo|conversorHex7Seg:H5
dadoHex[0] => Equal0.IN3
dadoHex[0] => Equal1.IN0
dadoHex[0] => Equal2.IN3
dadoHex[0] => Equal3.IN1
dadoHex[0] => Equal4.IN3
dadoHex[0] => Equal5.IN1
dadoHex[0] => Equal6.IN3
dadoHex[0] => Equal7.IN2
dadoHex[0] => Equal8.IN3
dadoHex[0] => Equal9.IN1
dadoHex[0] => Equal10.IN3
dadoHex[0] => Equal11.IN2
dadoHex[0] => Equal12.IN3
dadoHex[0] => Equal13.IN2
dadoHex[0] => Equal14.IN3
dadoHex[0] => Equal15.IN3
dadoHex[1] => Equal0.IN2
dadoHex[1] => Equal1.IN3
dadoHex[1] => Equal2.IN0
dadoHex[1] => Equal3.IN0
dadoHex[1] => Equal4.IN2
dadoHex[1] => Equal5.IN3
dadoHex[1] => Equal6.IN1
dadoHex[1] => Equal7.IN1
dadoHex[1] => Equal8.IN2
dadoHex[1] => Equal9.IN3
dadoHex[1] => Equal10.IN1
dadoHex[1] => Equal11.IN1
dadoHex[1] => Equal12.IN2
dadoHex[1] => Equal13.IN3
dadoHex[1] => Equal14.IN2
dadoHex[1] => Equal15.IN2
dadoHex[2] => Equal0.IN1
dadoHex[2] => Equal1.IN2
dadoHex[2] => Equal2.IN2
dadoHex[2] => Equal3.IN3
dadoHex[2] => Equal4.IN0
dadoHex[2] => Equal5.IN0
dadoHex[2] => Equal6.IN0
dadoHex[2] => Equal7.IN0
dadoHex[2] => Equal8.IN1
dadoHex[2] => Equal9.IN2
dadoHex[2] => Equal10.IN2
dadoHex[2] => Equal11.IN3
dadoHex[2] => Equal12.IN1
dadoHex[2] => Equal13.IN1
dadoHex[2] => Equal14.IN1
dadoHex[2] => Equal15.IN1
dadoHex[3] => Equal0.IN0
dadoHex[3] => Equal1.IN1
dadoHex[3] => Equal2.IN1
dadoHex[3] => Equal3.IN2
dadoHex[3] => Equal4.IN1
dadoHex[3] => Equal5.IN2
dadoHex[3] => Equal6.IN2
dadoHex[3] => Equal7.IN3
dadoHex[3] => Equal8.IN0
dadoHex[3] => Equal9.IN0
dadoHex[3] => Equal10.IN0
dadoHex[3] => Equal11.IN0
dadoHex[3] => Equal12.IN0
dadoHex[3] => Equal13.IN0
dadoHex[3] => Equal14.IN0
dadoHex[3] => Equal15.IN0
apaga => saida7seg.IN0
apaga => saida7seg.IN0
negativo => saida7seg.IN1
negativo => saida7seg.IN1
overFlow => saida7seg.OUTPUTSELECT
overFlow => saida7seg.OUTPUTSELECT
overFlow => saida7seg.OUTPUTSELECT
overFlow => saida7seg.OUTPUTSELECT
overFlow => saida7seg.OUTPUTSELECT
overFlow => saida7seg.OUTPUTSELECT
overFlow => saida7seg.OUTPUTSELECT
saida7seg[0] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE
saida7seg[1] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE
saida7seg[2] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE
saida7seg[3] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE
saida7seg[4] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE
saida7seg[5] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE
saida7seg[6] <= saida7seg.DB_MAX_OUTPUT_PORT_TYPE


