{:input (genetic.crossover/dumb-crossover 294221651 (genetic.mutation/change-constant-value 2048927328 (genetic.representation/genetic-representation "examples/58030.B227B96A.blif")) (genetic.representation/genetic-representation "examples/57913.FED53366.blif")), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , wire1_20, \\wire:missing_edge , \\wire5_13_15_:missing , wire7_20);\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  wire wire10_15;\n  wire wire10_16;\n  wire wire11_12_14_15;\n  wire \\wire11_20_:missing ;\n  wire wire11_22;\n  wire wire11_23_27_28;\n  wire \\wire11_:missing ;\n  wire wire12_13;\n  wire wire13_21;\n  wire \\wire16_:missing ;\n  wire wire17_25;\n  wire \\wire17_:missing_19_21 ;\n  wire \\wire17_:missing_19_28 ;\n  wire wire18_20_5;\n  wire wire19_20;\n  output wire1_20;\n  wire wire1_20;\n  wire wire2;\n  wire wire22;\n  wire wire24;\n  input \\wire5_13_15_:missing ;\n  wire \\wire5_13_15_:missing ;\n  output wire7_20;\n  wire wire7_20;\n  wire \\wire8_24_:missing_29_30 ;\n  wire \\wire:missing_14 ;\n  wire \\wire:missing_18 ;\n  wire \\wire:missing_25 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire10_16 = 2'h1 >> wire10_15;\n  assign wire19_20 = 4'h8 >> { \\wire17_:missing_19_28 , \\wire17_:missing_19_21  };\n  assign wire1_20 = 4'h8 >> { wire18_20_5, wire19_20 };\n  assign \\wire11_:missing  = 2'h1 >> \\wire11_20_:missing ;\n  assign wire12_13 = 4'h6 >> { \\wire:missing_edge , wire11_12_14_15 };\n  assign wire13_21 = 4'h6 >> { \\wire5_13_15_:missing , wire12_13 };\n  assign \\wire:missing_14  = 4'h8 >> { \\wire:missing_edge , wire11_12_14_15 };\n  assign wire10_15 = 4'h8 >> { \\wire5_13_15_:missing , wire11_12_14_15 };\n  assign \\wire16_:missing  = 4'h8 >> { wire10_16, \\wire:missing_edge  };\n  assign wire17_25 = 4'h6 >> { \\wire17_:missing_19_28 , \\wire17_:missing_19_21  };\n  assign \\wire:missing_18  = 4'h6 >> { \\wire:missing_edge , wire18_20_5 };\n  assign wire2 = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire8_24_:missing_29_30  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = \\wire8_24_:missing_29_30 ;\n  assign \\wire:missing_edge  = \\wire8_24_:missing_29_30 ;\n  assign \\wire17_:missing_19_28  = wire11_23_27_28;\n  assign \\wire:missing_edge  = wire11_23_27_28;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_25  = wire17_25;\n  assign wire24 = \\wire8_24_:missing_29_30 ;\n  assign \\wire:missing_edge  = wire11_23_27_28;\n  assign wire22 = wire11_22;\n  assign \\wire17_:missing_19_21  = wire13_21;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount6020635C/9FF1D4C0.v:3.1-63.10\" *)\nmodule postsynth(\\wire0_:missing , wire1_20, \\wire:missing_edge , \\wire5_13_15_:missing , wire7_20);\n  (* src = \"/tmp/fuzzmount6020635C/9FF1D4C0.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount6020635C/9FF1D4C0.v:5.9-5.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/9FF1D4C0.v:9.8-9.23\" *)\n  wire wire11_12_14_15;\n  (* src = \"/tmp/fuzzmount6020635C/9FF1D4C0.v:12.8-12.23\" *)\n  wire wire11_23_27_28;\n  (* src = \"/tmp/fuzzmount6020635C/9FF1D4C0.v:14.8-14.17\" *)\n  wire wire12_13;\n  (* src = \"/tmp/fuzzmount6020635C/9FF1D4C0.v:15.8-15.17\" *)\n  wire wire13_21;\n  (* src = \"/tmp/fuzzmount6020635C/9FF1D4C0.v:18.8-18.30\" *)\n  wire \\wire17_:missing_19_21 ;\n  (* src = \"/tmp/fuzzmount6020635C/9FF1D4C0.v:19.8-19.30\" *)\n  wire \\wire17_:missing_19_28 ;\n  (* src = \"/tmp/fuzzmount6020635C/9FF1D4C0.v:20.8-20.19\" *)\n  wire wire18_20_5;\n  (* src = \"/tmp/fuzzmount6020635C/9FF1D4C0.v:21.8-21.17\" *)\n  wire wire19_20;\n  (* src = \"/tmp/fuzzmount6020635C/9FF1D4C0.v:22.10-22.18\" *)\n  output wire1_20;\n  wire wire1_20;\n  (* src = \"/tmp/fuzzmount6020635C/9FF1D4C0.v:24.8-24.13\" *)\n  wire wire2;\n  (* src = \"/tmp/fuzzmount6020635C/9FF1D4C0.v:26.8-26.14\" *)\n  wire wire24;\n  (* src = \"/tmp/fuzzmount6020635C/9FF1D4C0.v:27.9-27.30\" *)\n  input \\wire5_13_15_:missing ;\n  wire \\wire5_13_15_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/9FF1D4C0.v:29.10-29.18\" *)\n  output wire7_20;\n  wire wire7_20;\n  (* src = \"/tmp/fuzzmount6020635C/9FF1D4C0.v:31.8-31.32\" *)\n  wire \\wire8_24_:missing_29_30 ;\n  (* src = \"/tmp/fuzzmount6020635C/9FF1D4C0.v:35.9-35.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire11_12_14_15 = 1'hx;\n  assign wire11_23_27_28 = 1'h0;\n  assign wire12_13 = 1'hx;\n  assign wire13_21 = 1'hx;\n  assign \\wire17_:missing_19_21  = 1'hx;\n  assign \\wire17_:missing_19_28  = 1'h0;\n  assign wire18_20_5 = 1'hx;\n  assign wire19_20 = 1'hx;\n  assign wire1_20 = 1'hx;\n  assign wire2 = 1'h1;\n  assign wire24 = 1'h1;\n  assign wire7_20 = 1'hx;\n  assign \\wire8_24_:missing_29_30  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY 12:52:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl8zcjuqv] Copy '/tmp/fuzzmount6020635C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl8zcjuqv/src/top.v'.\nSBY 12:52:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl8zcjuqv] Copy '/tmp/fuzzmount6020635C/9FF1D4C0.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl8zcjuqv/src/9FF1D4C0.v'.\nSBY 12:52:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl8zcjuqv] Copy '/tmp/fuzzmount6020635C/9FF1D4C0.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl8zcjuqv/src/9FF1D4C0.post.v'.\nSBY 12:52:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl8zcjuqv] engine_0: abc pdr\nSBY 12:52:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl8zcjuqv] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl8zcjuqv/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 12:52:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl8zcjuqv] base: /tmp/fuzzmount6020635C/top.v:13: Warning: Identifier `\\clk' is implicitly declared.\nSBY 12:52:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl8zcjuqv] base: Warning: Wire presynth.\\wire7_20 is used but has no driver.\nSBY 12:52:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl8zcjuqv] base: Warning: Wire presynth.\\wire11_12_14_15 is used but has no driver.\nSBY 12:52:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl8zcjuqv] base: Warning: Wire presynth.\\wire18_20_5 is used but has no driver.\nSBY 12:52:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl8zcjuqv] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 12:52:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl8zcjuqv] base: finished (returncode=0)\nSBY 12:52:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl8zcjuqv] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl8zcjuqv/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 12:52:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl8zcjuqv] aig: Warning: Wire presynth.\\wire7_20 is used but has no driver.\nSBY 12:52:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl8zcjuqv] aig: Warning: Wire presynth.\\wire11_12_14_15 is used but has no driver.\nSBY 12:52:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl8zcjuqv] aig: Warning: Wire presynth.\\wire18_20_5 is used but has no driver.\nSBY 12:52:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl8zcjuqv] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 12:52:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl8zcjuqv] aig: finished (returncode=0)\nSBY 12:52:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl8zcjuqv] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl8zcjuqv; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 12:52:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl8zcjuqv] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 12:52:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl8zcjuqv] engine_0: Warning: The network has no constraints.\nSBY 12:52:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl8zcjuqv] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 12:52:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl8zcjuqv] engine_0: finished (returncode=0)\nSBY 12:52:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl8zcjuqv] engine_0: Status returned by engine: FAIL\nSBY 12:52:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl8zcjuqv] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 12:52:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl8zcjuqv] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 12:52:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl8zcjuqv] summary: engine_0 (abc pdr) returned FAIL\nSBY 12:52:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl8zcjuqv] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl8zcjuqv'.\nSBY 12:52:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpl8zcjuqv] DONE (FAIL, rc=2)\n", :err ""}}}