0.7
2020.1
May 27 2020
20:09:33
D:/PROJECT/XILINX/CDD/Lab3/Lab3.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
D:/PROJECT/XILINX/CDD/Lab3/Lab3.srcs/sim_1/new/mp_adder_TB.v,1742201244,verilog,,,,mp_adder_TB,,,,,,,,
D:/PROJECT/XILINX/CDD/Lab3/Lab3.srcs/sources_1/imports/new/full_adder.v,1740044426,verilog,,D:/PROJECT/XILINX/CDD/Lab3/Lab3.srcs/sources_1/new/mp_adder.v,,full_adder,,,,,,,,
D:/PROJECT/XILINX/CDD/Lab3/Lab3.srcs/sources_1/imports/new/ripple_carry_adder_Nb.v,1740059120,verilog,,D:/PROJECT/XILINX/CDD/Lab3/Lab3.srcs/sim_1/new/mp_adder_TB.v,,ripple_carry_adder_Nb,,,,,,,,
D:/PROJECT/XILINX/CDD/Lab3/Lab3.srcs/sources_1/new/mp_adder.v,1742201008,verilog,,D:/PROJECT/XILINX/CDD/Lab3/Lab3.srcs/sources_1/imports/new/ripple_carry_adder_Nb.v,,mp_adder,,,,,,,,
