   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "xmc_usbh.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.__NVIC_EnableIRQ,"ax",%progbits
  20              	 .align 2
  21              	 .thumb
  22              	 .thumb_func
  24              	__NVIC_EnableIRQ:
  25              	.LFB104:
  26              	 .file 1 "C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include/core_cm4.h"
   1:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  * @version  V5.0.1
   5:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  * @date     30. January 2017
   6:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
   7:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /*
   8:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
   9:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  *
  10:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  *
  12:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  * not use this file except in compliance with the License.
  14:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  * You may obtain a copy of the License at
  15:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  *
  16:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  *
  18:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  * See the License for the specific language governing permissions and
  22:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  * limitations under the License.
  23:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
  24:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
  25:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __ICCARM__ )
  26:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  27:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  28:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #endif
  30:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
  31:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
  34:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #include <stdint.h>
  35:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
  36:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  37:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
  38:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #endif
  39:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
  40:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
  41:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
  44:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
  47:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  49:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
  50:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
  53:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
  54:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
  55:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
  56:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  57:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  58:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
  59:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup Cortex_M4
  60:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   @{
  61:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
  62:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
  63:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /*  CMSIS CM4 definitions */
  64:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  ( 5U)                                  /*!< [31:16] CMSIS HAL mai
  65:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   ( 0U)                                  /*!< [15:0]  CMSIS HAL sub
  66:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  67:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< CMSIS HAL version num
  68:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
  69:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  70:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
  71:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  72:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  73:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** */
  74:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
  75:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
  76:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  77:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
  78:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     #else
  79:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  80:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
  81:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     #endif
  82:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #else
  83:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
  84:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #endif
  85:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
  86:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  87:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARM_PCS_VFP
  88:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  89:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
  90:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     #else
  91:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  92:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
  93:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     #endif
  94:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #else
  95:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
  96:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #endif
  97:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
  98:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
  99:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 100:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 101:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 102:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     #else
 103:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 104:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 105:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 106:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #else
 107:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 108:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 109:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 110:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 111:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 112:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 113:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 114:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     #else
 115:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 116:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 117:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 118:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #else
 119:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 120:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 121:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 122:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TI_ARM__ )
 123:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 124:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 125:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 126:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     #else
 127:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 128:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 129:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 130:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #else
 131:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 132:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 133:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 134:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 135:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 136:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 137:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 138:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     #else
 139:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 140:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 141:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 142:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #else
 143:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 144:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 145:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 146:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 147:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 148:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 149:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 150:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     #else
 151:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 152:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 153:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 154:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #else
 155:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 156:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 157:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 158:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #endif
 159:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 160:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 161:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 162:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 163:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 164:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** }
 165:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #endif
 166:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 167:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 168:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 169:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 170:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 171:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 172:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 173:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 174:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 175:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
 176:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #endif
 177:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 178:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 179:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 180:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 181:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000U
 182:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 183:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 184:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 185:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 186:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0U
 187:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 188:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 189:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 190:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 191:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0U
 192:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 193:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 194:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 195:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 196:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 197:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 198:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 199:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 200:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 201:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 202:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 203:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 204:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #endif
 205:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 206:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 207:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
 208:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 209:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 210:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 211:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 212:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 213:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** */
 214:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 215:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 216:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #else
 217:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 218:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #endif
 219:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 220:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 221:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 222:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* following defines should be used for structure members */
 223:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 224:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 225:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 226:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 227:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 228:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 229:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 230:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 231:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
 232:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 233:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   Core Register contain:
 234:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register
 235:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 236:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   - Core SCB Register
 237:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 238:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Register
 239:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   - Core MPU Register
 240:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   - Core FPU Register
 241:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 242:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
 243:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 244:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 245:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** */
 246:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 247:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
 248:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 249:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 250:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Core Register type definitions.
 251:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   @{
 252:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
 253:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 254:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
 255:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 256:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
 257:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 258:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** {
 259:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   struct
 260:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   {
 261:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 262:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 263:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 264:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 265:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 266:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 267:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 268:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 269:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 270:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 271:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** } APSR_Type;
 272:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 273:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* APSR Register Definitions */
 274:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 275:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 276:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 277:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 278:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 279:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 280:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 281:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 282:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 283:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 284:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 285:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 286:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 287:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 288:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 289:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 290:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 291:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 292:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 293:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
 294:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 295:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
 296:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 297:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** {
 298:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   struct
 299:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   {
 300:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 301:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 302:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 303:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 304:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** } IPSR_Type;
 305:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 306:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* IPSR Register Definitions */
 307:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 308:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 309:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 310:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 311:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
 312:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 313:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
 314:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 315:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** {
 316:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   struct
 317:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   {
 318:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 319:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 320:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 321:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 322:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 323:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 324:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 325:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 326:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 327:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 328:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 329:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 330:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 331:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 332:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** } xPSR_Type;
 333:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 334:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* xPSR Register Definitions */
 335:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 336:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 337:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 338:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 339:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 340:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 341:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 342:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 343:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 344:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 345:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 346:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 347:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 348:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 349:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 350:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 351:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 352:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 353:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 354:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 355:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 356:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 357:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 358:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 359:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 360:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 361:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 362:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 363:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 364:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 365:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 366:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
 367:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 368:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
 369:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 370:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** {
 371:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   struct
 372:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   {
 373:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 374:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 375:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 376:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 377:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 378:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 379:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 380:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 381:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* CONTROL Register Definitions */
 382:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 383:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 384:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 385:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 386:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 387:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 388:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 389:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 390:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 391:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 392:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 393:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 394:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
 395:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 396:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 397:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 398:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   @{
 399:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
 400:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 401:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
 402:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 403:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
 404:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 405:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** {
 406:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 407:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[24U];
 408:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 409:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RSERVED1[24U];
 410:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 411:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[24U];
 412:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 413:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[24U];
 414:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 415:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[56U];
 416:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 417:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[644U];
 418:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 419:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 420:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 421:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 422:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 423:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 424:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 425:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 426:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 427:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 428:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
 429:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 430:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 431:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 432:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   @{
 433:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
 434:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 435:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
 436:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 437:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
 438:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 439:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** {
 440:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 441:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 442:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 443:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 444:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 445:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 446:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 447:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 448:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 449:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 450:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 451:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 452:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 453:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 454:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 455:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 456:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 457:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 458:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 459:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[5U];
 460:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 461:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** } SCB_Type;
 462:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 463:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 464:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 465:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 466:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 467:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 468:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 469:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 470:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 471:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 472:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 473:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 474:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 475:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 476:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 477:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 478:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 479:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 480:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 481:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 482:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 483:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 484:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 485:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 486:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 487:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 488:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 489:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 490:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 491:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 492:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 493:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 494:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 495:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 496:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 497:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 498:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 499:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 500:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 501:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 502:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 503:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 504:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 505:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 506:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 507:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 508:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 509:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 510:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 511:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 512:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 513:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 514:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 515:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 516:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 517:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 518:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 519:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 520:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 521:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 522:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 523:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 524:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 525:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 526:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 527:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 528:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 529:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 530:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 531:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 532:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 533:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 534:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 535:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 536:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 537:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 538:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 539:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 540:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 541:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 542:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 543:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 544:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 545:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 546:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 547:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 548:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 549:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 550:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 551:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 552:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 553:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 554:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 555:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 556:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 557:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 558:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 559:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 560:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 561:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 562:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 563:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 564:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 565:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 566:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 567:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 568:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 569:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 570:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 571:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 572:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 573:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 574:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 575:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 576:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 577:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 578:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 579:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 580:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 581:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 582:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 583:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 584:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 585:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 586:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 587:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 588:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 589:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 590:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 591:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 592:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 593:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 594:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 595:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 596:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 597:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 598:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 599:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 600:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 601:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 602:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 603:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 604:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 605:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 606:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 607:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 608:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 609:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 610:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 611:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 612:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 613:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 614:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 615:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 616:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 617:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 618:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 619:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 620:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 621:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 622:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 623:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 624:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 625:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 626:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 627:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 628:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 629:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 630:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 631:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 632:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 633:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 634:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 635:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 636:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 637:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 638:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 639:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 640:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 641:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 642:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 643:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 644:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 645:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 646:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 647:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 648:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 649:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 650:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 651:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 652:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 653:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 654:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 655:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 656:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 657:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 658:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 659:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 660:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 661:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 662:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 663:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 664:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 665:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 666:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 667:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 668:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 669:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 670:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 671:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 672:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 673:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 674:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 675:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 676:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 677:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 678:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 679:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 680:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 681:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 682:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 683:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 684:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 685:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 686:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 687:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 688:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 689:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 690:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 691:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 692:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 693:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 694:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 695:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 696:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 697:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 698:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 699:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 700:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 701:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 702:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 703:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 704:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 705:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 706:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 707:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
 708:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 709:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 710:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 711:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   @{
 712:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
 713:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 714:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
 715:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 716:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
 717:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 718:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** {
 719:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 720:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 721:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 722:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 723:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 725:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 726:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 727:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 728:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 729:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 730:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 731:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 732:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 733:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 734:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 735:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 736:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 737:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 738:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 739:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 740:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 741:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 743:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 744:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 745:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 746:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 747:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
 748:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 749:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 750:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 751:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   @{
 752:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
 753:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 754:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
 755:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 756:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
 757:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 758:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** {
 759:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 760:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 761:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 762:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 763:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** } SysTick_Type;
 764:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 765:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 766:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 767:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 768:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 769:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 770:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 771:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 772:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 773:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 774:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 775:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 776:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 777:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 778:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 779:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 780:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 781:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 782:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 783:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 784:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 785:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 786:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 787:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 788:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 789:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 790:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 791:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 792:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 793:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 794:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 795:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 796:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 797:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 798:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 799:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
 800:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 801:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 802:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 803:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   @{
 804:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
 805:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 806:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
 807:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 808:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
 809:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 810:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** {
 811:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __OM  union
 812:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   {
 813:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 814:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 815:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 816:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 817:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[864U];
 818:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 819:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[15U];
 820:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 821:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[15U];
 822:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 823:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[29U];
 824:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 825:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 826:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 827:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[43U];
 828:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 829:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 830:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[6U];
 831:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 832:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 833:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 834:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 835:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 836:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 837:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 838:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 839:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 840:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 841:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 842:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 843:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** } ITM_Type;
 844:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 845:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 846:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 847:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 848:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 849:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 850:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 851:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 852:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 853:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 854:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 855:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 856:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 857:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 858:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 859:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 860:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 861:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 862:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 863:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 864:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 865:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 866:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 867:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 868:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 869:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 870:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 871:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 872:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 873:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 874:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 875:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 876:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 877:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Write Register Definitions */
 878:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 879:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 880:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 881:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Read Register Definitions */
 882:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 883:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 884:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 885:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 886:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 887:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 888:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 889:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 890:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 891:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 892:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 893:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 894:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 895:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 896:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 897:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 898:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 899:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 900:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 901:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 902:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
 903:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 904:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 905:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 906:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   @{
 907:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
 908:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 909:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
 910:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 911:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
 912:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 913:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** {
 914:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 915:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 916:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 917:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 918:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 919:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 920:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 921:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 922:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 923:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 924:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 925:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 926:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 927:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 928:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 929:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[1U];
 930:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 931:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 932:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 933:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[1U];
 934:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 935:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 936:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 937:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** } DWT_Type;
 938:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 939:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 940:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 941:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 942:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 943:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 944:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 945:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 946:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 947:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 948:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 949:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 950:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 951:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 952:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 953:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 954:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 955:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 956:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 957:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 958:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 959:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 960:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 961:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 962:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 963:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 964:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 965:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 966:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 967:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 968:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 969:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 970:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 971:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 972:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 973:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 974:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 975:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 976:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 977:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 978:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 979:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 980:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 981:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 982:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 983:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 984:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 985:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 986:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 987:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 988:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 989:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 990:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 991:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 992:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 993:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 994:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 995:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 996:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 997:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
 998:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 999:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1000:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1001:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1002:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
1003:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1004:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1005:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1006:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
1007:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1008:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1009:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1010:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1011:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1012:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1013:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1014:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1015:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1016:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1017:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1018:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
1019:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1020:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1021:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1022:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1023:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1024:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1025:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1026:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1027:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1028:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1029:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1030:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1031:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1032:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1033:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1034:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1035:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1036:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1037:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1038:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1039:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1040:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1041:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1042:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1043:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1044:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1045:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1046:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1047:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1048:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1049:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
1050:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1051:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1052:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1053:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   @{
1054:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
1055:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1056:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
1057:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1058:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
1059:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1060:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** {
1061:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1062:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1063:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[2U];
1064:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1065:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[55U];
1066:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1067:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[131U];
1068:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1069:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1070:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1071:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[759U];
1072:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1073:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1074:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1075:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[1U];
1076:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1077:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1078:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1079:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[39U];
1080:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1081:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1082:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED7[8U];
1083:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1084:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1085:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** } TPI_Type;
1086:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1087:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1088:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1089:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1090:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1091:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1092:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1093:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1094:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1095:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1096:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1097:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1098:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1099:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1100:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1101:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1102:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1103:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1104:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1105:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1106:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1107:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1108:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1109:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1110:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1111:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1112:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1113:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1114:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1115:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
1116:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1117:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1118:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1119:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1120:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1121:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1122:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1123:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1124:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1125:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1126:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1127:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1128:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1129:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1130:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1131:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1132:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1133:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1134:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1135:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1136:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1137:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1138:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1139:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1140:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1141:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1142:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1143:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1144:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1145:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1146:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1147:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1148:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1149:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1150:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1151:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1152:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1153:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1154:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1155:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1156:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1157:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1158:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1159:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1160:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1161:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1162:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1163:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1164:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1165:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1166:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1167:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1168:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1169:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1170:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1171:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1172:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1173:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1174:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1175:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1176:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1177:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1178:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1179:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1180:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1181:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1182:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1183:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1184:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1185:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1186:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1187:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1188:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1189:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1190:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1191:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1192:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1193:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1194:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1195:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1196:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1197:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1198:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1199:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1200:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1201:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1202:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1203:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1204:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1205:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
1206:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1207:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1208:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1209:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   @{
1210:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
1211:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1212:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
1213:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1214:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
1215:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1216:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** {
1217:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1218:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1219:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1220:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1221:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1222:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1223:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1224:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1225:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1226:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1227:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1228:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** } MPU_Type;
1229:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1230:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Type Register Definitions */
1231:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1234:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1237:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1240:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Control Register Definitions */
1241:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1244:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1247:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1250:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Number Register Definitions */
1251:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1254:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1258:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1261:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1264:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1268:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1271:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1274:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1277:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1280:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1283:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1286:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1289:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1292:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1295:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1298:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1299:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
1300:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1301:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   @{
1304:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
1305:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1306:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
1307:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
1309:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1310:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** {
1311:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
1312:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** } FPU_Type;
1318:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1319:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1320:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1321:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1322:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1323:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1324:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1325:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1326:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1327:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1328:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1329:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1330:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1331:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1332:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1333:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1334:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1335:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1336:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1337:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1338:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1339:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1340:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1341:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1342:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1343:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1344:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1345:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1346:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1347:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1348:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1349:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1350:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1351:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1352:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1353:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1354:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1355:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1356:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1357:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1358:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1359:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1360:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1361:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1362:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1363:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1364:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1365:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1366:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1367:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1368:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1369:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1370:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1371:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1372:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1373:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1374:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1375:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1376:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1377:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1378:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1379:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1380:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1381:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1382:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1383:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1384:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1385:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1386:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1387:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1388:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1389:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1390:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1391:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1392:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1393:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1394:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1395:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1396:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1397:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1398:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1399:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1400:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1401:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1402:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1403:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1404:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1405:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
1406:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1407:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1408:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1409:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   @{
1410:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
1411:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1412:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
1413:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1414:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
1415:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1416:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** {
1417:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1418:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1419:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1420:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1421:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1422:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1423:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1424:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1425:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1426:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1427:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1428:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1429:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1430:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1431:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1432:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1433:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1434:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1435:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1436:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1437:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1438:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1439:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1440:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1441:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1442:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1443:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1444:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1445:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1446:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1447:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1448:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1449:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1450:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1451:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1452:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1453:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1454:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1455:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1456:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1457:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1458:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1459:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1460:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1461:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1462:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1463:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1464:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1465:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1466:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1467:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1468:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1469:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1470:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1471:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1472:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1473:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1474:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1475:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1476:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1477:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1478:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1479:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1480:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1481:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1482:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1483:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1484:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1485:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1486:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1487:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1488:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1489:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1490:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1491:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1492:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1493:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1494:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1495:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1496:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1497:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1498:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1499:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1500:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1501:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1502:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1503:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1504:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1505:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1506:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1507:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1508:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1509:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1510:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
1511:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1512:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1513:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1514:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   @{
1515:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
1516:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1517:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
1518:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1519:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1520:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1521:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted value.
1522:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** */
1523:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1524:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1525:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
1526:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1527:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1528:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1529:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted bit field value.
1530:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** */
1531:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1532:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1533:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1534:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1535:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1536:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
1537:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1538:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1539:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1540:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   @{
1541:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
1542:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1543:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* Memory mapping of Core Hardware */
1544:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1545:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1546:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1547:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1548:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1549:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1550:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1551:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1552:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1553:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1554:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1555:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1556:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1557:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1558:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1559:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1560:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1561:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1562:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1563:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1564:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1565:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #endif
1566:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1567:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1568:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1569:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1570:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /*@} */
1571:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1572:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1573:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1574:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
1575:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1576:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1577:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1578:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1579:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1580:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1581:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1582:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
1583:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1584:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** */
1585:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1586:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1587:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1588:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1589:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
1590:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1591:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1592:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1593:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   @{
1594:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
1595:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1596:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1597:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1598:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1599:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #endif
1600:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1601:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #else
1602:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1603:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1604:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1605:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1606:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1607:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1608:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1609:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1610:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1611:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1612:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1613:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1614:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1615:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1616:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1617:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1618:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1619:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #endif
1620:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1621:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #else
1622:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1623:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1624:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1625:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1626:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1627:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1628:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1629:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1630:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
1631:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Priority Grouping
1632:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1633:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1634:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****            Only values from 0..7 are used.
1635:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1636:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1637:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1638:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
1639:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1640:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** {
1641:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1642:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1643:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1644:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1645:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1646:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                   |
1647:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1648:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1649:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1650:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** }
1651:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1652:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1653:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
1654:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Priority Grouping
1655:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1656:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1657:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
1658:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1659:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** {
1660:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1661:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** }
1662:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1663:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1664:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
1665:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Enable Interrupt
1666:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1667:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1668:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1669:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
1670:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1671:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** {
  27              	 .loc 1 1671 0
  28              	 .cfi_startproc
  29              	 
  30              	 
  31              	 
  32 0000 80B4     	 push {r7}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 4
  35              	 .cfi_offset 7,-4
  36 0002 83B0     	 sub sp,sp,#12
  37              	.LCFI1:
  38              	 .cfi_def_cfa_offset 16
  39 0004 00AF     	 add r7,sp,#0
  40              	.LCFI2:
  41              	 .cfi_def_cfa_register 7
  42 0006 0346     	 mov r3,r0
  43 0008 FB71     	 strb r3,[r7,#7]
1672:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  44              	 .loc 1 1672 0
  45 000a 97F90730 	 ldrsb r3,[r7,#7]
  46 000e 002B     	 cmp r3,#0
  47 0010 0BDB     	 blt .L1
1673:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   {
1674:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
  48              	 .loc 1 1674 0
  49 0012 0849     	 ldr r1,.L3
  50 0014 97F90730 	 ldrsb r3,[r7,#7]
  51 0018 5B09     	 lsrs r3,r3,#5
  52 001a FA79     	 ldrb r2,[r7,#7]
  53 001c 02F01F02 	 and r2,r2,#31
  54 0020 0120     	 movs r0,#1
  55 0022 00FA02F2 	 lsl r2,r0,r2
  56 0026 41F82320 	 str r2,[r1,r3,lsl#2]
  57              	.L1:
1675:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   }
1676:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** }
  58              	 .loc 1 1676 0
  59 002a 0C37     	 adds r7,r7,#12
  60              	.LCFI3:
  61              	 .cfi_def_cfa_offset 4
  62 002c BD46     	 mov sp,r7
  63              	.LCFI4:
  64              	 .cfi_def_cfa_register 13
  65              	 
  66 002e 5DF8047B 	 ldr r7,[sp],#4
  67              	.LCFI5:
  68              	 .cfi_restore 7
  69              	 .cfi_def_cfa_offset 0
  70 0032 7047     	 bx lr
  71              	.L4:
  72              	 .align 2
  73              	.L3:
  74 0034 00E100E0 	 .word -536813312
  75              	 .cfi_endproc
  76              	.LFE104:
  78              	 .section .text.__NVIC_DisableIRQ,"ax",%progbits
  79              	 .align 2
  80              	 .thumb
  81              	 .thumb_func
  83              	__NVIC_DisableIRQ:
  84              	.LFB106:
1677:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1678:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1679:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
1680:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Interrupt Enable status
1681:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1682:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1683:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt is not enabled.
1684:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt is enabled.
1685:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1686:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
1687:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1688:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** {
1689:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1690:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   {
1691:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1692:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   }
1693:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   else
1694:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   {
1695:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1696:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   }
1697:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** }
1698:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1699:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1700:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
1701:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Disable Interrupt
1702:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1703:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1704:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1705:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
1706:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1707:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** {
  85              	 .loc 1 1707 0
  86              	 .cfi_startproc
  87              	 
  88              	 
  89              	 
  90 0000 80B4     	 push {r7}
  91              	.LCFI6:
  92              	 .cfi_def_cfa_offset 4
  93              	 .cfi_offset 7,-4
  94 0002 83B0     	 sub sp,sp,#12
  95              	.LCFI7:
  96              	 .cfi_def_cfa_offset 16
  97 0004 00AF     	 add r7,sp,#0
  98              	.LCFI8:
  99              	 .cfi_def_cfa_register 7
 100 0006 0346     	 mov r3,r0
 101 0008 FB71     	 strb r3,[r7,#7]
1708:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 102              	 .loc 1 1708 0
 103 000a 97F90730 	 ldrsb r3,[r7,#7]
 104 000e 002B     	 cmp r3,#0
 105 0010 10DB     	 blt .L5
1709:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   {
1710:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
 106              	 .loc 1 1710 0
 107 0012 0B49     	 ldr r1,.L7
 108 0014 97F90730 	 ldrsb r3,[r7,#7]
 109 0018 5B09     	 lsrs r3,r3,#5
 110 001a FA79     	 ldrb r2,[r7,#7]
 111 001c 02F01F02 	 and r2,r2,#31
 112 0020 0120     	 movs r0,#1
 113 0022 00FA02F2 	 lsl r2,r0,r2
 114 0026 2033     	 adds r3,r3,#32
 115 0028 41F82320 	 str r2,[r1,r3,lsl#2]
 116              	.LBB6:
 117              	.LBB7:
 118              	 .file 2 "C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include/cmsis_gcc.h"
   1:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**************************************************************************//**
   2:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @version  V5.0.1
   5:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @date     02. February 2017
   6:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  ******************************************************************************/
   7:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /*
   8:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  10:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  12:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  16:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  18:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * limitations under the License.
  23:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  24:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  25:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  28:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ignore some GCC warnings */
  29:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic push
  30:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  34:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* CMSIS compiler specific defines */
  35:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ASM
  36:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __ASM                     __asm
  37:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  38:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __INLINE
  39:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __INLINE                  inline
  40:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  41:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  42:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __STATIC_INLINE           static inline
  43:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  44:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __NO_RETURN
  45:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __NO_RETURN               __attribute__((noreturn))
  46:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  47:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __USED
  48:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __USED                    __attribute__((used))
  49:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  50:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __WEAK
  51:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __WEAK                    __attribute__((weak))
  52:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  53:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32
  54:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic push
  55:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wpacked"
  56:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wattributes"
  57:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  58:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic pop
  59:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)     (((struct T_UINT32 *)(x))->v)
  60:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  61:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ALIGNED
  62:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __ALIGNED(x)              __attribute__((aligned(x)))
  63:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  64:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED
  65:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED                  __attribute__((packed, aligned(1)))
  66:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  67:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  68:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED_STRUCT           struct __attribute__((packed, aligned(1)))
  69:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  70:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  71:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  72:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  73:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  74:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  75:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
  76:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  77:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  78:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
  79:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  80:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  81:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
  82:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  83:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_irq(void)
  84:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  85:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  86:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  87:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  88:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  89:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
  90:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  91:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  92:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
  93:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  94:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __disable_irq(void)
  95:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  96:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  97:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  98:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  99:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 100:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 101:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register
 102:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the Control Register.
 103:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Control Register value
 104:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 105:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_CONTROL(void)
 106:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 107:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 108:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 109:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 110:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 111:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 112:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 113:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 114:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 115:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 116:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 117:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 118:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               non-secure Control Register value
 119:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 120:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_CONTROL_NS(void)
 121:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 122:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 123:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 124:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 125:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 126:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 127:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 128:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 129:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 130:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 131:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register
 132:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 133:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 134:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 135:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_CONTROL(uint32_t control)
 136:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 137:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 138:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 139:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 140:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 141:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 142:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 143:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 144:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 145:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 146:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 147:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_CONTROL_NS(uint32_t control)
 148:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 149:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 150:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 151:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 152:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 153:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 154:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 155:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get IPSR Register
 156:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 157:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               IPSR Register value
 158:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 159:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_IPSR(void)
 160:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 161:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 162:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 163:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 164:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 165:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 166:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 167:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 168:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 169:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get APSR Register
 170:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 171:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               APSR Register value
 172:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 173:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_APSR(void)
 174:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 175:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 176:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 177:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 178:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 179:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 180:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 181:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 182:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 183:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get xPSR Register
 184:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 185:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               xPSR Register value
 186:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 187:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_xPSR(void)
 188:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 189:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 190:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 191:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 192:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 193:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 194:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 195:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 196:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 197:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 198:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 199:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 200:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 201:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSP(void)
 202:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 203:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 204:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 205:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 206:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 207:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 208:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 209:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 210:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 211:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 212:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 213:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 214:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 215:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 216:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSP_NS(void)
 217:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 218:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 219:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 220:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 221:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 222:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 223:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 224:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 225:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 226:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 227:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 228:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 229:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 230:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 231:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 232:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 233:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 234:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 235:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 236:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 237:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 238:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 239:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 240:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 241:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 242:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 243:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 244:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 245:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 246:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 247:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 248:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 249:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 250:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 251:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 252:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 253:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 254:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 255:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSP(void)
 256:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 257:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 258:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 259:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 260:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 261:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 262:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 263:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 264:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 265:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 266:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 267:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 268:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 269:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 270:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSP_NS(void)
 271:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 272:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 273:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 274:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 275:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 276:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 277:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 278:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 279:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 280:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 281:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 282:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 283:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 284:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 285:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 286:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 287:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 288:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 289:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 290:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 291:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 292:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 293:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 294:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 295:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 296:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 297:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 298:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 299:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 300:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 301:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 302:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 303:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 304:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 305:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask
 306:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 307:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 308:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 309:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 310:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 311:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 312:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 313:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 314:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 315:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 316:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 317:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 318:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 319:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 320:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 321:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 322:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 323:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 324:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PRIMASK_NS(void)
 325:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 326:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 327:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 328:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
 329:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 330:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 331:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 332:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 333:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 334:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 335:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask
 336:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 337:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 338:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 339:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 340:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 341:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 342:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 343:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 344:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 345:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 346:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 347:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 348:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 349:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 350:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 351:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 352:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 353:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 354:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 355:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 356:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 357:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 358:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 359:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 360:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 361:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 362:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable FIQ
 363:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 364:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 365:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 366:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_fault_irq(void)
 367:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 368:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 369:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 370:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 371:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 372:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 373:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable FIQ
 374:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 375:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 376:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 377:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __disable_fault_irq(void)
 378:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 379:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 380:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 381:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 382:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 383:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 384:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority
 385:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 386:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 387:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 388:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 389:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 390:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 391:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 392:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 393:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 394:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 395:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 396:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 397:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 398:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 399:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 400:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 401:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 402:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 403:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_BASEPRI_NS(void)
 404:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 405:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 406:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 407:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 408:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 409:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 410:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 411:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 412:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 413:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 414:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority
 415:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 416:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 417:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 418:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
 419:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 420:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 421:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 422:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 423:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 424:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 425:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 426:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 427:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 428:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 429:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 430:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 431:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 432:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 433:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 434:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 435:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 436:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 437:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 438:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority with condition
 439:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 440:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 441:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 442:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 443:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t basePri)
 444:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 445:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 446:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 447:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 448:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 449:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 450:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask
 451:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 452:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 453:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 454:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 455:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 456:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 457:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 458:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 459:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 460:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 461:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 462:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 463:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 464:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 465:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 466:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 467:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 468:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 469:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 470:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 471:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 472:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 473:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 474:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 475:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 476:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 477:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 478:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 479:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 480:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask
 481:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 482:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 483:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 484:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 485:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 486:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 487:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 488:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 489:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 490:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 491:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 492:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 493:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 494:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 495:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 496:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 497:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 498:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 499:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 500:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 501:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 502:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 503:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 504:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 505:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 506:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 507:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 508:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 509:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 510:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 511:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 512:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 513:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSPLIM Register value
 514:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 515:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSPLIM(void)
 516:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 517:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 518:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 519:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 520:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 521:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 522:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 523:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 524:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 525:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 526:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 527:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 528:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 529:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSPLIM Register value
 530:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 531:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSPLIM_NS(void)
 532:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 533:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 534:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 535:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 536:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 537:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 538:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 539:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 540:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 541:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 542:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 543:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 544:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 545:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 546:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 547:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 548:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 549:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 550:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 551:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 552:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 553:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 555:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 556:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 557:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 558:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 559:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 560:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 561:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 562:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 563:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 564:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 565:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 566:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 567:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 568:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 569:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSPLIM Register value
 570:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 571:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSPLIM(void)
 572:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 573:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 574:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 575:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 576:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 577:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 578:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 579:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 580:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 581:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 582:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 583:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 584:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 585:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 586:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSPLIM Register value
 587:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 588:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSPLIM_NS(void)
 589:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 590:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 591:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 592:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 593:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 594:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 595:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 596:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 597:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 598:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 599:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 600:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 601:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 602:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 603:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 604:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 605:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 606:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 607:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 608:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 609:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 610:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 611:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 612:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 613:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 614:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 615:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 616:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 617:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 618:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 619:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 620:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 621:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 622:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 623:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 624:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 625:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 626:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 627:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 628:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 629:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 630:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get FPSCR
 631:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 632:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 633:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 634:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FPSCR(void)
 635:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 636:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 637:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 638:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 639:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 640:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 641:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 642:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 643:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(0U);
 644:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 645:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 646:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 647:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 648:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 649:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set FPSCR
 650:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 651:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 652:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 653:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 654:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 655:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 656:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 657:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 658:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 659:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)fpscr;
 660:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 661:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 662:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 663:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 664:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 665:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 666:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 667:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 668:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 669:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 670:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 671:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 672:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 673:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   Access to dedicated instructions
 674:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
 675:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** */
 676:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 677:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 678:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 679:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 680:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 681:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 682:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 683:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 684:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 685:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 686:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 687:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 688:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 689:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 690:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 691:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   No Operation
 692:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 693:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 694:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 695:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //{
 696:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //  __ASM volatile ("nop");
 697:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //}
 698:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")       /* This implementation gen
 699:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 700:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 701:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Interrupt
 702:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 703:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 704:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 705:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //{
 706:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //  __ASM volatile ("wfi");
 707:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //}
 708:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")       /* This implementation gen
 709:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 710:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 711:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 712:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Event
 713:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 714:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 715:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 716:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 717:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //{
 718:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //  __ASM volatile ("wfe");
 719:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //}
 720:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")       /* This implementation gen
 721:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 722:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 723:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Send Event
 725:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 726:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 727:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 728:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //{
 729:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //  __ASM volatile ("sev");
 730:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //}
 731:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")       /* This implementation gen
 732:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 733:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 734:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 735:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 736:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 737:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 738:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            after the instruction has been completed.
 739:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 740:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 741:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 743:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 744:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 745:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 746:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 747:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 748:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 749:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 750:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 751:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 752:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 753:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 119              	 .loc 2 753 0
 120              	
 121 002c BFF34F8F 	 dsb 0xF
 122              	
 123              	 .thumb
 124              	.LBE7:
 125              	.LBE6:
 126              	.LBB8:
 127              	.LBB9:
 742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 128              	 .loc 2 742 0
 129              	
 130 0030 BFF36F8F 	 isb 0xF
 131              	
 132              	 .thumb
 133              	.L5:
 134              	.LBE9:
 135              	.LBE8:
1711:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     __DSB();
1712:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     __ISB();
1713:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   }
1714:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** }
 136              	 .loc 1 1714 0
 137 0034 0C37     	 adds r7,r7,#12
 138              	.LCFI9:
 139              	 .cfi_def_cfa_offset 4
 140 0036 BD46     	 mov sp,r7
 141              	.LCFI10:
 142              	 .cfi_def_cfa_register 13
 143              	 
 144 0038 5DF8047B 	 ldr r7,[sp],#4
 145              	.LCFI11:
 146              	 .cfi_restore 7
 147              	 .cfi_def_cfa_offset 0
 148 003c 7047     	 bx lr
 149              	.L8:
 150 003e 00BF     	 .align 2
 151              	.L7:
 152 0040 00E100E0 	 .word -536813312
 153              	 .cfi_endproc
 154              	.LFE106:
 156              	 .section .text.__NVIC_ClearPendingIRQ,"ax",%progbits
 157              	 .align 2
 158              	 .thumb
 159              	 .thumb_func
 161              	__NVIC_ClearPendingIRQ:
 162              	.LFB109:
1715:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1716:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1717:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
1718:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Pending Interrupt
1719:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1720:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1721:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not pending.
1722:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is pending.
1723:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
1725:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1726:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** {
1727:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1728:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   {
1729:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1730:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   }
1731:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   else
1732:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   {
1733:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1734:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   }
1735:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** }
1736:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1737:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1738:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
1739:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Pending Interrupt
1740:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1741:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1743:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
1744:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1745:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** {
1746:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1747:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   {
1748:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1749:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   }
1750:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** }
1751:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1752:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1753:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
1754:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Clear Pending Interrupt
1755:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1756:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1757:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1758:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
1759:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1760:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** {
 163              	 .loc 1 1760 0
 164              	 .cfi_startproc
 165              	 
 166              	 
 167              	 
 168 0000 80B4     	 push {r7}
 169              	.LCFI12:
 170              	 .cfi_def_cfa_offset 4
 171              	 .cfi_offset 7,-4
 172 0002 83B0     	 sub sp,sp,#12
 173              	.LCFI13:
 174              	 .cfi_def_cfa_offset 16
 175 0004 00AF     	 add r7,sp,#0
 176              	.LCFI14:
 177              	 .cfi_def_cfa_register 7
 178 0006 0346     	 mov r3,r0
 179 0008 FB71     	 strb r3,[r7,#7]
1761:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 180              	 .loc 1 1761 0
 181 000a 97F90730 	 ldrsb r3,[r7,#7]
 182 000e 002B     	 cmp r3,#0
 183 0010 0CDB     	 blt .L9
1762:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   {
1763:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
 184              	 .loc 1 1763 0
 185 0012 0949     	 ldr r1,.L11
 186 0014 97F90730 	 ldrsb r3,[r7,#7]
 187 0018 5B09     	 lsrs r3,r3,#5
 188 001a FA79     	 ldrb r2,[r7,#7]
 189 001c 02F01F02 	 and r2,r2,#31
 190 0020 0120     	 movs r0,#1
 191 0022 00FA02F2 	 lsl r2,r0,r2
 192 0026 6033     	 adds r3,r3,#96
 193 0028 41F82320 	 str r2,[r1,r3,lsl#2]
 194              	.L9:
1764:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   }
1765:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** }
 195              	 .loc 1 1765 0
 196 002c 0C37     	 adds r7,r7,#12
 197              	.LCFI15:
 198              	 .cfi_def_cfa_offset 4
 199 002e BD46     	 mov sp,r7
 200              	.LCFI16:
 201              	 .cfi_def_cfa_register 13
 202              	 
 203 0030 5DF8047B 	 ldr r7,[sp],#4
 204              	.LCFI17:
 205              	 .cfi_restore 7
 206              	 .cfi_def_cfa_offset 0
 207 0034 7047     	 bx lr
 208              	.L12:
 209 0036 00BF     	 .align 2
 210              	.L11:
 211 0038 00E100E0 	 .word -536813312
 212              	 .cfi_endproc
 213              	.LFE109:
 215              	 .section .text.__NVIC_SetPriority,"ax",%progbits
 216              	 .align 2
 217              	 .thumb
 218              	 .thumb_func
 220              	__NVIC_SetPriority:
 221              	.LFB111:
1766:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1767:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1768:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
1769:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Active Interrupt
1770:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1771:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1772:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not active.
1773:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is active.
1774:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1775:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
1776:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1777:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** {
1778:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1779:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   {
1780:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1781:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   }
1782:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   else
1783:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   {
1784:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1785:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   }
1786:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** }
1787:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1788:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** 
1789:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** /**
1790:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Interrupt Priority
1791:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1792:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1793:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****            or negative to specify a processor exception.
1794:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1795:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]  priority  Priority to set.
1796:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1797:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****  */
1798:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1799:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** {
 222              	 .loc 1 1799 0
 223              	 .cfi_startproc
 224              	 
 225              	 
 226              	 
 227 0000 80B4     	 push {r7}
 228              	.LCFI18:
 229              	 .cfi_def_cfa_offset 4
 230              	 .cfi_offset 7,-4
 231 0002 83B0     	 sub sp,sp,#12
 232              	.LCFI19:
 233              	 .cfi_def_cfa_offset 16
 234 0004 00AF     	 add r7,sp,#0
 235              	.LCFI20:
 236              	 .cfi_def_cfa_register 7
 237 0006 0346     	 mov r3,r0
 238 0008 3960     	 str r1,[r7]
 239 000a FB71     	 strb r3,[r7,#7]
1800:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 240              	 .loc 1 1800 0
 241 000c 97F90730 	 ldrsb r3,[r7,#7]
 242 0010 002B     	 cmp r3,#0
 243 0012 0ADB     	 blt .L14
1801:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   {
1802:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
 244              	 .loc 1 1802 0
 245 0014 0D49     	 ldr r1,.L16
 246 0016 97F90730 	 ldrsb r3,[r7,#7]
 247 001a 3A68     	 ldr r2,[r7]
 248 001c D2B2     	 uxtb r2,r2
 249 001e 9200     	 lsls r2,r2,#2
 250 0020 D2B2     	 uxtb r2,r2
 251 0022 0B44     	 add r3,r3,r1
 252 0024 83F80023 	 strb r2,[r3,#768]
 253 0028 0AE0     	 b .L13
 254              	.L14:
1803:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   }
1804:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   else
1805:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   {
1806:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
 255              	 .loc 1 1806 0
 256 002a 0949     	 ldr r1,.L16+4
 257 002c FB79     	 ldrb r3,[r7,#7]
 258 002e 03F00F03 	 and r3,r3,#15
 259 0032 043B     	 subs r3,r3,#4
 260 0034 3A68     	 ldr r2,[r7]
 261 0036 D2B2     	 uxtb r2,r2
 262 0038 9200     	 lsls r2,r2,#2
 263 003a D2B2     	 uxtb r2,r2
 264 003c 0B44     	 add r3,r3,r1
 265 003e 1A76     	 strb r2,[r3,#24]
 266              	.L13:
1807:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h ****   }
1808:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\core_cm4.h **** }
 267              	 .loc 1 1808 0
 268 0040 0C37     	 adds r7,r7,#12
 269              	.LCFI21:
 270              	 .cfi_def_cfa_offset 4
 271 0042 BD46     	 mov sp,r7
 272              	.LCFI22:
 273              	 .cfi_def_cfa_register 13
 274              	 
 275 0044 5DF8047B 	 ldr r7,[sp],#4
 276              	.LCFI23:
 277              	 .cfi_restore 7
 278              	 .cfi_def_cfa_offset 0
 279 0048 7047     	 bx lr
 280              	.L17:
 281 004a 00BF     	 .align 2
 282              	.L16:
 283 004c 00E100E0 	 .word -536813312
 284 0050 00ED00E0 	 .word -536810240
 285              	 .cfi_endproc
 286              	.LFE111:
 288              	 .section .rodata.xmc_usbh_driver_version,"a",%progbits
 289              	 .align 2
 292              	xmc_usbh_driver_version:
 293 0000 0102     	 .short 513
 294 0002 0C01     	 .short 268
 295              	 .global VBUS_port
 296              	 .section .data.VBUS_port,"aw",%progbits
 297              	 .align 2
 300              	VBUS_port:
 301 0000 00830248 	 .word 1208124160
 302              	 .global VBUS_pin
 303              	 .section .data.VBUS_pin,"aw",%progbits
 304              	 .align 2
 307              	VBUS_pin:
 308 0000 02000000 	 .word 2
 309              	 .comm is_nack,14,4
 310              	 .section .rodata.xmc_usbh_driver_capabilities,"a",%progbits
 311              	 .align 2
 314              	xmc_usbh_driver_capabilities:
 315 0000 01       	 .byte 1
 316 0001 00       	 .byte 0
 317 0002 03       	 .byte 3
 318 0003 00       	 .space 1
 319              	 .section .data.XMC_USBH0_device,"aw",%progbits
 320              	 .align 2
 323              	XMC_USBH0_device:
 324 0000 00000450 	 .word 1342439424
 325 0004 00050450 	 .word 1342440704
 326 0008 00000000 	 .word 0
 327 000c 00000000 	 .word 0
 328 0010 00       	 .byte 0
 329 0011 00       	 .byte 0
 330 0012 00       	 .byte 0
 331 0013 00       	 .space 1
 332              	 .comm pipe,448,4
 333              	 .section .bss.XMC_USBH0_dfifo_ptr,"aw",%nobits
 334              	 .align 2
 337              	XMC_USBH0_dfifo_ptr:
 338 0000 00000000 	 .space 56
 338      00000000 
 338      00000000 
 338      00000000 
 338      00000000 
 339              	 .section .text.XMC_lClockGating,"ax",%progbits
 340              	 .align 2
 341              	 .thumb
 342              	 .thumb_func
 344              	XMC_lClockGating:
 345              	.LFB172:
 346              	 .file 3 "../Libraries/XMCLib/src/xmc_usbh.c"
   1:../Libraries/XMCLib/src/xmc_usbh.c **** /**
   2:../Libraries/XMCLib/src/xmc_usbh.c ****  * @file xmc_usbh.c
   3:../Libraries/XMCLib/src/xmc_usbh.c ****  * @date 2016-06-30
   4:../Libraries/XMCLib/src/xmc_usbh.c ****  *
   5:../Libraries/XMCLib/src/xmc_usbh.c ****  * @cond
   6:../Libraries/XMCLib/src/xmc_usbh.c ****  **********************************************************************************
   7:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMClib v2.1.12 - XMC Peripheral Driver Library
   8:../Libraries/XMCLib/src/xmc_usbh.c ****  *
   9:../Libraries/XMCLib/src/xmc_usbh.c ****  * Copyright (c) 2015-2017, Infineon Technologies AG
  10:../Libraries/XMCLib/src/xmc_usbh.c ****  * All rights reserved.                        
  11:../Libraries/XMCLib/src/xmc_usbh.c ****  *                                             
  12:../Libraries/XMCLib/src/xmc_usbh.c ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:../Libraries/XMCLib/src/xmc_usbh.c ****  * following conditions are met:   
  14:../Libraries/XMCLib/src/xmc_usbh.c ****  *                                                                              
  15:../Libraries/XMCLib/src/xmc_usbh.c ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:../Libraries/XMCLib/src/xmc_usbh.c ****  * disclaimer.                        
  17:../Libraries/XMCLib/src/xmc_usbh.c ****  * 
  18:../Libraries/XMCLib/src/xmc_usbh.c ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:../Libraries/XMCLib/src/xmc_usbh.c ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:../Libraries/XMCLib/src/xmc_usbh.c ****  * 
  21:../Libraries/XMCLib/src/xmc_usbh.c ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:../Libraries/XMCLib/src/xmc_usbh.c ****  * products derived from this software without specific prior written permission.                  
  23:../Libraries/XMCLib/src/xmc_usbh.c ****  *                                                                              
  24:../Libraries/XMCLib/src/xmc_usbh.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:../Libraries/XMCLib/src/xmc_usbh.c ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:../Libraries/XMCLib/src/xmc_usbh.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:../Libraries/XMCLib/src/xmc_usbh.c ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:../Libraries/XMCLib/src/xmc_usbh.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:../Libraries/XMCLib/src/xmc_usbh.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:../Libraries/XMCLib/src/xmc_usbh.c ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:../Libraries/XMCLib/src/xmc_usbh.c ****  *                                                                              
  32:../Libraries/XMCLib/src/xmc_usbh.c ****  * (To improve the quality of the software, users are encouraged to share modifications, enhancemen
  33:../Libraries/XMCLib/src/xmc_usbh.c ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:../Libraries/XMCLib/src/xmc_usbh.c ****  *
  35:../Libraries/XMCLib/src/xmc_usbh.c ****  **************************************************************************************************
  36:../Libraries/XMCLib/src/xmc_usbh.c ****  *
  37:../Libraries/XMCLib/src/xmc_usbh.c ****  * Change History
  38:../Libraries/XMCLib/src/xmc_usbh.c ****  * --------------
  39:../Libraries/XMCLib/src/xmc_usbh.c ****  *
  40:../Libraries/XMCLib/src/xmc_usbh.c ****  * 2016-06-30:
  41:../Libraries/XMCLib/src/xmc_usbh.c ****  *     - Initial <br>
  42:../Libraries/XMCLib/src/xmc_usbh.c ****  * 2016-09-01:
  43:../Libraries/XMCLib/src/xmc_usbh.c ****  *     - Removed Keil specific exclusion<br>
  44:../Libraries/XMCLib/src/xmc_usbh.c ****  *      
  45:../Libraries/XMCLib/src/xmc_usbh.c ****  * @endcond 
  46:../Libraries/XMCLib/src/xmc_usbh.c ****  *
  47:../Libraries/XMCLib/src/xmc_usbh.c ****  */
  48:../Libraries/XMCLib/src/xmc_usbh.c **** 
  49:../Libraries/XMCLib/src/xmc_usbh.c **** #include <stdint.h>
  50:../Libraries/XMCLib/src/xmc_usbh.c **** #include <string.h>
  51:../Libraries/XMCLib/src/xmc_usbh.c **** 
  52:../Libraries/XMCLib/src/xmc_usbh.c **** #include "xmc_usbh.h"
  53:../Libraries/XMCLib/src/xmc_usbh.c **** 
  54:../Libraries/XMCLib/src/xmc_usbh.c **** #if((UC_SERIES == XMC45) || (UC_SERIES == XMC44) || (UC_SERIES == XMC43) || (UC_SERIES == XMC47) ||
  55:../Libraries/XMCLib/src/xmc_usbh.c **** 
  56:../Libraries/XMCLib/src/xmc_usbh.c **** /*Function provides transfer result*/
  57:../Libraries/XMCLib/src/xmc_usbh.c **** static uint32_t XMC_USBH_PipeTransferGetResult (XMC_USBH_PIPE_HANDLE pipe_hndl);
  58:../Libraries/XMCLib/src/xmc_usbh.c **** /*Updates the power state of the driver*/
  59:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PowerControl (XMC_USBH_POWER_STATE_t state);
  60:../Libraries/XMCLib/src/xmc_usbh.c **** 
  61:../Libraries/XMCLib/src/xmc_usbh.c **** /*********************************************************** USBH Driver **************************
  62:../Libraries/XMCLib/src/xmc_usbh.c **** 
  63:../Libraries/XMCLib/src/xmc_usbh.c **** /*Macro to represent USB host driver version*/
  64:../Libraries/XMCLib/src/xmc_usbh.c **** #define XMC_USBH_DRV_VERSION ((uint16_t)((uint16_t)XMC_LIB_MINOR_VERSION << 8U)|XMC_LIB_PATCH_VERSI
  65:../Libraries/XMCLib/src/xmc_usbh.c **** /*Macro used to gate PHY clock and AHB clock*/
  66:../Libraries/XMCLib/src/xmc_usbh.c **** #define XMC_USBH_PHY_CLK_STOP  (0x03U)
  67:../Libraries/XMCLib/src/xmc_usbh.c **** /*Macro used to ungate PHY clock and AHB clock*/
  68:../Libraries/XMCLib/src/xmc_usbh.c **** #define XMC_USBH_PHY_CLK_UNGATE  (0x100U)
  69:../Libraries/XMCLib/src/xmc_usbh.c **** 
  70:../Libraries/XMCLib/src/xmc_usbh.c **** /* Driver Version */
  71:../Libraries/XMCLib/src/xmc_usbh.c **** static const XMC_USBH_DRIVER_VERSION_t xmc_usbh_driver_version = { XMC_USBH_API_VERSION, XMC_USBH_D
  72:../Libraries/XMCLib/src/xmc_usbh.c **** 
  73:../Libraries/XMCLib/src/xmc_usbh.c **** /*Variables to hold selected VBUS port pin*/
  74:../Libraries/XMCLib/src/xmc_usbh.c **** XMC_GPIO_PORT_t * VBUS_port = XMC_GPIO_PORT3;
  75:../Libraries/XMCLib/src/xmc_usbh.c **** uint32_t VBUS_pin = 2U;
  76:../Libraries/XMCLib/src/xmc_usbh.c **** 
  77:../Libraries/XMCLib/src/xmc_usbh.c **** /*Array to track nack events on each pipe*/
  78:../Libraries/XMCLib/src/xmc_usbh.c **** bool is_nack[USBH0_MAX_PIPE_NUM];
  79:../Libraries/XMCLib/src/xmc_usbh.c **** 
  80:../Libraries/XMCLib/src/xmc_usbh.c **** /* Driver Capabilities */
  81:../Libraries/XMCLib/src/xmc_usbh.c **** static const XMC_USBH_CAPABILITIES_t xmc_usbh_driver_capabilities = {
  82:../Libraries/XMCLib/src/xmc_usbh.c ****   0x0001U,      /* Root HUB available Ports Mask */
  83:../Libraries/XMCLib/src/xmc_usbh.c ****   0U,           /* Automatic SPLIT packet handling */
  84:../Libraries/XMCLib/src/xmc_usbh.c ****   1U,           /* Signal Connect event */
  85:../Libraries/XMCLib/src/xmc_usbh.c ****   1U,           /* Signal Disconnect event */
  86:../Libraries/XMCLib/src/xmc_usbh.c ****   0U            /* Signal Overcurrent event */
  87:../Libraries/XMCLib/src/xmc_usbh.c **** };
  88:../Libraries/XMCLib/src/xmc_usbh.c **** /* Driver state and registers */
  89:../Libraries/XMCLib/src/xmc_usbh.c **** static XMC_USBH0_DEVICE_t XMC_USBH0_device/* __attribute__((section ("RW_IRAM1")))*/ = {
  90:../Libraries/XMCLib/src/xmc_usbh.c ****    (USB0_GLOBAL_TypeDef *)(USB0_BASE),    /** Global register interface            */
  91:../Libraries/XMCLib/src/xmc_usbh.c ****    ((USB0_CH_TypeDef *)(USB0_CH0_BASE)),  /** Host channel interface               */
  92:../Libraries/XMCLib/src/xmc_usbh.c ****    0,                                     /** Port event callback; set during init */
  93:../Libraries/XMCLib/src/xmc_usbh.c ****    0,                                     /** Pipe event callback; set during init */
  94:../Libraries/XMCLib/src/xmc_usbh.c ****    false,                                 /** init status */
  95:../Libraries/XMCLib/src/xmc_usbh.c ****    XMC_USBH_POWER_OFF,                    /** USB Power status */
  96:../Libraries/XMCLib/src/xmc_usbh.c ****    false                                  /** Port reset state */
  97:../Libraries/XMCLib/src/xmc_usbh.c **** };
  98:../Libraries/XMCLib/src/xmc_usbh.c **** 
  99:../Libraries/XMCLib/src/xmc_usbh.c **** /*USB host pipe information. The array stores information related to packet id, data toggle,
 100:../Libraries/XMCLib/src/xmc_usbh.c ****  * pending data transfer information, periodic transfer interval, received data size etc for each
 101:../Libraries/XMCLib/src/xmc_usbh.c ****  * pipe.*/
 102:../Libraries/XMCLib/src/xmc_usbh.c **** volatile XMC_USBH0_pipe_t pipe[USBH0_MAX_PIPE_NUM];
 103:../Libraries/XMCLib/src/xmc_usbh.c **** 
 104:../Libraries/XMCLib/src/xmc_usbh.c **** /* FIFO sizes in bytes (total available memory for FIFOs is 1.25 kB) */
 105:../Libraries/XMCLib/src/xmc_usbh.c **** #define RX_FIFO_SIZE           (1128U)   /* RxFIFO size */
 106:../Libraries/XMCLib/src/xmc_usbh.c **** #define TX_FIFO_SIZE_NON_PERI  (64U)     /* Non-periodic Tx FIFO size */
 107:../Libraries/XMCLib/src/xmc_usbh.c **** #define TX_FIFO_SIZE_PERI      (1024U)   /* Periodic Tx FIFO size */
 108:../Libraries/XMCLib/src/xmc_usbh.c **** 
 109:../Libraries/XMCLib/src/xmc_usbh.c **** /*Stores data FIFO pointer for each pipe*/
 110:../Libraries/XMCLib/src/xmc_usbh.c **** static uint32_t *XMC_USBH0_dfifo_ptr[USBH0_MAX_PIPE_NUM];
 111:../Libraries/XMCLib/src/xmc_usbh.c **** 
 112:../Libraries/XMCLib/src/xmc_usbh.c **** /* Local functions */
 113:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 114:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param   enable Enable (XMC_USBH_CLOCK_GATING_ENABLE) or disable(XMC_USBH_CLOCK_GATING_DISABLE) 
 115:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return  None
 116:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 117:../Libraries/XMCLib/src/xmc_usbh.c ****  * Enable/disable clock gating depending if feature is supported.
 118:../Libraries/XMCLib/src/xmc_usbh.c **** */
 119:../Libraries/XMCLib/src/xmc_usbh.c **** __INLINE static void XMC_lClockGating(uint8_t enable)
 120:../Libraries/XMCLib/src/xmc_usbh.c **** {
 347              	 .loc 3 120 0
 348              	 .cfi_startproc
 349              	 
 350              	 
 351              	 
 352 0000 80B4     	 push {r7}
 353              	.LCFI24:
 354              	 .cfi_def_cfa_offset 4
 355              	 .cfi_offset 7,-4
 356 0002 83B0     	 sub sp,sp,#12
 357              	.LCFI25:
 358              	 .cfi_def_cfa_offset 16
 359 0004 00AF     	 add r7,sp,#0
 360              	.LCFI26:
 361              	 .cfi_def_cfa_register 7
 362 0006 0346     	 mov r3,r0
 363 0008 FB71     	 strb r3,[r7,#7]
 121:../Libraries/XMCLib/src/xmc_usbh.c **** #if defined(CLOCK_GATING_SUPPORTED)
 122:../Libraries/XMCLib/src/xmc_usbh.c **** if (enable == XMC_USBH_CLOCK_GATING_ENABLE)
 123:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_SCU_CLOCK_GatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USB0);
 124:../Libraries/XMCLib/src/xmc_usbh.c ****    if (enable == XMC_USBH_CLOCK_GATING_DISABLE)
 125:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USB0);
 126:../Libraries/XMCLib/src/xmc_usbh.c **** #endif
 127:../Libraries/XMCLib/src/xmc_usbh.c ****   return;
 364              	 .loc 3 127 0
 365 000a 00BF     	 nop
 128:../Libraries/XMCLib/src/xmc_usbh.c **** }
 366              	 .loc 3 128 0
 367 000c 0C37     	 adds r7,r7,#12
 368              	.LCFI27:
 369              	 .cfi_def_cfa_offset 4
 370 000e BD46     	 mov sp,r7
 371              	.LCFI28:
 372              	 .cfi_def_cfa_register 13
 373              	 
 374 0010 5DF8047B 	 ldr r7,[sp],#4
 375              	.LCFI29:
 376              	 .cfi_restore 7
 377              	 .cfi_def_cfa_offset 0
 378 0014 7047     	 bx lr
 379              	 .cfi_endproc
 380              	.LFE172:
 382 0016 00BF     	 .section .text.XMC_lTriggerHaltChannel,"ax",%progbits
 383              	 .align 2
 384              	 .thumb
 385              	 .thumb_func
 387              	XMC_lTriggerHaltChannel:
 388              	.LFB173:
 129:../Libraries/XMCLib/src/xmc_usbh.c **** 
 130:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 131:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param   ptr_ch Pointer to Channel
 132:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return  None
 133:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 134:../Libraries/XMCLib/src/xmc_usbh.c ****  * Triggers halt of a channel.
 135:../Libraries/XMCLib/src/xmc_usbh.c **** */
 136:../Libraries/XMCLib/src/xmc_usbh.c **** __INLINE static void XMC_lTriggerHaltChannel(USB0_CH_TypeDef *ptr_ch)
 137:../Libraries/XMCLib/src/xmc_usbh.c **** {
 389              	 .loc 3 137 0
 390              	 .cfi_startproc
 391              	 
 392              	 
 393              	 
 394 0000 80B4     	 push {r7}
 395              	.LCFI30:
 396              	 .cfi_def_cfa_offset 4
 397              	 .cfi_offset 7,-4
 398 0002 83B0     	 sub sp,sp,#12
 399              	.LCFI31:
 400              	 .cfi_def_cfa_offset 16
 401 0004 00AF     	 add r7,sp,#0
 402              	.LCFI32:
 403              	 .cfi_def_cfa_register 7
 404 0006 7860     	 str r0,[r7,#4]
 138:../Libraries/XMCLib/src/xmc_usbh.c ****   ptr_ch->HCINTMSK = USB_CH_HCINT_ChHltd_Msk; /* Enable halt interrupt */
 405              	 .loc 3 138 0
 406 0008 7B68     	 ldr r3,[r7,#4]
 407 000a 0222     	 movs r2,#2
 408 000c DA60     	 str r2,[r3,#12]
 139:../Libraries/XMCLib/src/xmc_usbh.c ****   ptr_ch->HCCHAR  |= (uint32_t)(USB_CH_HCCHAR_ChEna_Msk | USB_CH_HCCHAR_ChDis_Msk);
 409              	 .loc 3 139 0
 410 000e 7B68     	 ldr r3,[r7,#4]
 411 0010 1B68     	 ldr r3,[r3]
 412 0012 43F04042 	 orr r2,r3,#-1073741824
 413 0016 7B68     	 ldr r3,[r7,#4]
 414 0018 1A60     	 str r2,[r3]
 140:../Libraries/XMCLib/src/xmc_usbh.c ****   return;
 415              	 .loc 3 140 0
 416 001a 00BF     	 nop
 141:../Libraries/XMCLib/src/xmc_usbh.c **** }
 417              	 .loc 3 141 0
 418 001c 0C37     	 adds r7,r7,#12
 419              	.LCFI33:
 420              	 .cfi_def_cfa_offset 4
 421 001e BD46     	 mov sp,r7
 422              	.LCFI34:
 423              	 .cfi_def_cfa_register 13
 424              	 
 425 0020 5DF8047B 	 ldr r7,[sp],#4
 426              	.LCFI35:
 427              	 .cfi_restore 7
 428              	 .cfi_def_cfa_offset 0
 429 0024 7047     	 bx lr
 430              	 .cfi_endproc
 431              	.LFE173:
 433 0026 00BF     	 .section .text.XMC_lStartTransfer,"ax",%progbits
 434              	 .align 2
 435              	 .thumb
 436              	 .thumb_func
 438              	XMC_lStartTransfer:
 439              	.LFB174:
 142:../Libraries/XMCLib/src/xmc_usbh.c **** 
 143:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 144:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param   ptr_pipe Pointer to Pipe
 145:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param   ptr_ch   Pointer to Channel
 146:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return  bool \n
 147:../Libraries/XMCLib/src/xmc_usbh.c ****  *          true = success,\n
 148:../Libraries/XMCLib/src/xmc_usbh.c ****  *          false = fail
 149:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 150:../Libraries/XMCLib/src/xmc_usbh.c ****  * Start transfer on Pipe. The function uses transfer complete interrupts to transfer data more tha
 151:../Libraries/XMCLib/src/xmc_usbh.c ****  * packet size. It takes care of updating data toggle information in subsequent packets related to 
 152:../Libraries/XMCLib/src/xmc_usbh.c **** */
 153:../Libraries/XMCLib/src/xmc_usbh.c **** static bool XMC_lStartTransfer (XMC_USBH0_pipe_t *ptr_pipe, USB0_CH_TypeDef *ptr_ch) {
 440              	 .loc 3 153 0
 441              	 .cfi_startproc
 442              	 
 443              	 
 444 0000 80B5     	 push {r7,lr}
 445              	.LCFI36:
 446              	 .cfi_def_cfa_offset 8
 447              	 .cfi_offset 7,-8
 448              	 .cfi_offset 14,-4
 449 0002 90B0     	 sub sp,sp,#64
 450              	.LCFI37:
 451              	 .cfi_def_cfa_offset 72
 452 0004 00AF     	 add r7,sp,#0
 453              	.LCFI38:
 454              	 .cfi_def_cfa_register 7
 455 0006 7860     	 str r0,[r7,#4]
 456 0008 3960     	 str r1,[r7]
 154:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  hcchar;
 155:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  hctsiz;
 156:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  hcintmsk;
 157:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  num_remaining_transfer;
 158:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  num_remaining_fifo;
 159:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  num_remaining_queue;
 160:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  txsts = 0U;
 457              	 .loc 3 160 0
 458 000a 0023     	 movs r3,#0
 459 000c FB62     	 str r3,[r7,#44]
 161:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  pckt_num;
 162:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  max_pckt_size;
 163:../Libraries/XMCLib/src/xmc_usbh.c ****   uint8_t   *ptr_src = ptr_pipe->data;
 460              	 .loc 3 163 0
 461 000e 7B68     	 ldr r3,[r7,#4]
 462 0010 5B68     	 ldr r3,[r3,#4]
 463 0012 7B62     	 str r3,[r7,#36]
 164:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t  *ptr_dest = NULL;
 464              	 .loc 3 164 0
 465 0014 0023     	 movs r3,#0
 466 0016 3B62     	 str r3,[r7,#32]
 165:../Libraries/XMCLib/src/xmc_usbh.c ****   uint16_t  cnt;
 166:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t loc_index;
 167:../Libraries/XMCLib/src/xmc_usbh.c ****   bool status;
 168:../Libraries/XMCLib/src/xmc_usbh.c **** 
 169:../Libraries/XMCLib/src/xmc_usbh.c ****   if (!(XMC_USBH0_device.global_register->HPRT & USB_HPRT_PrtConnSts_Msk))
 467              	 .loc 3 169 0
 468 0018 914B     	 ldr r3,.L55
 469 001a 1B68     	 ldr r3,[r3]
 470 001c D3F84034 	 ldr r3,[r3,#1088]
 471 0020 03F00103 	 and r3,r3,#1
 472 0024 002B     	 cmp r3,#0
 473 0026 02D1     	 bne .L23
 170:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 171:../Libraries/XMCLib/src/xmc_usbh.c ****     status = false;
 474              	 .loc 3 171 0
 475 0028 0023     	 movs r3,#0
 476 002a 7B77     	 strb r3,[r7,#29]
 477 002c 12E1     	 b .L24
 478              	.L23:
 172:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 173:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 174:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 175:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Save channel characteristic register to local variable */
 176:../Libraries/XMCLib/src/xmc_usbh.c ****     hcchar   = ptr_ch->HCCHAR;
 479              	 .loc 3 176 0
 480 002e 3B68     	 ldr r3,[r7]
 481 0030 1B68     	 ldr r3,[r3]
 482 0032 FB63     	 str r3,[r7,#60]
 177:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Save transfer size register to local variable */
 178:../Libraries/XMCLib/src/xmc_usbh.c ****     hctsiz   = ptr_ch->HCTSIZ_BUFFERMODE;
 483              	 .loc 3 178 0
 484 0034 3B68     	 ldr r3,[r7]
 485 0036 1B69     	 ldr r3,[r3,#16]
 486 0038 BB63     	 str r3,[r7,#56]
 179:../Libraries/XMCLib/src/xmc_usbh.c ****     hcintmsk = 0U;
 487              	 .loc 3 179 0
 488 003a 0023     	 movs r3,#0
 489 003c 7B63     	 str r3,[r7,#52]
 180:../Libraries/XMCLib/src/xmc_usbh.c ****     cnt      = 0U;
 490              	 .loc 3 180 0
 491 003e 0023     	 movs r3,#0
 492 0040 FB83     	 strh r3,[r7,#30]
 181:../Libraries/XMCLib/src/xmc_usbh.c **** 
 182:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Prepare transfer */
 183:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Reset EPDir (transfer direction = output) and enable channel */
 184:../Libraries/XMCLib/src/xmc_usbh.c ****     hcchar &= (uint32_t)(~(uint32_t)(USB_CH_HCCHAR_EPDir_Msk | USB_CH_HCCHAR_ChDis_Msk));
 493              	 .loc 3 184 0
 494 0042 FB6B     	 ldr r3,[r7,#60]
 495 0044 23F08043 	 bic r3,r3,#1073741824
 496 0048 23F40043 	 bic r3,r3,#32768
 497 004c FB63     	 str r3,[r7,#60]
 185:../Libraries/XMCLib/src/xmc_usbh.c ****     hcchar |= (uint32_t)USB_CH_HCCHAR_ChEna_Msk;
 498              	 .loc 3 185 0
 499 004e FB6B     	 ldr r3,[r7,#60]
 500 0050 43F00043 	 orr r3,r3,#-2147483648
 501 0054 FB63     	 str r3,[r7,#60]
 186:../Libraries/XMCLib/src/xmc_usbh.c **** 
 187:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Enable default interrupts needed for all transfers */
 188:../Libraries/XMCLib/src/xmc_usbh.c ****     hcintmsk  = (USB_CH_HCINTMSK_XactErrMsk_Msk  |
 502              	 .loc 3 188 0
 503 0056 9923     	 movs r3,#153
 504 0058 7B63     	 str r3,[r7,#52]
 189:../Libraries/XMCLib/src/xmc_usbh.c ****                  USB_CH_HCINTMSK_XferComplMsk_Msk |
 190:../Libraries/XMCLib/src/xmc_usbh.c ****                  USB_CH_HCINTMSK_NakMsk_Msk    |
 191:../Libraries/XMCLib/src/xmc_usbh.c ****                  USB_CH_HCINTMSK_StallMsk_Msk)  ;
 192:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Keep PID */
 193:../Libraries/XMCLib/src/xmc_usbh.c ****     hctsiz &=  (uint32_t)USB_CH_HCTSIZ_BUFFERMODE_Pid_Msk;
 505              	 .loc 3 193 0
 506 005a BB6B     	 ldr r3,[r7,#56]
 507 005c 03F0C043 	 and r3,r3,#1610612736
 508 0060 BB63     	 str r3,[r7,#56]
 194:../Libraries/XMCLib/src/xmc_usbh.c **** 
 195:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Packet specific setup */
 196:../Libraries/XMCLib/src/xmc_usbh.c ****     switch (ptr_pipe->packet & XMC_USBH_PACKET_TOKEN_Msk) {
 509              	 .loc 3 196 0
 510 0062 7B68     	 ldr r3,[r7,#4]
 511 0064 1B68     	 ldr r3,[r3]
 512 0066 03F00F03 	 and r3,r3,#15
 513 006a 022B     	 cmp r3,#2
 514 006c 16D0     	 beq .L53
 515 006e 032B     	 cmp r3,#3
 516 0070 02D0     	 beq .L27
 517 0072 012B     	 cmp r3,#1
 518 0074 09D0     	 beq .L28
 197:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_PACKET_IN:
 198:../Libraries/XMCLib/src/xmc_usbh.c ****         /* set transfer direction to input */
 199:../Libraries/XMCLib/src/xmc_usbh.c ****         hcchar   |=  (uint32_t)USB_CH_HCCHAR_EPDir_Msk;
 200:../Libraries/XMCLib/src/xmc_usbh.c ****         /* Enable IN transfer specific interrupts */
 201:../Libraries/XMCLib/src/xmc_usbh.c ****         hcintmsk  |= (uint32_t)( USB_CH_HCINTMSK_DataTglErrMsk_Msk  |
 202:../Libraries/XMCLib/src/xmc_usbh.c ****                        USB_CH_HCINTMSK_BblErrMsk_Msk |
 203:../Libraries/XMCLib/src/xmc_usbh.c ****                        USB_CH_HCINTMSK_AckMsk_Msk    |
 204:../Libraries/XMCLib/src/xmc_usbh.c ****                        USB_CH_HCINTMSK_NakMsk_Msk )  ;
 205:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 206:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_PACKET_OUT:
 207:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 208:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_PACKET_SETUP:
 209:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   &= (uint32_t)~USB_CH_HCTSIZ_BUFFERMODE_Pid_Msk  ;
 210:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   |= (uint32_t)USB_CH_HCTSIZx_DPID_MDATA;
 211:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 212:../Libraries/XMCLib/src/xmc_usbh.c ****       default:
 213:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 519              	 .loc 3 213 0
 520 0076 12E0     	 b .L29
 521              	.L27:
 199:../Libraries/XMCLib/src/xmc_usbh.c ****         /* Enable IN transfer specific interrupts */
 522              	 .loc 3 199 0
 523 0078 FB6B     	 ldr r3,[r7,#60]
 524 007a 43F40043 	 orr r3,r3,#32768
 525 007e FB63     	 str r3,[r7,#60]
 201:../Libraries/XMCLib/src/xmc_usbh.c ****                        USB_CH_HCINTMSK_BblErrMsk_Msk |
 526              	 .loc 3 201 0
 527 0080 7B6B     	 ldr r3,[r7,#52]
 528 0082 43F4A663 	 orr r3,r3,#1328
 529 0086 7B63     	 str r3,[r7,#52]
 205:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_PACKET_OUT:
 530              	 .loc 3 205 0
 531 0088 09E0     	 b .L29
 532              	.L28:
 209:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   |= (uint32_t)USB_CH_HCTSIZx_DPID_MDATA;
 533              	 .loc 3 209 0
 534 008a BB6B     	 ldr r3,[r7,#56]
 535 008c 23F0C043 	 bic r3,r3,#1610612736
 536 0090 BB63     	 str r3,[r7,#56]
 210:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 537              	 .loc 3 210 0
 538 0092 BB6B     	 ldr r3,[r7,#56]
 539 0094 43F0C043 	 orr r3,r3,#1610612736
 540 0098 BB63     	 str r3,[r7,#56]
 211:../Libraries/XMCLib/src/xmc_usbh.c ****       default:
 541              	 .loc 3 211 0
 542 009a 00E0     	 b .L29
 543              	.L53:
 207:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_PACKET_SETUP:
 544              	 .loc 3 207 0
 545 009c 00BF     	 nop
 546              	.L29:
 214:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 215:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Prepare PID */
 216:../Libraries/XMCLib/src/xmc_usbh.c ****     switch (ptr_pipe->packet & XMC_USBH_PACKET_DATA_Msk) {
 547              	 .loc 3 216 0
 548 009e 7B68     	 ldr r3,[r7,#4]
 549 00a0 1B68     	 ldr r3,[r3]
 550 00a2 03F0F003 	 and r3,r3,#240
 551 00a6 102B     	 cmp r3,#16
 552 00a8 02D0     	 beq .L31
 553 00aa 202B     	 cmp r3,#32
 554 00ac 05D0     	 beq .L32
 217:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_PACKET_DATA0:
 218:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   &= (uint32_t)~USB_CH_HCTSIZ_BUFFERMODE_Pid_Msk;
 219:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   |= (uint32_t)USB_CH_HCTSIZx_DPID_DATA0;
 220:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 221:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_PACKET_DATA1:
 222:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   &= (uint32_t)~USB_CH_HCTSIZ_BUFFERMODE_Pid_Msk;
 223:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   |= (uint32_t)USB_CH_HCTSIZx_DPID_DATA1;
 224:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 225:../Libraries/XMCLib/src/xmc_usbh.c ****       default:
 226:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 555              	 .loc 3 226 0
 556 00ae 0DE0     	 b .L33
 557              	.L31:
 218:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   |= (uint32_t)USB_CH_HCTSIZx_DPID_DATA0;
 558              	 .loc 3 218 0
 559 00b0 BB6B     	 ldr r3,[r7,#56]
 560 00b2 23F0C043 	 bic r3,r3,#1610612736
 561 00b6 BB63     	 str r3,[r7,#56]
 220:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_PACKET_DATA1:
 562              	 .loc 3 220 0
 563 00b8 08E0     	 b .L33
 564              	.L32:
 222:../Libraries/XMCLib/src/xmc_usbh.c ****         hctsiz   |= (uint32_t)USB_CH_HCTSIZx_DPID_DATA1;
 565              	 .loc 3 222 0
 566 00ba BB6B     	 ldr r3,[r7,#56]
 567 00bc 23F0C043 	 bic r3,r3,#1610612736
 568 00c0 BB63     	 str r3,[r7,#56]
 223:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 569              	 .loc 3 223 0
 570 00c2 BB6B     	 ldr r3,[r7,#56]
 571 00c4 43F08043 	 orr r3,r3,#1073741824
 572 00c8 BB63     	 str r3,[r7,#56]
 224:../Libraries/XMCLib/src/xmc_usbh.c ****       default:
 573              	 .loc 3 224 0
 574 00ca 00BF     	 nop
 575              	.L33:
 227:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 228:../Libraries/XMCLib/src/xmc_usbh.c **** 
 229:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Prepare odd/even frame */
 230:../Libraries/XMCLib/src/xmc_usbh.c ****     if ((XMC_USBH0_device.global_register->HFNUM & 1U) != 0U) {
 576              	 .loc 3 230 0
 577 00cc 644B     	 ldr r3,.L55
 578 00ce 1B68     	 ldr r3,[r3]
 579 00d0 D3F80834 	 ldr r3,[r3,#1032]
 580 00d4 03F00103 	 and r3,r3,#1
 581 00d8 002B     	 cmp r3,#0
 582 00da 04D0     	 beq .L34
 231:../Libraries/XMCLib/src/xmc_usbh.c ****       hcchar &= (uint32_t)~USB_CH_HCCHAR_OddFrm_Msk;
 583              	 .loc 3 231 0
 584 00dc FB6B     	 ldr r3,[r7,#60]
 585 00de 23F00053 	 bic r3,r3,#536870912
 586 00e2 FB63     	 str r3,[r7,#60]
 587 00e4 03E0     	 b .L35
 588              	.L34:
 232:../Libraries/XMCLib/src/xmc_usbh.c ****     } else {
 233:../Libraries/XMCLib/src/xmc_usbh.c ****       hcchar |= (uint32_t)USB_CH_HCCHAR_OddFrm_Msk;
 589              	 .loc 3 233 0
 590 00e6 FB6B     	 ldr r3,[r7,#60]
 591 00e8 43F00053 	 orr r3,r3,#536870912
 592 00ec FB63     	 str r3,[r7,#60]
 593              	.L35:
 234:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 235:../Libraries/XMCLib/src/xmc_usbh.c ****   
 236:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Get transfer type specific status */
 237:../Libraries/XMCLib/src/xmc_usbh.c ****     switch (ptr_pipe->ep_type) {
 594              	 .loc 3 237 0
 595 00ee 7B68     	 ldr r3,[r7,#4]
 596 00f0 9B7E     	 ldrb r3,[r3,#26]
 597 00f2 032B     	 cmp r3,#3
 598 00f4 21D8     	 bhi .L54
 599 00f6 01A2     	 adr r2,.L38
 600 00f8 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 601              	 .p2align 2
 602              	.L38:
 603 00fc 0D010000 	 .word .L37+1
 604 0100 23010000 	 .word .L39+1
 605 0104 0D010000 	 .word .L37+1
 606 0108 23010000 	 .word .L39+1
 607              	 .p2align 1
 608              	.L37:
 238:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_ENDPOINT_CONTROL:
 239:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_ENDPOINT_BULK:
 240:../Libraries/XMCLib/src/xmc_usbh.c ****         if (!(hcchar & USB_CH_HCCHAR_EPDir_Msk)) {
 609              	 .loc 3 240 0
 610 010c FB6B     	 ldr r3,[r7,#60]
 611 010e 03F40043 	 and r3,r3,#32768
 612 0112 002B     	 cmp r3,#0
 613 0114 04D1     	 bne .L40
 241:../Libraries/XMCLib/src/xmc_usbh.c ****           txsts = XMC_USBH0_device.global_register->GNPTXSTS;
 614              	 .loc 3 241 0
 615 0116 524B     	 ldr r3,.L55
 616 0118 1B68     	 ldr r3,[r3]
 617 011a DB6A     	 ldr r3,[r3,#44]
 618 011c FB62     	 str r3,[r7,#44]
 242:../Libraries/XMCLib/src/xmc_usbh.c ****         }
 243:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 619              	 .loc 3 243 0
 620 011e 0DE0     	 b .L41
 621              	.L40:
 622 0120 0CE0     	 b .L41
 623              	.L39:
 244:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_ENDPOINT_ISOCHRONOUS:
 245:../Libraries/XMCLib/src/xmc_usbh.c ****       case XMC_USBH_ENDPOINT_INTERRUPT:
 246:../Libraries/XMCLib/src/xmc_usbh.c ****         if (!(hcchar & USB_CH_HCCHAR_EPDir_Msk)) {
 624              	 .loc 3 246 0
 625 0122 FB6B     	 ldr r3,[r7,#60]
 626 0124 03F40043 	 and r3,r3,#32768
 627 0128 002B     	 cmp r3,#0
 628 012a 05D1     	 bne .L42
 247:../Libraries/XMCLib/src/xmc_usbh.c ****           txsts = XMC_USBH0_device.global_register->HPTXSTS;
 629              	 .loc 3 247 0
 630 012c 4C4B     	 ldr r3,.L55
 631 012e 1B68     	 ldr r3,[r3]
 632 0130 D3F81034 	 ldr r3,[r3,#1040]
 633 0134 FB62     	 str r3,[r7,#44]
 248:../Libraries/XMCLib/src/xmc_usbh.c ****         }
 249:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 634              	 .loc 3 249 0
 635 0136 01E0     	 b .L41
 636              	.L42:
 637 0138 00E0     	 b .L41
 638              	.L54:
 250:../Libraries/XMCLib/src/xmc_usbh.c ****       default:
 251:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 639              	 .loc 3 251 0
 640 013a 00BF     	 nop
 641              	.L41:
 252:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 253:../Libraries/XMCLib/src/xmc_usbh.c ****   
 254:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Calculate remaining transfer size */
 255:../Libraries/XMCLib/src/xmc_usbh.c ****     num_remaining_transfer = ptr_pipe->num - ptr_pipe->num_transferred_total;
 642              	 .loc 3 255 0
 643 013c 7B68     	 ldr r3,[r7,#4]
 644 013e 9A68     	 ldr r2,[r3,#8]
 645 0140 7B68     	 ldr r3,[r7,#4]
 646 0142 DB68     	 ldr r3,[r3,#12]
 647 0144 D31A     	 subs r3,r2,r3
 648 0146 3B63     	 str r3,[r7,#48]
 256:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Limit transfer to available space inside fifo/queue if OUT transaction */
 257:../Libraries/XMCLib/src/xmc_usbh.c ****     if ((uint32_t)(hcchar & USB_CH_HCCHAR_EPDir_Msk) == 0U) {
 649              	 .loc 3 257 0
 650 0148 FB6B     	 ldr r3,[r7,#60]
 651 014a 03F40043 	 and r3,r3,#32768
 652 014e 002B     	 cmp r3,#0
 653 0150 44D1     	 bne .L43
 258:../Libraries/XMCLib/src/xmc_usbh.c ****       max_pckt_size =  ptr_pipe->ep_max_packet_size;
 654              	 .loc 3 258 0
 655 0152 7B68     	 ldr r3,[r7,#4]
 656 0154 9B8A     	 ldrh r3,[r3,#20]
 657 0156 BB61     	 str r3,[r7,#24]
 259:../Libraries/XMCLib/src/xmc_usbh.c ****       num_remaining_fifo = (uint32_t)((uint32_t)(txsts & 0x0000FFFFU) <<  2);
 658              	 .loc 3 259 0
 659 0158 FB6A     	 ldr r3,[r7,#44]
 660 015a 9BB2     	 uxth r3,r3
 661 015c 9B00     	 lsls r3,r3,#2
 662 015e 7B61     	 str r3,[r7,#20]
 260:../Libraries/XMCLib/src/xmc_usbh.c ****       num_remaining_queue  = (uint32_t)((uint32_t)(txsts & 0x00FF0000U) >> 16);
 663              	 .loc 3 260 0
 664 0160 FB6A     	 ldr r3,[r7,#44]
 665 0162 03F47F03 	 and r3,r3,#16711680
 666 0166 1B0C     	 lsrs r3,r3,#16
 667 0168 3B61     	 str r3,[r7,#16]
 261:../Libraries/XMCLib/src/xmc_usbh.c ****       if (num_remaining_transfer > num_remaining_fifo) {
 668              	 .loc 3 261 0
 669 016a 3A6B     	 ldr r2,[r7,#48]
 670 016c 7B69     	 ldr r3,[r7,#20]
 671 016e 9A42     	 cmp r2,r3
 672 0170 01D9     	 bls .L44
 262:../Libraries/XMCLib/src/xmc_usbh.c ****         num_remaining_transfer = num_remaining_fifo;
 673              	 .loc 3 262 0
 674 0172 7B69     	 ldr r3,[r7,#20]
 675 0174 3B63     	 str r3,[r7,#48]
 676              	.L44:
 263:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 264:../Libraries/XMCLib/src/xmc_usbh.c ****       pckt_num = (uint32_t)((num_remaining_transfer + (max_pckt_size - 1U)) / max_pckt_size);
 677              	 .loc 3 264 0
 678 0176 BA69     	 ldr r2,[r7,#24]
 679 0178 3B6B     	 ldr r3,[r7,#48]
 680 017a 1344     	 add r3,r3,r2
 681 017c 5A1E     	 subs r2,r3,#1
 682 017e BB69     	 ldr r3,[r7,#24]
 683 0180 B2FBF3F3 	 udiv r3,r2,r3
 684 0184 BB62     	 str r3,[r7,#40]
 265:../Libraries/XMCLib/src/xmc_usbh.c ****       if (pckt_num > num_remaining_queue) {
 685              	 .loc 3 265 0
 686 0186 BA6A     	 ldr r2,[r7,#40]
 687 0188 3B69     	 ldr r3,[r7,#16]
 688 018a 9A42     	 cmp r2,r3
 689 018c 01D9     	 bls .L45
 266:../Libraries/XMCLib/src/xmc_usbh.c ****         pckt_num = num_remaining_queue;
 690              	 .loc 3 266 0
 691 018e 3B69     	 ldr r3,[r7,#16]
 692 0190 BB62     	 str r3,[r7,#40]
 693              	.L45:
 267:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 268:../Libraries/XMCLib/src/xmc_usbh.c ****       if (num_remaining_transfer > (pckt_num * max_pckt_size)) {
 694              	 .loc 3 268 0
 695 0192 BB6A     	 ldr r3,[r7,#40]
 696 0194 BA69     	 ldr r2,[r7,#24]
 697 0196 02FB03F2 	 mul r2,r2,r3
 698 019a 3B6B     	 ldr r3,[r7,#48]
 699 019c 9A42     	 cmp r2,r3
 700 019e 04D2     	 bcs .L46
 269:../Libraries/XMCLib/src/xmc_usbh.c ****         num_remaining_transfer = pckt_num * max_pckt_size;
 701              	 .loc 3 269 0
 702 01a0 BB6A     	 ldr r3,[r7,#40]
 703 01a2 BA69     	 ldr r2,[r7,#24]
 704 01a4 02FB03F3 	 mul r3,r2,r3
 705 01a8 3B63     	 str r3,[r7,#48]
 706              	.L46:
 270:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 271:../Libraries/XMCLib/src/xmc_usbh.c ****       cnt = (uint16_t)((num_remaining_transfer + 3U) / 4U);
 707              	 .loc 3 271 0
 708 01aa 3B6B     	 ldr r3,[r7,#48]
 709 01ac 0333     	 adds r3,r3,#3
 710 01ae 9B08     	 lsrs r3,r3,#2
 711 01b0 FB83     	 strh r3,[r7,#30]
 272:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_src  = ptr_pipe->data + ptr_pipe->num_transferred_total;
 712              	 .loc 3 272 0
 713 01b2 7B68     	 ldr r3,[r7,#4]
 714 01b4 5A68     	 ldr r2,[r3,#4]
 715 01b6 7B68     	 ldr r3,[r7,#4]
 716 01b8 DB68     	 ldr r3,[r3,#12]
 717 01ba 1344     	 add r3,r3,r2
 718 01bc 7B62     	 str r3,[r7,#36]
 273:../Libraries/XMCLib/src/xmc_usbh.c ****       loc_index = ((USB0_CH_TypeDef *)ptr_ch - (USB0_CH_TypeDef *)(XMC_USBH0_device.host_channel_re
 719              	 .loc 3 273 0
 720 01be 3B68     	 ldr r3,[r7]
 721 01c0 274A     	 ldr r2,.L55
 722 01c2 5268     	 ldr r2,[r2,#4]
 723 01c4 9B1A     	 subs r3,r3,r2
 724 01c6 5B11     	 asrs r3,r3,#5
 725 01c8 FB60     	 str r3,[r7,#12]
 274:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_dest = (uint32_t *)XMC_USBH0_dfifo_ptr[loc_index];
 726              	 .loc 3 274 0
 727 01ca 264A     	 ldr r2,.L55+4
 728 01cc FB68     	 ldr r3,[r7,#12]
 729 01ce 52F82330 	 ldr r3,[r2,r3,lsl#2]
 730 01d2 3B62     	 str r3,[r7,#32]
 275:../Libraries/XMCLib/src/xmc_usbh.c ****       /* For OUT/SETUP transfer num_transferring represents num of bytes to be sent */
 276:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe->num_transferring = num_remaining_transfer;
 731              	 .loc 3 276 0
 732 01d4 7B68     	 ldr r3,[r7,#4]
 733 01d6 3A6B     	 ldr r2,[r7,#48]
 734 01d8 1A61     	 str r2,[r3,#16]
 735 01da 02E0     	 b .L47
 736              	.L43:
 277:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 278:../Libraries/XMCLib/src/xmc_usbh.c ****     else {
 279:../Libraries/XMCLib/src/xmc_usbh.c ****       /* For IN transfer num_transferring is zero */
 280:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe->num_transferring = 0U;
 737              	 .loc 3 280 0
 738 01dc 7B68     	 ldr r3,[r7,#4]
 739 01de 0022     	 movs r2,#0
 740 01e0 1A61     	 str r2,[r3,#16]
 741              	.L47:
 281:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 282:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Set packet count and transfer size */
 283:../Libraries/XMCLib/src/xmc_usbh.c ****     if (num_remaining_transfer != 0U) {
 742              	 .loc 3 283 0
 743 01e2 3B6B     	 ldr r3,[r7,#48]
 744 01e4 002B     	 cmp r3,#0
 745 01e6 12D0     	 beq .L48
 284:../Libraries/XMCLib/src/xmc_usbh.c ****       hctsiz |= (((num_remaining_transfer + ptr_pipe->ep_max_packet_size) - 1U) / ptr_pipe->ep_max_
 746              	 .loc 3 284 0
 747 01e8 7B68     	 ldr r3,[r7,#4]
 748 01ea 9B8A     	 ldrh r3,[r3,#20]
 749 01ec 1A46     	 mov r2,r3
 750 01ee 3B6B     	 ldr r3,[r7,#48]
 751 01f0 1344     	 add r3,r3,r2
 752 01f2 013B     	 subs r3,r3,#1
 753 01f4 7A68     	 ldr r2,[r7,#4]
 754 01f6 928A     	 ldrh r2,[r2,#20]
 755 01f8 B3FBF2F3 	 udiv r3,r3,r2
 756 01fc DB04     	 lsls r3,r3,#19
 757 01fe BA6B     	 ldr r2,[r7,#56]
 758 0200 1343     	 orrs r3,r3,r2
 759 0202 BB63     	 str r3,[r7,#56]
 285:../Libraries/XMCLib/src/xmc_usbh.c ****       hctsiz |=   num_remaining_transfer;
 760              	 .loc 3 285 0
 761 0204 BA6B     	 ldr r2,[r7,#56]
 762 0206 3B6B     	 ldr r3,[r7,#48]
 763 0208 1343     	 orrs r3,r3,r2
 764 020a BB63     	 str r3,[r7,#56]
 765 020c 03E0     	 b .L49
 766              	.L48:
 286:../Libraries/XMCLib/src/xmc_usbh.c ****     } else {                                                 /* Zero length packet */
 287:../Libraries/XMCLib/src/xmc_usbh.c ****       hctsiz |= ((uint32_t)1U << USB_CH_HCTSIZ_BUFFERMODE_PktCnt_Pos); /* Packet count = 1 */
 767              	 .loc 3 287 0
 768 020e BB6B     	 ldr r3,[r7,#56]
 769 0210 43F40023 	 orr r3,r3,#524288
 770 0214 BB63     	 str r3,[r7,#56]
 771              	.L49:
 288:../Libraries/XMCLib/src/xmc_usbh.c ****       hctsiz |= 0U;                                        /* Transfer size = 0 */
 289:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 290:../Libraries/XMCLib/src/xmc_usbh.c ****     NVIC_DisableIRQ (USB0_0_IRQn);
 772              	 .loc 3 290 0
 773 0216 6B20     	 movs r0,#107
 774 0218 FFF7FEFF 	 bl __NVIC_DisableIRQ
 291:../Libraries/XMCLib/src/xmc_usbh.c ****     ptr_ch->HCINTMSK = hcintmsk;                  /* Enable channel interrupts */
 775              	 .loc 3 291 0
 776 021c 3B68     	 ldr r3,[r7]
 777 021e 7A6B     	 ldr r2,[r7,#52]
 778 0220 DA60     	 str r2,[r3,#12]
 292:../Libraries/XMCLib/src/xmc_usbh.c ****     ptr_ch->HCTSIZ_BUFFERMODE = hctsiz;           /* Write ch transfer size */
 779              	 .loc 3 292 0
 780 0222 3B68     	 ldr r3,[r7]
 781 0224 BA6B     	 ldr r2,[r7,#56]
 782 0226 1A61     	 str r2,[r3,#16]
 293:../Libraries/XMCLib/src/xmc_usbh.c ****     ptr_ch->HCCHAR = hcchar;                      /* Write ch characteristics */
 783              	 .loc 3 293 0
 784 0228 3B68     	 ldr r3,[r7]
 785 022a FA6B     	 ldr r2,[r7,#60]
 786 022c 1A60     	 str r2,[r3]
 294:../Libraries/XMCLib/src/xmc_usbh.c ****     while (cnt != 0U) {                           /* Load data */
 787              	 .loc 3 294 0
 788 022e 09E0     	 b .L50
 789              	.L51:
 295:../Libraries/XMCLib/src/xmc_usbh.c **** #if defined __TASKING__/*tasking*/
 296:../Libraries/XMCLib/src/xmc_usbh.c ****       *ptr_dest = *((__unaligned uint32_t *)ptr_src);
 297:../Libraries/XMCLib/src/xmc_usbh.c **** #else/* defined (__GNUC__) || defined (__CC_ARM) || defined (__ICCARM__)*/
 298:../Libraries/XMCLib/src/xmc_usbh.c ****       *ptr_dest = *((__packed uint32_t *)ptr_src);
 790              	 .loc 3 298 0
 791 0230 7B6A     	 ldr r3,[r7,#36]
 792 0232 1A68     	 ldr r2,[r3]
 793 0234 3B6A     	 ldr r3,[r7,#32]
 794 0236 1A60     	 str r2,[r3]
 299:../Libraries/XMCLib/src/xmc_usbh.c **** #endif
 300:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_src  += 4U;
 795              	 .loc 3 300 0
 796 0238 7B6A     	 ldr r3,[r7,#36]
 797 023a 0433     	 adds r3,r3,#4
 798 023c 7B62     	 str r3,[r7,#36]
 301:../Libraries/XMCLib/src/xmc_usbh.c ****       cnt--;
 799              	 .loc 3 301 0
 800 023e FB8B     	 ldrh r3,[r7,#30]
 801 0240 013B     	 subs r3,r3,#1
 802 0242 FB83     	 strh r3,[r7,#30]
 803              	.L50:
 294:../Libraries/XMCLib/src/xmc_usbh.c **** #if defined __TASKING__/*tasking*/
 804              	 .loc 3 294 0
 805 0244 FB8B     	 ldrh r3,[r7,#30]
 806 0246 002B     	 cmp r3,#0
 807 0248 F2D1     	 bne .L51
 302:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 303:../Libraries/XMCLib/src/xmc_usbh.c ****     NVIC_EnableIRQ  (USB0_0_IRQn);                /* Enable OTG interrupt */
 808              	 .loc 3 303 0
 809 024a 6B20     	 movs r0,#107
 810 024c FFF7FEFF 	 bl __NVIC_EnableIRQ
 304:../Libraries/XMCLib/src/xmc_usbh.c ****     status = true;
 811              	 .loc 3 304 0
 812 0250 0123     	 movs r3,#1
 813 0252 7B77     	 strb r3,[r7,#29]
 814              	.L24:
 305:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 306:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 815              	 .loc 3 306 0
 816 0254 7B7F     	 ldrb r3,[r7,#29]
 307:../Libraries/XMCLib/src/xmc_usbh.c **** }
 817              	 .loc 3 307 0
 818 0256 1846     	 mov r0,r3
 819 0258 4037     	 adds r7,r7,#64
 820              	.LCFI39:
 821              	 .cfi_def_cfa_offset 8
 822 025a BD46     	 mov sp,r7
 823              	.LCFI40:
 824              	 .cfi_def_cfa_register 13
 825              	 
 826 025c 80BD     	 pop {r7,pc}
 827              	.L56:
 828 025e 00BF     	 .align 2
 829              	.L55:
 830 0260 00000000 	 .word XMC_USBH0_device
 831 0264 00000000 	 .word XMC_USBH0_dfifo_ptr
 832              	 .cfi_endproc
 833              	.LFE174:
 835              	 .section .text.XMC_USBH_GetVersion,"ax",%progbits
 836              	 .align 2
 837              	 .thumb
 838              	 .thumb_func
 840              	XMC_USBH_GetVersion:
 841              	.LFB175:
 308:../Libraries/XMCLib/src/xmc_usbh.c **** 
 309:../Libraries/XMCLib/src/xmc_usbh.c **** /* USB driver API functions */
 310:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 311:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return      \ref XMC_USBH_DRIVER_VERSION_t
 312:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 313:../Libraries/XMCLib/src/xmc_usbh.c ****  * Get driver version.
 314:../Libraries/XMCLib/src/xmc_usbh.c **** */
 315:../Libraries/XMCLib/src/xmc_usbh.c **** static XMC_USBH_DRIVER_VERSION_t XMC_USBH_GetVersion (void) { return xmc_usbh_driver_version; }
 842              	 .loc 3 315 0
 843              	 .cfi_startproc
 844              	 
 845              	 
 846              	 
 847 0000 80B4     	 push {r7}
 848              	.LCFI41:
 849              	 .cfi_def_cfa_offset 4
 850              	 .cfi_offset 7,-4
 851 0002 83B0     	 sub sp,sp,#12
 852              	.LCFI42:
 853              	 .cfi_def_cfa_offset 16
 854 0004 00AF     	 add r7,sp,#0
 855              	.LCFI43:
 856              	 .cfi_def_cfa_register 7
 857              	 .loc 3 315 0
 858 0006 084B     	 ldr r3,.L59
 859 0008 1B68     	 ldr r3,[r3]
 860 000a 7B60     	 str r3,[r7,#4]
 861 000c 0023     	 movs r3,#0
 862 000e BA88     	 ldrh r2,[r7,#4]
 863 0010 62F30F03 	 bfi r3,r2,#0,#16
 864 0014 FA88     	 ldrh r2,[r7,#6]
 865 0016 62F31F43 	 bfi r3,r2,#16,#16
 866 001a 1846     	 mov r0,r3
 867 001c 0C37     	 adds r7,r7,#12
 868              	.LCFI44:
 869              	 .cfi_def_cfa_offset 4
 870 001e BD46     	 mov sp,r7
 871              	.LCFI45:
 872              	 .cfi_def_cfa_register 13
 873              	 
 874 0020 5DF8047B 	 ldr r7,[sp],#4
 875              	.LCFI46:
 876              	 .cfi_restore 7
 877              	 .cfi_def_cfa_offset 0
 878 0024 7047     	 bx lr
 879              	.L60:
 880 0026 00BF     	 .align 2
 881              	.L59:
 882 0028 00000000 	 .word xmc_usbh_driver_version
 883              	 .cfi_endproc
 884              	.LFE175:
 886              	 .section .text.XMC_USBH_GetCapabilities,"ax",%progbits
 887              	 .align 2
 888              	 .thumb
 889              	 .thumb_func
 891              	XMC_USBH_GetCapabilities:
 892              	.LFB176:
 316:../Libraries/XMCLib/src/xmc_usbh.c **** 
 317:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 318:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return  \ref XMC_USBH_CAPABILITIES_t
 319:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 320:../Libraries/XMCLib/src/xmc_usbh.c ****  * Get driver capabilities.
 321:../Libraries/XMCLib/src/xmc_usbh.c **** */
 322:../Libraries/XMCLib/src/xmc_usbh.c **** static XMC_USBH_CAPABILITIES_t XMC_USBH_GetCapabilities (void) { return xmc_usbh_driver_capabilitie
 893              	 .loc 3 322 0
 894              	 .cfi_startproc
 895              	 
 896              	 
 897              	 
 898 0000 80B4     	 push {r7}
 899              	.LCFI47:
 900              	 .cfi_def_cfa_offset 4
 901              	 .cfi_offset 7,-4
 902 0002 00AF     	 add r7,sp,#0
 903              	.LCFI48:
 904              	 .cfi_def_cfa_register 7
 905              	 .loc 3 322 0
 906 0004 0122     	 movs r2,#1
 907 0006 62F30E03 	 bfi r3,r2,#0,#15
 908 000a 6FF3CF33 	 bfc r3,#15,#1
 909 000e 43F48033 	 orr r3,r3,#65536
 910 0012 43F40033 	 orr r3,r3,#131072
 911 0016 6FF39243 	 bfc r3,#18,#1
 912 001a 1846     	 mov r0,r3
 913 001c BD46     	 mov sp,r7
 914              	.LCFI49:
 915              	 .cfi_def_cfa_register 13
 916              	 
 917 001e 5DF8047B 	 ldr r7,[sp],#4
 918              	.LCFI50:
 919              	 .cfi_restore 7
 920              	 .cfi_def_cfa_offset 0
 921 0022 7047     	 bx lr
 922              	 .cfi_endproc
 923              	.LFE176:
 925              	 .section .text.XMC_USBH_Initialize,"ax",%progbits
 926              	 .align 2
 927              	 .thumb
 928              	 .thumb_func
 930              	XMC_USBH_Initialize:
 931              	.LFB177:
 323:../Libraries/XMCLib/src/xmc_usbh.c **** 
 324:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 325:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param   cb_port_event  Pointer to port event callback function \ref ARM_USBH_SignalPortEvent
 326:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param   cb_pipe_event  Pointer to pipe event callback function \ref ARM_USBH_SignalPipeEvent
 327:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return  int32_t \ref Execution_status. 0 if execution is successful.
 328:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 329:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 330:../Libraries/XMCLib/src/xmc_usbh.c ****  * Initialize USB Host Interface. Registers callback functions to be executed on port event and pip
 331:../Libraries/XMCLib/src/xmc_usbh.c ****  * Initializes FIFO address for each pipe. Configures P3.2 as the VBUS charge pump enable pin.\n
 332:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 333:../Libraries/XMCLib/src/xmc_usbh.c ****  *  \par<b>Related APIs:</b><BR>
 334:../Libraries/XMCLib/src/xmc_usbh.c ****  *  XMC_USBH_Select_VBUS(), XMC_USBH_Uninitialize() \n
 335:../Libraries/XMCLib/src/xmc_usbh.c **** */
 336:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_Initialize (XMC_USBH_SignalPortEvent_t cb_port_event,
 337:../Libraries/XMCLib/src/xmc_usbh.c ****                                 XMC_USBH_SignalPipeEvent_t cb_pipe_event) {
 932              	 .loc 3 337 0
 933              	 .cfi_startproc
 934              	 
 935              	 
 936 0000 80B5     	 push {r7,lr}
 937              	.LCFI51:
 938              	 .cfi_def_cfa_offset 8
 939              	 .cfi_offset 7,-8
 940              	 .cfi_offset 14,-4
 941 0002 84B0     	 sub sp,sp,#16
 942              	.LCFI52:
 943              	 .cfi_def_cfa_offset 24
 944 0004 00AF     	 add r7,sp,#0
 945              	.LCFI53:
 946              	 .cfi_def_cfa_register 7
 947 0006 7860     	 str r0,[r7,#4]
 948 0008 3960     	 str r1,[r7]
 338:../Libraries/XMCLib/src/xmc_usbh.c **** 
 339:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t channel;
 340:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 949              	 .loc 3 340 0
 950 000a 0023     	 movs r3,#0
 951 000c BB60     	 str r3,[r7,#8]
 341:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.init_done == true)
 952              	 .loc 3 341 0
 953 000e 174B     	 ldr r3,.L68
 954 0010 1B7C     	 ldrb r3,[r3,#16]
 955 0012 002B     	 cmp r3,#0
 956 0014 25D1     	 bne .L64
 342:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 343:../Libraries/XMCLib/src/xmc_usbh.c ****     /*return ok since initialized*/
 344:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 345:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 346:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 347:../Libraries/XMCLib/src/xmc_usbh.c ****     /* assign callbacks */
 348:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.SignalPortEvent_cb = cb_port_event;
 957              	 .loc 3 348 0
 958 0016 154A     	 ldr r2,.L68
 959 0018 7B68     	 ldr r3,[r7,#4]
 960 001a 9360     	 str r3,[r2,#8]
 349:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.SignalPipeEvent_cb = cb_pipe_event;
 961              	 .loc 3 349 0
 962 001c 134A     	 ldr r2,.L68
 963 001e 3B68     	 ldr r3,[r7]
 964 0020 D360     	 str r3,[r2,#12]
 350:../Libraries/XMCLib/src/xmc_usbh.c **** 
 351:../Libraries/XMCLib/src/xmc_usbh.c ****     /* assign fifo start addresses */
 352:../Libraries/XMCLib/src/xmc_usbh.c ****     for (channel = 0U; channel < USBH0_MAX_PIPE_NUM; channel++) {
 965              	 .loc 3 352 0
 966 0022 0023     	 movs r3,#0
 967 0024 FB60     	 str r3,[r7,#12]
 968 0026 0CE0     	 b .L65
 969              	.L66:
 353:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_dfifo_ptr[channel] = (uint32_t *)((uint32_t)USB0_BASE + ((channel + 1U) * 0x01000U)
 970              	 .loc 3 353 0 discriminator 3
 971 0028 FB68     	 ldr r3,[r7,#12]
 972 002a 03F5A023 	 add r3,r3,#327680
 973 002e 4133     	 adds r3,r3,#65
 974 0030 1B03     	 lsls r3,r3,#12
 975 0032 1946     	 mov r1,r3
 976 0034 0E4A     	 ldr r2,.L68+4
 977 0036 FB68     	 ldr r3,[r7,#12]
 978 0038 42F82310 	 str r1,[r2,r3,lsl#2]
 352:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_dfifo_ptr[channel] = (uint32_t *)((uint32_t)USB0_BASE + ((channel + 1U) * 0x01000U)
 979              	 .loc 3 352 0 discriminator 3
 980 003c FB68     	 ldr r3,[r7,#12]
 981 003e 0133     	 adds r3,r3,#1
 982 0040 FB60     	 str r3,[r7,#12]
 983              	.L65:
 352:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_dfifo_ptr[channel] = (uint32_t *)((uint32_t)USB0_BASE + ((channel + 1U) * 0x01000U)
 984              	 .loc 3 352 0 is_stmt 0 discriminator 1
 985 0042 FB68     	 ldr r3,[r7,#12]
 986 0044 0D2B     	 cmp r3,#13
 987 0046 EFD9     	 bls .L66
 354:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 355:../Libraries/XMCLib/src/xmc_usbh.c **** 
 356:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_GPIO_SetMode(VBUS_port, (uint8_t)VBUS_pin, XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT1);
 988              	 .loc 3 356 0 is_stmt 1
 989 0048 0A4B     	 ldr r3,.L68+8
 990 004a 1A68     	 ldr r2,[r3]
 991 004c 0A4B     	 ldr r3,.L68+12
 992 004e 1B68     	 ldr r3,[r3]
 993 0050 DBB2     	 uxtb r3,r3
 994 0052 1046     	 mov r0,r2
 995 0054 1946     	 mov r1,r3
 996 0056 8822     	 movs r2,#136
 997 0058 FFF7FEFF 	 bl XMC_GPIO_SetMode
 357:../Libraries/XMCLib/src/xmc_usbh.c ****   
 358:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.init_done = true;
 998              	 .loc 3 358 0
 999 005c 034B     	 ldr r3,.L68
 1000 005e 0122     	 movs r2,#1
 1001 0060 1A74     	 strb r2,[r3,#16]
 1002              	.L64:
 359:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 360:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 1003              	 .loc 3 360 0
 1004 0062 BB68     	 ldr r3,[r7,#8]
 361:../Libraries/XMCLib/src/xmc_usbh.c **** }
 1005              	 .loc 3 361 0
 1006 0064 1846     	 mov r0,r3
 1007 0066 1037     	 adds r7,r7,#16
 1008              	.LCFI54:
 1009              	 .cfi_def_cfa_offset 8
 1010 0068 BD46     	 mov sp,r7
 1011              	.LCFI55:
 1012              	 .cfi_def_cfa_register 13
 1013              	 
 1014 006a 80BD     	 pop {r7,pc}
 1015              	.L69:
 1016              	 .align 2
 1017              	.L68:
 1018 006c 00000000 	 .word XMC_USBH0_device
 1019 0070 00000000 	 .word XMC_USBH0_dfifo_ptr
 1020 0074 00000000 	 .word VBUS_port
 1021 0078 00000000 	 .word VBUS_pin
 1022              	 .cfi_endproc
 1023              	.LFE177:
 1025              	 .section .text.XMC_USBH_Uninitialize,"ax",%progbits
 1026              	 .align 2
 1027              	 .thumb
 1028              	 .thumb_func
 1030              	XMC_USBH_Uninitialize:
 1031              	.LFB178:
 362:../Libraries/XMCLib/src/xmc_usbh.c **** 
 363:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 364:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return int32_t \ref Execution_status. Returns 0 to indicate success.
 365:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 366:../Libraries/XMCLib/src/xmc_usbh.c ****  * De-initialize USB Host Interface. Sets the driver power state as powered off. Disables VBUS.\n
 367:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 368:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 369:../Libraries/XMCLib/src/xmc_usbh.c ****  *  XMC_USBH_Select_VBUS(), XMC_USBH_Initialize(), XMC_USBH_PortVbusOnOff() \n
 370:../Libraries/XMCLib/src/xmc_usbh.c **** */
 371:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_Uninitialize (void) {
 1032              	 .loc 3 371 0
 1033              	 .cfi_startproc
 1034              	 
 1035              	 
 1036 0000 80B5     	 push {r7,lr}
 1037              	.LCFI56:
 1038              	 .cfi_def_cfa_offset 8
 1039              	 .cfi_offset 7,-8
 1040              	 .cfi_offset 14,-4
 1041 0002 00AF     	 add r7,sp,#0
 1042              	.LCFI57:
 1043              	 .cfi_def_cfa_register 7
 372:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_device.init_done = false;
 1044              	 .loc 3 372 0
 1045 0004 044B     	 ldr r3,.L72
 1046 0006 0022     	 movs r2,#0
 1047 0008 1A74     	 strb r2,[r3,#16]
 373:../Libraries/XMCLib/src/xmc_usbh.c ****   (void)XMC_USBH_PowerControl(XMC_USBH_POWER_OFF);
 1048              	 .loc 3 373 0
 1049 000a 0020     	 movs r0,#0
 1050 000c FFF7FEFF 	 bl XMC_USBH_PowerControl
 374:../Libraries/XMCLib/src/xmc_usbh.c ****   return XMC_USBH_DRIVER_OK;
 1051              	 .loc 3 374 0
 1052 0010 0023     	 movs r3,#0
 375:../Libraries/XMCLib/src/xmc_usbh.c **** }
 1053              	 .loc 3 375 0
 1054 0012 1846     	 mov r0,r3
 1055 0014 80BD     	 pop {r7,pc}
 1056              	.L73:
 1057 0016 00BF     	 .align 2
 1058              	.L72:
 1059 0018 00000000 	 .word XMC_USBH0_device
 1060              	 .cfi_endproc
 1061              	.LFE178:
 1063              	 .section .text.XMC_USBH_PowerControl,"ax",%progbits
 1064              	 .align 2
 1065              	 .thumb
 1066              	 .thumb_func
 1068              	XMC_USBH_PowerControl:
 1069              	.LFB179:
 376:../Libraries/XMCLib/src/xmc_usbh.c **** 
 377:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 378:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param  state  Power state. \ref XMC_USBH_POWER_STATE_t
 379:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return int32_t \ref Execution_status. Returns 0 if successful.
 380:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 381:../Libraries/XMCLib/src/xmc_usbh.c ****  * Control USB Host Interface Power. If power state is set to \ref XMC_USBH_POWER_FULL,
 382:../Libraries/XMCLib/src/xmc_usbh.c ****  * it initializes the peripheral and enables VBUS. If power state is set to \ref XMC_USBH_POWER_OFF
 383:../Libraries/XMCLib/src/xmc_usbh.c ****  * disables the peripheral and the VBUS.\n
 384:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 385:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 386:../Libraries/XMCLib/src/xmc_usbh.c ****  *  XMC_USBH_Select_VBUS(), XMC_USBH_Initialize(), XMC_USBH_PortVbusOnOff(), XMC_USBH_Uninitialize(
 387:../Libraries/XMCLib/src/xmc_usbh.c **** */
 388:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PowerControl (XMC_USBH_POWER_STATE_t state) {
 1070              	 .loc 3 388 0
 1071              	 .cfi_startproc
 1072              	 
 1073              	 
 1074 0000 80B5     	 push {r7,lr}
 1075              	.LCFI58:
 1076              	 .cfi_def_cfa_offset 8
 1077              	 .cfi_offset 7,-8
 1078              	 .cfi_offset 14,-4
 1079 0002 84B0     	 sub sp,sp,#16
 1080              	.LCFI59:
 1081              	 .cfi_def_cfa_offset 24
 1082 0004 00AF     	 add r7,sp,#0
 1083              	.LCFI60:
 1084              	 .cfi_def_cfa_register 7
 1085 0006 0346     	 mov r3,r0
 1086 0008 FB71     	 strb r3,[r7,#7]
 389:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 1087              	 .loc 3 389 0
 1088 000a 0023     	 movs r3,#0
 1089 000c FB60     	 str r3,[r7,#12]
 390:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t loc_value;
 391:../Libraries/XMCLib/src/xmc_usbh.c ****   switch (state) {
 1090              	 .loc 3 391 0
 1091 000e FB79     	 ldrb r3,[r7,#7]
 1092 0010 012B     	 cmp r3,#1
 1093 0012 04D0     	 beq .L76
 1094 0014 022B     	 cmp r3,#2
 1095 0016 33D0     	 beq .L77
 1096 0018 002B     	 cmp r3,#0
 1097 001a 04D0     	 beq .L78
 1098 001c DDE0     	 b .L87
 1099              	.L76:
 392:../Libraries/XMCLib/src/xmc_usbh.c ****     case XMC_USBH_POWER_LOW:
 393:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_UNSUPPORTED;
 1100              	 .loc 3 393 0
 1101 001e 6FF00303 	 mvn r3,#3
 1102 0022 FB60     	 str r3,[r7,#12]
 394:../Libraries/XMCLib/src/xmc_usbh.c ****       break;
 1103              	 .loc 3 394 0
 1104 0024 DCE0     	 b .L79
 1105              	.L78:
 395:../Libraries/XMCLib/src/xmc_usbh.c ****     case XMC_USBH_POWER_OFF:
 396:../Libraries/XMCLib/src/xmc_usbh.c ****       NVIC_DisableIRQ  (USB0_0_IRQn);
 1106              	 .loc 3 396 0
 1107 0026 6B20     	 movs r0,#107
 1108 0028 FFF7FEFF 	 bl __NVIC_DisableIRQ
 397:../Libraries/XMCLib/src/xmc_usbh.c ****       NVIC_ClearPendingIRQ (USB0_0_IRQn); /* Clear pending interrupt */
 1109              	 .loc 3 397 0
 1110 002c 6B20     	 movs r0,#107
 1111 002e FFF7FEFF 	 bl __NVIC_ClearPendingIRQ
 398:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.power_state =  state; /* Clear powered flag */
 1112              	 .loc 3 398 0
 1113 0032 6E4A     	 ldr r2,.L88
 1114 0034 FB79     	 ldrb r3,[r7,#7]
 1115 0036 5374     	 strb r3,[r2,#17]
 399:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->GAHBCFG  &= (uint32_t)(~USB_GAHBCFG_GlblIntrMsk_Msk); /* Di
 1116              	 .loc 3 399 0
 1117 0038 6C4B     	 ldr r3,.L88
 1118 003a 1B68     	 ldr r3,[r3]
 1119 003c 6B4A     	 ldr r2,.L88
 1120 003e 1268     	 ldr r2,[r2]
 1121 0040 9268     	 ldr r2,[r2,#8]
 1122 0042 22F00102 	 bic r2,r2,#1
 1123 0046 9A60     	 str r2,[r3,#8]
 400:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_lClockGating((uint8_t)XMC_USBH_CLOCK_GATING_ENABLE); /* Enable Clock Gating */
 1124              	 .loc 3 400 0
 1125 0048 0120     	 movs r0,#1
 1126 004a FFF7FEFF 	 bl XMC_lClockGating
 401:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->PCGCCTL  |=  (uint32_t)USB_PCGCCTL_StopPclk_Msk; /* Stop PH
 1127              	 .loc 3 401 0
 1128 004e 674B     	 ldr r3,.L88
 1129 0050 1B68     	 ldr r3,[r3]
 1130 0052 664A     	 ldr r2,.L88
 1131 0054 1268     	 ldr r2,[r2]
 1132 0056 D2F8002E 	 ldr r2,[r2,#3584]
 1133 005a 42F00102 	 orr r2,r2,#1
 1134 005e C3F8002E 	 str r2,[r3,#3584]
 402:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_SCU_POWER_DisableUsb(); /* Disable Power USB */
 1135              	 .loc 3 402 0
 1136 0062 FFF7FEFF 	 bl XMC_SCU_POWER_DisableUsb
 403:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_SCU_RESET_AssertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USB0); /* reset USB */
 1137              	 .loc 3 403 0
 1138 0066 6248     	 ldr r0,.L88+4
 1139 0068 FFF7FEFF 	 bl XMC_SCU_RESET_AssertPeripheralReset
 404:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.port_reset_active =  false; /* Reset variables */
 1140              	 .loc 3 404 0
 1141 006c 5F4B     	 ldr r3,.L88
 1142 006e 0022     	 movs r2,#0
 1143 0070 9A74     	 strb r2,[r3,#18]
 405:../Libraries/XMCLib/src/xmc_usbh.c ****       memset((void *)(pipe), 0, (USBH0_MAX_PIPE_NUM * sizeof(XMC_USBH0_pipe_t)));
 1144              	 .loc 3 405 0
 1145 0072 6048     	 ldr r0,.L88+8
 1146 0074 0021     	 movs r1,#0
 1147 0076 4FF4E072 	 mov r2,#448
 1148 007a FFF7FEFF 	 bl memset
 406:../Libraries/XMCLib/src/xmc_usbh.c ****       break;
 1149              	 .loc 3 406 0
 1150 007e AFE0     	 b .L79
 1151              	.L77:
 407:../Libraries/XMCLib/src/xmc_usbh.c ****     case XMC_USBH_POWER_FULL:
 408:../Libraries/XMCLib/src/xmc_usbh.c ****       if (XMC_USBH0_device.init_done == false)
 1152              	 .loc 3 408 0
 1153 0080 5A4B     	 ldr r3,.L88
 1154 0082 1B7C     	 ldrb r3,[r3,#16]
 1155 0084 83F00103 	 eor r3,r3,#1
 1156 0088 DBB2     	 uxtb r3,r3
 1157 008a 002B     	 cmp r3,#0
 1158 008c 03D0     	 beq .L80
 409:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 410:../Libraries/XMCLib/src/xmc_usbh.c ****         status = XMC_USBH_DRIVER_ERROR;
 1159              	 .loc 3 410 0
 1160 008e 4FF0FF33 	 mov r3,#-1
 1161 0092 FB60     	 str r3,[r7,#12]
 411:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 1162              	 .loc 3 411 0
 1163 0094 A4E0     	 b .L79
 1164              	.L80:
 412:../Libraries/XMCLib/src/xmc_usbh.c ****       } /* not initialized */
 413:../Libraries/XMCLib/src/xmc_usbh.c ****       if (XMC_USBH0_device.power_state == XMC_USBH_POWER_FULL)
 1165              	 .loc 3 413 0
 1166 0096 554B     	 ldr r3,.L88
 1167 0098 5B7C     	 ldrb r3,[r3,#17]
 1168 009a 022B     	 cmp r3,#2
 1169 009c 02D1     	 bne .L81
 414:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 415:../Libraries/XMCLib/src/xmc_usbh.c ****         status = XMC_USBH_DRIVER_OK;
 1170              	 .loc 3 415 0
 1171 009e 0023     	 movs r3,#0
 1172 00a0 FB60     	 str r3,[r7,#12]
 416:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 1173              	 .loc 3 416 0
 1174 00a2 9DE0     	 b .L79
 1175              	.L81:
 417:../Libraries/XMCLib/src/xmc_usbh.c ****       } /* already powered */
 418:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_lClockGating((uint8_t)XMC_USBH_CLOCK_GATING_DISABLE); /* disable clock gating */
 1176              	 .loc 3 418 0
 1177 00a4 0020     	 movs r0,#0
 1178 00a6 FFF7FEFF 	 bl XMC_lClockGating
 419:../Libraries/XMCLib/src/xmc_usbh.c ****       (void)XMC_USBH_osDelay(2U);
 1179              	 .loc 3 419 0
 1180 00aa 0220     	 movs r0,#2
 1181 00ac FFF7FEFF 	 bl XMC_USBH_osDelay
 420:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USB0); /* deassert reset USB *
 1182              	 .loc 3 420 0
 1183 00b0 4F48     	 ldr r0,.L88+4
 1184 00b2 FFF7FEFF 	 bl XMC_SCU_RESET_DeassertPeripheralReset
 421:../Libraries/XMCLib/src/xmc_usbh.c ****       (void)XMC_USBH_osDelay(2U);
 1185              	 .loc 3 421 0
 1186 00b6 0220     	 movs r0,#2
 1187 00b8 FFF7FEFF 	 bl XMC_USBH_osDelay
 422:../Libraries/XMCLib/src/xmc_usbh.c ****       (void)XMC_USBH_osDelay(100U);
 1188              	 .loc 3 422 0
 1189 00bc 6420     	 movs r0,#100
 1190 00be FFF7FEFF 	 bl XMC_USBH_osDelay
 423:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_SCU_POWER_EnableUsb(); /* Enable Power USB */
 1191              	 .loc 3 423 0
 1192 00c2 FFF7FEFF 	 bl XMC_SCU_POWER_EnableUsb
 424:../Libraries/XMCLib/src/xmc_usbh.c **** 
 425:../Libraries/XMCLib/src/xmc_usbh.c ****       /* On-chip Full-speed PHY */
 426:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->PCGCCTL  &=  (uint32_t)~USB_PCGCCTL_StopPclk_Msk;  /* Start
 1193              	 .loc 3 426 0
 1194 00c6 494B     	 ldr r3,.L88
 1195 00c8 1B68     	 ldr r3,[r3]
 1196 00ca 484A     	 ldr r2,.L88
 1197 00cc 1268     	 ldr r2,[r2]
 1198 00ce D2F8002E 	 ldr r2,[r2,#3584]
 1199 00d2 22F00102 	 bic r2,r2,#1
 1200 00d6 C3F8002E 	 str r2,[r3,#3584]
 427:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->GUSBCFG  |=  (uint32_t)USB_GUSBCFG_PHYSel_Msk;    /* Full-s
 1201              	 .loc 3 427 0
 1202 00da 444B     	 ldr r3,.L88
 1203 00dc 1B68     	 ldr r3,[r3]
 1204 00de 434A     	 ldr r2,.L88
 1205 00e0 1268     	 ldr r2,[r2]
 1206 00e2 D268     	 ldr r2,[r2,#12]
 1207 00e4 42F04002 	 orr r2,r2,#64
 1208 00e8 DA60     	 str r2,[r3,#12]
 428:../Libraries/XMCLib/src/xmc_usbh.c **** 
 429:../Libraries/XMCLib/src/xmc_usbh.c ****       while ((XMC_USBH0_device.global_register->GRSTCTL & USB_GRSTCTL_AHBIdle_Msk) == 0U) /* wait u
 1209              	 .loc 3 429 0
 1210 00ea 00BF     	 nop
 1211              	.L82:
 1212              	 .loc 3 429 0 is_stmt 0 discriminator 1
 1213 00ec 3F4B     	 ldr r3,.L88
 1214 00ee 1B68     	 ldr r3,[r3]
 1215 00f0 1B69     	 ldr r3,[r3,#16]
 1216 00f2 002B     	 cmp r3,#0
 1217 00f4 FADA     	 bge .L82
 430:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 431:../Libraries/XMCLib/src/xmc_usbh.c ****         /*Wait*/
 432:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 433:../Libraries/XMCLib/src/xmc_usbh.c **** 
 434:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->GRSTCTL |=  (uint32_t)USB_GRSTCTL_CSftRst_Msk; /* Core soft
 1218              	 .loc 3 434 0 is_stmt 1
 1219 00f6 3D4B     	 ldr r3,.L88
 1220 00f8 1B68     	 ldr r3,[r3]
 1221 00fa 3C4A     	 ldr r2,.L88
 1222 00fc 1268     	 ldr r2,[r2]
 1223 00fe 1269     	 ldr r2,[r2,#16]
 1224 0100 42F00102 	 orr r2,r2,#1
 1225 0104 1A61     	 str r2,[r3,#16]
 435:../Libraries/XMCLib/src/xmc_usbh.c **** 
 436:../Libraries/XMCLib/src/xmc_usbh.c ****       while ((XMC_USBH0_device.global_register->GRSTCTL & USB_GRSTCTL_CSftRst_Msk)  != 0U) /* wait 
 1226              	 .loc 3 436 0
 1227 0106 00BF     	 nop
 1228              	.L83:
 1229              	 .loc 3 436 0 is_stmt 0 discriminator 1
 1230 0108 384B     	 ldr r3,.L88
 1231 010a 1B68     	 ldr r3,[r3]
 1232 010c 1B69     	 ldr r3,[r3,#16]
 1233 010e 03F00103 	 and r3,r3,#1
 1234 0112 002B     	 cmp r3,#0
 1235 0114 F8D1     	 bne .L83
 437:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 438:../Libraries/XMCLib/src/xmc_usbh.c ****         /*Wait*/
 439:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 440:../Libraries/XMCLib/src/xmc_usbh.c ****       (void)XMC_USBH_osDelay(100U);
 1236              	 .loc 3 440 0 is_stmt 1
 1237 0116 6420     	 movs r0,#100
 1238 0118 FFF7FEFF 	 bl XMC_USBH_osDelay
 441:../Libraries/XMCLib/src/xmc_usbh.c **** 
 442:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.port_reset_active =  false; /* Reset variables */
 1239              	 .loc 3 442 0
 1240 011c 334B     	 ldr r3,.L88
 1241 011e 0022     	 movs r2,#0
 1242 0120 9A74     	 strb r2,[r3,#18]
 443:../Libraries/XMCLib/src/xmc_usbh.c ****       memset((void *)(pipe), 0, (USBH0_MAX_PIPE_NUM * sizeof(XMC_USBH0_pipe_t)));
 1243              	 .loc 3 443 0
 1244 0122 3448     	 ldr r0,.L88+8
 1245 0124 0021     	 movs r1,#0
 1246 0126 4FF4E072 	 mov r2,#448
 1247 012a FFF7FEFF 	 bl memset
 444:../Libraries/XMCLib/src/xmc_usbh.c **** 
 445:../Libraries/XMCLib/src/xmc_usbh.c ****       /*Created local copy of GUSBCFG to avoid side effects*/
 446:../Libraries/XMCLib/src/xmc_usbh.c ****       loc_value = XMC_USBH0_device.global_register->GUSBCFG;
 1248              	 .loc 3 446 0
 1249 012e 2F4B     	 ldr r3,.L88
 1250 0130 1B68     	 ldr r3,[r3]
 1251 0132 DB68     	 ldr r3,[r3,#12]
 1252 0134 BB60     	 str r3,[r7,#8]
 447:../Libraries/XMCLib/src/xmc_usbh.c ****       if (((loc_value & USB_GUSBCFG_ForceHstMode_Msk) == 0U) || \
 1253              	 .loc 3 447 0
 1254 0136 BB68     	 ldr r3,[r7,#8]
 1255 0138 03F00053 	 and r3,r3,#536870912
 1256 013c 002B     	 cmp r3,#0
 1257 013e 04D0     	 beq .L84
 448:../Libraries/XMCLib/src/xmc_usbh.c ****           ((loc_value & USB_GUSBCFG_ForceDevMode_Msk) != 0U))
 1258              	 .loc 3 448 0 discriminator 1
 1259 0140 BB68     	 ldr r3,[r7,#8]
 1260 0142 03F08043 	 and r3,r3,#1073741824
 447:../Libraries/XMCLib/src/xmc_usbh.c ****       if (((loc_value & USB_GUSBCFG_ForceHstMode_Msk) == 0U) || \
 1261              	 .loc 3 447 0 discriminator 1
 1262 0146 002B     	 cmp r3,#0
 1263 0148 12D0     	 beq .L85
 1264              	.L84:
 449:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 450:../Libraries/XMCLib/src/xmc_usbh.c ****         XMC_USBH0_device.global_register->GUSBCFG &= (uint32_t)~USB_GUSBCFG_ForceDevMode_Msk;      
 1265              	 .loc 3 450 0
 1266 014a 284B     	 ldr r3,.L88
 1267 014c 1B68     	 ldr r3,[r3]
 1268 014e 274A     	 ldr r2,.L88
 1269 0150 1268     	 ldr r2,[r2]
 1270 0152 D268     	 ldr r2,[r2,#12]
 1271 0154 22F08042 	 bic r2,r2,#1073741824
 1272 0158 DA60     	 str r2,[r3,#12]
 451:../Libraries/XMCLib/src/xmc_usbh.c ****         XMC_USBH0_device.global_register->GUSBCFG |=  (uint32_t)USB_GUSBCFG_ForceHstMode_Msk;      
 1273              	 .loc 3 451 0
 1274 015a 244B     	 ldr r3,.L88
 1275 015c 1B68     	 ldr r3,[r3]
 1276 015e 234A     	 ldr r2,.L88
 1277 0160 1268     	 ldr r2,[r2]
 1278 0162 D268     	 ldr r2,[r2,#12]
 1279 0164 42F00052 	 orr r2,r2,#536870912
 1280 0168 DA60     	 str r2,[r3,#12]
 452:../Libraries/XMCLib/src/xmc_usbh.c ****         (void)XMC_USBH_osDelay(100U);
 1281              	 .loc 3 452 0
 1282 016a 6420     	 movs r0,#100
 1283 016c FFF7FEFF 	 bl XMC_USBH_osDelay
 1284              	.L85:
 453:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 454:../Libraries/XMCLib/src/xmc_usbh.c **** 
 455:../Libraries/XMCLib/src/xmc_usbh.c ****       /* FS only, even if HS is supported */
 456:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->HCFG     |=  (uint32_t)(0x200U | USB_CH_HCFG_FSLSSUP(1));
 1285              	 .loc 3 456 0
 1286 0170 1E4B     	 ldr r3,.L88
 1287 0172 1B68     	 ldr r3,[r3]
 1288 0174 1D4A     	 ldr r2,.L88
 1289 0176 1268     	 ldr r2,[r2]
 1290 0178 D2F80024 	 ldr r2,[r2,#1024]
 1291 017c 42F40172 	 orr r2,r2,#516
 1292 0180 C3F80024 	 str r2,[r3,#1024]
 457:../Libraries/XMCLib/src/xmc_usbh.c **** 
 458:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Rx FIFO setting */
 459:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->GRXFSIZ   = (RX_FIFO_SIZE/4U);
 1293              	 .loc 3 459 0
 1294 0184 194B     	 ldr r3,.L88
 1295 0186 1B68     	 ldr r3,[r3]
 1296 0188 4FF48D72 	 mov r2,#282
 1297 018c 5A62     	 str r2,[r3,#36]
 460:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Non-periodic Tx FIFO setting */
 461:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->GNPTXFSIZ_HOSTMODE = (((uint32_t)(TX_FIFO_SIZE_NON_PERI/4U)
 1298              	 .loc 3 461 0
 1299 018e 174B     	 ldr r3,.L88
 1300 0190 1B68     	 ldr r3,[r3]
 1301 0192 194A     	 ldr r2,.L88+12
 1302 0194 9A62     	 str r2,[r3,#40]
 462:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Periodic Tx FIFO setting */
 463:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->HPTXFSIZ  = ((uint32_t)(TX_FIFO_SIZE_PERI / 4U) << 16U) | (
 1303              	 .loc 3 463 0
 1304 0196 154B     	 ldr r3,.L88
 1305 0198 1B68     	 ldr r3,[r3]
 1306 019a 184A     	 ldr r2,.L88+16
 1307 019c C3F80021 	 str r2,[r3,#256]
 464:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Enable channel interrupts */
 465:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->HAINTMSK  = ((uint32_t)1U << USBH0_MAX_PIPE_NUM) - 1U;
 1308              	 .loc 3 465 0
 1309 01a0 124B     	 ldr r3,.L88
 1310 01a2 1B68     	 ldr r3,[r3]
 1311 01a4 43F6FF72 	 movw r2,#16383
 1312 01a8 C3F81824 	 str r2,[r3,#1048]
 466:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Unmask interrupts */
 467:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->GINTMSK_HOSTMODE   = (
 1313              	 .loc 3 467 0
 1314 01ac 0F4B     	 ldr r3,.L88
 1315 01ae 1B68     	 ldr r3,[r3]
 1316 01b0 134A     	 ldr r2,.L88+20
 1317 01b2 9A61     	 str r2,[r3,#24]
 468:../Libraries/XMCLib/src/xmc_usbh.c ****                         USB_GINTSTS_HOSTMODE_DisconnInt_Msk |
 469:../Libraries/XMCLib/src/xmc_usbh.c ****                         USB_GINTMSK_HOSTMODE_HChIntMsk_Msk    |
 470:../Libraries/XMCLib/src/xmc_usbh.c ****                         USB_GINTMSK_HOSTMODE_PrtIntMsk_Msk   |
 471:../Libraries/XMCLib/src/xmc_usbh.c ****                         USB_GINTMSK_HOSTMODE_RxFLvlMsk_Msk |
 472:../Libraries/XMCLib/src/xmc_usbh.c ****                         USB_GINTMSK_HOSTMODE_SofMsk_Msk  |
 473:../Libraries/XMCLib/src/xmc_usbh.c ****                         USB_GINTMSK_HOSTMODE_WkUpIntMsk_Msk
 474:../Libraries/XMCLib/src/xmc_usbh.c ****                        )   ;
 475:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Set powered state */
 476:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.power_state = state;
 1318              	 .loc 3 476 0
 1319 01b4 0D4A     	 ldr r2,.L88
 1320 01b6 FB79     	 ldrb r3,[r7,#7]
 1321 01b8 5374     	 strb r3,[r2,#17]
 477:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Enable interrupts */
 478:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->GAHBCFG  |=  (uint32_t)USB_GAHBCFG_GlblIntrMsk_Msk;
 1322              	 .loc 3 478 0
 1323 01ba 0C4B     	 ldr r3,.L88
 1324 01bc 1B68     	 ldr r3,[r3]
 1325 01be 0B4A     	 ldr r2,.L88
 1326 01c0 1268     	 ldr r2,[r2]
 1327 01c2 9268     	 ldr r2,[r2,#8]
 1328 01c4 42F00102 	 orr r2,r2,#1
 1329 01c8 9A60     	 str r2,[r3,#8]
 479:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Set highest interrupt priority */
 480:../Libraries/XMCLib/src/xmc_usbh.c ****       NVIC_SetPriority (USB0_0_IRQn, 0U);
 1330              	 .loc 3 480 0
 1331 01ca 6B20     	 movs r0,#107
 1332 01cc 0021     	 movs r1,#0
 1333 01ce FFF7FEFF 	 bl __NVIC_SetPriority
 481:../Libraries/XMCLib/src/xmc_usbh.c ****       NVIC_EnableIRQ   (USB0_0_IRQn);
 1334              	 .loc 3 481 0
 1335 01d2 6B20     	 movs r0,#107
 1336 01d4 FFF7FEFF 	 bl __NVIC_EnableIRQ
 482:../Libraries/XMCLib/src/xmc_usbh.c ****       break;
 1337              	 .loc 3 482 0
 1338 01d8 02E0     	 b .L79
 1339              	.L87:
 483:../Libraries/XMCLib/src/xmc_usbh.c ****     default:
 484:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_UNSUPPORTED;
 1340              	 .loc 3 484 0
 1341 01da 6FF00303 	 mvn r3,#3
 1342 01de FB60     	 str r3,[r7,#12]
 1343              	.L79:
 485:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 486:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 1344              	 .loc 3 486 0
 1345 01e0 FB68     	 ldr r3,[r7,#12]
 487:../Libraries/XMCLib/src/xmc_usbh.c **** }
 1346              	 .loc 3 487 0
 1347 01e2 1846     	 mov r0,r3
 1348 01e4 1037     	 adds r7,r7,#16
 1349              	.LCFI61:
 1350              	 .cfi_def_cfa_offset 8
 1351 01e6 BD46     	 mov sp,r7
 1352              	.LCFI62:
 1353              	 .cfi_def_cfa_register 13
 1354              	 
 1355 01e8 80BD     	 pop {r7,pc}
 1356              	.L89:
 1357 01ea 00BF     	 .align 2
 1358              	.L88:
 1359 01ec 00000000 	 .word XMC_USBH0_device
 1360 01f0 80000020 	 .word 536871040
 1361 01f4 00000000 	 .word pipe
 1362 01f8 1A011000 	 .word 1048858
 1363 01fc 2A010001 	 .word 16777514
 1364 0200 180000A3 	 .word -1560281064
 1365              	 .cfi_endproc
 1366              	.LFE179:
 1368              	 .section .text.XMC_USBH_PortVbusOnOff,"ax",%progbits
 1369              	 .align 2
 1370              	 .thumb
 1371              	 .thumb_func
 1373              	XMC_USBH_PortVbusOnOff:
 1374              	.LFB180:
 488:../Libraries/XMCLib/src/xmc_usbh.c **** 
 489:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 490:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param port Root HUB Port Number. Only one port(0) is supported.
 491:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param vbus VBUS state - \n
 492:../Libraries/XMCLib/src/xmc_usbh.c ****  *                 - \b false VBUS off
 493:../Libraries/XMCLib/src/xmc_usbh.c ****  *                 - \b true  VBUS on
 494:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return int32_t \ref Execution_status. Returns 0 if successful.
 495:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 496:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 497:../Libraries/XMCLib/src/xmc_usbh.c ****  * Set USB port VBUS on/off.
 498:../Libraries/XMCLib/src/xmc_usbh.c **** */
 499:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PortVbusOnOff (uint8_t port, bool vbus) {
 1375              	 .loc 3 499 0
 1376              	 .cfi_startproc
 1377              	 
 1378              	 
 1379 0000 80B5     	 push {r7,lr}
 1380              	.LCFI63:
 1381              	 .cfi_def_cfa_offset 8
 1382              	 .cfi_offset 7,-8
 1383              	 .cfi_offset 14,-4
 1384 0002 84B0     	 sub sp,sp,#16
 1385              	.LCFI64:
 1386              	 .cfi_def_cfa_offset 24
 1387 0004 00AF     	 add r7,sp,#0
 1388              	.LCFI65:
 1389              	 .cfi_def_cfa_register 7
 1390 0006 0346     	 mov r3,r0
 1391 0008 0A46     	 mov r2,r1
 1392 000a FB71     	 strb r3,[r7,#7]
 1393 000c 1346     	 mov r3,r2
 1394 000e BB71     	 strb r3,[r7,#6]
 500:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 1395              	 .loc 3 500 0
 1396 0010 0023     	 movs r3,#0
 1397 0012 FB60     	 str r3,[r7,#12]
 501:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 1398              	 .loc 3 501 0
 1399 0014 1F4B     	 ldr r3,.L96
 1400 0016 5B7C     	 ldrb r3,[r3,#17]
 1401 0018 002B     	 cmp r3,#0
 1402 001a 03D1     	 bne .L91
 502:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 503:../Libraries/XMCLib/src/xmc_usbh.c ****     status = XMC_USBH_DRIVER_ERROR;
 1403              	 .loc 3 503 0
 1404 001c 4FF0FF33 	 mov r3,#-1
 1405 0020 FB60     	 str r3,[r7,#12]
 1406 0022 32E0     	 b .L92
 1407              	.L91:
 504:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 505:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 506:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 507:../Libraries/XMCLib/src/xmc_usbh.c ****     if (port != 0U)
 1408              	 .loc 3 507 0
 1409 0024 FB79     	 ldrb r3,[r7,#7]
 1410 0026 002B     	 cmp r3,#0
 1411 0028 03D0     	 beq .L93
 508:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 509:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 1412              	 .loc 3 509 0
 1413 002a 6FF00403 	 mvn r3,#4
 1414 002e FB60     	 str r3,[r7,#12]
 1415 0030 2BE0     	 b .L92
 1416              	.L93:
 510:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 511:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 512:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 513:../Libraries/XMCLib/src/xmc_usbh.c ****       if (vbus != 0U) {
 1417              	 .loc 3 513 0
 1418 0032 BB79     	 ldrb r3,[r7,#6]
 1419 0034 002B     	 cmp r3,#0
 1420 0036 14D0     	 beq .L94
 514:../Libraries/XMCLib/src/xmc_usbh.c ****         /* Port power on */
 515:../Libraries/XMCLib/src/xmc_usbh.c ****         XMC_USBH0_device.global_register->HPRT |=  (uint32_t)USB_HPRT_PrtPwr_Msk;
 1421              	 .loc 3 515 0
 1422 0038 164B     	 ldr r3,.L96
 1423 003a 1B68     	 ldr r3,[r3]
 1424 003c 154A     	 ldr r2,.L96
 1425 003e 1268     	 ldr r2,[r2]
 1426 0040 D2F84024 	 ldr r2,[r2,#1088]
 1427 0044 42F48052 	 orr r2,r2,#4096
 1428 0048 C3F84024 	 str r2,[r3,#1088]
 516:../Libraries/XMCLib/src/xmc_usbh.c ****         XMC_GPIO_SetMode(VBUS_port, (uint8_t)VBUS_pin, XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT1);
 1429              	 .loc 3 516 0
 1430 004c 124B     	 ldr r3,.L96+4
 1431 004e 1A68     	 ldr r2,[r3]
 1432 0050 124B     	 ldr r3,.L96+8
 1433 0052 1B68     	 ldr r3,[r3]
 1434 0054 DBB2     	 uxtb r3,r3
 1435 0056 1046     	 mov r0,r2
 1436 0058 1946     	 mov r1,r3
 1437 005a 8822     	 movs r2,#136
 1438 005c FFF7FEFF 	 bl XMC_GPIO_SetMode
 1439 0060 13E0     	 b .L92
 1440              	.L94:
 517:../Libraries/XMCLib/src/xmc_usbh.c ****       } else {
 518:../Libraries/XMCLib/src/xmc_usbh.c ****         /* Port power off */
 519:../Libraries/XMCLib/src/xmc_usbh.c ****         XMC_USBH0_device.global_register->HPRT &= (uint32_t)~USB_HPRT_PrtPwr_Msk;
 1441              	 .loc 3 519 0
 1442 0062 0C4B     	 ldr r3,.L96
 1443 0064 1B68     	 ldr r3,[r3]
 1444 0066 0B4A     	 ldr r2,.L96
 1445 0068 1268     	 ldr r2,[r2]
 1446 006a D2F84024 	 ldr r2,[r2,#1088]
 1447 006e 22F48052 	 bic r2,r2,#4096
 1448 0072 C3F84024 	 str r2,[r3,#1088]
 520:../Libraries/XMCLib/src/xmc_usbh.c ****         XMC_GPIO_SetMode(VBUS_port, (uint8_t)VBUS_pin, XMC_GPIO_MODE_INPUT_TRISTATE);
 1449              	 .loc 3 520 0
 1450 0076 084B     	 ldr r3,.L96+4
 1451 0078 1A68     	 ldr r2,[r3]
 1452 007a 084B     	 ldr r3,.L96+8
 1453 007c 1B68     	 ldr r3,[r3]
 1454 007e DBB2     	 uxtb r3,r3
 1455 0080 1046     	 mov r0,r2
 1456 0082 1946     	 mov r1,r3
 1457 0084 0022     	 movs r2,#0
 1458 0086 FFF7FEFF 	 bl XMC_GPIO_SetMode
 1459              	.L92:
 521:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 522:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 523:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 524:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 1460              	 .loc 3 524 0
 1461 008a FB68     	 ldr r3,[r7,#12]
 525:../Libraries/XMCLib/src/xmc_usbh.c **** }
 1462              	 .loc 3 525 0
 1463 008c 1846     	 mov r0,r3
 1464 008e 1037     	 adds r7,r7,#16
 1465              	.LCFI66:
 1466              	 .cfi_def_cfa_offset 8
 1467 0090 BD46     	 mov sp,r7
 1468              	.LCFI67:
 1469              	 .cfi_def_cfa_register 13
 1470              	 
 1471 0092 80BD     	 pop {r7,pc}
 1472              	.L97:
 1473              	 .align 2
 1474              	.L96:
 1475 0094 00000000 	 .word XMC_USBH0_device
 1476 0098 00000000 	 .word VBUS_port
 1477 009c 00000000 	 .word VBUS_pin
 1478              	 .cfi_endproc
 1479              	.LFE180:
 1481              	 .section .text.XMC_USBH_PortReset,"ax",%progbits
 1482              	 .align 2
 1483              	 .thumb
 1484              	 .thumb_func
 1486              	XMC_USBH_PortReset:
 1487              	.LFB181:
 526:../Libraries/XMCLib/src/xmc_usbh.c **** 
 527:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 528:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param port Root HUB Port Number. Only one port(0) is supported.
 529:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return int32_t Execution status. \ref Execution_status
 530:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 531:../Libraries/XMCLib/src/xmc_usbh.c ****  * Do USB port reset. Port reset should honor the requirement of 50ms delay before enabling.
 532:../Libraries/XMCLib/src/xmc_usbh.c ****  * The function depends on implementation of XMC_USBH_osDelay() for 1ms delay to achieve required d
 533:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 534:../Libraries/XMCLib/src/xmc_usbh.c **** */
 535:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PortReset (uint8_t port) {
 1488              	 .loc 3 535 0
 1489              	 .cfi_startproc
 1490              	 
 1491              	 
 1492 0000 80B5     	 push {r7,lr}
 1493              	.LCFI68:
 1494              	 .cfi_def_cfa_offset 8
 1495              	 .cfi_offset 7,-8
 1496              	 .cfi_offset 14,-4
 1497 0002 84B0     	 sub sp,sp,#16
 1498              	.LCFI69:
 1499              	 .cfi_def_cfa_offset 24
 1500 0004 00AF     	 add r7,sp,#0
 1501              	.LCFI70:
 1502              	 .cfi_def_cfa_register 7
 1503 0006 0346     	 mov r3,r0
 1504 0008 FB71     	 strb r3,[r7,#7]
 536:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t hprt;
 537:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 1505              	 .loc 3 537 0
 1506 000a 0023     	 movs r3,#0
 1507 000c FB60     	 str r3,[r7,#12]
 538:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 1508              	 .loc 3 538 0
 1509 000e 254B     	 ldr r3,.L104
 1510 0010 5B7C     	 ldrb r3,[r3,#17]
 1511 0012 002B     	 cmp r3,#0
 1512 0014 03D1     	 bne .L99
 539:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 540:../Libraries/XMCLib/src/xmc_usbh.c ****     status = XMC_USBH_DRIVER_ERROR;
 1513              	 .loc 3 540 0
 1514 0016 4FF0FF33 	 mov r3,#-1
 1515 001a FB60     	 str r3,[r7,#12]
 1516 001c 3CE0     	 b .L100
 1517              	.L99:
 541:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 542:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 543:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 544:../Libraries/XMCLib/src/xmc_usbh.c ****     if (port != 0U)
 1518              	 .loc 3 544 0
 1519 001e FB79     	 ldrb r3,[r7,#7]
 1520 0020 002B     	 cmp r3,#0
 1521 0022 02D0     	 beq .L101
 545:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 546:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 1522              	 .loc 3 546 0
 1523 0024 6FF00403 	 mvn r3,#4
 1524 0028 FB60     	 str r3,[r7,#12]
 1525              	.L101:
 547:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 548:../Libraries/XMCLib/src/xmc_usbh.c **** 
 549:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.port_reset_active = true;
 1526              	 .loc 3 549 0
 1527 002a 1E4B     	 ldr r3,.L104
 1528 002c 0122     	 movs r2,#1
 1529 002e 9A74     	 strb r2,[r3,#18]
 550:../Libraries/XMCLib/src/xmc_usbh.c ****     hprt  =  XMC_USBH0_device.global_register->HPRT;
 1530              	 .loc 3 550 0
 1531 0030 1C4B     	 ldr r3,.L104
 1532 0032 1B68     	 ldr r3,[r3]
 1533 0034 D3F84034 	 ldr r3,[r3,#1088]
 1534 0038 BB60     	 str r3,[r7,#8]
 551:../Libraries/XMCLib/src/xmc_usbh.c ****     hprt &= (uint32_t)~USB_HPRT_PrtEna_Msk;                            /* Disable port */
 1535              	 .loc 3 551 0
 1536 003a BB68     	 ldr r3,[r7,#8]
 1537 003c 23F00403 	 bic r3,r3,#4
 1538 0040 BB60     	 str r3,[r7,#8]
 552:../Libraries/XMCLib/src/xmc_usbh.c ****     hprt |= (uint32_t)USB_HPRT_PrtRst_Msk;                            /* Port reset */
 1539              	 .loc 3 552 0
 1540 0042 BB68     	 ldr r3,[r7,#8]
 1541 0044 43F48073 	 orr r3,r3,#256
 1542 0048 BB60     	 str r3,[r7,#8]
 553:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->HPRT = hprt;
 1543              	 .loc 3 553 0
 1544 004a 164B     	 ldr r3,.L104
 1545 004c 1B68     	 ldr r3,[r3]
 1546 004e BA68     	 ldr r2,[r7,#8]
 1547 0050 C3F84024 	 str r2,[r3,#1088]
 554:../Libraries/XMCLib/src/xmc_usbh.c ****     (void)XMC_USBH_osDelay(50U);                                            /* wait at least 50ms *
 1548              	 .loc 3 554 0
 1549 0054 3220     	 movs r0,#50
 1550 0056 FFF7FEFF 	 bl XMC_USBH_osDelay
 555:../Libraries/XMCLib/src/xmc_usbh.c ****     hprt &= (uint32_t)~USB_HPRT_PrtRst_Msk;                            /* Clear port reset */
 1551              	 .loc 3 555 0
 1552 005a BB68     	 ldr r3,[r7,#8]
 1553 005c 23F48073 	 bic r3,r3,#256
 1554 0060 BB60     	 str r3,[r7,#8]
 556:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->HPRT = hprt;
 1555              	 .loc 3 556 0
 1556 0062 104B     	 ldr r3,.L104
 1557 0064 1B68     	 ldr r3,[r3]
 1558 0066 BA68     	 ldr r2,[r7,#8]
 1559 0068 C3F84024 	 str r2,[r3,#1088]
 557:../Libraries/XMCLib/src/xmc_usbh.c ****     (void)XMC_USBH_osDelay(50U);                                            /* wait for ISR */
 1560              	 .loc 3 557 0
 1561 006c 3220     	 movs r0,#50
 1562 006e FFF7FEFF 	 bl XMC_USBH_osDelay
 558:../Libraries/XMCLib/src/xmc_usbh.c **** 
 559:../Libraries/XMCLib/src/xmc_usbh.c ****     /*Wait for the port to be enabled*/
 560:../Libraries/XMCLib/src/xmc_usbh.c ****     while ((XMC_USBH0_device.global_register->HPRT & USB_HPRT_PrtEna_Msk) == 0U)
 1563              	 .loc 3 560 0
 1564 0072 00BF     	 nop
 1565              	.L102:
 1566              	 .loc 3 560 0 is_stmt 0 discriminator 1
 1567 0074 0B4B     	 ldr r3,.L104
 1568 0076 1B68     	 ldr r3,[r3]
 1569 0078 D3F84034 	 ldr r3,[r3,#1088]
 1570 007c 03F00403 	 and r3,r3,#4
 1571 0080 002B     	 cmp r3,#0
 1572 0082 F7D0     	 beq .L102
 561:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 562:../Libraries/XMCLib/src/xmc_usbh.c ****       /*wait*/
 563:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 564:../Libraries/XMCLib/src/xmc_usbh.c **** 
 565:../Libraries/XMCLib/src/xmc_usbh.c ****     if (XMC_USBH0_device.port_reset_active == true)
 1573              	 .loc 3 565 0 is_stmt 1
 1574 0084 074B     	 ldr r3,.L104
 1575 0086 9B7C     	 ldrb r3,[r3,#18]
 1576 0088 002B     	 cmp r3,#0
 1577 008a 05D0     	 beq .L100
 566:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 567:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.port_reset_active = false;
 1578              	 .loc 3 567 0
 1579 008c 054B     	 ldr r3,.L104
 1580 008e 0022     	 movs r2,#0
 1581 0090 9A74     	 strb r2,[r3,#18]
 568:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR;                               /* reset not confirmed inside I
 1582              	 .loc 3 568 0
 1583 0092 4FF0FF33 	 mov r3,#-1
 1584 0096 FB60     	 str r3,[r7,#12]
 1585              	.L100:
 569:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 570:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 571:../Libraries/XMCLib/src/xmc_usbh.c **** 
 572:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 1586              	 .loc 3 572 0
 1587 0098 FB68     	 ldr r3,[r7,#12]
 573:../Libraries/XMCLib/src/xmc_usbh.c **** }
 1588              	 .loc 3 573 0
 1589 009a 1846     	 mov r0,r3
 1590 009c 1037     	 adds r7,r7,#16
 1591              	.LCFI71:
 1592              	 .cfi_def_cfa_offset 8
 1593 009e BD46     	 mov sp,r7
 1594              	.LCFI72:
 1595              	 .cfi_def_cfa_register 13
 1596              	 
 1597 00a0 80BD     	 pop {r7,pc}
 1598              	.L105:
 1599 00a2 00BF     	 .align 2
 1600              	.L104:
 1601 00a4 00000000 	 .word XMC_USBH0_device
 1602              	 .cfi_endproc
 1603              	.LFE181:
 1605              	 .section .text.XMC_USBH_PortSuspend,"ax",%progbits
 1606              	 .align 2
 1607              	 .thumb
 1608              	 .thumb_func
 1610              	XMC_USBH_PortSuspend:
 1611              	.LFB182:
 574:../Libraries/XMCLib/src/xmc_usbh.c **** 
 575:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 576:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param port USB port number. Only one port(0) is supported.
 577:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return      \ref Execution_status
 578:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 579:../Libraries/XMCLib/src/xmc_usbh.c ****  * Suspend USB Port (stop generating SOFs).\n
 580:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 581:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 582:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PortResume() \n
 583:../Libraries/XMCLib/src/xmc_usbh.c **** */
 584:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PortSuspend (uint8_t port)
 585:../Libraries/XMCLib/src/xmc_usbh.c **** {
 1612              	 .loc 3 585 0
 1613              	 .cfi_startproc
 1614              	 
 1615              	 
 1616              	 
 1617 0000 80B4     	 push {r7}
 1618              	.LCFI73:
 1619              	 .cfi_def_cfa_offset 4
 1620              	 .cfi_offset 7,-4
 1621 0002 85B0     	 sub sp,sp,#20
 1622              	.LCFI74:
 1623              	 .cfi_def_cfa_offset 24
 1624 0004 00AF     	 add r7,sp,#0
 1625              	.LCFI75:
 1626              	 .cfi_def_cfa_register 7
 1627 0006 0346     	 mov r3,r0
 1628 0008 FB71     	 strb r3,[r7,#7]
 586:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 1629              	 .loc 3 586 0
 1630 000a 0023     	 movs r3,#0
 1631 000c FB60     	 str r3,[r7,#12]
 587:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t hprt;
 588:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 1632              	 .loc 3 588 0
 1633 000e 194B     	 ldr r3,.L111
 1634 0010 5B7C     	 ldrb r3,[r3,#17]
 1635 0012 002B     	 cmp r3,#0
 1636 0014 03D1     	 bne .L107
 589:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 590:../Libraries/XMCLib/src/xmc_usbh.c ****     status = XMC_USBH_DRIVER_ERROR;
 1637              	 .loc 3 590 0
 1638 0016 4FF0FF33 	 mov r3,#-1
 1639 001a FB60     	 str r3,[r7,#12]
 1640 001c 22E0     	 b .L108
 1641              	.L107:
 591:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 592:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 593:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 594:../Libraries/XMCLib/src/xmc_usbh.c ****     if (port != 0U)
 1642              	 .loc 3 594 0
 1643 001e FB79     	 ldrb r3,[r7,#7]
 1644 0020 002B     	 cmp r3,#0
 1645 0022 03D0     	 beq .L109
 595:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 596:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 1646              	 .loc 3 596 0
 1647 0024 6FF00403 	 mvn r3,#4
 1648 0028 FB60     	 str r3,[r7,#12]
 1649 002a 1BE0     	 b .L108
 1650              	.L109:
 597:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 598:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 599:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 600:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt = XMC_USBH0_device.global_register->HPRT;
 1651              	 .loc 3 600 0
 1652 002c 114B     	 ldr r3,.L111
 1653 002e 1B68     	 ldr r3,[r3]
 1654 0030 D3F84034 	 ldr r3,[r3,#1088]
 1655 0034 BB60     	 str r3,[r7,#8]
 601:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt &= (uint32_t)~(USB_HPRT_PrtEna_Msk);
 1656              	 .loc 3 601 0
 1657 0036 BB68     	 ldr r3,[r7,#8]
 1658 0038 23F00403 	 bic r3,r3,#4
 1659 003c BB60     	 str r3,[r7,#8]
 602:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt |= (uint32_t)USB_HPRT_PrtSusp_Msk;
 1660              	 .loc 3 602 0
 1661 003e BB68     	 ldr r3,[r7,#8]
 1662 0040 43F08003 	 orr r3,r3,#128
 1663 0044 BB60     	 str r3,[r7,#8]
 603:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->HPRT = hprt;
 1664              	 .loc 3 603 0
 1665 0046 0B4B     	 ldr r3,.L111
 1666 0048 1B68     	 ldr r3,[r3]
 1667 004a BA68     	 ldr r2,[r7,#8]
 1668 004c C3F84024 	 str r2,[r3,#1088]
 604:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Stop PHY clock after suspending the bus*/
 605:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->PCGCCTL |= XMC_USBH_PHY_CLK_STOP;
 1669              	 .loc 3 605 0
 1670 0050 084B     	 ldr r3,.L111
 1671 0052 1B68     	 ldr r3,[r3]
 1672 0054 074A     	 ldr r2,.L111
 1673 0056 1268     	 ldr r2,[r2]
 1674 0058 D2F8002E 	 ldr r2,[r2,#3584]
 1675 005c 42F00302 	 orr r2,r2,#3
 1676 0060 C3F8002E 	 str r2,[r3,#3584]
 1677              	.L108:
 606:../Libraries/XMCLib/src/xmc_usbh.c **** 
 607:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 608:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 609:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 1678              	 .loc 3 609 0
 1679 0064 FB68     	 ldr r3,[r7,#12]
 610:../Libraries/XMCLib/src/xmc_usbh.c **** }
 1680              	 .loc 3 610 0
 1681 0066 1846     	 mov r0,r3
 1682 0068 1437     	 adds r7,r7,#20
 1683              	.LCFI76:
 1684              	 .cfi_def_cfa_offset 4
 1685 006a BD46     	 mov sp,r7
 1686              	.LCFI77:
 1687              	 .cfi_def_cfa_register 13
 1688              	 
 1689 006c 5DF8047B 	 ldr r7,[sp],#4
 1690              	.LCFI78:
 1691              	 .cfi_restore 7
 1692              	 .cfi_def_cfa_offset 0
 1693 0070 7047     	 bx lr
 1694              	.L112:
 1695 0072 00BF     	 .align 2
 1696              	.L111:
 1697 0074 00000000 	 .word XMC_USBH0_device
 1698              	 .cfi_endproc
 1699              	.LFE182:
 1701              	 .section .text.XMC_USBH_PortResume,"ax",%progbits
 1702              	 .align 2
 1703              	 .thumb
 1704              	 .thumb_func
 1706              	XMC_USBH_PortResume:
 1707              	.LFB183:
 611:../Libraries/XMCLib/src/xmc_usbh.c **** 
 612:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 613:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param port USB port number. Only one port(0) is supported.
 614:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return \ref Execution_status
 615:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 616:../Libraries/XMCLib/src/xmc_usbh.c ****  * Resume suspended USB port (start generating SOFs).\n
 617:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 618:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 619:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PortSuspend() \n
 620:../Libraries/XMCLib/src/xmc_usbh.c **** */
 621:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PortResume (uint8_t port)
 622:../Libraries/XMCLib/src/xmc_usbh.c **** {
 1708              	 .loc 3 622 0
 1709              	 .cfi_startproc
 1710              	 
 1711              	 
 1712 0000 80B5     	 push {r7,lr}
 1713              	.LCFI79:
 1714              	 .cfi_def_cfa_offset 8
 1715              	 .cfi_offset 7,-8
 1716              	 .cfi_offset 14,-4
 1717 0002 84B0     	 sub sp,sp,#16
 1718              	.LCFI80:
 1719              	 .cfi_def_cfa_offset 24
 1720 0004 00AF     	 add r7,sp,#0
 1721              	.LCFI81:
 1722              	 .cfi_def_cfa_register 7
 1723 0006 0346     	 mov r3,r0
 1724 0008 FB71     	 strb r3,[r7,#7]
 623:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 1725              	 .loc 3 623 0
 1726 000a 0023     	 movs r3,#0
 1727 000c FB60     	 str r3,[r7,#12]
 624:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t hprt;
 625:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 1728              	 .loc 3 625 0
 1729 000e 204B     	 ldr r3,.L118
 1730 0010 5B7C     	 ldrb r3,[r3,#17]
 1731 0012 002B     	 cmp r3,#0
 1732 0014 03D1     	 bne .L114
 626:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 627:../Libraries/XMCLib/src/xmc_usbh.c ****     status = XMC_USBH_DRIVER_ERROR;
 1733              	 .loc 3 627 0
 1734 0016 4FF0FF33 	 mov r3,#-1
 1735 001a FB60     	 str r3,[r7,#12]
 1736 001c 33E0     	 b .L115
 1737              	.L114:
 628:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 629:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 630:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 631:../Libraries/XMCLib/src/xmc_usbh.c ****     if (port != 0U)
 1738              	 .loc 3 631 0
 1739 001e FB79     	 ldrb r3,[r7,#7]
 1740 0020 002B     	 cmp r3,#0
 1741 0022 03D0     	 beq .L116
 632:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 633:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 1742              	 .loc 3 633 0
 1743 0024 6FF00403 	 mvn r3,#4
 1744 0028 FB60     	 str r3,[r7,#12]
 1745 002a 2CE0     	 b .L115
 1746              	.L116:
 634:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 635:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 636:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 637:../Libraries/XMCLib/src/xmc_usbh.c ****       /*Ungate PHY clock*/
 638:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->PCGCCTL = XMC_USBH_PHY_CLK_UNGATE;
 1747              	 .loc 3 638 0
 1748 002c 184B     	 ldr r3,.L118
 1749 002e 1B68     	 ldr r3,[r3]
 1750 0030 4FF48072 	 mov r2,#256
 1751 0034 C3F8002E 	 str r2,[r3,#3584]
 639:../Libraries/XMCLib/src/xmc_usbh.c ****       /*Set resume bit*/
 640:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt = XMC_USBH0_device.global_register->HPRT;
 1752              	 .loc 3 640 0
 1753 0038 154B     	 ldr r3,.L118
 1754 003a 1B68     	 ldr r3,[r3]
 1755 003c D3F84034 	 ldr r3,[r3,#1088]
 1756 0040 BB60     	 str r3,[r7,#8]
 641:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt &= (uint32_t)~(USB_HPRT_PrtEna_Msk);
 1757              	 .loc 3 641 0
 1758 0042 BB68     	 ldr r3,[r7,#8]
 1759 0044 23F00403 	 bic r3,r3,#4
 1760 0048 BB60     	 str r3,[r7,#8]
 642:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt |= (uint32_t)USB_HPRT_PrtRes_Msk;
 1761              	 .loc 3 642 0
 1762 004a BB68     	 ldr r3,[r7,#8]
 1763 004c 43F04003 	 orr r3,r3,#64
 1764 0050 BB60     	 str r3,[r7,#8]
 643:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->HPRT = hprt;
 1765              	 .loc 3 643 0
 1766 0052 0F4B     	 ldr r3,.L118
 1767 0054 1B68     	 ldr r3,[r3]
 1768 0056 BA68     	 ldr r2,[r7,#8]
 1769 0058 C3F84024 	 str r2,[r3,#1088]
 644:../Libraries/XMCLib/src/xmc_usbh.c **** 
 645:../Libraries/XMCLib/src/xmc_usbh.c ****       (void)XMC_USBH_osDelay(20U);
 1770              	 .loc 3 645 0
 1771 005c 1420     	 movs r0,#20
 1772 005e FFF7FEFF 	 bl XMC_USBH_osDelay
 646:../Libraries/XMCLib/src/xmc_usbh.c **** 
 647:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt = XMC_USBH0_device.global_register->HPRT;
 1773              	 .loc 3 647 0
 1774 0062 0B4B     	 ldr r3,.L118
 1775 0064 1B68     	 ldr r3,[r3]
 1776 0066 D3F84034 	 ldr r3,[r3,#1088]
 1777 006a BB60     	 str r3,[r7,#8]
 648:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt &= (uint32_t)~(USB_HPRT_PrtEna_Msk);
 1778              	 .loc 3 648 0
 1779 006c BB68     	 ldr r3,[r7,#8]
 1780 006e 23F00403 	 bic r3,r3,#4
 1781 0072 BB60     	 str r3,[r7,#8]
 649:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt &= (uint32_t)~((uint32_t)USB_HPRT_PrtRes_Msk);
 1782              	 .loc 3 649 0
 1783 0074 BB68     	 ldr r3,[r7,#8]
 1784 0076 23F04003 	 bic r3,r3,#64
 1785 007a BB60     	 str r3,[r7,#8]
 650:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->HPRT = hprt;
 1786              	 .loc 3 650 0
 1787 007c 044B     	 ldr r3,.L118
 1788 007e 1B68     	 ldr r3,[r3]
 1789 0080 BA68     	 ldr r2,[r7,#8]
 1790 0082 C3F84024 	 str r2,[r3,#1088]
 1791              	.L115:
 651:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 652:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 653:../Libraries/XMCLib/src/xmc_usbh.c ****   
 654:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 1792              	 .loc 3 654 0
 1793 0086 FB68     	 ldr r3,[r7,#12]
 655:../Libraries/XMCLib/src/xmc_usbh.c **** }
 1794              	 .loc 3 655 0
 1795 0088 1846     	 mov r0,r3
 1796 008a 1037     	 adds r7,r7,#16
 1797              	.LCFI82:
 1798              	 .cfi_def_cfa_offset 8
 1799 008c BD46     	 mov sp,r7
 1800              	.LCFI83:
 1801              	 .cfi_def_cfa_register 13
 1802              	 
 1803 008e 80BD     	 pop {r7,pc}
 1804              	.L119:
 1805              	 .align 2
 1806              	.L118:
 1807 0090 00000000 	 .word XMC_USBH0_device
 1808              	 .cfi_endproc
 1809              	.LFE183:
 1811              	 .section .text.XMC_USBH_PortGetState,"ax",%progbits
 1812              	 .align 2
 1813              	 .thumb
 1814              	 .thumb_func
 1816              	XMC_USBH_PortGetState:
 1817              	.LFB184:
 656:../Libraries/XMCLib/src/xmc_usbh.c **** 
 657:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 658:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param port USB port number. Only one port(0) is supported.
 659:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return XMC_USBH_PORT_STATE_t Port State
 660:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 661:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 662:../Libraries/XMCLib/src/xmc_usbh.c ****  * Get current USB port state. The state indicates if the port is connected, port speed
 663:../Libraries/XMCLib/src/xmc_usbh.c ****  * and port overcurrent status.
 664:../Libraries/XMCLib/src/xmc_usbh.c **** */
 665:../Libraries/XMCLib/src/xmc_usbh.c **** static XMC_USBH_PORT_STATE_t XMC_USBH_PortGetState (uint8_t port)
 666:../Libraries/XMCLib/src/xmc_usbh.c **** {
 1818              	 .loc 3 666 0
 1819              	 .cfi_startproc
 1820              	 
 1821              	 
 1822              	 
 1823 0000 80B4     	 push {r7}
 1824              	.LCFI84:
 1825              	 .cfi_def_cfa_offset 4
 1826              	 .cfi_offset 7,-4
 1827 0002 85B0     	 sub sp,sp,#20
 1828              	.LCFI85:
 1829              	 .cfi_def_cfa_offset 24
 1830 0004 00AF     	 add r7,sp,#0
 1831              	.LCFI86:
 1832              	 .cfi_def_cfa_register 7
 1833 0006 0346     	 mov r3,r0
 1834 0008 FB71     	 strb r3,[r7,#7]
 667:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PORT_STATE_t port_state = { 0U, 0U, 0U };
 1835              	 .loc 3 667 0
 1836 000a 3B7A     	 ldrb r3,[r7,#8]
 1837 000c 6FF30003 	 bfc r3,#0,#1
 1838 0010 3B72     	 strb r3,[r7,#8]
 1839 0012 3B7A     	 ldrb r3,[r7,#8]
 1840 0014 6FF34103 	 bfc r3,#1,#1
 1841 0018 3B72     	 strb r3,[r7,#8]
 1842 001a 3B7A     	 ldrb r3,[r7,#8]
 1843 001c 6FF38303 	 bfc r3,#2,#2
 1844 0020 3B72     	 strb r3,[r7,#8]
 668:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t hprt;
 669:../Libraries/XMCLib/src/xmc_usbh.c ****   
 670:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 1845              	 .loc 3 670 0
 1846 0022 194B     	 ldr r3,.L127
 1847 0024 5B7C     	 ldrb r3,[r3,#17]
 1848 0026 002B     	 cmp r3,#0
 1849 0028 26D0     	 beq .L121
 671:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 672:../Libraries/XMCLib/src/xmc_usbh.c ****     /*Do not update the port state*/
 673:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 674:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 675:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 676:../Libraries/XMCLib/src/xmc_usbh.c ****     if (port != 0U)
 1850              	 .loc 3 676 0
 1851 002a FB79     	 ldrb r3,[r7,#7]
 1852 002c 002B     	 cmp r3,#0
 1853 002e 23D1     	 bne .L121
 677:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 678:../Libraries/XMCLib/src/xmc_usbh.c ****       /*Do not update the port state*/
 679:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 680:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 681:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 682:../Libraries/XMCLib/src/xmc_usbh.c ****       hprt = XMC_USBH0_device.global_register->HPRT;
 1854              	 .loc 3 682 0
 1855 0030 154B     	 ldr r3,.L127
 1856 0032 1B68     	 ldr r3,[r3]
 1857 0034 D3F84034 	 ldr r3,[r3,#1088]
 1858 0038 FB60     	 str r3,[r7,#12]
 683:../Libraries/XMCLib/src/xmc_usbh.c ****       if(((hprt & USB_HPRT_PrtConnSts_Msk) != 0U))
 1859              	 .loc 3 683 0
 1860 003a FB68     	 ldr r3,[r7,#12]
 1861 003c 03F00103 	 and r3,r3,#1
 1862 0040 002B     	 cmp r3,#0
 1863 0042 04D0     	 beq .L122
 684:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 685:../Libraries/XMCLib/src/xmc_usbh.c ****         port_state.connected   = 1U;
 1864              	 .loc 3 685 0
 1865 0044 3B7A     	 ldrb r3,[r7,#8]
 1866 0046 43F00103 	 orr r3,r3,#1
 1867 004a 3B72     	 strb r3,[r7,#8]
 1868 004c 03E0     	 b .L123
 1869              	.L122:
 686:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 687:../Libraries/XMCLib/src/xmc_usbh.c ****       else
 688:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 689:../Libraries/XMCLib/src/xmc_usbh.c ****         port_state.connected   = 0U;
 1870              	 .loc 3 689 0
 1871 004e 3B7A     	 ldrb r3,[r7,#8]
 1872 0050 6FF30003 	 bfc r3,#0,#1
 1873 0054 3B72     	 strb r3,[r7,#8]
 1874              	.L123:
 690:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 691:../Libraries/XMCLib/src/xmc_usbh.c ****       port_state.overcurrent = 0U;
 1875              	 .loc 3 691 0
 1876 0056 3B7A     	 ldrb r3,[r7,#8]
 1877 0058 6FF34103 	 bfc r3,#1,#1
 1878 005c 3B72     	 strb r3,[r7,#8]
 692:../Libraries/XMCLib/src/xmc_usbh.c **** 
 693:../Libraries/XMCLib/src/xmc_usbh.c ****       switch ((uint32_t)((uint32_t)(hprt & USB_HPRT_PrtSpd_Msk) >> USB_HPRT_PrtSpd_Pos)) {
 1879              	 .loc 3 693 0
 1880 005e FB68     	 ldr r3,[r7,#12]
 1881 0060 03F4C023 	 and r3,r3,#393216
 1882 0064 5B0C     	 lsrs r3,r3,#17
 1883 0066 012B     	 cmp r3,#1
 1884 0068 00D0     	 beq .L125
 694:../Libraries/XMCLib/src/xmc_usbh.c ****         case 1U: /* Full speed */
 695:../Libraries/XMCLib/src/xmc_usbh.c ****          port_state.speed = XMC_USBH_SPEED_FULL;
 696:../Libraries/XMCLib/src/xmc_usbh.c ****          break;
 697:../Libraries/XMCLib/src/xmc_usbh.c ****         default:
 698:../Libraries/XMCLib/src/xmc_usbh.c ****          break;
 1885              	 .loc 3 698 0
 1886 006a 05E0     	 b .L121
 1887              	.L125:
 695:../Libraries/XMCLib/src/xmc_usbh.c ****          break;
 1888              	 .loc 3 695 0
 1889 006c 3B7A     	 ldrb r3,[r7,#8]
 1890 006e 0122     	 movs r2,#1
 1891 0070 62F38303 	 bfi r3,r2,#2,#2
 1892 0074 3B72     	 strb r3,[r7,#8]
 696:../Libraries/XMCLib/src/xmc_usbh.c ****         default:
 1893              	 .loc 3 696 0
 1894 0076 00BF     	 nop
 1895              	.L121:
 699:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 700:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 701:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 702:../Libraries/XMCLib/src/xmc_usbh.c ****   return port_state;
 1896              	 .loc 3 702 0
 1897 0078 BB68     	 ldr r3,[r7,#8]
 703:../Libraries/XMCLib/src/xmc_usbh.c **** }
 1898              	 .loc 3 703 0
 1899 007a 1846     	 mov r0,r3
 1900 007c 1437     	 adds r7,r7,#20
 1901              	.LCFI87:
 1902              	 .cfi_def_cfa_offset 4
 1903 007e BD46     	 mov sp,r7
 1904              	.LCFI88:
 1905              	 .cfi_def_cfa_register 13
 1906              	 
 1907 0080 5DF8047B 	 ldr r7,[sp],#4
 1908              	.LCFI89:
 1909              	 .cfi_restore 7
 1910              	 .cfi_def_cfa_offset 0
 1911 0084 7047     	 bx lr
 1912              	.L128:
 1913 0086 00BF     	 .align 2
 1914              	.L127:
 1915 0088 00000000 	 .word XMC_USBH0_device
 1916              	 .cfi_endproc
 1917              	.LFE184:
 1919              	 .section .text.XMC_USBH_PipeCreate,"ax",%progbits
 1920              	 .align 2
 1921              	 .thumb
 1922              	 .thumb_func
 1924              	XMC_USBH_PipeCreate:
 1925              	.LFB185:
 704:../Libraries/XMCLib/src/xmc_usbh.c **** 
 705:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 706:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param dev_addr Device address
 707:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param dev_speed  Device speed
 708:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param hub_addr Hub address. This value should be 0 since hub is not supported.
 709:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param hub_port  USB port number. Only one port(0) is supported.
 710:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param ep_addr Device endpoint address \n
 711:../Libraries/XMCLib/src/xmc_usbh.c ****  *                - ep_addr.0..3: Address \n
 712:../Libraries/XMCLib/src/xmc_usbh.c ****  *                - ep_addr.7:    Direction\n
 713:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param ep_type Endpoint type (ARM_USB_ENDPOINT_xxx)
 714:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param ep_max_packet_size Endpoint maximum packet size
 715:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param ep_interval Endpoint polling interval
 716:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return XMC_USBH_PIPE_HANDLE Pipe handle is a pointer to pipe hardware base address.
 717:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 718:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 719:../Libraries/XMCLib/src/xmc_usbh.c ****  * Create/allocate a pipe configured with input parameters. The function looks for an unused pipe a
 720:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 721:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 722:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PipeModify(), XMC_USBH_PipeDelete(), XMC_USBH_PipeReset(), XMC_USBH_PipeTransfer() \n
 723:../Libraries/XMCLib/src/xmc_usbh.c **** */
 724:../Libraries/XMCLib/src/xmc_usbh.c **** static XMC_USBH_PIPE_HANDLE XMC_USBH_PipeCreate (uint8_t dev_addr, uint8_t dev_speed, uint8_t hub_a
 1926              	 .loc 3 724 0
 1927              	 .cfi_startproc
 1928              	 
 1929              	 
 1930 0000 90B5     	 push {r4,r7,lr}
 1931              	.LCFI90:
 1932              	 .cfi_def_cfa_offset 12
 1933              	 .cfi_offset 4,-12
 1934              	 .cfi_offset 7,-8
 1935              	 .cfi_offset 14,-4
 1936 0002 87B0     	 sub sp,sp,#28
 1937              	.LCFI91:
 1938              	 .cfi_def_cfa_offset 40
 1939 0004 00AF     	 add r7,sp,#0
 1940              	.LCFI92:
 1941              	 .cfi_def_cfa_register 7
 1942 0006 0446     	 mov r4,r0
 1943 0008 0846     	 mov r0,r1
 1944 000a 1146     	 mov r1,r2
 1945 000c 1A46     	 mov r2,r3
 1946 000e 2346     	 mov r3,r4
 1947 0010 FB71     	 strb r3,[r7,#7]
 1948 0012 0346     	 mov r3,r0
 1949 0014 BB71     	 strb r3,[r7,#6]
 1950 0016 0B46     	 mov r3,r1
 1951 0018 7B71     	 strb r3,[r7,#5]
 1952 001a 1346     	 mov r3,r2
 1953 001c 3B71     	 strb r3,[r7,#4]
 725:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_pipe_t    *ptr_pipe;
 726:../Libraries/XMCLib/src/xmc_usbh.c ****   USB0_CH_TypeDef *ptr_ch;
 727:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t         i;
 728:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t loc_val;
 729:../Libraries/XMCLib/src/xmc_usbh.c ****   
 730:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 1954              	 .loc 3 730 0
 1955 001e 484B     	 ldr r3,.L145
 1956 0020 5B7C     	 ldrb r3,[r3,#17]
 1957 0022 002B     	 cmp r3,#0
 1958 0024 02D1     	 bne .L130
 731:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 732:../Libraries/XMCLib/src/xmc_usbh.c ****     ptr_ch = (USB0_CH_TypeDef *)NULL;
 1959              	 .loc 3 732 0
 1960 0026 0023     	 movs r3,#0
 1961 0028 7B61     	 str r3,[r7,#20]
 1962 002a 84E0     	 b .L131
 1963              	.L130:
 733:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 734:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 735:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 736:../Libraries/XMCLib/src/xmc_usbh.c ****    /* get first free pipe available */
 737:../Libraries/XMCLib/src/xmc_usbh.c ****     ptr_ch = (USB0_CH_TypeDef *)(XMC_USBH0_device.host_channel_registers);
 1964              	 .loc 3 737 0
 1965 002c 444B     	 ldr r3,.L145
 1966 002e 5B68     	 ldr r3,[r3,#4]
 1967 0030 7B61     	 str r3,[r7,#20]
 738:../Libraries/XMCLib/src/xmc_usbh.c **** 
 739:../Libraries/XMCLib/src/xmc_usbh.c ****     for (i = 0U; i < USBH0_MAX_PIPE_NUM; i++) {
 1968              	 .loc 3 739 0
 1969 0032 0023     	 movs r3,#0
 1970 0034 3B61     	 str r3,[r7,#16]
 1971 0036 0CE0     	 b .L132
 1972              	.L135:
 740:../Libraries/XMCLib/src/xmc_usbh.c ****       if ((ptr_ch->HCCHAR & 0x3FFFFFFFU) == 0U)
 1973              	 .loc 3 740 0
 1974 0038 7B69     	 ldr r3,[r7,#20]
 1975 003a 1B68     	 ldr r3,[r3]
 1976 003c 23F04043 	 bic r3,r3,#-1073741824
 1977 0040 002B     	 cmp r3,#0
 1978 0042 00D1     	 bne .L133
 741:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 742:../Libraries/XMCLib/src/xmc_usbh.c ****         break;
 1979              	 .loc 3 742 0
 1980 0044 08E0     	 b .L134
 1981              	.L133:
 743:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 744:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_ch++;
 1982              	 .loc 3 744 0 discriminator 2
 1983 0046 7B69     	 ldr r3,[r7,#20]
 1984 0048 2033     	 adds r3,r3,#32
 1985 004a 7B61     	 str r3,[r7,#20]
 739:../Libraries/XMCLib/src/xmc_usbh.c ****       if ((ptr_ch->HCCHAR & 0x3FFFFFFFU) == 0U)
 1986              	 .loc 3 739 0 discriminator 2
 1987 004c 3B69     	 ldr r3,[r7,#16]
 1988 004e 0133     	 adds r3,r3,#1
 1989 0050 3B61     	 str r3,[r7,#16]
 1990              	.L132:
 739:../Libraries/XMCLib/src/xmc_usbh.c ****       if ((ptr_ch->HCCHAR & 0x3FFFFFFFU) == 0U)
 1991              	 .loc 3 739 0 is_stmt 0 discriminator 1
 1992 0052 3B69     	 ldr r3,[r7,#16]
 1993 0054 0D2B     	 cmp r3,#13
 1994 0056 EFD9     	 bls .L135
 1995              	.L134:
 745:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 746:../Libraries/XMCLib/src/xmc_usbh.c ****   
 747:../Libraries/XMCLib/src/xmc_usbh.c ****     /* free pipe found? */
 748:../Libraries/XMCLib/src/xmc_usbh.c ****     if (i == USBH0_MAX_PIPE_NUM)
 1996              	 .loc 3 748 0 is_stmt 1
 1997 0058 3B69     	 ldr r3,[r7,#16]
 1998 005a 0E2B     	 cmp r3,#14
 1999 005c 02D1     	 bne .L136
 749:../Libraries/XMCLib/src/xmc_usbh.c ****     { 
 750:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_ch = (USB0_CH_TypeDef *)NULL;
 2000              	 .loc 3 750 0
 2001 005e 0023     	 movs r3,#0
 2002 0060 7B61     	 str r3,[r7,#20]
 2003 0062 68E0     	 b .L131
 2004              	.L136:
 751:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 752:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 753:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 754:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe = (XMC_USBH0_pipe_t *)(&pipe[(ptr_ch - (USB0_CH_TypeDef *)(XMC_USBH0_device.host_cha
 2005              	 .loc 3 754 0
 2006 0064 7B69     	 ldr r3,[r7,#20]
 2007 0066 364A     	 ldr r2,.L145
 2008 0068 5268     	 ldr r2,[r2,#4]
 2009 006a 9B1A     	 subs r3,r3,r2
 2010 006c 5B11     	 asrs r3,r3,#5
 2011 006e 5B01     	 lsls r3,r3,#5
 2012 0070 344A     	 ldr r2,.L145+4
 2013 0072 1344     	 add r3,r3,r2
 2014 0074 BB60     	 str r3,[r7,#8]
 755:../Libraries/XMCLib/src/xmc_usbh.c **** 
 756:../Libraries/XMCLib/src/xmc_usbh.c ****       memset((void *)ptr_pipe, 0, sizeof(XMC_USBH0_pipe_t));  /* Initialize pipe structure */
 2015              	 .loc 3 756 0
 2016 0076 B868     	 ldr r0,[r7,#8]
 2017 0078 0021     	 movs r1,#0
 2018 007a 2022     	 movs r2,#32
 2019 007c FFF7FEFF 	 bl memset
 757:../Libraries/XMCLib/src/xmc_usbh.c **** 
 758:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Fill in all fields of Endpoint Descriptor */
 759:../Libraries/XMCLib/src/xmc_usbh.c ****       /*Get the end point direction from the MSB of address*/
 760:../Libraries/XMCLib/src/xmc_usbh.c ****       loc_val = 0U;
 2020              	 .loc 3 760 0
 2021 0080 0023     	 movs r3,#0
 2022 0082 FB60     	 str r3,[r7,#12]
 761:../Libraries/XMCLib/src/xmc_usbh.c ****       if (((ep_addr >> 7U) & 0x1U) == 0U)
 2023              	 .loc 3 761 0
 2024 0084 97F82830 	 ldrb r3,[r7,#40]
 2025 0088 DB09     	 lsrs r3,r3,#7
 2026 008a DBB2     	 uxtb r3,r3
 2027 008c 03F00103 	 and r3,r3,#1
 2028 0090 002B     	 cmp r3,#0
 2029 0092 01D1     	 bne .L137
 762:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 763:../Libraries/XMCLib/src/xmc_usbh.c ****         loc_val = 1U;
 2030              	 .loc 3 763 0
 2031 0094 0123     	 movs r3,#1
 2032 0096 FB60     	 str r3,[r7,#12]
 2033              	.L137:
 764:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 765:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_ch->HCCHAR = ((uint32_t)(USB_CH_HCCHARx_MPS(ep_max_packet_size))|
 2034              	 .loc 3 765 0
 2035 0098 3B8E     	 ldrh r3,[r7,#48]
 2036 009a C3F30A02 	 ubfx r2,r3,#0,#11
 766:../Libraries/XMCLib/src/xmc_usbh.c ****                        USB_CH_HCCHARx_EPNUM(ep_addr)) |
 2037              	 .loc 3 766 0
 2038 009e 97F82830 	 ldrb r3,[r7,#40]
 2039 00a2 DB02     	 lsls r3,r3,#11
 2040 00a4 03F4F043 	 and r3,r3,#30720
 765:../Libraries/XMCLib/src/xmc_usbh.c ****                        USB_CH_HCCHARx_EPNUM(ep_addr)) |
 2041              	 .loc 3 765 0
 2042 00a8 1A43     	 orrs r2,r2,r3
 767:../Libraries/XMCLib/src/xmc_usbh.c ****                        (uint32_t)(USB_CH_HCCHAR_EPDir_Msk * loc_val) |
 2043              	 .loc 3 767 0
 2044 00aa FB68     	 ldr r3,[r7,#12]
 2045 00ac DB03     	 lsls r3,r3,#15
 766:../Libraries/XMCLib/src/xmc_usbh.c ****                        USB_CH_HCCHARx_EPNUM(ep_addr)) |
 2046              	 .loc 3 766 0
 2047 00ae 1A43     	 orrs r2,r2,r3
 768:../Libraries/XMCLib/src/xmc_usbh.c ****                        (USB_CH_HCCHARx_EPTYPE (ep_type) ) |
 2048              	 .loc 3 768 0
 2049 00b0 97F82C30 	 ldrb r3,[r7,#44]
 2050 00b4 9B04     	 lsls r3,r3,#18
 2051 00b6 03F44023 	 and r3,r3,#786432
 767:../Libraries/XMCLib/src/xmc_usbh.c ****                        (uint32_t)(USB_CH_HCCHAR_EPDir_Msk * loc_val) |
 2052              	 .loc 3 767 0
 2053 00ba 1A43     	 orrs r2,r2,r3
 769:../Libraries/XMCLib/src/xmc_usbh.c ****                        (USB_CH_HCCHARx_DEVADDR (dev_addr) ) ;
 2054              	 .loc 3 769 0
 2055 00bc FB79     	 ldrb r3,[r7,#7]
 2056 00be 9B05     	 lsls r3,r3,#22
 2057 00c0 03F0FE53 	 and r3,r3,#532676608
 768:../Libraries/XMCLib/src/xmc_usbh.c ****                        (USB_CH_HCCHARx_EPTYPE (ep_type) ) |
 2058              	 .loc 3 768 0
 2059 00c4 1A43     	 orrs r2,r2,r3
 765:../Libraries/XMCLib/src/xmc_usbh.c ****                        USB_CH_HCCHARx_EPNUM(ep_addr)) |
 2060              	 .loc 3 765 0
 2061 00c6 7B69     	 ldr r3,[r7,#20]
 2062 00c8 1A60     	 str r2,[r3]
 770:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Store Pipe settings */
 771:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe->ep_max_packet_size = ep_max_packet_size;
 2063              	 .loc 3 771 0
 2064 00ca BB68     	 ldr r3,[r7,#8]
 2065 00cc 3A8E     	 ldrh r2,[r7,#48]
 2066 00ce 9A82     	 strh r2,[r3,#20]
 772:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe->ep_type            = ep_type;
 2067              	 .loc 3 772 0
 2068 00d0 BB68     	 ldr r3,[r7,#8]
 2069 00d2 97F82C20 	 ldrb r2,[r7,#44]
 2070 00d6 9A76     	 strb r2,[r3,#26]
 773:../Libraries/XMCLib/src/xmc_usbh.c ****       switch (ep_type) {
 2071              	 .loc 3 773 0
 2072 00d8 97F82C30 	 ldrb r3,[r7,#44]
 2073 00dc 032B     	 cmp r3,#3
 2074 00de 29D8     	 bhi .L144
 2075 00e0 01A2     	 adr r2,.L140
 2076 00e2 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 2077 00e6 00BF     	 .p2align 2
 2078              	.L140:
 2079 00e8 35010000 	 .word .L144+1
 2080 00ec F9000000 	 .word .L141+1
 2081 00f0 35010000 	 .word .L144+1
 2082 00f4 F9000000 	 .word .L141+1
 2083              	 .p2align 1
 2084              	.L141:
 774:../Libraries/XMCLib/src/xmc_usbh.c ****         case XMC_USBH_ENDPOINT_CONTROL:
 775:../Libraries/XMCLib/src/xmc_usbh.c ****         case XMC_USBH_ENDPOINT_BULK:
 776:../Libraries/XMCLib/src/xmc_usbh.c ****           break;
 777:../Libraries/XMCLib/src/xmc_usbh.c ****         case XMC_USBH_ENDPOINT_ISOCHRONOUS:
 778:../Libraries/XMCLib/src/xmc_usbh.c ****         case XMC_USBH_ENDPOINT_INTERRUPT:
 779:../Libraries/XMCLib/src/xmc_usbh.c ****           if (ep_interval > 0U) {
 2085              	 .loc 3 779 0
 2086 00f8 97F83430 	 ldrb r3,[r7,#52]
 2087 00fc 002B     	 cmp r3,#0
 2088 00fe 04D0     	 beq .L142
 780:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->interval_reload = ep_interval;
 2089              	 .loc 3 780 0
 2090 0100 97F83430 	 ldrb r3,[r7,#52]
 2091 0104 9AB2     	 uxth r2,r3
 2092 0106 BB68     	 ldr r3,[r7,#8]
 2093 0108 DA82     	 strh r2,[r3,#22]
 2094              	.L142:
 781:../Libraries/XMCLib/src/xmc_usbh.c ****           }
 782:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->interval = ptr_pipe->interval_reload;
 2095              	 .loc 3 782 0
 2096 010a BB68     	 ldr r3,[r7,#8]
 2097 010c DA8A     	 ldrh r2,[r3,#22]
 2098 010e BB68     	 ldr r3,[r7,#8]
 2099 0110 1A83     	 strh r2,[r3,#24]
 783:../Libraries/XMCLib/src/xmc_usbh.c ****           loc_val = ((((uint32_t)ep_max_packet_size >> 11U) + 1U) & 3U);
 2100              	 .loc 3 783 0
 2101 0112 3B8E     	 ldrh r3,[r7,#48]
 2102 0114 DB0A     	 lsrs r3,r3,#11
 2103 0116 9BB2     	 uxth r3,r3
 2104 0118 0133     	 adds r3,r3,#1
 2105 011a 03F00303 	 and r3,r3,#3
 2106 011e FB60     	 str r3,[r7,#12]
 784:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCCHAR |= (uint32_t)USB_CH_HCCHARx_MCEC(loc_val);
 2107              	 .loc 3 784 0
 2108 0120 7B69     	 ldr r3,[r7,#20]
 2109 0122 1A68     	 ldr r2,[r3]
 2110 0124 FB68     	 ldr r3,[r7,#12]
 2111 0126 1B05     	 lsls r3,r3,#20
 2112 0128 03F44013 	 and r3,r3,#3145728
 2113 012c 1A43     	 orrs r2,r2,r3
 2114 012e 7B69     	 ldr r3,[r7,#20]
 2115 0130 1A60     	 str r2,[r3]
 785:../Libraries/XMCLib/src/xmc_usbh.c ****           break;
 2116              	 .loc 3 785 0
 2117 0132 00E0     	 b .L131
 2118              	.L144:
 786:../Libraries/XMCLib/src/xmc_usbh.c ****         default:
 787:../Libraries/XMCLib/src/xmc_usbh.c ****           break;
 2119              	 .loc 3 787 0
 2120 0134 00BF     	 nop
 2121              	.L131:
 788:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 789:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 790:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 791:../Libraries/XMCLib/src/xmc_usbh.c ****   return ((XMC_USBH_EP_HANDLE)ptr_ch);
 2122              	 .loc 3 791 0
 2123 0136 7B69     	 ldr r3,[r7,#20]
 792:../Libraries/XMCLib/src/xmc_usbh.c **** }
 2124              	 .loc 3 792 0
 2125 0138 1846     	 mov r0,r3
 2126 013a 1C37     	 adds r7,r7,#28
 2127              	.LCFI93:
 2128              	 .cfi_def_cfa_offset 12
 2129 013c BD46     	 mov sp,r7
 2130              	.LCFI94:
 2131              	 .cfi_def_cfa_register 13
 2132              	 
 2133 013e 90BD     	 pop {r4,r7,pc}
 2134              	.L146:
 2135              	 .align 2
 2136              	.L145:
 2137 0140 00000000 	 .word XMC_USBH0_device
 2138 0144 00000000 	 .word pipe
 2139              	 .cfi_endproc
 2140              	.LFE185:
 2142              	 .section .text.XMC_USBH_PipeModify,"ax",%progbits
 2143              	 .align 2
 2144              	 .thumb
 2145              	 .thumb_func
 2147              	XMC_USBH_PipeModify:
 2148              	.LFB186:
 793:../Libraries/XMCLib/src/xmc_usbh.c **** 
 794:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 795:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param pipe_hndl Pointer returned by the pipe create function. It is the hardware based address 
 796:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param dev_addr Device address to be configured for the pipe.
 797:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param dev_speed  Device speed class.
 798:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param hub_addr Hub address. It should be 0 since hub is not supported.
 799:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param hub_port USB port number. Only one port(0) is supported.
 800:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param ep_max_packet_size Endpoint maximum packet size
 801:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return Execution_status
 802:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 803:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 804:../Libraries/XMCLib/src/xmc_usbh.c ****  * Modify an existing pipe with input parameters. It can be used to configure the pipe after receiv
 805:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 806:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 807:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PipeCreate(), XMC_USBH_PipeDelete(), XMC_USBH_PipeReset(), XMC_USBH_PipeTransfer() \n
 808:../Libraries/XMCLib/src/xmc_usbh.c **** */
 809:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PipeModify (XMC_USBH_PIPE_HANDLE pipe_hndl, uint8_t dev_addr, uint8_t dev_s
 2149              	 .loc 3 809 0
 2150              	 .cfi_startproc
 2151              	 
 2152              	 
 2153              	 
 2154 0000 80B4     	 push {r7}
 2155              	.LCFI95:
 2156              	 .cfi_def_cfa_offset 4
 2157              	 .cfi_offset 7,-4
 2158 0002 87B0     	 sub sp,sp,#28
 2159              	.LCFI96:
 2160              	 .cfi_def_cfa_offset 32
 2161 0004 00AF     	 add r7,sp,#0
 2162              	.LCFI97:
 2163              	 .cfi_def_cfa_register 7
 2164 0006 7860     	 str r0,[r7,#4]
 2165 0008 0846     	 mov r0,r1
 2166 000a 1146     	 mov r1,r2
 2167 000c 1A46     	 mov r2,r3
 2168 000e 0346     	 mov r3,r0
 2169 0010 FB70     	 strb r3,[r7,#3]
 2170 0012 0B46     	 mov r3,r1
 2171 0014 BB70     	 strb r3,[r7,#2]
 2172 0016 1346     	 mov r3,r2
 2173 0018 7B70     	 strb r3,[r7,#1]
 810:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_pipe_t    *ptr_pipe;
 811:../Libraries/XMCLib/src/xmc_usbh.c ****   USB0_CH_TypeDef *ptr_ch;
 812:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t   hcchar;
 813:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 2174              	 .loc 3 813 0
 2175 001a 0023     	 movs r3,#0
 2176 001c 7B61     	 str r3,[r7,#20]
 814:../Libraries/XMCLib/src/xmc_usbh.c **** 
 815:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 2177              	 .loc 3 815 0
 2178 001e 204B     	 ldr r3,.L153
 2179 0020 5B7C     	 ldrb r3,[r3,#17]
 2180 0022 002B     	 cmp r3,#0
 2181 0024 03D1     	 bne .L148
 816:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 817:../Libraries/XMCLib/src/xmc_usbh.c ****     status = XMC_USBH_DRIVER_ERROR;
 2182              	 .loc 3 817 0
 2183 0026 4FF0FF33 	 mov r3,#-1
 2184 002a 7B61     	 str r3,[r7,#20]
 2185 002c 31E0     	 b .L149
 2186              	.L148:
 818:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 819:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 820:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 821:../Libraries/XMCLib/src/xmc_usbh.c ****     if (pipe_hndl  == 0U)
 2187              	 .loc 3 821 0
 2188 002e 7B68     	 ldr r3,[r7,#4]
 2189 0030 002B     	 cmp r3,#0
 2190 0032 03D1     	 bne .L150
 822:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 823:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 2191              	 .loc 3 823 0
 2192 0034 6FF00403 	 mvn r3,#4
 2193 0038 7B61     	 str r3,[r7,#20]
 2194 003a 2AE0     	 b .L149
 2195              	.L150:
 824:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 825:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 826:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 827:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_ch   = (USB0_CH_TypeDef *)(pipe_hndl);
 2196              	 .loc 3 827 0
 2197 003c 7B68     	 ldr r3,[r7,#4]
 2198 003e 3B61     	 str r3,[r7,#16]
 828:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe = (XMC_USBH0_pipe_t *)(&pipe[(ptr_ch - (USB0_CH_TypeDef *)(XMC_USBH0_device.host_cha
 2199              	 .loc 3 828 0
 2200 0040 3B69     	 ldr r3,[r7,#16]
 2201 0042 174A     	 ldr r2,.L153
 2202 0044 5268     	 ldr r2,[r2,#4]
 2203 0046 9B1A     	 subs r3,r3,r2
 2204 0048 5B11     	 asrs r3,r3,#5
 2205 004a 5B01     	 lsls r3,r3,#5
 2206 004c 154A     	 ldr r2,.L153+4
 2207 004e 1344     	 add r3,r3,r2
 2208 0050 FB60     	 str r3,[r7,#12]
 829:../Libraries/XMCLib/src/xmc_usbh.c ****       if (ptr_pipe->in_use != 0U)
 2209              	 .loc 3 829 0
 2210 0052 FB68     	 ldr r3,[r7,#12]
 2211 0054 DB7E     	 ldrb r3,[r3,#27]
 2212 0056 002B     	 cmp r3,#0
 2213 0058 03D0     	 beq .L151
 830:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 831:../Libraries/XMCLib/src/xmc_usbh.c ****         status = XMC_USBH_DRIVER_ERROR_BUSY;
 2214              	 .loc 3 831 0
 2215 005a 6FF00103 	 mvn r3,#1
 2216 005e 7B61     	 str r3,[r7,#20]
 2217 0060 17E0     	 b .L149
 2218              	.L151:
 832:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 833:../Libraries/XMCLib/src/xmc_usbh.c ****       else
 834:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 835:../Libraries/XMCLib/src/xmc_usbh.c ****         /* Fill in all fields of channel */
 836:../Libraries/XMCLib/src/xmc_usbh.c ****         hcchar  =   ptr_ch->HCCHAR;
 2219              	 .loc 3 836 0
 2220 0062 3B69     	 ldr r3,[r7,#16]
 2221 0064 1B68     	 ldr r3,[r3]
 2222 0066 BB60     	 str r3,[r7,#8]
 837:../Libraries/XMCLib/src/xmc_usbh.c ****         /* Clear fields */
 838:../Libraries/XMCLib/src/xmc_usbh.c ****         hcchar &= (uint32_t)~(USB_CH_HCCHAR_MPS_Msk | USB_CH_HCCHAR_DevAddr_Msk)  ;
 2223              	 .loc 3 838 0
 2224 0068 BA68     	 ldr r2,[r7,#8]
 2225 006a 0F4B     	 ldr r3,.L153+8
 2226 006c 1340     	 ands r3,r3,r2
 2227 006e BB60     	 str r3,[r7,#8]
 839:../Libraries/XMCLib/src/xmc_usbh.c ****         /* Set fields */
 840:../Libraries/XMCLib/src/xmc_usbh.c ****         hcchar |= (uint32_t)(USB_CH_HCCHARx_MPS(ep_max_packet_size) | (USB_CH_HCCHARx_DEVADDR(dev_a
 2228              	 .loc 3 840 0
 2229 0070 BB8C     	 ldrh r3,[r7,#36]
 2230 0072 C3F30A02 	 ubfx r2,r3,#0,#11
 2231 0076 FB78     	 ldrb r3,[r7,#3]
 2232 0078 9B05     	 lsls r3,r3,#22
 2233 007a 03F0FE53 	 and r3,r3,#532676608
 2234 007e 1343     	 orrs r3,r3,r2
 2235 0080 BA68     	 ldr r2,[r7,#8]
 2236 0082 1343     	 orrs r3,r3,r2
 2237 0084 BB60     	 str r3,[r7,#8]
 841:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch->HCCHAR = hcchar;
 2238              	 .loc 3 841 0
 2239 0086 3B69     	 ldr r3,[r7,#16]
 2240 0088 BA68     	 ldr r2,[r7,#8]
 2241 008a 1A60     	 str r2,[r3]
 842:../Libraries/XMCLib/src/xmc_usbh.c **** 
 843:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_pipe->ep_max_packet_size = ep_max_packet_size;
 2242              	 .loc 3 843 0
 2243 008c FB68     	 ldr r3,[r7,#12]
 2244 008e BA8C     	 ldrh r2,[r7,#36]
 2245 0090 9A82     	 strh r2,[r3,#20]
 2246              	.L149:
 844:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 845:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 846:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 847:../Libraries/XMCLib/src/xmc_usbh.c ****   
 848:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 2247              	 .loc 3 848 0
 2248 0092 7B69     	 ldr r3,[r7,#20]
 849:../Libraries/XMCLib/src/xmc_usbh.c **** }
 2249              	 .loc 3 849 0
 2250 0094 1846     	 mov r0,r3
 2251 0096 1C37     	 adds r7,r7,#28
 2252              	.LCFI98:
 2253              	 .cfi_def_cfa_offset 4
 2254 0098 BD46     	 mov sp,r7
 2255              	.LCFI99:
 2256              	 .cfi_def_cfa_register 13
 2257              	 
 2258 009a 5DF8047B 	 ldr r7,[sp],#4
 2259              	.LCFI100:
 2260              	 .cfi_restore 7
 2261              	 .cfi_def_cfa_offset 0
 2262 009e 7047     	 bx lr
 2263              	.L154:
 2264              	 .align 2
 2265              	.L153:
 2266 00a0 00000000 	 .word XMC_USBH0_device
 2267 00a4 00000000 	 .word pipe
 2268 00a8 00F83FE0 	 .word -532678656
 2269              	 .cfi_endproc
 2270              	.LFE186:
 2272              	 .section .text.XMC_USBH_PipeDelete,"ax",%progbits
 2273              	 .align 2
 2274              	 .thumb
 2275              	 .thumb_func
 2277              	XMC_USBH_PipeDelete:
 2278              	.LFB187:
 850:../Libraries/XMCLib/src/xmc_usbh.c **** 
 851:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 852:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param pipe_hndl Pointer returned by the pipe create function. It is the hardware based address 
 853:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return Execution_status
 854:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 855:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 856:../Libraries/XMCLib/src/xmc_usbh.c ****  * Delete pipe from active pipes list. After it is deleted, it can be assigned to new pipe request.
 857:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 858:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 859:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PipeCreate(), XMC_USBH_PipeModify(), XMC_USBH_PipeReset(), XMC_USBH_PipeTransfer() \n
 860:../Libraries/XMCLib/src/xmc_usbh.c **** */
 861:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PipeDelete (XMC_USBH_PIPE_HANDLE pipe_hndl) {
 2279              	 .loc 3 861 0
 2280              	 .cfi_startproc
 2281              	 
 2282              	 
 2283 0000 80B5     	 push {r7,lr}
 2284              	.LCFI101:
 2285              	 .cfi_def_cfa_offset 8
 2286              	 .cfi_offset 7,-8
 2287              	 .cfi_offset 14,-4
 2288 0002 86B0     	 sub sp,sp,#24
 2289              	.LCFI102:
 2290              	 .cfi_def_cfa_offset 32
 2291 0004 00AF     	 add r7,sp,#0
 2292              	.LCFI103:
 2293              	 .cfi_def_cfa_register 7
 2294 0006 7860     	 str r0,[r7,#4]
 862:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_pipe_t    *ptr_pipe;
 863:../Libraries/XMCLib/src/xmc_usbh.c ****   USB0_CH_TypeDef *ptr_ch;
 864:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 2295              	 .loc 3 864 0
 2296 0008 0023     	 movs r3,#0
 2297 000a 7B61     	 str r3,[r7,#20]
 865:../Libraries/XMCLib/src/xmc_usbh.c **** 
 866:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 2298              	 .loc 3 866 0
 2299 000c 1B4B     	 ldr r3,.L161
 2300 000e 5B7C     	 ldrb r3,[r3,#17]
 2301 0010 002B     	 cmp r3,#0
 2302 0012 03D1     	 bne .L156
 867:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 868:../Libraries/XMCLib/src/xmc_usbh.c ****     status = XMC_USBH_DRIVER_ERROR;
 2303              	 .loc 3 868 0
 2304 0014 4FF0FF33 	 mov r3,#-1
 2305 0018 7B61     	 str r3,[r7,#20]
 2306 001a 2AE0     	 b .L157
 2307              	.L156:
 869:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 870:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 871:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 872:../Libraries/XMCLib/src/xmc_usbh.c ****     if (pipe_hndl == 0U)
 2308              	 .loc 3 872 0
 2309 001c 7B68     	 ldr r3,[r7,#4]
 2310 001e 002B     	 cmp r3,#0
 2311 0020 03D1     	 bne .L158
 873:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 874:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 2312              	 .loc 3 874 0
 2313 0022 6FF00403 	 mvn r3,#4
 2314 0026 7B61     	 str r3,[r7,#20]
 2315 0028 23E0     	 b .L157
 2316              	.L158:
 875:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 876:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 877:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 878:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_ch   = (USB0_CH_TypeDef *)(pipe_hndl);
 2317              	 .loc 3 878 0
 2318 002a 7B68     	 ldr r3,[r7,#4]
 2319 002c 3B61     	 str r3,[r7,#16]
 879:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe = (XMC_USBH0_pipe_t    *)(&pipe[(ptr_ch - (USB0_CH_TypeDef *)(XMC_USBH0_device.host_
 2320              	 .loc 3 879 0
 2321 002e 3B69     	 ldr r3,[r7,#16]
 2322 0030 124A     	 ldr r2,.L161
 2323 0032 5268     	 ldr r2,[r2,#4]
 2324 0034 9B1A     	 subs r3,r3,r2
 2325 0036 5B11     	 asrs r3,r3,#5
 2326 0038 5B01     	 lsls r3,r3,#5
 2327 003a 114A     	 ldr r2,.L161+4
 2328 003c 1344     	 add r3,r3,r2
 2329 003e FB60     	 str r3,[r7,#12]
 880:../Libraries/XMCLib/src/xmc_usbh.c ****       if (ptr_pipe->in_use != 0U)
 2330              	 .loc 3 880 0
 2331 0040 FB68     	 ldr r3,[r7,#12]
 2332 0042 DB7E     	 ldrb r3,[r3,#27]
 2333 0044 002B     	 cmp r3,#0
 2334 0046 03D0     	 beq .L159
 881:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 882:../Libraries/XMCLib/src/xmc_usbh.c ****         status = XMC_USBH_DRIVER_ERROR_BUSY;
 2335              	 .loc 3 882 0
 2336 0048 6FF00103 	 mvn r3,#1
 2337 004c 7B61     	 str r3,[r7,#20]
 2338 004e 10E0     	 b .L157
 2339              	.L159:
 883:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 884:../Libraries/XMCLib/src/xmc_usbh.c ****       else
 885:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 886:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch->HCCHAR            = 0U;
 2340              	 .loc 3 886 0
 2341 0050 3B69     	 ldr r3,[r7,#16]
 2342 0052 0022     	 movs r2,#0
 2343 0054 1A60     	 str r2,[r3]
 887:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch->HCINT             = 0U;
 2344              	 .loc 3 887 0
 2345 0056 3B69     	 ldr r3,[r7,#16]
 2346 0058 0022     	 movs r2,#0
 2347 005a 9A60     	 str r2,[r3,#8]
 888:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch->HCINTMSK          = 0U;
 2348              	 .loc 3 888 0
 2349 005c 3B69     	 ldr r3,[r7,#16]
 2350 005e 0022     	 movs r2,#0
 2351 0060 DA60     	 str r2,[r3,#12]
 889:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch->HCTSIZ_BUFFERMODE = 0U;
 2352              	 .loc 3 889 0
 2353 0062 3B69     	 ldr r3,[r7,#16]
 2354 0064 0022     	 movs r2,#0
 2355 0066 1A61     	 str r2,[r3,#16]
 890:../Libraries/XMCLib/src/xmc_usbh.c **** 
 891:../Libraries/XMCLib/src/xmc_usbh.c ****         memset((void *)ptr_pipe, 0, sizeof(XMC_USBH0_pipe_t));
 2356              	 .loc 3 891 0
 2357 0068 F868     	 ldr r0,[r7,#12]
 2358 006a 0021     	 movs r1,#0
 2359 006c 2022     	 movs r2,#32
 2360 006e FFF7FEFF 	 bl memset
 2361              	.L157:
 892:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 893:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 894:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 895:../Libraries/XMCLib/src/xmc_usbh.c **** 
 896:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 2362              	 .loc 3 896 0
 2363 0072 7B69     	 ldr r3,[r7,#20]
 897:../Libraries/XMCLib/src/xmc_usbh.c **** }
 2364              	 .loc 3 897 0
 2365 0074 1846     	 mov r0,r3
 2366 0076 1837     	 adds r7,r7,#24
 2367              	.LCFI104:
 2368              	 .cfi_def_cfa_offset 8
 2369 0078 BD46     	 mov sp,r7
 2370              	.LCFI105:
 2371              	 .cfi_def_cfa_register 13
 2372              	 
 2373 007a 80BD     	 pop {r7,pc}
 2374              	.L162:
 2375              	 .align 2
 2376              	.L161:
 2377 007c 00000000 	 .word XMC_USBH0_device
 2378 0080 00000000 	 .word pipe
 2379              	 .cfi_endproc
 2380              	.LFE187:
 2382              	 .section .text.XMC_USBH_PipeReset,"ax",%progbits
 2383              	 .align 2
 2384              	 .thumb
 2385              	 .thumb_func
 2387              	XMC_USBH_PipeReset:
 2388              	.LFB188:
 898:../Libraries/XMCLib/src/xmc_usbh.c **** 
 899:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 900:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param pipe_hndl Pointer returned by the pipe create function. It is the hardware based address 
 901:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return Execution_status
 902:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><br>
 903:../Libraries/XMCLib/src/xmc_usbh.c ****  * Reset pipe by clearing the interrupt mask and resetting the transfer control register.\n
 904:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 905:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 906:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PipeCreate(), XMC_USBH_PipeModify(), XMC_USBH_PipeDelete(), XMC_USBH_PipeTransfer() \n
 907:../Libraries/XMCLib/src/xmc_usbh.c **** */
 908:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PipeReset (XMC_USBH_PIPE_HANDLE pipe_hndl) {
 2389              	 .loc 3 908 0
 2390              	 .cfi_startproc
 2391              	 
 2392              	 
 2393              	 
 2394 0000 80B4     	 push {r7}
 2395              	.LCFI106:
 2396              	 .cfi_def_cfa_offset 4
 2397              	 .cfi_offset 7,-4
 2398 0002 87B0     	 sub sp,sp,#28
 2399              	.LCFI107:
 2400              	 .cfi_def_cfa_offset 32
 2401 0004 00AF     	 add r7,sp,#0
 2402              	.LCFI108:
 2403              	 .cfi_def_cfa_register 7
 2404 0006 7860     	 str r0,[r7,#4]
 909:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_pipe_t    *ptr_pipe;
 910:../Libraries/XMCLib/src/xmc_usbh.c ****   USB0_CH_TypeDef *ptr_ch;
 911:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 2405              	 .loc 3 911 0
 2406 0008 0023     	 movs r3,#0
 2407 000a 7B61     	 str r3,[r7,#20]
 912:../Libraries/XMCLib/src/xmc_usbh.c **** 
 913:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 2408              	 .loc 3 913 0
 2409 000c 184B     	 ldr r3,.L169
 2410 000e 5B7C     	 ldrb r3,[r3,#17]
 2411 0010 002B     	 cmp r3,#0
 2412 0012 03D1     	 bne .L164
 914:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 915:../Libraries/XMCLib/src/xmc_usbh.c ****     status = XMC_USBH_DRIVER_ERROR;
 2413              	 .loc 3 915 0
 2414 0014 4FF0FF33 	 mov r3,#-1
 2415 0018 7B61     	 str r3,[r7,#20]
 2416 001a 22E0     	 b .L165
 2417              	.L164:
 916:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 917:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 918:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 919:../Libraries/XMCLib/src/xmc_usbh.c ****     if (pipe_hndl  == 0U)
 2418              	 .loc 3 919 0
 2419 001c 7B68     	 ldr r3,[r7,#4]
 2420 001e 002B     	 cmp r3,#0
 2421 0020 03D1     	 bne .L166
 920:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 921:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 2422              	 .loc 3 921 0
 2423 0022 6FF00403 	 mvn r3,#4
 2424 0026 7B61     	 str r3,[r7,#20]
 2425 0028 1BE0     	 b .L165
 2426              	.L166:
 922:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 923:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 924:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 925:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_ch   = (USB0_CH_TypeDef *)(pipe_hndl);
 2427              	 .loc 3 925 0
 2428 002a 7B68     	 ldr r3,[r7,#4]
 2429 002c 3B61     	 str r3,[r7,#16]
 926:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe = (XMC_USBH0_pipe_t    *)(&pipe[(ptr_ch - (USB0_CH_TypeDef *)(XMC_USBH0_device.host_
 2430              	 .loc 3 926 0
 2431 002e 3B69     	 ldr r3,[r7,#16]
 2432 0030 0F4A     	 ldr r2,.L169
 2433 0032 5268     	 ldr r2,[r2,#4]
 2434 0034 9B1A     	 subs r3,r3,r2
 2435 0036 5B11     	 asrs r3,r3,#5
 2436 0038 5B01     	 lsls r3,r3,#5
 2437 003a 0E4A     	 ldr r2,.L169+4
 2438 003c 1344     	 add r3,r3,r2
 2439 003e FB60     	 str r3,[r7,#12]
 927:../Libraries/XMCLib/src/xmc_usbh.c ****       if (ptr_pipe->in_use != 0U)
 2440              	 .loc 3 927 0
 2441 0040 FB68     	 ldr r3,[r7,#12]
 2442 0042 DB7E     	 ldrb r3,[r3,#27]
 2443 0044 002B     	 cmp r3,#0
 2444 0046 03D0     	 beq .L167
 928:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 929:../Libraries/XMCLib/src/xmc_usbh.c ****         status = XMC_USBH_DRIVER_ERROR_BUSY;
 2445              	 .loc 3 929 0
 2446 0048 6FF00103 	 mvn r3,#1
 2447 004c 7B61     	 str r3,[r7,#20]
 2448 004e 08E0     	 b .L165
 2449              	.L167:
 930:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 931:../Libraries/XMCLib/src/xmc_usbh.c ****       else
 932:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 933:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch->HCINT    = 0U;
 2450              	 .loc 3 933 0
 2451 0050 3B69     	 ldr r3,[r7,#16]
 2452 0052 0022     	 movs r2,#0
 2453 0054 9A60     	 str r2,[r3,#8]
 934:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch->HCINTMSK = 0U;
 2454              	 .loc 3 934 0
 2455 0056 3B69     	 ldr r3,[r7,#16]
 2456 0058 0022     	 movs r2,#0
 2457 005a DA60     	 str r2,[r3,#12]
 935:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch->HCTSIZ_BUFFERMODE   = 0U;
 2458              	 .loc 3 935 0
 2459 005c 3B69     	 ldr r3,[r7,#16]
 2460 005e 0022     	 movs r2,#0
 2461 0060 1A61     	 str r2,[r3,#16]
 2462              	.L165:
 936:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 937:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 938:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 939:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 2463              	 .loc 3 939 0
 2464 0062 7B69     	 ldr r3,[r7,#20]
 940:../Libraries/XMCLib/src/xmc_usbh.c **** }
 2465              	 .loc 3 940 0
 2466 0064 1846     	 mov r0,r3
 2467 0066 1C37     	 adds r7,r7,#28
 2468              	.LCFI109:
 2469              	 .cfi_def_cfa_offset 4
 2470 0068 BD46     	 mov sp,r7
 2471              	.LCFI110:
 2472              	 .cfi_def_cfa_register 13
 2473              	 
 2474 006a 5DF8047B 	 ldr r7,[sp],#4
 2475              	.LCFI111:
 2476              	 .cfi_restore 7
 2477              	 .cfi_def_cfa_offset 0
 2478 006e 7047     	 bx lr
 2479              	.L170:
 2480              	 .align 2
 2481              	.L169:
 2482 0070 00000000 	 .word XMC_USBH0_device
 2483 0074 00000000 	 .word pipe
 2484              	 .cfi_endproc
 2485              	.LFE188:
 2487              	 .section .text.XMC_USBH_PipeTransfer,"ax",%progbits
 2488              	 .align 2
 2489              	 .thumb
 2490              	 .thumb_func
 2492              	XMC_USBH_PipeTransfer:
 2493              	.LFB189:
 941:../Libraries/XMCLib/src/xmc_usbh.c **** 
 942:../Libraries/XMCLib/src/xmc_usbh.c **** /**
 943:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param pipe_hndl Pointer returned by the pipe create function. It is the hardware based address 
 944:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param packet Packet information with bit masks to represent packet data toggle information and 
 945:../Libraries/XMCLib/src/xmc_usbh.c ****  *               \ref XMC_USBH_PACKET_DATA0 / \ref XMC_USBH_PACKET_DATA1, \ref XMC_USBH_PACKET_SETU
 946:../Libraries/XMCLib/src/xmc_usbh.c ****  *               \ref XMC_USBH_PACKET_OUT / \ref XMC_USBH_PACKET_IN
 947:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param data Pointer to buffer with data to send or for received data to be stored.
 948:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param num Number of data bytes to transfer
 949:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return Execution_status
 950:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 951:../Libraries/XMCLib/src/xmc_usbh.c ****  *  \par<b>Description:</b><BR>
 952:../Libraries/XMCLib/src/xmc_usbh.c ****  *  Transfer packets through USB Pipe. Handles transfer of multiple packets using the pipe transfer
 953:../Libraries/XMCLib/src/xmc_usbh.c ****  *  The pipe event callback function will be called when the transfer is completed.\n
 954:../Libraries/XMCLib/src/xmc_usbh.c ****  *
 955:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
 956:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PipeCreate(), XMC_USBH_PipeModify(), XMC_USBH_PipeDelete(), XMC_USBH_PipeReset() \n
 957:../Libraries/XMCLib/src/xmc_usbh.c **** */
 958:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PipeTransfer (XMC_USBH_PIPE_HANDLE pipe_hndl, uint32_t packet, uint8_t *dat
 2494              	 .loc 3 958 0
 2495              	 .cfi_startproc
 2496              	 
 2497              	 
 2498 0000 80B5     	 push {r7,lr}
 2499              	.LCFI112:
 2500              	 .cfi_def_cfa_offset 8
 2501              	 .cfi_offset 7,-8
 2502              	 .cfi_offset 14,-4
 2503 0002 86B0     	 sub sp,sp,#24
 2504              	.LCFI113:
 2505              	 .cfi_def_cfa_offset 32
 2506 0004 00AF     	 add r7,sp,#0
 2507              	.LCFI114:
 2508              	 .cfi_def_cfa_register 7
 2509 0006 F860     	 str r0,[r7,#12]
 2510 0008 B960     	 str r1,[r7,#8]
 2511 000a 7A60     	 str r2,[r7,#4]
 2512 000c 3B60     	 str r3,[r7]
 959:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_pipe_t *ptr_pipe;
 960:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_OK;
 2513              	 .loc 3 960 0
 2514 000e 0023     	 movs r3,#0
 2515 0010 7B61     	 str r3,[r7,#20]
 961:../Libraries/XMCLib/src/xmc_usbh.c **** 
 962:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 2516              	 .loc 3 962 0
 2517 0012 3F4B     	 ldr r3,.L180
 2518 0014 5B7C     	 ldrb r3,[r3,#17]
 2519 0016 002B     	 cmp r3,#0
 2520 0018 03D1     	 bne .L172
 963:../Libraries/XMCLib/src/xmc_usbh.c ****   { 
 964:../Libraries/XMCLib/src/xmc_usbh.c ****     status = XMC_USBH_DRIVER_ERROR;
 2521              	 .loc 3 964 0
 2522 001a 4FF0FF33 	 mov r3,#-1
 2523 001e 7B61     	 str r3,[r7,#20]
 2524 0020 71E0     	 b .L173
 2525              	.L172:
 965:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 966:../Libraries/XMCLib/src/xmc_usbh.c ****   else
 967:../Libraries/XMCLib/src/xmc_usbh.c ****   {
 968:../Libraries/XMCLib/src/xmc_usbh.c **** 
 969:../Libraries/XMCLib/src/xmc_usbh.c ****     if(!(((((packet & XMC_USBH_PACKET_TOKEN_Msk) == XMC_USBH_PACKET_OUT) ||
 2526              	 .loc 3 969 0
 2527 0022 BB68     	 ldr r3,[r7,#8]
 2528 0024 03F00F03 	 and r3,r3,#15
 2529 0028 022B     	 cmp r3,#2
 2530 002a 0DD0     	 beq .L174
 970:../Libraries/XMCLib/src/xmc_usbh.c ****         ((packet & XMC_USBH_PACKET_TOKEN_Msk) == XMC_USBH_PACKET_IN))) ||
 2531              	 .loc 3 970 0 discriminator 1
 2532 002c BB68     	 ldr r3,[r7,#8]
 2533 002e 03F00F03 	 and r3,r3,#15
 969:../Libraries/XMCLib/src/xmc_usbh.c ****         ((packet & XMC_USBH_PACKET_TOKEN_Msk) == XMC_USBH_PACKET_IN))) ||
 2534              	 .loc 3 969 0 discriminator 1
 2535 0032 032B     	 cmp r3,#3
 2536 0034 08D0     	 beq .L174
 971:../Libraries/XMCLib/src/xmc_usbh.c ****         ((packet & XMC_USBH_PACKET_TOKEN_Msk) == XMC_USBH_PACKET_SETUP )))
 2537              	 .loc 3 971 0 discriminator 2
 2538 0036 BB68     	 ldr r3,[r7,#8]
 2539 0038 03F00F03 	 and r3,r3,#15
 969:../Libraries/XMCLib/src/xmc_usbh.c ****         ((packet & XMC_USBH_PACKET_TOKEN_Msk) == XMC_USBH_PACKET_IN))) ||
 2540              	 .loc 3 969 0 discriminator 2
 2541 003c 012B     	 cmp r3,#1
 2542 003e 03D0     	 beq .L174
 972:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 973:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 2543              	 .loc 3 973 0
 2544 0040 6FF00403 	 mvn r3,#4
 2545 0044 7B61     	 str r3,[r7,#20]
 2546 0046 5EE0     	 b .L173
 2547              	.L174:
 974:../Libraries/XMCLib/src/xmc_usbh.c ****     }
 975:../Libraries/XMCLib/src/xmc_usbh.c ****     else
 976:../Libraries/XMCLib/src/xmc_usbh.c ****     {
 977:../Libraries/XMCLib/src/xmc_usbh.c ****       if (pipe_hndl  == 0U)
 2548              	 .loc 3 977 0
 2549 0048 FB68     	 ldr r3,[r7,#12]
 2550 004a 002B     	 cmp r3,#0
 2551 004c 03D1     	 bne .L175
 978:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 979:../Libraries/XMCLib/src/xmc_usbh.c ****         status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 2552              	 .loc 3 979 0
 2553 004e 6FF00403 	 mvn r3,#4
 2554 0052 7B61     	 str r3,[r7,#20]
 2555 0054 57E0     	 b .L173
 2556              	.L175:
 980:../Libraries/XMCLib/src/xmc_usbh.c ****       }
 981:../Libraries/XMCLib/src/xmc_usbh.c ****       else
 982:../Libraries/XMCLib/src/xmc_usbh.c ****       {
 983:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((XMC_USBH0_device.global_register->HPRT & USB_HPRT_PrtConnSts_Msk) == 0U)
 2557              	 .loc 3 983 0
 2558 0056 2E4B     	 ldr r3,.L180
 2559 0058 1B68     	 ldr r3,[r3]
 2560 005a D3F84034 	 ldr r3,[r3,#1088]
 2561 005e 03F00103 	 and r3,r3,#1
 2562 0062 002B     	 cmp r3,#0
 2563 0064 03D1     	 bne .L176
 984:../Libraries/XMCLib/src/xmc_usbh.c ****         {
 985:../Libraries/XMCLib/src/xmc_usbh.c ****           status = XMC_USBH_DRIVER_ERROR;
 2564              	 .loc 3 985 0
 2565 0066 4FF0FF33 	 mov r3,#-1
 2566 006a 7B61     	 str r3,[r7,#20]
 2567 006c 4BE0     	 b .L173
 2568              	.L176:
 986:../Libraries/XMCLib/src/xmc_usbh.c ****         }
 987:../Libraries/XMCLib/src/xmc_usbh.c ****         else
 988:../Libraries/XMCLib/src/xmc_usbh.c ****         {
 989:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe = (XMC_USBH0_pipe_t *)(&pipe[((USB0_CH_TypeDef *)pipe_hndl - (USB0_CH_TypeDef *)
 2569              	 .loc 3 989 0
 2570 006e FB68     	 ldr r3,[r7,#12]
 2571 0070 274A     	 ldr r2,.L180
 2572 0072 5268     	 ldr r2,[r2,#4]
 2573 0074 9B1A     	 subs r3,r3,r2
 2574 0076 5B11     	 asrs r3,r3,#5
 2575 0078 5B01     	 lsls r3,r3,#5
 2576 007a 264A     	 ldr r2,.L180+4
 2577 007c 1344     	 add r3,r3,r2
 2578 007e 3B61     	 str r3,[r7,#16]
 990:../Libraries/XMCLib/src/xmc_usbh.c ****           if (ptr_pipe->in_use != 0U)
 2579              	 .loc 3 990 0
 2580 0080 3B69     	 ldr r3,[r7,#16]
 2581 0082 DB7E     	 ldrb r3,[r3,#27]
 2582 0084 002B     	 cmp r3,#0
 2583 0086 03D0     	 beq .L177
 991:../Libraries/XMCLib/src/xmc_usbh.c ****           {
 992:../Libraries/XMCLib/src/xmc_usbh.c ****             status = XMC_USBH_DRIVER_ERROR_BUSY;
 2584              	 .loc 3 992 0
 2585 0088 6FF00103 	 mvn r3,#1
 2586 008c 7B61     	 str r3,[r7,#20]
 2587 008e 3AE0     	 b .L173
 2588              	.L177:
 993:../Libraries/XMCLib/src/xmc_usbh.c ****           }
 994:../Libraries/XMCLib/src/xmc_usbh.c ****           else
 995:../Libraries/XMCLib/src/xmc_usbh.c ****           {
 996:../Libraries/XMCLib/src/xmc_usbh.c ****             /* Prepare transfer information */
 997:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->packet                = packet;
 2589              	 .loc 3 997 0
 2590 0090 3B69     	 ldr r3,[r7,#16]
 2591 0092 BA68     	 ldr r2,[r7,#8]
 2592 0094 1A60     	 str r2,[r3]
 998:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->data                  = data;
 2593              	 .loc 3 998 0
 2594 0096 3B69     	 ldr r3,[r7,#16]
 2595 0098 7A68     	 ldr r2,[r7,#4]
 2596 009a 5A60     	 str r2,[r3,#4]
 999:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->num                   = num;
 2597              	 .loc 3 999 0
 2598 009c 3B69     	 ldr r3,[r7,#16]
 2599 009e 3A68     	 ldr r2,[r7]
 2600 00a0 9A60     	 str r2,[r3,#8]
1000:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->num_transferred_total = 0U;
 2601              	 .loc 3 1000 0
 2602 00a2 3B69     	 ldr r3,[r7,#16]
 2603 00a4 0022     	 movs r2,#0
 2604 00a6 DA60     	 str r2,[r3,#12]
1001:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->num_transferring      = 0U;
 2605              	 .loc 3 1001 0
 2606 00a8 3B69     	 ldr r3,[r7,#16]
 2607 00aa 0022     	 movs r2,#0
 2608 00ac 1A61     	 str r2,[r3,#16]
1002:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->in_use                = 0U;
 2609              	 .loc 3 1002 0
 2610 00ae 3B69     	 ldr r3,[r7,#16]
 2611 00b0 0022     	 movs r2,#0
 2612 00b2 DA76     	 strb r2,[r3,#27]
1003:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->transfer_active       = 0U;
 2613              	 .loc 3 1003 0
 2614 00b4 3B69     	 ldr r3,[r7,#16]
 2615 00b6 0022     	 movs r2,#0
 2616 00b8 1A77     	 strb r2,[r3,#28]
1004:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->interrupt_triggered   = 0U;
 2617              	 .loc 3 1004 0
 2618 00ba 3B69     	 ldr r3,[r7,#16]
 2619 00bc 0022     	 movs r2,#0
 2620 00be 5A77     	 strb r2,[r3,#29]
1005:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->event                 = 0U;
 2621              	 .loc 3 1005 0
 2622 00c0 3B69     	 ldr r3,[r7,#16]
 2623 00c2 0022     	 movs r2,#0
 2624 00c4 9A77     	 strb r2,[r3,#30]
1006:../Libraries/XMCLib/src/xmc_usbh.c **** 
1007:../Libraries/XMCLib/src/xmc_usbh.c ****             if ((ptr_pipe->ep_type == (uint8_t)XMC_USBH_ENDPOINT_INTERRUPT) && (ptr_pipe->interval 
 2625              	 .loc 3 1007 0
 2626 00c6 3B69     	 ldr r3,[r7,#16]
 2627 00c8 9B7E     	 ldrb r3,[r3,#26]
 2628 00ca 032B     	 cmp r3,#3
 2629 00cc 07D1     	 bne .L178
 2630              	 .loc 3 1007 0 is_stmt 0 discriminator 1
 2631 00ce 3B69     	 ldr r3,[r7,#16]
 2632 00d0 1B8B     	 ldrh r3,[r3,#24]
 2633 00d2 002B     	 cmp r3,#0
 2634 00d4 03D0     	 beq .L178
1008:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_pipe->in_use              = 1U; /* transfer will be started inside interrupt (SOF
 2635              	 .loc 3 1008 0 is_stmt 1
 2636 00d6 3B69     	 ldr r3,[r7,#16]
 2637 00d8 0122     	 movs r2,#1
 2638 00da DA76     	 strb r2,[r3,#27]
 2639 00dc 13E0     	 b .L173
 2640              	.L178:
1009:../Libraries/XMCLib/src/xmc_usbh.c ****             } else {
1010:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_pipe->transfer_active     = 1U;
 2641              	 .loc 3 1010 0
 2642 00de 3B69     	 ldr r3,[r7,#16]
 2643 00e0 0122     	 movs r2,#1
 2644 00e2 1A77     	 strb r2,[r3,#28]
1011:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_pipe->in_use              = 1U;
 2645              	 .loc 3 1011 0
 2646 00e4 3B69     	 ldr r3,[r7,#16]
 2647 00e6 0122     	 movs r2,#1
 2648 00e8 DA76     	 strb r2,[r3,#27]
1012:../Libraries/XMCLib/src/xmc_usbh.c ****               if(XMC_lStartTransfer (ptr_pipe, (USB0_CH_TypeDef *)pipe_hndl) == false)
 2649              	 .loc 3 1012 0
 2650 00ea FB68     	 ldr r3,[r7,#12]
 2651 00ec 3869     	 ldr r0,[r7,#16]
 2652 00ee 1946     	 mov r1,r3
 2653 00f0 FFF7FEFF 	 bl XMC_lStartTransfer
 2654 00f4 0346     	 mov r3,r0
 2655 00f6 83F00103 	 eor r3,r3,#1
 2656 00fa DBB2     	 uxtb r3,r3
 2657 00fc 002B     	 cmp r3,#0
 2658 00fe 02D0     	 beq .L173
1013:../Libraries/XMCLib/src/xmc_usbh.c ****               {
1014:../Libraries/XMCLib/src/xmc_usbh.c ****                 status = XMC_USBH_DRIVER_ERROR;
 2659              	 .loc 3 1014 0
 2660 0100 4FF0FF33 	 mov r3,#-1
 2661 0104 7B61     	 str r3,[r7,#20]
 2662              	.L173:
1015:../Libraries/XMCLib/src/xmc_usbh.c ****               }
1016:../Libraries/XMCLib/src/xmc_usbh.c ****             }
1017:../Libraries/XMCLib/src/xmc_usbh.c ****           }
1018:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1019:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1020:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1021:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1022:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 2663              	 .loc 3 1022 0
 2664 0106 7B69     	 ldr r3,[r7,#20]
1023:../Libraries/XMCLib/src/xmc_usbh.c **** }
 2665              	 .loc 3 1023 0
 2666 0108 1846     	 mov r0,r3
 2667 010a 1837     	 adds r7,r7,#24
 2668              	.LCFI115:
 2669              	 .cfi_def_cfa_offset 8
 2670 010c BD46     	 mov sp,r7
 2671              	.LCFI116:
 2672              	 .cfi_def_cfa_register 13
 2673              	 
 2674 010e 80BD     	 pop {r7,pc}
 2675              	.L181:
 2676              	 .align 2
 2677              	.L180:
 2678 0110 00000000 	 .word XMC_USBH0_device
 2679 0114 00000000 	 .word pipe
 2680              	 .cfi_endproc
 2681              	.LFE189:
 2683              	 .section .text.XMC_USBH_PipeTransferGetResult,"ax",%progbits
 2684              	 .align 2
 2685              	 .thumb
 2686              	 .thumb_func
 2688              	XMC_USBH_PipeTransferGetResult:
 2689              	.LFB190:
1024:../Libraries/XMCLib/src/xmc_usbh.c **** 
1025:../Libraries/XMCLib/src/xmc_usbh.c **** /**
1026:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param pipe_hndl Pointer returned by the pipe create function. It is the hardware based address 
1027:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return uint32_t Number of successfully transferred data bytes
1028:../Libraries/XMCLib/src/xmc_usbh.c ****  *
1029:../Libraries/XMCLib/src/xmc_usbh.c ****  *  \par<b>Description:</b><BR>
1030:../Libraries/XMCLib/src/xmc_usbh.c ****  *  Get result of USB Pipe transfer.
1031:../Libraries/XMCLib/src/xmc_usbh.c ****  *
1032:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
1033:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PipeCreate(), XMC_USBH_PipeModify(), XMC_USBH_PipeDelete(), XMC_USBH_PipeTransfer() \n
1034:../Libraries/XMCLib/src/xmc_usbh.c **** */
1035:../Libraries/XMCLib/src/xmc_usbh.c **** static uint32_t XMC_USBH_PipeTransferGetResult (XMC_USBH_PIPE_HANDLE pipe_hndl) {
 2690              	 .loc 3 1035 0
 2691              	 .cfi_startproc
 2692              	 
 2693              	 
 2694              	 
 2695 0000 80B4     	 push {r7}
 2696              	.LCFI117:
 2697              	 .cfi_def_cfa_offset 4
 2698              	 .cfi_offset 7,-4
 2699 0002 85B0     	 sub sp,sp,#20
 2700              	.LCFI118:
 2701              	 .cfi_def_cfa_offset 24
 2702 0004 00AF     	 add r7,sp,#0
 2703              	.LCFI119:
 2704              	 .cfi_def_cfa_register 7
 2705 0006 7860     	 str r0,[r7,#4]
1036:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t status;
1037:../Libraries/XMCLib/src/xmc_usbh.c ****   if (pipe_hndl == 0U)
 2706              	 .loc 3 1037 0
 2707 0008 7B68     	 ldr r3,[r7,#4]
 2708 000a 002B     	 cmp r3,#0
 2709 000c 02D1     	 bne .L183
1038:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1039:../Libraries/XMCLib/src/xmc_usbh.c ****     status = 0U;
 2710              	 .loc 3 1039 0
 2711 000e 0023     	 movs r3,#0
 2712 0010 FB60     	 str r3,[r7,#12]
 2713 0012 0AE0     	 b .L184
 2714              	.L183:
1040:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1041:../Libraries/XMCLib/src/xmc_usbh.c ****   else
1042:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1043:../Libraries/XMCLib/src/xmc_usbh.c ****     status = (pipe[((USB0_CH_TypeDef *)pipe_hndl - (USB0_CH_TypeDef *)(XMC_USBH0_device.host_channe
 2715              	 .loc 3 1043 0
 2716 0014 7B68     	 ldr r3,[r7,#4]
 2717 0016 084A     	 ldr r2,.L186
 2718 0018 5268     	 ldr r2,[r2,#4]
 2719 001a 9B1A     	 subs r3,r3,r2
 2720 001c 5B11     	 asrs r3,r3,#5
 2721 001e 074A     	 ldr r2,.L186+4
 2722 0020 5B01     	 lsls r3,r3,#5
 2723 0022 1344     	 add r3,r3,r2
 2724 0024 0833     	 adds r3,r3,#8
 2725 0026 5B68     	 ldr r3,[r3,#4]
 2726 0028 FB60     	 str r3,[r7,#12]
 2727              	.L184:
1044:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1045:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 2728              	 .loc 3 1045 0
 2729 002a FB68     	 ldr r3,[r7,#12]
1046:../Libraries/XMCLib/src/xmc_usbh.c **** }
 2730              	 .loc 3 1046 0
 2731 002c 1846     	 mov r0,r3
 2732 002e 1437     	 adds r7,r7,#20
 2733              	.LCFI120:
 2734              	 .cfi_def_cfa_offset 4
 2735 0030 BD46     	 mov sp,r7
 2736              	.LCFI121:
 2737              	 .cfi_def_cfa_register 13
 2738              	 
 2739 0032 5DF8047B 	 ldr r7,[sp],#4
 2740              	.LCFI122:
 2741              	 .cfi_restore 7
 2742              	 .cfi_def_cfa_offset 0
 2743 0036 7047     	 bx lr
 2744              	.L187:
 2745              	 .align 2
 2746              	.L186:
 2747 0038 00000000 	 .word XMC_USBH0_device
 2748 003c 00000000 	 .word pipe
 2749              	 .cfi_endproc
 2750              	.LFE190:
 2752              	 .section .text.XMC_USBH_PipeTransferAbort,"ax",%progbits
 2753              	 .align 2
 2754              	 .thumb
 2755              	 .thumb_func
 2757              	XMC_USBH_PipeTransferAbort:
 2758              	.LFB191:
1047:../Libraries/XMCLib/src/xmc_usbh.c **** 
1048:../Libraries/XMCLib/src/xmc_usbh.c **** /**
1049:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param pipe_hndl Pointer returned by the pipe create function. It is the hardware based address 
1050:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return Execution_status
1051:../Libraries/XMCLib/src/xmc_usbh.c ****  *
1052:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><BR>
1053:../Libraries/XMCLib/src/xmc_usbh.c ****  * Abort current USB Pipe transfer.\n
1054:../Libraries/XMCLib/src/xmc_usbh.c ****  *
1055:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Related APIs:</b><BR>
1056:../Libraries/XMCLib/src/xmc_usbh.c ****  * XMC_USBH_PipeCreate(), XMC_USBH_PipeModify(), XMC_USBH_PipeDelete(), XMC_USBH_PipeTransfer() \n
1057:../Libraries/XMCLib/src/xmc_usbh.c **** */
1058:../Libraries/XMCLib/src/xmc_usbh.c **** static int32_t XMC_USBH_PipeTransferAbort (XMC_USBH_PIPE_HANDLE pipe_hndl) {
 2759              	 .loc 3 1058 0
 2760              	 .cfi_startproc
 2761              	 
 2762              	 
 2763 0000 80B5     	 push {r7,lr}
 2764              	.LCFI123:
 2765              	 .cfi_def_cfa_offset 8
 2766              	 .cfi_offset 7,-8
 2767              	 .cfi_offset 14,-4
 2768 0002 86B0     	 sub sp,sp,#24
 2769              	.LCFI124:
 2770              	 .cfi_def_cfa_offset 32
 2771 0004 00AF     	 add r7,sp,#0
 2772              	.LCFI125:
 2773              	 .cfi_def_cfa_register 7
 2774 0006 7860     	 str r0,[r7,#4]
1059:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_pipe_t *ptr_pipe;
1060:../Libraries/XMCLib/src/xmc_usbh.c ****   USB0_CH_TypeDef *ptr_ch;
1061:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t timeout;
1062:../Libraries/XMCLib/src/xmc_usbh.c ****   int32_t status = XMC_USBH_DRIVER_ERROR;
 2775              	 .loc 3 1062 0
 2776 0008 4FF0FF33 	 mov r3,#-1
 2777 000c 3B61     	 str r3,[r7,#16]
1063:../Libraries/XMCLib/src/xmc_usbh.c ****   
1064:../Libraries/XMCLib/src/xmc_usbh.c ****   ptr_ch = (USB0_CH_TypeDef *) pipe_hndl;
 2778              	 .loc 3 1064 0
 2779 000e 7B68     	 ldr r3,[r7,#4]
 2780 0010 FB60     	 str r3,[r7,#12]
1065:../Libraries/XMCLib/src/xmc_usbh.c ****   
1066:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 2781              	 .loc 3 1066 0
 2782 0012 2F4B     	 ldr r3,.L196
 2783 0014 5B7C     	 ldrb r3,[r3,#17]
 2784 0016 002B     	 cmp r3,#0
 2785 0018 54D0     	 beq .L189
1067:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1068:../Libraries/XMCLib/src/xmc_usbh.c ****     /*Error in power state*/
1069:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1070:../Libraries/XMCLib/src/xmc_usbh.c ****   else
1071:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1072:../Libraries/XMCLib/src/xmc_usbh.c ****     if (pipe_hndl  == 0U)
 2786              	 .loc 3 1072 0
 2787 001a 7B68     	 ldr r3,[r7,#4]
 2788 001c 002B     	 cmp r3,#0
 2789 001e 03D1     	 bne .L190
1073:../Libraries/XMCLib/src/xmc_usbh.c ****     {
1074:../Libraries/XMCLib/src/xmc_usbh.c ****       status = XMC_USBH_DRIVER_ERROR_PARAMETER;
 2790              	 .loc 3 1074 0
 2791 0020 6FF00403 	 mvn r3,#4
 2792 0024 3B61     	 str r3,[r7,#16]
 2793 0026 4DE0     	 b .L189
 2794              	.L190:
1075:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1076:../Libraries/XMCLib/src/xmc_usbh.c ****     else
1077:../Libraries/XMCLib/src/xmc_usbh.c ****     {
1078:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe = (XMC_USBH0_pipe_t *)(&pipe[(ptr_ch - (USB0_CH_TypeDef *)(XMC_USBH0_device.host_cha
 2795              	 .loc 3 1078 0
 2796 0028 FB68     	 ldr r3,[r7,#12]
 2797 002a 294A     	 ldr r2,.L196
 2798 002c 5268     	 ldr r2,[r2,#4]
 2799 002e 9B1A     	 subs r3,r3,r2
 2800 0030 5B11     	 asrs r3,r3,#5
 2801 0032 5B01     	 lsls r3,r3,#5
 2802 0034 274A     	 ldr r2,.L196+4
 2803 0036 1344     	 add r3,r3,r2
 2804 0038 BB60     	 str r3,[r7,#8]
1079:../Libraries/XMCLib/src/xmc_usbh.c **** 
1080:../Libraries/XMCLib/src/xmc_usbh.c ****       if (ptr_pipe->in_use != 0U) {
 2805              	 .loc 3 1080 0
 2806 003a BB68     	 ldr r3,[r7,#8]
 2807 003c DB7E     	 ldrb r3,[r3,#27]
 2808 003e 002B     	 cmp r3,#0
 2809 0040 40D0     	 beq .L189
1081:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_pipe->in_use = 0U;
 2810              	 .loc 3 1081 0
 2811 0042 BB68     	 ldr r3,[r7,#8]
 2812 0044 0022     	 movs r2,#0
 2813 0046 DA76     	 strb r2,[r3,#27]
1082:../Libraries/XMCLib/src/xmc_usbh.c ****         /* Disable channel if not yet halted */
1083:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((ptr_ch->HCINT & USB_CH_HCINT_ChHltd_Msk) == 0U)
 2814              	 .loc 3 1083 0
 2815 0048 FB68     	 ldr r3,[r7,#12]
 2816 004a 9B68     	 ldr r3,[r3,#8]
 2817 004c 03F00203 	 and r3,r3,#2
 2818 0050 002B     	 cmp r3,#0
 2819 0052 37D1     	 bne .L189
1084:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1085:../Libraries/XMCLib/src/xmc_usbh.c ****           if (ptr_ch->HCCHAR & USB_CH_HCCHAR_ChEna_Msk)
 2820              	 .loc 3 1085 0
 2821 0054 FB68     	 ldr r3,[r7,#12]
 2822 0056 1B68     	 ldr r3,[r3]
 2823 0058 002B     	 cmp r3,#0
 2824 005a 33DA     	 bge .L189
1086:../Libraries/XMCLib/src/xmc_usbh.c ****           {
1087:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_ch->HCINTMSK = 0U;
 2825              	 .loc 3 1087 0
 2826 005c FB68     	 ldr r3,[r7,#12]
 2827 005e 0022     	 movs r2,#0
 2828 0060 DA60     	 str r2,[r3,#12]
1088:../Libraries/XMCLib/src/xmc_usbh.c ****             (void)XMC_USBH_osDelay(1U);
 2829              	 .loc 3 1088 0
 2830 0062 0120     	 movs r0,#1
 2831 0064 FFF7FEFF 	 bl XMC_USBH_osDelay
1089:../Libraries/XMCLib/src/xmc_usbh.c ****             if (ptr_ch->HCINT & USB_CH_HCINT_NAK_Msk) {
 2832              	 .loc 3 1089 0
 2833 0068 FB68     	 ldr r3,[r7,#12]
 2834 006a 9B68     	 ldr r3,[r3,#8]
 2835 006c 03F01003 	 and r3,r3,#16
 2836 0070 002B     	 cmp r3,#0
 2837 0072 06D0     	 beq .L191
1090:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_ch->HCINT  =  USB_CH_HCINTx_ALL;    /* Clear all interrupts */
 2838              	 .loc 3 1090 0
 2839 0074 FB68     	 ldr r3,[r7,#12]
 2840 0076 40F2BB72 	 movw r2,#1979
 2841 007a 9A60     	 str r2,[r3,#8]
1091:../Libraries/XMCLib/src/xmc_usbh.c ****               status = XMC_USBH_DRIVER_OK;
 2842              	 .loc 3 1091 0
 2843 007c 0023     	 movs r3,#0
 2844 007e 3B61     	 str r3,[r7,#16]
 2845 0080 20E0     	 b .L189
 2846              	.L191:
1092:../Libraries/XMCLib/src/xmc_usbh.c ****             }
1093:../Libraries/XMCLib/src/xmc_usbh.c ****             else
1094:../Libraries/XMCLib/src/xmc_usbh.c ****             {
1095:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_ch->HCINT  =  USB_CH_HCINTx_ALL;      /* Clear all interrupts */
 2847              	 .loc 3 1095 0
 2848 0082 FB68     	 ldr r3,[r7,#12]
 2849 0084 40F2BB72 	 movw r2,#1979
 2850 0088 9A60     	 str r2,[r3,#8]
1096:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_ch->HCCHAR =  (uint32_t)(ptr_ch->HCCHAR | USB_CH_HCCHAR_ChEna_Msk | USB_CH_HCCHAR
 2851              	 .loc 3 1096 0
 2852 008a FB68     	 ldr r3,[r7,#12]
 2853 008c 1B68     	 ldr r3,[r3]
 2854 008e 43F04042 	 orr r2,r3,#-1073741824
 2855 0092 FB68     	 ldr r3,[r7,#12]
 2856 0094 1A60     	 str r2,[r3]
1097:../Libraries/XMCLib/src/xmc_usbh.c **** 
1098:../Libraries/XMCLib/src/xmc_usbh.c ****               /* wait until channel is halted */
1099:../Libraries/XMCLib/src/xmc_usbh.c ****               for (timeout = 0U; timeout < 5000U; timeout++) {
 2857              	 .loc 3 1099 0
 2858 0096 0023     	 movs r3,#0
 2859 0098 7B61     	 str r3,[r7,#20]
 2860 009a 0EE0     	 b .L192
 2861              	.L194:
1100:../Libraries/XMCLib/src/xmc_usbh.c ****                 if (ptr_ch->HCINT & USB_CH_HCINT_ChHltd_Msk) {
 2862              	 .loc 3 1100 0
 2863 009c FB68     	 ldr r3,[r7,#12]
 2864 009e 9B68     	 ldr r3,[r3,#8]
 2865 00a0 03F00203 	 and r3,r3,#2
 2866 00a4 002B     	 cmp r3,#0
 2867 00a6 05D0     	 beq .L193
1101:../Libraries/XMCLib/src/xmc_usbh.c ****                   ptr_ch->HCINT = USB_CH_HCINTx_ALL;
 2868              	 .loc 3 1101 0
 2869 00a8 FB68     	 ldr r3,[r7,#12]
 2870 00aa 40F2BB72 	 movw r2,#1979
 2871 00ae 9A60     	 str r2,[r3,#8]
1102:../Libraries/XMCLib/src/xmc_usbh.c ****                   status = XMC_USBH_DRIVER_OK;
 2872              	 .loc 3 1102 0
 2873 00b0 0023     	 movs r3,#0
 2874 00b2 3B61     	 str r3,[r7,#16]
 2875              	.L193:
1099:../Libraries/XMCLib/src/xmc_usbh.c ****                 if (ptr_ch->HCINT & USB_CH_HCINT_ChHltd_Msk) {
 2876              	 .loc 3 1099 0 discriminator 2
 2877 00b4 7B69     	 ldr r3,[r7,#20]
 2878 00b6 0133     	 adds r3,r3,#1
 2879 00b8 7B61     	 str r3,[r7,#20]
 2880              	.L192:
1099:../Libraries/XMCLib/src/xmc_usbh.c ****                 if (ptr_ch->HCINT & USB_CH_HCINT_ChHltd_Msk) {
 2881              	 .loc 3 1099 0 is_stmt 0 discriminator 1
 2882 00ba 7B69     	 ldr r3,[r7,#20]
 2883 00bc 41F28732 	 movw r2,#4999
 2884 00c0 9342     	 cmp r3,r2
 2885 00c2 EBD9     	 bls .L194
 2886              	.L189:
1103:../Libraries/XMCLib/src/xmc_usbh.c ****                 }
1104:../Libraries/XMCLib/src/xmc_usbh.c ****               }
1105:../Libraries/XMCLib/src/xmc_usbh.c ****             }
1106:../Libraries/XMCLib/src/xmc_usbh.c ****           }
1107:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1108:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1109:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1110:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1111:../Libraries/XMCLib/src/xmc_usbh.c **** 
1112:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 2887              	 .loc 3 1112 0 is_stmt 1
 2888 00c4 3B69     	 ldr r3,[r7,#16]
1113:../Libraries/XMCLib/src/xmc_usbh.c **** }
 2889              	 .loc 3 1113 0
 2890 00c6 1846     	 mov r0,r3
 2891 00c8 1837     	 adds r7,r7,#24
 2892              	.LCFI126:
 2893              	 .cfi_def_cfa_offset 8
 2894 00ca BD46     	 mov sp,r7
 2895              	.LCFI127:
 2896              	 .cfi_def_cfa_register 13
 2897              	 
 2898 00cc 80BD     	 pop {r7,pc}
 2899              	.L197:
 2900 00ce 00BF     	 .align 2
 2901              	.L196:
 2902 00d0 00000000 	 .word XMC_USBH0_device
 2903 00d4 00000000 	 .word pipe
 2904              	 .cfi_endproc
 2905              	.LFE191:
 2907              	 .section .text.XMC_USBH_GetFrameNumber,"ax",%progbits
 2908              	 .align 2
 2909              	 .thumb
 2910              	 .thumb_func
 2912              	XMC_USBH_GetFrameNumber:
 2913              	.LFB192:
1114:../Libraries/XMCLib/src/xmc_usbh.c **** 
1115:../Libraries/XMCLib/src/xmc_usbh.c **** /**
1116:../Libraries/XMCLib/src/xmc_usbh.c ****  * @return Frame number.
1117:../Libraries/XMCLib/src/xmc_usbh.c ****  *
1118:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><BR>
1119:../Libraries/XMCLib/src/xmc_usbh.c ****  * Get current USB Frame Number.
1120:../Libraries/XMCLib/src/xmc_usbh.c **** */
1121:../Libraries/XMCLib/src/xmc_usbh.c **** static uint16_t XMC_USBH_GetFrameNumber (void)
1122:../Libraries/XMCLib/src/xmc_usbh.c **** {
 2914              	 .loc 3 1122 0
 2915              	 .cfi_startproc
 2916              	 
 2917              	 
 2918              	 
 2919 0000 80B4     	 push {r7}
 2920              	.LCFI128:
 2921              	 .cfi_def_cfa_offset 4
 2922              	 .cfi_offset 7,-4
 2923 0002 83B0     	 sub sp,sp,#12
 2924              	.LCFI129:
 2925              	 .cfi_def_cfa_offset 16
 2926 0004 00AF     	 add r7,sp,#0
 2927              	.LCFI130:
 2928              	 .cfi_def_cfa_register 7
1123:../Libraries/XMCLib/src/xmc_usbh.c ****   uint16_t status;
1124:../Libraries/XMCLib/src/xmc_usbh.c ****   
1125:../Libraries/XMCLib/src/xmc_usbh.c ****   if (XMC_USBH0_device.power_state == XMC_USBH_POWER_OFF)
 2929              	 .loc 3 1125 0
 2930 0006 0B4B     	 ldr r3,.L202
 2931 0008 5B7C     	 ldrb r3,[r3,#17]
 2932 000a 002B     	 cmp r3,#0
 2933 000c 02D1     	 bne .L199
1126:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1127:../Libraries/XMCLib/src/xmc_usbh.c ****     status = 0U;
 2934              	 .loc 3 1127 0
 2935 000e 0023     	 movs r3,#0
 2936 0010 FB80     	 strh r3,[r7,#6]
 2937 0012 07E0     	 b .L200
 2938              	.L199:
1128:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1129:../Libraries/XMCLib/src/xmc_usbh.c ****   else
1130:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1131:../Libraries/XMCLib/src/xmc_usbh.c ****     status = (uint16_t)((XMC_USBH0_device.global_register->HFNUM) & 0xFFFU);
 2939              	 .loc 3 1131 0
 2940 0014 074B     	 ldr r3,.L202
 2941 0016 1B68     	 ldr r3,[r3]
 2942 0018 D3F80834 	 ldr r3,[r3,#1032]
 2943 001c 9BB2     	 uxth r3,r3
 2944 001e C3F30B03 	 ubfx r3,r3,#0,#12
 2945 0022 FB80     	 strh r3,[r7,#6]
 2946              	.L200:
1132:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1133:../Libraries/XMCLib/src/xmc_usbh.c ****   return status;
 2947              	 .loc 3 1133 0
 2948 0024 FB88     	 ldrh r3,[r7,#6]
1134:../Libraries/XMCLib/src/xmc_usbh.c **** }
 2949              	 .loc 3 1134 0
 2950 0026 1846     	 mov r0,r3
 2951 0028 0C37     	 adds r7,r7,#12
 2952              	.LCFI131:
 2953              	 .cfi_def_cfa_offset 4
 2954 002a BD46     	 mov sp,r7
 2955              	.LCFI132:
 2956              	 .cfi_def_cfa_register 13
 2957              	 
 2958 002c 5DF8047B 	 ldr r7,[sp],#4
 2959              	.LCFI133:
 2960              	 .cfi_restore 7
 2961              	 .cfi_def_cfa_offset 0
 2962 0030 7047     	 bx lr
 2963              	.L203:
 2964 0032 00BF     	 .align 2
 2965              	.L202:
 2966 0034 00000000 	 .word XMC_USBH0_device
 2967              	 .cfi_endproc
 2968              	.LFE192:
 2970              	 .section .text.XMC_USBH_HandleIrq,"ax",%progbits
 2971              	 .align 2
 2972              	 .global XMC_USBH_HandleIrq
 2973              	 .thumb
 2974              	 .thumb_func
 2976              	XMC_USBH_HandleIrq:
 2977              	.LFB193:
1135:../Libraries/XMCLib/src/xmc_usbh.c **** 
1136:../Libraries/XMCLib/src/xmc_usbh.c **** /**
1137:../Libraries/XMCLib/src/xmc_usbh.c ****  * @param gintsts USB port interrupt status flag.
1138:../Libraries/XMCLib/src/xmc_usbh.c ****  *
1139:../Libraries/XMCLib/src/xmc_usbh.c ****  * \par<b>Description:</b><BR>
1140:../Libraries/XMCLib/src/xmc_usbh.c ****  * USB host interrupt handler. It updates port and pipe state information based on different events
1141:../Libraries/XMCLib/src/xmc_usbh.c ****  * generated by the peripheral. It propagates the port events to the callback function registered b
1142:../Libraries/XMCLib/src/xmc_usbh.c ****  * during initialization. When a pipe transfer complete event is detected, it checks if any further
1143:../Libraries/XMCLib/src/xmc_usbh.c ****  * to be transmitted on the same pipe and continues transmission until data is available. A pipe ev
1144:../Libraries/XMCLib/src/xmc_usbh.c ****  * to the user provided pipe event callback function. A transfer complete event will be propagated 
1145:../Libraries/XMCLib/src/xmc_usbh.c ****  * is transmitted for an OUT transaction.
1146:../Libraries/XMCLib/src/xmc_usbh.c ****  *
1147:../Libraries/XMCLib/src/xmc_usbh.c **** */
1148:../Libraries/XMCLib/src/xmc_usbh.c **** void XMC_USBH_HandleIrq (uint32_t gintsts) {
 2978              	 .loc 3 1148 0
 2979              	 .cfi_startproc
 2980              	 
 2981              	 
 2982 0000 80B5     	 push {r7,lr}
 2983              	.LCFI134:
 2984              	 .cfi_def_cfa_offset 8
 2985              	 .cfi_offset 7,-8
 2986              	 .cfi_offset 14,-4
 2987 0002 92B0     	 sub sp,sp,#72
 2988              	.LCFI135:
 2989              	 .cfi_def_cfa_offset 80
 2990 0004 00AF     	 add r7,sp,#0
 2991              	.LCFI136:
 2992              	 .cfi_def_cfa_register 7
 2993 0006 7860     	 str r0,[r7,#4]
1149:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_pipe_t *ptr_pipe;
1150:../Libraries/XMCLib/src/xmc_usbh.c ****   USB0_CH_TypeDef *ptr_ch;
1151:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t hprt, haint, hcint, pktcnt, mpsiz;
1152:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t ch;
1153:../Libraries/XMCLib/src/xmc_usbh.c ****   uint8_t *ptr_data;
1154:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t *dfifo;
1155:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t grxsts, bcnt, dat, len, len_rest;
1156:../Libraries/XMCLib/src/xmc_usbh.c ****   
1157:../Libraries/XMCLib/src/xmc_usbh.c ****   /* Host port interrupt */
1158:../Libraries/XMCLib/src/xmc_usbh.c ****   if ((gintsts & USB_GINTSTS_HOSTMODE_PrtInt_Msk) != 0U) {
 2994              	 .loc 3 1158 0
 2995 0008 7B68     	 ldr r3,[r7,#4]
 2996 000a 03F08073 	 and r3,r3,#16777216
 2997 000e 002B     	 cmp r3,#0
 2998 0010 38D0     	 beq .L205
1159:../Libraries/XMCLib/src/xmc_usbh.c ****     hprt = XMC_USBH0_device.global_register->HPRT;
 2999              	 .loc 3 1159 0
 3000 0012 874B     	 ldr r3,.L255
 3001 0014 1B68     	 ldr r3,[r3]
 3002 0016 D3F84034 	 ldr r3,[r3,#1088]
 3003 001a 3B62     	 str r3,[r7,#32]
1160:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Clear port enable */
1161:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->HPRT = hprt & (uint32_t)(~USB_HPRT_PrtEna_Msk);
 3004              	 .loc 3 1161 0
 3005 001c 844B     	 ldr r3,.L255
 3006 001e 1B68     	 ldr r3,[r3]
 3007 0020 3A6A     	 ldr r2,[r7,#32]
 3008 0022 22F00402 	 bic r2,r2,#4
 3009 0026 C3F84024 	 str r2,[r3,#1088]
1162:../Libraries/XMCLib/src/xmc_usbh.c ****     if ((hprt & USB_HPRT_PrtConnDet_Msk) != 0U) {
 3010              	 .loc 3 1162 0
 3011 002a 3B6A     	 ldr r3,[r7,#32]
 3012 002c 03F00203 	 and r3,r3,#2
 3013 0030 002B     	 cmp r3,#0
 3014 0032 11D0     	 beq .L206
1163:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.global_register->HCFG =  (0x200U | (USB_CH_HCFG_FSLSPCS(1) |
 3015              	 .loc 3 1163 0
 3016 0034 7E4B     	 ldr r3,.L255
 3017 0036 1B68     	 ldr r3,[r3]
 3018 0038 40F20522 	 movw r2,#517
 3019 003c C3F80024 	 str r2,[r3,#1024]
1164:../Libraries/XMCLib/src/xmc_usbh.c ****                                                     USB_CH_HCFG_FSLSSUP(1)));
1165:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Ignore connect under reset */
1166:../Libraries/XMCLib/src/xmc_usbh.c ****       if (XMC_USBH0_device.port_reset_active == false) {
 3020              	 .loc 3 1166 0
 3021 0040 7B4B     	 ldr r3,.L255
 3022 0042 9B7C     	 ldrb r3,[r3,#18]
 3023 0044 83F00103 	 eor r3,r3,#1
 3024 0048 DBB2     	 uxtb r3,r3
 3025 004a 002B     	 cmp r3,#0
 3026 004c 04D0     	 beq .L206
1167:../Libraries/XMCLib/src/xmc_usbh.c ****         XMC_USBH0_device.SignalPortEvent_cb(0U, XMC_USBH_EVENT_CONNECT);
 3027              	 .loc 3 1167 0
 3028 004e 784B     	 ldr r3,.L255
 3029 0050 9B68     	 ldr r3,[r3,#8]
 3030 0052 0020     	 movs r0,#0
 3031 0054 0121     	 movs r1,#1
 3032 0056 9847     	 blx r3
 3033              	.L206:
1168:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1169:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1170:../Libraries/XMCLib/src/xmc_usbh.c ****     if ((hprt & USB_HPRT_PrtEnChng_Msk) != 0U) { /* If port enable changed */
 3034              	 .loc 3 1170 0
 3035 0058 3B6A     	 ldr r3,[r7,#32]
 3036 005a 03F00803 	 and r3,r3,#8
 3037 005e 002B     	 cmp r3,#0
 3038 0060 10D0     	 beq .L205
1171:../Libraries/XMCLib/src/xmc_usbh.c ****       if ((hprt & USB_HPRT_PrtEna_Msk) != 0U) {  /* If device connected */
 3039              	 .loc 3 1171 0
 3040 0062 3B6A     	 ldr r3,[r7,#32]
 3041 0064 03F00403 	 and r3,r3,#4
 3042 0068 002B     	 cmp r3,#0
 3043 006a 0BD0     	 beq .L205
1172:../Libraries/XMCLib/src/xmc_usbh.c ****         if (XMC_USBH0_device.port_reset_active == true) {
 3044              	 .loc 3 1172 0
 3045 006c 704B     	 ldr r3,.L255
 3046 006e 9B7C     	 ldrb r3,[r3,#18]
 3047 0070 002B     	 cmp r3,#0
 3048 0072 07D0     	 beq .L205
1173:../Libraries/XMCLib/src/xmc_usbh.c ****           XMC_USBH0_device.port_reset_active = false;
 3049              	 .loc 3 1173 0
 3050 0074 6E4B     	 ldr r3,.L255
 3051 0076 0022     	 movs r2,#0
 3052 0078 9A74     	 strb r2,[r3,#18]
1174:../Libraries/XMCLib/src/xmc_usbh.c ****           XMC_USBH0_device.SignalPortEvent_cb(0U, XMC_USBH_EVENT_RESET);
 3053              	 .loc 3 1174 0
 3054 007a 6D4B     	 ldr r3,.L255
 3055 007c 9B68     	 ldr r3,[r3,#8]
 3056 007e 0020     	 movs r0,#0
 3057 0080 0821     	 movs r1,#8
 3058 0082 9847     	 blx r3
 3059              	.L205:
1175:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1176:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1177:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1178:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1179:../Libraries/XMCLib/src/xmc_usbh.c ****   
1180:../Libraries/XMCLib/src/xmc_usbh.c ****   /* Disconnect interrupt */
1181:../Libraries/XMCLib/src/xmc_usbh.c ****   if ((gintsts & USB_GINTSTS_HOSTMODE_DisconnInt_Msk) != 0U) {
 3060              	 .loc 3 1181 0
 3061 0084 7B68     	 ldr r3,[r7,#4]
 3062 0086 03F00053 	 and r3,r3,#536870912
 3063 008a 002B     	 cmp r3,#0
 3064 008c 3ED0     	 beq .L207
1182:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->GINTSTS_HOSTMODE = USB_GINTSTS_HOSTMODE_DisconnInt_Msk; /* Cl
 3065              	 .loc 3 1182 0
 3066 008e 684B     	 ldr r3,.L255
 3067 0090 1B68     	 ldr r3,[r3]
 3068 0092 4FF00052 	 mov r2,#536870912
 3069 0096 5A61     	 str r2,[r3,#20]
1183:../Libraries/XMCLib/src/xmc_usbh.c ****     /* Ignore disconnect under reset */
1184:../Libraries/XMCLib/src/xmc_usbh.c ****     if ( XMC_USBH0_device.port_reset_active == false) {
 3070              	 .loc 3 1184 0
 3071 0098 654B     	 ldr r3,.L255
 3072 009a 9B7C     	 ldrb r3,[r3,#18]
 3073 009c 83F00103 	 eor r3,r3,#1
 3074 00a0 DBB2     	 uxtb r3,r3
 3075 00a2 002B     	 cmp r3,#0
 3076 00a4 32D0     	 beq .L207
1185:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_ch   = (USB0_CH_TypeDef *)(XMC_USBH0_device.host_channel_registers);
 3077              	 .loc 3 1185 0
 3078 00a6 624B     	 ldr r3,.L255
 3079 00a8 5B68     	 ldr r3,[r3,#4]
 3080 00aa 3B64     	 str r3,[r7,#64]
1186:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe = (XMC_USBH0_pipe_t    *)(pipe);
 3081              	 .loc 3 1186 0
 3082 00ac 614B     	 ldr r3,.L255+4
 3083 00ae 7B64     	 str r3,[r7,#68]
1187:../Libraries/XMCLib/src/xmc_usbh.c ****       for (ch = 0U; ch < USBH0_MAX_PIPE_NUM; ch++) {
 3084              	 .loc 3 1187 0
 3085 00b0 0023     	 movs r3,#0
 3086 00b2 7B63     	 str r3,[r7,#52]
 3087 00b4 22E0     	 b .L208
 3088              	.L210:
1188:../Libraries/XMCLib/src/xmc_usbh.c ****         if (ptr_pipe->in_use != 0U) {
 3089              	 .loc 3 1188 0
 3090 00b6 7B6C     	 ldr r3,[r7,#68]
 3091 00b8 DB7E     	 ldrb r3,[r3,#27]
 3092 00ba 002B     	 cmp r3,#0
 3093 00bc 15D0     	 beq .L209
1189:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->in_use = 0U;
 3094              	 .loc 3 1189 0
 3095 00be 7B6C     	 ldr r3,[r7,#68]
 3096 00c0 0022     	 movs r2,#0
 3097 00c2 DA76     	 strb r2,[r3,#27]
1190:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCINT    = USB_CH_HCINTx_ALL;                                            /* Clear
 3098              	 .loc 3 1190 0
 3099 00c4 3B6C     	 ldr r3,[r7,#64]
 3100 00c6 40F2BB72 	 movw r2,#1979
 3101 00ca 9A60     	 str r2,[r3,#8]
1191:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCINTMSK = USB_CH_HCINT_ChHltd_Msk;                           /* Enable halt inte
 3102              	 .loc 3 1191 0
 3103 00cc 3B6C     	 ldr r3,[r7,#64]
 3104 00ce 0222     	 movs r2,#2
 3105 00d0 DA60     	 str r2,[r3,#12]
1192:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCCHAR  |= (uint32_t)(USB_CH_HCCHAR_ChEna_Msk | USB_CH_HCCHAR_ChDis_Msk); /* Acti
 3106              	 .loc 3 1192 0
 3107 00d2 3B6C     	 ldr r3,[r7,#64]
 3108 00d4 1B68     	 ldr r3,[r3]
 3109 00d6 43F04042 	 orr r2,r3,#-1073741824
 3110 00da 3B6C     	 ldr r3,[r7,#64]
 3111 00dc 1A60     	 str r2,[r3]
1193:../Libraries/XMCLib/src/xmc_usbh.c ****           XMC_USBH0_device.SignalPipeEvent_cb((XMC_USBH_EP_HANDLE)ptr_ch, XMC_USBH_EVENT_BUS_ERROR)
 3112              	 .loc 3 1193 0
 3113 00de 544B     	 ldr r3,.L255
 3114 00e0 DB68     	 ldr r3,[r3,#12]
 3115 00e2 3A6C     	 ldr r2,[r7,#64]
 3116 00e4 1046     	 mov r0,r2
 3117 00e6 4021     	 movs r1,#64
 3118 00e8 9847     	 blx r3
 3119              	.L209:
1194:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1195:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch++;
 3120              	 .loc 3 1195 0 discriminator 2
 3121 00ea 3B6C     	 ldr r3,[r7,#64]
 3122 00ec 2033     	 adds r3,r3,#32
 3123 00ee 3B64     	 str r3,[r7,#64]
1196:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_pipe++;
 3124              	 .loc 3 1196 0 discriminator 2
 3125 00f0 7B6C     	 ldr r3,[r7,#68]
 3126 00f2 2033     	 adds r3,r3,#32
 3127 00f4 7B64     	 str r3,[r7,#68]
1187:../Libraries/XMCLib/src/xmc_usbh.c ****         if (ptr_pipe->in_use != 0U) {
 3128              	 .loc 3 1187 0 discriminator 2
 3129 00f6 7B6B     	 ldr r3,[r7,#52]
 3130 00f8 0133     	 adds r3,r3,#1
 3131 00fa 7B63     	 str r3,[r7,#52]
 3132              	.L208:
1187:../Libraries/XMCLib/src/xmc_usbh.c ****         if (ptr_pipe->in_use != 0U) {
 3133              	 .loc 3 1187 0 is_stmt 0 discriminator 1
 3134 00fc 7B6B     	 ldr r3,[r7,#52]
 3135 00fe 0D2B     	 cmp r3,#13
 3136 0100 D9D9     	 bls .L210
1197:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1198:../Libraries/XMCLib/src/xmc_usbh.c ****       XMC_USBH0_device.SignalPortEvent_cb(0U, XMC_USBH_EVENT_DISCONNECT);
 3137              	 .loc 3 1198 0 is_stmt 1
 3138 0102 4B4B     	 ldr r3,.L255
 3139 0104 9B68     	 ldr r3,[r3,#8]
 3140 0106 0020     	 movs r0,#0
 3141 0108 0221     	 movs r1,#2
 3142 010a 9847     	 blx r3
 3143              	.L207:
1199:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1200:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1201:../Libraries/XMCLib/src/xmc_usbh.c ****   /* Handle receive fifo not-empty interrupt */
1202:../Libraries/XMCLib/src/xmc_usbh.c ****   if ((gintsts & USB_GINTSTS_HOSTMODE_RxFLvl_Msk) != 0U) {
 3144              	 .loc 3 1202 0
 3145 010c 7B68     	 ldr r3,[r7,#4]
 3146 010e 03F01003 	 and r3,r3,#16
 3147 0112 002B     	 cmp r3,#0
 3148 0114 7DD0     	 beq .L211
1203:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->GINTMSK_HOSTMODE &= (uint32_t)~USB_GINTMSK_HOSTMODE_RxFLvlMsk
 3149              	 .loc 3 1203 0
 3150 0116 464B     	 ldr r3,.L255
 3151 0118 1B68     	 ldr r3,[r3]
 3152 011a 454A     	 ldr r2,.L255
 3153 011c 1268     	 ldr r2,[r2]
 3154 011e 9269     	 ldr r2,[r2,#24]
 3155 0120 22F01002 	 bic r2,r2,#16
 3156 0124 9A61     	 str r2,[r3,#24]
1204:../Libraries/XMCLib/src/xmc_usbh.c ****     grxsts     = (XMC_USBH0_device.global_register->GRXSTSP_HOSTMODE);    
 3157              	 .loc 3 1204 0
 3158 0126 424B     	 ldr r3,.L255
 3159 0128 1B68     	 ldr r3,[r3]
 3160 012a 1B6A     	 ldr r3,[r3,#32]
 3161 012c FB61     	 str r3,[r7,#28]
1205:../Libraries/XMCLib/src/xmc_usbh.c ****     /* IN Data Packet received ? */
1206:../Libraries/XMCLib/src/xmc_usbh.c ****     if ((uint32_t)((grxsts >> 17U) & 0x0FU) == (uint32_t)USB_GRXSTSR_HOSTMODE_PktSts_IN_DATA_PKT) {
 3162              	 .loc 3 1206 0
 3163 012e FB69     	 ldr r3,[r7,#28]
 3164 0130 5B0C     	 lsrs r3,r3,#17
 3165 0132 03F00F03 	 and r3,r3,#15
 3166 0136 022B     	 cmp r3,#2
 3167 0138 63D1     	 bne .L212
1207:../Libraries/XMCLib/src/xmc_usbh.c ****       ch         = (uint32_t)(grxsts & USB_GRXSTSR_DEVICEMODE_EPNum_Msk);
 3168              	 .loc 3 1207 0
 3169 013a FB69     	 ldr r3,[r7,#28]
 3170 013c 03F00F03 	 and r3,r3,#15
 3171 0140 7B63     	 str r3,[r7,#52]
1208:../Libraries/XMCLib/src/xmc_usbh.c ****       bcnt       = ((uint32_t)(grxsts & USB_GRXSTSR_DEVICEMODE_BCnt_Msk) >> USB_GRXSTSR_DEVICEMODE_
 3172              	 .loc 3 1208 0
 3173 0142 FA69     	 ldr r2,[r7,#28]
 3174 0144 47F6F073 	 movw r3,#32752
 3175 0148 1340     	 ands r3,r3,r2
 3176 014a 1B09     	 lsrs r3,r3,#4
 3177 014c BB61     	 str r3,[r7,#24]
1209:../Libraries/XMCLib/src/xmc_usbh.c ****       dfifo      = (uint32_t *)XMC_USBH0_dfifo_ptr[ch];
 3178              	 .loc 3 1209 0
 3179 014e 3A4A     	 ldr r2,.L255+8
 3180 0150 7B6B     	 ldr r3,[r7,#52]
 3181 0152 52F82330 	 ldr r3,[r2,r3,lsl#2]
 3182 0156 7B61     	 str r3,[r7,#20]
1210:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_data   =  pipe[ch].data + pipe[ch].num_transferred_total;
 3183              	 .loc 3 1210 0
 3184 0158 364A     	 ldr r2,.L255+4
 3185 015a 7B6B     	 ldr r3,[r7,#52]
 3186 015c 5B01     	 lsls r3,r3,#5
 3187 015e 1344     	 add r3,r3,r2
 3188 0160 5A68     	 ldr r2,[r3,#4]
 3189 0162 3449     	 ldr r1,.L255+4
 3190 0164 7B6B     	 ldr r3,[r7,#52]
 3191 0166 5B01     	 lsls r3,r3,#5
 3192 0168 0B44     	 add r3,r3,r1
 3193 016a 0833     	 adds r3,r3,#8
 3194 016c 5B68     	 ldr r3,[r3,#4]
 3195 016e 1344     	 add r3,r3,r2
 3196 0170 3B63     	 str r3,[r7,#48]
1211:../Libraries/XMCLib/src/xmc_usbh.c ****       len        =  bcnt / 4U; /* Received number of 32-bit data */
 3197              	 .loc 3 1211 0
 3198 0172 BB69     	 ldr r3,[r7,#24]
 3199 0174 9B08     	 lsrs r3,r3,#2
 3200 0176 BB62     	 str r3,[r7,#40]
1212:../Libraries/XMCLib/src/xmc_usbh.c ****       len_rest   =  bcnt & 3U; /* Number of bytes left */
 3201              	 .loc 3 1212 0
 3202 0178 BB69     	 ldr r3,[r7,#24]
 3203 017a 03F00303 	 and r3,r3,#3
 3204 017e 7B62     	 str r3,[r7,#36]
1213:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Read data from fifo */
1214:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Read 32 bit sized  data */
1215:../Libraries/XMCLib/src/xmc_usbh.c ****       while (len != 0U) {
 3205              	 .loc 3 1215 0
 3206 0180 09E0     	 b .L213
 3207              	.L214:
1216:../Libraries/XMCLib/src/xmc_usbh.c **** #if defined __TASKING__/*tasking*/
1217:../Libraries/XMCLib/src/xmc_usbh.c ****         *((__unaligned uint32_t *)ptr_data) = *dfifo;
1218:../Libraries/XMCLib/src/xmc_usbh.c **** #else /* defined (__GNUC__) || defined (__CC_ARM) || defined (__ICCARM__)*/
1219:../Libraries/XMCLib/src/xmc_usbh.c ****         *((__packed uint32_t *)ptr_data) = *dfifo;
 3208              	 .loc 3 1219 0
 3209 0182 7B69     	 ldr r3,[r7,#20]
 3210 0184 1A68     	 ldr r2,[r3]
 3211 0186 3B6B     	 ldr r3,[r7,#48]
 3212 0188 1A60     	 str r2,[r3]
1220:../Libraries/XMCLib/src/xmc_usbh.c **** #endif
1221:../Libraries/XMCLib/src/xmc_usbh.c **** 
1222:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_data += 4U;
 3213              	 .loc 3 1222 0
 3214 018a 3B6B     	 ldr r3,[r7,#48]
 3215 018c 0433     	 adds r3,r3,#4
 3216 018e 3B63     	 str r3,[r7,#48]
1223:../Libraries/XMCLib/src/xmc_usbh.c ****         len--;
 3217              	 .loc 3 1223 0
 3218 0190 BB6A     	 ldr r3,[r7,#40]
 3219 0192 013B     	 subs r3,r3,#1
 3220 0194 BB62     	 str r3,[r7,#40]
 3221              	.L213:
1215:../Libraries/XMCLib/src/xmc_usbh.c **** #if defined __TASKING__/*tasking*/
 3222              	 .loc 3 1215 0
 3223 0196 BB6A     	 ldr r3,[r7,#40]
 3224 0198 002B     	 cmp r3,#0
 3225 019a F2D1     	 bne .L214
1224:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1225:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Read 8 bit sized data */
1226:../Libraries/XMCLib/src/xmc_usbh.c ****       if (len_rest != 0U) {
 3226              	 .loc 3 1226 0
 3227 019c 7B6A     	 ldr r3,[r7,#36]
 3228 019e 002B     	 cmp r3,#0
 3229 01a0 13D0     	 beq .L215
1227:../Libraries/XMCLib/src/xmc_usbh.c **** #if defined __TASKING__/*tasking*/
1228:../Libraries/XMCLib/src/xmc_usbh.c ****         dat = *((__unaligned uint32_t *)dfifo);
1229:../Libraries/XMCLib/src/xmc_usbh.c **** #else /* defined (__GNUC__) || defined (__CC_ARM) || defined (__ICCARM__)*/
1230:../Libraries/XMCLib/src/xmc_usbh.c ****         dat = *((__packed uint32_t *)dfifo);
 3230              	 .loc 3 1230 0
 3231 01a2 7B69     	 ldr r3,[r7,#20]
 3232 01a4 1B68     	 ldr r3,[r3]
 3233 01a6 FB62     	 str r3,[r7,#44]
1231:../Libraries/XMCLib/src/xmc_usbh.c **** #endif
1232:../Libraries/XMCLib/src/xmc_usbh.c ****         while (len_rest != 0U) {
 3234              	 .loc 3 1232 0
 3235 01a8 0CE0     	 b .L216
 3236              	.L217:
1233:../Libraries/XMCLib/src/xmc_usbh.c ****           *ptr_data = (uint8_t)dat;
 3237              	 .loc 3 1233 0
 3238 01aa FB6A     	 ldr r3,[r7,#44]
 3239 01ac DAB2     	 uxtb r2,r3
 3240 01ae 3B6B     	 ldr r3,[r7,#48]
 3241 01b0 1A70     	 strb r2,[r3]
1234:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_data++;
 3242              	 .loc 3 1234 0
 3243 01b2 3B6B     	 ldr r3,[r7,#48]
 3244 01b4 0133     	 adds r3,r3,#1
 3245 01b6 3B63     	 str r3,[r7,#48]
1235:../Libraries/XMCLib/src/xmc_usbh.c ****           dat >>= 8;
 3246              	 .loc 3 1235 0
 3247 01b8 FB6A     	 ldr r3,[r7,#44]
 3248 01ba 1B0A     	 lsrs r3,r3,#8
 3249 01bc FB62     	 str r3,[r7,#44]
1236:../Libraries/XMCLib/src/xmc_usbh.c ****           len_rest--;
 3250              	 .loc 3 1236 0
 3251 01be 7B6A     	 ldr r3,[r7,#36]
 3252 01c0 013B     	 subs r3,r3,#1
 3253 01c2 7B62     	 str r3,[r7,#36]
 3254              	.L216:
1232:../Libraries/XMCLib/src/xmc_usbh.c ****           *ptr_data = (uint8_t)dat;
 3255              	 .loc 3 1232 0
 3256 01c4 7B6A     	 ldr r3,[r7,#36]
 3257 01c6 002B     	 cmp r3,#0
 3258 01c8 EFD1     	 bne .L217
 3259              	.L215:
1237:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1238:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1239:../Libraries/XMCLib/src/xmc_usbh.c ****       pipe[ch].num_transferring      += bcnt;
 3260              	 .loc 3 1239 0
 3261 01ca 1A4A     	 ldr r2,.L255+4
 3262 01cc 7B6B     	 ldr r3,[r7,#52]
 3263 01ce 5B01     	 lsls r3,r3,#5
 3264 01d0 1344     	 add r3,r3,r2
 3265 01d2 1033     	 adds r3,r3,#16
 3266 01d4 1A68     	 ldr r2,[r3]
 3267 01d6 BB69     	 ldr r3,[r7,#24]
 3268 01d8 1A44     	 add r2,r2,r3
 3269 01da 1649     	 ldr r1,.L255+4
 3270 01dc 7B6B     	 ldr r3,[r7,#52]
 3271 01de 5B01     	 lsls r3,r3,#5
 3272 01e0 0B44     	 add r3,r3,r1
 3273 01e2 1033     	 adds r3,r3,#16
 3274 01e4 1A60     	 str r2,[r3]
1240:../Libraries/XMCLib/src/xmc_usbh.c ****       pipe[ch].num_transferred_total += bcnt;
 3275              	 .loc 3 1240 0
 3276 01e6 134A     	 ldr r2,.L255+4
 3277 01e8 7B6B     	 ldr r3,[r7,#52]
 3278 01ea 5B01     	 lsls r3,r3,#5
 3279 01ec 1344     	 add r3,r3,r2
 3280 01ee 0833     	 adds r3,r3,#8
 3281 01f0 5A68     	 ldr r2,[r3,#4]
 3282 01f2 BB69     	 ldr r3,[r7,#24]
 3283 01f4 1A44     	 add r2,r2,r3
 3284 01f6 0F49     	 ldr r1,.L255+4
 3285 01f8 7B6B     	 ldr r3,[r7,#52]
 3286 01fa 5B01     	 lsls r3,r3,#5
 3287 01fc 0B44     	 add r3,r3,r1
 3288 01fe 0833     	 adds r3,r3,#8
 3289 0200 5A60     	 str r2,[r3,#4]
 3290              	.L212:
1241:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1242:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->GINTMSK_HOSTMODE |= (uint32_t)USB_GINTMSK_HOSTMODE_RxFLvlMsk_
 3291              	 .loc 3 1242 0
 3292 0202 0B4B     	 ldr r3,.L255
 3293 0204 1B68     	 ldr r3,[r3]
 3294 0206 0A4A     	 ldr r2,.L255
 3295 0208 1268     	 ldr r2,[r2]
 3296 020a 9269     	 ldr r2,[r2,#24]
 3297 020c 42F01002 	 orr r2,r2,#16
 3298 0210 9A61     	 str r2,[r3,#24]
 3299              	.L211:
1243:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1244:../Libraries/XMCLib/src/xmc_usbh.c **** 
1245:../Libraries/XMCLib/src/xmc_usbh.c ****   /* Handle sof interrupt */
1246:../Libraries/XMCLib/src/xmc_usbh.c ****   if ((gintsts & USB_GINTSTS_HOSTMODE_Sof_Msk) != 0U) { /* If start of frame interrupt */
 3300              	 .loc 3 1246 0
 3301 0212 7B68     	 ldr r3,[r7,#4]
 3302 0214 03F00803 	 and r3,r3,#8
 3303 0218 002B     	 cmp r3,#0
 3304 021a 35D0     	 beq .L218
1247:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->GINTSTS_HOSTMODE =  USB_GINTSTS_HOSTMODE_Sof_Msk; /* Clear SO
 3305              	 .loc 3 1247 0
 3306 021c 044B     	 ldr r3,.L255
 3307 021e 1B68     	 ldr r3,[r3]
 3308 0220 0822     	 movs r2,#8
 3309 0222 5A61     	 str r2,[r3,#20]
1248:../Libraries/XMCLib/src/xmc_usbh.c ****     ptr_pipe = (XMC_USBH0_pipe_t *)(pipe);
 3310              	 .loc 3 1248 0
 3311 0224 034B     	 ldr r3,.L255+4
 3312 0226 7B64     	 str r3,[r7,#68]
1249:../Libraries/XMCLib/src/xmc_usbh.c ****     for (ch = 0U; ch < USBH0_MAX_PIPE_NUM; ch++) {
 3313              	 .loc 3 1249 0
 3314 0228 0023     	 movs r3,#0
 3315 022a 7B63     	 str r3,[r7,#52]
 3316 022c 29E0     	 b .L219
 3317              	.L256:
 3318 022e 00BF     	 .align 2
 3319              	.L255:
 3320 0230 00000000 	 .word XMC_USBH0_device
 3321 0234 00000000 	 .word pipe
 3322 0238 00000000 	 .word XMC_USBH0_dfifo_ptr
 3323              	.L221:
1250:../Libraries/XMCLib/src/xmc_usbh.c ****       /* If interrupt transfer is active handle period (interval) */
1251:../Libraries/XMCLib/src/xmc_usbh.c ****       if ((ptr_pipe->ep_type == (uint8_t)XMC_USBH_ENDPOINT_INTERRUPT) && (ptr_pipe->in_use == 1U)) 
 3324              	 .loc 3 1251 0
 3325 023c 7B6C     	 ldr r3,[r7,#68]
 3326 023e 9B7E     	 ldrb r3,[r3,#26]
 3327 0240 032B     	 cmp r3,#3
 3328 0242 18D1     	 bne .L220
 3329              	 .loc 3 1251 0 is_stmt 0 discriminator 1
 3330 0244 7B6C     	 ldr r3,[r7,#68]
 3331 0246 DB7E     	 ldrb r3,[r3,#27]
 3332 0248 012B     	 cmp r3,#1
 3333 024a 14D1     	 bne .L220
1252:../Libraries/XMCLib/src/xmc_usbh.c ****         if (ptr_pipe->interval != 0U)
 3334              	 .loc 3 1252 0 is_stmt 1
 3335 024c 7B6C     	 ldr r3,[r7,#68]
 3336 024e 1B8B     	 ldrh r3,[r3,#24]
 3337 0250 002B     	 cmp r3,#0
 3338 0252 10D0     	 beq .L220
1253:../Libraries/XMCLib/src/xmc_usbh.c ****         {
1254:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->interval--;
 3339              	 .loc 3 1254 0
 3340 0254 7B6C     	 ldr r3,[r7,#68]
 3341 0256 1B8B     	 ldrh r3,[r3,#24]
 3342 0258 013B     	 subs r3,r3,#1
 3343 025a 9AB2     	 uxth r2,r3
 3344 025c 7B6C     	 ldr r3,[r7,#68]
 3345 025e 1A83     	 strh r2,[r3,#24]
1255:../Libraries/XMCLib/src/xmc_usbh.c ****           if (ptr_pipe->interval == 0U)
 3346              	 .loc 3 1255 0
 3347 0260 7B6C     	 ldr r3,[r7,#68]
 3348 0262 1B8B     	 ldrh r3,[r3,#24]
 3349 0264 002B     	 cmp r3,#0
 3350 0266 06D1     	 bne .L220
1256:../Libraries/XMCLib/src/xmc_usbh.c ****           {
1257:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->interval = ptr_pipe->interval_reload;
 3351              	 .loc 3 1257 0
 3352 0268 7B6C     	 ldr r3,[r7,#68]
 3353 026a DA8A     	 ldrh r2,[r3,#22]
 3354 026c 7B6C     	 ldr r3,[r7,#68]
 3355 026e 1A83     	 strh r2,[r3,#24]
1258:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->interrupt_triggered = 1U;
 3356              	 .loc 3 1258 0
 3357 0270 7B6C     	 ldr r3,[r7,#68]
 3358 0272 0122     	 movs r2,#1
 3359 0274 5A77     	 strb r2,[r3,#29]
 3360              	.L220:
1259:../Libraries/XMCLib/src/xmc_usbh.c ****           }
1260:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1261:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1262:../Libraries/XMCLib/src/xmc_usbh.c ****       ptr_pipe++;
 3361              	 .loc 3 1262 0 discriminator 2
 3362 0276 7B6C     	 ldr r3,[r7,#68]
 3363 0278 2033     	 adds r3,r3,#32
 3364 027a 7B64     	 str r3,[r7,#68]
1249:../Libraries/XMCLib/src/xmc_usbh.c ****       /* If interrupt transfer is active handle period (interval) */
 3365              	 .loc 3 1249 0 discriminator 2
 3366 027c 7B6B     	 ldr r3,[r7,#52]
 3367 027e 0133     	 adds r3,r3,#1
 3368 0280 7B63     	 str r3,[r7,#52]
 3369              	.L219:
1249:../Libraries/XMCLib/src/xmc_usbh.c ****       /* If interrupt transfer is active handle period (interval) */
 3370              	 .loc 3 1249 0 is_stmt 0 discriminator 1
 3371 0282 7B6B     	 ldr r3,[r7,#52]
 3372 0284 0D2B     	 cmp r3,#13
 3373 0286 D9D9     	 bls .L221
 3374              	.L218:
1263:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1264:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1265:../Libraries/XMCLib/src/xmc_usbh.c ****   
1266:../Libraries/XMCLib/src/xmc_usbh.c ****   /* Handle host ctrl interrupt */
1267:../Libraries/XMCLib/src/xmc_usbh.c ****   if ((gintsts & USB_GINTSTS_HOSTMODE_HChInt_Msk) != 0U) {
 3375              	 .loc 3 1267 0 is_stmt 1
 3376 0288 7B68     	 ldr r3,[r7,#4]
 3377 028a 03F00073 	 and r3,r3,#33554432
 3378 028e 002B     	 cmp r3,#0
 3379 0290 00F06481 	 beq .L222
1268:../Libraries/XMCLib/src/xmc_usbh.c ****     haint = XMC_USBH0_device.global_register->HAINT;
 3380              	 .loc 3 1268 0
 3381 0294 824B     	 ldr r3,.L257
 3382 0296 1B68     	 ldr r3,[r3]
 3383 0298 D3F81434 	 ldr r3,[r3,#1044]
 3384 029c FB63     	 str r3,[r7,#60]
1269:../Libraries/XMCLib/src/xmc_usbh.c ****     for (ch = 0U; ch < USBH0_MAX_PIPE_NUM; ch++) {
 3385              	 .loc 3 1269 0
 3386 029e 0023     	 movs r3,#0
 3387 02a0 7B63     	 str r3,[r7,#52]
 3388 02a2 57E1     	 b .L223
 3389              	.L242:
1270:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Check for interrupt of all channels */
1271:../Libraries/XMCLib/src/xmc_usbh.c ****       if ((haint & (uint32_t)((uint32_t)1U << ch)) != 0U) {
 3390              	 .loc 3 1271 0
 3391 02a4 7B6B     	 ldr r3,[r7,#52]
 3392 02a6 FA6B     	 ldr r2,[r7,#60]
 3393 02a8 22FA03F3 	 lsr r3,r2,r3
 3394 02ac 03F00103 	 and r3,r3,#1
 3395 02b0 002B     	 cmp r3,#0
 3396 02b2 00F04C81 	 beq .L224
1272:../Libraries/XMCLib/src/xmc_usbh.c ****         haint     &= (uint32_t)~((uint32_t)1U << ch);
 3397              	 .loc 3 1272 0
 3398 02b6 7B6B     	 ldr r3,[r7,#52]
 3399 02b8 0122     	 movs r2,#1
 3400 02ba 02FA03F3 	 lsl r3,r2,r3
 3401 02be DB43     	 mvns r3,r3
 3402 02c0 FA6B     	 ldr r2,[r7,#60]
 3403 02c2 1340     	 ands r3,r3,r2
 3404 02c4 FB63     	 str r3,[r7,#60]
1273:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_ch     =  (USB0_CH_TypeDef *)(XMC_USBH0_device.host_channel_registers) + ch;
 3405              	 .loc 3 1273 0
 3406 02c6 764B     	 ldr r3,.L257
 3407 02c8 5A68     	 ldr r2,[r3,#4]
 3408 02ca 7B6B     	 ldr r3,[r7,#52]
 3409 02cc 5B01     	 lsls r3,r3,#5
 3410 02ce 1344     	 add r3,r3,r2
 3411 02d0 3B64     	 str r3,[r7,#64]
1274:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_pipe   =  (XMC_USBH0_pipe_t    *)(&pipe[ch]);
 3412              	 .loc 3 1274 0
 3413 02d2 7B6B     	 ldr r3,[r7,#52]
 3414 02d4 5B01     	 lsls r3,r3,#5
 3415 02d6 734A     	 ldr r2,.L257+4
 3416 02d8 1344     	 add r3,r3,r2
 3417 02da 7B64     	 str r3,[r7,#68]
1275:../Libraries/XMCLib/src/xmc_usbh.c ****         /*Local variable for HCINT*/
1276:../Libraries/XMCLib/src/xmc_usbh.c ****         dat = ptr_ch->HCINT;
 3418              	 .loc 3 1276 0
 3419 02dc 3B6C     	 ldr r3,[r7,#64]
 3420 02de 9B68     	 ldr r3,[r3,#8]
 3421 02e0 FB62     	 str r3,[r7,#44]
1277:../Libraries/XMCLib/src/xmc_usbh.c ****         hcint      =  (uint32_t)(dat & ptr_ch->HCINTMSK);
 3422              	 .loc 3 1277 0
 3423 02e2 3B6C     	 ldr r3,[r7,#64]
 3424 02e4 DA68     	 ldr r2,[r3,#12]
 3425 02e6 FB6A     	 ldr r3,[r7,#44]
 3426 02e8 1340     	 ands r3,r3,r2
 3427 02ea BB63     	 str r3,[r7,#56]
1278:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((hcint & USB_CH_HCINT_ChHltd_Msk) != 0U) {                                  /* channel 
 3428              	 .loc 3 1278 0
 3429 02ec BB6B     	 ldr r3,[r7,#56]
 3430 02ee 03F00203 	 and r3,r3,#2
 3431 02f2 002B     	 cmp r3,#0
 3432 02f4 0BD0     	 beq .L225
1279:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCINTMSK = 0U;                                                        /*  disable
 3433              	 .loc 3 1279 0
 3434 02f6 3B6C     	 ldr r3,[r7,#64]
 3435 02f8 0022     	 movs r2,#0
 3436 02fa DA60     	 str r2,[r3,#12]
1280:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCINT    = USB_CH_HCINTx_ALL;                                                    
 3437              	 .loc 3 1280 0
 3438 02fc 3B6C     	 ldr r3,[r7,#64]
 3439 02fe 40F2BB72 	 movw r2,#1979
 3440 0302 9A60     	 str r2,[r3,#8]
1281:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->transfer_active = 0U;                                               /*  set sta
 3441              	 .loc 3 1281 0
 3442 0304 7B6C     	 ldr r3,[r7,#68]
 3443 0306 0022     	 movs r2,#0
 3444 0308 1A77     	 strb r2,[r3,#28]
1282:../Libraries/XMCLib/src/xmc_usbh.c ****           hcint = 0U;
 3445              	 .loc 3 1282 0
 3446 030a 0023     	 movs r3,#0
 3447 030c BB63     	 str r3,[r7,#56]
 3448              	.L225:
1283:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1284:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((hcint & USB_CH_HCINT_XferCompl_Msk) != 0U) {                               /* data tra
 3449              	 .loc 3 1284 0
 3450 030e BB6B     	 ldr r3,[r7,#56]
 3451 0310 03F00103 	 and r3,r3,#1
 3452 0314 002B     	 cmp r3,#0
 3453 0316 36D0     	 beq .L226
1285:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCINT   = USB_CH_HCINTx_ALL;                                                     
 3454              	 .loc 3 1285 0
 3455 0318 3B6C     	 ldr r3,[r7,#64]
 3456 031a 40F2BB72 	 movw r2,#1979
 3457 031e 9A60     	 str r2,[r3,#8]
1286:../Libraries/XMCLib/src/xmc_usbh.c ****           if ((ptr_ch->HCCHAR & USB_CH_HCCHAR_EPDir_Msk) == 0U) {                       /*  endpoin
 3458              	 .loc 3 1286 0
 3459 0320 3B6C     	 ldr r3,[r7,#64]
 3460 0322 1B68     	 ldr r3,[r3]
 3461 0324 03F40043 	 and r3,r3,#32768
 3462 0328 002B     	 cmp r3,#0
 3463 032a 1DD1     	 bne .L227
1287:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_ch->HCINTMSK = 0U;                                                      /*   disabl
 3464              	 .loc 3 1287 0
 3465 032c 3B6C     	 ldr r3,[r7,#64]
 3466 032e 0022     	 movs r2,#0
 3467 0330 DA60     	 str r2,[r3,#12]
1288:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->transfer_active = 0U;                                             /*   transf
 3468              	 .loc 3 1288 0
 3469 0332 7B6C     	 ldr r3,[r7,#68]
 3470 0334 0022     	 movs r2,#0
 3471 0336 1A77     	 strb r2,[r3,#28]
1289:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->num_transferred_total += ptr_pipe->num_transferring;              /*   admin 
 3472              	 .loc 3 1289 0
 3473 0338 7B6C     	 ldr r3,[r7,#68]
 3474 033a DA68     	 ldr r2,[r3,#12]
 3475 033c 7B6C     	 ldr r3,[r7,#68]
 3476 033e 1B69     	 ldr r3,[r3,#16]
 3477 0340 1A44     	 add r2,r2,r3
 3478 0342 7B6C     	 ldr r3,[r7,#68]
 3479 0344 DA60     	 str r2,[r3,#12]
1290:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->num_transferring       = 0U;                                      /*   admin 
 3480              	 .loc 3 1290 0
 3481 0346 7B6C     	 ldr r3,[r7,#68]
 3482 0348 0022     	 movs r2,#0
 3483 034a 1A61     	 str r2,[r3,#16]
1291:../Libraries/XMCLib/src/xmc_usbh.c ****             if (ptr_pipe->num_transferred_total == ptr_pipe->num) {                     /*   all by
 3484              	 .loc 3 1291 0
 3485 034c 7B6C     	 ldr r3,[r7,#68]
 3486 034e DA68     	 ldr r2,[r3,#12]
 3487 0350 7B6C     	 ldr r3,[r7,#68]
 3488 0352 9B68     	 ldr r3,[r3,#8]
 3489 0354 9A42     	 cmp r2,r3
 3490 0356 05D1     	 bne .L228
1292:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_pipe->in_use = 0U;                                                    /*    relea
 3491              	 .loc 3 1292 0
 3492 0358 7B6C     	 ldr r3,[r7,#68]
 3493 035a 0022     	 movs r2,#0
 3494 035c DA76     	 strb r2,[r3,#27]
1293:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_pipe->event = (uint8_t)XMC_USBH_EVENT_TRANSFER_COMPLETE;                       /*
 3495              	 .loc 3 1293 0
 3496 035e 7B6C     	 ldr r3,[r7,#68]
 3497 0360 0122     	 movs r2,#1
 3498 0362 9A77     	 strb r2,[r3,#30]
 3499              	.L228:
1294:../Libraries/XMCLib/src/xmc_usbh.c ****             }                                                                           
1295:../Libraries/XMCLib/src/xmc_usbh.c ****             hcint = 0U;                                                                 
 3500              	 .loc 3 1295 0
 3501 0364 0023     	 movs r3,#0
 3502 0366 BB63     	 str r3,[r7,#56]
 3503              	.L227:
1296:../Libraries/XMCLib/src/xmc_usbh.c ****           }                                                                             
1297:../Libraries/XMCLib/src/xmc_usbh.c ****           if ((ptr_ch->HCCHAR & USB_CH_HCCHAR_EPDir_Msk) != 0U) {                       /*  endpoin
 3504              	 .loc 3 1297 0
 3505 0368 3B6C     	 ldr r3,[r7,#64]
 3506 036a 1B68     	 ldr r3,[r3]
 3507 036c 03F40043 	 and r3,r3,#32768
 3508 0370 002B     	 cmp r3,#0
 3509 0372 08D0     	 beq .L226
1298:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->in_use = 0U;                                                      /*   releas
 3510              	 .loc 3 1298 0
 3511 0374 7B6C     	 ldr r3,[r7,#68]
 3512 0376 0022     	 movs r2,#0
 3513 0378 DA76     	 strb r2,[r3,#27]
1299:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->event = (uint8_t)XMC_USBH_EVENT_TRANSFER_COMPLETE;                         /*
 3514              	 .loc 3 1299 0
 3515 037a 7B6C     	 ldr r3,[r7,#68]
 3516 037c 0122     	 movs r2,#1
 3517 037e 9A77     	 strb r2,[r3,#30]
1300:../Libraries/XMCLib/src/xmc_usbh.c ****             XMC_lTriggerHaltChannel(ptr_ch);                                            /*   trigge
 3518              	 .loc 3 1300 0
 3519 0380 386C     	 ldr r0,[r7,#64]
 3520 0382 FFF7FEFF 	 bl XMC_lTriggerHaltChannel
 3521              	.L226:
1301:../Libraries/XMCLib/src/xmc_usbh.c ****           }
1302:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1303:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((hcint & USB_CH_HCINTMSK_AckMsk_Msk) != 0U) {                                /* ACK rec
 3522              	 .loc 3 1303 0
 3523 0386 BB6B     	 ldr r3,[r7,#56]
 3524 0388 03F02003 	 and r3,r3,#32
 3525 038c 002B     	 cmp r3,#0
 3526 038e 2ED0     	 beq .L229
1304:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_ch->HCINT = USB_CH_HCINTMSK_AckMsk_Msk;                                    /*  clear 
 3527              	 .loc 3 1304 0
 3528 0390 3B6C     	 ldr r3,[r7,#64]
 3529 0392 2022     	 movs r2,#32
 3530 0394 9A60     	 str r2,[r3,#8]
1305:../Libraries/XMCLib/src/xmc_usbh.c ****           is_nack[ch] = false;
 3531              	 .loc 3 1305 0
 3532 0396 444A     	 ldr r2,.L257+8
 3533 0398 7B6B     	 ldr r3,[r7,#52]
 3534 039a 1344     	 add r3,r3,r2
 3535 039c 0022     	 movs r2,#0
 3536 039e 1A70     	 strb r2,[r3]
1306:../Libraries/XMCLib/src/xmc_usbh.c ****           if ((ptr_ch->HCCHAR & USB_CH_HCCHAR_EPDir_Msk) != 0U) {                        /*  endpoi
 3537              	 .loc 3 1306 0
 3538 03a0 3B6C     	 ldr r3,[r7,#64]
 3539 03a2 1B68     	 ldr r3,[r3]
 3540 03a4 03F40043 	 and r3,r3,#32768
 3541 03a8 002B     	 cmp r3,#0
 3542 03aa 1BD0     	 beq .L230
1307:../Libraries/XMCLib/src/xmc_usbh.c ****             if ((ptr_pipe->num != ptr_pipe->num_transferred_total) &&                    /*   if al
 3543              	 .loc 3 1307 0
 3544 03ac 7B6C     	 ldr r3,[r7,#68]
 3545 03ae 9A68     	 ldr r2,[r3,#8]
 3546 03b0 7B6C     	 ldr r3,[r7,#68]
 3547 03b2 DB68     	 ldr r3,[r3,#12]
 3548 03b4 9A42     	 cmp r2,r3
 3549 03b6 18D0     	 beq .L232
1308:../Libraries/XMCLib/src/xmc_usbh.c ****                 (ptr_pipe->num_transferring != 0U)                 &&                    /*   if ze
 3550              	 .loc 3 1308 0 discriminator 1
 3551 03b8 7B6C     	 ldr r3,[r7,#68]
 3552 03ba 1B69     	 ldr r3,[r3,#16]
1307:../Libraries/XMCLib/src/xmc_usbh.c ****             if ((ptr_pipe->num != ptr_pipe->num_transferred_total) &&                    /*   if al
 3553              	 .loc 3 1307 0 discriminator 1
 3554 03bc 002B     	 cmp r3,#0
 3555 03be 14D0     	 beq .L232
1309:../Libraries/XMCLib/src/xmc_usbh.c ****                ((ptr_pipe->num_transferred_total%ptr_pipe->ep_max_packet_size) == 0U)){  /*   if sh
 3556              	 .loc 3 1309 0
 3557 03c0 7B6C     	 ldr r3,[r7,#68]
 3558 03c2 DB68     	 ldr r3,[r3,#12]
 3559 03c4 7A6C     	 ldr r2,[r7,#68]
 3560 03c6 928A     	 ldrh r2,[r2,#20]
 3561 03c8 B3FBF2F1 	 udiv r1,r3,r2
 3562 03cc 02FB01F2 	 mul r2,r2,r1
 3563 03d0 9B1A     	 subs r3,r3,r2
1308:../Libraries/XMCLib/src/xmc_usbh.c ****                 (ptr_pipe->num_transferring != 0U)                 &&                    /*   if ze
 3564              	 .loc 3 1308 0
 3565 03d2 002B     	 cmp r3,#0
 3566 03d4 09D1     	 bne .L232
1310:../Libraries/XMCLib/src/xmc_usbh.c ****                ptr_ch->HCCHAR |= (uint32_t)USB_CH_HCCHAR_ChEna_Msk;                                
 3567              	 .loc 3 1310 0
 3568 03d6 3B6C     	 ldr r3,[r7,#64]
 3569 03d8 1B68     	 ldr r3,[r3]
 3570 03da 43F00042 	 orr r2,r3,#-2147483648
 3571 03de 3B6C     	 ldr r3,[r7,#64]
 3572 03e0 1A60     	 str r2,[r3]
 3573 03e2 02E0     	 b .L232
 3574              	.L230:
1311:../Libraries/XMCLib/src/xmc_usbh.c ****             }
1312:../Libraries/XMCLib/src/xmc_usbh.c ****           } else {                                                                        /* endpoi
1313:../Libraries/XMCLib/src/xmc_usbh.c ****             XMC_lTriggerHaltChannel(ptr_ch);                                              /*  trigg
 3575              	 .loc 3 1313 0
 3576 03e4 386C     	 ldr r0,[r7,#64]
 3577 03e6 FFF7FEFF 	 bl XMC_lTriggerHaltChannel
 3578              	.L232:
1314:../Libraries/XMCLib/src/xmc_usbh.c ****           } 
1315:../Libraries/XMCLib/src/xmc_usbh.c ****           hcint = 0U;
 3579              	 .loc 3 1315 0
 3580 03ea 0023     	 movs r3,#0
 3581 03ec BB63     	 str r3,[r7,#56]
 3582              	.L229:
1316:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1317:../Libraries/XMCLib/src/xmc_usbh.c ****         /*local variable for HCCHAR*/
1318:../Libraries/XMCLib/src/xmc_usbh.c ****         dat = ptr_ch->HCCHAR;
 3583              	 .loc 3 1318 0
 3584 03ee 3B6C     	 ldr r3,[r7,#64]
 3585 03f0 1B68     	 ldr r3,[r3]
 3586 03f2 FB62     	 str r3,[r7,#44]
1319:../Libraries/XMCLib/src/xmc_usbh.c ****         if (((hcint & (USB_CH_HCINTMSK_StallMsk_Msk |                                    /* STALL *
 3587              	 .loc 3 1319 0
 3588 03f4 BB6B     	 ldr r3,[r7,#56]
 3589 03f6 03F4F363 	 and r3,r3,#1944
 3590 03fa 002B     	 cmp r3,#0
 3591 03fc 26D0     	 beq .L233
1320:../Libraries/XMCLib/src/xmc_usbh.c ****                       USB_CH_HCINTMSK_NakMsk_Msk   |                                     /* or NAK 
1321:../Libraries/XMCLib/src/xmc_usbh.c ****                       USB_CH_HCINTx_ERRORS )) != 0U) &&                                  /* or tran
1322:../Libraries/XMCLib/src/xmc_usbh.c ****             ((dat & USB_CH_HCCHAR_EPDir_Msk) == 0U))
 3592              	 .loc 3 1322 0
 3593 03fe FB6A     	 ldr r3,[r7,#44]
 3594 0400 03F40043 	 and r3,r3,#32768
1321:../Libraries/XMCLib/src/xmc_usbh.c ****             ((dat & USB_CH_HCCHAR_EPDir_Msk) == 0U))
 3595              	 .loc 3 1321 0
 3596 0404 002B     	 cmp r3,#0
 3597 0406 21D1     	 bne .L233
1323:../Libraries/XMCLib/src/xmc_usbh.c ****         {                        /* and endpoint OUT */
1324:../Libraries/XMCLib/src/xmc_usbh.c **** 
1325:../Libraries/XMCLib/src/xmc_usbh.c ****             pktcnt = (uint32_t)((ptr_ch->HCTSIZ_BUFFERMODE & USB_CH_HCTSIZ_BUFFERMODE_PktCnt_Msk)  
 3598              	 .loc 3 1325 0
 3599 0408 3B6C     	 ldr r3,[r7,#64]
 3600 040a 1A69     	 ldr r2,[r3,#16]
 3601 040c 274B     	 ldr r3,.L257+12
 3602 040e 1340     	 ands r3,r3,r2
 3603 0410 DB0C     	 lsrs r3,r3,#19
 3604 0412 3B61     	 str r3,[r7,#16]
1326:../Libraries/XMCLib/src/xmc_usbh.c ****                       >> USB_CH_HCTSIZ_BUFFERMODE_PktCnt_Pos);   
1327:../Libraries/XMCLib/src/xmc_usbh.c ****             mpsiz  = (ptr_ch->HCCHAR      ) & 0x000007FFU;
 3605              	 .loc 3 1327 0
 3606 0414 3B6C     	 ldr r3,[r7,#64]
 3607 0416 1B68     	 ldr r3,[r3]
 3608 0418 C3F30A03 	 ubfx r3,r3,#0,#11
 3609 041c FB60     	 str r3,[r7,#12]
1328:../Libraries/XMCLib/src/xmc_usbh.c ****             if ((ptr_pipe->num_transferring >= mpsiz) && (pktcnt > 0U)) {
 3610              	 .loc 3 1328 0
 3611 041e 7B6C     	 ldr r3,[r7,#68]
 3612 0420 1A69     	 ldr r2,[r3,#16]
 3613 0422 FB68     	 ldr r3,[r7,#12]
 3614 0424 9A42     	 cmp r2,r3
 3615 0426 0ED3     	 bcc .L234
 3616              	 .loc 3 1328 0 is_stmt 0 discriminator 1
 3617 0428 3B69     	 ldr r3,[r7,#16]
 3618 042a 002B     	 cmp r3,#0
 3619 042c 0BD0     	 beq .L234
1329:../Libraries/XMCLib/src/xmc_usbh.c ****               ptr_pipe->num_transferred_total += (uint32_t)(ptr_pipe->num_transferring - (mpsiz * p
 3620              	 .loc 3 1329 0 is_stmt 1
 3621 042e 7B6C     	 ldr r3,[r7,#68]
 3622 0430 DA68     	 ldr r2,[r3,#12]
 3623 0432 7B6C     	 ldr r3,[r7,#68]
 3624 0434 1969     	 ldr r1,[r3,#16]
 3625 0436 FB68     	 ldr r3,[r7,#12]
 3626 0438 3869     	 ldr r0,[r7,#16]
 3627 043a 00FB03F3 	 mul r3,r0,r3
 3628 043e CB1A     	 subs r3,r1,r3
 3629 0440 1A44     	 add r2,r2,r3
 3630 0442 7B6C     	 ldr r3,[r7,#68]
 3631 0444 DA60     	 str r2,[r3,#12]
 3632              	.L234:
1330:../Libraries/XMCLib/src/xmc_usbh.c ****             }
1331:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->num_transferring = 0U;
 3633              	 .loc 3 1331 0
 3634 0446 7B6C     	 ldr r3,[r7,#68]
 3635 0448 0022     	 movs r2,#0
 3636 044a 1A61     	 str r2,[r3,#16]
 3637              	.L233:
1332:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1333:../Libraries/XMCLib/src/xmc_usbh.c **** 
1334:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((hcint & USB_CH_HCINTMSK_NakMsk_Msk)!=0U) {                                /* if NAK */
 3638              	 .loc 3 1334 0
 3639 044c BB6B     	 ldr r3,[r7,#56]
 3640 044e 03F01003 	 and r3,r3,#16
 3641 0452 002B     	 cmp r3,#0
 3642 0454 31D0     	 beq .L235
1335:../Libraries/XMCLib/src/xmc_usbh.c ****             is_nack[ch] = true;
 3643              	 .loc 3 1335 0
 3644 0456 144A     	 ldr r2,.L257+8
 3645 0458 7B6B     	 ldr r3,[r7,#52]
 3646 045a 1344     	 add r3,r3,r2
 3647 045c 0122     	 movs r2,#1
 3648 045e 1A70     	 strb r2,[r3]
1336:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->event |= (uint8_t)XMC_USBH_EVENT_HANDSHAKE_NAK;
 3649              	 .loc 3 1336 0
 3650 0460 7B6C     	 ldr r3,[r7,#68]
 3651 0462 9B7F     	 ldrb r3,[r3,#30]
 3652 0464 43F00203 	 orr r3,r3,#2
 3653 0468 DAB2     	 uxtb r2,r3
 3654 046a 7B6C     	 ldr r3,[r7,#68]
 3655 046c 9A77     	 strb r2,[r3,#30]
1337:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_ch->HCINT = USB_CH_HCINTMSK_NakMsk_Msk;                                /*    clear 
 3656              	 .loc 3 1337 0
 3657 046e 3B6C     	 ldr r3,[r7,#64]
 3658 0470 1022     	 movs r2,#16
 3659 0472 9A60     	 str r2,[r3,#8]
1338:../Libraries/XMCLib/src/xmc_usbh.c ****             if ((ptr_ch->HCCHAR & USB_CH_HCCHAR_EPDir_Msk) != 0U) {                    /*    endpoi
 3660              	 .loc 3 1338 0
 3661 0474 3B6C     	 ldr r3,[r7,#64]
 3662 0476 1B68     	 ldr r3,[r3]
 3663 0478 03F40043 	 and r3,r3,#32768
 3664 047c 002B     	 cmp r3,#0
 3665 047e 17D0     	 beq .L236
1339:../Libraries/XMCLib/src/xmc_usbh.c ****               if (ptr_pipe->ep_type == (uint8_t)XMC_USBH_ENDPOINT_INTERRUPT) {                   /*
 3666              	 .loc 3 1339 0
 3667 0480 7B6C     	 ldr r3,[r7,#68]
 3668 0482 9B7E     	 ldrb r3,[r3,#26]
 3669 0484 032B     	 cmp r3,#3
 3670 0486 03D1     	 bne .L237
1340:../Libraries/XMCLib/src/xmc_usbh.c ****                 XMC_lTriggerHaltChannel(ptr_ch);                                       /*      trig
 3671              	 .loc 3 1340 0
 3672 0488 386C     	 ldr r0,[r7,#64]
 3673 048a FFF7FEFF 	 bl XMC_lTriggerHaltChannel
 3674 048e 12E0     	 b .L239
 3675              	.L237:
1341:../Libraries/XMCLib/src/xmc_usbh.c ****               } else {                                                                 /*     is en
1342:../Libraries/XMCLib/src/xmc_usbh.c ****                 ptr_ch->HCCHAR |= (uint32_t)USB_CH_HCCHAR_ChEna_Msk;                             /*
 3676              	 .loc 3 1342 0
 3677 0490 3B6C     	 ldr r3,[r7,#64]
 3678 0492 1B68     	 ldr r3,[r3]
 3679 0494 43F00042 	 orr r2,r3,#-2147483648
 3680 0498 3B6C     	 ldr r3,[r7,#64]
 3681 049a 1A60     	 str r2,[r3]
 3682 049c 0BE0     	 b .L239
 3683              	.L258:
 3684 049e 00BF     	 .align 2
 3685              	.L257:
 3686 04a0 00000000 	 .word XMC_USBH0_device
 3687 04a4 00000000 	 .word pipe
 3688 04a8 00000000 	 .word is_nack
 3689 04ac 0000F81F 	 .word 536346624
 3690              	.L236:
1343:../Libraries/XMCLib/src/xmc_usbh.c ****               }
1344:../Libraries/XMCLib/src/xmc_usbh.c ****             } else { /* If endpoint OUT */                                             /*    endpoi
1345:../Libraries/XMCLib/src/xmc_usbh.c ****               XMC_lTriggerHaltChannel(ptr_ch);                                         /*     trigg
 3691              	 .loc 3 1345 0
 3692 04b0 386C     	 ldr r0,[r7,#64]
 3693 04b2 FFF7FEFF 	 bl XMC_lTriggerHaltChannel
 3694              	.L239:
1346:../Libraries/XMCLib/src/xmc_usbh.c ****             }
1347:../Libraries/XMCLib/src/xmc_usbh.c ****             hcint = 0U;
 3695              	 .loc 3 1347 0
 3696 04b6 0023     	 movs r3,#0
 3697 04b8 BB63     	 str r3,[r7,#56]
 3698              	.L235:
1348:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1349:../Libraries/XMCLib/src/xmc_usbh.c **** 
1350:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((hcint & USB_CH_HCINTMSK_StallMsk_Msk) != 0U) {                              /* if STAL
 3699              	 .loc 3 1350 0
 3700 04ba BB6B     	 ldr r3,[r7,#56]
 3701 04bc 03F00803 	 and r3,r3,#8
 3702 04c0 002B     	 cmp r3,#0
 3703 04c2 19D0     	 beq .L240
1351:../Libraries/XMCLib/src/xmc_usbh.c ****             /*Reset the packet data toggle*/
1352:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_ch->HCINT   = USB_CH_HCINTMSK_StallMsk_Msk;                              /*  clear 
 3704              	 .loc 3 1352 0
 3705 04c4 3B6C     	 ldr r3,[r7,#64]
 3706 04c6 0822     	 movs r2,#8
 3707 04c8 9A60     	 str r2,[r3,#8]
1353:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->in_use = 0U;                                                       /*  releas
 3708              	 .loc 3 1353 0
 3709 04ca 7B6C     	 ldr r3,[r7,#68]
 3710 04cc 0022     	 movs r2,#0
 3711 04ce DA76     	 strb r2,[r3,#27]
1354:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->packet &= (uint32_t)(~XMC_USBH_PACKET_DATA_Msk);
 3712              	 .loc 3 1354 0
 3713 04d0 7B6C     	 ldr r3,[r7,#68]
 3714 04d2 1B68     	 ldr r3,[r3]
 3715 04d4 23F0F002 	 bic r2,r3,#240
 3716 04d8 7B6C     	 ldr r3,[r7,#68]
 3717 04da 1A60     	 str r2,[r3]
1355:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->packet   |=  (uint32_t)XMC_USBH_PACKET_DATA0;
 3718              	 .loc 3 1355 0
 3719 04dc 7B6C     	 ldr r3,[r7,#68]
 3720 04de 1B68     	 ldr r3,[r3]
 3721 04e0 43F01002 	 orr r2,r3,#16
 3722 04e4 7B6C     	 ldr r3,[r7,#68]
 3723 04e6 1A60     	 str r2,[r3]
1356:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->event = (uint8_t)XMC_USBH_EVENT_HANDSHAKE_STALL;                            /
 3724              	 .loc 3 1356 0
 3725 04e8 7B6C     	 ldr r3,[r7,#68]
 3726 04ea 1022     	 movs r2,#16
 3727 04ec 9A77     	 strb r2,[r3,#30]
1357:../Libraries/XMCLib/src/xmc_usbh.c ****             XMC_lTriggerHaltChannel(ptr_ch);                                             /*  trigge
 3728              	 .loc 3 1357 0
 3729 04ee 386C     	 ldr r0,[r7,#64]
 3730 04f0 FFF7FEFF 	 bl XMC_lTriggerHaltChannel
1358:../Libraries/XMCLib/src/xmc_usbh.c ****             hcint = 0U;
 3731              	 .loc 3 1358 0
 3732 04f4 0023     	 movs r3,#0
 3733 04f6 BB63     	 str r3,[r7,#56]
 3734              	.L240:
1359:../Libraries/XMCLib/src/xmc_usbh.c ****         } 
1360:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((hcint & USB_CH_HCINTx_ERRORS) != 0U) {                                      /* if tran
 3735              	 .loc 3 1360 0
 3736 04f8 BB6B     	 ldr r3,[r7,#56]
 3737 04fa 03F4F063 	 and r3,r3,#1920
 3738 04fe 002B     	 cmp r3,#0
 3739 0500 0ED0     	 beq .L241
1361:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_ch->HCINT = USB_CH_HCINTx_ERRORS;                                        /*  clear 
 3740              	 .loc 3 1361 0
 3741 0502 3B6C     	 ldr r3,[r7,#64]
 3742 0504 4FF4F062 	 mov r2,#1920
 3743 0508 9A60     	 str r2,[r3,#8]
1362:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->in_use = 0U;                                                       /*  releas
 3744              	 .loc 3 1362 0
 3745 050a 7B6C     	 ldr r3,[r7,#68]
 3746 050c 0022     	 movs r2,#0
 3747 050e DA76     	 strb r2,[r3,#27]
1363:../Libraries/XMCLib/src/xmc_usbh.c ****             ptr_pipe->event = (uint8_t)XMC_USBH_EVENT_BUS_ERROR;                                  /
 3748              	 .loc 3 1363 0
 3749 0510 7B6C     	 ldr r3,[r7,#68]
 3750 0512 4022     	 movs r2,#64
 3751 0514 9A77     	 strb r2,[r3,#30]
1364:../Libraries/XMCLib/src/xmc_usbh.c ****             XMC_lTriggerHaltChannel(ptr_ch);                                             /*  trigge
 3752              	 .loc 3 1364 0
 3753 0516 386C     	 ldr r0,[r7,#64]
 3754 0518 FFF7FEFF 	 bl XMC_lTriggerHaltChannel
1365:../Libraries/XMCLib/src/xmc_usbh.c ****             hcint = 0U;
 3755              	 .loc 3 1365 0
 3756 051c 0023     	 movs r3,#0
 3757 051e BB63     	 str r3,[r7,#56]
 3758              	.L241:
1366:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1367:../Libraries/XMCLib/src/xmc_usbh.c ****         if ((ptr_pipe->transfer_active == 0U) && (ptr_pipe->in_use == 0U) && (ptr_pipe->event != 0U
 3759              	 .loc 3 1367 0
 3760 0520 7B6C     	 ldr r3,[r7,#68]
 3761 0522 1B7F     	 ldrb r3,[r3,#28]
 3762 0524 002B     	 cmp r3,#0
 3763 0526 12D1     	 bne .L224
 3764              	 .loc 3 1367 0 is_stmt 0 discriminator 1
 3765 0528 7B6C     	 ldr r3,[r7,#68]
 3766 052a DB7E     	 ldrb r3,[r3,#27]
 3767 052c 002B     	 cmp r3,#0
 3768 052e 0ED1     	 bne .L224
 3769              	 .loc 3 1367 0 discriminator 2
 3770 0530 7B6C     	 ldr r3,[r7,#68]
 3771 0532 9B7F     	 ldrb r3,[r3,#30]
 3772 0534 002B     	 cmp r3,#0
 3773 0536 0AD0     	 beq .L224
1368:../Libraries/XMCLib/src/xmc_usbh.c ****           XMC_USBH0_device.SignalPipeEvent_cb((XMC_USBH_EP_HANDLE)ptr_ch, (uint32_t)ptr_pipe->event
 3774              	 .loc 3 1368 0 is_stmt 1
 3775 0538 474B     	 ldr r3,.L259
 3776 053a DB68     	 ldr r3,[r3,#12]
 3777 053c 396C     	 ldr r1,[r7,#64]
 3778 053e 7A6C     	 ldr r2,[r7,#68]
 3779 0540 927F     	 ldrb r2,[r2,#30]
 3780 0542 0846     	 mov r0,r1
 3781 0544 1146     	 mov r1,r2
 3782 0546 9847     	 blx r3
1369:../Libraries/XMCLib/src/xmc_usbh.c ****           ptr_pipe->event  = 0U;
 3783              	 .loc 3 1369 0
 3784 0548 7B6C     	 ldr r3,[r7,#68]
 3785 054a 0022     	 movs r2,#0
 3786 054c 9A77     	 strb r2,[r3,#30]
 3787              	.L224:
1269:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Check for interrupt of all channels */
 3788              	 .loc 3 1269 0 discriminator 2
 3789 054e 7B6B     	 ldr r3,[r7,#52]
 3790 0550 0133     	 adds r3,r3,#1
 3791 0552 7B63     	 str r3,[r7,#52]
 3792              	.L223:
1269:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Check for interrupt of all channels */
 3793              	 .loc 3 1269 0 is_stmt 0 discriminator 1
 3794 0554 7B6B     	 ldr r3,[r7,#52]
 3795 0556 0D2B     	 cmp r3,#13
 3796 0558 7FF6A4AE 	 bls .L242
 3797              	.L222:
1370:../Libraries/XMCLib/src/xmc_usbh.c ****         }
1371:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1372:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1373:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1374:../Libraries/XMCLib/src/xmc_usbh.c ****   /*Check if remote wakeup event detected*/
1375:../Libraries/XMCLib/src/xmc_usbh.c ****   if ((gintsts & USB_GINTSTS_HOSTMODE_WkUpInt_Msk) != 0U)
 3798              	 .loc 3 1375 0 is_stmt 1
 3799 055c 7B68     	 ldr r3,[r7,#4]
 3800 055e 002B     	 cmp r3,#0
 3801 0560 0FDA     	 bge .L243
1376:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1377:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->GINTSTS_HOSTMODE =  USB_GINTSTS_HOSTMODE_WkUpInt_Msk; /* Clea
 3802              	 .loc 3 1377 0
 3803 0562 3D4B     	 ldr r3,.L259
 3804 0564 1B68     	 ldr r3,[r3]
 3805 0566 4FF00042 	 mov r2,#-2147483648
 3806 056a 5A61     	 str r2,[r3,#20]
1378:../Libraries/XMCLib/src/xmc_usbh.c ****     /*Recover PHY clock*/
1379:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.global_register->PCGCCTL = XMC_USBH_PHY_CLK_UNGATE;
 3807              	 .loc 3 1379 0
 3808 056c 3A4B     	 ldr r3,.L259
 3809 056e 1B68     	 ldr r3,[r3]
 3810 0570 4FF48072 	 mov r2,#256
 3811 0574 C3F8002E 	 str r2,[r3,#3584]
1380:../Libraries/XMCLib/src/xmc_usbh.c ****     /*Callback function execution*/
1381:../Libraries/XMCLib/src/xmc_usbh.c ****     XMC_USBH0_device.SignalPortEvent_cb(0U, XMC_USBH_EVENT_REMOTE_WAKEUP);
 3812              	 .loc 3 1381 0
 3813 0578 374B     	 ldr r3,.L259
 3814 057a 9B68     	 ldr r3,[r3,#8]
 3815 057c 0020     	 movs r0,#0
 3816 057e 4021     	 movs r1,#64
 3817 0580 9847     	 blx r3
 3818              	.L243:
1382:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1383:../Libraries/XMCLib/src/xmc_usbh.c **** 
1384:../Libraries/XMCLib/src/xmc_usbh.c ****   /* Handle restarts of unfinished transfers (due to NAK or ACK) */
1385:../Libraries/XMCLib/src/xmc_usbh.c ****   ptr_pipe = (XMC_USBH0_pipe_t *)(pipe);
 3819              	 .loc 3 1385 0
 3820 0582 364B     	 ldr r3,.L259+4
 3821 0584 7B64     	 str r3,[r7,#68]
1386:../Libraries/XMCLib/src/xmc_usbh.c ****   for (ch = 0U; ch < USBH0_MAX_PIPE_NUM; ch++) {
 3822              	 .loc 3 1386 0
 3823 0586 0023     	 movs r3,#0
 3824 0588 7B63     	 str r3,[r7,#52]
 3825 058a 5EE0     	 b .L244
 3826              	.L254:
1387:../Libraries/XMCLib/src/xmc_usbh.c ****     if ((ptr_pipe->in_use == 1U) && (ptr_pipe->transfer_active == 0U)) {
 3827              	 .loc 3 1387 0
 3828 058c 7B6C     	 ldr r3,[r7,#68]
 3829 058e DB7E     	 ldrb r3,[r3,#27]
 3830 0590 012B     	 cmp r3,#1
 3831 0592 54D1     	 bne .L245
 3832              	 .loc 3 1387 0 is_stmt 0 discriminator 1
 3833 0594 7B6C     	 ldr r3,[r7,#68]
 3834 0596 1B7F     	 ldrb r3,[r3,#28]
 3835 0598 002B     	 cmp r3,#0
 3836 059a 50D1     	 bne .L245
1388:../Libraries/XMCLib/src/xmc_usbh.c ****       /* Restart periodic transfer if not in progress and interval expired */
1389:../Libraries/XMCLib/src/xmc_usbh.c ****       if (ptr_pipe->ep_type != (uint8_t)XMC_USBH_ENDPOINT_INTERRUPT) 
 3837              	 .loc 3 1389 0 is_stmt 1
 3838 059c 7B6C     	 ldr r3,[r7,#68]
 3839 059e 9B7E     	 ldrb r3,[r3,#26]
 3840 05a0 032B     	 cmp r3,#3
 3841 05a2 31D0     	 beq .L246
1390:../Libraries/XMCLib/src/xmc_usbh.c ****       {
1391:../Libraries/XMCLib/src/xmc_usbh.c ****             /*Data toggle if NACK not received*/
1392:../Libraries/XMCLib/src/xmc_usbh.c ****             if (!is_nack[ch])
 3842              	 .loc 3 1392 0
 3843 05a4 2E4A     	 ldr r2,.L259+8
 3844 05a6 7B6B     	 ldr r3,[r7,#52]
 3845 05a8 1344     	 add r3,r3,r2
 3846 05aa 1B78     	 ldrb r3,[r3]
 3847 05ac 83F00103 	 eor r3,r3,#1
 3848 05b0 DBB2     	 uxtb r3,r3
 3849 05b2 002B     	 cmp r3,#0
 3850 05b4 23D0     	 beq .L247
1393:../Libraries/XMCLib/src/xmc_usbh.c ****             {
1394:../Libraries/XMCLib/src/xmc_usbh.c ****               switch (ptr_pipe->packet & (uint32_t)XMC_USBH_PACKET_DATA_Msk)
 3851              	 .loc 3 1394 0
 3852 05b6 7B6C     	 ldr r3,[r7,#68]
 3853 05b8 1B68     	 ldr r3,[r3]
 3854 05ba 03F0F003 	 and r3,r3,#240
 3855 05be 102B     	 cmp r3,#16
 3856 05c0 02D0     	 beq .L249
 3857 05c2 202B     	 cmp r3,#32
 3858 05c4 0DD0     	 beq .L250
1395:../Libraries/XMCLib/src/xmc_usbh.c ****               {
1396:../Libraries/XMCLib/src/xmc_usbh.c ****                 case XMC_USBH_PACKET_DATA0:
1397:../Libraries/XMCLib/src/xmc_usbh.c ****                   ptr_pipe->packet   &= (uint32_t)~XMC_USBH_PACKET_DATA_Msk;
1398:../Libraries/XMCLib/src/xmc_usbh.c ****                   ptr_pipe->packet   |= (uint32_t)XMC_USBH_PACKET_DATA1;
1399:../Libraries/XMCLib/src/xmc_usbh.c ****                   break;
1400:../Libraries/XMCLib/src/xmc_usbh.c ****                 case XMC_USBH_PACKET_DATA1:
1401:../Libraries/XMCLib/src/xmc_usbh.c ****                   ptr_pipe->packet   &= (uint32_t)~XMC_USBH_PACKET_DATA_Msk;
1402:../Libraries/XMCLib/src/xmc_usbh.c ****                   ptr_pipe->packet   |= (uint32_t)XMC_USBH_PACKET_DATA0;
1403:../Libraries/XMCLib/src/xmc_usbh.c ****                   break;
1404:../Libraries/XMCLib/src/xmc_usbh.c ****                 default:
1405:../Libraries/XMCLib/src/xmc_usbh.c ****                   break;
 3859              	 .loc 3 1405 0
 3860 05c6 19E0     	 b .L251
 3861              	.L249:
1397:../Libraries/XMCLib/src/xmc_usbh.c ****                   ptr_pipe->packet   |= (uint32_t)XMC_USBH_PACKET_DATA1;
 3862              	 .loc 3 1397 0
 3863 05c8 7B6C     	 ldr r3,[r7,#68]
 3864 05ca 1B68     	 ldr r3,[r3]
 3865 05cc 23F0F002 	 bic r2,r3,#240
 3866 05d0 7B6C     	 ldr r3,[r7,#68]
 3867 05d2 1A60     	 str r2,[r3]
1398:../Libraries/XMCLib/src/xmc_usbh.c ****                   break;
 3868              	 .loc 3 1398 0
 3869 05d4 7B6C     	 ldr r3,[r7,#68]
 3870 05d6 1B68     	 ldr r3,[r3]
 3871 05d8 43F02002 	 orr r2,r3,#32
 3872 05dc 7B6C     	 ldr r3,[r7,#68]
 3873 05de 1A60     	 str r2,[r3]
1399:../Libraries/XMCLib/src/xmc_usbh.c ****                 case XMC_USBH_PACKET_DATA1:
 3874              	 .loc 3 1399 0
 3875 05e0 0CE0     	 b .L251
 3876              	.L250:
1401:../Libraries/XMCLib/src/xmc_usbh.c ****                   ptr_pipe->packet   |= (uint32_t)XMC_USBH_PACKET_DATA0;
 3877              	 .loc 3 1401 0
 3878 05e2 7B6C     	 ldr r3,[r7,#68]
 3879 05e4 1B68     	 ldr r3,[r3]
 3880 05e6 23F0F002 	 bic r2,r3,#240
 3881 05ea 7B6C     	 ldr r3,[r7,#68]
 3882 05ec 1A60     	 str r2,[r3]
1402:../Libraries/XMCLib/src/xmc_usbh.c ****                   break;
 3883              	 .loc 3 1402 0
 3884 05ee 7B6C     	 ldr r3,[r7,#68]
 3885 05f0 1B68     	 ldr r3,[r3]
 3886 05f2 43F01002 	 orr r2,r3,#16
 3887 05f6 7B6C     	 ldr r3,[r7,#68]
 3888 05f8 1A60     	 str r2,[r3]
1403:../Libraries/XMCLib/src/xmc_usbh.c ****                 default:
 3889              	 .loc 3 1403 0
 3890 05fa 00BF     	 nop
 3891              	.L251:
 3892 05fc 04E0     	 b .L246
 3893              	.L247:
1406:../Libraries/XMCLib/src/xmc_usbh.c ****               }
1407:../Libraries/XMCLib/src/xmc_usbh.c ****             }
1408:../Libraries/XMCLib/src/xmc_usbh.c ****             else
1409:../Libraries/XMCLib/src/xmc_usbh.c ****             {
1410:../Libraries/XMCLib/src/xmc_usbh.c ****               is_nack[ch] = false;
 3894              	 .loc 3 1410 0
 3895 05fe 184A     	 ldr r2,.L259+8
 3896 0600 7B6B     	 ldr r3,[r7,#52]
 3897 0602 1344     	 add r3,r3,r2
 3898 0604 0022     	 movs r2,#0
 3899 0606 1A70     	 strb r2,[r3]
 3900              	.L246:
1411:../Libraries/XMCLib/src/xmc_usbh.c ****             }
1412:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1413:../Libraries/XMCLib/src/xmc_usbh.c ****       if (((ptr_pipe->ep_type == (uint8_t)XMC_USBH_ENDPOINT_INTERRUPT)&&(ptr_pipe->interrupt_trigge
 3901              	 .loc 3 1413 0
 3902 0608 7B6C     	 ldr r3,[r7,#68]
 3903 060a 9B7E     	 ldrb r3,[r3,#26]
 3904 060c 032B     	 cmp r3,#3
 3905 060e 03D1     	 bne .L252
 3906              	 .loc 3 1413 0 is_stmt 0 discriminator 1
 3907 0610 7B6C     	 ldr r3,[r7,#68]
 3908 0612 5B7F     	 ldrb r3,[r3,#29]
 3909 0614 012B     	 cmp r3,#1
 3910 0616 03D0     	 beq .L253
 3911              	.L252:
1414:../Libraries/XMCLib/src/xmc_usbh.c ****                 (ptr_pipe->ep_type != (uint8_t)XMC_USBH_ENDPOINT_INTERRUPT))
 3912              	 .loc 3 1414 0 is_stmt 1 discriminator 3
 3913 0618 7B6C     	 ldr r3,[r7,#68]
 3914 061a 9B7E     	 ldrb r3,[r3,#26]
1413:../Libraries/XMCLib/src/xmc_usbh.c ****                 (ptr_pipe->ep_type != (uint8_t)XMC_USBH_ENDPOINT_INTERRUPT))
 3915              	 .loc 3 1413 0 discriminator 3
 3916 061c 032B     	 cmp r3,#3
 3917 061e 0ED0     	 beq .L245
 3918              	.L253:
1415:../Libraries/XMCLib/src/xmc_usbh.c ****       {
1416:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_pipe->interrupt_triggered = 0U;
 3919              	 .loc 3 1416 0
 3920 0620 7B6C     	 ldr r3,[r7,#68]
 3921 0622 0022     	 movs r2,#0
 3922 0624 5A77     	 strb r2,[r3,#29]
1417:../Libraries/XMCLib/src/xmc_usbh.c ****         ptr_pipe->transfer_active = 1U;
 3923              	 .loc 3 1417 0
 3924 0626 7B6C     	 ldr r3,[r7,#68]
 3925 0628 0122     	 movs r2,#1
 3926 062a 1A77     	 strb r2,[r3,#28]
1418:../Libraries/XMCLib/src/xmc_usbh.c ****         (void)XMC_lStartTransfer (ptr_pipe, (((USB0_CH_TypeDef *)(XMC_USBH0_device.host_channel_reg
 3927              	 .loc 3 1418 0
 3928 062c 0A4B     	 ldr r3,.L259
 3929 062e 5A68     	 ldr r2,[r3,#4]
 3930 0630 7B6B     	 ldr r3,[r7,#52]
 3931 0632 5B01     	 lsls r3,r3,#5
 3932 0634 1344     	 add r3,r3,r2
 3933 0636 786C     	 ldr r0,[r7,#68]
 3934 0638 1946     	 mov r1,r3
 3935 063a FFF7FEFF 	 bl XMC_lStartTransfer
 3936              	.L245:
1419:../Libraries/XMCLib/src/xmc_usbh.c ****       }
1420:../Libraries/XMCLib/src/xmc_usbh.c ****     }
1421:../Libraries/XMCLib/src/xmc_usbh.c ****     ptr_pipe++;
 3937              	 .loc 3 1421 0 discriminator 2
 3938 063e 7B6C     	 ldr r3,[r7,#68]
 3939 0640 2033     	 adds r3,r3,#32
 3940 0642 7B64     	 str r3,[r7,#68]
1386:../Libraries/XMCLib/src/xmc_usbh.c ****     if ((ptr_pipe->in_use == 1U) && (ptr_pipe->transfer_active == 0U)) {
 3941              	 .loc 3 1386 0 discriminator 2
 3942 0644 7B6B     	 ldr r3,[r7,#52]
 3943 0646 0133     	 adds r3,r3,#1
 3944 0648 7B63     	 str r3,[r7,#52]
 3945              	.L244:
1386:../Libraries/XMCLib/src/xmc_usbh.c ****     if ((ptr_pipe->in_use == 1U) && (ptr_pipe->transfer_active == 0U)) {
 3946              	 .loc 3 1386 0 is_stmt 0 discriminator 1
 3947 064a 7B6B     	 ldr r3,[r7,#52]
 3948 064c 0D2B     	 cmp r3,#13
 3949 064e 9DD9     	 bls .L254
1422:../Libraries/XMCLib/src/xmc_usbh.c ****   }
1423:../Libraries/XMCLib/src/xmc_usbh.c **** }
 3950              	 .loc 3 1423 0 is_stmt 1
 3951 0650 4837     	 adds r7,r7,#72
 3952              	.LCFI137:
 3953              	 .cfi_def_cfa_offset 8
 3954 0652 BD46     	 mov sp,r7
 3955              	.LCFI138:
 3956              	 .cfi_def_cfa_register 13
 3957              	 
 3958 0654 80BD     	 pop {r7,pc}
 3959              	.L260:
 3960 0656 00BF     	 .align 2
 3961              	.L259:
 3962 0658 00000000 	 .word XMC_USBH0_device
 3963 065c 00000000 	 .word pipe
 3964 0660 00000000 	 .word is_nack
 3965              	 .cfi_endproc
 3966              	.LFE193:
 3968              	 .section .text.XMC_USBH_GetInterruptStatus,"ax",%progbits
 3969              	 .align 2
 3970              	 .global XMC_USBH_GetInterruptStatus
 3971              	 .thumb
 3972              	 .thumb_func
 3974              	XMC_USBH_GetInterruptStatus:
 3975              	.LFB194:
1424:../Libraries/XMCLib/src/xmc_usbh.c **** 
1425:../Libraries/XMCLib/src/xmc_usbh.c **** /*Function provides host mode interrupt status*/
1426:../Libraries/XMCLib/src/xmc_usbh.c **** uint32_t XMC_USBH_GetInterruptStatus(void)
1427:../Libraries/XMCLib/src/xmc_usbh.c **** {
 3976              	 .loc 3 1427 0
 3977              	 .cfi_startproc
 3978              	 
 3979              	 
 3980              	 
 3981 0000 80B4     	 push {r7}
 3982              	.LCFI139:
 3983              	 .cfi_def_cfa_offset 4
 3984              	 .cfi_offset 7,-4
 3985 0002 00AF     	 add r7,sp,#0
 3986              	.LCFI140:
 3987              	 .cfi_def_cfa_register 7
1428:../Libraries/XMCLib/src/xmc_usbh.c ****   return XMC_USBH0_device.global_register->GINTSTS_HOSTMODE;
 3988              	 .loc 3 1428 0
 3989 0004 034B     	 ldr r3,.L263
 3990 0006 1B68     	 ldr r3,[r3]
 3991 0008 5B69     	 ldr r3,[r3,#20]
1429:../Libraries/XMCLib/src/xmc_usbh.c **** }
 3992              	 .loc 3 1429 0
 3993 000a 1846     	 mov r0,r3
 3994 000c BD46     	 mov sp,r7
 3995              	.LCFI141:
 3996              	 .cfi_def_cfa_register 13
 3997              	 
 3998 000e 5DF8047B 	 ldr r7,[sp],#4
 3999              	.LCFI142:
 4000              	 .cfi_restore 7
 4001              	 .cfi_def_cfa_offset 0
 4002 0012 7047     	 bx lr
 4003              	.L264:
 4004              	 .align 2
 4005              	.L263:
 4006 0014 00000000 	 .word XMC_USBH0_device
 4007              	 .cfi_endproc
 4008              	.LFE194:
 4010              	 .section .text.XMC_USBH_Select_VBUS,"ax",%progbits
 4011              	 .align 2
 4012              	 .global XMC_USBH_Select_VBUS
 4013              	 .thumb
 4014              	 .thumb_func
 4016              	XMC_USBH_Select_VBUS:
 4017              	.LFB195:
1430:../Libraries/XMCLib/src/xmc_usbh.c **** 
1431:../Libraries/XMCLib/src/xmc_usbh.c **** /*Function selects the port pin used as DRIVEVBUS*/
1432:../Libraries/XMCLib/src/xmc_usbh.c **** void XMC_USBH_Select_VBUS(XMC_GPIO_PORT_t* port, uint32_t pin)
1433:../Libraries/XMCLib/src/xmc_usbh.c **** {
 4018              	 .loc 3 1433 0
 4019              	 .cfi_startproc
 4020              	 
 4021              	 
 4022 0000 80B5     	 push {r7,lr}
 4023              	.LCFI143:
 4024              	 .cfi_def_cfa_offset 8
 4025              	 .cfi_offset 7,-8
 4026              	 .cfi_offset 14,-4
 4027 0002 82B0     	 sub sp,sp,#8
 4028              	.LCFI144:
 4029              	 .cfi_def_cfa_offset 16
 4030 0004 00AF     	 add r7,sp,#0
 4031              	.LCFI145:
 4032              	 .cfi_def_cfa_register 7
 4033 0006 7860     	 str r0,[r7,#4]
 4034 0008 3960     	 str r1,[r7]
1434:../Libraries/XMCLib/src/xmc_usbh.c ****   VBUS_port = port;
 4035              	 .loc 3 1434 0
 4036 000a 094A     	 ldr r2,.L266
 4037 000c 7B68     	 ldr r3,[r7,#4]
 4038 000e 1360     	 str r3,[r2]
1435:../Libraries/XMCLib/src/xmc_usbh.c ****   VBUS_pin = pin;
 4039              	 .loc 3 1435 0
 4040 0010 084A     	 ldr r2,.L266+4
 4041 0012 3B68     	 ldr r3,[r7]
 4042 0014 1360     	 str r3,[r2]
1436:../Libraries/XMCLib/src/xmc_usbh.c **** 
1437:../Libraries/XMCLib/src/xmc_usbh.c ****   /*Configure the port pin alternate function*/
1438:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_GPIO_SetMode(VBUS_port, (uint8_t)VBUS_pin, XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT1);
 4043              	 .loc 3 1438 0
 4044 0016 064B     	 ldr r3,.L266
 4045 0018 1A68     	 ldr r2,[r3]
 4046 001a 064B     	 ldr r3,.L266+4
 4047 001c 1B68     	 ldr r3,[r3]
 4048 001e DBB2     	 uxtb r3,r3
 4049 0020 1046     	 mov r0,r2
 4050 0022 1946     	 mov r1,r3
 4051 0024 8822     	 movs r2,#136
 4052 0026 FFF7FEFF 	 bl XMC_GPIO_SetMode
1439:../Libraries/XMCLib/src/xmc_usbh.c **** }
 4053              	 .loc 3 1439 0
 4054 002a 0837     	 adds r7,r7,#8
 4055              	.LCFI146:
 4056              	 .cfi_def_cfa_offset 8
 4057 002c BD46     	 mov sp,r7
 4058              	.LCFI147:
 4059              	 .cfi_def_cfa_register 13
 4060              	 
 4061 002e 80BD     	 pop {r7,pc}
 4062              	.L267:
 4063              	 .align 2
 4064              	.L266:
 4065 0030 00000000 	 .word VBUS_port
 4066 0034 00000000 	 .word VBUS_pin
 4067              	 .cfi_endproc
 4068              	.LFE195:
 4070              	 .section .text.XMC_USBH_TurnOffResumeBit,"ax",%progbits
 4071              	 .align 2
 4072              	 .global XMC_USBH_TurnOffResumeBit
 4073              	 .thumb
 4074              	 .thumb_func
 4076              	XMC_USBH_TurnOffResumeBit:
 4077              	.LFB196:
1440:../Libraries/XMCLib/src/xmc_usbh.c **** 
1441:../Libraries/XMCLib/src/xmc_usbh.c **** /*Function asserts the remote wakeup request by device by clearing the resume bit*/
1442:../Libraries/XMCLib/src/xmc_usbh.c **** void XMC_USBH_TurnOffResumeBit(void)
1443:../Libraries/XMCLib/src/xmc_usbh.c **** {
 4078              	 .loc 3 1443 0
 4079              	 .cfi_startproc
 4080              	 
 4081              	 
 4082              	 
 4083 0000 80B4     	 push {r7}
 4084              	.LCFI148:
 4085              	 .cfi_def_cfa_offset 4
 4086              	 .cfi_offset 7,-4
 4087 0002 83B0     	 sub sp,sp,#12
 4088              	.LCFI149:
 4089              	 .cfi_def_cfa_offset 16
 4090 0004 00AF     	 add r7,sp,#0
 4091              	.LCFI150:
 4092              	 .cfi_def_cfa_register 7
1444:../Libraries/XMCLib/src/xmc_usbh.c ****   uint32_t hprt;
1445:../Libraries/XMCLib/src/xmc_usbh.c ****   /*Clear resume bit*/
1446:../Libraries/XMCLib/src/xmc_usbh.c ****   hprt = XMC_USBH0_device.global_register->HPRT;
 4093              	 .loc 3 1446 0
 4094 0006 0B4B     	 ldr r3,.L269
 4095 0008 1B68     	 ldr r3,[r3]
 4096 000a D3F84034 	 ldr r3,[r3,#1088]
 4097 000e 7B60     	 str r3,[r7,#4]
1447:../Libraries/XMCLib/src/xmc_usbh.c ****   hprt &= (uint32_t)~(USB_HPRT_PrtEna_Msk);
 4098              	 .loc 3 1447 0
 4099 0010 7B68     	 ldr r3,[r7,#4]
 4100 0012 23F00403 	 bic r3,r3,#4
 4101 0016 7B60     	 str r3,[r7,#4]
1448:../Libraries/XMCLib/src/xmc_usbh.c ****   hprt &= (uint32_t)~((uint32_t)USB_HPRT_PrtRes_Msk);
 4102              	 .loc 3 1448 0
 4103 0018 7B68     	 ldr r3,[r7,#4]
 4104 001a 23F04003 	 bic r3,r3,#64
 4105 001e 7B60     	 str r3,[r7,#4]
1449:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH0_device.global_register->HPRT = hprt;
 4106              	 .loc 3 1449 0
 4107 0020 044B     	 ldr r3,.L269
 4108 0022 1B68     	 ldr r3,[r3]
 4109 0024 7A68     	 ldr r2,[r7,#4]
 4110 0026 C3F84024 	 str r2,[r3,#1088]
1450:../Libraries/XMCLib/src/xmc_usbh.c **** }
 4111              	 .loc 3 1450 0
 4112 002a 0C37     	 adds r7,r7,#12
 4113              	.LCFI151:
 4114              	 .cfi_def_cfa_offset 4
 4115 002c BD46     	 mov sp,r7
 4116              	.LCFI152:
 4117              	 .cfi_def_cfa_register 13
 4118              	 
 4119 002e 5DF8047B 	 ldr r7,[sp],#4
 4120              	.LCFI153:
 4121              	 .cfi_restore 7
 4122              	 .cfi_def_cfa_offset 0
 4123 0032 7047     	 bx lr
 4124              	.L270:
 4125              	 .align 2
 4126              	.L269:
 4127 0034 00000000 	 .word XMC_USBH0_device
 4128              	 .cfi_endproc
 4129              	.LFE196:
 4131              	 .global Driver_USBH0
 4132              	 .section .rodata.Driver_USBH0,"a",%progbits
 4133              	 .align 2
 4136              	Driver_USBH0:
 4137 0000 00000000 	 .word XMC_USBH_GetVersion
 4138 0004 00000000 	 .word XMC_USBH_GetCapabilities
 4139 0008 00000000 	 .word XMC_USBH_Initialize
 4140 000c 00000000 	 .word XMC_USBH_Uninitialize
 4141 0010 00000000 	 .word XMC_USBH_PowerControl
 4142 0014 00000000 	 .word XMC_USBH_PortVbusOnOff
 4143 0018 00000000 	 .word XMC_USBH_PortReset
 4144 001c 00000000 	 .word XMC_USBH_PortSuspend
 4145 0020 00000000 	 .word XMC_USBH_PortResume
 4146 0024 00000000 	 .word XMC_USBH_PortGetState
 4147 0028 00000000 	 .word XMC_USBH_PipeCreate
 4148 002c 00000000 	 .word XMC_USBH_PipeModify
 4149 0030 00000000 	 .word XMC_USBH_PipeDelete
 4150 0034 00000000 	 .word XMC_USBH_PipeReset
 4151 0038 00000000 	 .word XMC_USBH_PipeTransfer
 4152 003c 00000000 	 .word XMC_USBH_PipeTransferGetResult
 4153 0040 00000000 	 .word XMC_USBH_PipeTransferAbort
 4154 0044 00000000 	 .word XMC_USBH_GetFrameNumber
 4155              	 .section .text.XMC_USBH_osDelay,"ax",%progbits
 4156              	 .align 2
 4157              	 .weak XMC_USBH_osDelay
 4158              	 .thumb
 4159              	 .thumb_func
 4161              	XMC_USBH_osDelay:
 4162              	.LFB197:
1451:../Libraries/XMCLib/src/xmc_usbh.c **** 
1452:../Libraries/XMCLib/src/xmc_usbh.c **** 
1453:../Libraries/XMCLib/src/xmc_usbh.c **** 
1454:../Libraries/XMCLib/src/xmc_usbh.c **** /*USB host driver assembling all the implementation into a single CMSIS compliant structure type*/
1455:../Libraries/XMCLib/src/xmc_usbh.c **** XMC_USBH_DRIVER_t Driver_USBH0 = {
1456:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_GetVersion,
1457:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_GetCapabilities,
1458:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_Initialize,
1459:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_Uninitialize,
1460:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PowerControl,
1461:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PortVbusOnOff,
1462:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PortReset,
1463:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PortSuspend,
1464:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PortResume,
1465:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PortGetState,
1466:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PipeCreate,
1467:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PipeModify,
1468:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PipeDelete,
1469:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PipeReset,
1470:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PipeTransfer,
1471:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PipeTransferGetResult,
1472:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_PipeTransferAbort,
1473:../Libraries/XMCLib/src/xmc_usbh.c ****   XMC_USBH_GetFrameNumber
1474:../Libraries/XMCLib/src/xmc_usbh.c **** };
1475:../Libraries/XMCLib/src/xmc_usbh.c **** 
1476:../Libraries/XMCLib/src/xmc_usbh.c **** 
1477:../Libraries/XMCLib/src/xmc_usbh.c **** /*Weak definition of delay function*/
1478:../Libraries/XMCLib/src/xmc_usbh.c **** __WEAK uint8_t XMC_USBH_osDelay(uint32_t MS)
1479:../Libraries/XMCLib/src/xmc_usbh.c **** {
 4163              	 .loc 3 1479 0
 4164              	 .cfi_startproc
 4165              	 
 4166              	 
 4167              	 
 4168 0000 80B4     	 push {r7}
 4169              	.LCFI154:
 4170              	 .cfi_def_cfa_offset 4
 4171              	 .cfi_offset 7,-4
 4172 0002 83B0     	 sub sp,sp,#12
 4173              	.LCFI155:
 4174              	 .cfi_def_cfa_offset 16
 4175 0004 00AF     	 add r7,sp,#0
 4176              	.LCFI156:
 4177              	 .cfi_def_cfa_register 7
 4178 0006 7860     	 str r0,[r7,#4]
 4179              	.L272:
1480:../Libraries/XMCLib/src/xmc_usbh.c ****   /*A precise time delay implementation for this function has to be provided*/
1481:../Libraries/XMCLib/src/xmc_usbh.c ****   while (1)
1482:../Libraries/XMCLib/src/xmc_usbh.c ****   {
1483:../Libraries/XMCLib/src/xmc_usbh.c ****     /*Wait*/
1484:../Libraries/XMCLib/src/xmc_usbh.c ****   }
 4180              	 .loc 3 1484 0 discriminator 1
 4181 0008 FEE7     	 b .L272
 4182              	 .cfi_endproc
 4183              	.LFE197:
 4185 000a 00BF     	 .text
 4186              	.Letext0:
 4187              	 .file 4 "c:\\program files (x86)\\dave\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 4188              	 .file 5 "c:\\program files (x86)\\dave\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 4189              	 .file 6 "C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Infineon/XMC4500_series/Include/XMC4500.h"
 4190              	 .file 7 "C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/XMCLib/inc/xmc4_scu.h"
 4191              	 .file 8 "C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/XMCLib/inc/xmc4_gpio.h"
 4192              	 .file 9 "C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/XMCLib/inc/xmc_usbh.h"
 4193              	 .file 10 "C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Infineon/XMC4500_series/Include/system_XMC4500.h"
DEFINED SYMBOLS
                            *ABS*:00000000 xmc_usbh.c
    {standard input}:20     .text.__NVIC_EnableIRQ:00000000 $t
    {standard input}:24     .text.__NVIC_EnableIRQ:00000000 __NVIC_EnableIRQ
    {standard input}:74     .text.__NVIC_EnableIRQ:00000034 $d
    {standard input}:79     .text.__NVIC_DisableIRQ:00000000 $t
    {standard input}:83     .text.__NVIC_DisableIRQ:00000000 __NVIC_DisableIRQ
    {standard input}:152    .text.__NVIC_DisableIRQ:00000040 $d
    {standard input}:157    .text.__NVIC_ClearPendingIRQ:00000000 $t
    {standard input}:161    .text.__NVIC_ClearPendingIRQ:00000000 __NVIC_ClearPendingIRQ
    {standard input}:211    .text.__NVIC_ClearPendingIRQ:00000038 $d
    {standard input}:216    .text.__NVIC_SetPriority:00000000 $t
    {standard input}:220    .text.__NVIC_SetPriority:00000000 __NVIC_SetPriority
    {standard input}:283    .text.__NVIC_SetPriority:0000004c $d
    {standard input}:289    .rodata.xmc_usbh_driver_version:00000000 $d
    {standard input}:292    .rodata.xmc_usbh_driver_version:00000000 xmc_usbh_driver_version
    {standard input}:300    .data.VBUS_port:00000000 VBUS_port
    {standard input}:297    .data.VBUS_port:00000000 $d
    {standard input}:307    .data.VBUS_pin:00000000 VBUS_pin
    {standard input}:304    .data.VBUS_pin:00000000 $d
                            *COM*:0000000e is_nack
    {standard input}:311    .rodata.xmc_usbh_driver_capabilities:00000000 $d
    {standard input}:314    .rodata.xmc_usbh_driver_capabilities:00000000 xmc_usbh_driver_capabilities
    {standard input}:320    .data.XMC_USBH0_device:00000000 $d
    {standard input}:323    .data.XMC_USBH0_device:00000000 XMC_USBH0_device
                            *COM*:000001c0 pipe
    {standard input}:334    .bss.XMC_USBH0_dfifo_ptr:00000000 $d
    {standard input}:337    .bss.XMC_USBH0_dfifo_ptr:00000000 XMC_USBH0_dfifo_ptr
    {standard input}:340    .text.XMC_lClockGating:00000000 $t
    {standard input}:344    .text.XMC_lClockGating:00000000 XMC_lClockGating
    {standard input}:383    .text.XMC_lTriggerHaltChannel:00000000 $t
    {standard input}:387    .text.XMC_lTriggerHaltChannel:00000000 XMC_lTriggerHaltChannel
    {standard input}:434    .text.XMC_lStartTransfer:00000000 $t
    {standard input}:438    .text.XMC_lStartTransfer:00000000 XMC_lStartTransfer
    {standard input}:603    .text.XMC_lStartTransfer:000000fc $d
    {standard input}:607    .text.XMC_lStartTransfer:0000010c $t
    {standard input}:830    .text.XMC_lStartTransfer:00000260 $d
    {standard input}:836    .text.XMC_USBH_GetVersion:00000000 $t
    {standard input}:840    .text.XMC_USBH_GetVersion:00000000 XMC_USBH_GetVersion
    {standard input}:882    .text.XMC_USBH_GetVersion:00000028 $d
    {standard input}:887    .text.XMC_USBH_GetCapabilities:00000000 $t
    {standard input}:891    .text.XMC_USBH_GetCapabilities:00000000 XMC_USBH_GetCapabilities
    {standard input}:926    .text.XMC_USBH_Initialize:00000000 $t
    {standard input}:930    .text.XMC_USBH_Initialize:00000000 XMC_USBH_Initialize
    {standard input}:1018   .text.XMC_USBH_Initialize:0000006c $d
    {standard input}:1026   .text.XMC_USBH_Uninitialize:00000000 $t
    {standard input}:1030   .text.XMC_USBH_Uninitialize:00000000 XMC_USBH_Uninitialize
    {standard input}:1068   .text.XMC_USBH_PowerControl:00000000 XMC_USBH_PowerControl
    {standard input}:1059   .text.XMC_USBH_Uninitialize:00000018 $d
    {standard input}:1064   .text.XMC_USBH_PowerControl:00000000 $t
    {standard input}:4161   .text.XMC_USBH_osDelay:00000000 XMC_USBH_osDelay
    {standard input}:1359   .text.XMC_USBH_PowerControl:000001ec $d
    {standard input}:1369   .text.XMC_USBH_PortVbusOnOff:00000000 $t
    {standard input}:1373   .text.XMC_USBH_PortVbusOnOff:00000000 XMC_USBH_PortVbusOnOff
    {standard input}:1475   .text.XMC_USBH_PortVbusOnOff:00000094 $d
    {standard input}:1482   .text.XMC_USBH_PortReset:00000000 $t
    {standard input}:1486   .text.XMC_USBH_PortReset:00000000 XMC_USBH_PortReset
    {standard input}:1601   .text.XMC_USBH_PortReset:000000a4 $d
    {standard input}:1606   .text.XMC_USBH_PortSuspend:00000000 $t
    {standard input}:1610   .text.XMC_USBH_PortSuspend:00000000 XMC_USBH_PortSuspend
    {standard input}:1697   .text.XMC_USBH_PortSuspend:00000074 $d
    {standard input}:1702   .text.XMC_USBH_PortResume:00000000 $t
    {standard input}:1706   .text.XMC_USBH_PortResume:00000000 XMC_USBH_PortResume
    {standard input}:1807   .text.XMC_USBH_PortResume:00000090 $d
    {standard input}:1812   .text.XMC_USBH_PortGetState:00000000 $t
    {standard input}:1816   .text.XMC_USBH_PortGetState:00000000 XMC_USBH_PortGetState
    {standard input}:1915   .text.XMC_USBH_PortGetState:00000088 $d
    {standard input}:1920   .text.XMC_USBH_PipeCreate:00000000 $t
    {standard input}:1924   .text.XMC_USBH_PipeCreate:00000000 XMC_USBH_PipeCreate
    {standard input}:2079   .text.XMC_USBH_PipeCreate:000000e8 $d
    {standard input}:2083   .text.XMC_USBH_PipeCreate:000000f8 $t
    {standard input}:2137   .text.XMC_USBH_PipeCreate:00000140 $d
    {standard input}:2143   .text.XMC_USBH_PipeModify:00000000 $t
    {standard input}:2147   .text.XMC_USBH_PipeModify:00000000 XMC_USBH_PipeModify
    {standard input}:2266   .text.XMC_USBH_PipeModify:000000a0 $d
    {standard input}:2273   .text.XMC_USBH_PipeDelete:00000000 $t
    {standard input}:2277   .text.XMC_USBH_PipeDelete:00000000 XMC_USBH_PipeDelete
    {standard input}:2377   .text.XMC_USBH_PipeDelete:0000007c $d
    {standard input}:2383   .text.XMC_USBH_PipeReset:00000000 $t
    {standard input}:2387   .text.XMC_USBH_PipeReset:00000000 XMC_USBH_PipeReset
    {standard input}:2482   .text.XMC_USBH_PipeReset:00000070 $d
    {standard input}:2488   .text.XMC_USBH_PipeTransfer:00000000 $t
    {standard input}:2492   .text.XMC_USBH_PipeTransfer:00000000 XMC_USBH_PipeTransfer
    {standard input}:2678   .text.XMC_USBH_PipeTransfer:00000110 $d
    {standard input}:2684   .text.XMC_USBH_PipeTransferGetResult:00000000 $t
    {standard input}:2688   .text.XMC_USBH_PipeTransferGetResult:00000000 XMC_USBH_PipeTransferGetResult
    {standard input}:2747   .text.XMC_USBH_PipeTransferGetResult:00000038 $d
    {standard input}:2753   .text.XMC_USBH_PipeTransferAbort:00000000 $t
    {standard input}:2757   .text.XMC_USBH_PipeTransferAbort:00000000 XMC_USBH_PipeTransferAbort
    {standard input}:2902   .text.XMC_USBH_PipeTransferAbort:000000d0 $d
    {standard input}:2908   .text.XMC_USBH_GetFrameNumber:00000000 $t
    {standard input}:2912   .text.XMC_USBH_GetFrameNumber:00000000 XMC_USBH_GetFrameNumber
    {standard input}:2966   .text.XMC_USBH_GetFrameNumber:00000034 $d
    {standard input}:2971   .text.XMC_USBH_HandleIrq:00000000 $t
    {standard input}:2976   .text.XMC_USBH_HandleIrq:00000000 XMC_USBH_HandleIrq
    {standard input}:3320   .text.XMC_USBH_HandleIrq:00000230 $d
    {standard input}:3325   .text.XMC_USBH_HandleIrq:0000023c $t
    {standard input}:3686   .text.XMC_USBH_HandleIrq:000004a0 $d
    {standard input}:3692   .text.XMC_USBH_HandleIrq:000004b0 $t
    {standard input}:3962   .text.XMC_USBH_HandleIrq:00000658 $d
    {standard input}:3969   .text.XMC_USBH_GetInterruptStatus:00000000 $t
    {standard input}:3974   .text.XMC_USBH_GetInterruptStatus:00000000 XMC_USBH_GetInterruptStatus
    {standard input}:4006   .text.XMC_USBH_GetInterruptStatus:00000014 $d
    {standard input}:4011   .text.XMC_USBH_Select_VBUS:00000000 $t
    {standard input}:4016   .text.XMC_USBH_Select_VBUS:00000000 XMC_USBH_Select_VBUS
    {standard input}:4065   .text.XMC_USBH_Select_VBUS:00000030 $d
    {standard input}:4071   .text.XMC_USBH_TurnOffResumeBit:00000000 $t
    {standard input}:4076   .text.XMC_USBH_TurnOffResumeBit:00000000 XMC_USBH_TurnOffResumeBit
    {standard input}:4127   .text.XMC_USBH_TurnOffResumeBit:00000034 $d
    {standard input}:4136   .rodata.Driver_USBH0:00000000 Driver_USBH0
    {standard input}:4133   .rodata.Driver_USBH0:00000000 $d
    {standard input}:4156   .text.XMC_USBH_osDelay:00000000 $t
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
XMC_GPIO_SetMode
XMC_SCU_POWER_DisableUsb
XMC_SCU_RESET_AssertPeripheralReset
memset
XMC_SCU_RESET_DeassertPeripheralReset
XMC_SCU_POWER_EnableUsb
