--Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------
--Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
--Date        : Thu Jul 21 11:45:13 2022
--Host        : NTNU13875 running 64-bit major release  (build 9200)
--Command     : generate_target design_1.bd
--Design      : design_1
--Purpose     : IP block netlist
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity extract_and_zeropad_gate_sigs_imp_1QF1XNU is
  port (
    dout : out STD_LOGIC_VECTOR ( 38 downto 0 );
    driver_signals : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end extract_and_zeropad_gate_sigs_imp_1QF1XNU;

architecture STRUCTURE of extract_and_zeropad_gate_sigs_imp_1QF1XNU is
  component design_1_xlslice_0_3 is
  port (
    Din : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlslice_0_3;
  component design_1_xlslice_2_2 is
  port (
    Din : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlslice_2_2;
  component design_1_xlslice_3_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlslice_3_0;
  component design_1_xlconstant_5_3 is
  port (
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  end component design_1_xlconstant_5_3;
  component design_1_xlconcat_0_1 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    In2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In3 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    In4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In5 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 38 downto 0 )
  );
  end component design_1_xlconcat_0_1;
  signal driver_interface_2_driver_signals : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal xlconcat_0_dout : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal xlconstant_7_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal xlslice_2_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_3_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_4_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  dout(38 downto 0) <= xlconcat_0_dout(38 downto 0);
  driver_interface_2_driver_signals(5 downto 0) <= driver_signals(5 downto 0);
xlconcat_0: component design_1_xlconcat_0_1
     port map (
      In0(0) => xlslice_2_Dout(0),
      In1(11 downto 0) => xlconstant_7_dout(11 downto 0),
      In2(0) => xlslice_3_Dout(0),
      In3(11 downto 0) => xlconstant_7_dout(11 downto 0),
      In4(0) => xlslice_4_Dout(0),
      In5(11 downto 0) => xlconstant_7_dout(11 downto 0),
      dout(38 downto 0) => xlconcat_0_dout(38 downto 0)
    );
xlconstant_7: component design_1_xlconstant_5_3
     port map (
      dout(11 downto 0) => xlconstant_7_dout(11 downto 0)
    );
xlslice_2: component design_1_xlslice_0_3
     port map (
      Din(5 downto 0) => driver_interface_2_driver_signals(5 downto 0),
      Dout(0) => xlslice_2_Dout(0)
    );
xlslice_3: component design_1_xlslice_2_2
     port map (
      Din(5 downto 0) => driver_interface_2_driver_signals(5 downto 0),
      Dout(0) => xlslice_3_Dout(0)
    );
xlslice_4: component design_1_xlslice_3_0
     port map (
      Din(5 downto 0) => driver_interface_2_driver_signals(5 downto 0),
      Dout(0) => xlslice_4_Dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity extract_and_zeropad_gate_sigs_imp_E9QNO1 is
  port (
    dout : out STD_LOGIC_VECTOR ( 38 downto 0 );
    driver_signals : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end extract_and_zeropad_gate_sigs_imp_E9QNO1;

architecture STRUCTURE of extract_and_zeropad_gate_sigs_imp_E9QNO1 is
  component design_1_xlslice_2_3 is
  port (
    Din : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlslice_2_3;
  component design_1_xlslice_3_1 is
  port (
    Din : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlslice_3_1;
  component design_1_xlslice_4_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlslice_4_0;
  component design_1_xlconstant_7_1 is
  port (
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  end component design_1_xlconstant_7_1;
  component design_1_xlconcat_0_3 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    In2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In3 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    In4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In5 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 38 downto 0 )
  );
  end component design_1_xlconcat_0_3;
  signal driver_interface_2_driver_signals : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal xlconcat_0_dout : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal xlconstant_7_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal xlslice_2_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_3_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_4_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  dout(38 downto 0) <= xlconcat_0_dout(38 downto 0);
  driver_interface_2_driver_signals(5 downto 0) <= driver_signals(5 downto 0);
xlconcat_0: component design_1_xlconcat_0_3
     port map (
      In0(0) => xlslice_2_Dout(0),
      In1(11 downto 0) => xlconstant_7_dout(11 downto 0),
      In2(0) => xlslice_3_Dout(0),
      In3(11 downto 0) => xlconstant_7_dout(11 downto 0),
      In4(0) => xlslice_4_Dout(0),
      In5(11 downto 0) => xlconstant_7_dout(11 downto 0),
      dout(38 downto 0) => xlconcat_0_dout(38 downto 0)
    );
xlconstant_7: component design_1_xlconstant_7_1
     port map (
      dout(11 downto 0) => xlconstant_7_dout(11 downto 0)
    );
xlslice_2: component design_1_xlslice_2_3
     port map (
      Din(5 downto 0) => driver_interface_2_driver_signals(5 downto 0),
      Dout(0) => xlslice_2_Dout(0)
    );
xlslice_3: component design_1_xlslice_3_1
     port map (
      Din(5 downto 0) => driver_interface_2_driver_signals(5 downto 0),
      Dout(0) => xlslice_3_Dout(0)
    );
xlslice_4: component design_1_xlslice_4_0
     port map (
      Din(5 downto 0) => driver_interface_2_driver_signals(5 downto 0),
      Dout(0) => xlslice_4_Dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity i00_couplers_imp_1QES8SN is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end i00_couplers_imp_1QES8SN;

architecture STRUCTURE of i00_couplers_imp_1QES8SN is
  signal i00_couplers_to_i00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i00_couplers_to_i00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i00_couplers_to_i00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i00_couplers_to_i00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i00_couplers_to_i00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i00_couplers_to_i00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i00_couplers_to_i00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i00_couplers_to_i00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i00_couplers_to_i00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i00_couplers_to_i00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= i00_couplers_to_i00_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= i00_couplers_to_i00_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= i00_couplers_to_i00_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= i00_couplers_to_i00_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= i00_couplers_to_i00_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= i00_couplers_to_i00_couplers_AWVALID(0);
  M_AXI_bready(0) <= i00_couplers_to_i00_couplers_BREADY(0);
  M_AXI_rready(0) <= i00_couplers_to_i00_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= i00_couplers_to_i00_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= i00_couplers_to_i00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= i00_couplers_to_i00_couplers_WVALID(0);
  S_AXI_arready(0) <= i00_couplers_to_i00_couplers_ARREADY(0);
  S_AXI_awready(0) <= i00_couplers_to_i00_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= i00_couplers_to_i00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= i00_couplers_to_i00_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= i00_couplers_to_i00_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= i00_couplers_to_i00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= i00_couplers_to_i00_couplers_RVALID(0);
  S_AXI_wready(0) <= i00_couplers_to_i00_couplers_WREADY(0);
  i00_couplers_to_i00_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  i00_couplers_to_i00_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  i00_couplers_to_i00_couplers_ARREADY(0) <= M_AXI_arready(0);
  i00_couplers_to_i00_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  i00_couplers_to_i00_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  i00_couplers_to_i00_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  i00_couplers_to_i00_couplers_AWREADY(0) <= M_AXI_awready(0);
  i00_couplers_to_i00_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  i00_couplers_to_i00_couplers_BREADY(0) <= S_AXI_bready(0);
  i00_couplers_to_i00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  i00_couplers_to_i00_couplers_BVALID(0) <= M_AXI_bvalid(0);
  i00_couplers_to_i00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  i00_couplers_to_i00_couplers_RREADY(0) <= S_AXI_rready(0);
  i00_couplers_to_i00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  i00_couplers_to_i00_couplers_RVALID(0) <= M_AXI_rvalid(0);
  i00_couplers_to_i00_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  i00_couplers_to_i00_couplers_WREADY(0) <= M_AXI_wready(0);
  i00_couplers_to_i00_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  i00_couplers_to_i00_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity i01_couplers_imp_4D644M is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end i01_couplers_imp_4D644M;

architecture STRUCTURE of i01_couplers_imp_4D644M is
  signal i01_couplers_to_i01_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i01_couplers_to_i01_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i01_couplers_to_i01_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i01_couplers_to_i01_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i01_couplers_to_i01_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i01_couplers_to_i01_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i01_couplers_to_i01_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i01_couplers_to_i01_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i01_couplers_to_i01_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i01_couplers_to_i01_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= i01_couplers_to_i01_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= i01_couplers_to_i01_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= i01_couplers_to_i01_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= i01_couplers_to_i01_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= i01_couplers_to_i01_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= i01_couplers_to_i01_couplers_AWVALID(0);
  M_AXI_bready(0) <= i01_couplers_to_i01_couplers_BREADY(0);
  M_AXI_rready(0) <= i01_couplers_to_i01_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= i01_couplers_to_i01_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= i01_couplers_to_i01_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= i01_couplers_to_i01_couplers_WVALID(0);
  S_AXI_arready(0) <= i01_couplers_to_i01_couplers_ARREADY(0);
  S_AXI_awready(0) <= i01_couplers_to_i01_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= i01_couplers_to_i01_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= i01_couplers_to_i01_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= i01_couplers_to_i01_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= i01_couplers_to_i01_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= i01_couplers_to_i01_couplers_RVALID(0);
  S_AXI_wready(0) <= i01_couplers_to_i01_couplers_WREADY(0);
  i01_couplers_to_i01_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  i01_couplers_to_i01_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  i01_couplers_to_i01_couplers_ARREADY(0) <= M_AXI_arready(0);
  i01_couplers_to_i01_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  i01_couplers_to_i01_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  i01_couplers_to_i01_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  i01_couplers_to_i01_couplers_AWREADY(0) <= M_AXI_awready(0);
  i01_couplers_to_i01_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  i01_couplers_to_i01_couplers_BREADY(0) <= S_AXI_bready(0);
  i01_couplers_to_i01_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  i01_couplers_to_i01_couplers_BVALID(0) <= M_AXI_bvalid(0);
  i01_couplers_to_i01_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  i01_couplers_to_i01_couplers_RREADY(0) <= S_AXI_rready(0);
  i01_couplers_to_i01_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  i01_couplers_to_i01_couplers_RVALID(0) <= M_AXI_rvalid(0);
  i01_couplers_to_i01_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  i01_couplers_to_i01_couplers_WREADY(0) <= M_AXI_wready(0);
  i01_couplers_to_i01_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  i01_couplers_to_i01_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity i02_couplers_imp_1RLPLHG is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end i02_couplers_imp_1RLPLHG;

architecture STRUCTURE of i02_couplers_imp_1RLPLHG is
  signal i02_couplers_to_i02_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i02_couplers_to_i02_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i02_couplers_to_i02_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i02_couplers_to_i02_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i02_couplers_to_i02_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i02_couplers_to_i02_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i02_couplers_to_i02_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i02_couplers_to_i02_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i02_couplers_to_i02_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i02_couplers_to_i02_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= i02_couplers_to_i02_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= i02_couplers_to_i02_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= i02_couplers_to_i02_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= i02_couplers_to_i02_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= i02_couplers_to_i02_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= i02_couplers_to_i02_couplers_AWVALID(0);
  M_AXI_bready(0) <= i02_couplers_to_i02_couplers_BREADY(0);
  M_AXI_rready(0) <= i02_couplers_to_i02_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= i02_couplers_to_i02_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= i02_couplers_to_i02_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= i02_couplers_to_i02_couplers_WVALID(0);
  S_AXI_arready(0) <= i02_couplers_to_i02_couplers_ARREADY(0);
  S_AXI_awready(0) <= i02_couplers_to_i02_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= i02_couplers_to_i02_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= i02_couplers_to_i02_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= i02_couplers_to_i02_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= i02_couplers_to_i02_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= i02_couplers_to_i02_couplers_RVALID(0);
  S_AXI_wready(0) <= i02_couplers_to_i02_couplers_WREADY(0);
  i02_couplers_to_i02_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  i02_couplers_to_i02_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  i02_couplers_to_i02_couplers_ARREADY(0) <= M_AXI_arready(0);
  i02_couplers_to_i02_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  i02_couplers_to_i02_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  i02_couplers_to_i02_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  i02_couplers_to_i02_couplers_AWREADY(0) <= M_AXI_awready(0);
  i02_couplers_to_i02_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  i02_couplers_to_i02_couplers_BREADY(0) <= S_AXI_bready(0);
  i02_couplers_to_i02_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  i02_couplers_to_i02_couplers_BVALID(0) <= M_AXI_bvalid(0);
  i02_couplers_to_i02_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  i02_couplers_to_i02_couplers_RREADY(0) <= S_AXI_rready(0);
  i02_couplers_to_i02_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  i02_couplers_to_i02_couplers_RVALID(0) <= M_AXI_rvalid(0);
  i02_couplers_to_i02_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  i02_couplers_to_i02_couplers_WREADY(0) <= M_AXI_wready(0);
  i02_couplers_to_i02_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  i02_couplers_to_i02_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity i03_couplers_imp_2VYPK5 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end i03_couplers_imp_2VYPK5;

architecture STRUCTURE of i03_couplers_imp_2VYPK5 is
  signal i03_couplers_to_i03_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i03_couplers_to_i03_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i03_couplers_to_i03_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_i03_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_i03_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i03_couplers_to_i03_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i03_couplers_to_i03_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_i03_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_i03_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_i03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i03_couplers_to_i03_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_i03_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i03_couplers_to_i03_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_i03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i03_couplers_to_i03_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_i03_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i03_couplers_to_i03_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_i03_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i03_couplers_to_i03_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= i03_couplers_to_i03_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= i03_couplers_to_i03_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= i03_couplers_to_i03_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= i03_couplers_to_i03_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= i03_couplers_to_i03_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= i03_couplers_to_i03_couplers_AWVALID(0);
  M_AXI_bready(0) <= i03_couplers_to_i03_couplers_BREADY(0);
  M_AXI_rready(0) <= i03_couplers_to_i03_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= i03_couplers_to_i03_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= i03_couplers_to_i03_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= i03_couplers_to_i03_couplers_WVALID(0);
  S_AXI_arready(0) <= i03_couplers_to_i03_couplers_ARREADY(0);
  S_AXI_awready(0) <= i03_couplers_to_i03_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= i03_couplers_to_i03_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= i03_couplers_to_i03_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= i03_couplers_to_i03_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= i03_couplers_to_i03_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= i03_couplers_to_i03_couplers_RVALID(0);
  S_AXI_wready(0) <= i03_couplers_to_i03_couplers_WREADY(0);
  i03_couplers_to_i03_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  i03_couplers_to_i03_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  i03_couplers_to_i03_couplers_ARREADY(0) <= M_AXI_arready(0);
  i03_couplers_to_i03_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  i03_couplers_to_i03_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  i03_couplers_to_i03_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  i03_couplers_to_i03_couplers_AWREADY(0) <= M_AXI_awready(0);
  i03_couplers_to_i03_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  i03_couplers_to_i03_couplers_BREADY(0) <= S_AXI_bready(0);
  i03_couplers_to_i03_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  i03_couplers_to_i03_couplers_BVALID(0) <= M_AXI_bvalid(0);
  i03_couplers_to_i03_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  i03_couplers_to_i03_couplers_RREADY(0) <= S_AXI_rready(0);
  i03_couplers_to_i03_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  i03_couplers_to_i03_couplers_RVALID(0) <= M_AXI_rvalid(0);
  i03_couplers_to_i03_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  i03_couplers_to_i03_couplers_WREADY(0) <= M_AXI_wready(0);
  i03_couplers_to_i03_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  i03_couplers_to_i03_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity i04_couplers_imp_1TA3K3L is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end i04_couplers_imp_1TA3K3L;

architecture STRUCTURE of i04_couplers_imp_1TA3K3L is
  signal i04_couplers_to_i04_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i04_couplers_to_i04_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i04_couplers_to_i04_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i04_couplers_to_i04_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i04_couplers_to_i04_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i04_couplers_to_i04_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i04_couplers_to_i04_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i04_couplers_to_i04_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i04_couplers_to_i04_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i04_couplers_to_i04_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i04_couplers_to_i04_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i04_couplers_to_i04_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i04_couplers_to_i04_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i04_couplers_to_i04_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i04_couplers_to_i04_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i04_couplers_to_i04_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i04_couplers_to_i04_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i04_couplers_to_i04_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i04_couplers_to_i04_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= i04_couplers_to_i04_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= i04_couplers_to_i04_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= i04_couplers_to_i04_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= i04_couplers_to_i04_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= i04_couplers_to_i04_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= i04_couplers_to_i04_couplers_AWVALID(0);
  M_AXI_bready(0) <= i04_couplers_to_i04_couplers_BREADY(0);
  M_AXI_rready(0) <= i04_couplers_to_i04_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= i04_couplers_to_i04_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= i04_couplers_to_i04_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= i04_couplers_to_i04_couplers_WVALID(0);
  S_AXI_arready(0) <= i04_couplers_to_i04_couplers_ARREADY(0);
  S_AXI_awready(0) <= i04_couplers_to_i04_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= i04_couplers_to_i04_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= i04_couplers_to_i04_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= i04_couplers_to_i04_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= i04_couplers_to_i04_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= i04_couplers_to_i04_couplers_RVALID(0);
  S_AXI_wready(0) <= i04_couplers_to_i04_couplers_WREADY(0);
  i04_couplers_to_i04_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  i04_couplers_to_i04_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  i04_couplers_to_i04_couplers_ARREADY(0) <= M_AXI_arready(0);
  i04_couplers_to_i04_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  i04_couplers_to_i04_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  i04_couplers_to_i04_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  i04_couplers_to_i04_couplers_AWREADY(0) <= M_AXI_awready(0);
  i04_couplers_to_i04_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  i04_couplers_to_i04_couplers_BREADY(0) <= S_AXI_bready(0);
  i04_couplers_to_i04_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  i04_couplers_to_i04_couplers_BVALID(0) <= M_AXI_bvalid(0);
  i04_couplers_to_i04_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  i04_couplers_to_i04_couplers_RREADY(0) <= S_AXI_rready(0);
  i04_couplers_to_i04_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  i04_couplers_to_i04_couplers_RVALID(0) <= M_AXI_rvalid(0);
  i04_couplers_to_i04_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  i04_couplers_to_i04_couplers_WREADY(0) <= M_AXI_wready(0);
  i04_couplers_to_i04_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  i04_couplers_to_i04_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m00_couplers_imp_1CA5Z32 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m00_couplers_imp_1CA5Z32;

architecture STRUCTURE of m00_couplers_imp_1CA5Z32 is
  signal m00_couplers_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_ARREADY : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_ARVALID : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_AWREADY : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_AWVALID : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_BREADY : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_BVALID : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_RREADY : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_RVALID : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_WREADY : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_m00_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(31 downto 0) <= m00_couplers_to_m00_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid <= m00_couplers_to_m00_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= m00_couplers_to_m00_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid <= m00_couplers_to_m00_couplers_AWVALID;
  M_AXI_bready <= m00_couplers_to_m00_couplers_BREADY;
  M_AXI_rready <= m00_couplers_to_m00_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m00_couplers_to_m00_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m00_couplers_to_m00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m00_couplers_to_m00_couplers_WVALID;
  S_AXI_arready <= m00_couplers_to_m00_couplers_ARREADY;
  S_AXI_awready <= m00_couplers_to_m00_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m00_couplers_to_m00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m00_couplers_to_m00_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m00_couplers_to_m00_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m00_couplers_to_m00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m00_couplers_to_m00_couplers_RVALID;
  S_AXI_wready <= m00_couplers_to_m00_couplers_WREADY;
  m00_couplers_to_m00_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m00_couplers_to_m00_couplers_ARREADY <= M_AXI_arready;
  m00_couplers_to_m00_couplers_ARVALID <= S_AXI_arvalid;
  m00_couplers_to_m00_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m00_couplers_to_m00_couplers_AWREADY <= M_AXI_awready;
  m00_couplers_to_m00_couplers_AWVALID <= S_AXI_awvalid;
  m00_couplers_to_m00_couplers_BREADY <= S_AXI_bready;
  m00_couplers_to_m00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m00_couplers_to_m00_couplers_BVALID <= M_AXI_bvalid;
  m00_couplers_to_m00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m00_couplers_to_m00_couplers_RREADY <= S_AXI_rready;
  m00_couplers_to_m00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m00_couplers_to_m00_couplers_RVALID <= M_AXI_rvalid;
  m00_couplers_to_m00_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m00_couplers_to_m00_couplers_WREADY <= M_AXI_wready;
  m00_couplers_to_m00_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m00_couplers_to_m00_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m01_couplers_imp_I4GRPB is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m01_couplers_imp_I4GRPB;

architecture STRUCTURE of m01_couplers_imp_I4GRPB is
  signal m01_couplers_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_ARREADY : STD_LOGIC;
  signal m01_couplers_to_m01_couplers_ARVALID : STD_LOGIC;
  signal m01_couplers_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_AWREADY : STD_LOGIC;
  signal m01_couplers_to_m01_couplers_AWVALID : STD_LOGIC;
  signal m01_couplers_to_m01_couplers_BREADY : STD_LOGIC;
  signal m01_couplers_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_m01_couplers_BVALID : STD_LOGIC;
  signal m01_couplers_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_RREADY : STD_LOGIC;
  signal m01_couplers_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_m01_couplers_RVALID : STD_LOGIC;
  signal m01_couplers_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_WREADY : STD_LOGIC;
  signal m01_couplers_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_m01_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(31 downto 0) <= m01_couplers_to_m01_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid <= m01_couplers_to_m01_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= m01_couplers_to_m01_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid <= m01_couplers_to_m01_couplers_AWVALID;
  M_AXI_bready <= m01_couplers_to_m01_couplers_BREADY;
  M_AXI_rready <= m01_couplers_to_m01_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m01_couplers_to_m01_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m01_couplers_to_m01_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m01_couplers_to_m01_couplers_WVALID;
  S_AXI_arready <= m01_couplers_to_m01_couplers_ARREADY;
  S_AXI_awready <= m01_couplers_to_m01_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m01_couplers_to_m01_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m01_couplers_to_m01_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m01_couplers_to_m01_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m01_couplers_to_m01_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m01_couplers_to_m01_couplers_RVALID;
  S_AXI_wready <= m01_couplers_to_m01_couplers_WREADY;
  m01_couplers_to_m01_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m01_couplers_to_m01_couplers_ARREADY <= M_AXI_arready;
  m01_couplers_to_m01_couplers_ARVALID <= S_AXI_arvalid;
  m01_couplers_to_m01_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m01_couplers_to_m01_couplers_AWREADY <= M_AXI_awready;
  m01_couplers_to_m01_couplers_AWVALID <= S_AXI_awvalid;
  m01_couplers_to_m01_couplers_BREADY <= S_AXI_bready;
  m01_couplers_to_m01_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m01_couplers_to_m01_couplers_BVALID <= M_AXI_bvalid;
  m01_couplers_to_m01_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m01_couplers_to_m01_couplers_RREADY <= S_AXI_rready;
  m01_couplers_to_m01_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m01_couplers_to_m01_couplers_RVALID <= M_AXI_rvalid;
  m01_couplers_to_m01_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m01_couplers_to_m01_couplers_WREADY <= M_AXI_wready;
  m01_couplers_to_m01_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m01_couplers_to_m01_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m02_couplers_imp_1BOGR4T is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m02_couplers_imp_1BOGR4T;

architecture STRUCTURE of m02_couplers_imp_1BOGR4T is
  signal m02_couplers_to_m02_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_ARREADY : STD_LOGIC;
  signal m02_couplers_to_m02_couplers_ARVALID : STD_LOGIC;
  signal m02_couplers_to_m02_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_AWREADY : STD_LOGIC;
  signal m02_couplers_to_m02_couplers_AWVALID : STD_LOGIC;
  signal m02_couplers_to_m02_couplers_BREADY : STD_LOGIC;
  signal m02_couplers_to_m02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_m02_couplers_BVALID : STD_LOGIC;
  signal m02_couplers_to_m02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_RREADY : STD_LOGIC;
  signal m02_couplers_to_m02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_m02_couplers_RVALID : STD_LOGIC;
  signal m02_couplers_to_m02_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_WREADY : STD_LOGIC;
  signal m02_couplers_to_m02_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_m02_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(31 downto 0) <= m02_couplers_to_m02_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid <= m02_couplers_to_m02_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= m02_couplers_to_m02_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid <= m02_couplers_to_m02_couplers_AWVALID;
  M_AXI_bready <= m02_couplers_to_m02_couplers_BREADY;
  M_AXI_rready <= m02_couplers_to_m02_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m02_couplers_to_m02_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m02_couplers_to_m02_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m02_couplers_to_m02_couplers_WVALID;
  S_AXI_arready <= m02_couplers_to_m02_couplers_ARREADY;
  S_AXI_awready <= m02_couplers_to_m02_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m02_couplers_to_m02_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m02_couplers_to_m02_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m02_couplers_to_m02_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m02_couplers_to_m02_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m02_couplers_to_m02_couplers_RVALID;
  S_AXI_wready <= m02_couplers_to_m02_couplers_WREADY;
  m02_couplers_to_m02_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m02_couplers_to_m02_couplers_ARREADY <= M_AXI_arready;
  m02_couplers_to_m02_couplers_ARVALID <= S_AXI_arvalid;
  m02_couplers_to_m02_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m02_couplers_to_m02_couplers_AWREADY <= M_AXI_awready;
  m02_couplers_to_m02_couplers_AWVALID <= S_AXI_awvalid;
  m02_couplers_to_m02_couplers_BREADY <= S_AXI_bready;
  m02_couplers_to_m02_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m02_couplers_to_m02_couplers_BVALID <= M_AXI_bvalid;
  m02_couplers_to_m02_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m02_couplers_to_m02_couplers_RREADY <= S_AXI_rready;
  m02_couplers_to_m02_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m02_couplers_to_m02_couplers_RVALID <= M_AXI_rvalid;
  m02_couplers_to_m02_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m02_couplers_to_m02_couplers_WREADY <= M_AXI_wready;
  m02_couplers_to_m02_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m02_couplers_to_m02_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m03_couplers_imp_J0G1J0 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m03_couplers_imp_J0G1J0;

architecture STRUCTURE of m03_couplers_imp_J0G1J0 is
  signal m03_couplers_to_m03_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_m03_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_m03_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_m03_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_m03_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_m03_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_m03_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_m03_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_m03_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_m03_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_m03_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m03_couplers_to_m03_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m03_couplers_to_m03_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m03_couplers_to_m03_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m03_couplers_to_m03_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m03_couplers_to_m03_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m03_couplers_to_m03_couplers_AWVALID(0);
  M_AXI_bready(0) <= m03_couplers_to_m03_couplers_BREADY(0);
  M_AXI_rready(0) <= m03_couplers_to_m03_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m03_couplers_to_m03_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m03_couplers_to_m03_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m03_couplers_to_m03_couplers_WVALID(0);
  S_AXI_arready(0) <= m03_couplers_to_m03_couplers_ARREADY(0);
  S_AXI_awready(0) <= m03_couplers_to_m03_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m03_couplers_to_m03_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m03_couplers_to_m03_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m03_couplers_to_m03_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m03_couplers_to_m03_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m03_couplers_to_m03_couplers_RVALID(0);
  S_AXI_wready(0) <= m03_couplers_to_m03_couplers_WREADY(0);
  m03_couplers_to_m03_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m03_couplers_to_m03_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m03_couplers_to_m03_couplers_ARREADY(0) <= M_AXI_arready(0);
  m03_couplers_to_m03_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m03_couplers_to_m03_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m03_couplers_to_m03_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m03_couplers_to_m03_couplers_AWREADY(0) <= M_AXI_awready(0);
  m03_couplers_to_m03_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m03_couplers_to_m03_couplers_BREADY(0) <= S_AXI_bready(0);
  m03_couplers_to_m03_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m03_couplers_to_m03_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m03_couplers_to_m03_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m03_couplers_to_m03_couplers_RREADY(0) <= S_AXI_rready(0);
  m03_couplers_to_m03_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m03_couplers_to_m03_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m03_couplers_to_m03_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m03_couplers_to_m03_couplers_WREADY(0) <= M_AXI_wready(0);
  m03_couplers_to_m03_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m03_couplers_to_m03_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m04_couplers_imp_19YU2FS is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m04_couplers_imp_19YU2FS;

architecture STRUCTURE of m04_couplers_imp_19YU2FS is
  signal m04_couplers_to_m04_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_m04_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_m04_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_m04_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_m04_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_m04_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_m04_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_m04_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_m04_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_m04_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_m04_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_m04_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_m04_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_m04_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_m04_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_m04_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_m04_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_m04_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_m04_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m04_couplers_to_m04_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m04_couplers_to_m04_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m04_couplers_to_m04_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m04_couplers_to_m04_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m04_couplers_to_m04_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m04_couplers_to_m04_couplers_AWVALID(0);
  M_AXI_bready(0) <= m04_couplers_to_m04_couplers_BREADY(0);
  M_AXI_rready(0) <= m04_couplers_to_m04_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m04_couplers_to_m04_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m04_couplers_to_m04_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m04_couplers_to_m04_couplers_WVALID(0);
  S_AXI_arready(0) <= m04_couplers_to_m04_couplers_ARREADY(0);
  S_AXI_awready(0) <= m04_couplers_to_m04_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m04_couplers_to_m04_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m04_couplers_to_m04_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m04_couplers_to_m04_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m04_couplers_to_m04_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m04_couplers_to_m04_couplers_RVALID(0);
  S_AXI_wready(0) <= m04_couplers_to_m04_couplers_WREADY(0);
  m04_couplers_to_m04_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m04_couplers_to_m04_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m04_couplers_to_m04_couplers_ARREADY(0) <= M_AXI_arready(0);
  m04_couplers_to_m04_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m04_couplers_to_m04_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m04_couplers_to_m04_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m04_couplers_to_m04_couplers_AWREADY(0) <= M_AXI_awready(0);
  m04_couplers_to_m04_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m04_couplers_to_m04_couplers_BREADY(0) <= S_AXI_bready(0);
  m04_couplers_to_m04_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m04_couplers_to_m04_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m04_couplers_to_m04_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m04_couplers_to_m04_couplers_RREADY(0) <= S_AXI_rready(0);
  m04_couplers_to_m04_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m04_couplers_to_m04_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m04_couplers_to_m04_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m04_couplers_to_m04_couplers_WREADY(0) <= M_AXI_wready(0);
  m04_couplers_to_m04_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m04_couplers_to_m04_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m05_couplers_imp_KSVY9L is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m05_couplers_imp_KSVY9L;

architecture STRUCTURE of m05_couplers_imp_KSVY9L is
  signal m05_couplers_to_m05_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_m05_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_m05_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_m05_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_m05_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_m05_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_m05_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_m05_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_m05_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_m05_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_m05_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_m05_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_m05_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_m05_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_m05_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_m05_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_m05_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_m05_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_m05_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m05_couplers_to_m05_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m05_couplers_to_m05_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m05_couplers_to_m05_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m05_couplers_to_m05_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m05_couplers_to_m05_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m05_couplers_to_m05_couplers_AWVALID(0);
  M_AXI_bready(0) <= m05_couplers_to_m05_couplers_BREADY(0);
  M_AXI_rready(0) <= m05_couplers_to_m05_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m05_couplers_to_m05_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m05_couplers_to_m05_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m05_couplers_to_m05_couplers_WVALID(0);
  S_AXI_arready(0) <= m05_couplers_to_m05_couplers_ARREADY(0);
  S_AXI_awready(0) <= m05_couplers_to_m05_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m05_couplers_to_m05_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m05_couplers_to_m05_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m05_couplers_to_m05_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m05_couplers_to_m05_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m05_couplers_to_m05_couplers_RVALID(0);
  S_AXI_wready(0) <= m05_couplers_to_m05_couplers_WREADY(0);
  m05_couplers_to_m05_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m05_couplers_to_m05_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m05_couplers_to_m05_couplers_ARREADY(0) <= M_AXI_arready(0);
  m05_couplers_to_m05_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m05_couplers_to_m05_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m05_couplers_to_m05_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m05_couplers_to_m05_couplers_AWREADY(0) <= M_AXI_awready(0);
  m05_couplers_to_m05_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m05_couplers_to_m05_couplers_BREADY(0) <= S_AXI_bready(0);
  m05_couplers_to_m05_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m05_couplers_to_m05_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m05_couplers_to_m05_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m05_couplers_to_m05_couplers_RREADY(0) <= S_AXI_rready(0);
  m05_couplers_to_m05_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m05_couplers_to_m05_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m05_couplers_to_m05_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m05_couplers_to_m05_couplers_WREADY(0) <= M_AXI_wready(0);
  m05_couplers_to_m05_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m05_couplers_to_m05_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m06_couplers_imp_18J6S0R is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m06_couplers_imp_18J6S0R;

architecture STRUCTURE of m06_couplers_imp_18J6S0R is
  signal m06_couplers_to_m06_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_m06_couplers_ARREADY : STD_LOGIC;
  signal m06_couplers_to_m06_couplers_ARVALID : STD_LOGIC;
  signal m06_couplers_to_m06_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_m06_couplers_AWREADY : STD_LOGIC;
  signal m06_couplers_to_m06_couplers_AWVALID : STD_LOGIC;
  signal m06_couplers_to_m06_couplers_BREADY : STD_LOGIC;
  signal m06_couplers_to_m06_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_m06_couplers_BVALID : STD_LOGIC;
  signal m06_couplers_to_m06_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_m06_couplers_RREADY : STD_LOGIC;
  signal m06_couplers_to_m06_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_m06_couplers_RVALID : STD_LOGIC;
  signal m06_couplers_to_m06_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_m06_couplers_WREADY : STD_LOGIC;
  signal m06_couplers_to_m06_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_m06_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(31 downto 0) <= m06_couplers_to_m06_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid <= m06_couplers_to_m06_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= m06_couplers_to_m06_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid <= m06_couplers_to_m06_couplers_AWVALID;
  M_AXI_bready <= m06_couplers_to_m06_couplers_BREADY;
  M_AXI_rready <= m06_couplers_to_m06_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m06_couplers_to_m06_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m06_couplers_to_m06_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m06_couplers_to_m06_couplers_WVALID;
  S_AXI_arready <= m06_couplers_to_m06_couplers_ARREADY;
  S_AXI_awready <= m06_couplers_to_m06_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m06_couplers_to_m06_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m06_couplers_to_m06_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m06_couplers_to_m06_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m06_couplers_to_m06_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m06_couplers_to_m06_couplers_RVALID;
  S_AXI_wready <= m06_couplers_to_m06_couplers_WREADY;
  m06_couplers_to_m06_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m06_couplers_to_m06_couplers_ARREADY <= M_AXI_arready;
  m06_couplers_to_m06_couplers_ARVALID <= S_AXI_arvalid;
  m06_couplers_to_m06_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m06_couplers_to_m06_couplers_AWREADY <= M_AXI_awready;
  m06_couplers_to_m06_couplers_AWVALID <= S_AXI_awvalid;
  m06_couplers_to_m06_couplers_BREADY <= S_AXI_bready;
  m06_couplers_to_m06_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m06_couplers_to_m06_couplers_BVALID <= M_AXI_bvalid;
  m06_couplers_to_m06_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m06_couplers_to_m06_couplers_RREADY <= S_AXI_rready;
  m06_couplers_to_m06_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m06_couplers_to_m06_couplers_RVALID <= M_AXI_rvalid;
  m06_couplers_to_m06_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m06_couplers_to_m06_couplers_WREADY <= M_AXI_wready;
  m06_couplers_to_m06_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m06_couplers_to_m06_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m07_couplers_imp_LYVHKQ is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m07_couplers_imp_LYVHKQ;

architecture STRUCTURE of m07_couplers_imp_LYVHKQ is
  signal m07_couplers_to_m07_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_m07_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m07_couplers_to_m07_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_m07_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_m07_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_m07_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m07_couplers_to_m07_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_m07_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_m07_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_m07_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_m07_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_m07_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_m07_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_m07_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_m07_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_m07_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_m07_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_m07_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m07_couplers_to_m07_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m07_couplers_to_m07_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m07_couplers_to_m07_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m07_couplers_to_m07_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m07_couplers_to_m07_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m07_couplers_to_m07_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m07_couplers_to_m07_couplers_AWVALID(0);
  M_AXI_bready(0) <= m07_couplers_to_m07_couplers_BREADY(0);
  M_AXI_rready(0) <= m07_couplers_to_m07_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m07_couplers_to_m07_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m07_couplers_to_m07_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m07_couplers_to_m07_couplers_WVALID(0);
  S_AXI_arready(0) <= m07_couplers_to_m07_couplers_ARREADY(0);
  S_AXI_awready(0) <= m07_couplers_to_m07_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m07_couplers_to_m07_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m07_couplers_to_m07_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m07_couplers_to_m07_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m07_couplers_to_m07_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m07_couplers_to_m07_couplers_RVALID(0);
  S_AXI_wready(0) <= m07_couplers_to_m07_couplers_WREADY(0);
  m07_couplers_to_m07_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m07_couplers_to_m07_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m07_couplers_to_m07_couplers_ARREADY(0) <= M_AXI_arready(0);
  m07_couplers_to_m07_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m07_couplers_to_m07_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m07_couplers_to_m07_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m07_couplers_to_m07_couplers_AWREADY(0) <= M_AXI_awready(0);
  m07_couplers_to_m07_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m07_couplers_to_m07_couplers_BREADY(0) <= S_AXI_bready(0);
  m07_couplers_to_m07_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m07_couplers_to_m07_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m07_couplers_to_m07_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m07_couplers_to_m07_couplers_RREADY(0) <= S_AXI_rready(0);
  m07_couplers_to_m07_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m07_couplers_to_m07_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m07_couplers_to_m07_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m07_couplers_to_m07_couplers_WREADY(0) <= M_AXI_wready(0);
  m07_couplers_to_m07_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m07_couplers_to_m07_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m08_couplers_imp_1FF5BKI is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m08_couplers_imp_1FF5BKI;

architecture STRUCTURE of m08_couplers_imp_1FF5BKI is
  signal m08_couplers_to_m08_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_m08_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m08_couplers_to_m08_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_m08_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_m08_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_m08_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m08_couplers_to_m08_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_m08_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_m08_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_m08_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m08_couplers_to_m08_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_m08_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_m08_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_m08_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m08_couplers_to_m08_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_m08_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_m08_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_m08_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m08_couplers_to_m08_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m08_couplers_to_m08_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m08_couplers_to_m08_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m08_couplers_to_m08_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m08_couplers_to_m08_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m08_couplers_to_m08_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m08_couplers_to_m08_couplers_AWVALID(0);
  M_AXI_bready(0) <= m08_couplers_to_m08_couplers_BREADY(0);
  M_AXI_rready(0) <= m08_couplers_to_m08_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m08_couplers_to_m08_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m08_couplers_to_m08_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m08_couplers_to_m08_couplers_WVALID(0);
  S_AXI_arready(0) <= m08_couplers_to_m08_couplers_ARREADY(0);
  S_AXI_awready(0) <= m08_couplers_to_m08_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m08_couplers_to_m08_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m08_couplers_to_m08_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m08_couplers_to_m08_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m08_couplers_to_m08_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m08_couplers_to_m08_couplers_RVALID(0);
  S_AXI_wready(0) <= m08_couplers_to_m08_couplers_WREADY(0);
  m08_couplers_to_m08_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m08_couplers_to_m08_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m08_couplers_to_m08_couplers_ARREADY(0) <= M_AXI_arready(0);
  m08_couplers_to_m08_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m08_couplers_to_m08_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m08_couplers_to_m08_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m08_couplers_to_m08_couplers_AWREADY(0) <= M_AXI_awready(0);
  m08_couplers_to_m08_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m08_couplers_to_m08_couplers_BREADY(0) <= S_AXI_bready(0);
  m08_couplers_to_m08_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m08_couplers_to_m08_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m08_couplers_to_m08_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m08_couplers_to_m08_couplers_RREADY(0) <= S_AXI_rready(0);
  m08_couplers_to_m08_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m08_couplers_to_m08_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m08_couplers_to_m08_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m08_couplers_to_m08_couplers_WREADY(0) <= M_AXI_wready(0);
  m08_couplers_to_m08_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m08_couplers_to_m08_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m09_couplers_imp_NV1J5F is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m09_couplers_imp_NV1J5F;

architecture STRUCTURE of m09_couplers_imp_NV1J5F is
  signal m09_couplers_to_m09_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_m09_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m09_couplers_to_m09_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_m09_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_m09_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_m09_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m09_couplers_to_m09_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_m09_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_m09_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_m09_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_m09_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_m09_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_m09_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_m09_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_m09_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_m09_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_m09_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_m09_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m09_couplers_to_m09_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m09_couplers_to_m09_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m09_couplers_to_m09_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m09_couplers_to_m09_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m09_couplers_to_m09_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m09_couplers_to_m09_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m09_couplers_to_m09_couplers_AWVALID(0);
  M_AXI_bready(0) <= m09_couplers_to_m09_couplers_BREADY(0);
  M_AXI_rready(0) <= m09_couplers_to_m09_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m09_couplers_to_m09_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m09_couplers_to_m09_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m09_couplers_to_m09_couplers_WVALID(0);
  S_AXI_arready(0) <= m09_couplers_to_m09_couplers_ARREADY(0);
  S_AXI_awready(0) <= m09_couplers_to_m09_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m09_couplers_to_m09_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m09_couplers_to_m09_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m09_couplers_to_m09_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m09_couplers_to_m09_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m09_couplers_to_m09_couplers_RVALID(0);
  S_AXI_wready(0) <= m09_couplers_to_m09_couplers_WREADY(0);
  m09_couplers_to_m09_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m09_couplers_to_m09_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m09_couplers_to_m09_couplers_ARREADY(0) <= M_AXI_arready(0);
  m09_couplers_to_m09_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m09_couplers_to_m09_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m09_couplers_to_m09_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m09_couplers_to_m09_couplers_AWREADY(0) <= M_AXI_awready(0);
  m09_couplers_to_m09_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m09_couplers_to_m09_couplers_BREADY(0) <= S_AXI_bready(0);
  m09_couplers_to_m09_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m09_couplers_to_m09_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m09_couplers_to_m09_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m09_couplers_to_m09_couplers_RREADY(0) <= S_AXI_rready(0);
  m09_couplers_to_m09_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m09_couplers_to_m09_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m09_couplers_to_m09_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m09_couplers_to_m09_couplers_WREADY(0) <= M_AXI_wready(0);
  m09_couplers_to_m09_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m09_couplers_to_m09_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m10_couplers_imp_XTG13A is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m10_couplers_imp_XTG13A;

architecture STRUCTURE of m10_couplers_imp_XTG13A is
  signal m10_couplers_to_m10_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_m10_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m10_couplers_to_m10_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_m10_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_m10_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_m10_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m10_couplers_to_m10_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_m10_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_m10_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_m10_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m10_couplers_to_m10_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_m10_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_m10_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_m10_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m10_couplers_to_m10_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_m10_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_m10_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_m10_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m10_couplers_to_m10_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m10_couplers_to_m10_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m10_couplers_to_m10_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m10_couplers_to_m10_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m10_couplers_to_m10_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m10_couplers_to_m10_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m10_couplers_to_m10_couplers_AWVALID(0);
  M_AXI_bready(0) <= m10_couplers_to_m10_couplers_BREADY(0);
  M_AXI_rready(0) <= m10_couplers_to_m10_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m10_couplers_to_m10_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m10_couplers_to_m10_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m10_couplers_to_m10_couplers_WVALID(0);
  S_AXI_arready(0) <= m10_couplers_to_m10_couplers_ARREADY(0);
  S_AXI_awready(0) <= m10_couplers_to_m10_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m10_couplers_to_m10_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m10_couplers_to_m10_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m10_couplers_to_m10_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m10_couplers_to_m10_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m10_couplers_to_m10_couplers_RVALID(0);
  S_AXI_wready(0) <= m10_couplers_to_m10_couplers_WREADY(0);
  m10_couplers_to_m10_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m10_couplers_to_m10_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m10_couplers_to_m10_couplers_ARREADY(0) <= M_AXI_arready(0);
  m10_couplers_to_m10_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m10_couplers_to_m10_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m10_couplers_to_m10_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m10_couplers_to_m10_couplers_AWREADY(0) <= M_AXI_awready(0);
  m10_couplers_to_m10_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m10_couplers_to_m10_couplers_BREADY(0) <= S_AXI_bready(0);
  m10_couplers_to_m10_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m10_couplers_to_m10_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m10_couplers_to_m10_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m10_couplers_to_m10_couplers_RREADY(0) <= S_AXI_rready(0);
  m10_couplers_to_m10_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m10_couplers_to_m10_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m10_couplers_to_m10_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m10_couplers_to_m10_couplers_WREADY(0) <= M_AXI_wready(0);
  m10_couplers_to_m10_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m10_couplers_to_m10_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m11_couplers_imp_15TB7MV is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m11_couplers_imp_15TB7MV;

architecture STRUCTURE of m11_couplers_imp_15TB7MV is
  signal m11_couplers_to_m11_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_m11_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_m11_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_m11_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_m11_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_m11_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_m11_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_m11_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m11_couplers_to_m11_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_m11_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_m11_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_m11_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m11_couplers_to_m11_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_m11_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_m11_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_m11_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m11_couplers_to_m11_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m11_couplers_to_m11_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m11_couplers_to_m11_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m11_couplers_to_m11_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m11_couplers_to_m11_couplers_AWVALID(0);
  M_AXI_bready(0) <= m11_couplers_to_m11_couplers_BREADY(0);
  M_AXI_rready(0) <= m11_couplers_to_m11_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m11_couplers_to_m11_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m11_couplers_to_m11_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m11_couplers_to_m11_couplers_WVALID(0);
  S_AXI_arready(0) <= m11_couplers_to_m11_couplers_ARREADY(0);
  S_AXI_awready(0) <= m11_couplers_to_m11_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m11_couplers_to_m11_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m11_couplers_to_m11_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m11_couplers_to_m11_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m11_couplers_to_m11_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m11_couplers_to_m11_couplers_RVALID(0);
  S_AXI_wready(0) <= m11_couplers_to_m11_couplers_WREADY(0);
  m11_couplers_to_m11_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m11_couplers_to_m11_couplers_ARREADY(0) <= M_AXI_arready(0);
  m11_couplers_to_m11_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m11_couplers_to_m11_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m11_couplers_to_m11_couplers_AWREADY(0) <= M_AXI_awready(0);
  m11_couplers_to_m11_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m11_couplers_to_m11_couplers_BREADY(0) <= S_AXI_bready(0);
  m11_couplers_to_m11_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m11_couplers_to_m11_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m11_couplers_to_m11_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m11_couplers_to_m11_couplers_RREADY(0) <= S_AXI_rready(0);
  m11_couplers_to_m11_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m11_couplers_to_m11_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m11_couplers_to_m11_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m11_couplers_to_m11_couplers_WREADY(0) <= M_AXI_wready(0);
  m11_couplers_to_m11_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m11_couplers_to_m11_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m12_couplers_imp_YGOZD1 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m12_couplers_imp_YGOZD1;

architecture STRUCTURE of m12_couplers_imp_YGOZD1 is
  signal m12_couplers_to_m12_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m12_couplers_to_m12_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_m12_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_m12_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m12_couplers_to_m12_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_m12_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_m12_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_m12_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m12_couplers_to_m12_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_m12_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m12_couplers_to_m12_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_m12_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m12_couplers_to_m12_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_m12_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m12_couplers_to_m12_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_m12_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m12_couplers_to_m12_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m12_couplers_to_m12_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m12_couplers_to_m12_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m12_couplers_to_m12_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m12_couplers_to_m12_couplers_AWVALID(0);
  M_AXI_bready(0) <= m12_couplers_to_m12_couplers_BREADY(0);
  M_AXI_rready(0) <= m12_couplers_to_m12_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m12_couplers_to_m12_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m12_couplers_to_m12_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m12_couplers_to_m12_couplers_WVALID(0);
  S_AXI_arready(0) <= m12_couplers_to_m12_couplers_ARREADY(0);
  S_AXI_awready(0) <= m12_couplers_to_m12_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m12_couplers_to_m12_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m12_couplers_to_m12_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m12_couplers_to_m12_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m12_couplers_to_m12_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m12_couplers_to_m12_couplers_RVALID(0);
  S_AXI_wready(0) <= m12_couplers_to_m12_couplers_WREADY(0);
  m12_couplers_to_m12_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m12_couplers_to_m12_couplers_ARREADY(0) <= M_AXI_arready(0);
  m12_couplers_to_m12_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m12_couplers_to_m12_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m12_couplers_to_m12_couplers_AWREADY(0) <= M_AXI_awready(0);
  m12_couplers_to_m12_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m12_couplers_to_m12_couplers_BREADY(0) <= S_AXI_bready(0);
  m12_couplers_to_m12_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m12_couplers_to_m12_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m12_couplers_to_m12_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m12_couplers_to_m12_couplers_RREADY(0) <= S_AXI_rready(0);
  m12_couplers_to_m12_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m12_couplers_to_m12_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m12_couplers_to_m12_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m12_couplers_to_m12_couplers_WREADY(0) <= M_AXI_wready(0);
  m12_couplers_to_m12_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m12_couplers_to_m12_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m13_couplers_imp_14WD4H0 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m13_couplers_imp_14WD4H0;

architecture STRUCTURE of m13_couplers_imp_14WD4H0 is
  signal m13_couplers_to_m13_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_m13_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m13_couplers_to_m13_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_m13_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_m13_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_m13_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m13_couplers_to_m13_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_m13_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_m13_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_m13_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m13_couplers_to_m13_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_m13_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_m13_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_m13_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m13_couplers_to_m13_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_m13_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_m13_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_m13_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m13_couplers_to_m13_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m13_couplers_to_m13_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m13_couplers_to_m13_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m13_couplers_to_m13_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m13_couplers_to_m13_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m13_couplers_to_m13_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m13_couplers_to_m13_couplers_AWVALID(0);
  M_AXI_bready(0) <= m13_couplers_to_m13_couplers_BREADY(0);
  M_AXI_rready(0) <= m13_couplers_to_m13_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m13_couplers_to_m13_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m13_couplers_to_m13_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m13_couplers_to_m13_couplers_WVALID(0);
  S_AXI_arready(0) <= m13_couplers_to_m13_couplers_ARREADY(0);
  S_AXI_awready(0) <= m13_couplers_to_m13_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m13_couplers_to_m13_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m13_couplers_to_m13_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m13_couplers_to_m13_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m13_couplers_to_m13_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m13_couplers_to_m13_couplers_RVALID(0);
  S_AXI_wready(0) <= m13_couplers_to_m13_couplers_WREADY(0);
  m13_couplers_to_m13_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m13_couplers_to_m13_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m13_couplers_to_m13_couplers_ARREADY(0) <= M_AXI_arready(0);
  m13_couplers_to_m13_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m13_couplers_to_m13_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m13_couplers_to_m13_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m13_couplers_to_m13_couplers_AWREADY(0) <= M_AXI_awready(0);
  m13_couplers_to_m13_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m13_couplers_to_m13_couplers_BREADY(0) <= S_AXI_bready(0);
  m13_couplers_to_m13_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m13_couplers_to_m13_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m13_couplers_to_m13_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m13_couplers_to_m13_couplers_RREADY(0) <= S_AXI_rready(0);
  m13_couplers_to_m13_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m13_couplers_to_m13_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m13_couplers_to_m13_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m13_couplers_to_m13_couplers_WREADY(0) <= M_AXI_wready(0);
  m13_couplers_to_m13_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m13_couplers_to_m13_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m14_couplers_imp_VPKEWW is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m14_couplers_imp_VPKEWW;

architecture STRUCTURE of m14_couplers_imp_VPKEWW is
  signal m14_couplers_to_m14_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_m14_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m14_couplers_to_m14_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_m14_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_m14_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_m14_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m14_couplers_to_m14_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_m14_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_m14_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_m14_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_m14_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_m14_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_m14_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_m14_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_m14_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_m14_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_m14_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_m14_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_m14_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m14_couplers_to_m14_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m14_couplers_to_m14_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m14_couplers_to_m14_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m14_couplers_to_m14_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m14_couplers_to_m14_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m14_couplers_to_m14_couplers_AWVALID(0);
  M_AXI_bready(0) <= m14_couplers_to_m14_couplers_BREADY(0);
  M_AXI_rready(0) <= m14_couplers_to_m14_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m14_couplers_to_m14_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m14_couplers_to_m14_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m14_couplers_to_m14_couplers_WVALID(0);
  S_AXI_arready(0) <= m14_couplers_to_m14_couplers_ARREADY(0);
  S_AXI_awready(0) <= m14_couplers_to_m14_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m14_couplers_to_m14_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m14_couplers_to_m14_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m14_couplers_to_m14_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m14_couplers_to_m14_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m14_couplers_to_m14_couplers_RVALID(0);
  S_AXI_wready(0) <= m14_couplers_to_m14_couplers_WREADY(0);
  m14_couplers_to_m14_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m14_couplers_to_m14_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m14_couplers_to_m14_couplers_ARREADY(0) <= M_AXI_arready(0);
  m14_couplers_to_m14_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m14_couplers_to_m14_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m14_couplers_to_m14_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m14_couplers_to_m14_couplers_AWREADY(0) <= M_AXI_awready(0);
  m14_couplers_to_m14_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m14_couplers_to_m14_couplers_BREADY(0) <= S_AXI_bready(0);
  m14_couplers_to_m14_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m14_couplers_to_m14_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m14_couplers_to_m14_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m14_couplers_to_m14_couplers_RREADY(0) <= S_AXI_rready(0);
  m14_couplers_to_m14_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m14_couplers_to_m14_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m14_couplers_to_m14_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m14_couplers_to_m14_couplers_WREADY(0) <= M_AXI_wready(0);
  m14_couplers_to_m14_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m14_couplers_to_m14_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m15_couplers_imp_17LB49T is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m15_couplers_imp_17LB49T;

architecture STRUCTURE of m15_couplers_imp_17LB49T is
  signal m15_couplers_to_m15_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m15_couplers_to_m15_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m15_couplers_to_m15_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_m15_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_m15_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m15_couplers_to_m15_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m15_couplers_to_m15_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_m15_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_m15_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_m15_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m15_couplers_to_m15_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_m15_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m15_couplers_to_m15_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_m15_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m15_couplers_to_m15_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_m15_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m15_couplers_to_m15_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_m15_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m15_couplers_to_m15_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m15_couplers_to_m15_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m15_couplers_to_m15_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m15_couplers_to_m15_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m15_couplers_to_m15_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m15_couplers_to_m15_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m15_couplers_to_m15_couplers_AWVALID(0);
  M_AXI_bready(0) <= m15_couplers_to_m15_couplers_BREADY(0);
  M_AXI_rready(0) <= m15_couplers_to_m15_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m15_couplers_to_m15_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m15_couplers_to_m15_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m15_couplers_to_m15_couplers_WVALID(0);
  S_AXI_arready(0) <= m15_couplers_to_m15_couplers_ARREADY(0);
  S_AXI_awready(0) <= m15_couplers_to_m15_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m15_couplers_to_m15_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m15_couplers_to_m15_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m15_couplers_to_m15_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m15_couplers_to_m15_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m15_couplers_to_m15_couplers_RVALID(0);
  S_AXI_wready(0) <= m15_couplers_to_m15_couplers_WREADY(0);
  m15_couplers_to_m15_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m15_couplers_to_m15_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m15_couplers_to_m15_couplers_ARREADY(0) <= M_AXI_arready(0);
  m15_couplers_to_m15_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m15_couplers_to_m15_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m15_couplers_to_m15_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m15_couplers_to_m15_couplers_AWREADY(0) <= M_AXI_awready(0);
  m15_couplers_to_m15_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m15_couplers_to_m15_couplers_BREADY(0) <= S_AXI_bready(0);
  m15_couplers_to_m15_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m15_couplers_to_m15_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m15_couplers_to_m15_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m15_couplers_to_m15_couplers_RREADY(0) <= S_AXI_rready(0);
  m15_couplers_to_m15_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m15_couplers_to_m15_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m15_couplers_to_m15_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m15_couplers_to_m15_couplers_WREADY(0) <= M_AXI_wready(0);
  m15_couplers_to_m15_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m15_couplers_to_m15_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m16_couplers_imp_X6SV0J is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m16_couplers_imp_X6SV0J;

architecture STRUCTURE of m16_couplers_imp_X6SV0J is
  signal m16_couplers_to_m16_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m16_couplers_to_m16_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m16_couplers_to_m16_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m16_couplers_to_m16_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m16_couplers_to_m16_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m16_couplers_to_m16_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m16_couplers_to_m16_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m16_couplers_to_m16_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m16_couplers_to_m16_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m16_couplers_to_m16_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m16_couplers_to_m16_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m16_couplers_to_m16_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m16_couplers_to_m16_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m16_couplers_to_m16_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m16_couplers_to_m16_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m16_couplers_to_m16_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m16_couplers_to_m16_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m16_couplers_to_m16_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m16_couplers_to_m16_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m16_couplers_to_m16_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m16_couplers_to_m16_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m16_couplers_to_m16_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m16_couplers_to_m16_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m16_couplers_to_m16_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m16_couplers_to_m16_couplers_AWVALID(0);
  M_AXI_bready(0) <= m16_couplers_to_m16_couplers_BREADY(0);
  M_AXI_rready(0) <= m16_couplers_to_m16_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m16_couplers_to_m16_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m16_couplers_to_m16_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m16_couplers_to_m16_couplers_WVALID(0);
  S_AXI_arready(0) <= m16_couplers_to_m16_couplers_ARREADY(0);
  S_AXI_awready(0) <= m16_couplers_to_m16_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m16_couplers_to_m16_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m16_couplers_to_m16_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m16_couplers_to_m16_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m16_couplers_to_m16_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m16_couplers_to_m16_couplers_RVALID(0);
  S_AXI_wready(0) <= m16_couplers_to_m16_couplers_WREADY(0);
  m16_couplers_to_m16_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m16_couplers_to_m16_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m16_couplers_to_m16_couplers_ARREADY(0) <= M_AXI_arready(0);
  m16_couplers_to_m16_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m16_couplers_to_m16_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m16_couplers_to_m16_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m16_couplers_to_m16_couplers_AWREADY(0) <= M_AXI_awready(0);
  m16_couplers_to_m16_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m16_couplers_to_m16_couplers_BREADY(0) <= S_AXI_bready(0);
  m16_couplers_to_m16_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m16_couplers_to_m16_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m16_couplers_to_m16_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m16_couplers_to_m16_couplers_RREADY(0) <= S_AXI_rready(0);
  m16_couplers_to_m16_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m16_couplers_to_m16_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m16_couplers_to_m16_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m16_couplers_to_m16_couplers_WREADY(0) <= M_AXI_wready(0);
  m16_couplers_to_m16_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m16_couplers_to_m16_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m17_couplers_imp_16EE3TU is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m17_couplers_imp_16EE3TU;

architecture STRUCTURE of m17_couplers_imp_16EE3TU is
  signal m17_couplers_to_m17_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m17_couplers_to_m17_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m17_couplers_to_m17_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m17_couplers_to_m17_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m17_couplers_to_m17_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m17_couplers_to_m17_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m17_couplers_to_m17_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m17_couplers_to_m17_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m17_couplers_to_m17_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m17_couplers_to_m17_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m17_couplers_to_m17_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m17_couplers_to_m17_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m17_couplers_to_m17_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m17_couplers_to_m17_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m17_couplers_to_m17_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m17_couplers_to_m17_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m17_couplers_to_m17_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m17_couplers_to_m17_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m17_couplers_to_m17_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m17_couplers_to_m17_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m17_couplers_to_m17_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m17_couplers_to_m17_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m17_couplers_to_m17_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m17_couplers_to_m17_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m17_couplers_to_m17_couplers_AWVALID(0);
  M_AXI_bready(0) <= m17_couplers_to_m17_couplers_BREADY(0);
  M_AXI_rready(0) <= m17_couplers_to_m17_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m17_couplers_to_m17_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m17_couplers_to_m17_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m17_couplers_to_m17_couplers_WVALID(0);
  S_AXI_arready(0) <= m17_couplers_to_m17_couplers_ARREADY(0);
  S_AXI_awready(0) <= m17_couplers_to_m17_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m17_couplers_to_m17_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m17_couplers_to_m17_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m17_couplers_to_m17_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m17_couplers_to_m17_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m17_couplers_to_m17_couplers_RVALID(0);
  S_AXI_wready(0) <= m17_couplers_to_m17_couplers_WREADY(0);
  m17_couplers_to_m17_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m17_couplers_to_m17_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m17_couplers_to_m17_couplers_ARREADY(0) <= M_AXI_arready(0);
  m17_couplers_to_m17_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m17_couplers_to_m17_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m17_couplers_to_m17_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m17_couplers_to_m17_couplers_AWREADY(0) <= M_AXI_awready(0);
  m17_couplers_to_m17_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m17_couplers_to_m17_couplers_BREADY(0) <= S_AXI_bready(0);
  m17_couplers_to_m17_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m17_couplers_to_m17_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m17_couplers_to_m17_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m17_couplers_to_m17_couplers_RREADY(0) <= S_AXI_rready(0);
  m17_couplers_to_m17_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m17_couplers_to_m17_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m17_couplers_to_m17_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m17_couplers_to_m17_couplers_WREADY(0) <= M_AXI_wready(0);
  m17_couplers_to_m17_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m17_couplers_to_m17_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m18_couplers_imp_UPN3WQ is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m18_couplers_imp_UPN3WQ;

architecture STRUCTURE of m18_couplers_imp_UPN3WQ is
  signal m18_couplers_to_m18_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m18_couplers_to_m18_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m18_couplers_to_m18_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_m18_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_m18_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m18_couplers_to_m18_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m18_couplers_to_m18_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_m18_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_m18_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_m18_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m18_couplers_to_m18_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_m18_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m18_couplers_to_m18_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_m18_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m18_couplers_to_m18_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_m18_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m18_couplers_to_m18_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_m18_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m18_couplers_to_m18_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m18_couplers_to_m18_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m18_couplers_to_m18_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m18_couplers_to_m18_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m18_couplers_to_m18_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m18_couplers_to_m18_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m18_couplers_to_m18_couplers_AWVALID(0);
  M_AXI_bready(0) <= m18_couplers_to_m18_couplers_BREADY(0);
  M_AXI_rready(0) <= m18_couplers_to_m18_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m18_couplers_to_m18_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m18_couplers_to_m18_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m18_couplers_to_m18_couplers_WVALID(0);
  S_AXI_arready(0) <= m18_couplers_to_m18_couplers_ARREADY(0);
  S_AXI_awready(0) <= m18_couplers_to_m18_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m18_couplers_to_m18_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m18_couplers_to_m18_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m18_couplers_to_m18_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m18_couplers_to_m18_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m18_couplers_to_m18_couplers_RVALID(0);
  S_AXI_wready(0) <= m18_couplers_to_m18_couplers_WREADY(0);
  m18_couplers_to_m18_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m18_couplers_to_m18_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m18_couplers_to_m18_couplers_ARREADY(0) <= M_AXI_arready(0);
  m18_couplers_to_m18_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m18_couplers_to_m18_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m18_couplers_to_m18_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m18_couplers_to_m18_couplers_AWREADY(0) <= M_AXI_awready(0);
  m18_couplers_to_m18_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m18_couplers_to_m18_couplers_BREADY(0) <= S_AXI_bready(0);
  m18_couplers_to_m18_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m18_couplers_to_m18_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m18_couplers_to_m18_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m18_couplers_to_m18_couplers_RREADY(0) <= S_AXI_rready(0);
  m18_couplers_to_m18_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m18_couplers_to_m18_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m18_couplers_to_m18_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m18_couplers_to_m18_couplers_WREADY(0) <= M_AXI_wready(0);
  m18_couplers_to_m18_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m18_couplers_to_m18_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m19_couplers_imp_101E8A3 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m19_couplers_imp_101E8A3;

architecture STRUCTURE of m19_couplers_imp_101E8A3 is
  signal m19_couplers_to_m19_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m19_couplers_to_m19_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m19_couplers_to_m19_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_m19_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_m19_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m19_couplers_to_m19_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m19_couplers_to_m19_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_m19_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_m19_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_m19_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m19_couplers_to_m19_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_m19_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m19_couplers_to_m19_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_m19_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m19_couplers_to_m19_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_m19_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m19_couplers_to_m19_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_m19_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m19_couplers_to_m19_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m19_couplers_to_m19_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m19_couplers_to_m19_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m19_couplers_to_m19_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m19_couplers_to_m19_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m19_couplers_to_m19_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m19_couplers_to_m19_couplers_AWVALID(0);
  M_AXI_bready(0) <= m19_couplers_to_m19_couplers_BREADY(0);
  M_AXI_rready(0) <= m19_couplers_to_m19_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m19_couplers_to_m19_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m19_couplers_to_m19_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m19_couplers_to_m19_couplers_WVALID(0);
  S_AXI_arready(0) <= m19_couplers_to_m19_couplers_ARREADY(0);
  S_AXI_awready(0) <= m19_couplers_to_m19_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m19_couplers_to_m19_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m19_couplers_to_m19_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m19_couplers_to_m19_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m19_couplers_to_m19_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m19_couplers_to_m19_couplers_RVALID(0);
  S_AXI_wready(0) <= m19_couplers_to_m19_couplers_WREADY(0);
  m19_couplers_to_m19_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m19_couplers_to_m19_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m19_couplers_to_m19_couplers_ARREADY(0) <= M_AXI_arready(0);
  m19_couplers_to_m19_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m19_couplers_to_m19_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m19_couplers_to_m19_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m19_couplers_to_m19_couplers_AWREADY(0) <= M_AXI_awready(0);
  m19_couplers_to_m19_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m19_couplers_to_m19_couplers_BREADY(0) <= S_AXI_bready(0);
  m19_couplers_to_m19_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m19_couplers_to_m19_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m19_couplers_to_m19_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m19_couplers_to_m19_couplers_RREADY(0) <= S_AXI_rready(0);
  m19_couplers_to_m19_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m19_couplers_to_m19_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m19_couplers_to_m19_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m19_couplers_to_m19_couplers_WREADY(0) <= M_AXI_wready(0);
  m19_couplers_to_m19_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m19_couplers_to_m19_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m20_couplers_imp_1OOOYEN is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m20_couplers_imp_1OOOYEN;

architecture STRUCTURE of m20_couplers_imp_1OOOYEN is
  signal m20_couplers_to_m20_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m20_couplers_to_m20_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m20_couplers_to_m20_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_m20_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_m20_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m20_couplers_to_m20_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m20_couplers_to_m20_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_m20_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_m20_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_m20_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m20_couplers_to_m20_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_m20_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m20_couplers_to_m20_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_m20_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m20_couplers_to_m20_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_m20_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m20_couplers_to_m20_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_m20_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m20_couplers_to_m20_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m20_couplers_to_m20_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m20_couplers_to_m20_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m20_couplers_to_m20_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m20_couplers_to_m20_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m20_couplers_to_m20_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m20_couplers_to_m20_couplers_AWVALID(0);
  M_AXI_bready(0) <= m20_couplers_to_m20_couplers_BREADY(0);
  M_AXI_rready(0) <= m20_couplers_to_m20_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m20_couplers_to_m20_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m20_couplers_to_m20_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m20_couplers_to_m20_couplers_WVALID(0);
  S_AXI_arready(0) <= m20_couplers_to_m20_couplers_ARREADY(0);
  S_AXI_awready(0) <= m20_couplers_to_m20_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m20_couplers_to_m20_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m20_couplers_to_m20_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m20_couplers_to_m20_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m20_couplers_to_m20_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m20_couplers_to_m20_couplers_RVALID(0);
  S_AXI_wready(0) <= m20_couplers_to_m20_couplers_WREADY(0);
  m20_couplers_to_m20_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m20_couplers_to_m20_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m20_couplers_to_m20_couplers_ARREADY(0) <= M_AXI_arready(0);
  m20_couplers_to_m20_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m20_couplers_to_m20_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m20_couplers_to_m20_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m20_couplers_to_m20_couplers_AWREADY(0) <= M_AXI_awready(0);
  m20_couplers_to_m20_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m20_couplers_to_m20_couplers_BREADY(0) <= S_AXI_bready(0);
  m20_couplers_to_m20_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m20_couplers_to_m20_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m20_couplers_to_m20_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m20_couplers_to_m20_couplers_RREADY(0) <= S_AXI_rready(0);
  m20_couplers_to_m20_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m20_couplers_to_m20_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m20_couplers_to_m20_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m20_couplers_to_m20_couplers_WREADY(0) <= M_AXI_wready(0);
  m20_couplers_to_m20_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m20_couplers_to_m20_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m21_couplers_imp_EYDIVI is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m21_couplers_imp_EYDIVI;

architecture STRUCTURE of m21_couplers_imp_EYDIVI is
  signal m21_couplers_to_m21_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m21_couplers_to_m21_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m21_couplers_to_m21_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m21_couplers_to_m21_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m21_couplers_to_m21_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m21_couplers_to_m21_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m21_couplers_to_m21_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m21_couplers_to_m21_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m21_couplers_to_m21_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m21_couplers_to_m21_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m21_couplers_to_m21_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m21_couplers_to_m21_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m21_couplers_to_m21_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m21_couplers_to_m21_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m21_couplers_to_m21_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m21_couplers_to_m21_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m21_couplers_to_m21_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m21_couplers_to_m21_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m21_couplers_to_m21_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m21_couplers_to_m21_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m21_couplers_to_m21_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m21_couplers_to_m21_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m21_couplers_to_m21_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m21_couplers_to_m21_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m21_couplers_to_m21_couplers_AWVALID(0);
  M_AXI_bready(0) <= m21_couplers_to_m21_couplers_BREADY(0);
  M_AXI_rready(0) <= m21_couplers_to_m21_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m21_couplers_to_m21_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m21_couplers_to_m21_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m21_couplers_to_m21_couplers_WVALID(0);
  S_AXI_arready(0) <= m21_couplers_to_m21_couplers_ARREADY(0);
  S_AXI_awready(0) <= m21_couplers_to_m21_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m21_couplers_to_m21_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m21_couplers_to_m21_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m21_couplers_to_m21_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m21_couplers_to_m21_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m21_couplers_to_m21_couplers_RVALID(0);
  S_AXI_wready(0) <= m21_couplers_to_m21_couplers_WREADY(0);
  m21_couplers_to_m21_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m21_couplers_to_m21_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m21_couplers_to_m21_couplers_ARREADY(0) <= M_AXI_arready(0);
  m21_couplers_to_m21_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m21_couplers_to_m21_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m21_couplers_to_m21_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m21_couplers_to_m21_couplers_AWREADY(0) <= M_AXI_awready(0);
  m21_couplers_to_m21_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m21_couplers_to_m21_couplers_BREADY(0) <= S_AXI_bready(0);
  m21_couplers_to_m21_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m21_couplers_to_m21_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m21_couplers_to_m21_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m21_couplers_to_m21_couplers_RREADY(0) <= S_AXI_rready(0);
  m21_couplers_to_m21_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m21_couplers_to_m21_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m21_couplers_to_m21_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m21_couplers_to_m21_couplers_WREADY(0) <= M_AXI_wready(0);
  m21_couplers_to_m21_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m21_couplers_to_m21_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m22_couplers_imp_1PZCQEK is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m22_couplers_imp_1PZCQEK;

architecture STRUCTURE of m22_couplers_imp_1PZCQEK is
  signal m22_couplers_to_m22_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m22_couplers_to_m22_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m22_couplers_to_m22_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m22_couplers_to_m22_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m22_couplers_to_m22_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m22_couplers_to_m22_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m22_couplers_to_m22_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m22_couplers_to_m22_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m22_couplers_to_m22_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m22_couplers_to_m22_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m22_couplers_to_m22_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m22_couplers_to_m22_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m22_couplers_to_m22_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m22_couplers_to_m22_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m22_couplers_to_m22_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m22_couplers_to_m22_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m22_couplers_to_m22_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m22_couplers_to_m22_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m22_couplers_to_m22_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m22_couplers_to_m22_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m22_couplers_to_m22_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m22_couplers_to_m22_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m22_couplers_to_m22_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m22_couplers_to_m22_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m22_couplers_to_m22_couplers_AWVALID(0);
  M_AXI_bready(0) <= m22_couplers_to_m22_couplers_BREADY(0);
  M_AXI_rready(0) <= m22_couplers_to_m22_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m22_couplers_to_m22_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m22_couplers_to_m22_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m22_couplers_to_m22_couplers_WVALID(0);
  S_AXI_arready(0) <= m22_couplers_to_m22_couplers_ARREADY(0);
  S_AXI_awready(0) <= m22_couplers_to_m22_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m22_couplers_to_m22_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m22_couplers_to_m22_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m22_couplers_to_m22_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m22_couplers_to_m22_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m22_couplers_to_m22_couplers_RVALID(0);
  S_AXI_wready(0) <= m22_couplers_to_m22_couplers_WREADY(0);
  m22_couplers_to_m22_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m22_couplers_to_m22_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m22_couplers_to_m22_couplers_ARREADY(0) <= M_AXI_arready(0);
  m22_couplers_to_m22_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m22_couplers_to_m22_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m22_couplers_to_m22_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m22_couplers_to_m22_couplers_AWREADY(0) <= M_AXI_awready(0);
  m22_couplers_to_m22_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m22_couplers_to_m22_couplers_BREADY(0) <= S_AXI_bready(0);
  m22_couplers_to_m22_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m22_couplers_to_m22_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m22_couplers_to_m22_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m22_couplers_to_m22_couplers_RREADY(0) <= S_AXI_rready(0);
  m22_couplers_to_m22_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m22_couplers_to_m22_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m22_couplers_to_m22_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m22_couplers_to_m22_couplers_WREADY(0) <= M_AXI_wready(0);
  m22_couplers_to_m22_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m22_couplers_to_m22_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m23_couplers_imp_DDE4WD is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m23_couplers_imp_DDE4WD;

architecture STRUCTURE of m23_couplers_imp_DDE4WD is
  signal m23_couplers_to_m23_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m23_couplers_to_m23_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m23_couplers_to_m23_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m23_couplers_to_m23_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m23_couplers_to_m23_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m23_couplers_to_m23_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m23_couplers_to_m23_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m23_couplers_to_m23_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m23_couplers_to_m23_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m23_couplers_to_m23_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m23_couplers_to_m23_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m23_couplers_to_m23_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m23_couplers_to_m23_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m23_couplers_to_m23_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m23_couplers_to_m23_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m23_couplers_to_m23_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m23_couplers_to_m23_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m23_couplers_to_m23_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m23_couplers_to_m23_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m23_couplers_to_m23_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m23_couplers_to_m23_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m23_couplers_to_m23_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m23_couplers_to_m23_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m23_couplers_to_m23_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m23_couplers_to_m23_couplers_AWVALID(0);
  M_AXI_bready(0) <= m23_couplers_to_m23_couplers_BREADY(0);
  M_AXI_rready(0) <= m23_couplers_to_m23_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m23_couplers_to_m23_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m23_couplers_to_m23_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m23_couplers_to_m23_couplers_WVALID(0);
  S_AXI_arready(0) <= m23_couplers_to_m23_couplers_ARREADY(0);
  S_AXI_awready(0) <= m23_couplers_to_m23_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m23_couplers_to_m23_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m23_couplers_to_m23_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m23_couplers_to_m23_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m23_couplers_to_m23_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m23_couplers_to_m23_couplers_RVALID(0);
  S_AXI_wready(0) <= m23_couplers_to_m23_couplers_WREADY(0);
  m23_couplers_to_m23_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m23_couplers_to_m23_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m23_couplers_to_m23_couplers_ARREADY(0) <= M_AXI_arready(0);
  m23_couplers_to_m23_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m23_couplers_to_m23_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m23_couplers_to_m23_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m23_couplers_to_m23_couplers_AWREADY(0) <= M_AXI_awready(0);
  m23_couplers_to_m23_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m23_couplers_to_m23_couplers_BREADY(0) <= S_AXI_bready(0);
  m23_couplers_to_m23_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m23_couplers_to_m23_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m23_couplers_to_m23_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m23_couplers_to_m23_couplers_RREADY(0) <= S_AXI_rready(0);
  m23_couplers_to_m23_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m23_couplers_to_m23_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m23_couplers_to_m23_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m23_couplers_to_m23_couplers_WREADY(0) <= M_AXI_wready(0);
  m23_couplers_to_m23_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m23_couplers_to_m23_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m24_couplers_imp_1M0VJ8P is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m24_couplers_imp_1M0VJ8P;

architecture STRUCTURE of m24_couplers_imp_1M0VJ8P is
  signal m24_couplers_to_m24_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m24_couplers_to_m24_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m24_couplers_to_m24_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m24_couplers_to_m24_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m24_couplers_to_m24_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m24_couplers_to_m24_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m24_couplers_to_m24_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m24_couplers_to_m24_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m24_couplers_to_m24_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m24_couplers_to_m24_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m24_couplers_to_m24_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m24_couplers_to_m24_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m24_couplers_to_m24_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m24_couplers_to_m24_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m24_couplers_to_m24_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m24_couplers_to_m24_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m24_couplers_to_m24_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m24_couplers_to_m24_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m24_couplers_to_m24_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m24_couplers_to_m24_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m24_couplers_to_m24_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m24_couplers_to_m24_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m24_couplers_to_m24_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m24_couplers_to_m24_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m24_couplers_to_m24_couplers_AWVALID(0);
  M_AXI_bready(0) <= m24_couplers_to_m24_couplers_BREADY(0);
  M_AXI_rready(0) <= m24_couplers_to_m24_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m24_couplers_to_m24_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m24_couplers_to_m24_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m24_couplers_to_m24_couplers_WVALID(0);
  S_AXI_arready(0) <= m24_couplers_to_m24_couplers_ARREADY(0);
  S_AXI_awready(0) <= m24_couplers_to_m24_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m24_couplers_to_m24_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m24_couplers_to_m24_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m24_couplers_to_m24_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m24_couplers_to_m24_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m24_couplers_to_m24_couplers_RVALID(0);
  S_AXI_wready(0) <= m24_couplers_to_m24_couplers_WREADY(0);
  m24_couplers_to_m24_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m24_couplers_to_m24_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m24_couplers_to_m24_couplers_ARREADY(0) <= M_AXI_arready(0);
  m24_couplers_to_m24_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m24_couplers_to_m24_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m24_couplers_to_m24_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m24_couplers_to_m24_couplers_AWREADY(0) <= M_AXI_awready(0);
  m24_couplers_to_m24_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m24_couplers_to_m24_couplers_BREADY(0) <= S_AXI_bready(0);
  m24_couplers_to_m24_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m24_couplers_to_m24_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m24_couplers_to_m24_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m24_couplers_to_m24_couplers_RREADY(0) <= S_AXI_rready(0);
  m24_couplers_to_m24_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m24_couplers_to_m24_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m24_couplers_to_m24_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m24_couplers_to_m24_couplers_WREADY(0) <= M_AXI_wready(0);
  m24_couplers_to_m24_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m24_couplers_to_m24_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m25_couplers_imp_HAB8I0 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m25_couplers_imp_HAB8I0;

architecture STRUCTURE of m25_couplers_imp_HAB8I0 is
  signal m25_couplers_to_m25_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m25_couplers_to_m25_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m25_couplers_to_m25_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m25_couplers_to_m25_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m25_couplers_to_m25_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m25_couplers_to_m25_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m25_couplers_to_m25_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m25_couplers_to_m25_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m25_couplers_to_m25_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m25_couplers_to_m25_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m25_couplers_to_m25_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m25_couplers_to_m25_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m25_couplers_to_m25_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m25_couplers_to_m25_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m25_couplers_to_m25_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m25_couplers_to_m25_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m25_couplers_to_m25_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m25_couplers_to_m25_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m25_couplers_to_m25_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m25_couplers_to_m25_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m25_couplers_to_m25_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m25_couplers_to_m25_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m25_couplers_to_m25_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m25_couplers_to_m25_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m25_couplers_to_m25_couplers_AWVALID(0);
  M_AXI_bready(0) <= m25_couplers_to_m25_couplers_BREADY(0);
  M_AXI_rready(0) <= m25_couplers_to_m25_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m25_couplers_to_m25_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m25_couplers_to_m25_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m25_couplers_to_m25_couplers_WVALID(0);
  S_AXI_arready(0) <= m25_couplers_to_m25_couplers_ARREADY(0);
  S_AXI_awready(0) <= m25_couplers_to_m25_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m25_couplers_to_m25_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m25_couplers_to_m25_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m25_couplers_to_m25_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m25_couplers_to_m25_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m25_couplers_to_m25_couplers_RVALID(0);
  S_AXI_wready(0) <= m25_couplers_to_m25_couplers_WREADY(0);
  m25_couplers_to_m25_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m25_couplers_to_m25_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m25_couplers_to_m25_couplers_ARREADY(0) <= M_AXI_arready(0);
  m25_couplers_to_m25_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m25_couplers_to_m25_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m25_couplers_to_m25_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m25_couplers_to_m25_couplers_AWREADY(0) <= M_AXI_awready(0);
  m25_couplers_to_m25_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m25_couplers_to_m25_couplers_BREADY(0) <= S_AXI_bready(0);
  m25_couplers_to_m25_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m25_couplers_to_m25_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m25_couplers_to_m25_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m25_couplers_to_m25_couplers_RREADY(0) <= S_AXI_rready(0);
  m25_couplers_to_m25_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m25_couplers_to_m25_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m25_couplers_to_m25_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m25_couplers_to_m25_couplers_WREADY(0) <= M_AXI_wready(0);
  m25_couplers_to_m25_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m25_couplers_to_m25_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m26_couplers_imp_1N1KDYI is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m26_couplers_imp_1N1KDYI;

architecture STRUCTURE of m26_couplers_imp_1N1KDYI is
  signal m26_couplers_to_m26_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m26_couplers_to_m26_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m26_couplers_to_m26_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m26_couplers_to_m26_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m26_couplers_to_m26_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m26_couplers_to_m26_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m26_couplers_to_m26_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m26_couplers_to_m26_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m26_couplers_to_m26_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m26_couplers_to_m26_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m26_couplers_to_m26_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m26_couplers_to_m26_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m26_couplers_to_m26_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m26_couplers_to_m26_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m26_couplers_to_m26_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m26_couplers_to_m26_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m26_couplers_to_m26_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m26_couplers_to_m26_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m26_couplers_to_m26_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m26_couplers_to_m26_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m26_couplers_to_m26_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m26_couplers_to_m26_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m26_couplers_to_m26_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m26_couplers_to_m26_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m26_couplers_to_m26_couplers_AWVALID(0);
  M_AXI_bready(0) <= m26_couplers_to_m26_couplers_BREADY(0);
  M_AXI_rready(0) <= m26_couplers_to_m26_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m26_couplers_to_m26_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m26_couplers_to_m26_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m26_couplers_to_m26_couplers_WVALID(0);
  S_AXI_arready(0) <= m26_couplers_to_m26_couplers_ARREADY(0);
  S_AXI_awready(0) <= m26_couplers_to_m26_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m26_couplers_to_m26_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m26_couplers_to_m26_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m26_couplers_to_m26_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m26_couplers_to_m26_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m26_couplers_to_m26_couplers_RVALID(0);
  S_AXI_wready(0) <= m26_couplers_to_m26_couplers_WREADY(0);
  m26_couplers_to_m26_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m26_couplers_to_m26_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m26_couplers_to_m26_couplers_ARREADY(0) <= M_AXI_arready(0);
  m26_couplers_to_m26_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m26_couplers_to_m26_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m26_couplers_to_m26_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m26_couplers_to_m26_couplers_AWREADY(0) <= M_AXI_awready(0);
  m26_couplers_to_m26_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m26_couplers_to_m26_couplers_BREADY(0) <= S_AXI_bready(0);
  m26_couplers_to_m26_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m26_couplers_to_m26_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m26_couplers_to_m26_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m26_couplers_to_m26_couplers_RREADY(0) <= S_AXI_rready(0);
  m26_couplers_to_m26_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m26_couplers_to_m26_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m26_couplers_to_m26_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m26_couplers_to_m26_couplers_WREADY(0) <= M_AXI_wready(0);
  m26_couplers_to_m26_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m26_couplers_to_m26_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m27_couplers_imp_GJBCCR is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m27_couplers_imp_GJBCCR;

architecture STRUCTURE of m27_couplers_imp_GJBCCR is
  signal m27_couplers_to_m27_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m27_couplers_to_m27_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m27_couplers_to_m27_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m27_couplers_to_m27_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m27_couplers_to_m27_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m27_couplers_to_m27_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m27_couplers_to_m27_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m27_couplers_to_m27_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m27_couplers_to_m27_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m27_couplers_to_m27_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m27_couplers_to_m27_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m27_couplers_to_m27_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m27_couplers_to_m27_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m27_couplers_to_m27_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m27_couplers_to_m27_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m27_couplers_to_m27_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m27_couplers_to_m27_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m27_couplers_to_m27_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m27_couplers_to_m27_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m27_couplers_to_m27_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m27_couplers_to_m27_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m27_couplers_to_m27_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m27_couplers_to_m27_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m27_couplers_to_m27_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m27_couplers_to_m27_couplers_AWVALID(0);
  M_AXI_bready(0) <= m27_couplers_to_m27_couplers_BREADY(0);
  M_AXI_rready(0) <= m27_couplers_to_m27_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m27_couplers_to_m27_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m27_couplers_to_m27_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m27_couplers_to_m27_couplers_WVALID(0);
  S_AXI_arready(0) <= m27_couplers_to_m27_couplers_ARREADY(0);
  S_AXI_awready(0) <= m27_couplers_to_m27_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m27_couplers_to_m27_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m27_couplers_to_m27_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m27_couplers_to_m27_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m27_couplers_to_m27_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m27_couplers_to_m27_couplers_RVALID(0);
  S_AXI_wready(0) <= m27_couplers_to_m27_couplers_WREADY(0);
  m27_couplers_to_m27_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m27_couplers_to_m27_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m27_couplers_to_m27_couplers_ARREADY(0) <= M_AXI_arready(0);
  m27_couplers_to_m27_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m27_couplers_to_m27_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m27_couplers_to_m27_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m27_couplers_to_m27_couplers_AWREADY(0) <= M_AXI_awready(0);
  m27_couplers_to_m27_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m27_couplers_to_m27_couplers_BREADY(0) <= S_AXI_bready(0);
  m27_couplers_to_m27_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m27_couplers_to_m27_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m27_couplers_to_m27_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m27_couplers_to_m27_couplers_RREADY(0) <= S_AXI_rready(0);
  m27_couplers_to_m27_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m27_couplers_to_m27_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m27_couplers_to_m27_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m27_couplers_to_m27_couplers_WREADY(0) <= M_AXI_wready(0);
  m27_couplers_to_m27_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m27_couplers_to_m27_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m28_couplers_imp_1L4P2QR is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m28_couplers_imp_1L4P2QR;

architecture STRUCTURE of m28_couplers_imp_1L4P2QR is
  signal m28_couplers_to_m28_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m28_couplers_to_m28_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m28_couplers_to_m28_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m28_couplers_to_m28_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m28_couplers_to_m28_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m28_couplers_to_m28_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m28_couplers_to_m28_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m28_couplers_to_m28_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m28_couplers_to_m28_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m28_couplers_to_m28_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m28_couplers_to_m28_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m28_couplers_to_m28_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m28_couplers_to_m28_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m28_couplers_to_m28_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m28_couplers_to_m28_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m28_couplers_to_m28_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m28_couplers_to_m28_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m28_couplers_to_m28_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m28_couplers_to_m28_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m28_couplers_to_m28_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m28_couplers_to_m28_couplers_AWVALID(0);
  M_AXI_bready(0) <= m28_couplers_to_m28_couplers_BREADY(0);
  M_AXI_rready(0) <= m28_couplers_to_m28_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m28_couplers_to_m28_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m28_couplers_to_m28_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m28_couplers_to_m28_couplers_WVALID(0);
  S_AXI_arready(0) <= m28_couplers_to_m28_couplers_ARREADY(0);
  S_AXI_awready(0) <= m28_couplers_to_m28_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m28_couplers_to_m28_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m28_couplers_to_m28_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m28_couplers_to_m28_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m28_couplers_to_m28_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m28_couplers_to_m28_couplers_RVALID(0);
  S_AXI_wready(0) <= m28_couplers_to_m28_couplers_WREADY(0);
  m28_couplers_to_m28_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m28_couplers_to_m28_couplers_ARREADY(0) <= M_AXI_arready(0);
  m28_couplers_to_m28_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m28_couplers_to_m28_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m28_couplers_to_m28_couplers_AWREADY(0) <= M_AXI_awready(0);
  m28_couplers_to_m28_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m28_couplers_to_m28_couplers_BREADY(0) <= S_AXI_bready(0);
  m28_couplers_to_m28_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m28_couplers_to_m28_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m28_couplers_to_m28_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m28_couplers_to_m28_couplers_RREADY(0) <= S_AXI_rready(0);
  m28_couplers_to_m28_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m28_couplers_to_m28_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m28_couplers_to_m28_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m28_couplers_to_m28_couplers_WREADY(0) <= M_AXI_wready(0);
  m28_couplers_to_m28_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m28_couplers_to_m28_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m29_couplers_imp_9MNHZ6 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m29_couplers_imp_9MNHZ6;

architecture STRUCTURE of m29_couplers_imp_9MNHZ6 is
  signal m29_couplers_to_m29_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m29_couplers_to_m29_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m29_couplers_to_m29_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m29_couplers_to_m29_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m29_couplers_to_m29_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m29_couplers_to_m29_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m29_couplers_to_m29_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m29_couplers_to_m29_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m29_couplers_to_m29_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m29_couplers_to_m29_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m29_couplers_to_m29_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m29_couplers_to_m29_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m29_couplers_to_m29_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m29_couplers_to_m29_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m29_couplers_to_m29_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m29_couplers_to_m29_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m29_couplers_to_m29_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m29_couplers_to_m29_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid(0) <= m29_couplers_to_m29_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m29_couplers_to_m29_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid(0) <= m29_couplers_to_m29_couplers_AWVALID(0);
  M_AXI_bready(0) <= m29_couplers_to_m29_couplers_BREADY(0);
  M_AXI_rready(0) <= m29_couplers_to_m29_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m29_couplers_to_m29_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m29_couplers_to_m29_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m29_couplers_to_m29_couplers_WVALID(0);
  S_AXI_arready(0) <= m29_couplers_to_m29_couplers_ARREADY(0);
  S_AXI_awready(0) <= m29_couplers_to_m29_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m29_couplers_to_m29_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m29_couplers_to_m29_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m29_couplers_to_m29_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m29_couplers_to_m29_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m29_couplers_to_m29_couplers_RVALID(0);
  S_AXI_wready(0) <= m29_couplers_to_m29_couplers_WREADY(0);
  m29_couplers_to_m29_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m29_couplers_to_m29_couplers_ARREADY(0) <= M_AXI_arready(0);
  m29_couplers_to_m29_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m29_couplers_to_m29_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m29_couplers_to_m29_couplers_AWREADY(0) <= M_AXI_awready(0);
  m29_couplers_to_m29_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m29_couplers_to_m29_couplers_BREADY(0) <= S_AXI_bready(0);
  m29_couplers_to_m29_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m29_couplers_to_m29_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m29_couplers_to_m29_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m29_couplers_to_m29_couplers_RREADY(0) <= S_AXI_rready(0);
  m29_couplers_to_m29_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m29_couplers_to_m29_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m29_couplers_to_m29_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m29_couplers_to_m29_couplers_WREADY(0) <= M_AXI_wready(0);
  m29_couplers_to_m29_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m29_couplers_to_m29_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m30_couplers_imp_3P78MV is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m30_couplers_imp_3P78MV;

architecture STRUCTURE of m30_couplers_imp_3P78MV is
  signal m30_couplers_to_m30_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m30_couplers_to_m30_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m30_couplers_to_m30_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m30_couplers_to_m30_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m30_couplers_to_m30_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m30_couplers_to_m30_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m30_couplers_to_m30_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m30_couplers_to_m30_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m30_couplers_to_m30_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m30_couplers_to_m30_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m30_couplers_to_m30_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m30_couplers_to_m30_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m30_couplers_to_m30_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m30_couplers_to_m30_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m30_couplers_to_m30_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m30_couplers_to_m30_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m30_couplers_to_m30_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m30_couplers_to_m30_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m30_couplers_to_m30_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m30_couplers_to_m30_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m30_couplers_to_m30_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m30_couplers_to_m30_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m30_couplers_to_m30_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m30_couplers_to_m30_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m30_couplers_to_m30_couplers_AWVALID(0);
  M_AXI_bready(0) <= m30_couplers_to_m30_couplers_BREADY(0);
  M_AXI_rready(0) <= m30_couplers_to_m30_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m30_couplers_to_m30_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m30_couplers_to_m30_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m30_couplers_to_m30_couplers_WVALID(0);
  S_AXI_arready(0) <= m30_couplers_to_m30_couplers_ARREADY(0);
  S_AXI_awready(0) <= m30_couplers_to_m30_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m30_couplers_to_m30_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m30_couplers_to_m30_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m30_couplers_to_m30_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m30_couplers_to_m30_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m30_couplers_to_m30_couplers_RVALID(0);
  S_AXI_wready(0) <= m30_couplers_to_m30_couplers_WREADY(0);
  m30_couplers_to_m30_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m30_couplers_to_m30_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m30_couplers_to_m30_couplers_ARREADY(0) <= M_AXI_arready(0);
  m30_couplers_to_m30_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m30_couplers_to_m30_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m30_couplers_to_m30_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m30_couplers_to_m30_couplers_AWREADY(0) <= M_AXI_awready(0);
  m30_couplers_to_m30_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m30_couplers_to_m30_couplers_BREADY(0) <= S_AXI_bready(0);
  m30_couplers_to_m30_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m30_couplers_to_m30_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m30_couplers_to_m30_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m30_couplers_to_m30_couplers_RREADY(0) <= S_AXI_rready(0);
  m30_couplers_to_m30_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m30_couplers_to_m30_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m30_couplers_to_m30_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m30_couplers_to_m30_couplers_WREADY(0) <= M_AXI_wready(0);
  m30_couplers_to_m30_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m30_couplers_to_m30_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m31_couplers_imp_1QPQQOM is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m31_couplers_imp_1QPQQOM;

architecture STRUCTURE of m31_couplers_imp_1QPQQOM is
  signal m31_couplers_to_m31_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m31_couplers_to_m31_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m31_couplers_to_m31_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m31_couplers_to_m31_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m31_couplers_to_m31_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m31_couplers_to_m31_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m31_couplers_to_m31_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m31_couplers_to_m31_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m31_couplers_to_m31_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m31_couplers_to_m31_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m31_couplers_to_m31_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m31_couplers_to_m31_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m31_couplers_to_m31_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m31_couplers_to_m31_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m31_couplers_to_m31_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m31_couplers_to_m31_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m31_couplers_to_m31_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m31_couplers_to_m31_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m31_couplers_to_m31_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(31 downto 0) <= m31_couplers_to_m31_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m31_couplers_to_m31_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= m31_couplers_to_m31_couplers_ARVALID(0);
  M_AXI_awaddr(31 downto 0) <= m31_couplers_to_m31_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m31_couplers_to_m31_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= m31_couplers_to_m31_couplers_AWVALID(0);
  M_AXI_bready(0) <= m31_couplers_to_m31_couplers_BREADY(0);
  M_AXI_rready(0) <= m31_couplers_to_m31_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m31_couplers_to_m31_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m31_couplers_to_m31_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m31_couplers_to_m31_couplers_WVALID(0);
  S_AXI_arready(0) <= m31_couplers_to_m31_couplers_ARREADY(0);
  S_AXI_awready(0) <= m31_couplers_to_m31_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m31_couplers_to_m31_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m31_couplers_to_m31_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m31_couplers_to_m31_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m31_couplers_to_m31_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m31_couplers_to_m31_couplers_RVALID(0);
  S_AXI_wready(0) <= m31_couplers_to_m31_couplers_WREADY(0);
  m31_couplers_to_m31_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m31_couplers_to_m31_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m31_couplers_to_m31_couplers_ARREADY(0) <= M_AXI_arready(0);
  m31_couplers_to_m31_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m31_couplers_to_m31_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m31_couplers_to_m31_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m31_couplers_to_m31_couplers_AWREADY(0) <= M_AXI_awready(0);
  m31_couplers_to_m31_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m31_couplers_to_m31_couplers_BREADY(0) <= S_AXI_bready(0);
  m31_couplers_to_m31_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m31_couplers_to_m31_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m31_couplers_to_m31_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m31_couplers_to_m31_couplers_RREADY(0) <= S_AXI_rready(0);
  m31_couplers_to_m31_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m31_couplers_to_m31_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m31_couplers_to_m31_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m31_couplers_to_m31_couplers_WREADY(0) <= M_AXI_wready(0);
  m31_couplers_to_m31_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m31_couplers_to_m31_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m32_couplers_imp_2CYVHW is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m32_couplers_imp_2CYVHW;

architecture STRUCTURE of m32_couplers_imp_2CYVHW is
  signal m32_couplers_to_m32_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m32_couplers_to_m32_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m32_couplers_to_m32_couplers_ARREADY : STD_LOGIC;
  signal m32_couplers_to_m32_couplers_ARVALID : STD_LOGIC;
  signal m32_couplers_to_m32_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m32_couplers_to_m32_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m32_couplers_to_m32_couplers_AWREADY : STD_LOGIC;
  signal m32_couplers_to_m32_couplers_AWVALID : STD_LOGIC;
  signal m32_couplers_to_m32_couplers_BREADY : STD_LOGIC;
  signal m32_couplers_to_m32_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m32_couplers_to_m32_couplers_BVALID : STD_LOGIC;
  signal m32_couplers_to_m32_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m32_couplers_to_m32_couplers_RREADY : STD_LOGIC;
  signal m32_couplers_to_m32_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m32_couplers_to_m32_couplers_RVALID : STD_LOGIC;
  signal m32_couplers_to_m32_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m32_couplers_to_m32_couplers_WREADY : STD_LOGIC;
  signal m32_couplers_to_m32_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m32_couplers_to_m32_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(31 downto 0) <= m32_couplers_to_m32_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m32_couplers_to_m32_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m32_couplers_to_m32_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= m32_couplers_to_m32_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m32_couplers_to_m32_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m32_couplers_to_m32_couplers_AWVALID;
  M_AXI_bready <= m32_couplers_to_m32_couplers_BREADY;
  M_AXI_rready <= m32_couplers_to_m32_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m32_couplers_to_m32_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m32_couplers_to_m32_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m32_couplers_to_m32_couplers_WVALID;
  S_AXI_arready <= m32_couplers_to_m32_couplers_ARREADY;
  S_AXI_awready <= m32_couplers_to_m32_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m32_couplers_to_m32_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m32_couplers_to_m32_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m32_couplers_to_m32_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m32_couplers_to_m32_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m32_couplers_to_m32_couplers_RVALID;
  S_AXI_wready <= m32_couplers_to_m32_couplers_WREADY;
  m32_couplers_to_m32_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m32_couplers_to_m32_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m32_couplers_to_m32_couplers_ARREADY <= M_AXI_arready;
  m32_couplers_to_m32_couplers_ARVALID <= S_AXI_arvalid;
  m32_couplers_to_m32_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m32_couplers_to_m32_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m32_couplers_to_m32_couplers_AWREADY <= M_AXI_awready;
  m32_couplers_to_m32_couplers_AWVALID <= S_AXI_awvalid;
  m32_couplers_to_m32_couplers_BREADY <= S_AXI_bready;
  m32_couplers_to_m32_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m32_couplers_to_m32_couplers_BVALID <= M_AXI_bvalid;
  m32_couplers_to_m32_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m32_couplers_to_m32_couplers_RREADY <= S_AXI_rready;
  m32_couplers_to_m32_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m32_couplers_to_m32_couplers_RVALID <= M_AXI_rvalid;
  m32_couplers_to_m32_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m32_couplers_to_m32_couplers_WREADY <= M_AXI_wready;
  m32_couplers_to_m32_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m32_couplers_to_m32_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m33_couplers_imp_1SBMOLX is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m33_couplers_imp_1SBMOLX;

architecture STRUCTURE of m33_couplers_imp_1SBMOLX is
  signal m33_couplers_to_m33_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m33_couplers_to_m33_couplers_ARREADY : STD_LOGIC;
  signal m33_couplers_to_m33_couplers_ARVALID : STD_LOGIC;
  signal m33_couplers_to_m33_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m33_couplers_to_m33_couplers_AWREADY : STD_LOGIC;
  signal m33_couplers_to_m33_couplers_AWVALID : STD_LOGIC;
  signal m33_couplers_to_m33_couplers_BREADY : STD_LOGIC;
  signal m33_couplers_to_m33_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m33_couplers_to_m33_couplers_BVALID : STD_LOGIC;
  signal m33_couplers_to_m33_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m33_couplers_to_m33_couplers_RREADY : STD_LOGIC;
  signal m33_couplers_to_m33_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m33_couplers_to_m33_couplers_RVALID : STD_LOGIC;
  signal m33_couplers_to_m33_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m33_couplers_to_m33_couplers_WREADY : STD_LOGIC;
  signal m33_couplers_to_m33_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m33_couplers_to_m33_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(31 downto 0) <= m33_couplers_to_m33_couplers_ARADDR(31 downto 0);
  M_AXI_arvalid <= m33_couplers_to_m33_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= m33_couplers_to_m33_couplers_AWADDR(31 downto 0);
  M_AXI_awvalid <= m33_couplers_to_m33_couplers_AWVALID;
  M_AXI_bready <= m33_couplers_to_m33_couplers_BREADY;
  M_AXI_rready <= m33_couplers_to_m33_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m33_couplers_to_m33_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m33_couplers_to_m33_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m33_couplers_to_m33_couplers_WVALID;
  S_AXI_arready <= m33_couplers_to_m33_couplers_ARREADY;
  S_AXI_awready <= m33_couplers_to_m33_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m33_couplers_to_m33_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m33_couplers_to_m33_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m33_couplers_to_m33_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m33_couplers_to_m33_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m33_couplers_to_m33_couplers_RVALID;
  S_AXI_wready <= m33_couplers_to_m33_couplers_WREADY;
  m33_couplers_to_m33_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m33_couplers_to_m33_couplers_ARREADY <= M_AXI_arready;
  m33_couplers_to_m33_couplers_ARVALID <= S_AXI_arvalid;
  m33_couplers_to_m33_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m33_couplers_to_m33_couplers_AWREADY <= M_AXI_awready;
  m33_couplers_to_m33_couplers_AWVALID <= S_AXI_awvalid;
  m33_couplers_to_m33_couplers_BREADY <= S_AXI_bready;
  m33_couplers_to_m33_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m33_couplers_to_m33_couplers_BVALID <= M_AXI_bvalid;
  m33_couplers_to_m33_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m33_couplers_to_m33_couplers_RREADY <= S_AXI_rready;
  m33_couplers_to_m33_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m33_couplers_to_m33_couplers_RVALID <= M_AXI_rvalid;
  m33_couplers_to_m33_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m33_couplers_to_m33_couplers_WREADY <= M_AXI_wready;
  m33_couplers_to_m33_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m33_couplers_to_m33_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m34_couplers_imp_1XT3E9 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m34_couplers_imp_1XT3E9;

architecture STRUCTURE of m34_couplers_imp_1XT3E9 is
  signal m34_couplers_to_m34_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m34_couplers_to_m34_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m34_couplers_to_m34_couplers_ARREADY : STD_LOGIC;
  signal m34_couplers_to_m34_couplers_ARVALID : STD_LOGIC;
  signal m34_couplers_to_m34_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m34_couplers_to_m34_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m34_couplers_to_m34_couplers_AWREADY : STD_LOGIC;
  signal m34_couplers_to_m34_couplers_AWVALID : STD_LOGIC;
  signal m34_couplers_to_m34_couplers_BREADY : STD_LOGIC;
  signal m34_couplers_to_m34_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m34_couplers_to_m34_couplers_BVALID : STD_LOGIC;
  signal m34_couplers_to_m34_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m34_couplers_to_m34_couplers_RREADY : STD_LOGIC;
  signal m34_couplers_to_m34_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m34_couplers_to_m34_couplers_RVALID : STD_LOGIC;
  signal m34_couplers_to_m34_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m34_couplers_to_m34_couplers_WREADY : STD_LOGIC;
  signal m34_couplers_to_m34_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m34_couplers_to_m34_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(31 downto 0) <= m34_couplers_to_m34_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m34_couplers_to_m34_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m34_couplers_to_m34_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= m34_couplers_to_m34_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m34_couplers_to_m34_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m34_couplers_to_m34_couplers_AWVALID;
  M_AXI_bready <= m34_couplers_to_m34_couplers_BREADY;
  M_AXI_rready <= m34_couplers_to_m34_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m34_couplers_to_m34_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m34_couplers_to_m34_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m34_couplers_to_m34_couplers_WVALID;
  S_AXI_arready <= m34_couplers_to_m34_couplers_ARREADY;
  S_AXI_awready <= m34_couplers_to_m34_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m34_couplers_to_m34_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m34_couplers_to_m34_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m34_couplers_to_m34_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m34_couplers_to_m34_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m34_couplers_to_m34_couplers_RVALID;
  S_AXI_wready <= m34_couplers_to_m34_couplers_WREADY;
  m34_couplers_to_m34_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m34_couplers_to_m34_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m34_couplers_to_m34_couplers_ARREADY <= M_AXI_arready;
  m34_couplers_to_m34_couplers_ARVALID <= S_AXI_arvalid;
  m34_couplers_to_m34_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m34_couplers_to_m34_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m34_couplers_to_m34_couplers_AWREADY <= M_AXI_awready;
  m34_couplers_to_m34_couplers_AWVALID <= S_AXI_awvalid;
  m34_couplers_to_m34_couplers_BREADY <= S_AXI_bready;
  m34_couplers_to_m34_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m34_couplers_to_m34_couplers_BVALID <= M_AXI_bvalid;
  m34_couplers_to_m34_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m34_couplers_to_m34_couplers_RREADY <= S_AXI_rready;
  m34_couplers_to_m34_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m34_couplers_to_m34_couplers_RVALID <= M_AXI_rvalid;
  m34_couplers_to_m34_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m34_couplers_to_m34_couplers_WREADY <= M_AXI_wready;
  m34_couplers_to_m34_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m34_couplers_to_m34_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m35_couplers_imp_1SU85U8 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m35_couplers_imp_1SU85U8;

architecture STRUCTURE of m35_couplers_imp_1SU85U8 is
  signal m35_couplers_to_m35_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m35_couplers_to_m35_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m35_couplers_to_m35_couplers_ARREADY : STD_LOGIC;
  signal m35_couplers_to_m35_couplers_ARVALID : STD_LOGIC;
  signal m35_couplers_to_m35_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m35_couplers_to_m35_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m35_couplers_to_m35_couplers_AWREADY : STD_LOGIC;
  signal m35_couplers_to_m35_couplers_AWVALID : STD_LOGIC;
  signal m35_couplers_to_m35_couplers_BREADY : STD_LOGIC;
  signal m35_couplers_to_m35_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m35_couplers_to_m35_couplers_BVALID : STD_LOGIC;
  signal m35_couplers_to_m35_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m35_couplers_to_m35_couplers_RREADY : STD_LOGIC;
  signal m35_couplers_to_m35_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m35_couplers_to_m35_couplers_RVALID : STD_LOGIC;
  signal m35_couplers_to_m35_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m35_couplers_to_m35_couplers_WREADY : STD_LOGIC;
  signal m35_couplers_to_m35_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m35_couplers_to_m35_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(31 downto 0) <= m35_couplers_to_m35_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m35_couplers_to_m35_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m35_couplers_to_m35_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= m35_couplers_to_m35_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m35_couplers_to_m35_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m35_couplers_to_m35_couplers_AWVALID;
  M_AXI_bready <= m35_couplers_to_m35_couplers_BREADY;
  M_AXI_rready <= m35_couplers_to_m35_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m35_couplers_to_m35_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m35_couplers_to_m35_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m35_couplers_to_m35_couplers_WVALID;
  S_AXI_arready <= m35_couplers_to_m35_couplers_ARREADY;
  S_AXI_awready <= m35_couplers_to_m35_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m35_couplers_to_m35_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m35_couplers_to_m35_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m35_couplers_to_m35_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m35_couplers_to_m35_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m35_couplers_to_m35_couplers_RVALID;
  S_AXI_wready <= m35_couplers_to_m35_couplers_WREADY;
  m35_couplers_to_m35_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m35_couplers_to_m35_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m35_couplers_to_m35_couplers_ARREADY <= M_AXI_arready;
  m35_couplers_to_m35_couplers_ARVALID <= S_AXI_arvalid;
  m35_couplers_to_m35_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m35_couplers_to_m35_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m35_couplers_to_m35_couplers_AWREADY <= M_AXI_awready;
  m35_couplers_to_m35_couplers_AWVALID <= S_AXI_awvalid;
  m35_couplers_to_m35_couplers_BREADY <= S_AXI_bready;
  m35_couplers_to_m35_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m35_couplers_to_m35_couplers_BVALID <= M_AXI_bvalid;
  m35_couplers_to_m35_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m35_couplers_to_m35_couplers_RREADY <= S_AXI_rready;
  m35_couplers_to_m35_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m35_couplers_to_m35_couplers_RVALID <= M_AXI_rvalid;
  m35_couplers_to_m35_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m35_couplers_to_m35_couplers_WREADY <= M_AXI_wready;
  m35_couplers_to_m35_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m35_couplers_to_m35_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m36_couplers_imp_VKZQQ is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m36_couplers_imp_VKZQQ;

architecture STRUCTURE of m36_couplers_imp_VKZQQ is
  signal m36_couplers_to_m36_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m36_couplers_to_m36_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m36_couplers_to_m36_couplers_ARREADY : STD_LOGIC;
  signal m36_couplers_to_m36_couplers_ARVALID : STD_LOGIC;
  signal m36_couplers_to_m36_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m36_couplers_to_m36_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m36_couplers_to_m36_couplers_AWREADY : STD_LOGIC;
  signal m36_couplers_to_m36_couplers_AWVALID : STD_LOGIC;
  signal m36_couplers_to_m36_couplers_BREADY : STD_LOGIC;
  signal m36_couplers_to_m36_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m36_couplers_to_m36_couplers_BVALID : STD_LOGIC;
  signal m36_couplers_to_m36_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m36_couplers_to_m36_couplers_RREADY : STD_LOGIC;
  signal m36_couplers_to_m36_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m36_couplers_to_m36_couplers_RVALID : STD_LOGIC;
  signal m36_couplers_to_m36_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m36_couplers_to_m36_couplers_WREADY : STD_LOGIC;
  signal m36_couplers_to_m36_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m36_couplers_to_m36_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(31 downto 0) <= m36_couplers_to_m36_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= m36_couplers_to_m36_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m36_couplers_to_m36_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= m36_couplers_to_m36_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= m36_couplers_to_m36_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m36_couplers_to_m36_couplers_AWVALID;
  M_AXI_bready <= m36_couplers_to_m36_couplers_BREADY;
  M_AXI_rready <= m36_couplers_to_m36_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m36_couplers_to_m36_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m36_couplers_to_m36_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m36_couplers_to_m36_couplers_WVALID;
  S_AXI_arready <= m36_couplers_to_m36_couplers_ARREADY;
  S_AXI_awready <= m36_couplers_to_m36_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m36_couplers_to_m36_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m36_couplers_to_m36_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m36_couplers_to_m36_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m36_couplers_to_m36_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m36_couplers_to_m36_couplers_RVALID;
  S_AXI_wready <= m36_couplers_to_m36_couplers_WREADY;
  m36_couplers_to_m36_couplers_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  m36_couplers_to_m36_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m36_couplers_to_m36_couplers_ARREADY <= M_AXI_arready;
  m36_couplers_to_m36_couplers_ARVALID <= S_AXI_arvalid;
  m36_couplers_to_m36_couplers_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  m36_couplers_to_m36_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m36_couplers_to_m36_couplers_AWREADY <= M_AXI_awready;
  m36_couplers_to_m36_couplers_AWVALID <= S_AXI_awvalid;
  m36_couplers_to_m36_couplers_BREADY <= S_AXI_bready;
  m36_couplers_to_m36_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m36_couplers_to_m36_couplers_BVALID <= M_AXI_bvalid;
  m36_couplers_to_m36_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m36_couplers_to_m36_couplers_RREADY <= S_AXI_rready;
  m36_couplers_to_m36_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m36_couplers_to_m36_couplers_RVALID <= M_AXI_rvalid;
  m36_couplers_to_m36_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m36_couplers_to_m36_couplers_WREADY <= M_AXI_wready;
  m36_couplers_to_m36_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m36_couplers_to_m36_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m37_couplers_imp_1TM61AR is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC;
    M_AXI_arprot : out STD_LOGIC;
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC;
    M_AXI_awprot : out STD_LOGIC;
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC;
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC;
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC;
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC;
    S_AXI_arprot : in STD_LOGIC;
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC;
    S_AXI_awprot : in STD_LOGIC;
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC;
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC;
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC;
    S_AXI_wvalid : in STD_LOGIC
  );
end m37_couplers_imp_1TM61AR;

architecture STRUCTURE of m37_couplers_imp_1TM61AR is
  signal m37_couplers_to_m37_couplers_ARADDR : STD_LOGIC;
  signal m37_couplers_to_m37_couplers_ARPROT : STD_LOGIC;
  signal m37_couplers_to_m37_couplers_ARREADY : STD_LOGIC;
  signal m37_couplers_to_m37_couplers_ARVALID : STD_LOGIC;
  signal m37_couplers_to_m37_couplers_AWADDR : STD_LOGIC;
  signal m37_couplers_to_m37_couplers_AWPROT : STD_LOGIC;
  signal m37_couplers_to_m37_couplers_AWREADY : STD_LOGIC;
  signal m37_couplers_to_m37_couplers_AWVALID : STD_LOGIC;
  signal m37_couplers_to_m37_couplers_BREADY : STD_LOGIC;
  signal m37_couplers_to_m37_couplers_BRESP : STD_LOGIC;
  signal m37_couplers_to_m37_couplers_BVALID : STD_LOGIC;
  signal m37_couplers_to_m37_couplers_RDATA : STD_LOGIC;
  signal m37_couplers_to_m37_couplers_RREADY : STD_LOGIC;
  signal m37_couplers_to_m37_couplers_RRESP : STD_LOGIC;
  signal m37_couplers_to_m37_couplers_RVALID : STD_LOGIC;
  signal m37_couplers_to_m37_couplers_WDATA : STD_LOGIC;
  signal m37_couplers_to_m37_couplers_WREADY : STD_LOGIC;
  signal m37_couplers_to_m37_couplers_WSTRB : STD_LOGIC;
  signal m37_couplers_to_m37_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr <= m37_couplers_to_m37_couplers_ARADDR;
  M_AXI_arprot <= m37_couplers_to_m37_couplers_ARPROT;
  M_AXI_arvalid <= m37_couplers_to_m37_couplers_ARVALID;
  M_AXI_awaddr <= m37_couplers_to_m37_couplers_AWADDR;
  M_AXI_awprot <= m37_couplers_to_m37_couplers_AWPROT;
  M_AXI_awvalid <= m37_couplers_to_m37_couplers_AWVALID;
  M_AXI_bready <= m37_couplers_to_m37_couplers_BREADY;
  M_AXI_rready <= m37_couplers_to_m37_couplers_RREADY;
  M_AXI_wdata <= m37_couplers_to_m37_couplers_WDATA;
  M_AXI_wstrb <= m37_couplers_to_m37_couplers_WSTRB;
  M_AXI_wvalid <= m37_couplers_to_m37_couplers_WVALID;
  S_AXI_arready <= m37_couplers_to_m37_couplers_ARREADY;
  S_AXI_awready <= m37_couplers_to_m37_couplers_AWREADY;
  S_AXI_bresp <= m37_couplers_to_m37_couplers_BRESP;
  S_AXI_bvalid <= m37_couplers_to_m37_couplers_BVALID;
  S_AXI_rdata <= m37_couplers_to_m37_couplers_RDATA;
  S_AXI_rresp <= m37_couplers_to_m37_couplers_RRESP;
  S_AXI_rvalid <= m37_couplers_to_m37_couplers_RVALID;
  S_AXI_wready <= m37_couplers_to_m37_couplers_WREADY;
  m37_couplers_to_m37_couplers_ARADDR <= S_AXI_araddr;
  m37_couplers_to_m37_couplers_ARPROT <= S_AXI_arprot;
  m37_couplers_to_m37_couplers_ARREADY <= M_AXI_arready;
  m37_couplers_to_m37_couplers_ARVALID <= S_AXI_arvalid;
  m37_couplers_to_m37_couplers_AWADDR <= S_AXI_awaddr;
  m37_couplers_to_m37_couplers_AWPROT <= S_AXI_awprot;
  m37_couplers_to_m37_couplers_AWREADY <= M_AXI_awready;
  m37_couplers_to_m37_couplers_AWVALID <= S_AXI_awvalid;
  m37_couplers_to_m37_couplers_BREADY <= S_AXI_bready;
  m37_couplers_to_m37_couplers_BRESP <= M_AXI_bresp;
  m37_couplers_to_m37_couplers_BVALID <= M_AXI_bvalid;
  m37_couplers_to_m37_couplers_RDATA <= M_AXI_rdata;
  m37_couplers_to_m37_couplers_RREADY <= S_AXI_rready;
  m37_couplers_to_m37_couplers_RRESP <= M_AXI_rresp;
  m37_couplers_to_m37_couplers_RVALID <= M_AXI_rvalid;
  m37_couplers_to_m37_couplers_WDATA <= S_AXI_wdata;
  m37_couplers_to_m37_couplers_WREADY <= M_AXI_wready;
  m37_couplers_to_m37_couplers_WSTRB <= S_AXI_wstrb;
  m37_couplers_to_m37_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m38_couplers_imp_77VLOB is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC;
    M_AXI_arprot : out STD_LOGIC;
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC;
    M_AXI_awprot : out STD_LOGIC;
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC;
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC;
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC;
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC;
    S_AXI_arprot : in STD_LOGIC;
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC;
    S_AXI_awprot : in STD_LOGIC;
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC;
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC;
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC;
    S_AXI_wvalid : in STD_LOGIC
  );
end m38_couplers_imp_77VLOB;

architecture STRUCTURE of m38_couplers_imp_77VLOB is
  signal m38_couplers_to_m38_couplers_ARADDR : STD_LOGIC;
  signal m38_couplers_to_m38_couplers_ARPROT : STD_LOGIC;
  signal m38_couplers_to_m38_couplers_ARREADY : STD_LOGIC;
  signal m38_couplers_to_m38_couplers_ARVALID : STD_LOGIC;
  signal m38_couplers_to_m38_couplers_AWADDR : STD_LOGIC;
  signal m38_couplers_to_m38_couplers_AWPROT : STD_LOGIC;
  signal m38_couplers_to_m38_couplers_AWREADY : STD_LOGIC;
  signal m38_couplers_to_m38_couplers_AWVALID : STD_LOGIC;
  signal m38_couplers_to_m38_couplers_BREADY : STD_LOGIC;
  signal m38_couplers_to_m38_couplers_BRESP : STD_LOGIC;
  signal m38_couplers_to_m38_couplers_BVALID : STD_LOGIC;
  signal m38_couplers_to_m38_couplers_RDATA : STD_LOGIC;
  signal m38_couplers_to_m38_couplers_RREADY : STD_LOGIC;
  signal m38_couplers_to_m38_couplers_RRESP : STD_LOGIC;
  signal m38_couplers_to_m38_couplers_RVALID : STD_LOGIC;
  signal m38_couplers_to_m38_couplers_WDATA : STD_LOGIC;
  signal m38_couplers_to_m38_couplers_WREADY : STD_LOGIC;
  signal m38_couplers_to_m38_couplers_WSTRB : STD_LOGIC;
  signal m38_couplers_to_m38_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr <= m38_couplers_to_m38_couplers_ARADDR;
  M_AXI_arprot <= m38_couplers_to_m38_couplers_ARPROT;
  M_AXI_arvalid <= m38_couplers_to_m38_couplers_ARVALID;
  M_AXI_awaddr <= m38_couplers_to_m38_couplers_AWADDR;
  M_AXI_awprot <= m38_couplers_to_m38_couplers_AWPROT;
  M_AXI_awvalid <= m38_couplers_to_m38_couplers_AWVALID;
  M_AXI_bready <= m38_couplers_to_m38_couplers_BREADY;
  M_AXI_rready <= m38_couplers_to_m38_couplers_RREADY;
  M_AXI_wdata <= m38_couplers_to_m38_couplers_WDATA;
  M_AXI_wstrb <= m38_couplers_to_m38_couplers_WSTRB;
  M_AXI_wvalid <= m38_couplers_to_m38_couplers_WVALID;
  S_AXI_arready <= m38_couplers_to_m38_couplers_ARREADY;
  S_AXI_awready <= m38_couplers_to_m38_couplers_AWREADY;
  S_AXI_bresp <= m38_couplers_to_m38_couplers_BRESP;
  S_AXI_bvalid <= m38_couplers_to_m38_couplers_BVALID;
  S_AXI_rdata <= m38_couplers_to_m38_couplers_RDATA;
  S_AXI_rresp <= m38_couplers_to_m38_couplers_RRESP;
  S_AXI_rvalid <= m38_couplers_to_m38_couplers_RVALID;
  S_AXI_wready <= m38_couplers_to_m38_couplers_WREADY;
  m38_couplers_to_m38_couplers_ARADDR <= S_AXI_araddr;
  m38_couplers_to_m38_couplers_ARPROT <= S_AXI_arprot;
  m38_couplers_to_m38_couplers_ARREADY <= M_AXI_arready;
  m38_couplers_to_m38_couplers_ARVALID <= S_AXI_arvalid;
  m38_couplers_to_m38_couplers_AWADDR <= S_AXI_awaddr;
  m38_couplers_to_m38_couplers_AWPROT <= S_AXI_awprot;
  m38_couplers_to_m38_couplers_AWREADY <= M_AXI_awready;
  m38_couplers_to_m38_couplers_AWVALID <= S_AXI_awvalid;
  m38_couplers_to_m38_couplers_BREADY <= S_AXI_bready;
  m38_couplers_to_m38_couplers_BRESP <= M_AXI_bresp;
  m38_couplers_to_m38_couplers_BVALID <= M_AXI_bvalid;
  m38_couplers_to_m38_couplers_RDATA <= M_AXI_rdata;
  m38_couplers_to_m38_couplers_RREADY <= S_AXI_rready;
  m38_couplers_to_m38_couplers_RRESP <= M_AXI_rresp;
  m38_couplers_to_m38_couplers_RVALID <= M_AXI_rvalid;
  m38_couplers_to_m38_couplers_WDATA <= S_AXI_wdata;
  m38_couplers_to_m38_couplers_WREADY <= M_AXI_wready;
  m38_couplers_to_m38_couplers_WSTRB <= S_AXI_wstrb;
  m38_couplers_to_m38_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity s00_couplers_imp_O7FAN0 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arid : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awid : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bid : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rid : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wid : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end s00_couplers_imp_O7FAN0;

architecture STRUCTURE of s00_couplers_imp_O7FAN0 is
  component design_1_auto_pc_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_pc_0;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_pc_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_s00_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_s00_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_s00_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_s00_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_s00_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_s00_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_s00_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_s00_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_s00_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_s00_couplers_WVALID : STD_LOGIC;
  signal s00_couplers_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_auto_pc_ARID : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal s00_couplers_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_auto_pc_ARREADY : STD_LOGIC;
  signal s00_couplers_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_auto_pc_ARVALID : STD_LOGIC;
  signal s00_couplers_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_auto_pc_AWID : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal s00_couplers_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_auto_pc_AWREADY : STD_LOGIC;
  signal s00_couplers_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_auto_pc_AWVALID : STD_LOGIC;
  signal s00_couplers_to_auto_pc_BID : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal s00_couplers_to_auto_pc_BREADY : STD_LOGIC;
  signal s00_couplers_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_auto_pc_BVALID : STD_LOGIC;
  signal s00_couplers_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_auto_pc_RID : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal s00_couplers_to_auto_pc_RLAST : STD_LOGIC;
  signal s00_couplers_to_auto_pc_RREADY : STD_LOGIC;
  signal s00_couplers_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_auto_pc_RVALID : STD_LOGIC;
  signal s00_couplers_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_auto_pc_WID : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal s00_couplers_to_auto_pc_WLAST : STD_LOGIC;
  signal s00_couplers_to_auto_pc_WREADY : STD_LOGIC;
  signal s00_couplers_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_auto_pc_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(31 downto 0) <= auto_pc_to_s00_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_pc_to_s00_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_pc_to_s00_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= auto_pc_to_s00_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_pc_to_s00_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_pc_to_s00_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_s00_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_s00_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_s00_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_s00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_s00_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= s00_couplers_to_auto_pc_ARREADY;
  S_AXI_awready <= s00_couplers_to_auto_pc_AWREADY;
  S_AXI_bid(11 downto 0) <= s00_couplers_to_auto_pc_BID(11 downto 0);
  S_AXI_bresp(1 downto 0) <= s00_couplers_to_auto_pc_BRESP(1 downto 0);
  S_AXI_bvalid <= s00_couplers_to_auto_pc_BVALID;
  S_AXI_rdata(31 downto 0) <= s00_couplers_to_auto_pc_RDATA(31 downto 0);
  S_AXI_rid(11 downto 0) <= s00_couplers_to_auto_pc_RID(11 downto 0);
  S_AXI_rlast <= s00_couplers_to_auto_pc_RLAST;
  S_AXI_rresp(1 downto 0) <= s00_couplers_to_auto_pc_RRESP(1 downto 0);
  S_AXI_rvalid <= s00_couplers_to_auto_pc_RVALID;
  S_AXI_wready <= s00_couplers_to_auto_pc_WREADY;
  auto_pc_to_s00_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_s00_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_s00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_s00_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_s00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_s00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_s00_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_s00_couplers_WREADY <= M_AXI_wready;
  s00_couplers_to_auto_pc_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  s00_couplers_to_auto_pc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  s00_couplers_to_auto_pc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  s00_couplers_to_auto_pc_ARID(11 downto 0) <= S_AXI_arid(11 downto 0);
  s00_couplers_to_auto_pc_ARLEN(3 downto 0) <= S_AXI_arlen(3 downto 0);
  s00_couplers_to_auto_pc_ARLOCK(1 downto 0) <= S_AXI_arlock(1 downto 0);
  s00_couplers_to_auto_pc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  s00_couplers_to_auto_pc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  s00_couplers_to_auto_pc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  s00_couplers_to_auto_pc_ARVALID <= S_AXI_arvalid;
  s00_couplers_to_auto_pc_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  s00_couplers_to_auto_pc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  s00_couplers_to_auto_pc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  s00_couplers_to_auto_pc_AWID(11 downto 0) <= S_AXI_awid(11 downto 0);
  s00_couplers_to_auto_pc_AWLEN(3 downto 0) <= S_AXI_awlen(3 downto 0);
  s00_couplers_to_auto_pc_AWLOCK(1 downto 0) <= S_AXI_awlock(1 downto 0);
  s00_couplers_to_auto_pc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  s00_couplers_to_auto_pc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  s00_couplers_to_auto_pc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  s00_couplers_to_auto_pc_AWVALID <= S_AXI_awvalid;
  s00_couplers_to_auto_pc_BREADY <= S_AXI_bready;
  s00_couplers_to_auto_pc_RREADY <= S_AXI_rready;
  s00_couplers_to_auto_pc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  s00_couplers_to_auto_pc_WID(11 downto 0) <= S_AXI_wid(11 downto 0);
  s00_couplers_to_auto_pc_WLAST <= S_AXI_wlast;
  s00_couplers_to_auto_pc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  s00_couplers_to_auto_pc_WVALID <= S_AXI_wvalid;
auto_pc: component design_1_auto_pc_0
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(31 downto 0) => auto_pc_to_s00_couplers_ARADDR(31 downto 0),
      m_axi_arprot(2 downto 0) => auto_pc_to_s00_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_pc_to_s00_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_s00_couplers_ARVALID,
      m_axi_awaddr(31 downto 0) => auto_pc_to_s00_couplers_AWADDR(31 downto 0),
      m_axi_awprot(2 downto 0) => auto_pc_to_s00_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_pc_to_s00_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_s00_couplers_AWVALID,
      m_axi_bready => auto_pc_to_s00_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_s00_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_s00_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_s00_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_s00_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_s00_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_s00_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_s00_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_s00_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_s00_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_s00_couplers_WVALID,
      s_axi_araddr(31 downto 0) => s00_couplers_to_auto_pc_ARADDR(31 downto 0),
      s_axi_arburst(1 downto 0) => s00_couplers_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => s00_couplers_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arid(11 downto 0) => s00_couplers_to_auto_pc_ARID(11 downto 0),
      s_axi_arlen(3 downto 0) => s00_couplers_to_auto_pc_ARLEN(3 downto 0),
      s_axi_arlock(1 downto 0) => s00_couplers_to_auto_pc_ARLOCK(1 downto 0),
      s_axi_arprot(2 downto 0) => s00_couplers_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => s00_couplers_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => s00_couplers_to_auto_pc_ARREADY,
      s_axi_arsize(2 downto 0) => s00_couplers_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => s00_couplers_to_auto_pc_ARVALID,
      s_axi_awaddr(31 downto 0) => s00_couplers_to_auto_pc_AWADDR(31 downto 0),
      s_axi_awburst(1 downto 0) => s00_couplers_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => s00_couplers_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awid(11 downto 0) => s00_couplers_to_auto_pc_AWID(11 downto 0),
      s_axi_awlen(3 downto 0) => s00_couplers_to_auto_pc_AWLEN(3 downto 0),
      s_axi_awlock(1 downto 0) => s00_couplers_to_auto_pc_AWLOCK(1 downto 0),
      s_axi_awprot(2 downto 0) => s00_couplers_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => s00_couplers_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => s00_couplers_to_auto_pc_AWREADY,
      s_axi_awsize(2 downto 0) => s00_couplers_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => s00_couplers_to_auto_pc_AWVALID,
      s_axi_bid(11 downto 0) => s00_couplers_to_auto_pc_BID(11 downto 0),
      s_axi_bready => s00_couplers_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => s00_couplers_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => s00_couplers_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => s00_couplers_to_auto_pc_RDATA(31 downto 0),
      s_axi_rid(11 downto 0) => s00_couplers_to_auto_pc_RID(11 downto 0),
      s_axi_rlast => s00_couplers_to_auto_pc_RLAST,
      s_axi_rready => s00_couplers_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => s00_couplers_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => s00_couplers_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => s00_couplers_to_auto_pc_WDATA(31 downto 0),
      s_axi_wid(11 downto 0) => s00_couplers_to_auto_pc_WID(11 downto 0),
      s_axi_wlast => s00_couplers_to_auto_pc_WLAST,
      s_axi_wready => s00_couplers_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => s00_couplers_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => s00_couplers_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity converter_1_imp_WH9O0Y is
  port (
    AD : in STD_LOGIC_VECTOR ( 51 downto 0 );
    AD_Filter_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AD_Filter_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AD_Filter_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    AD_Filter_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    AD_Filter_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AD_Filter_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AD_Filter_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    AD_Filter_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    AD_Filter_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    AD_Filter_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AD_Filter_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    AD_Filter_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AD_Filter_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    AD_Filter_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AD_Filter_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    AD_Filter_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AD_Filter_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    AD_Filter_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AD_Filter_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    AD_Integrator_AXI5_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AD_Integrator_AXI5_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AD_Integrator_AXI5_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    AD_Integrator_AXI5_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    AD_Integrator_AXI5_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AD_Integrator_AXI5_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AD_Integrator_AXI5_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    AD_Integrator_AXI5_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    AD_Integrator_AXI5_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    AD_Integrator_AXI5_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AD_Integrator_AXI5_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    AD_Integrator_AXI5_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AD_Integrator_AXI5_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    AD_Integrator_AXI5_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AD_Integrator_AXI5_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    AD_Integrator_AXI5_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AD_Integrator_AXI5_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    AD_Integrator_AXI5_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AD_Integrator_AXI5_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    AD_filtered : out STD_LOGIC_VECTOR ( 51 downto 0 );
    AD_integral : out STD_LOGIC_VECTOR ( 119 downto 0 );
    AD_signal_in_new : in STD_LOGIC;
    CurrentRef_AXI3_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CurrentRef_AXI3_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CurrentRef_AXI3_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    CurrentRef_AXI3_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    CurrentRef_AXI3_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CurrentRef_AXI3_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CurrentRef_AXI3_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    CurrentRef_AXI3_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    CurrentRef_AXI3_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    CurrentRef_AXI3_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CurrentRef_AXI3_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    CurrentRef_AXI3_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CurrentRef_AXI3_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    CurrentRef_AXI3_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CurrentRef_AXI3_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    CurrentRef_AXI3_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CurrentRef_AXI3_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    CurrentRef_AXI3_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CurrentRef_AXI3_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    Driver_interface_AXI1_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Driver_interface_AXI1_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Driver_interface_AXI1_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    Driver_interface_AXI1_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    Driver_interface_AXI1_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Driver_interface_AXI1_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Driver_interface_AXI1_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    Driver_interface_AXI1_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    Driver_interface_AXI1_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    Driver_interface_AXI1_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Driver_interface_AXI1_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    Driver_interface_AXI1_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Driver_interface_AXI1_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    Driver_interface_AXI1_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Driver_interface_AXI1_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    Driver_interface_AXI1_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Driver_interface_AXI1_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    Driver_interface_AXI1_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Driver_interface_AXI1_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    FCLK_Reset : in STD_LOGIC_VECTOR ( 0 to 0 );
    HysteresisCon_AXI7_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    HysteresisCon_AXI7_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    HysteresisCon_AXI7_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    HysteresisCon_AXI7_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    HysteresisCon_AXI7_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    HysteresisCon_AXI7_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    HysteresisCon_AXI7_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    HysteresisCon_AXI7_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    HysteresisCon_AXI7_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    HysteresisCon_AXI7_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    HysteresisCon_AXI7_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    HysteresisCon_AXI7_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    HysteresisCon_AXI7_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    HysteresisCon_AXI7_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    HysteresisCon_AXI7_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    HysteresisCon_AXI7_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    HysteresisCon_AXI7_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    HysteresisCon_AXI7_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    HysteresisCon_AXI7_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    Intr : out STD_LOGIC;
    PWM_AXI8_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    PWM_AXI8_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    PWM_AXI8_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    PWM_AXI8_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    PWM_AXI8_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    PWM_AXI8_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    PWM_AXI8_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    PWM_AXI8_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    PWM_AXI8_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    PWM_AXI8_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PWM_AXI8_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    PWM_AXI8_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PWM_AXI8_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    PWM_AXI8_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PWM_AXI8_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    PWM_AXI8_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    PWM_AXI8_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    PWM_AXI8_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    PWM_AXI8_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    Sampled_Integral_AXI6_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Sampled_Integral_AXI6_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Sampled_Integral_AXI6_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    Sampled_Integral_AXI6_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sampled_Integral_AXI6_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Sampled_Integral_AXI6_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Sampled_Integral_AXI6_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    Sampled_Integral_AXI6_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sampled_Integral_AXI6_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sampled_Integral_AXI6_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Sampled_Integral_AXI6_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    Sampled_Integral_AXI6_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Sampled_Integral_AXI6_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sampled_Integral_AXI6_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Sampled_Integral_AXI6_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    Sampled_Integral_AXI6_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Sampled_Integral_AXI6_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    Sampled_Integral_AXI6_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Sampled_Integral_AXI6_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    SwitchingCounter_AXI4_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SwitchingCounter_AXI4_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SwitchingCounter_AXI4_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    SwitchingCounter_AXI4_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    SwitchingCounter_AXI4_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SwitchingCounter_AXI4_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SwitchingCounter_AXI4_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    SwitchingCounter_AXI4_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    SwitchingCounter_AXI4_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    SwitchingCounter_AXI4_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SwitchingCounter_AXI4_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    SwitchingCounter_AXI4_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SwitchingCounter_AXI4_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    SwitchingCounter_AXI4_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SwitchingCounter_AXI4_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    SwitchingCounter_AXI4_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SwitchingCounter_AXI4_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    SwitchingCounter_AXI4_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SwitchingCounter_AXI4_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    SynchSampling_AXI2_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SynchSampling_AXI2_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SynchSampling_AXI2_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    SynchSampling_AXI2_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    SynchSampling_AXI2_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SynchSampling_AXI2_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SynchSampling_AXI2_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    SynchSampling_AXI2_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    SynchSampling_AXI2_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    SynchSampling_AXI2_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SynchSampling_AXI2_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    SynchSampling_AXI2_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SynchSampling_AXI2_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    SynchSampling_AXI2_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SynchSampling_AXI2_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    SynchSampling_AXI2_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SynchSampling_AXI2_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    SynchSampling_AXI2_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SynchSampling_AXI2_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    Synch_sampling : out STD_LOGIC_VECTOR ( 51 downto 0 );
    TripLimit_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TripLimit_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    TripLimit_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    TripLimit_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    TripLimit_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TripLimit_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    TripLimit_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    TripLimit_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    TripLimit_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    TripLimit_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    TripLimit_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    TripLimit_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TripLimit_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    TripLimit_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    TripLimit_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    TripLimit_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TripLimit_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    TripLimit_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    TripLimit_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    driver_enable : out STD_LOGIC;
    driver_ok : in STD_LOGIC;
    driver_reset : out STD_LOGIC;
    driver_signals : out STD_LOGIC_VECTOR ( 5 downto 0 );
    driver_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    hw_interlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    hysteresis_error : out STD_LOGIC_VECTOR ( 41 downto 0 );
    pilot_signal : out STD_LOGIC;
    pwm_synch_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    voltage_estimator_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    voltage_estimator_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    voltage_estimator_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    voltage_estimator_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    voltage_estimator_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    voltage_estimator_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    voltage_estimator_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    voltage_estimator_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    voltage_estimator_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    voltage_estimator_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    voltage_estimator_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    voltage_estimator_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    voltage_estimator_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    voltage_estimator_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    voltage_estimator_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    voltage_estimator_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    voltage_estimator_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    watchdog_exp_in : in STD_LOGIC;
    watchdog_expired : out STD_LOGIC
  );
end converter_1_imp_WH9O0Y;

architecture STRUCTURE of converter_1_imp_WH9O0Y is
  component design_1_AD_filter_block_1 is
  port (
    signal_load : in STD_LOGIC;
    signal_in_new : in STD_LOGIC;
    signal_out_new : out STD_LOGIC;
    signal_in : in STD_LOGIC_VECTOR ( 51 downto 0 );
    signal_load_value : in STD_LOGIC_VECTOR ( 51 downto 0 );
    signal_out : out STD_LOGIC_VECTOR ( 51 downto 0 );
    signal_out_a : out STD_LOGIC_VECTOR ( 12 downto 0 );
    signal_out_b : out STD_LOGIC_VECTOR ( 12 downto 0 );
    signal_out_c : out STD_LOGIC_VECTOR ( 12 downto 0 );
    signal_out_d : out STD_LOGIC_VECTOR ( 12 downto 0 );
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC
  );
  end component design_1_AD_filter_block_1;
  component design_1_driver_interface_0 is
  port (
    driver_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    driver_ok : in STD_LOGIC;
    driver_enable : out STD_LOGIC;
    driver_signals : out STD_LOGIC_VECTOR ( 5 downto 0 );
    driver_reset : out STD_LOGIC;
    pilot_signal : out STD_LOGIC;
    driver_signal_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    disable_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ok_out : out STD_LOGIC;
    watchdog_expired : out STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC
  );
  end component design_1_driver_interface_0;
  component design_1_synch_sampling_reg_1 is
  port (
    load : in STD_LOGIC_VECTOR ( 3 downto 0 );
    register_array_write_vec : out STD_LOGIC_VECTOR ( 51 downto 0 );
    register_array_read_vec : in STD_LOGIC_VECTOR ( 51 downto 0 );
    register_array_init_vec : in STD_LOGIC_VECTOR ( 51 downto 0 );
    register_array_load_vec : in STD_LOGIC_VECTOR ( 51 downto 0 );
    register_write_a : out STD_LOGIC_VECTOR ( 12 downto 0 );
    register_write_b : out STD_LOGIC_VECTOR ( 12 downto 0 );
    register_write_c : out STD_LOGIC_VECTOR ( 12 downto 0 );
    register_write_d : out STD_LOGIC_VECTOR ( 12 downto 0 );
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC
  );
  end component design_1_synch_sampling_reg_1;
  component design_1_util_vector_logic_0_1 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_1;
  component design_1_CurrentRef_0 is
  port (
    load : in STD_LOGIC_VECTOR ( 2 downto 0 );
    register_array_write_vec : out STD_LOGIC_VECTOR ( 38 downto 0 );
    register_array_read_vec : in STD_LOGIC_VECTOR ( 38 downto 0 );
    register_array_init_vec : in STD_LOGIC_VECTOR ( 38 downto 0 );
    register_array_load_vec : in STD_LOGIC_VECTOR ( 38 downto 0 );
    register_write_a : out STD_LOGIC_VECTOR ( 12 downto 0 );
    register_write_b : out STD_LOGIC_VECTOR ( 12 downto 0 );
    register_write_c : out STD_LOGIC_VECTOR ( 12 downto 0 );
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC
  );
  end component design_1_CurrentRef_0;
  component design_1_switching_event_counter_0 is
  port (
    signal_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    counter_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC
  );
  end component design_1_switching_event_counter_0;
  component design_1_accumulator_1 is
  port (
    signal_load : in STD_LOGIC;
    signal_in_new : in STD_LOGIC;
    signal_out_new : out STD_LOGIC;
    signal_in : in STD_LOGIC_VECTOR ( 103 downto 0 );
    signal_load_value : in STD_LOGIC_VECTOR ( 191 downto 0 );
    signal_out : out STD_LOGIC_VECTOR ( 191 downto 0 );
    signal_out_a : out STD_LOGIC_VECTOR ( 23 downto 0 );
    signal_out_b : out STD_LOGIC_VECTOR ( 23 downto 0 );
    signal_out_c : out STD_LOGIC_VECTOR ( 23 downto 0 );
    signal_out_d : out STD_LOGIC_VECTOR ( 23 downto 0 );
    signal_out_e : out STD_LOGIC_VECTOR ( 23 downto 0 );
    signal_out_f : out STD_LOGIC_VECTOR ( 23 downto 0 );
    signal_out_g : out STD_LOGIC_VECTOR ( 23 downto 0 );
    signal_out_h : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC
  );
  end component design_1_accumulator_1;
  component design_1_moving_integral_reg_1 is
  port (
    load : in STD_LOGIC_VECTOR ( 7 downto 0 );
    register_array_write_vec : out STD_LOGIC_VECTOR ( 191 downto 0 );
    register_array_read_vec : in STD_LOGIC_VECTOR ( 191 downto 0 );
    register_array_init_vec : in STD_LOGIC_VECTOR ( 191 downto 0 );
    register_array_load_vec : in STD_LOGIC_VECTOR ( 191 downto 0 );
    register_write_a : out STD_LOGIC_VECTOR ( 23 downto 0 );
    register_write_b : out STD_LOGIC_VECTOR ( 23 downto 0 );
    register_write_c : out STD_LOGIC_VECTOR ( 23 downto 0 );
    register_write_d : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC
  );
  end component design_1_moving_integral_reg_1;
  component design_1_Hysteresis_control_0 is
  port (
    signal_in : in STD_LOGIC_VECTOR ( 41 downto 0 );
    comparator_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    set_flipflop_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clear_flipflop_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    flipflop_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    signal_out : out STD_LOGIC_VECTOR ( 38 downto 0 );
    signal_out_a : out STD_LOGIC_VECTOR ( 12 downto 0 );
    signal_out_b : out STD_LOGIC_VECTOR ( 12 downto 0 );
    signal_out_c : out STD_LOGIC_VECTOR ( 12 downto 0 );
    new_in : in STD_LOGIC;
    new_out : out STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC
  );
  end component design_1_Hysteresis_control_0;
  component design_1_pwm_0 is
  port (
    ref_in_new : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ref_in : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ref_synch_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ref_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ref_out_a : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ref_out_b : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ref_out_c : out STD_LOGIC_VECTOR ( 15 downto 0 );
    synch_in : in STD_LOGIC;
    synch_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    base_counter_out : out STD_LOGIC_VECTOR ( 16 downto 0 );
    carrier_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    carrier_out_a : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pwm_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    phase_shift_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    intr : out STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC
  );
  end component design_1_pwm_0;
  component design_1_util_vector_logic_0_2 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_2;
  component design_1_Hysteresis_control_1 is
  port (
    signal_in : in STD_LOGIC_VECTOR ( 51 downto 0 );
    comparator_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    set_flipflop_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clear_flipflop_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    flipflop_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    signal_out : out STD_LOGIC_VECTOR ( 51 downto 0 );
    signal_out_a : out STD_LOGIC_VECTOR ( 12 downto 0 );
    signal_out_b : out STD_LOGIC_VECTOR ( 12 downto 0 );
    signal_out_c : out STD_LOGIC_VECTOR ( 12 downto 0 );
    signal_out_d : out STD_LOGIC_VECTOR ( 12 downto 0 );
    new_in : in STD_LOGIC;
    new_out : out STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC
  );
  end component design_1_Hysteresis_control_1;
  component design_1_moving_integral_latch_2 is
  port (
    D : in STD_LOGIC_VECTOR ( 191 downto 0 );
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 191 downto 0 )
  );
  end component design_1_moving_integral_latch_2;
  component design_1_synch_sampling_latch_1 is
  port (
    D : in STD_LOGIC_VECTOR ( 51 downto 0 );
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 51 downto 0 )
  );
  end component design_1_synch_sampling_latch_1;
  component design_1_util_reduced_logic_0_1 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC
  );
  end component design_1_util_reduced_logic_0_1;
  component design_1_util_reduced_logic_0_2 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Res : out STD_LOGIC
  );
  end component design_1_util_reduced_logic_0_2;
  component design_1_xlconcat_2_2 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  end component design_1_xlconcat_2_2;
  component design_1_xlconcat_2_4 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  end component design_1_xlconcat_2_4;
  component design_1_xlconcat_3_1 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    In2 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 41 downto 0 )
  );
  end component design_1_xlconcat_3_1;
  component design_1_xlconcat_4_2 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  end component design_1_xlconcat_4_2;
  component design_1_xlconcat_5_2 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  end component design_1_xlconcat_5_2;
  component design_1_xlconcat_6_2 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  end component design_1_xlconcat_6_2;
  component design_1_xlconcat_7_1 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 51 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 38 downto 0 );
    In2 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 103 downto 0 )
  );
  end component design_1_xlconcat_7_1;
  component design_1_xlconstant_3_2 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_3_2;
  component design_1_xlconstant_5_2 is
  port (
    dout : out STD_LOGIC_VECTOR ( 191 downto 0 )
  );
  end component design_1_xlconstant_5_2;
  component design_1_xlconstant_6_0 is
  port (
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  end component design_1_xlconstant_6_0;
  component design_1_xlconstant_6_1 is
  port (
    dout : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  end component design_1_xlconstant_6_1;
  component design_1_xlslice_0_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  end component design_1_xlslice_0_0;
  component design_1_xlslice_0_1 is
  port (
    Din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlslice_0_1;
  component design_1_xlslice_2_4 is
  port (
    Din : in STD_LOGIC_VECTOR ( 191 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  end component design_1_xlslice_2_4;
  component design_1_xlslice_3_2 is
  port (
    Din : in STD_LOGIC_VECTOR ( 191 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 95 downto 0 )
  );
  end component design_1_xlslice_3_2;
  component design_1_xlconcat_8_1 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 95 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 119 downto 0 )
  );
  end component design_1_xlconcat_8_1;
  component design_1_signal_operasjon_blokk_1_1 is
  port (
    pluss_minus : in STD_LOGIC_VECTOR ( 1 downto 0 );
    inn : in STD_LOGIC_VECTOR ( 25 downto 0 );
    ut : out STD_LOGIC_VECTOR ( 13 downto 0 );
    inn_ny : in STD_LOGIC;
    ut_ny : out STD_LOGIC;
    klokke : in STD_LOGIC;
    reset_h : in STD_LOGIC
  );
  end component design_1_signal_operasjon_blokk_1_1;
  component design_1_signal_operasjon_blokk_2_1 is
  port (
    pluss_minus : in STD_LOGIC_VECTOR ( 1 downto 0 );
    inn : in STD_LOGIC_VECTOR ( 25 downto 0 );
    ut : out STD_LOGIC_VECTOR ( 13 downto 0 );
    inn_ny : in STD_LOGIC;
    ut_ny : out STD_LOGIC;
    klokke : in STD_LOGIC;
    reset_h : in STD_LOGIC
  );
  end component design_1_signal_operasjon_blokk_2_1;
  component design_1_signal_operasjon_blokk_3_1 is
  port (
    pluss_minus : in STD_LOGIC_VECTOR ( 1 downto 0 );
    inn : in STD_LOGIC_VECTOR ( 25 downto 0 );
    ut : out STD_LOGIC_VECTOR ( 13 downto 0 );
    inn_ny : in STD_LOGIC;
    ut_ny : out STD_LOGIC;
    klokke : in STD_LOGIC;
    reset_h : in STD_LOGIC
  );
  end component design_1_signal_operasjon_blokk_3_1;
  component design_1_blankingtimecorr_0_2 is
  port (
    intr : in STD_LOGIC;
    driver_signals : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clk : in STD_LOGIC;
    blankingtimecorr_aresetn : in STD_LOGIC;
    blankingtimecorr_s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    blankingtimecorr_s_axi_awvalid : in STD_LOGIC;
    blankingtimecorr_s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    blankingtimecorr_s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    blankingtimecorr_s_axi_wvalid : in STD_LOGIC;
    blankingtimecorr_s_axi_bready : in STD_LOGIC;
    blankingtimecorr_s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    blankingtimecorr_s_axi_arvalid : in STD_LOGIC;
    blankingtimecorr_s_axi_rready : in STD_LOGIC;
    blankingtimecorr_s_axi_awready : out STD_LOGIC;
    blankingtimecorr_s_axi_wready : out STD_LOGIC;
    blankingtimecorr_s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    blankingtimecorr_s_axi_bvalid : out STD_LOGIC;
    blankingtimecorr_s_axi_arready : out STD_LOGIC;
    blankingtimecorr_s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    blankingtimecorr_s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    blankingtimecorr_s_axi_rvalid : out STD_LOGIC
  );
  end component design_1_blankingtimecorr_0_2;
  signal AD_filter_block_signal_out_a : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal AD_filter_block_signal_out_b : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal AD_filter_block_signal_out_c : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal Conn1_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_ARREADY : STD_LOGIC;
  signal Conn1_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_AWREADY : STD_LOGIC;
  signal Conn1_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_BVALID : STD_LOGIC;
  signal Conn1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_RVALID : STD_LOGIC;
  signal Conn1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_WREADY : STD_LOGIC;
  signal Conn1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TripLimit_AXI_1_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TripLimit_AXI_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal TripLimit_AXI_1_ARREADY : STD_LOGIC;
  signal TripLimit_AXI_1_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TripLimit_AXI_1_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TripLimit_AXI_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal TripLimit_AXI_1_AWREADY : STD_LOGIC;
  signal TripLimit_AXI_1_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TripLimit_AXI_1_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TripLimit_AXI_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal TripLimit_AXI_1_BVALID : STD_LOGIC;
  signal TripLimit_AXI_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TripLimit_AXI_1_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TripLimit_AXI_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal TripLimit_AXI_1_RVALID : STD_LOGIC;
  signal TripLimit_AXI_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TripLimit_AXI_1_WREADY : STD_LOGIC;
  signal TripLimit_AXI_1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TripLimit_AXI_1_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Tripping_flipflop_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ad_converter_ad_signal_out : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal ad_converter_serial_receiver_0_ad_signal_new_busclk : STD_LOGIC;
  signal axi_interconnect_0_M05_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M05_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M05_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M05_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M05_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M05_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M05_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M05_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M05_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M05_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M05_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M05_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M05_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M05_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M05_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M05_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M05_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M05_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M05_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M09_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M09_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M09_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M09_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M09_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M09_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M09_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M09_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M09_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M09_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M09_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M09_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M09_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M09_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M09_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M09_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M09_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M09_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M09_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M13_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M13_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M13_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M13_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M13_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M13_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M13_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M13_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M13_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M13_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M13_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M13_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M13_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M13_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M13_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M13_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M13_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M13_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M13_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M14_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M14_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M14_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M14_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M14_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M14_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M14_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M14_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M14_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M14_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M14_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M14_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M14_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M14_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M14_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M14_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M14_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M14_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M14_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M15_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M15_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M15_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M15_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M15_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M15_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M15_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M15_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M15_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M15_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M15_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M15_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M15_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M15_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M15_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M15_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M15_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M15_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M15_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M16_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M16_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M16_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M16_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M16_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M16_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M16_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M16_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M16_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M16_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M16_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M16_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M16_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M16_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M16_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M16_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M16_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M16_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M16_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M17_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M17_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M17_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M17_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M17_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M17_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M17_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M17_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M17_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M17_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M17_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M17_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M17_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M17_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M17_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M17_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M17_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M17_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M17_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M18_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M18_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M18_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M18_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M18_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M18_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M18_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M18_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M18_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M18_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M18_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M18_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M18_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M18_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M18_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M18_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M18_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M18_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M18_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M19_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M19_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M19_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M19_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M19_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M19_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M19_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M19_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M19_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M19_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M19_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M19_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M19_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M19_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M19_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M19_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M19_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M19_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M19_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal comparator_limiter_block_0_flipflop_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal driver_interface_1_watchdog_expired : STD_LOGIC_VECTOR ( 0 to 0 );
  signal driver_interface_2_driver_enable : STD_LOGIC;
  signal driver_interface_2_driver_reset : STD_LOGIC;
  signal driver_interface_2_driver_signals : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal driver_interface_2_pilot_signal : STD_LOGIC;
  signal driver_interface_2_watchdog_expired : STD_LOGIC;
  signal driver_ok_2 : STD_LOGIC;
  signal driver_status_2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal extract_and_zeropad_gate_sigs_dout : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal filter_block_0_signal_out : STD_LOGIC_VECTOR ( 191 downto 0 );
  signal filter_block_1_signal_out : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal moving_integral_latch_Q : STD_LOGIC_VECTOR ( 191 downto 0 );
  signal processing_system7_0_FCLK_CLK0 : STD_LOGIC;
  signal processing_system7_0_FCLK_RESET0_N : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pwm_2_intr : STD_LOGIC;
  signal pwm_2_pwm_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal register_array_0_register_array_write_vec : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal register_array_0_register_write_a : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal register_array_0_register_write_b : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal register_array_0_register_write_c : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal rst_ps7_0_100M_peripheral_aresetn : STD_LOGIC;
  signal signal_operasjon_blokk_1_ut : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal signal_operasjon_blokk_2_ut : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal signal_operasjon_blokk_3_ut : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal synch_sampling_Q : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal util_reduced_logic_0_Res : STD_LOGIC;
  signal util_reduced_logic_1_Res : STD_LOGIC;
  signal util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal watchdog_exp_in_1 : STD_LOGIC;
  signal xlconcat_2_dout : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal xlconcat_3_dout : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal xlconcat_4_dout : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal xlconcat_5_dout : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal xlconcat_6_dout : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal xlconcat_7_dout : STD_LOGIC_VECTOR ( 103 downto 0 );
  signal xlconcat_8_dout : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xlconcat_9_dout : STD_LOGIC_VECTOR ( 119 downto 0 );
  signal xlconstant_3_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_5_dout : STD_LOGIC_VECTOR ( 191 downto 0 );
  signal xlconstant_6_dout : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal xlconstant_8_dout : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xlslice_0_Dout : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xlslice_1_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_3_Dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal xlslice_4_Dout : STD_LOGIC_VECTOR ( 95 downto 0 );
  signal NLW_AD_filter_block_signal_out_new_UNCONNECTED : STD_LOGIC;
  signal NLW_AD_filter_block_signal_out_d_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_Hysteresis_control_new_out_UNCONNECTED : STD_LOGIC;
  signal NLW_Hysteresis_control_comparator_out_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_Hysteresis_control_signal_out_UNCONNECTED : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal NLW_Hysteresis_control_signal_out_a_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_Hysteresis_control_signal_out_b_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_Hysteresis_control_signal_out_c_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_Moving_integral_signal_out_new_UNCONNECTED : STD_LOGIC;
  signal NLW_Moving_integral_signal_out_a_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_Moving_integral_signal_out_b_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_Moving_integral_signal_out_c_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_Moving_integral_signal_out_d_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_Moving_integral_signal_out_e_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_Moving_integral_signal_out_f_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_Moving_integral_signal_out_g_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_Moving_integral_signal_out_h_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_Tripping_new_out_UNCONNECTED : STD_LOGIC;
  signal NLW_Tripping_comparator_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_Tripping_signal_out_UNCONNECTED : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal NLW_Tripping_signal_out_a_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_Tripping_signal_out_b_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_Tripping_signal_out_c_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_Tripping_signal_out_d_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_driver_interface_ok_out_UNCONNECTED : STD_LOGIC;
  signal NLW_moving_integral_reg_register_array_write_vec_UNCONNECTED : STD_LOGIC_VECTOR ( 191 downto 0 );
  signal NLW_moving_integral_reg_register_write_a_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_moving_integral_reg_register_write_b_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_moving_integral_reg_register_write_c_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_moving_integral_reg_register_write_d_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_pwm_base_counter_out_UNCONNECTED : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal NLW_pwm_carrier_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_pwm_carrier_out_a_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_pwm_phase_shift_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_pwm_ref_out_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_pwm_ref_out_a_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_pwm_ref_out_b_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_pwm_ref_out_c_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_signal_operasjon_blokk_1_ut_ny_UNCONNECTED : STD_LOGIC;
  signal NLW_signal_operasjon_blokk_2_ut_ny_UNCONNECTED : STD_LOGIC;
  signal NLW_signal_operasjon_blokk_3_ut_ny_UNCONNECTED : STD_LOGIC;
  signal NLW_switching_event_counter_counter_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_synch_sampling_reg_register_array_write_vec_UNCONNECTED : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal NLW_synch_sampling_reg_register_write_a_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_synch_sampling_reg_register_write_b_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_synch_sampling_reg_register_write_c_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_synch_sampling_reg_register_write_d_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
begin
  AD_Filter_AXI_arready(0) <= axi_interconnect_0_M17_AXI_ARREADY;
  AD_Filter_AXI_awready(0) <= axi_interconnect_0_M17_AXI_AWREADY;
  AD_Filter_AXI_bresp(1 downto 0) <= axi_interconnect_0_M17_AXI_BRESP(1 downto 0);
  AD_Filter_AXI_bvalid(0) <= axi_interconnect_0_M17_AXI_BVALID;
  AD_Filter_AXI_rdata(31 downto 0) <= axi_interconnect_0_M17_AXI_RDATA(31 downto 0);
  AD_Filter_AXI_rresp(1 downto 0) <= axi_interconnect_0_M17_AXI_RRESP(1 downto 0);
  AD_Filter_AXI_rvalid(0) <= axi_interconnect_0_M17_AXI_RVALID;
  AD_Filter_AXI_wready(0) <= axi_interconnect_0_M17_AXI_WREADY;
  AD_Integrator_AXI5_arready(0) <= axi_interconnect_0_M05_AXI_ARREADY;
  AD_Integrator_AXI5_awready(0) <= axi_interconnect_0_M05_AXI_AWREADY;
  AD_Integrator_AXI5_bresp(1 downto 0) <= axi_interconnect_0_M05_AXI_BRESP(1 downto 0);
  AD_Integrator_AXI5_bvalid(0) <= axi_interconnect_0_M05_AXI_BVALID;
  AD_Integrator_AXI5_rdata(31 downto 0) <= axi_interconnect_0_M05_AXI_RDATA(31 downto 0);
  AD_Integrator_AXI5_rresp(1 downto 0) <= axi_interconnect_0_M05_AXI_RRESP(1 downto 0);
  AD_Integrator_AXI5_rvalid(0) <= axi_interconnect_0_M05_AXI_RVALID;
  AD_Integrator_AXI5_wready(0) <= axi_interconnect_0_M05_AXI_WREADY;
  AD_filtered(51 downto 0) <= filter_block_1_signal_out(51 downto 0);
  AD_integral(119 downto 0) <= xlconcat_9_dout(119 downto 0);
  Conn1_ARADDR(31 downto 0) <= voltage_estimator_axi_araddr(31 downto 0);
  Conn1_ARVALID(0) <= voltage_estimator_axi_arvalid(0);
  Conn1_AWADDR(31 downto 0) <= voltage_estimator_axi_awaddr(31 downto 0);
  Conn1_AWVALID(0) <= voltage_estimator_axi_awvalid(0);
  Conn1_BREADY(0) <= voltage_estimator_axi_bready(0);
  Conn1_RREADY(0) <= voltage_estimator_axi_rready(0);
  Conn1_WDATA(31 downto 0) <= voltage_estimator_axi_wdata(31 downto 0);
  Conn1_WSTRB(3 downto 0) <= voltage_estimator_axi_wstrb(3 downto 0);
  Conn1_WVALID(0) <= voltage_estimator_axi_wvalid(0);
  CurrentRef_AXI3_arready(0) <= axi_interconnect_0_M15_AXI_ARREADY;
  CurrentRef_AXI3_awready(0) <= axi_interconnect_0_M15_AXI_AWREADY;
  CurrentRef_AXI3_bresp(1 downto 0) <= axi_interconnect_0_M15_AXI_BRESP(1 downto 0);
  CurrentRef_AXI3_bvalid(0) <= axi_interconnect_0_M15_AXI_BVALID;
  CurrentRef_AXI3_rdata(31 downto 0) <= axi_interconnect_0_M15_AXI_RDATA(31 downto 0);
  CurrentRef_AXI3_rresp(1 downto 0) <= axi_interconnect_0_M15_AXI_RRESP(1 downto 0);
  CurrentRef_AXI3_rvalid(0) <= axi_interconnect_0_M15_AXI_RVALID;
  CurrentRef_AXI3_wready(0) <= axi_interconnect_0_M15_AXI_WREADY;
  Driver_interface_AXI1_arready(0) <= axi_interconnect_0_M09_AXI_ARREADY;
  Driver_interface_AXI1_awready(0) <= axi_interconnect_0_M09_AXI_AWREADY;
  Driver_interface_AXI1_bresp(1 downto 0) <= axi_interconnect_0_M09_AXI_BRESP(1 downto 0);
  Driver_interface_AXI1_bvalid(0) <= axi_interconnect_0_M09_AXI_BVALID;
  Driver_interface_AXI1_rdata(31 downto 0) <= axi_interconnect_0_M09_AXI_RDATA(31 downto 0);
  Driver_interface_AXI1_rresp(1 downto 0) <= axi_interconnect_0_M09_AXI_RRESP(1 downto 0);
  Driver_interface_AXI1_rvalid(0) <= axi_interconnect_0_M09_AXI_RVALID;
  Driver_interface_AXI1_wready(0) <= axi_interconnect_0_M09_AXI_WREADY;
  HysteresisCon_AXI7_arready(0) <= axi_interconnect_0_M14_AXI_ARREADY;
  HysteresisCon_AXI7_awready(0) <= axi_interconnect_0_M14_AXI_AWREADY;
  HysteresisCon_AXI7_bresp(1 downto 0) <= axi_interconnect_0_M14_AXI_BRESP(1 downto 0);
  HysteresisCon_AXI7_bvalid(0) <= axi_interconnect_0_M14_AXI_BVALID;
  HysteresisCon_AXI7_rdata(31 downto 0) <= axi_interconnect_0_M14_AXI_RDATA(31 downto 0);
  HysteresisCon_AXI7_rresp(1 downto 0) <= axi_interconnect_0_M14_AXI_RRESP(1 downto 0);
  HysteresisCon_AXI7_rvalid(0) <= axi_interconnect_0_M14_AXI_RVALID;
  HysteresisCon_AXI7_wready(0) <= axi_interconnect_0_M14_AXI_WREADY;
  Intr <= pwm_2_intr;
  PWM_AXI8_arready(0) <= axi_interconnect_0_M13_AXI_ARREADY;
  PWM_AXI8_awready(0) <= axi_interconnect_0_M13_AXI_AWREADY;
  PWM_AXI8_bresp(1 downto 0) <= axi_interconnect_0_M13_AXI_BRESP(1 downto 0);
  PWM_AXI8_bvalid(0) <= axi_interconnect_0_M13_AXI_BVALID;
  PWM_AXI8_rdata(31 downto 0) <= axi_interconnect_0_M13_AXI_RDATA(31 downto 0);
  PWM_AXI8_rresp(1 downto 0) <= axi_interconnect_0_M13_AXI_RRESP(1 downto 0);
  PWM_AXI8_rvalid(0) <= axi_interconnect_0_M13_AXI_RVALID;
  PWM_AXI8_wready(0) <= axi_interconnect_0_M13_AXI_WREADY;
  Sampled_Integral_AXI6_arready(0) <= axi_interconnect_0_M18_AXI_ARREADY;
  Sampled_Integral_AXI6_awready(0) <= axi_interconnect_0_M18_AXI_AWREADY;
  Sampled_Integral_AXI6_bresp(1 downto 0) <= axi_interconnect_0_M18_AXI_BRESP(1 downto 0);
  Sampled_Integral_AXI6_bvalid(0) <= axi_interconnect_0_M18_AXI_BVALID;
  Sampled_Integral_AXI6_rdata(31 downto 0) <= axi_interconnect_0_M18_AXI_RDATA(31 downto 0);
  Sampled_Integral_AXI6_rresp(1 downto 0) <= axi_interconnect_0_M18_AXI_RRESP(1 downto 0);
  Sampled_Integral_AXI6_rvalid(0) <= axi_interconnect_0_M18_AXI_RVALID;
  Sampled_Integral_AXI6_wready(0) <= axi_interconnect_0_M18_AXI_WREADY;
  SwitchingCounter_AXI4_arready(0) <= axi_interconnect_0_M16_AXI_ARREADY;
  SwitchingCounter_AXI4_awready(0) <= axi_interconnect_0_M16_AXI_AWREADY;
  SwitchingCounter_AXI4_bresp(1 downto 0) <= axi_interconnect_0_M16_AXI_BRESP(1 downto 0);
  SwitchingCounter_AXI4_bvalid(0) <= axi_interconnect_0_M16_AXI_BVALID;
  SwitchingCounter_AXI4_rdata(31 downto 0) <= axi_interconnect_0_M16_AXI_RDATA(31 downto 0);
  SwitchingCounter_AXI4_rresp(1 downto 0) <= axi_interconnect_0_M16_AXI_RRESP(1 downto 0);
  SwitchingCounter_AXI4_rvalid(0) <= axi_interconnect_0_M16_AXI_RVALID;
  SwitchingCounter_AXI4_wready(0) <= axi_interconnect_0_M16_AXI_WREADY;
  SynchSampling_AXI2_arready(0) <= axi_interconnect_0_M19_AXI_ARREADY;
  SynchSampling_AXI2_awready(0) <= axi_interconnect_0_M19_AXI_AWREADY;
  SynchSampling_AXI2_bresp(1 downto 0) <= axi_interconnect_0_M19_AXI_BRESP(1 downto 0);
  SynchSampling_AXI2_bvalid(0) <= axi_interconnect_0_M19_AXI_BVALID;
  SynchSampling_AXI2_rdata(31 downto 0) <= axi_interconnect_0_M19_AXI_RDATA(31 downto 0);
  SynchSampling_AXI2_rresp(1 downto 0) <= axi_interconnect_0_M19_AXI_RRESP(1 downto 0);
  SynchSampling_AXI2_rvalid(0) <= axi_interconnect_0_M19_AXI_RVALID;
  SynchSampling_AXI2_wready(0) <= axi_interconnect_0_M19_AXI_WREADY;
  Synch_sampling(51 downto 0) <= synch_sampling_Q(51 downto 0);
  TripLimit_AXI_1_ARADDR(31 downto 0) <= TripLimit_AXI_araddr(31 downto 0);
  TripLimit_AXI_1_ARPROT(2 downto 0) <= TripLimit_AXI_arprot(2 downto 0);
  TripLimit_AXI_1_ARVALID(0) <= TripLimit_AXI_arvalid(0);
  TripLimit_AXI_1_AWADDR(31 downto 0) <= TripLimit_AXI_awaddr(31 downto 0);
  TripLimit_AXI_1_AWPROT(2 downto 0) <= TripLimit_AXI_awprot(2 downto 0);
  TripLimit_AXI_1_AWVALID(0) <= TripLimit_AXI_awvalid(0);
  TripLimit_AXI_1_BREADY(0) <= TripLimit_AXI_bready(0);
  TripLimit_AXI_1_RREADY(0) <= TripLimit_AXI_rready(0);
  TripLimit_AXI_1_WDATA(31 downto 0) <= TripLimit_AXI_wdata(31 downto 0);
  TripLimit_AXI_1_WSTRB(3 downto 0) <= TripLimit_AXI_wstrb(3 downto 0);
  TripLimit_AXI_1_WVALID(0) <= TripLimit_AXI_wvalid(0);
  TripLimit_AXI_arready(0) <= TripLimit_AXI_1_ARREADY;
  TripLimit_AXI_awready(0) <= TripLimit_AXI_1_AWREADY;
  TripLimit_AXI_bresp(1 downto 0) <= TripLimit_AXI_1_BRESP(1 downto 0);
  TripLimit_AXI_bvalid(0) <= TripLimit_AXI_1_BVALID;
  TripLimit_AXI_rdata(31 downto 0) <= TripLimit_AXI_1_RDATA(31 downto 0);
  TripLimit_AXI_rresp(1 downto 0) <= TripLimit_AXI_1_RRESP(1 downto 0);
  TripLimit_AXI_rvalid(0) <= TripLimit_AXI_1_RVALID;
  TripLimit_AXI_wready(0) <= TripLimit_AXI_1_WREADY;
  ad_converter_ad_signal_out(51 downto 0) <= AD(51 downto 0);
  ad_converter_serial_receiver_0_ad_signal_new_busclk <= AD_signal_in_new;
  axi_interconnect_0_M05_AXI_ARADDR(31 downto 0) <= AD_Integrator_AXI5_araddr(31 downto 0);
  axi_interconnect_0_M05_AXI_ARPROT(2 downto 0) <= AD_Integrator_AXI5_arprot(2 downto 0);
  axi_interconnect_0_M05_AXI_ARVALID(0) <= AD_Integrator_AXI5_arvalid(0);
  axi_interconnect_0_M05_AXI_AWADDR(31 downto 0) <= AD_Integrator_AXI5_awaddr(31 downto 0);
  axi_interconnect_0_M05_AXI_AWPROT(2 downto 0) <= AD_Integrator_AXI5_awprot(2 downto 0);
  axi_interconnect_0_M05_AXI_AWVALID(0) <= AD_Integrator_AXI5_awvalid(0);
  axi_interconnect_0_M05_AXI_BREADY(0) <= AD_Integrator_AXI5_bready(0);
  axi_interconnect_0_M05_AXI_RREADY(0) <= AD_Integrator_AXI5_rready(0);
  axi_interconnect_0_M05_AXI_WDATA(31 downto 0) <= AD_Integrator_AXI5_wdata(31 downto 0);
  axi_interconnect_0_M05_AXI_WSTRB(3 downto 0) <= AD_Integrator_AXI5_wstrb(3 downto 0);
  axi_interconnect_0_M05_AXI_WVALID(0) <= AD_Integrator_AXI5_wvalid(0);
  axi_interconnect_0_M09_AXI_ARADDR(31 downto 0) <= Driver_interface_AXI1_araddr(31 downto 0);
  axi_interconnect_0_M09_AXI_ARPROT(2 downto 0) <= Driver_interface_AXI1_arprot(2 downto 0);
  axi_interconnect_0_M09_AXI_ARVALID(0) <= Driver_interface_AXI1_arvalid(0);
  axi_interconnect_0_M09_AXI_AWADDR(31 downto 0) <= Driver_interface_AXI1_awaddr(31 downto 0);
  axi_interconnect_0_M09_AXI_AWPROT(2 downto 0) <= Driver_interface_AXI1_awprot(2 downto 0);
  axi_interconnect_0_M09_AXI_AWVALID(0) <= Driver_interface_AXI1_awvalid(0);
  axi_interconnect_0_M09_AXI_BREADY(0) <= Driver_interface_AXI1_bready(0);
  axi_interconnect_0_M09_AXI_RREADY(0) <= Driver_interface_AXI1_rready(0);
  axi_interconnect_0_M09_AXI_WDATA(31 downto 0) <= Driver_interface_AXI1_wdata(31 downto 0);
  axi_interconnect_0_M09_AXI_WSTRB(3 downto 0) <= Driver_interface_AXI1_wstrb(3 downto 0);
  axi_interconnect_0_M09_AXI_WVALID(0) <= Driver_interface_AXI1_wvalid(0);
  axi_interconnect_0_M13_AXI_ARADDR(31 downto 0) <= PWM_AXI8_araddr(31 downto 0);
  axi_interconnect_0_M13_AXI_ARPROT(2 downto 0) <= PWM_AXI8_arprot(2 downto 0);
  axi_interconnect_0_M13_AXI_ARVALID(0) <= PWM_AXI8_arvalid(0);
  axi_interconnect_0_M13_AXI_AWADDR(31 downto 0) <= PWM_AXI8_awaddr(31 downto 0);
  axi_interconnect_0_M13_AXI_AWPROT(2 downto 0) <= PWM_AXI8_awprot(2 downto 0);
  axi_interconnect_0_M13_AXI_AWVALID(0) <= PWM_AXI8_awvalid(0);
  axi_interconnect_0_M13_AXI_BREADY(0) <= PWM_AXI8_bready(0);
  axi_interconnect_0_M13_AXI_RREADY(0) <= PWM_AXI8_rready(0);
  axi_interconnect_0_M13_AXI_WDATA(31 downto 0) <= PWM_AXI8_wdata(31 downto 0);
  axi_interconnect_0_M13_AXI_WSTRB(3 downto 0) <= PWM_AXI8_wstrb(3 downto 0);
  axi_interconnect_0_M13_AXI_WVALID(0) <= PWM_AXI8_wvalid(0);
  axi_interconnect_0_M14_AXI_ARADDR(31 downto 0) <= HysteresisCon_AXI7_araddr(31 downto 0);
  axi_interconnect_0_M14_AXI_ARPROT(2 downto 0) <= HysteresisCon_AXI7_arprot(2 downto 0);
  axi_interconnect_0_M14_AXI_ARVALID(0) <= HysteresisCon_AXI7_arvalid(0);
  axi_interconnect_0_M14_AXI_AWADDR(31 downto 0) <= HysteresisCon_AXI7_awaddr(31 downto 0);
  axi_interconnect_0_M14_AXI_AWPROT(2 downto 0) <= HysteresisCon_AXI7_awprot(2 downto 0);
  axi_interconnect_0_M14_AXI_AWVALID(0) <= HysteresisCon_AXI7_awvalid(0);
  axi_interconnect_0_M14_AXI_BREADY(0) <= HysteresisCon_AXI7_bready(0);
  axi_interconnect_0_M14_AXI_RREADY(0) <= HysteresisCon_AXI7_rready(0);
  axi_interconnect_0_M14_AXI_WDATA(31 downto 0) <= HysteresisCon_AXI7_wdata(31 downto 0);
  axi_interconnect_0_M14_AXI_WSTRB(3 downto 0) <= HysteresisCon_AXI7_wstrb(3 downto 0);
  axi_interconnect_0_M14_AXI_WVALID(0) <= HysteresisCon_AXI7_wvalid(0);
  axi_interconnect_0_M15_AXI_ARADDR(31 downto 0) <= CurrentRef_AXI3_araddr(31 downto 0);
  axi_interconnect_0_M15_AXI_ARPROT(2 downto 0) <= CurrentRef_AXI3_arprot(2 downto 0);
  axi_interconnect_0_M15_AXI_ARVALID(0) <= CurrentRef_AXI3_arvalid(0);
  axi_interconnect_0_M15_AXI_AWADDR(31 downto 0) <= CurrentRef_AXI3_awaddr(31 downto 0);
  axi_interconnect_0_M15_AXI_AWPROT(2 downto 0) <= CurrentRef_AXI3_awprot(2 downto 0);
  axi_interconnect_0_M15_AXI_AWVALID(0) <= CurrentRef_AXI3_awvalid(0);
  axi_interconnect_0_M15_AXI_BREADY(0) <= CurrentRef_AXI3_bready(0);
  axi_interconnect_0_M15_AXI_RREADY(0) <= CurrentRef_AXI3_rready(0);
  axi_interconnect_0_M15_AXI_WDATA(31 downto 0) <= CurrentRef_AXI3_wdata(31 downto 0);
  axi_interconnect_0_M15_AXI_WSTRB(3 downto 0) <= CurrentRef_AXI3_wstrb(3 downto 0);
  axi_interconnect_0_M15_AXI_WVALID(0) <= CurrentRef_AXI3_wvalid(0);
  axi_interconnect_0_M16_AXI_ARADDR(31 downto 0) <= SwitchingCounter_AXI4_araddr(31 downto 0);
  axi_interconnect_0_M16_AXI_ARPROT(2 downto 0) <= SwitchingCounter_AXI4_arprot(2 downto 0);
  axi_interconnect_0_M16_AXI_ARVALID(0) <= SwitchingCounter_AXI4_arvalid(0);
  axi_interconnect_0_M16_AXI_AWADDR(31 downto 0) <= SwitchingCounter_AXI4_awaddr(31 downto 0);
  axi_interconnect_0_M16_AXI_AWPROT(2 downto 0) <= SwitchingCounter_AXI4_awprot(2 downto 0);
  axi_interconnect_0_M16_AXI_AWVALID(0) <= SwitchingCounter_AXI4_awvalid(0);
  axi_interconnect_0_M16_AXI_BREADY(0) <= SwitchingCounter_AXI4_bready(0);
  axi_interconnect_0_M16_AXI_RREADY(0) <= SwitchingCounter_AXI4_rready(0);
  axi_interconnect_0_M16_AXI_WDATA(31 downto 0) <= SwitchingCounter_AXI4_wdata(31 downto 0);
  axi_interconnect_0_M16_AXI_WSTRB(3 downto 0) <= SwitchingCounter_AXI4_wstrb(3 downto 0);
  axi_interconnect_0_M16_AXI_WVALID(0) <= SwitchingCounter_AXI4_wvalid(0);
  axi_interconnect_0_M17_AXI_ARADDR(31 downto 0) <= AD_Filter_AXI_araddr(31 downto 0);
  axi_interconnect_0_M17_AXI_ARPROT(2 downto 0) <= AD_Filter_AXI_arprot(2 downto 0);
  axi_interconnect_0_M17_AXI_ARVALID(0) <= AD_Filter_AXI_arvalid(0);
  axi_interconnect_0_M17_AXI_AWADDR(31 downto 0) <= AD_Filter_AXI_awaddr(31 downto 0);
  axi_interconnect_0_M17_AXI_AWPROT(2 downto 0) <= AD_Filter_AXI_awprot(2 downto 0);
  axi_interconnect_0_M17_AXI_AWVALID(0) <= AD_Filter_AXI_awvalid(0);
  axi_interconnect_0_M17_AXI_BREADY(0) <= AD_Filter_AXI_bready(0);
  axi_interconnect_0_M17_AXI_RREADY(0) <= AD_Filter_AXI_rready(0);
  axi_interconnect_0_M17_AXI_WDATA(31 downto 0) <= AD_Filter_AXI_wdata(31 downto 0);
  axi_interconnect_0_M17_AXI_WSTRB(3 downto 0) <= AD_Filter_AXI_wstrb(3 downto 0);
  axi_interconnect_0_M17_AXI_WVALID(0) <= AD_Filter_AXI_wvalid(0);
  axi_interconnect_0_M18_AXI_ARADDR(31 downto 0) <= Sampled_Integral_AXI6_araddr(31 downto 0);
  axi_interconnect_0_M18_AXI_ARPROT(2 downto 0) <= Sampled_Integral_AXI6_arprot(2 downto 0);
  axi_interconnect_0_M18_AXI_ARVALID(0) <= Sampled_Integral_AXI6_arvalid(0);
  axi_interconnect_0_M18_AXI_AWADDR(31 downto 0) <= Sampled_Integral_AXI6_awaddr(31 downto 0);
  axi_interconnect_0_M18_AXI_AWPROT(2 downto 0) <= Sampled_Integral_AXI6_awprot(2 downto 0);
  axi_interconnect_0_M18_AXI_AWVALID(0) <= Sampled_Integral_AXI6_awvalid(0);
  axi_interconnect_0_M18_AXI_BREADY(0) <= Sampled_Integral_AXI6_bready(0);
  axi_interconnect_0_M18_AXI_RREADY(0) <= Sampled_Integral_AXI6_rready(0);
  axi_interconnect_0_M18_AXI_WDATA(31 downto 0) <= Sampled_Integral_AXI6_wdata(31 downto 0);
  axi_interconnect_0_M18_AXI_WSTRB(3 downto 0) <= Sampled_Integral_AXI6_wstrb(3 downto 0);
  axi_interconnect_0_M18_AXI_WVALID(0) <= Sampled_Integral_AXI6_wvalid(0);
  axi_interconnect_0_M19_AXI_ARADDR(31 downto 0) <= SynchSampling_AXI2_araddr(31 downto 0);
  axi_interconnect_0_M19_AXI_ARPROT(2 downto 0) <= SynchSampling_AXI2_arprot(2 downto 0);
  axi_interconnect_0_M19_AXI_ARVALID(0) <= SynchSampling_AXI2_arvalid(0);
  axi_interconnect_0_M19_AXI_AWADDR(31 downto 0) <= SynchSampling_AXI2_awaddr(31 downto 0);
  axi_interconnect_0_M19_AXI_AWPROT(2 downto 0) <= SynchSampling_AXI2_awprot(2 downto 0);
  axi_interconnect_0_M19_AXI_AWVALID(0) <= SynchSampling_AXI2_awvalid(0);
  axi_interconnect_0_M19_AXI_BREADY(0) <= SynchSampling_AXI2_bready(0);
  axi_interconnect_0_M19_AXI_RREADY(0) <= SynchSampling_AXI2_rready(0);
  axi_interconnect_0_M19_AXI_WDATA(31 downto 0) <= SynchSampling_AXI2_wdata(31 downto 0);
  axi_interconnect_0_M19_AXI_WSTRB(3 downto 0) <= SynchSampling_AXI2_wstrb(3 downto 0);
  axi_interconnect_0_M19_AXI_WVALID(0) <= SynchSampling_AXI2_wvalid(0);
  driver_enable <= driver_interface_2_driver_enable;
  driver_interface_1_watchdog_expired(0) <= hw_interlock_in(0);
  driver_ok_2 <= driver_ok;
  driver_reset <= driver_interface_2_driver_reset;
  driver_signals(5 downto 0) <= driver_interface_2_driver_signals(5 downto 0);
  driver_status_2(3 downto 0) <= driver_status(3 downto 0);
  hysteresis_error(41 downto 0) <= xlconcat_3_dout(41 downto 0);
  pilot_signal <= driver_interface_2_pilot_signal;
  processing_system7_0_FCLK_CLK0 <= S_AXI_ACLK;
  processing_system7_0_FCLK_RESET0_N(0) <= FCLK_Reset(0);
  rst_ps7_0_100M_peripheral_aresetn <= S_AXI_ARESETN;
  voltage_estimator_axi_arready(0) <= Conn1_ARREADY;
  voltage_estimator_axi_awready(0) <= Conn1_AWREADY;
  voltage_estimator_axi_bresp(1 downto 0) <= Conn1_BRESP(1 downto 0);
  voltage_estimator_axi_bvalid(0) <= Conn1_BVALID;
  voltage_estimator_axi_rdata(31 downto 0) <= Conn1_RDATA(31 downto 0);
  voltage_estimator_axi_rresp(1 downto 0) <= Conn1_RRESP(1 downto 0);
  voltage_estimator_axi_rvalid(0) <= Conn1_RVALID;
  voltage_estimator_axi_wready(0) <= Conn1_WREADY;
  watchdog_exp_in_1 <= watchdog_exp_in;
  watchdog_expired <= driver_interface_2_watchdog_expired;
AD_filter_block: component design_1_AD_filter_block_1
     port map (
      S_AXI_ACLK => processing_system7_0_FCLK_CLK0,
      S_AXI_ARADDR(7 downto 0) => axi_interconnect_0_M17_AXI_ARADDR(7 downto 0),
      S_AXI_ARESETN => rst_ps7_0_100M_peripheral_aresetn,
      S_AXI_ARPROT(2 downto 0) => axi_interconnect_0_M17_AXI_ARPROT(2 downto 0),
      S_AXI_ARREADY => axi_interconnect_0_M17_AXI_ARREADY,
      S_AXI_ARVALID => axi_interconnect_0_M17_AXI_ARVALID(0),
      S_AXI_AWADDR(7 downto 0) => axi_interconnect_0_M17_AXI_AWADDR(7 downto 0),
      S_AXI_AWPROT(2 downto 0) => axi_interconnect_0_M17_AXI_AWPROT(2 downto 0),
      S_AXI_AWREADY => axi_interconnect_0_M17_AXI_AWREADY,
      S_AXI_AWVALID => axi_interconnect_0_M17_AXI_AWVALID(0),
      S_AXI_BREADY => axi_interconnect_0_M17_AXI_BREADY(0),
      S_AXI_BRESP(1 downto 0) => axi_interconnect_0_M17_AXI_BRESP(1 downto 0),
      S_AXI_BVALID => axi_interconnect_0_M17_AXI_BVALID,
      S_AXI_RDATA(31 downto 0) => axi_interconnect_0_M17_AXI_RDATA(31 downto 0),
      S_AXI_RREADY => axi_interconnect_0_M17_AXI_RREADY(0),
      S_AXI_RRESP(1 downto 0) => axi_interconnect_0_M17_AXI_RRESP(1 downto 0),
      S_AXI_RVALID => axi_interconnect_0_M17_AXI_RVALID,
      S_AXI_WDATA(31 downto 0) => axi_interconnect_0_M17_AXI_WDATA(31 downto 0),
      S_AXI_WREADY => axi_interconnect_0_M17_AXI_WREADY,
      S_AXI_WSTRB(3 downto 0) => axi_interconnect_0_M17_AXI_WSTRB(3 downto 0),
      S_AXI_WVALID => axi_interconnect_0_M17_AXI_WVALID(0),
      signal_in(51 downto 0) => ad_converter_ad_signal_out(51 downto 0),
      signal_in_new => ad_converter_serial_receiver_0_ad_signal_new_busclk,
      signal_load => '0',
      signal_load_value(51 downto 0) => B"0000000000000000000000000000000000000000000000000000",
      signal_out(51 downto 0) => filter_block_1_signal_out(51 downto 0),
      signal_out_a(12 downto 0) => AD_filter_block_signal_out_a(12 downto 0),
      signal_out_b(12 downto 0) => AD_filter_block_signal_out_b(12 downto 0),
      signal_out_c(12 downto 0) => AD_filter_block_signal_out_c(12 downto 0),
      signal_out_d(12 downto 0) => NLW_AD_filter_block_signal_out_d_UNCONNECTED(12 downto 0),
      signal_out_new => NLW_AD_filter_block_signal_out_new_UNCONNECTED
    );
CurrentRef: component design_1_CurrentRef_0
     port map (
      S_AXI_ACLK => processing_system7_0_FCLK_CLK0,
      S_AXI_ARADDR(6 downto 0) => axi_interconnect_0_M15_AXI_ARADDR(6 downto 0),
      S_AXI_ARESETN => rst_ps7_0_100M_peripheral_aresetn,
      S_AXI_ARPROT(2 downto 0) => axi_interconnect_0_M15_AXI_ARPROT(2 downto 0),
      S_AXI_ARREADY => axi_interconnect_0_M15_AXI_ARREADY,
      S_AXI_ARVALID => axi_interconnect_0_M15_AXI_ARVALID(0),
      S_AXI_AWADDR(6 downto 0) => axi_interconnect_0_M15_AXI_AWADDR(6 downto 0),
      S_AXI_AWPROT(2 downto 0) => axi_interconnect_0_M15_AXI_AWPROT(2 downto 0),
      S_AXI_AWREADY => axi_interconnect_0_M15_AXI_AWREADY,
      S_AXI_AWVALID => axi_interconnect_0_M15_AXI_AWVALID(0),
      S_AXI_BREADY => axi_interconnect_0_M15_AXI_BREADY(0),
      S_AXI_BRESP(1 downto 0) => axi_interconnect_0_M15_AXI_BRESP(1 downto 0),
      S_AXI_BVALID => axi_interconnect_0_M15_AXI_BVALID,
      S_AXI_RDATA(31 downto 0) => axi_interconnect_0_M15_AXI_RDATA(31 downto 0),
      S_AXI_RREADY => axi_interconnect_0_M15_AXI_RREADY(0),
      S_AXI_RRESP(1 downto 0) => axi_interconnect_0_M15_AXI_RRESP(1 downto 0),
      S_AXI_RVALID => axi_interconnect_0_M15_AXI_RVALID,
      S_AXI_WDATA(31 downto 0) => axi_interconnect_0_M15_AXI_WDATA(31 downto 0),
      S_AXI_WREADY => axi_interconnect_0_M15_AXI_WREADY,
      S_AXI_WSTRB(3 downto 0) => axi_interconnect_0_M15_AXI_WSTRB(3 downto 0),
      S_AXI_WVALID => axi_interconnect_0_M15_AXI_WVALID(0),
      load(2 downto 0) => B"000",
      register_array_init_vec(38 downto 0) => B"000000000000000000000000000000000000000",
      register_array_load_vec(38 downto 0) => B"000000000000000000000000000000000000000",
      register_array_read_vec(38 downto 0) => register_array_0_register_array_write_vec(38 downto 0),
      register_array_write_vec(38 downto 0) => register_array_0_register_array_write_vec(38 downto 0),
      register_write_a(12 downto 0) => register_array_0_register_write_a(12 downto 0),
      register_write_b(12 downto 0) => register_array_0_register_write_b(12 downto 0),
      register_write_c(12 downto 0) => register_array_0_register_write_c(12 downto 0)
    );
Hysteresis_control: component design_1_Hysteresis_control_0
     port map (
      S_AXI_ACLK => processing_system7_0_FCLK_CLK0,
      S_AXI_ARADDR(6 downto 0) => axi_interconnect_0_M14_AXI_ARADDR(6 downto 0),
      S_AXI_ARESETN => rst_ps7_0_100M_peripheral_aresetn,
      S_AXI_ARPROT(2 downto 0) => axi_interconnect_0_M14_AXI_ARPROT(2 downto 0),
      S_AXI_ARREADY => axi_interconnect_0_M14_AXI_ARREADY,
      S_AXI_ARVALID => axi_interconnect_0_M14_AXI_ARVALID(0),
      S_AXI_AWADDR(6 downto 0) => axi_interconnect_0_M14_AXI_AWADDR(6 downto 0),
      S_AXI_AWPROT(2 downto 0) => axi_interconnect_0_M14_AXI_AWPROT(2 downto 0),
      S_AXI_AWREADY => axi_interconnect_0_M14_AXI_AWREADY,
      S_AXI_AWVALID => axi_interconnect_0_M14_AXI_AWVALID(0),
      S_AXI_BREADY => axi_interconnect_0_M14_AXI_BREADY(0),
      S_AXI_BRESP(1 downto 0) => axi_interconnect_0_M14_AXI_BRESP(1 downto 0),
      S_AXI_BVALID => axi_interconnect_0_M14_AXI_BVALID,
      S_AXI_RDATA(31 downto 0) => axi_interconnect_0_M14_AXI_RDATA(31 downto 0),
      S_AXI_RREADY => axi_interconnect_0_M14_AXI_RREADY(0),
      S_AXI_RRESP(1 downto 0) => axi_interconnect_0_M14_AXI_RRESP(1 downto 0),
      S_AXI_RVALID => axi_interconnect_0_M14_AXI_RVALID,
      S_AXI_WDATA(31 downto 0) => axi_interconnect_0_M14_AXI_WDATA(31 downto 0),
      S_AXI_WREADY => axi_interconnect_0_M14_AXI_WREADY,
      S_AXI_WSTRB(3 downto 0) => axi_interconnect_0_M14_AXI_WSTRB(3 downto 0),
      S_AXI_WVALID => axi_interconnect_0_M14_AXI_WVALID(0),
      clear_flipflop_in(2 downto 0) => B"000",
      comparator_out(5 downto 0) => NLW_Hysteresis_control_comparator_out_UNCONNECTED(5 downto 0),
      flipflop_out(2 downto 0) => comparator_limiter_block_0_flipflop_out(2 downto 0),
      new_in => xlconstant_3_dout(0),
      new_out => NLW_Hysteresis_control_new_out_UNCONNECTED,
      set_flipflop_in(2 downto 0) => B"000",
      signal_in(41 downto 0) => xlconcat_3_dout(41 downto 0),
      signal_out(38 downto 0) => NLW_Hysteresis_control_signal_out_UNCONNECTED(38 downto 0),
      signal_out_a(12 downto 0) => NLW_Hysteresis_control_signal_out_a_UNCONNECTED(12 downto 0),
      signal_out_b(12 downto 0) => NLW_Hysteresis_control_signal_out_b_UNCONNECTED(12 downto 0),
      signal_out_c(12 downto 0) => NLW_Hysteresis_control_signal_out_c_UNCONNECTED(12 downto 0)
    );
Moving_integral: component design_1_accumulator_1
     port map (
      S_AXI_ACLK => processing_system7_0_FCLK_CLK0,
      S_AXI_ARADDR(7 downto 0) => axi_interconnect_0_M05_AXI_ARADDR(7 downto 0),
      S_AXI_ARESETN => rst_ps7_0_100M_peripheral_aresetn,
      S_AXI_ARPROT(2 downto 0) => axi_interconnect_0_M05_AXI_ARPROT(2 downto 0),
      S_AXI_ARREADY => axi_interconnect_0_M05_AXI_ARREADY,
      S_AXI_ARVALID => axi_interconnect_0_M05_AXI_ARVALID(0),
      S_AXI_AWADDR(7 downto 0) => axi_interconnect_0_M05_AXI_AWADDR(7 downto 0),
      S_AXI_AWPROT(2 downto 0) => axi_interconnect_0_M05_AXI_AWPROT(2 downto 0),
      S_AXI_AWREADY => axi_interconnect_0_M05_AXI_AWREADY,
      S_AXI_AWVALID => axi_interconnect_0_M05_AXI_AWVALID(0),
      S_AXI_BREADY => axi_interconnect_0_M05_AXI_BREADY(0),
      S_AXI_BRESP(1 downto 0) => axi_interconnect_0_M05_AXI_BRESP(1 downto 0),
      S_AXI_BVALID => axi_interconnect_0_M05_AXI_BVALID,
      S_AXI_RDATA(31 downto 0) => axi_interconnect_0_M05_AXI_RDATA(31 downto 0),
      S_AXI_RREADY => axi_interconnect_0_M05_AXI_RREADY(0),
      S_AXI_RRESP(1 downto 0) => axi_interconnect_0_M05_AXI_RRESP(1 downto 0),
      S_AXI_RVALID => axi_interconnect_0_M05_AXI_RVALID,
      S_AXI_WDATA(31 downto 0) => axi_interconnect_0_M05_AXI_WDATA(31 downto 0),
      S_AXI_WREADY => axi_interconnect_0_M05_AXI_WREADY,
      S_AXI_WSTRB(3 downto 0) => axi_interconnect_0_M05_AXI_WSTRB(3 downto 0),
      S_AXI_WVALID => axi_interconnect_0_M05_AXI_WVALID(0),
      signal_in(103 downto 0) => xlconcat_7_dout(103 downto 0),
      signal_in_new => ad_converter_serial_receiver_0_ad_signal_new_busclk,
      signal_load => util_reduced_logic_0_Res,
      signal_load_value(191 downto 0) => xlconstant_5_dout(191 downto 0),
      signal_out(191 downto 0) => filter_block_0_signal_out(191 downto 0),
      signal_out_a(23 downto 0) => NLW_Moving_integral_signal_out_a_UNCONNECTED(23 downto 0),
      signal_out_b(23 downto 0) => NLW_Moving_integral_signal_out_b_UNCONNECTED(23 downto 0),
      signal_out_c(23 downto 0) => NLW_Moving_integral_signal_out_c_UNCONNECTED(23 downto 0),
      signal_out_d(23 downto 0) => NLW_Moving_integral_signal_out_d_UNCONNECTED(23 downto 0),
      signal_out_e(23 downto 0) => NLW_Moving_integral_signal_out_e_UNCONNECTED(23 downto 0),
      signal_out_f(23 downto 0) => NLW_Moving_integral_signal_out_f_UNCONNECTED(23 downto 0),
      signal_out_g(23 downto 0) => NLW_Moving_integral_signal_out_g_UNCONNECTED(23 downto 0),
      signal_out_h(23 downto 0) => NLW_Moving_integral_signal_out_h_UNCONNECTED(23 downto 0),
      signal_out_new => NLW_Moving_integral_signal_out_new_UNCONNECTED
    );
Tripping: component design_1_Hysteresis_control_1
     port map (
      S_AXI_ACLK => processing_system7_0_FCLK_CLK0,
      S_AXI_ARADDR(6 downto 0) => TripLimit_AXI_1_ARADDR(6 downto 0),
      S_AXI_ARESETN => rst_ps7_0_100M_peripheral_aresetn,
      S_AXI_ARPROT(2 downto 0) => TripLimit_AXI_1_ARPROT(2 downto 0),
      S_AXI_ARREADY => TripLimit_AXI_1_ARREADY,
      S_AXI_ARVALID => TripLimit_AXI_1_ARVALID(0),
      S_AXI_AWADDR(6 downto 0) => TripLimit_AXI_1_AWADDR(6 downto 0),
      S_AXI_AWPROT(2 downto 0) => TripLimit_AXI_1_AWPROT(2 downto 0),
      S_AXI_AWREADY => TripLimit_AXI_1_AWREADY,
      S_AXI_AWVALID => TripLimit_AXI_1_AWVALID(0),
      S_AXI_BREADY => TripLimit_AXI_1_BREADY(0),
      S_AXI_BRESP(1 downto 0) => TripLimit_AXI_1_BRESP(1 downto 0),
      S_AXI_BVALID => TripLimit_AXI_1_BVALID,
      S_AXI_RDATA(31 downto 0) => TripLimit_AXI_1_RDATA(31 downto 0),
      S_AXI_RREADY => TripLimit_AXI_1_RREADY(0),
      S_AXI_RRESP(1 downto 0) => TripLimit_AXI_1_RRESP(1 downto 0),
      S_AXI_RVALID => TripLimit_AXI_1_RVALID,
      S_AXI_WDATA(31 downto 0) => TripLimit_AXI_1_WDATA(31 downto 0),
      S_AXI_WREADY => TripLimit_AXI_1_WREADY,
      S_AXI_WSTRB(3 downto 0) => TripLimit_AXI_1_WSTRB(3 downto 0),
      S_AXI_WVALID => TripLimit_AXI_1_WVALID(0),
      clear_flipflop_in(3 downto 0) => B"0000",
      comparator_out(7 downto 0) => NLW_Tripping_comparator_out_UNCONNECTED(7 downto 0),
      flipflop_out(3 downto 0) => Tripping_flipflop_out(3 downto 0),
      new_in => xlconstant_3_dout(0),
      new_out => NLW_Tripping_new_out_UNCONNECTED,
      set_flipflop_in(3 downto 0) => B"0000",
      signal_in(51 downto 0) => filter_block_1_signal_out(51 downto 0),
      signal_out(51 downto 0) => NLW_Tripping_signal_out_UNCONNECTED(51 downto 0),
      signal_out_a(12 downto 0) => NLW_Tripping_signal_out_a_UNCONNECTED(12 downto 0),
      signal_out_b(12 downto 0) => NLW_Tripping_signal_out_b_UNCONNECTED(12 downto 0),
      signal_out_c(12 downto 0) => NLW_Tripping_signal_out_c_UNCONNECTED(12 downto 0),
      signal_out_d(12 downto 0) => NLW_Tripping_signal_out_d_UNCONNECTED(12 downto 0)
    );
blankingtimecorr_0: component design_1_blankingtimecorr_0_2
     port map (
      blankingtimecorr_aresetn => rst_ps7_0_100M_peripheral_aresetn,
      blankingtimecorr_s_axi_araddr(4 downto 0) => Conn1_ARADDR(4 downto 0),
      blankingtimecorr_s_axi_arready => Conn1_ARREADY,
      blankingtimecorr_s_axi_arvalid => Conn1_ARVALID(0),
      blankingtimecorr_s_axi_awaddr(4 downto 0) => Conn1_AWADDR(4 downto 0),
      blankingtimecorr_s_axi_awready => Conn1_AWREADY,
      blankingtimecorr_s_axi_awvalid => Conn1_AWVALID(0),
      blankingtimecorr_s_axi_bready => Conn1_BREADY(0),
      blankingtimecorr_s_axi_bresp(1 downto 0) => Conn1_BRESP(1 downto 0),
      blankingtimecorr_s_axi_bvalid => Conn1_BVALID,
      blankingtimecorr_s_axi_rdata(31 downto 0) => Conn1_RDATA(31 downto 0),
      blankingtimecorr_s_axi_rready => Conn1_RREADY(0),
      blankingtimecorr_s_axi_rresp(1 downto 0) => Conn1_RRESP(1 downto 0),
      blankingtimecorr_s_axi_rvalid => Conn1_RVALID,
      blankingtimecorr_s_axi_wdata(31 downto 0) => Conn1_WDATA(31 downto 0),
      blankingtimecorr_s_axi_wready => Conn1_WREADY,
      blankingtimecorr_s_axi_wstrb(3 downto 0) => Conn1_WSTRB(3 downto 0),
      blankingtimecorr_s_axi_wvalid => Conn1_WVALID(0),
      clk => processing_system7_0_FCLK_CLK0,
      driver_signals(5 downto 0) => driver_interface_2_driver_signals(5 downto 0),
      intr => pwm_2_intr
    );
driver_interface: component design_1_driver_interface_0
     port map (
      S_AXI_ACLK => processing_system7_0_FCLK_CLK0,
      S_AXI_ARADDR(4 downto 0) => axi_interconnect_0_M09_AXI_ARADDR(4 downto 0),
      S_AXI_ARESETN => rst_ps7_0_100M_peripheral_aresetn,
      S_AXI_ARPROT(2 downto 0) => axi_interconnect_0_M09_AXI_ARPROT(2 downto 0),
      S_AXI_ARREADY => axi_interconnect_0_M09_AXI_ARREADY,
      S_AXI_ARVALID => axi_interconnect_0_M09_AXI_ARVALID(0),
      S_AXI_AWADDR(4 downto 0) => axi_interconnect_0_M09_AXI_AWADDR(4 downto 0),
      S_AXI_AWPROT(2 downto 0) => axi_interconnect_0_M09_AXI_AWPROT(2 downto 0),
      S_AXI_AWREADY => axi_interconnect_0_M09_AXI_AWREADY,
      S_AXI_AWVALID => axi_interconnect_0_M09_AXI_AWVALID(0),
      S_AXI_BREADY => axi_interconnect_0_M09_AXI_BREADY(0),
      S_AXI_BRESP(1 downto 0) => axi_interconnect_0_M09_AXI_BRESP(1 downto 0),
      S_AXI_BVALID => axi_interconnect_0_M09_AXI_BVALID,
      S_AXI_RDATA(31 downto 0) => axi_interconnect_0_M09_AXI_RDATA(31 downto 0),
      S_AXI_RREADY => axi_interconnect_0_M09_AXI_RREADY(0),
      S_AXI_RRESP(1 downto 0) => axi_interconnect_0_M09_AXI_RRESP(1 downto 0),
      S_AXI_RVALID => axi_interconnect_0_M09_AXI_RVALID,
      S_AXI_WDATA(31 downto 0) => axi_interconnect_0_M09_AXI_WDATA(31 downto 0),
      S_AXI_WREADY => axi_interconnect_0_M09_AXI_WREADY,
      S_AXI_WSTRB(3 downto 0) => axi_interconnect_0_M09_AXI_WSTRB(3 downto 0),
      S_AXI_WVALID => axi_interconnect_0_M09_AXI_WVALID(0),
      disable_in(3 downto 0) => xlconcat_8_dout(3 downto 0),
      driver_enable => driver_interface_2_driver_enable,
      driver_ok => driver_ok_2,
      driver_reset => driver_interface_2_driver_reset,
      driver_signal_in(5 downto 0) => xlconcat_2_dout(5 downto 0),
      driver_signals(5 downto 0) => driver_interface_2_driver_signals(5 downto 0),
      driver_status(3 downto 0) => driver_status_2(3 downto 0),
      ok_out => NLW_driver_interface_ok_out_UNCONNECTED,
      pilot_signal => driver_interface_2_pilot_signal,
      watchdog_expired => driver_interface_2_watchdog_expired
    );
extract_and_zeropad_gate_sigs: entity work.extract_and_zeropad_gate_sigs_imp_1QF1XNU
     port map (
      dout(38 downto 0) => extract_and_zeropad_gate_sigs_dout(38 downto 0),
      driver_signals(5 downto 0) => driver_interface_2_driver_signals(5 downto 0)
    );
moving_integral_latch: component design_1_moving_integral_latch_2
     port map (
      CE => util_reduced_logic_0_Res,
      CLK => processing_system7_0_FCLK_CLK0,
      D(191 downto 0) => filter_block_0_signal_out(191 downto 0),
      Q(191 downto 0) => moving_integral_latch_Q(191 downto 0)
    );
moving_integral_reg: component design_1_moving_integral_reg_1
     port map (
      S_AXI_ACLK => processing_system7_0_FCLK_CLK0,
      S_AXI_ARADDR(6 downto 0) => axi_interconnect_0_M18_AXI_ARADDR(6 downto 0),
      S_AXI_ARESETN => rst_ps7_0_100M_peripheral_aresetn,
      S_AXI_ARPROT(2 downto 0) => axi_interconnect_0_M18_AXI_ARPROT(2 downto 0),
      S_AXI_ARREADY => axi_interconnect_0_M18_AXI_ARREADY,
      S_AXI_ARVALID => axi_interconnect_0_M18_AXI_ARVALID(0),
      S_AXI_AWADDR(6 downto 0) => axi_interconnect_0_M18_AXI_AWADDR(6 downto 0),
      S_AXI_AWPROT(2 downto 0) => axi_interconnect_0_M18_AXI_AWPROT(2 downto 0),
      S_AXI_AWREADY => axi_interconnect_0_M18_AXI_AWREADY,
      S_AXI_AWVALID => axi_interconnect_0_M18_AXI_AWVALID(0),
      S_AXI_BREADY => axi_interconnect_0_M18_AXI_BREADY(0),
      S_AXI_BRESP(1 downto 0) => axi_interconnect_0_M18_AXI_BRESP(1 downto 0),
      S_AXI_BVALID => axi_interconnect_0_M18_AXI_BVALID,
      S_AXI_RDATA(31 downto 0) => axi_interconnect_0_M18_AXI_RDATA(31 downto 0),
      S_AXI_RREADY => axi_interconnect_0_M18_AXI_RREADY(0),
      S_AXI_RRESP(1 downto 0) => axi_interconnect_0_M18_AXI_RRESP(1 downto 0),
      S_AXI_RVALID => axi_interconnect_0_M18_AXI_RVALID,
      S_AXI_WDATA(31 downto 0) => axi_interconnect_0_M18_AXI_WDATA(31 downto 0),
      S_AXI_WREADY => axi_interconnect_0_M18_AXI_WREADY,
      S_AXI_WSTRB(3 downto 0) => axi_interconnect_0_M18_AXI_WSTRB(3 downto 0),
      S_AXI_WVALID => axi_interconnect_0_M18_AXI_WVALID(0),
      load(7 downto 0) => B"00000000",
      register_array_init_vec(191 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      register_array_load_vec(191 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      register_array_read_vec(191 downto 0) => moving_integral_latch_Q(191 downto 0),
      register_array_write_vec(191 downto 0) => NLW_moving_integral_reg_register_array_write_vec_UNCONNECTED(191 downto 0),
      register_write_a(23 downto 0) => NLW_moving_integral_reg_register_write_a_UNCONNECTED(23 downto 0),
      register_write_b(23 downto 0) => NLW_moving_integral_reg_register_write_b_UNCONNECTED(23 downto 0),
      register_write_c(23 downto 0) => NLW_moving_integral_reg_register_write_c_UNCONNECTED(23 downto 0),
      register_write_d(23 downto 0) => NLW_moving_integral_reg_register_write_d_UNCONNECTED(23 downto 0)
    );
pwm: component design_1_pwm_0
     port map (
      S_AXI_ACLK => processing_system7_0_FCLK_CLK0,
      S_AXI_ARADDR(7 downto 0) => axi_interconnect_0_M13_AXI_ARADDR(7 downto 0),
      S_AXI_ARESETN => rst_ps7_0_100M_peripheral_aresetn,
      S_AXI_ARPROT(2 downto 0) => axi_interconnect_0_M13_AXI_ARPROT(2 downto 0),
      S_AXI_ARREADY => axi_interconnect_0_M13_AXI_ARREADY,
      S_AXI_ARVALID => axi_interconnect_0_M13_AXI_ARVALID(0),
      S_AXI_AWADDR(7 downto 0) => axi_interconnect_0_M13_AXI_AWADDR(7 downto 0),
      S_AXI_AWPROT(2 downto 0) => axi_interconnect_0_M13_AXI_AWPROT(2 downto 0),
      S_AXI_AWREADY => axi_interconnect_0_M13_AXI_AWREADY,
      S_AXI_AWVALID => axi_interconnect_0_M13_AXI_AWVALID(0),
      S_AXI_BREADY => axi_interconnect_0_M13_AXI_BREADY(0),
      S_AXI_BRESP(1 downto 0) => axi_interconnect_0_M13_AXI_BRESP(1 downto 0),
      S_AXI_BVALID => axi_interconnect_0_M13_AXI_BVALID,
      S_AXI_RDATA(31 downto 0) => axi_interconnect_0_M13_AXI_RDATA(31 downto 0),
      S_AXI_RREADY => axi_interconnect_0_M13_AXI_RREADY(0),
      S_AXI_RRESP(1 downto 0) => axi_interconnect_0_M13_AXI_RRESP(1 downto 0),
      S_AXI_RVALID => axi_interconnect_0_M13_AXI_RVALID,
      S_AXI_WDATA(31 downto 0) => axi_interconnect_0_M13_AXI_WDATA(31 downto 0),
      S_AXI_WREADY => axi_interconnect_0_M13_AXI_WREADY,
      S_AXI_WSTRB(3 downto 0) => axi_interconnect_0_M13_AXI_WSTRB(3 downto 0),
      S_AXI_WVALID => axi_interconnect_0_M13_AXI_WVALID(0),
      base_counter_out(16 downto 0) => NLW_pwm_base_counter_out_UNCONNECTED(16 downto 0),
      carrier_out(15 downto 0) => NLW_pwm_carrier_out_UNCONNECTED(15 downto 0),
      carrier_out_a(15 downto 0) => NLW_pwm_carrier_out_a_UNCONNECTED(15 downto 0),
      intr => pwm_2_intr,
      phase_shift_out(2 downto 0) => NLW_pwm_phase_shift_out_UNCONNECTED(2 downto 0),
      pwm_out(2 downto 0) => pwm_2_pwm_out(2 downto 0),
      ref_in(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      ref_in_new(2 downto 0) => B"001",
      ref_out(47 downto 0) => NLW_pwm_ref_out_UNCONNECTED(47 downto 0),
      ref_out_a(15 downto 0) => NLW_pwm_ref_out_a_UNCONNECTED(15 downto 0),
      ref_out_b(15 downto 0) => NLW_pwm_ref_out_b_UNCONNECTED(15 downto 0),
      ref_out_c(15 downto 0) => NLW_pwm_ref_out_c_UNCONNECTED(15 downto 0),
      ref_synch_in(2 downto 0) => B"001",
      synch_in => '0',
      synch_out(2 downto 0) => pwm_synch_out(2 downto 0)
    );
signal_operasjon_blokk_1: component design_1_signal_operasjon_blokk_1_1
     port map (
      inn(25 downto 0) => xlconcat_6_dout(25 downto 0),
      inn_ny => '1',
      klokke => '0',
      pluss_minus(1 downto 0) => xlconstant_8_dout(1 downto 0),
      reset_h => util_vector_logic_0_Res(0),
      ut(13 downto 0) => signal_operasjon_blokk_1_ut(13 downto 0),
      ut_ny => NLW_signal_operasjon_blokk_1_ut_ny_UNCONNECTED
    );
signal_operasjon_blokk_2: component design_1_signal_operasjon_blokk_2_1
     port map (
      inn(25 downto 0) => xlconcat_5_dout(25 downto 0),
      inn_ny => '1',
      klokke => '0',
      pluss_minus(1 downto 0) => xlconstant_8_dout(1 downto 0),
      reset_h => util_vector_logic_0_Res(0),
      ut(13 downto 0) => signal_operasjon_blokk_2_ut(13 downto 0),
      ut_ny => NLW_signal_operasjon_blokk_2_ut_ny_UNCONNECTED
    );
signal_operasjon_blokk_3: component design_1_signal_operasjon_blokk_3_1
     port map (
      inn(25 downto 0) => xlconcat_4_dout(25 downto 0),
      inn_ny => '1',
      klokke => '0',
      pluss_minus(1 downto 0) => xlconstant_8_dout(1 downto 0),
      reset_h => util_vector_logic_0_Res(0),
      ut(13 downto 0) => signal_operasjon_blokk_3_ut(13 downto 0),
      ut_ny => NLW_signal_operasjon_blokk_3_ut_ny_UNCONNECTED
    );
switching_event_counter: component design_1_switching_event_counter_0
     port map (
      S_AXI_ACLK => processing_system7_0_FCLK_CLK0,
      S_AXI_ARADDR(5 downto 0) => axi_interconnect_0_M16_AXI_ARADDR(5 downto 0),
      S_AXI_ARESETN => rst_ps7_0_100M_peripheral_aresetn,
      S_AXI_ARPROT(2 downto 0) => axi_interconnect_0_M16_AXI_ARPROT(2 downto 0),
      S_AXI_ARREADY => axi_interconnect_0_M16_AXI_ARREADY,
      S_AXI_ARVALID => axi_interconnect_0_M16_AXI_ARVALID(0),
      S_AXI_AWADDR(5 downto 0) => axi_interconnect_0_M16_AXI_AWADDR(5 downto 0),
      S_AXI_AWPROT(2 downto 0) => axi_interconnect_0_M16_AXI_AWPROT(2 downto 0),
      S_AXI_AWREADY => axi_interconnect_0_M16_AXI_AWREADY,
      S_AXI_AWVALID => axi_interconnect_0_M16_AXI_AWVALID(0),
      S_AXI_BREADY => axi_interconnect_0_M16_AXI_BREADY(0),
      S_AXI_BRESP(1 downto 0) => axi_interconnect_0_M16_AXI_BRESP(1 downto 0),
      S_AXI_BVALID => axi_interconnect_0_M16_AXI_BVALID,
      S_AXI_RDATA(31 downto 0) => axi_interconnect_0_M16_AXI_RDATA(31 downto 0),
      S_AXI_RREADY => axi_interconnect_0_M16_AXI_RREADY(0),
      S_AXI_RRESP(1 downto 0) => axi_interconnect_0_M16_AXI_RRESP(1 downto 0),
      S_AXI_RVALID => axi_interconnect_0_M16_AXI_RVALID,
      S_AXI_WDATA(31 downto 0) => axi_interconnect_0_M16_AXI_WDATA(31 downto 0),
      S_AXI_WREADY => axi_interconnect_0_M16_AXI_WREADY,
      S_AXI_WSTRB(3 downto 0) => axi_interconnect_0_M16_AXI_WSTRB(3 downto 0),
      S_AXI_WVALID => axi_interconnect_0_M16_AXI_WVALID(0),
      counter_out(15 downto 0) => NLW_switching_event_counter_counter_out_UNCONNECTED(15 downto 0),
      signal_in(5 downto 0) => driver_interface_2_driver_signals(5 downto 0)
    );
synch_sampling_latch: component design_1_synch_sampling_latch_1
     port map (
      CE => util_reduced_logic_0_Res,
      CLK => processing_system7_0_FCLK_CLK0,
      D(51 downto 0) => filter_block_1_signal_out(51 downto 0),
      Q(51 downto 0) => synch_sampling_Q(51 downto 0)
    );
synch_sampling_reg: component design_1_synch_sampling_reg_1
     port map (
      S_AXI_ACLK => processing_system7_0_FCLK_CLK0,
      S_AXI_ARADDR(6 downto 0) => axi_interconnect_0_M19_AXI_ARADDR(6 downto 0),
      S_AXI_ARESETN => rst_ps7_0_100M_peripheral_aresetn,
      S_AXI_ARPROT(2 downto 0) => axi_interconnect_0_M19_AXI_ARPROT(2 downto 0),
      S_AXI_ARREADY => axi_interconnect_0_M19_AXI_ARREADY,
      S_AXI_ARVALID => axi_interconnect_0_M19_AXI_ARVALID(0),
      S_AXI_AWADDR(6 downto 0) => axi_interconnect_0_M19_AXI_AWADDR(6 downto 0),
      S_AXI_AWPROT(2 downto 0) => axi_interconnect_0_M19_AXI_AWPROT(2 downto 0),
      S_AXI_AWREADY => axi_interconnect_0_M19_AXI_AWREADY,
      S_AXI_AWVALID => axi_interconnect_0_M19_AXI_AWVALID(0),
      S_AXI_BREADY => axi_interconnect_0_M19_AXI_BREADY(0),
      S_AXI_BRESP(1 downto 0) => axi_interconnect_0_M19_AXI_BRESP(1 downto 0),
      S_AXI_BVALID => axi_interconnect_0_M19_AXI_BVALID,
      S_AXI_RDATA(31 downto 0) => axi_interconnect_0_M19_AXI_RDATA(31 downto 0),
      S_AXI_RREADY => axi_interconnect_0_M19_AXI_RREADY(0),
      S_AXI_RRESP(1 downto 0) => axi_interconnect_0_M19_AXI_RRESP(1 downto 0),
      S_AXI_RVALID => axi_interconnect_0_M19_AXI_RVALID,
      S_AXI_WDATA(31 downto 0) => axi_interconnect_0_M19_AXI_WDATA(31 downto 0),
      S_AXI_WREADY => axi_interconnect_0_M19_AXI_WREADY,
      S_AXI_WSTRB(3 downto 0) => axi_interconnect_0_M19_AXI_WSTRB(3 downto 0),
      S_AXI_WVALID => axi_interconnect_0_M19_AXI_WVALID(0),
      load(3 downto 0) => B"0000",
      register_array_init_vec(51 downto 0) => B"0000000000000000000000000000000000000000000000000000",
      register_array_load_vec(51 downto 0) => B"0000000000000000000000000000000000000000000000000000",
      register_array_read_vec(51 downto 0) => synch_sampling_Q(51 downto 0),
      register_array_write_vec(51 downto 0) => NLW_synch_sampling_reg_register_array_write_vec_UNCONNECTED(51 downto 0),
      register_write_a(12 downto 0) => NLW_synch_sampling_reg_register_write_a_UNCONNECTED(12 downto 0),
      register_write_b(12 downto 0) => NLW_synch_sampling_reg_register_write_b_UNCONNECTED(12 downto 0),
      register_write_c(12 downto 0) => NLW_synch_sampling_reg_register_write_c_UNCONNECTED(12 downto 0),
      register_write_d(12 downto 0) => NLW_synch_sampling_reg_register_write_d_UNCONNECTED(12 downto 0)
    );
util_reduced_logic_0: component design_1_util_reduced_logic_0_1
     port map (
      Op1(0) => pwm_2_intr,
      Res => util_reduced_logic_0_Res
    );
util_reduced_logic_1: component design_1_util_reduced_logic_0_2
     port map (
      Op1(2 downto 0) => xlslice_0_Dout(2 downto 0),
      Res => util_reduced_logic_1_Res
    );
util_vector_logic_0: component design_1_util_vector_logic_0_1
     port map (
      Op1(0) => processing_system7_0_FCLK_RESET0_N(0),
      Res(0) => util_vector_logic_0_Res(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_0_2
     port map (
      Op1(0) => driver_interface_1_watchdog_expired(0),
      Res(0) => util_vector_logic_1_Res(0)
    );
xlconcat_2: component design_1_xlconcat_2_2
     port map (
      In0(2 downto 0) => pwm_2_pwm_out(2 downto 0),
      In1(2 downto 0) => comparator_limiter_block_0_flipflop_out(2 downto 0),
      dout(5 downto 0) => xlconcat_2_dout(5 downto 0)
    );
xlconcat_3: component design_1_xlconcat_3_1
     port map (
      In0(13 downto 0) => signal_operasjon_blokk_1_ut(13 downto 0),
      In1(13 downto 0) => signal_operasjon_blokk_2_ut(13 downto 0),
      In2(13 downto 0) => signal_operasjon_blokk_3_ut(13 downto 0),
      dout(41 downto 0) => xlconcat_3_dout(41 downto 0)
    );
xlconcat_4: component design_1_xlconcat_4_2
     port map (
      In0(12 downto 0) => register_array_0_register_write_c(12 downto 0),
      In1(12 downto 0) => AD_filter_block_signal_out_c(12 downto 0),
      dout(25 downto 0) => xlconcat_4_dout(25 downto 0)
    );
xlconcat_5: component design_1_xlconcat_5_2
     port map (
      In0(12 downto 0) => register_array_0_register_write_b(12 downto 0),
      In1(12 downto 0) => AD_filter_block_signal_out_b(12 downto 0),
      dout(25 downto 0) => xlconcat_5_dout(25 downto 0)
    );
xlconcat_6: component design_1_xlconcat_6_2
     port map (
      In0(12 downto 0) => register_array_0_register_write_a(12 downto 0),
      In1(12 downto 0) => AD_filter_block_signal_out_a(12 downto 0),
      dout(25 downto 0) => xlconcat_6_dout(25 downto 0)
    );
xlconcat_7: component design_1_xlconcat_7_1
     port map (
      In0(51 downto 0) => ad_converter_ad_signal_out(51 downto 0),
      In1(38 downto 0) => extract_and_zeropad_gate_sigs_dout(38 downto 0),
      In2(12 downto 0) => xlconstant_6_dout(12 downto 0),
      dout(103 downto 0) => xlconcat_7_dout(103 downto 0)
    );
xlconcat_8: component design_1_xlconcat_2_4
     port map (
      In0(0) => util_vector_logic_1_Res(0),
      In1(0) => util_reduced_logic_1_Res,
      In2(0) => xlslice_1_Dout(0),
      In3(0) => watchdog_exp_in_1,
      dout(3 downto 0) => xlconcat_8_dout(3 downto 0)
    );
xlconcat_9: component design_1_xlconcat_8_1
     port map (
      In0(95 downto 0) => xlslice_4_Dout(95 downto 0),
      In1(23 downto 0) => xlslice_3_Dout(23 downto 0),
      dout(119 downto 0) => xlconcat_9_dout(119 downto 0)
    );
xlconstant_3: component design_1_xlconstant_3_2
     port map (
      dout(0) => xlconstant_3_dout(0)
    );
xlconstant_5: component design_1_xlconstant_5_2
     port map (
      dout(191 downto 0) => xlconstant_5_dout(191 downto 0)
    );
xlconstant_6: component design_1_xlconstant_6_1
     port map (
      dout(12 downto 0) => xlconstant_6_dout(12 downto 0)
    );
xlconstant_8: component design_1_xlconstant_6_0
     port map (
      dout(1 downto 0) => xlconstant_8_dout(1 downto 0)
    );
xlslice_0: component design_1_xlslice_0_0
     port map (
      Din(3 downto 0) => Tripping_flipflop_out(3 downto 0),
      Dout(2 downto 0) => xlslice_0_Dout(2 downto 0)
    );
xlslice_1: component design_1_xlslice_0_1
     port map (
      Din(3 downto 0) => Tripping_flipflop_out(3 downto 0),
      Dout(0) => xlslice_1_Dout(0)
    );
xlslice_3: component design_1_xlslice_2_4
     port map (
      Din(191 downto 0) => filter_block_0_signal_out(191 downto 0),
      Dout(23 downto 0) => xlslice_3_Dout(23 downto 0)
    );
xlslice_4: component design_1_xlslice_3_2
     port map (
      Din(191 downto 0) => filter_block_0_signal_out(191 downto 0),
      Dout(95 downto 0) => xlslice_4_Dout(95 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity converter_2_imp_L88013 is
  port (
    AD : in STD_LOGIC_VECTOR ( 51 downto 0 );
    AD_Filter_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AD_Filter_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AD_Filter_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    AD_Filter_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    AD_Filter_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AD_Filter_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AD_Filter_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    AD_Filter_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    AD_Filter_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    AD_Filter_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AD_Filter_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    AD_Filter_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AD_Filter_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    AD_Filter_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AD_Filter_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    AD_Filter_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AD_Filter_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    AD_Filter_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AD_Filter_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    AD_Integrator_AXI5_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AD_Integrator_AXI5_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AD_Integrator_AXI5_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    AD_Integrator_AXI5_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    AD_Integrator_AXI5_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AD_Integrator_AXI5_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AD_Integrator_AXI5_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    AD_Integrator_AXI5_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    AD_Integrator_AXI5_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    AD_Integrator_AXI5_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AD_Integrator_AXI5_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    AD_Integrator_AXI5_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AD_Integrator_AXI5_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    AD_Integrator_AXI5_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AD_Integrator_AXI5_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    AD_Integrator_AXI5_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AD_Integrator_AXI5_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    AD_Integrator_AXI5_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AD_Integrator_AXI5_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    AD_filtered : out STD_LOGIC_VECTOR ( 51 downto 0 );
    AD_integral : out STD_LOGIC_VECTOR ( 119 downto 0 );
    AD_signal_in_new : in STD_LOGIC;
    CurrentRef_AXI3_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CurrentRef_AXI3_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CurrentRef_AXI3_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    CurrentRef_AXI3_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    CurrentRef_AXI3_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CurrentRef_AXI3_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CurrentRef_AXI3_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    CurrentRef_AXI3_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    CurrentRef_AXI3_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    CurrentRef_AXI3_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CurrentRef_AXI3_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    CurrentRef_AXI3_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CurrentRef_AXI3_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    CurrentRef_AXI3_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CurrentRef_AXI3_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    CurrentRef_AXI3_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CurrentRef_AXI3_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    CurrentRef_AXI3_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CurrentRef_AXI3_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    Driver_interface_AXI1_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Driver_interface_AXI1_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Driver_interface_AXI1_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    Driver_interface_AXI1_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    Driver_interface_AXI1_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Driver_interface_AXI1_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Driver_interface_AXI1_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    Driver_interface_AXI1_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    Driver_interface_AXI1_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    Driver_interface_AXI1_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Driver_interface_AXI1_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    Driver_interface_AXI1_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Driver_interface_AXI1_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    Driver_interface_AXI1_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Driver_interface_AXI1_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    Driver_interface_AXI1_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Driver_interface_AXI1_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    Driver_interface_AXI1_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Driver_interface_AXI1_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    FCLK_Reset : in STD_LOGIC_VECTOR ( 0 to 0 );
    HysteresisCon_AXI7_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    HysteresisCon_AXI7_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    HysteresisCon_AXI7_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    HysteresisCon_AXI7_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    HysteresisCon_AXI7_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    HysteresisCon_AXI7_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    HysteresisCon_AXI7_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    HysteresisCon_AXI7_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    HysteresisCon_AXI7_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    HysteresisCon_AXI7_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    HysteresisCon_AXI7_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    HysteresisCon_AXI7_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    HysteresisCon_AXI7_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    HysteresisCon_AXI7_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    HysteresisCon_AXI7_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    HysteresisCon_AXI7_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    HysteresisCon_AXI7_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    HysteresisCon_AXI7_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    HysteresisCon_AXI7_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    Intr : out STD_LOGIC_VECTOR ( 0 to 0 );
    PWM_AXI8_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    PWM_AXI8_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    PWM_AXI8_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    PWM_AXI8_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    PWM_AXI8_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    PWM_AXI8_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    PWM_AXI8_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    PWM_AXI8_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    PWM_AXI8_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    PWM_AXI8_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PWM_AXI8_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    PWM_AXI8_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PWM_AXI8_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    PWM_AXI8_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PWM_AXI8_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    PWM_AXI8_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    PWM_AXI8_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    PWM_AXI8_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    PWM_AXI8_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    Sampled_Integral_AXI6_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Sampled_Integral_AXI6_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Sampled_Integral_AXI6_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    Sampled_Integral_AXI6_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sampled_Integral_AXI6_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Sampled_Integral_AXI6_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Sampled_Integral_AXI6_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    Sampled_Integral_AXI6_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sampled_Integral_AXI6_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sampled_Integral_AXI6_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Sampled_Integral_AXI6_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    Sampled_Integral_AXI6_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Sampled_Integral_AXI6_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sampled_Integral_AXI6_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Sampled_Integral_AXI6_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    Sampled_Integral_AXI6_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Sampled_Integral_AXI6_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    Sampled_Integral_AXI6_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Sampled_Integral_AXI6_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    SwitchingCounter_AXI4_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SwitchingCounter_AXI4_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SwitchingCounter_AXI4_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    SwitchingCounter_AXI4_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    SwitchingCounter_AXI4_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SwitchingCounter_AXI4_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SwitchingCounter_AXI4_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    SwitchingCounter_AXI4_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    SwitchingCounter_AXI4_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    SwitchingCounter_AXI4_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SwitchingCounter_AXI4_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    SwitchingCounter_AXI4_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SwitchingCounter_AXI4_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    SwitchingCounter_AXI4_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SwitchingCounter_AXI4_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    SwitchingCounter_AXI4_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SwitchingCounter_AXI4_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    SwitchingCounter_AXI4_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SwitchingCounter_AXI4_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    SynchSampling_AXI2_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SynchSampling_AXI2_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SynchSampling_AXI2_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    SynchSampling_AXI2_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    SynchSampling_AXI2_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SynchSampling_AXI2_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SynchSampling_AXI2_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    SynchSampling_AXI2_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    SynchSampling_AXI2_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    SynchSampling_AXI2_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SynchSampling_AXI2_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    SynchSampling_AXI2_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SynchSampling_AXI2_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    SynchSampling_AXI2_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SynchSampling_AXI2_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    SynchSampling_AXI2_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SynchSampling_AXI2_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    SynchSampling_AXI2_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SynchSampling_AXI2_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    Synch_sampling : out STD_LOGIC_VECTOR ( 51 downto 0 );
    TripLimit_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TripLimit_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    TripLimit_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    TripLimit_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    TripLimit_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TripLimit_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    TripLimit_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    TripLimit_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    TripLimit_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    TripLimit_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    TripLimit_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    TripLimit_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    TripLimit_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    TripLimit_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    TripLimit_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    TripLimit_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TripLimit_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    TripLimit_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    TripLimit_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    driver_enable : out STD_LOGIC;
    driver_ok : in STD_LOGIC;
    driver_reset : out STD_LOGIC;
    driver_signals : out STD_LOGIC_VECTOR ( 5 downto 0 );
    driver_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    hw_interlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    hysteresis_error : out STD_LOGIC_VECTOR ( 41 downto 0 );
    pilot_signal : out STD_LOGIC;
    pwm_sync_input : in STD_LOGIC_VECTOR ( 2 downto 0 );
    voltage_estimator_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    voltage_estimator_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    voltage_estimator_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    voltage_estimator_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    voltage_estimator_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    voltage_estimator_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    voltage_estimator_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    voltage_estimator_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    voltage_estimator_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    voltage_estimator_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    voltage_estimator_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    voltage_estimator_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    voltage_estimator_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    voltage_estimator_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    voltage_estimator_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    voltage_estimator_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    voltage_estimator_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    watchdog_exp_in : in STD_LOGIC;
    watchdog_expired : out STD_LOGIC
  );
end converter_2_imp_L88013;

architecture STRUCTURE of converter_2_imp_L88013 is
  component design_1_AD_filter_block_2 is
  port (
    signal_load : in STD_LOGIC;
    signal_in_new : in STD_LOGIC;
    signal_out_new : out STD_LOGIC;
    signal_in : in STD_LOGIC_VECTOR ( 51 downto 0 );
    signal_load_value : in STD_LOGIC_VECTOR ( 51 downto 0 );
    signal_out : out STD_LOGIC_VECTOR ( 51 downto 0 );
    signal_out_a : out STD_LOGIC_VECTOR ( 12 downto 0 );
    signal_out_b : out STD_LOGIC_VECTOR ( 12 downto 0 );
    signal_out_c : out STD_LOGIC_VECTOR ( 12 downto 0 );
    signal_out_d : out STD_LOGIC_VECTOR ( 12 downto 0 );
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC
  );
  end component design_1_AD_filter_block_2;
  component design_1_driver_interface_1 is
  port (
    driver_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    driver_ok : in STD_LOGIC;
    driver_enable : out STD_LOGIC;
    driver_signals : out STD_LOGIC_VECTOR ( 5 downto 0 );
    driver_reset : out STD_LOGIC;
    pilot_signal : out STD_LOGIC;
    driver_signal_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    disable_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ok_out : out STD_LOGIC;
    watchdog_expired : out STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC
  );
  end component design_1_driver_interface_1;
  component design_1_synch_sampling_reg_2 is
  port (
    load : in STD_LOGIC_VECTOR ( 3 downto 0 );
    register_array_write_vec : out STD_LOGIC_VECTOR ( 51 downto 0 );
    register_array_read_vec : in STD_LOGIC_VECTOR ( 51 downto 0 );
    register_array_init_vec : in STD_LOGIC_VECTOR ( 51 downto 0 );
    register_array_load_vec : in STD_LOGIC_VECTOR ( 51 downto 0 );
    register_write_a : out STD_LOGIC_VECTOR ( 12 downto 0 );
    register_write_b : out STD_LOGIC_VECTOR ( 12 downto 0 );
    register_write_c : out STD_LOGIC_VECTOR ( 12 downto 0 );
    register_write_d : out STD_LOGIC_VECTOR ( 12 downto 0 );
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC
  );
  end component design_1_synch_sampling_reg_2;
  component design_1_util_vector_logic_0_4 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_4;
  component design_1_CurrentRef_1 is
  port (
    load : in STD_LOGIC_VECTOR ( 2 downto 0 );
    register_array_write_vec : out STD_LOGIC_VECTOR ( 38 downto 0 );
    register_array_read_vec : in STD_LOGIC_VECTOR ( 38 downto 0 );
    register_array_init_vec : in STD_LOGIC_VECTOR ( 38 downto 0 );
    register_array_load_vec : in STD_LOGIC_VECTOR ( 38 downto 0 );
    register_write_a : out STD_LOGIC_VECTOR ( 12 downto 0 );
    register_write_b : out STD_LOGIC_VECTOR ( 12 downto 0 );
    register_write_c : out STD_LOGIC_VECTOR ( 12 downto 0 );
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC
  );
  end component design_1_CurrentRef_1;
  component design_1_switching_event_counter_1 is
  port (
    signal_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    counter_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC
  );
  end component design_1_switching_event_counter_1;
  component design_1_Moving_integral_0 is
  port (
    signal_load : in STD_LOGIC;
    signal_in_new : in STD_LOGIC;
    signal_out_new : out STD_LOGIC;
    signal_in : in STD_LOGIC_VECTOR ( 103 downto 0 );
    signal_load_value : in STD_LOGIC_VECTOR ( 191 downto 0 );
    signal_out : out STD_LOGIC_VECTOR ( 191 downto 0 );
    signal_out_a : out STD_LOGIC_VECTOR ( 23 downto 0 );
    signal_out_b : out STD_LOGIC_VECTOR ( 23 downto 0 );
    signal_out_c : out STD_LOGIC_VECTOR ( 23 downto 0 );
    signal_out_d : out STD_LOGIC_VECTOR ( 23 downto 0 );
    signal_out_e : out STD_LOGIC_VECTOR ( 23 downto 0 );
    signal_out_f : out STD_LOGIC_VECTOR ( 23 downto 0 );
    signal_out_g : out STD_LOGIC_VECTOR ( 23 downto 0 );
    signal_out_h : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC
  );
  end component design_1_Moving_integral_0;
  component design_1_moving_integral_reg_2 is
  port (
    load : in STD_LOGIC_VECTOR ( 7 downto 0 );
    register_array_write_vec : out STD_LOGIC_VECTOR ( 191 downto 0 );
    register_array_read_vec : in STD_LOGIC_VECTOR ( 191 downto 0 );
    register_array_init_vec : in STD_LOGIC_VECTOR ( 191 downto 0 );
    register_array_load_vec : in STD_LOGIC_VECTOR ( 191 downto 0 );
    register_write_a : out STD_LOGIC_VECTOR ( 23 downto 0 );
    register_write_b : out STD_LOGIC_VECTOR ( 23 downto 0 );
    register_write_c : out STD_LOGIC_VECTOR ( 23 downto 0 );
    register_write_d : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC
  );
  end component design_1_moving_integral_reg_2;
  component design_1_Hysteresis_control_2 is
  port (
    signal_in : in STD_LOGIC_VECTOR ( 41 downto 0 );
    comparator_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    set_flipflop_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clear_flipflop_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    flipflop_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    signal_out : out STD_LOGIC_VECTOR ( 38 downto 0 );
    signal_out_a : out STD_LOGIC_VECTOR ( 12 downto 0 );
    signal_out_b : out STD_LOGIC_VECTOR ( 12 downto 0 );
    signal_out_c : out STD_LOGIC_VECTOR ( 12 downto 0 );
    new_in : in STD_LOGIC;
    new_out : out STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC
  );
  end component design_1_Hysteresis_control_2;
  component design_1_pwm_1 is
  port (
    ref_in_new : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ref_in : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ref_synch_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ref_out : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ref_out_a : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ref_out_b : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ref_out_c : out STD_LOGIC_VECTOR ( 15 downto 0 );
    synch_in : in STD_LOGIC;
    synch_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    base_counter_out : out STD_LOGIC_VECTOR ( 16 downto 0 );
    carrier_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    carrier_out_a : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pwm_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    phase_shift_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    intr : out STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC
  );
  end component design_1_pwm_1;
  component design_1_util_vector_logic_1_1 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_1_1;
  component design_1_Tripping_0 is
  port (
    signal_in : in STD_LOGIC_VECTOR ( 51 downto 0 );
    comparator_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    set_flipflop_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clear_flipflop_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    flipflop_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    signal_out : out STD_LOGIC_VECTOR ( 51 downto 0 );
    signal_out_a : out STD_LOGIC_VECTOR ( 12 downto 0 );
    signal_out_b : out STD_LOGIC_VECTOR ( 12 downto 0 );
    signal_out_c : out STD_LOGIC_VECTOR ( 12 downto 0 );
    signal_out_d : out STD_LOGIC_VECTOR ( 12 downto 0 );
    new_in : in STD_LOGIC;
    new_out : out STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC
  );
  end component design_1_Tripping_0;
  component design_1_moving_integral_latch_0 is
  port (
    D : in STD_LOGIC_VECTOR ( 191 downto 0 );
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 191 downto 0 )
  );
  end component design_1_moving_integral_latch_0;
  component design_1_synch_sampling_latch_2 is
  port (
    D : in STD_LOGIC_VECTOR ( 51 downto 0 );
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 51 downto 0 )
  );
  end component design_1_synch_sampling_latch_2;
  component design_1_util_reduced_logic_0_3 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC
  );
  end component design_1_util_reduced_logic_0_3;
  component design_1_util_reduced_logic_1_0 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Res : out STD_LOGIC
  );
  end component design_1_util_reduced_logic_1_0;
  component design_1_xlconcat_2_5 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  end component design_1_xlconcat_2_5;
  component design_1_xlconcat_3_2 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    In2 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 41 downto 0 )
  );
  end component design_1_xlconcat_3_2;
  component design_1_xlconcat_4_3 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  end component design_1_xlconcat_4_3;
  component design_1_xlconcat_5_3 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  end component design_1_xlconcat_5_3;
  component design_1_xlconcat_6_3 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  end component design_1_xlconcat_6_3;
  component design_1_xlconcat_7_2 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 51 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 38 downto 0 );
    In2 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 103 downto 0 )
  );
  end component design_1_xlconcat_7_2;
  component design_1_xlconcat_8_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  end component design_1_xlconcat_8_0;
  component design_1_xlconstant_3_0 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_3_0;
  component design_1_xlconstant_5_0 is
  port (
    dout : out STD_LOGIC_VECTOR ( 191 downto 0 )
  );
  end component design_1_xlconstant_5_0;
  component design_1_xlconstant_6_2 is
  port (
    dout : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  end component design_1_xlconstant_6_2;
  component design_1_xlconstant_6_3 is
  port (
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  end component design_1_xlconstant_6_3;
  component design_1_xlslice_0_2 is
  port (
    Din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  end component design_1_xlslice_0_2;
  component design_1_xlslice_1_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlslice_1_0;
  component design_1_xlslice_3_3 is
  port (
    Din : in STD_LOGIC_VECTOR ( 191 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  end component design_1_xlslice_3_3;
  component design_1_xlslice_4_1 is
  port (
    Din : in STD_LOGIC_VECTOR ( 191 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 95 downto 0 )
  );
  end component design_1_xlslice_4_1;
  component design_1_xlconcat_9_1 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 95 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 119 downto 0 )
  );
  end component design_1_xlconcat_9_1;
  component design_1_signal_operasjon_blokk_1_2 is
  port (
    pluss_minus : in STD_LOGIC_VECTOR ( 1 downto 0 );
    inn : in STD_LOGIC_VECTOR ( 25 downto 0 );
    ut : out STD_LOGIC_VECTOR ( 13 downto 0 );
    inn_ny : in STD_LOGIC;
    ut_ny : out STD_LOGIC;
    klokke : in STD_LOGIC;
    reset_h : in STD_LOGIC
  );
  end component design_1_signal_operasjon_blokk_1_2;
  component design_1_signal_operasjon_blokk_2_2 is
  port (
    pluss_minus : in STD_LOGIC_VECTOR ( 1 downto 0 );
    inn : in STD_LOGIC_VECTOR ( 25 downto 0 );
    ut : out STD_LOGIC_VECTOR ( 13 downto 0 );
    inn_ny : in STD_LOGIC;
    ut_ny : out STD_LOGIC;
    klokke : in STD_LOGIC;
    reset_h : in STD_LOGIC
  );
  end component design_1_signal_operasjon_blokk_2_2;
  component design_1_signal_operasjon_blokk_3_2 is
  port (
    pluss_minus : in STD_LOGIC_VECTOR ( 1 downto 0 );
    inn : in STD_LOGIC_VECTOR ( 25 downto 0 );
    ut : out STD_LOGIC_VECTOR ( 13 downto 0 );
    inn_ny : in STD_LOGIC;
    ut_ny : out STD_LOGIC;
    klokke : in STD_LOGIC;
    reset_h : in STD_LOGIC
  );
  end component design_1_signal_operasjon_blokk_3_2;
  component design_1_blankingtimecorr_0_0 is
  port (
    intr : in STD_LOGIC;
    driver_signals : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clk : in STD_LOGIC;
    blankingtimecorr_aresetn : in STD_LOGIC;
    blankingtimecorr_s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    blankingtimecorr_s_axi_awvalid : in STD_LOGIC;
    blankingtimecorr_s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    blankingtimecorr_s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    blankingtimecorr_s_axi_wvalid : in STD_LOGIC;
    blankingtimecorr_s_axi_bready : in STD_LOGIC;
    blankingtimecorr_s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    blankingtimecorr_s_axi_arvalid : in STD_LOGIC;
    blankingtimecorr_s_axi_rready : in STD_LOGIC;
    blankingtimecorr_s_axi_awready : out STD_LOGIC;
    blankingtimecorr_s_axi_wready : out STD_LOGIC;
    blankingtimecorr_s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    blankingtimecorr_s_axi_bvalid : out STD_LOGIC;
    blankingtimecorr_s_axi_arready : out STD_LOGIC;
    blankingtimecorr_s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    blankingtimecorr_s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    blankingtimecorr_s_axi_rvalid : out STD_LOGIC
  );
  end component design_1_blankingtimecorr_0_0;
  component design_1_xlslice_2_5 is
  port (
    Din : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlslice_2_5;
  signal AD_filter_block_signal_out_a : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal AD_filter_block_signal_out_b : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal AD_filter_block_signal_out_c : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal Conn1_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_ARREADY : STD_LOGIC;
  signal Conn1_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_AWREADY : STD_LOGIC;
  signal Conn1_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_BVALID : STD_LOGIC;
  signal Conn1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_RVALID : STD_LOGIC;
  signal Conn1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_WREADY : STD_LOGIC;
  signal Conn1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TripLimit_AXI_1_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TripLimit_AXI_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal TripLimit_AXI_1_ARREADY : STD_LOGIC;
  signal TripLimit_AXI_1_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TripLimit_AXI_1_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TripLimit_AXI_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal TripLimit_AXI_1_AWREADY : STD_LOGIC;
  signal TripLimit_AXI_1_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TripLimit_AXI_1_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TripLimit_AXI_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal TripLimit_AXI_1_BVALID : STD_LOGIC;
  signal TripLimit_AXI_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TripLimit_AXI_1_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TripLimit_AXI_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal TripLimit_AXI_1_RVALID : STD_LOGIC;
  signal TripLimit_AXI_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal TripLimit_AXI_1_WREADY : STD_LOGIC;
  signal TripLimit_AXI_1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TripLimit_AXI_1_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Tripping_flipflop_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ad_converter_ad_signal_out : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal ad_converter_serial_receiver_0_ad_signal_new_busclk : STD_LOGIC;
  signal axi_interconnect_0_M05_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M05_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M05_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M05_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M05_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M05_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M05_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M05_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M05_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M05_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M05_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M05_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M05_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M05_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M05_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M05_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M05_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M05_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M05_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M09_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M09_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M09_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M09_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M09_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M09_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M09_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M09_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M09_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M09_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M09_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M09_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M09_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M09_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M09_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M09_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M09_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M09_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M09_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M13_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M13_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M13_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M13_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M13_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M13_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M13_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M13_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M13_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M13_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M13_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M13_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M13_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M13_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M13_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M13_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M13_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M13_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M13_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M14_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M14_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M14_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M14_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M14_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M14_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M14_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M14_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M14_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M14_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M14_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M14_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M14_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M14_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M14_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M14_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M14_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M14_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M14_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M15_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M15_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M15_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M15_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M15_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M15_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M15_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M15_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M15_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M15_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M15_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M15_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M15_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M15_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M15_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M15_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M15_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M15_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M15_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M16_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M16_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M16_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M16_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M16_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M16_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M16_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M16_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M16_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M16_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M16_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M16_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M16_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M16_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M16_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M16_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M16_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M16_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M16_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M17_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M17_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M17_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M17_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M17_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M17_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M17_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M17_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M17_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M17_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M17_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M17_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M17_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M17_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M17_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M17_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M17_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M17_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M17_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M18_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M18_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M18_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M18_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M18_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M18_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M18_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M18_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M18_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M18_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M18_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M18_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M18_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M18_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M18_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M18_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M18_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M18_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M18_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M19_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M19_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M19_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M19_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M19_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M19_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M19_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M19_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M19_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M19_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M19_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M19_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M19_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M19_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M19_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M19_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M19_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M19_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M19_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal comparator_limiter_block_0_flipflop_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal driver_interface_1_watchdog_expired : STD_LOGIC_VECTOR ( 0 to 0 );
  signal driver_interface_2_driver_enable : STD_LOGIC;
  signal driver_interface_2_driver_reset : STD_LOGIC;
  signal driver_interface_2_driver_signals : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal driver_interface_2_pilot_signal : STD_LOGIC;
  signal driver_interface_2_watchdog_expired : STD_LOGIC;
  signal driver_ok_2 : STD_LOGIC;
  signal driver_status_2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal extract_and_zeropad_gate_sigs_dout : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal filter_block_0_signal_out : STD_LOGIC_VECTOR ( 191 downto 0 );
  signal filter_block_1_signal_out : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal moving_integral_latch_Q : STD_LOGIC_VECTOR ( 191 downto 0 );
  signal processing_system7_0_FCLK_CLK0 : STD_LOGIC;
  signal processing_system7_0_FCLK_RESET0_N : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pwm_2_intr : STD_LOGIC;
  signal pwm_2_pwm_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pwm_sync_input_1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal register_array_0_register_array_write_vec : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal register_array_0_register_write_a : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal register_array_0_register_write_b : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal register_array_0_register_write_c : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal rst_ps7_0_100M_peripheral_aresetn : STD_LOGIC;
  signal signal_operasjon_blokk_1_ut : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal signal_operasjon_blokk_2_ut : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal signal_operasjon_blokk_3_ut : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal synch_sampling_Q : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal util_reduced_logic_0_Res : STD_LOGIC;
  signal util_reduced_logic_1_Res : STD_LOGIC;
  signal util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal watchdog_exp_in_1 : STD_LOGIC;
  signal xlconcat_10_dout : STD_LOGIC_VECTOR ( 119 downto 0 );
  signal xlconcat_2_dout : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal xlconcat_3_dout : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal xlconcat_4_dout : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal xlconcat_5_dout : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal xlconcat_6_dout : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal xlconcat_7_dout : STD_LOGIC_VECTOR ( 103 downto 0 );
  signal xlconcat_8_dout : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xlconstant_3_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_5_dout : STD_LOGIC_VECTOR ( 191 downto 0 );
  signal xlconstant_6_dout : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal xlconstant_7_dout : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xlslice_0_Dout : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xlslice_1_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_2_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_3_Dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal xlslice_4_Dout : STD_LOGIC_VECTOR ( 95 downto 0 );
  signal NLW_AD_filter_block_signal_out_new_UNCONNECTED : STD_LOGIC;
  signal NLW_AD_filter_block_signal_out_d_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_Hysteresis_control_new_out_UNCONNECTED : STD_LOGIC;
  signal NLW_Hysteresis_control_comparator_out_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_Hysteresis_control_signal_out_UNCONNECTED : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal NLW_Hysteresis_control_signal_out_a_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_Hysteresis_control_signal_out_b_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_Hysteresis_control_signal_out_c_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_Moving_integral_signal_out_new_UNCONNECTED : STD_LOGIC;
  signal NLW_Moving_integral_signal_out_a_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_Moving_integral_signal_out_b_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_Moving_integral_signal_out_c_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_Moving_integral_signal_out_d_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_Moving_integral_signal_out_e_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_Moving_integral_signal_out_f_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_Moving_integral_signal_out_g_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_Moving_integral_signal_out_h_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_Tripping_new_out_UNCONNECTED : STD_LOGIC;
  signal NLW_Tripping_comparator_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_Tripping_signal_out_UNCONNECTED : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal NLW_Tripping_signal_out_a_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_Tripping_signal_out_b_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_Tripping_signal_out_c_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_Tripping_signal_out_d_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_driver_interface_ok_out_UNCONNECTED : STD_LOGIC;
  signal NLW_moving_integral_reg_register_array_write_vec_UNCONNECTED : STD_LOGIC_VECTOR ( 191 downto 0 );
  signal NLW_moving_integral_reg_register_write_a_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_moving_integral_reg_register_write_b_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_moving_integral_reg_register_write_c_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_moving_integral_reg_register_write_d_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_pwm_base_counter_out_UNCONNECTED : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal NLW_pwm_carrier_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_pwm_carrier_out_a_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_pwm_phase_shift_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_pwm_ref_out_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_pwm_ref_out_a_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_pwm_ref_out_b_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_pwm_ref_out_c_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_pwm_synch_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_signal_operasjon_blokk_1_ut_ny_UNCONNECTED : STD_LOGIC;
  signal NLW_signal_operasjon_blokk_2_ut_ny_UNCONNECTED : STD_LOGIC;
  signal NLW_signal_operasjon_blokk_3_ut_ny_UNCONNECTED : STD_LOGIC;
  signal NLW_switching_event_counter_counter_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_synch_sampling_reg_register_array_write_vec_UNCONNECTED : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal NLW_synch_sampling_reg_register_write_a_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_synch_sampling_reg_register_write_b_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_synch_sampling_reg_register_write_c_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_synch_sampling_reg_register_write_d_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
begin
  AD_Filter_AXI_arready(0) <= axi_interconnect_0_M17_AXI_ARREADY;
  AD_Filter_AXI_awready(0) <= axi_interconnect_0_M17_AXI_AWREADY;
  AD_Filter_AXI_bresp(1 downto 0) <= axi_interconnect_0_M17_AXI_BRESP(1 downto 0);
  AD_Filter_AXI_bvalid(0) <= axi_interconnect_0_M17_AXI_BVALID;
  AD_Filter_AXI_rdata(31 downto 0) <= axi_interconnect_0_M17_AXI_RDATA(31 downto 0);
  AD_Filter_AXI_rresp(1 downto 0) <= axi_interconnect_0_M17_AXI_RRESP(1 downto 0);
  AD_Filter_AXI_rvalid(0) <= axi_interconnect_0_M17_AXI_RVALID;
  AD_Filter_AXI_wready(0) <= axi_interconnect_0_M17_AXI_WREADY;
  AD_Integrator_AXI5_arready(0) <= axi_interconnect_0_M05_AXI_ARREADY;
  AD_Integrator_AXI5_awready(0) <= axi_interconnect_0_M05_AXI_AWREADY;
  AD_Integrator_AXI5_bresp(1 downto 0) <= axi_interconnect_0_M05_AXI_BRESP(1 downto 0);
  AD_Integrator_AXI5_bvalid(0) <= axi_interconnect_0_M05_AXI_BVALID;
  AD_Integrator_AXI5_rdata(31 downto 0) <= axi_interconnect_0_M05_AXI_RDATA(31 downto 0);
  AD_Integrator_AXI5_rresp(1 downto 0) <= axi_interconnect_0_M05_AXI_RRESP(1 downto 0);
  AD_Integrator_AXI5_rvalid(0) <= axi_interconnect_0_M05_AXI_RVALID;
  AD_Integrator_AXI5_wready(0) <= axi_interconnect_0_M05_AXI_WREADY;
  AD_filtered(51 downto 0) <= filter_block_1_signal_out(51 downto 0);
  AD_integral(119 downto 0) <= xlconcat_10_dout(119 downto 0);
  Conn1_ARADDR(31 downto 0) <= voltage_estimator_axi_araddr(31 downto 0);
  Conn1_ARVALID(0) <= voltage_estimator_axi_arvalid(0);
  Conn1_AWADDR(31 downto 0) <= voltage_estimator_axi_awaddr(31 downto 0);
  Conn1_AWVALID(0) <= voltage_estimator_axi_awvalid(0);
  Conn1_BREADY(0) <= voltage_estimator_axi_bready(0);
  Conn1_RREADY(0) <= voltage_estimator_axi_rready(0);
  Conn1_WDATA(31 downto 0) <= voltage_estimator_axi_wdata(31 downto 0);
  Conn1_WSTRB(3 downto 0) <= voltage_estimator_axi_wstrb(3 downto 0);
  Conn1_WVALID(0) <= voltage_estimator_axi_wvalid(0);
  CurrentRef_AXI3_arready(0) <= axi_interconnect_0_M15_AXI_ARREADY;
  CurrentRef_AXI3_awready(0) <= axi_interconnect_0_M15_AXI_AWREADY;
  CurrentRef_AXI3_bresp(1 downto 0) <= axi_interconnect_0_M15_AXI_BRESP(1 downto 0);
  CurrentRef_AXI3_bvalid(0) <= axi_interconnect_0_M15_AXI_BVALID;
  CurrentRef_AXI3_rdata(31 downto 0) <= axi_interconnect_0_M15_AXI_RDATA(31 downto 0);
  CurrentRef_AXI3_rresp(1 downto 0) <= axi_interconnect_0_M15_AXI_RRESP(1 downto 0);
  CurrentRef_AXI3_rvalid(0) <= axi_interconnect_0_M15_AXI_RVALID;
  CurrentRef_AXI3_wready(0) <= axi_interconnect_0_M15_AXI_WREADY;
  Driver_interface_AXI1_arready(0) <= axi_interconnect_0_M09_AXI_ARREADY;
  Driver_interface_AXI1_awready(0) <= axi_interconnect_0_M09_AXI_AWREADY;
  Driver_interface_AXI1_bresp(1 downto 0) <= axi_interconnect_0_M09_AXI_BRESP(1 downto 0);
  Driver_interface_AXI1_bvalid(0) <= axi_interconnect_0_M09_AXI_BVALID;
  Driver_interface_AXI1_rdata(31 downto 0) <= axi_interconnect_0_M09_AXI_RDATA(31 downto 0);
  Driver_interface_AXI1_rresp(1 downto 0) <= axi_interconnect_0_M09_AXI_RRESP(1 downto 0);
  Driver_interface_AXI1_rvalid(0) <= axi_interconnect_0_M09_AXI_RVALID;
  Driver_interface_AXI1_wready(0) <= axi_interconnect_0_M09_AXI_WREADY;
  HysteresisCon_AXI7_arready(0) <= axi_interconnect_0_M14_AXI_ARREADY;
  HysteresisCon_AXI7_awready(0) <= axi_interconnect_0_M14_AXI_AWREADY;
  HysteresisCon_AXI7_bresp(1 downto 0) <= axi_interconnect_0_M14_AXI_BRESP(1 downto 0);
  HysteresisCon_AXI7_bvalid(0) <= axi_interconnect_0_M14_AXI_BVALID;
  HysteresisCon_AXI7_rdata(31 downto 0) <= axi_interconnect_0_M14_AXI_RDATA(31 downto 0);
  HysteresisCon_AXI7_rresp(1 downto 0) <= axi_interconnect_0_M14_AXI_RRESP(1 downto 0);
  HysteresisCon_AXI7_rvalid(0) <= axi_interconnect_0_M14_AXI_RVALID;
  HysteresisCon_AXI7_wready(0) <= axi_interconnect_0_M14_AXI_WREADY;
  Intr(0) <= pwm_2_intr;
  PWM_AXI8_arready(0) <= axi_interconnect_0_M13_AXI_ARREADY;
  PWM_AXI8_awready(0) <= axi_interconnect_0_M13_AXI_AWREADY;
  PWM_AXI8_bresp(1 downto 0) <= axi_interconnect_0_M13_AXI_BRESP(1 downto 0);
  PWM_AXI8_bvalid(0) <= axi_interconnect_0_M13_AXI_BVALID;
  PWM_AXI8_rdata(31 downto 0) <= axi_interconnect_0_M13_AXI_RDATA(31 downto 0);
  PWM_AXI8_rresp(1 downto 0) <= axi_interconnect_0_M13_AXI_RRESP(1 downto 0);
  PWM_AXI8_rvalid(0) <= axi_interconnect_0_M13_AXI_RVALID;
  PWM_AXI8_wready(0) <= axi_interconnect_0_M13_AXI_WREADY;
  Sampled_Integral_AXI6_arready(0) <= axi_interconnect_0_M18_AXI_ARREADY;
  Sampled_Integral_AXI6_awready(0) <= axi_interconnect_0_M18_AXI_AWREADY;
  Sampled_Integral_AXI6_bresp(1 downto 0) <= axi_interconnect_0_M18_AXI_BRESP(1 downto 0);
  Sampled_Integral_AXI6_bvalid(0) <= axi_interconnect_0_M18_AXI_BVALID;
  Sampled_Integral_AXI6_rdata(31 downto 0) <= axi_interconnect_0_M18_AXI_RDATA(31 downto 0);
  Sampled_Integral_AXI6_rresp(1 downto 0) <= axi_interconnect_0_M18_AXI_RRESP(1 downto 0);
  Sampled_Integral_AXI6_rvalid(0) <= axi_interconnect_0_M18_AXI_RVALID;
  Sampled_Integral_AXI6_wready(0) <= axi_interconnect_0_M18_AXI_WREADY;
  SwitchingCounter_AXI4_arready(0) <= axi_interconnect_0_M16_AXI_ARREADY;
  SwitchingCounter_AXI4_awready(0) <= axi_interconnect_0_M16_AXI_AWREADY;
  SwitchingCounter_AXI4_bresp(1 downto 0) <= axi_interconnect_0_M16_AXI_BRESP(1 downto 0);
  SwitchingCounter_AXI4_bvalid(0) <= axi_interconnect_0_M16_AXI_BVALID;
  SwitchingCounter_AXI4_rdata(31 downto 0) <= axi_interconnect_0_M16_AXI_RDATA(31 downto 0);
  SwitchingCounter_AXI4_rresp(1 downto 0) <= axi_interconnect_0_M16_AXI_RRESP(1 downto 0);
  SwitchingCounter_AXI4_rvalid(0) <= axi_interconnect_0_M16_AXI_RVALID;
  SwitchingCounter_AXI4_wready(0) <= axi_interconnect_0_M16_AXI_WREADY;
  SynchSampling_AXI2_arready(0) <= axi_interconnect_0_M19_AXI_ARREADY;
  SynchSampling_AXI2_awready(0) <= axi_interconnect_0_M19_AXI_AWREADY;
  SynchSampling_AXI2_bresp(1 downto 0) <= axi_interconnect_0_M19_AXI_BRESP(1 downto 0);
  SynchSampling_AXI2_bvalid(0) <= axi_interconnect_0_M19_AXI_BVALID;
  SynchSampling_AXI2_rdata(31 downto 0) <= axi_interconnect_0_M19_AXI_RDATA(31 downto 0);
  SynchSampling_AXI2_rresp(1 downto 0) <= axi_interconnect_0_M19_AXI_RRESP(1 downto 0);
  SynchSampling_AXI2_rvalid(0) <= axi_interconnect_0_M19_AXI_RVALID;
  SynchSampling_AXI2_wready(0) <= axi_interconnect_0_M19_AXI_WREADY;
  Synch_sampling(51 downto 0) <= synch_sampling_Q(51 downto 0);
  TripLimit_AXI_1_ARADDR(31 downto 0) <= TripLimit_AXI_araddr(31 downto 0);
  TripLimit_AXI_1_ARPROT(2 downto 0) <= TripLimit_AXI_arprot(2 downto 0);
  TripLimit_AXI_1_ARVALID(0) <= TripLimit_AXI_arvalid(0);
  TripLimit_AXI_1_AWADDR(31 downto 0) <= TripLimit_AXI_awaddr(31 downto 0);
  TripLimit_AXI_1_AWPROT(2 downto 0) <= TripLimit_AXI_awprot(2 downto 0);
  TripLimit_AXI_1_AWVALID(0) <= TripLimit_AXI_awvalid(0);
  TripLimit_AXI_1_BREADY(0) <= TripLimit_AXI_bready(0);
  TripLimit_AXI_1_RREADY(0) <= TripLimit_AXI_rready(0);
  TripLimit_AXI_1_WDATA(31 downto 0) <= TripLimit_AXI_wdata(31 downto 0);
  TripLimit_AXI_1_WSTRB(3 downto 0) <= TripLimit_AXI_wstrb(3 downto 0);
  TripLimit_AXI_1_WVALID(0) <= TripLimit_AXI_wvalid(0);
  TripLimit_AXI_arready(0) <= TripLimit_AXI_1_ARREADY;
  TripLimit_AXI_awready(0) <= TripLimit_AXI_1_AWREADY;
  TripLimit_AXI_bresp(1 downto 0) <= TripLimit_AXI_1_BRESP(1 downto 0);
  TripLimit_AXI_bvalid(0) <= TripLimit_AXI_1_BVALID;
  TripLimit_AXI_rdata(31 downto 0) <= TripLimit_AXI_1_RDATA(31 downto 0);
  TripLimit_AXI_rresp(1 downto 0) <= TripLimit_AXI_1_RRESP(1 downto 0);
  TripLimit_AXI_rvalid(0) <= TripLimit_AXI_1_RVALID;
  TripLimit_AXI_wready(0) <= TripLimit_AXI_1_WREADY;
  ad_converter_ad_signal_out(51 downto 0) <= AD(51 downto 0);
  ad_converter_serial_receiver_0_ad_signal_new_busclk <= AD_signal_in_new;
  axi_interconnect_0_M05_AXI_ARADDR(31 downto 0) <= AD_Integrator_AXI5_araddr(31 downto 0);
  axi_interconnect_0_M05_AXI_ARPROT(2 downto 0) <= AD_Integrator_AXI5_arprot(2 downto 0);
  axi_interconnect_0_M05_AXI_ARVALID(0) <= AD_Integrator_AXI5_arvalid(0);
  axi_interconnect_0_M05_AXI_AWADDR(31 downto 0) <= AD_Integrator_AXI5_awaddr(31 downto 0);
  axi_interconnect_0_M05_AXI_AWPROT(2 downto 0) <= AD_Integrator_AXI5_awprot(2 downto 0);
  axi_interconnect_0_M05_AXI_AWVALID(0) <= AD_Integrator_AXI5_awvalid(0);
  axi_interconnect_0_M05_AXI_BREADY(0) <= AD_Integrator_AXI5_bready(0);
  axi_interconnect_0_M05_AXI_RREADY(0) <= AD_Integrator_AXI5_rready(0);
  axi_interconnect_0_M05_AXI_WDATA(31 downto 0) <= AD_Integrator_AXI5_wdata(31 downto 0);
  axi_interconnect_0_M05_AXI_WSTRB(3 downto 0) <= AD_Integrator_AXI5_wstrb(3 downto 0);
  axi_interconnect_0_M05_AXI_WVALID(0) <= AD_Integrator_AXI5_wvalid(0);
  axi_interconnect_0_M09_AXI_ARADDR(31 downto 0) <= Driver_interface_AXI1_araddr(31 downto 0);
  axi_interconnect_0_M09_AXI_ARPROT(2 downto 0) <= Driver_interface_AXI1_arprot(2 downto 0);
  axi_interconnect_0_M09_AXI_ARVALID(0) <= Driver_interface_AXI1_arvalid(0);
  axi_interconnect_0_M09_AXI_AWADDR(31 downto 0) <= Driver_interface_AXI1_awaddr(31 downto 0);
  axi_interconnect_0_M09_AXI_AWPROT(2 downto 0) <= Driver_interface_AXI1_awprot(2 downto 0);
  axi_interconnect_0_M09_AXI_AWVALID(0) <= Driver_interface_AXI1_awvalid(0);
  axi_interconnect_0_M09_AXI_BREADY(0) <= Driver_interface_AXI1_bready(0);
  axi_interconnect_0_M09_AXI_RREADY(0) <= Driver_interface_AXI1_rready(0);
  axi_interconnect_0_M09_AXI_WDATA(31 downto 0) <= Driver_interface_AXI1_wdata(31 downto 0);
  axi_interconnect_0_M09_AXI_WSTRB(3 downto 0) <= Driver_interface_AXI1_wstrb(3 downto 0);
  axi_interconnect_0_M09_AXI_WVALID(0) <= Driver_interface_AXI1_wvalid(0);
  axi_interconnect_0_M13_AXI_ARADDR(31 downto 0) <= PWM_AXI8_araddr(31 downto 0);
  axi_interconnect_0_M13_AXI_ARPROT(2 downto 0) <= PWM_AXI8_arprot(2 downto 0);
  axi_interconnect_0_M13_AXI_ARVALID(0) <= PWM_AXI8_arvalid(0);
  axi_interconnect_0_M13_AXI_AWADDR(31 downto 0) <= PWM_AXI8_awaddr(31 downto 0);
  axi_interconnect_0_M13_AXI_AWPROT(2 downto 0) <= PWM_AXI8_awprot(2 downto 0);
  axi_interconnect_0_M13_AXI_AWVALID(0) <= PWM_AXI8_awvalid(0);
  axi_interconnect_0_M13_AXI_BREADY(0) <= PWM_AXI8_bready(0);
  axi_interconnect_0_M13_AXI_RREADY(0) <= PWM_AXI8_rready(0);
  axi_interconnect_0_M13_AXI_WDATA(31 downto 0) <= PWM_AXI8_wdata(31 downto 0);
  axi_interconnect_0_M13_AXI_WSTRB(3 downto 0) <= PWM_AXI8_wstrb(3 downto 0);
  axi_interconnect_0_M13_AXI_WVALID(0) <= PWM_AXI8_wvalid(0);
  axi_interconnect_0_M14_AXI_ARADDR(31 downto 0) <= HysteresisCon_AXI7_araddr(31 downto 0);
  axi_interconnect_0_M14_AXI_ARPROT(2 downto 0) <= HysteresisCon_AXI7_arprot(2 downto 0);
  axi_interconnect_0_M14_AXI_ARVALID(0) <= HysteresisCon_AXI7_arvalid(0);
  axi_interconnect_0_M14_AXI_AWADDR(31 downto 0) <= HysteresisCon_AXI7_awaddr(31 downto 0);
  axi_interconnect_0_M14_AXI_AWPROT(2 downto 0) <= HysteresisCon_AXI7_awprot(2 downto 0);
  axi_interconnect_0_M14_AXI_AWVALID(0) <= HysteresisCon_AXI7_awvalid(0);
  axi_interconnect_0_M14_AXI_BREADY(0) <= HysteresisCon_AXI7_bready(0);
  axi_interconnect_0_M14_AXI_RREADY(0) <= HysteresisCon_AXI7_rready(0);
  axi_interconnect_0_M14_AXI_WDATA(31 downto 0) <= HysteresisCon_AXI7_wdata(31 downto 0);
  axi_interconnect_0_M14_AXI_WSTRB(3 downto 0) <= HysteresisCon_AXI7_wstrb(3 downto 0);
  axi_interconnect_0_M14_AXI_WVALID(0) <= HysteresisCon_AXI7_wvalid(0);
  axi_interconnect_0_M15_AXI_ARADDR(31 downto 0) <= CurrentRef_AXI3_araddr(31 downto 0);
  axi_interconnect_0_M15_AXI_ARPROT(2 downto 0) <= CurrentRef_AXI3_arprot(2 downto 0);
  axi_interconnect_0_M15_AXI_ARVALID(0) <= CurrentRef_AXI3_arvalid(0);
  axi_interconnect_0_M15_AXI_AWADDR(31 downto 0) <= CurrentRef_AXI3_awaddr(31 downto 0);
  axi_interconnect_0_M15_AXI_AWPROT(2 downto 0) <= CurrentRef_AXI3_awprot(2 downto 0);
  axi_interconnect_0_M15_AXI_AWVALID(0) <= CurrentRef_AXI3_awvalid(0);
  axi_interconnect_0_M15_AXI_BREADY(0) <= CurrentRef_AXI3_bready(0);
  axi_interconnect_0_M15_AXI_RREADY(0) <= CurrentRef_AXI3_rready(0);
  axi_interconnect_0_M15_AXI_WDATA(31 downto 0) <= CurrentRef_AXI3_wdata(31 downto 0);
  axi_interconnect_0_M15_AXI_WSTRB(3 downto 0) <= CurrentRef_AXI3_wstrb(3 downto 0);
  axi_interconnect_0_M15_AXI_WVALID(0) <= CurrentRef_AXI3_wvalid(0);
  axi_interconnect_0_M16_AXI_ARADDR(31 downto 0) <= SwitchingCounter_AXI4_araddr(31 downto 0);
  axi_interconnect_0_M16_AXI_ARPROT(2 downto 0) <= SwitchingCounter_AXI4_arprot(2 downto 0);
  axi_interconnect_0_M16_AXI_ARVALID(0) <= SwitchingCounter_AXI4_arvalid(0);
  axi_interconnect_0_M16_AXI_AWADDR(31 downto 0) <= SwitchingCounter_AXI4_awaddr(31 downto 0);
  axi_interconnect_0_M16_AXI_AWPROT(2 downto 0) <= SwitchingCounter_AXI4_awprot(2 downto 0);
  axi_interconnect_0_M16_AXI_AWVALID(0) <= SwitchingCounter_AXI4_awvalid(0);
  axi_interconnect_0_M16_AXI_BREADY(0) <= SwitchingCounter_AXI4_bready(0);
  axi_interconnect_0_M16_AXI_RREADY(0) <= SwitchingCounter_AXI4_rready(0);
  axi_interconnect_0_M16_AXI_WDATA(31 downto 0) <= SwitchingCounter_AXI4_wdata(31 downto 0);
  axi_interconnect_0_M16_AXI_WSTRB(3 downto 0) <= SwitchingCounter_AXI4_wstrb(3 downto 0);
  axi_interconnect_0_M16_AXI_WVALID(0) <= SwitchingCounter_AXI4_wvalid(0);
  axi_interconnect_0_M17_AXI_ARADDR(31 downto 0) <= AD_Filter_AXI_araddr(31 downto 0);
  axi_interconnect_0_M17_AXI_ARPROT(2 downto 0) <= AD_Filter_AXI_arprot(2 downto 0);
  axi_interconnect_0_M17_AXI_ARVALID(0) <= AD_Filter_AXI_arvalid(0);
  axi_interconnect_0_M17_AXI_AWADDR(31 downto 0) <= AD_Filter_AXI_awaddr(31 downto 0);
  axi_interconnect_0_M17_AXI_AWPROT(2 downto 0) <= AD_Filter_AXI_awprot(2 downto 0);
  axi_interconnect_0_M17_AXI_AWVALID(0) <= AD_Filter_AXI_awvalid(0);
  axi_interconnect_0_M17_AXI_BREADY(0) <= AD_Filter_AXI_bready(0);
  axi_interconnect_0_M17_AXI_RREADY(0) <= AD_Filter_AXI_rready(0);
  axi_interconnect_0_M17_AXI_WDATA(31 downto 0) <= AD_Filter_AXI_wdata(31 downto 0);
  axi_interconnect_0_M17_AXI_WSTRB(3 downto 0) <= AD_Filter_AXI_wstrb(3 downto 0);
  axi_interconnect_0_M17_AXI_WVALID(0) <= AD_Filter_AXI_wvalid(0);
  axi_interconnect_0_M18_AXI_ARADDR(31 downto 0) <= Sampled_Integral_AXI6_araddr(31 downto 0);
  axi_interconnect_0_M18_AXI_ARPROT(2 downto 0) <= Sampled_Integral_AXI6_arprot(2 downto 0);
  axi_interconnect_0_M18_AXI_ARVALID(0) <= Sampled_Integral_AXI6_arvalid(0);
  axi_interconnect_0_M18_AXI_AWADDR(31 downto 0) <= Sampled_Integral_AXI6_awaddr(31 downto 0);
  axi_interconnect_0_M18_AXI_AWPROT(2 downto 0) <= Sampled_Integral_AXI6_awprot(2 downto 0);
  axi_interconnect_0_M18_AXI_AWVALID(0) <= Sampled_Integral_AXI6_awvalid(0);
  axi_interconnect_0_M18_AXI_BREADY(0) <= Sampled_Integral_AXI6_bready(0);
  axi_interconnect_0_M18_AXI_RREADY(0) <= Sampled_Integral_AXI6_rready(0);
  axi_interconnect_0_M18_AXI_WDATA(31 downto 0) <= Sampled_Integral_AXI6_wdata(31 downto 0);
  axi_interconnect_0_M18_AXI_WSTRB(3 downto 0) <= Sampled_Integral_AXI6_wstrb(3 downto 0);
  axi_interconnect_0_M18_AXI_WVALID(0) <= Sampled_Integral_AXI6_wvalid(0);
  axi_interconnect_0_M19_AXI_ARADDR(31 downto 0) <= SynchSampling_AXI2_araddr(31 downto 0);
  axi_interconnect_0_M19_AXI_ARPROT(2 downto 0) <= SynchSampling_AXI2_arprot(2 downto 0);
  axi_interconnect_0_M19_AXI_ARVALID(0) <= SynchSampling_AXI2_arvalid(0);
  axi_interconnect_0_M19_AXI_AWADDR(31 downto 0) <= SynchSampling_AXI2_awaddr(31 downto 0);
  axi_interconnect_0_M19_AXI_AWPROT(2 downto 0) <= SynchSampling_AXI2_awprot(2 downto 0);
  axi_interconnect_0_M19_AXI_AWVALID(0) <= SynchSampling_AXI2_awvalid(0);
  axi_interconnect_0_M19_AXI_BREADY(0) <= SynchSampling_AXI2_bready(0);
  axi_interconnect_0_M19_AXI_RREADY(0) <= SynchSampling_AXI2_rready(0);
  axi_interconnect_0_M19_AXI_WDATA(31 downto 0) <= SynchSampling_AXI2_wdata(31 downto 0);
  axi_interconnect_0_M19_AXI_WSTRB(3 downto 0) <= SynchSampling_AXI2_wstrb(3 downto 0);
  axi_interconnect_0_M19_AXI_WVALID(0) <= SynchSampling_AXI2_wvalid(0);
  driver_enable <= driver_interface_2_driver_enable;
  driver_interface_1_watchdog_expired(0) <= hw_interlock_in(0);
  driver_ok_2 <= driver_ok;
  driver_reset <= driver_interface_2_driver_reset;
  driver_signals(5 downto 0) <= driver_interface_2_driver_signals(5 downto 0);
  driver_status_2(3 downto 0) <= driver_status(3 downto 0);
  hysteresis_error(41 downto 0) <= xlconcat_3_dout(41 downto 0);
  pilot_signal <= driver_interface_2_pilot_signal;
  processing_system7_0_FCLK_CLK0 <= S_AXI_ACLK;
  processing_system7_0_FCLK_RESET0_N(0) <= FCLK_Reset(0);
  pwm_sync_input_1(2 downto 0) <= pwm_sync_input(2 downto 0);
  rst_ps7_0_100M_peripheral_aresetn <= S_AXI_ARESETN;
  voltage_estimator_axi_arready(0) <= Conn1_ARREADY;
  voltage_estimator_axi_awready(0) <= Conn1_AWREADY;
  voltage_estimator_axi_bresp(1 downto 0) <= Conn1_BRESP(1 downto 0);
  voltage_estimator_axi_bvalid(0) <= Conn1_BVALID;
  voltage_estimator_axi_rdata(31 downto 0) <= Conn1_RDATA(31 downto 0);
  voltage_estimator_axi_rresp(1 downto 0) <= Conn1_RRESP(1 downto 0);
  voltage_estimator_axi_rvalid(0) <= Conn1_RVALID;
  voltage_estimator_axi_wready(0) <= Conn1_WREADY;
  watchdog_exp_in_1 <= watchdog_exp_in;
  watchdog_expired <= driver_interface_2_watchdog_expired;
AD_filter_block: component design_1_AD_filter_block_2
     port map (
      S_AXI_ACLK => processing_system7_0_FCLK_CLK0,
      S_AXI_ARADDR(7 downto 0) => axi_interconnect_0_M17_AXI_ARADDR(7 downto 0),
      S_AXI_ARESETN => rst_ps7_0_100M_peripheral_aresetn,
      S_AXI_ARPROT(2 downto 0) => axi_interconnect_0_M17_AXI_ARPROT(2 downto 0),
      S_AXI_ARREADY => axi_interconnect_0_M17_AXI_ARREADY,
      S_AXI_ARVALID => axi_interconnect_0_M17_AXI_ARVALID(0),
      S_AXI_AWADDR(7 downto 0) => axi_interconnect_0_M17_AXI_AWADDR(7 downto 0),
      S_AXI_AWPROT(2 downto 0) => axi_interconnect_0_M17_AXI_AWPROT(2 downto 0),
      S_AXI_AWREADY => axi_interconnect_0_M17_AXI_AWREADY,
      S_AXI_AWVALID => axi_interconnect_0_M17_AXI_AWVALID(0),
      S_AXI_BREADY => axi_interconnect_0_M17_AXI_BREADY(0),
      S_AXI_BRESP(1 downto 0) => axi_interconnect_0_M17_AXI_BRESP(1 downto 0),
      S_AXI_BVALID => axi_interconnect_0_M17_AXI_BVALID,
      S_AXI_RDATA(31 downto 0) => axi_interconnect_0_M17_AXI_RDATA(31 downto 0),
      S_AXI_RREADY => axi_interconnect_0_M17_AXI_RREADY(0),
      S_AXI_RRESP(1 downto 0) => axi_interconnect_0_M17_AXI_RRESP(1 downto 0),
      S_AXI_RVALID => axi_interconnect_0_M17_AXI_RVALID,
      S_AXI_WDATA(31 downto 0) => axi_interconnect_0_M17_AXI_WDATA(31 downto 0),
      S_AXI_WREADY => axi_interconnect_0_M17_AXI_WREADY,
      S_AXI_WSTRB(3 downto 0) => axi_interconnect_0_M17_AXI_WSTRB(3 downto 0),
      S_AXI_WVALID => axi_interconnect_0_M17_AXI_WVALID(0),
      signal_in(51 downto 0) => ad_converter_ad_signal_out(51 downto 0),
      signal_in_new => ad_converter_serial_receiver_0_ad_signal_new_busclk,
      signal_load => '0',
      signal_load_value(51 downto 0) => B"0000000000000000000000000000000000000000000000000000",
      signal_out(51 downto 0) => filter_block_1_signal_out(51 downto 0),
      signal_out_a(12 downto 0) => AD_filter_block_signal_out_a(12 downto 0),
      signal_out_b(12 downto 0) => AD_filter_block_signal_out_b(12 downto 0),
      signal_out_c(12 downto 0) => AD_filter_block_signal_out_c(12 downto 0),
      signal_out_d(12 downto 0) => NLW_AD_filter_block_signal_out_d_UNCONNECTED(12 downto 0),
      signal_out_new => NLW_AD_filter_block_signal_out_new_UNCONNECTED
    );
CurrentRef: component design_1_CurrentRef_1
     port map (
      S_AXI_ACLK => processing_system7_0_FCLK_CLK0,
      S_AXI_ARADDR(6 downto 0) => axi_interconnect_0_M15_AXI_ARADDR(6 downto 0),
      S_AXI_ARESETN => rst_ps7_0_100M_peripheral_aresetn,
      S_AXI_ARPROT(2 downto 0) => axi_interconnect_0_M15_AXI_ARPROT(2 downto 0),
      S_AXI_ARREADY => axi_interconnect_0_M15_AXI_ARREADY,
      S_AXI_ARVALID => axi_interconnect_0_M15_AXI_ARVALID(0),
      S_AXI_AWADDR(6 downto 0) => axi_interconnect_0_M15_AXI_AWADDR(6 downto 0),
      S_AXI_AWPROT(2 downto 0) => axi_interconnect_0_M15_AXI_AWPROT(2 downto 0),
      S_AXI_AWREADY => axi_interconnect_0_M15_AXI_AWREADY,
      S_AXI_AWVALID => axi_interconnect_0_M15_AXI_AWVALID(0),
      S_AXI_BREADY => axi_interconnect_0_M15_AXI_BREADY(0),
      S_AXI_BRESP(1 downto 0) => axi_interconnect_0_M15_AXI_BRESP(1 downto 0),
      S_AXI_BVALID => axi_interconnect_0_M15_AXI_BVALID,
      S_AXI_RDATA(31 downto 0) => axi_interconnect_0_M15_AXI_RDATA(31 downto 0),
      S_AXI_RREADY => axi_interconnect_0_M15_AXI_RREADY(0),
      S_AXI_RRESP(1 downto 0) => axi_interconnect_0_M15_AXI_RRESP(1 downto 0),
      S_AXI_RVALID => axi_interconnect_0_M15_AXI_RVALID,
      S_AXI_WDATA(31 downto 0) => axi_interconnect_0_M15_AXI_WDATA(31 downto 0),
      S_AXI_WREADY => axi_interconnect_0_M15_AXI_WREADY,
      S_AXI_WSTRB(3 downto 0) => axi_interconnect_0_M15_AXI_WSTRB(3 downto 0),
      S_AXI_WVALID => axi_interconnect_0_M15_AXI_WVALID(0),
      load(2 downto 0) => B"000",
      register_array_init_vec(38 downto 0) => B"000000000000000000000000000000000000000",
      register_array_load_vec(38 downto 0) => B"000000000000000000000000000000000000000",
      register_array_read_vec(38 downto 0) => register_array_0_register_array_write_vec(38 downto 0),
      register_array_write_vec(38 downto 0) => register_array_0_register_array_write_vec(38 downto 0),
      register_write_a(12 downto 0) => register_array_0_register_write_a(12 downto 0),
      register_write_b(12 downto 0) => register_array_0_register_write_b(12 downto 0),
      register_write_c(12 downto 0) => register_array_0_register_write_c(12 downto 0)
    );
Hysteresis_control: component design_1_Hysteresis_control_2
     port map (
      S_AXI_ACLK => processing_system7_0_FCLK_CLK0,
      S_AXI_ARADDR(6 downto 0) => axi_interconnect_0_M14_AXI_ARADDR(6 downto 0),
      S_AXI_ARESETN => rst_ps7_0_100M_peripheral_aresetn,
      S_AXI_ARPROT(2 downto 0) => axi_interconnect_0_M14_AXI_ARPROT(2 downto 0),
      S_AXI_ARREADY => axi_interconnect_0_M14_AXI_ARREADY,
      S_AXI_ARVALID => axi_interconnect_0_M14_AXI_ARVALID(0),
      S_AXI_AWADDR(6 downto 0) => axi_interconnect_0_M14_AXI_AWADDR(6 downto 0),
      S_AXI_AWPROT(2 downto 0) => axi_interconnect_0_M14_AXI_AWPROT(2 downto 0),
      S_AXI_AWREADY => axi_interconnect_0_M14_AXI_AWREADY,
      S_AXI_AWVALID => axi_interconnect_0_M14_AXI_AWVALID(0),
      S_AXI_BREADY => axi_interconnect_0_M14_AXI_BREADY(0),
      S_AXI_BRESP(1 downto 0) => axi_interconnect_0_M14_AXI_BRESP(1 downto 0),
      S_AXI_BVALID => axi_interconnect_0_M14_AXI_BVALID,
      S_AXI_RDATA(31 downto 0) => axi_interconnect_0_M14_AXI_RDATA(31 downto 0),
      S_AXI_RREADY => axi_interconnect_0_M14_AXI_RREADY(0),
      S_AXI_RRESP(1 downto 0) => axi_interconnect_0_M14_AXI_RRESP(1 downto 0),
      S_AXI_RVALID => axi_interconnect_0_M14_AXI_RVALID,
      S_AXI_WDATA(31 downto 0) => axi_interconnect_0_M14_AXI_WDATA(31 downto 0),
      S_AXI_WREADY => axi_interconnect_0_M14_AXI_WREADY,
      S_AXI_WSTRB(3 downto 0) => axi_interconnect_0_M14_AXI_WSTRB(3 downto 0),
      S_AXI_WVALID => axi_interconnect_0_M14_AXI_WVALID(0),
      clear_flipflop_in(2 downto 0) => B"000",
      comparator_out(5 downto 0) => NLW_Hysteresis_control_comparator_out_UNCONNECTED(5 downto 0),
      flipflop_out(2 downto 0) => comparator_limiter_block_0_flipflop_out(2 downto 0),
      new_in => xlconstant_3_dout(0),
      new_out => NLW_Hysteresis_control_new_out_UNCONNECTED,
      set_flipflop_in(2 downto 0) => B"000",
      signal_in(41 downto 0) => xlconcat_3_dout(41 downto 0),
      signal_out(38 downto 0) => NLW_Hysteresis_control_signal_out_UNCONNECTED(38 downto 0),
      signal_out_a(12 downto 0) => NLW_Hysteresis_control_signal_out_a_UNCONNECTED(12 downto 0),
      signal_out_b(12 downto 0) => NLW_Hysteresis_control_signal_out_b_UNCONNECTED(12 downto 0),
      signal_out_c(12 downto 0) => NLW_Hysteresis_control_signal_out_c_UNCONNECTED(12 downto 0)
    );
Moving_integral: component design_1_Moving_integral_0
     port map (
      S_AXI_ACLK => processing_system7_0_FCLK_CLK0,
      S_AXI_ARADDR(7 downto 0) => axi_interconnect_0_M05_AXI_ARADDR(7 downto 0),
      S_AXI_ARESETN => rst_ps7_0_100M_peripheral_aresetn,
      S_AXI_ARPROT(2 downto 0) => axi_interconnect_0_M05_AXI_ARPROT(2 downto 0),
      S_AXI_ARREADY => axi_interconnect_0_M05_AXI_ARREADY,
      S_AXI_ARVALID => axi_interconnect_0_M05_AXI_ARVALID(0),
      S_AXI_AWADDR(7 downto 0) => axi_interconnect_0_M05_AXI_AWADDR(7 downto 0),
      S_AXI_AWPROT(2 downto 0) => axi_interconnect_0_M05_AXI_AWPROT(2 downto 0),
      S_AXI_AWREADY => axi_interconnect_0_M05_AXI_AWREADY,
      S_AXI_AWVALID => axi_interconnect_0_M05_AXI_AWVALID(0),
      S_AXI_BREADY => axi_interconnect_0_M05_AXI_BREADY(0),
      S_AXI_BRESP(1 downto 0) => axi_interconnect_0_M05_AXI_BRESP(1 downto 0),
      S_AXI_BVALID => axi_interconnect_0_M05_AXI_BVALID,
      S_AXI_RDATA(31 downto 0) => axi_interconnect_0_M05_AXI_RDATA(31 downto 0),
      S_AXI_RREADY => axi_interconnect_0_M05_AXI_RREADY(0),
      S_AXI_RRESP(1 downto 0) => axi_interconnect_0_M05_AXI_RRESP(1 downto 0),
      S_AXI_RVALID => axi_interconnect_0_M05_AXI_RVALID,
      S_AXI_WDATA(31 downto 0) => axi_interconnect_0_M05_AXI_WDATA(31 downto 0),
      S_AXI_WREADY => axi_interconnect_0_M05_AXI_WREADY,
      S_AXI_WSTRB(3 downto 0) => axi_interconnect_0_M05_AXI_WSTRB(3 downto 0),
      S_AXI_WVALID => axi_interconnect_0_M05_AXI_WVALID(0),
      signal_in(103 downto 0) => xlconcat_7_dout(103 downto 0),
      signal_in_new => ad_converter_serial_receiver_0_ad_signal_new_busclk,
      signal_load => util_reduced_logic_0_Res,
      signal_load_value(191 downto 0) => xlconstant_5_dout(191 downto 0),
      signal_out(191 downto 0) => filter_block_0_signal_out(191 downto 0),
      signal_out_a(23 downto 0) => NLW_Moving_integral_signal_out_a_UNCONNECTED(23 downto 0),
      signal_out_b(23 downto 0) => NLW_Moving_integral_signal_out_b_UNCONNECTED(23 downto 0),
      signal_out_c(23 downto 0) => NLW_Moving_integral_signal_out_c_UNCONNECTED(23 downto 0),
      signal_out_d(23 downto 0) => NLW_Moving_integral_signal_out_d_UNCONNECTED(23 downto 0),
      signal_out_e(23 downto 0) => NLW_Moving_integral_signal_out_e_UNCONNECTED(23 downto 0),
      signal_out_f(23 downto 0) => NLW_Moving_integral_signal_out_f_UNCONNECTED(23 downto 0),
      signal_out_g(23 downto 0) => NLW_Moving_integral_signal_out_g_UNCONNECTED(23 downto 0),
      signal_out_h(23 downto 0) => NLW_Moving_integral_signal_out_h_UNCONNECTED(23 downto 0),
      signal_out_new => NLW_Moving_integral_signal_out_new_UNCONNECTED
    );
Tripping: component design_1_Tripping_0
     port map (
      S_AXI_ACLK => processing_system7_0_FCLK_CLK0,
      S_AXI_ARADDR(6 downto 0) => TripLimit_AXI_1_ARADDR(6 downto 0),
      S_AXI_ARESETN => rst_ps7_0_100M_peripheral_aresetn,
      S_AXI_ARPROT(2 downto 0) => TripLimit_AXI_1_ARPROT(2 downto 0),
      S_AXI_ARREADY => TripLimit_AXI_1_ARREADY,
      S_AXI_ARVALID => TripLimit_AXI_1_ARVALID(0),
      S_AXI_AWADDR(6 downto 0) => TripLimit_AXI_1_AWADDR(6 downto 0),
      S_AXI_AWPROT(2 downto 0) => TripLimit_AXI_1_AWPROT(2 downto 0),
      S_AXI_AWREADY => TripLimit_AXI_1_AWREADY,
      S_AXI_AWVALID => TripLimit_AXI_1_AWVALID(0),
      S_AXI_BREADY => TripLimit_AXI_1_BREADY(0),
      S_AXI_BRESP(1 downto 0) => TripLimit_AXI_1_BRESP(1 downto 0),
      S_AXI_BVALID => TripLimit_AXI_1_BVALID,
      S_AXI_RDATA(31 downto 0) => TripLimit_AXI_1_RDATA(31 downto 0),
      S_AXI_RREADY => TripLimit_AXI_1_RREADY(0),
      S_AXI_RRESP(1 downto 0) => TripLimit_AXI_1_RRESP(1 downto 0),
      S_AXI_RVALID => TripLimit_AXI_1_RVALID,
      S_AXI_WDATA(31 downto 0) => TripLimit_AXI_1_WDATA(31 downto 0),
      S_AXI_WREADY => TripLimit_AXI_1_WREADY,
      S_AXI_WSTRB(3 downto 0) => TripLimit_AXI_1_WSTRB(3 downto 0),
      S_AXI_WVALID => TripLimit_AXI_1_WVALID(0),
      clear_flipflop_in(3 downto 0) => B"0000",
      comparator_out(7 downto 0) => NLW_Tripping_comparator_out_UNCONNECTED(7 downto 0),
      flipflop_out(3 downto 0) => Tripping_flipflop_out(3 downto 0),
      new_in => xlconstant_3_dout(0),
      new_out => NLW_Tripping_new_out_UNCONNECTED,
      set_flipflop_in(3 downto 0) => B"0000",
      signal_in(51 downto 0) => filter_block_1_signal_out(51 downto 0),
      signal_out(51 downto 0) => NLW_Tripping_signal_out_UNCONNECTED(51 downto 0),
      signal_out_a(12 downto 0) => NLW_Tripping_signal_out_a_UNCONNECTED(12 downto 0),
      signal_out_b(12 downto 0) => NLW_Tripping_signal_out_b_UNCONNECTED(12 downto 0),
      signal_out_c(12 downto 0) => NLW_Tripping_signal_out_c_UNCONNECTED(12 downto 0),
      signal_out_d(12 downto 0) => NLW_Tripping_signal_out_d_UNCONNECTED(12 downto 0)
    );
blankingtimecorr_0: component design_1_blankingtimecorr_0_0
     port map (
      blankingtimecorr_aresetn => rst_ps7_0_100M_peripheral_aresetn,
      blankingtimecorr_s_axi_araddr(4 downto 0) => Conn1_ARADDR(4 downto 0),
      blankingtimecorr_s_axi_arready => Conn1_ARREADY,
      blankingtimecorr_s_axi_arvalid => Conn1_ARVALID(0),
      blankingtimecorr_s_axi_awaddr(4 downto 0) => Conn1_AWADDR(4 downto 0),
      blankingtimecorr_s_axi_awready => Conn1_AWREADY,
      blankingtimecorr_s_axi_awvalid => Conn1_AWVALID(0),
      blankingtimecorr_s_axi_bready => Conn1_BREADY(0),
      blankingtimecorr_s_axi_bresp(1 downto 0) => Conn1_BRESP(1 downto 0),
      blankingtimecorr_s_axi_bvalid => Conn1_BVALID,
      blankingtimecorr_s_axi_rdata(31 downto 0) => Conn1_RDATA(31 downto 0),
      blankingtimecorr_s_axi_rready => Conn1_RREADY(0),
      blankingtimecorr_s_axi_rresp(1 downto 0) => Conn1_RRESP(1 downto 0),
      blankingtimecorr_s_axi_rvalid => Conn1_RVALID,
      blankingtimecorr_s_axi_wdata(31 downto 0) => Conn1_WDATA(31 downto 0),
      blankingtimecorr_s_axi_wready => Conn1_WREADY,
      blankingtimecorr_s_axi_wstrb(3 downto 0) => Conn1_WSTRB(3 downto 0),
      blankingtimecorr_s_axi_wvalid => Conn1_WVALID(0),
      clk => processing_system7_0_FCLK_CLK0,
      driver_signals(5 downto 0) => driver_interface_2_driver_signals(5 downto 0),
      intr => pwm_2_intr
    );
driver_interface: component design_1_driver_interface_1
     port map (
      S_AXI_ACLK => processing_system7_0_FCLK_CLK0,
      S_AXI_ARADDR(4 downto 0) => axi_interconnect_0_M09_AXI_ARADDR(4 downto 0),
      S_AXI_ARESETN => rst_ps7_0_100M_peripheral_aresetn,
      S_AXI_ARPROT(2 downto 0) => axi_interconnect_0_M09_AXI_ARPROT(2 downto 0),
      S_AXI_ARREADY => axi_interconnect_0_M09_AXI_ARREADY,
      S_AXI_ARVALID => axi_interconnect_0_M09_AXI_ARVALID(0),
      S_AXI_AWADDR(4 downto 0) => axi_interconnect_0_M09_AXI_AWADDR(4 downto 0),
      S_AXI_AWPROT(2 downto 0) => axi_interconnect_0_M09_AXI_AWPROT(2 downto 0),
      S_AXI_AWREADY => axi_interconnect_0_M09_AXI_AWREADY,
      S_AXI_AWVALID => axi_interconnect_0_M09_AXI_AWVALID(0),
      S_AXI_BREADY => axi_interconnect_0_M09_AXI_BREADY(0),
      S_AXI_BRESP(1 downto 0) => axi_interconnect_0_M09_AXI_BRESP(1 downto 0),
      S_AXI_BVALID => axi_interconnect_0_M09_AXI_BVALID,
      S_AXI_RDATA(31 downto 0) => axi_interconnect_0_M09_AXI_RDATA(31 downto 0),
      S_AXI_RREADY => axi_interconnect_0_M09_AXI_RREADY(0),
      S_AXI_RRESP(1 downto 0) => axi_interconnect_0_M09_AXI_RRESP(1 downto 0),
      S_AXI_RVALID => axi_interconnect_0_M09_AXI_RVALID,
      S_AXI_WDATA(31 downto 0) => axi_interconnect_0_M09_AXI_WDATA(31 downto 0),
      S_AXI_WREADY => axi_interconnect_0_M09_AXI_WREADY,
      S_AXI_WSTRB(3 downto 0) => axi_interconnect_0_M09_AXI_WSTRB(3 downto 0),
      S_AXI_WVALID => axi_interconnect_0_M09_AXI_WVALID(0),
      disable_in(3 downto 0) => xlconcat_8_dout(3 downto 0),
      driver_enable => driver_interface_2_driver_enable,
      driver_ok => driver_ok_2,
      driver_reset => driver_interface_2_driver_reset,
      driver_signal_in(5 downto 0) => xlconcat_2_dout(5 downto 0),
      driver_signals(5 downto 0) => driver_interface_2_driver_signals(5 downto 0),
      driver_status(3 downto 0) => driver_status_2(3 downto 0),
      ok_out => NLW_driver_interface_ok_out_UNCONNECTED,
      pilot_signal => driver_interface_2_pilot_signal,
      watchdog_expired => driver_interface_2_watchdog_expired
    );
extract_and_zeropad_gate_sigs: entity work.extract_and_zeropad_gate_sigs_imp_E9QNO1
     port map (
      dout(38 downto 0) => extract_and_zeropad_gate_sigs_dout(38 downto 0),
      driver_signals(5 downto 0) => driver_interface_2_driver_signals(5 downto 0)
    );
moving_integral_latch: component design_1_moving_integral_latch_0
     port map (
      CE => util_reduced_logic_0_Res,
      CLK => processing_system7_0_FCLK_CLK0,
      D(191 downto 0) => filter_block_0_signal_out(191 downto 0),
      Q(191 downto 0) => moving_integral_latch_Q(191 downto 0)
    );
moving_integral_reg: component design_1_moving_integral_reg_2
     port map (
      S_AXI_ACLK => processing_system7_0_FCLK_CLK0,
      S_AXI_ARADDR(6 downto 0) => axi_interconnect_0_M18_AXI_ARADDR(6 downto 0),
      S_AXI_ARESETN => rst_ps7_0_100M_peripheral_aresetn,
      S_AXI_ARPROT(2 downto 0) => axi_interconnect_0_M18_AXI_ARPROT(2 downto 0),
      S_AXI_ARREADY => axi_interconnect_0_M18_AXI_ARREADY,
      S_AXI_ARVALID => axi_interconnect_0_M18_AXI_ARVALID(0),
      S_AXI_AWADDR(6 downto 0) => axi_interconnect_0_M18_AXI_AWADDR(6 downto 0),
      S_AXI_AWPROT(2 downto 0) => axi_interconnect_0_M18_AXI_AWPROT(2 downto 0),
      S_AXI_AWREADY => axi_interconnect_0_M18_AXI_AWREADY,
      S_AXI_AWVALID => axi_interconnect_0_M18_AXI_AWVALID(0),
      S_AXI_BREADY => axi_interconnect_0_M18_AXI_BREADY(0),
      S_AXI_BRESP(1 downto 0) => axi_interconnect_0_M18_AXI_BRESP(1 downto 0),
      S_AXI_BVALID => axi_interconnect_0_M18_AXI_BVALID,
      S_AXI_RDATA(31 downto 0) => axi_interconnect_0_M18_AXI_RDATA(31 downto 0),
      S_AXI_RREADY => axi_interconnect_0_M18_AXI_RREADY(0),
      S_AXI_RRESP(1 downto 0) => axi_interconnect_0_M18_AXI_RRESP(1 downto 0),
      S_AXI_RVALID => axi_interconnect_0_M18_AXI_RVALID,
      S_AXI_WDATA(31 downto 0) => axi_interconnect_0_M18_AXI_WDATA(31 downto 0),
      S_AXI_WREADY => axi_interconnect_0_M18_AXI_WREADY,
      S_AXI_WSTRB(3 downto 0) => axi_interconnect_0_M18_AXI_WSTRB(3 downto 0),
      S_AXI_WVALID => axi_interconnect_0_M18_AXI_WVALID(0),
      load(7 downto 0) => B"00000000",
      register_array_init_vec(191 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      register_array_load_vec(191 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      register_array_read_vec(191 downto 0) => moving_integral_latch_Q(191 downto 0),
      register_array_write_vec(191 downto 0) => NLW_moving_integral_reg_register_array_write_vec_UNCONNECTED(191 downto 0),
      register_write_a(23 downto 0) => NLW_moving_integral_reg_register_write_a_UNCONNECTED(23 downto 0),
      register_write_b(23 downto 0) => NLW_moving_integral_reg_register_write_b_UNCONNECTED(23 downto 0),
      register_write_c(23 downto 0) => NLW_moving_integral_reg_register_write_c_UNCONNECTED(23 downto 0),
      register_write_d(23 downto 0) => NLW_moving_integral_reg_register_write_d_UNCONNECTED(23 downto 0)
    );
pwm: component design_1_pwm_1
     port map (
      S_AXI_ACLK => processing_system7_0_FCLK_CLK0,
      S_AXI_ARADDR(7 downto 0) => axi_interconnect_0_M13_AXI_ARADDR(7 downto 0),
      S_AXI_ARESETN => rst_ps7_0_100M_peripheral_aresetn,
      S_AXI_ARPROT(2 downto 0) => axi_interconnect_0_M13_AXI_ARPROT(2 downto 0),
      S_AXI_ARREADY => axi_interconnect_0_M13_AXI_ARREADY,
      S_AXI_ARVALID => axi_interconnect_0_M13_AXI_ARVALID(0),
      S_AXI_AWADDR(7 downto 0) => axi_interconnect_0_M13_AXI_AWADDR(7 downto 0),
      S_AXI_AWPROT(2 downto 0) => axi_interconnect_0_M13_AXI_AWPROT(2 downto 0),
      S_AXI_AWREADY => axi_interconnect_0_M13_AXI_AWREADY,
      S_AXI_AWVALID => axi_interconnect_0_M13_AXI_AWVALID(0),
      S_AXI_BREADY => axi_interconnect_0_M13_AXI_BREADY(0),
      S_AXI_BRESP(1 downto 0) => axi_interconnect_0_M13_AXI_BRESP(1 downto 0),
      S_AXI_BVALID => axi_interconnect_0_M13_AXI_BVALID,
      S_AXI_RDATA(31 downto 0) => axi_interconnect_0_M13_AXI_RDATA(31 downto 0),
      S_AXI_RREADY => axi_interconnect_0_M13_AXI_RREADY(0),
      S_AXI_RRESP(1 downto 0) => axi_interconnect_0_M13_AXI_RRESP(1 downto 0),
      S_AXI_RVALID => axi_interconnect_0_M13_AXI_RVALID,
      S_AXI_WDATA(31 downto 0) => axi_interconnect_0_M13_AXI_WDATA(31 downto 0),
      S_AXI_WREADY => axi_interconnect_0_M13_AXI_WREADY,
      S_AXI_WSTRB(3 downto 0) => axi_interconnect_0_M13_AXI_WSTRB(3 downto 0),
      S_AXI_WVALID => axi_interconnect_0_M13_AXI_WVALID(0),
      base_counter_out(16 downto 0) => NLW_pwm_base_counter_out_UNCONNECTED(16 downto 0),
      carrier_out(15 downto 0) => NLW_pwm_carrier_out_UNCONNECTED(15 downto 0),
      carrier_out_a(15 downto 0) => NLW_pwm_carrier_out_a_UNCONNECTED(15 downto 0),
      intr => pwm_2_intr,
      phase_shift_out(2 downto 0) => NLW_pwm_phase_shift_out_UNCONNECTED(2 downto 0),
      pwm_out(2 downto 0) => pwm_2_pwm_out(2 downto 0),
      ref_in(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      ref_in_new(2 downto 0) => B"001",
      ref_out(47 downto 0) => NLW_pwm_ref_out_UNCONNECTED(47 downto 0),
      ref_out_a(15 downto 0) => NLW_pwm_ref_out_a_UNCONNECTED(15 downto 0),
      ref_out_b(15 downto 0) => NLW_pwm_ref_out_b_UNCONNECTED(15 downto 0),
      ref_out_c(15 downto 0) => NLW_pwm_ref_out_c_UNCONNECTED(15 downto 0),
      ref_synch_in(2 downto 0) => B"001",
      synch_in => xlslice_2_Dout(0),
      synch_out(2 downto 0) => NLW_pwm_synch_out_UNCONNECTED(2 downto 0)
    );
signal_operasjon_blokk_1: component design_1_signal_operasjon_blokk_1_2
     port map (
      inn(25 downto 0) => xlconcat_6_dout(25 downto 0),
      inn_ny => '1',
      klokke => '0',
      pluss_minus(1 downto 0) => xlconstant_7_dout(1 downto 0),
      reset_h => util_vector_logic_0_Res(0),
      ut(13 downto 0) => signal_operasjon_blokk_1_ut(13 downto 0),
      ut_ny => NLW_signal_operasjon_blokk_1_ut_ny_UNCONNECTED
    );
signal_operasjon_blokk_2: component design_1_signal_operasjon_blokk_2_2
     port map (
      inn(25 downto 0) => xlconcat_5_dout(25 downto 0),
      inn_ny => '1',
      klokke => '0',
      pluss_minus(1 downto 0) => xlconstant_7_dout(1 downto 0),
      reset_h => util_vector_logic_0_Res(0),
      ut(13 downto 0) => signal_operasjon_blokk_2_ut(13 downto 0),
      ut_ny => NLW_signal_operasjon_blokk_2_ut_ny_UNCONNECTED
    );
signal_operasjon_blokk_3: component design_1_signal_operasjon_blokk_3_2
     port map (
      inn(25 downto 0) => xlconcat_4_dout(25 downto 0),
      inn_ny => '1',
      klokke => '0',
      pluss_minus(1 downto 0) => xlconstant_7_dout(1 downto 0),
      reset_h => util_vector_logic_0_Res(0),
      ut(13 downto 0) => signal_operasjon_blokk_3_ut(13 downto 0),
      ut_ny => NLW_signal_operasjon_blokk_3_ut_ny_UNCONNECTED
    );
switching_event_counter: component design_1_switching_event_counter_1
     port map (
      S_AXI_ACLK => processing_system7_0_FCLK_CLK0,
      S_AXI_ARADDR(5 downto 0) => axi_interconnect_0_M16_AXI_ARADDR(5 downto 0),
      S_AXI_ARESETN => rst_ps7_0_100M_peripheral_aresetn,
      S_AXI_ARPROT(2 downto 0) => axi_interconnect_0_M16_AXI_ARPROT(2 downto 0),
      S_AXI_ARREADY => axi_interconnect_0_M16_AXI_ARREADY,
      S_AXI_ARVALID => axi_interconnect_0_M16_AXI_ARVALID(0),
      S_AXI_AWADDR(5 downto 0) => axi_interconnect_0_M16_AXI_AWADDR(5 downto 0),
      S_AXI_AWPROT(2 downto 0) => axi_interconnect_0_M16_AXI_AWPROT(2 downto 0),
      S_AXI_AWREADY => axi_interconnect_0_M16_AXI_AWREADY,
      S_AXI_AWVALID => axi_interconnect_0_M16_AXI_AWVALID(0),
      S_AXI_BREADY => axi_interconnect_0_M16_AXI_BREADY(0),
      S_AXI_BRESP(1 downto 0) => axi_interconnect_0_M16_AXI_BRESP(1 downto 0),
      S_AXI_BVALID => axi_interconnect_0_M16_AXI_BVALID,
      S_AXI_RDATA(31 downto 0) => axi_interconnect_0_M16_AXI_RDATA(31 downto 0),
      S_AXI_RREADY => axi_interconnect_0_M16_AXI_RREADY(0),
      S_AXI_RRESP(1 downto 0) => axi_interconnect_0_M16_AXI_RRESP(1 downto 0),
      S_AXI_RVALID => axi_interconnect_0_M16_AXI_RVALID,
      S_AXI_WDATA(31 downto 0) => axi_interconnect_0_M16_AXI_WDATA(31 downto 0),
      S_AXI_WREADY => axi_interconnect_0_M16_AXI_WREADY,
      S_AXI_WSTRB(3 downto 0) => axi_interconnect_0_M16_AXI_WSTRB(3 downto 0),
      S_AXI_WVALID => axi_interconnect_0_M16_AXI_WVALID(0),
      counter_out(15 downto 0) => NLW_switching_event_counter_counter_out_UNCONNECTED(15 downto 0),
      signal_in(5 downto 0) => driver_interface_2_driver_signals(5 downto 0)
    );
synch_sampling_latch: component design_1_synch_sampling_latch_2
     port map (
      CE => util_reduced_logic_0_Res,
      CLK => processing_system7_0_FCLK_CLK0,
      D(51 downto 0) => filter_block_1_signal_out(51 downto 0),
      Q(51 downto 0) => synch_sampling_Q(51 downto 0)
    );
synch_sampling_reg: component design_1_synch_sampling_reg_2
     port map (
      S_AXI_ACLK => processing_system7_0_FCLK_CLK0,
      S_AXI_ARADDR(6 downto 0) => axi_interconnect_0_M19_AXI_ARADDR(6 downto 0),
      S_AXI_ARESETN => rst_ps7_0_100M_peripheral_aresetn,
      S_AXI_ARPROT(2 downto 0) => axi_interconnect_0_M19_AXI_ARPROT(2 downto 0),
      S_AXI_ARREADY => axi_interconnect_0_M19_AXI_ARREADY,
      S_AXI_ARVALID => axi_interconnect_0_M19_AXI_ARVALID(0),
      S_AXI_AWADDR(6 downto 0) => axi_interconnect_0_M19_AXI_AWADDR(6 downto 0),
      S_AXI_AWPROT(2 downto 0) => axi_interconnect_0_M19_AXI_AWPROT(2 downto 0),
      S_AXI_AWREADY => axi_interconnect_0_M19_AXI_AWREADY,
      S_AXI_AWVALID => axi_interconnect_0_M19_AXI_AWVALID(0),
      S_AXI_BREADY => axi_interconnect_0_M19_AXI_BREADY(0),
      S_AXI_BRESP(1 downto 0) => axi_interconnect_0_M19_AXI_BRESP(1 downto 0),
      S_AXI_BVALID => axi_interconnect_0_M19_AXI_BVALID,
      S_AXI_RDATA(31 downto 0) => axi_interconnect_0_M19_AXI_RDATA(31 downto 0),
      S_AXI_RREADY => axi_interconnect_0_M19_AXI_RREADY(0),
      S_AXI_RRESP(1 downto 0) => axi_interconnect_0_M19_AXI_RRESP(1 downto 0),
      S_AXI_RVALID => axi_interconnect_0_M19_AXI_RVALID,
      S_AXI_WDATA(31 downto 0) => axi_interconnect_0_M19_AXI_WDATA(31 downto 0),
      S_AXI_WREADY => axi_interconnect_0_M19_AXI_WREADY,
      S_AXI_WSTRB(3 downto 0) => axi_interconnect_0_M19_AXI_WSTRB(3 downto 0),
      S_AXI_WVALID => axi_interconnect_0_M19_AXI_WVALID(0),
      load(3 downto 0) => B"0000",
      register_array_init_vec(51 downto 0) => B"0000000000000000000000000000000000000000000000000000",
      register_array_load_vec(51 downto 0) => B"0000000000000000000000000000000000000000000000000000",
      register_array_read_vec(51 downto 0) => synch_sampling_Q(51 downto 0),
      register_array_write_vec(51 downto 0) => NLW_synch_sampling_reg_register_array_write_vec_UNCONNECTED(51 downto 0),
      register_write_a(12 downto 0) => NLW_synch_sampling_reg_register_write_a_UNCONNECTED(12 downto 0),
      register_write_b(12 downto 0) => NLW_synch_sampling_reg_register_write_b_UNCONNECTED(12 downto 0),
      register_write_c(12 downto 0) => NLW_synch_sampling_reg_register_write_c_UNCONNECTED(12 downto 0),
      register_write_d(12 downto 0) => NLW_synch_sampling_reg_register_write_d_UNCONNECTED(12 downto 0)
    );
util_reduced_logic_0: component design_1_util_reduced_logic_0_3
     port map (
      Op1(0) => pwm_2_intr,
      Res => util_reduced_logic_0_Res
    );
util_reduced_logic_1: component design_1_util_reduced_logic_1_0
     port map (
      Op1(2 downto 0) => xlslice_0_Dout(2 downto 0),
      Res => util_reduced_logic_1_Res
    );
util_vector_logic_0: component design_1_util_vector_logic_0_4
     port map (
      Op1(0) => processing_system7_0_FCLK_RESET0_N(0),
      Res(0) => util_vector_logic_0_Res(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_1_1
     port map (
      Op1(0) => driver_interface_1_watchdog_expired(0),
      Res(0) => util_vector_logic_1_Res(0)
    );
xlconcat_10: component design_1_xlconcat_9_1
     port map (
      In0(95 downto 0) => xlslice_4_Dout(95 downto 0),
      In1(23 downto 0) => xlslice_3_Dout(23 downto 0),
      dout(119 downto 0) => xlconcat_10_dout(119 downto 0)
    );
xlconcat_2: component design_1_xlconcat_2_5
     port map (
      In0(2 downto 0) => pwm_2_pwm_out(2 downto 0),
      In1(2 downto 0) => comparator_limiter_block_0_flipflop_out(2 downto 0),
      dout(5 downto 0) => xlconcat_2_dout(5 downto 0)
    );
xlconcat_3: component design_1_xlconcat_3_2
     port map (
      In0(13 downto 0) => signal_operasjon_blokk_1_ut(13 downto 0),
      In1(13 downto 0) => signal_operasjon_blokk_2_ut(13 downto 0),
      In2(13 downto 0) => signal_operasjon_blokk_3_ut(13 downto 0),
      dout(41 downto 0) => xlconcat_3_dout(41 downto 0)
    );
xlconcat_4: component design_1_xlconcat_4_3
     port map (
      In0(12 downto 0) => register_array_0_register_write_c(12 downto 0),
      In1(12 downto 0) => AD_filter_block_signal_out_c(12 downto 0),
      dout(25 downto 0) => xlconcat_4_dout(25 downto 0)
    );
xlconcat_5: component design_1_xlconcat_5_3
     port map (
      In0(12 downto 0) => register_array_0_register_write_b(12 downto 0),
      In1(12 downto 0) => AD_filter_block_signal_out_b(12 downto 0),
      dout(25 downto 0) => xlconcat_5_dout(25 downto 0)
    );
xlconcat_6: component design_1_xlconcat_6_3
     port map (
      In0(12 downto 0) => register_array_0_register_write_a(12 downto 0),
      In1(12 downto 0) => AD_filter_block_signal_out_a(12 downto 0),
      dout(25 downto 0) => xlconcat_6_dout(25 downto 0)
    );
xlconcat_7: component design_1_xlconcat_7_2
     port map (
      In0(51 downto 0) => ad_converter_ad_signal_out(51 downto 0),
      In1(38 downto 0) => extract_and_zeropad_gate_sigs_dout(38 downto 0),
      In2(12 downto 0) => xlconstant_6_dout(12 downto 0),
      dout(103 downto 0) => xlconcat_7_dout(103 downto 0)
    );
xlconcat_8: component design_1_xlconcat_8_0
     port map (
      In0(0) => util_vector_logic_1_Res(0),
      In1(0) => util_reduced_logic_1_Res,
      In2(0) => xlslice_1_Dout(0),
      In3(0) => watchdog_exp_in_1,
      dout(3 downto 0) => xlconcat_8_dout(3 downto 0)
    );
xlconstant_3: component design_1_xlconstant_3_0
     port map (
      dout(0) => xlconstant_3_dout(0)
    );
xlconstant_5: component design_1_xlconstant_5_0
     port map (
      dout(191 downto 0) => xlconstant_5_dout(191 downto 0)
    );
xlconstant_6: component design_1_xlconstant_6_2
     port map (
      dout(12 downto 0) => xlconstant_6_dout(12 downto 0)
    );
xlconstant_7: component design_1_xlconstant_6_3
     port map (
      dout(1 downto 0) => xlconstant_7_dout(1 downto 0)
    );
xlslice_0: component design_1_xlslice_0_2
     port map (
      Din(3 downto 0) => Tripping_flipflop_out(3 downto 0),
      Dout(2 downto 0) => xlslice_0_Dout(2 downto 0)
    );
xlslice_1: component design_1_xlslice_1_0
     port map (
      Din(3 downto 0) => Tripping_flipflop_out(3 downto 0),
      Dout(0) => xlslice_1_Dout(0)
    );
xlslice_2: component design_1_xlslice_2_5
     port map (
      Din(2 downto 0) => pwm_sync_input_1(2 downto 0),
      Dout(0) => xlslice_2_Dout(0)
    );
xlslice_3: component design_1_xlslice_3_3
     port map (
      Din(191 downto 0) => filter_block_0_signal_out(191 downto 0),
      Dout(23 downto 0) => xlslice_3_Dout(23 downto 0)
    );
xlslice_4: component design_1_xlslice_4_1
     port map (
      Din(191 downto 0) => filter_block_0_signal_out(191 downto 0),
      Dout(95 downto 0) => xlslice_4_Dout(95 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_interconnect_0_0 is
  port (
    ACLK : in STD_LOGIC;
    ARESETN : in STD_LOGIC;
    M00_ACLK : in STD_LOGIC;
    M00_ARESETN : in STD_LOGIC;
    M00_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_arready : in STD_LOGIC;
    M00_AXI_arvalid : out STD_LOGIC;
    M00_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_awready : in STD_LOGIC;
    M00_AXI_awvalid : out STD_LOGIC;
    M00_AXI_bready : out STD_LOGIC;
    M00_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_bvalid : in STD_LOGIC;
    M00_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_rready : out STD_LOGIC;
    M00_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_rvalid : in STD_LOGIC;
    M00_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_wready : in STD_LOGIC;
    M00_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_wvalid : out STD_LOGIC;
    M01_ACLK : in STD_LOGIC;
    M01_ARESETN : in STD_LOGIC;
    M01_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_arready : in STD_LOGIC;
    M01_AXI_arvalid : out STD_LOGIC;
    M01_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_awready : in STD_LOGIC;
    M01_AXI_awvalid : out STD_LOGIC;
    M01_AXI_bready : out STD_LOGIC;
    M01_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_bvalid : in STD_LOGIC;
    M01_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_rready : out STD_LOGIC;
    M01_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_rvalid : in STD_LOGIC;
    M01_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_wready : in STD_LOGIC;
    M01_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M01_AXI_wvalid : out STD_LOGIC;
    M02_ACLK : in STD_LOGIC;
    M02_ARESETN : in STD_LOGIC;
    M02_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_arready : in STD_LOGIC;
    M02_AXI_arvalid : out STD_LOGIC;
    M02_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_awready : in STD_LOGIC;
    M02_AXI_awvalid : out STD_LOGIC;
    M02_AXI_bready : out STD_LOGIC;
    M02_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_bvalid : in STD_LOGIC;
    M02_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_rready : out STD_LOGIC;
    M02_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_rvalid : in STD_LOGIC;
    M02_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_wready : in STD_LOGIC;
    M02_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M02_AXI_wvalid : out STD_LOGIC;
    M03_ACLK : in STD_LOGIC;
    M03_ARESETN : in STD_LOGIC;
    M03_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M03_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M03_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M03_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M03_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M04_ACLK : in STD_LOGIC;
    M04_ARESETN : in STD_LOGIC;
    M04_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M04_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M04_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M04_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M04_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M04_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M04_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M04_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M04_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M04_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M04_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M04_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M04_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M04_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M04_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M05_ACLK : in STD_LOGIC;
    M05_ARESETN : in STD_LOGIC;
    M05_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M05_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M05_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M05_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M05_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M05_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M05_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M05_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M05_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M05_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M06_ACLK : in STD_LOGIC;
    M06_ARESETN : in STD_LOGIC;
    M06_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M06_AXI_arready : in STD_LOGIC;
    M06_AXI_arvalid : out STD_LOGIC;
    M06_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M06_AXI_awready : in STD_LOGIC;
    M06_AXI_awvalid : out STD_LOGIC;
    M06_AXI_bready : out STD_LOGIC;
    M06_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M06_AXI_bvalid : in STD_LOGIC;
    M06_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M06_AXI_rready : out STD_LOGIC;
    M06_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M06_AXI_rvalid : in STD_LOGIC;
    M06_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M06_AXI_wready : in STD_LOGIC;
    M06_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M06_AXI_wvalid : out STD_LOGIC;
    M07_ACLK : in STD_LOGIC;
    M07_ARESETN : in STD_LOGIC;
    M07_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M07_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M07_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M07_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M07_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M07_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M07_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M07_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M07_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M07_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M07_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M07_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M07_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M07_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M07_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M07_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M07_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M07_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M07_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M08_ACLK : in STD_LOGIC;
    M08_ARESETN : in STD_LOGIC;
    M08_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M08_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M08_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M08_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M08_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M08_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M08_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M08_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M08_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M08_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M08_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M08_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M08_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M08_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M08_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M08_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M08_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M08_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M08_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M09_ACLK : in STD_LOGIC;
    M09_ARESETN : in STD_LOGIC;
    M09_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M09_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M09_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M09_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M09_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M09_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M09_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M09_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M09_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M09_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M09_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M09_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M09_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M09_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M09_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M09_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M09_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M09_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M09_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M10_ACLK : in STD_LOGIC;
    M10_ARESETN : in STD_LOGIC;
    M10_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M10_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M10_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M10_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M10_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M10_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M10_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M10_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M10_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M10_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M10_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M10_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M10_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M10_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M10_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M10_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M10_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M10_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M10_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M11_ACLK : in STD_LOGIC;
    M11_ARESETN : in STD_LOGIC;
    M11_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M11_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M11_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M11_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M11_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M11_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M11_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M11_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M11_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M11_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M11_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M11_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M11_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M11_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M11_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M11_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M11_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M12_ACLK : in STD_LOGIC;
    M12_ARESETN : in STD_LOGIC;
    M12_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M12_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M12_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M12_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M12_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M12_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M12_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M12_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M12_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M12_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M12_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M12_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M12_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M12_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M12_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M12_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M12_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M13_ACLK : in STD_LOGIC;
    M13_ARESETN : in STD_LOGIC;
    M13_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M13_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M13_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M13_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M13_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M13_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M13_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M13_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M13_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M13_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M13_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M13_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M13_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M13_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M13_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M13_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M13_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M13_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M13_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M14_ACLK : in STD_LOGIC;
    M14_ARESETN : in STD_LOGIC;
    M14_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M14_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M14_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M14_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M14_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M14_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M14_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M14_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M14_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M14_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M14_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M14_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M14_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M14_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M14_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M14_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M14_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M14_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M14_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M15_ACLK : in STD_LOGIC;
    M15_ARESETN : in STD_LOGIC;
    M15_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M15_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M15_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M15_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M15_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M15_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M15_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M15_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M15_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M15_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M15_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M15_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M15_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M15_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M15_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M15_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M15_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M15_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M15_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M16_ACLK : in STD_LOGIC;
    M16_ARESETN : in STD_LOGIC;
    M16_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M16_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M16_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M16_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M16_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M16_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M16_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M16_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M16_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M16_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M16_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M16_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M16_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M16_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M16_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M16_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M16_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M16_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M16_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M17_ACLK : in STD_LOGIC;
    M17_ARESETN : in STD_LOGIC;
    M17_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M17_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M17_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M17_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M17_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M17_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M17_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M17_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M17_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M17_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M17_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M17_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M17_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M17_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M17_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M17_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M17_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M17_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M17_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M18_ACLK : in STD_LOGIC;
    M18_ARESETN : in STD_LOGIC;
    M18_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M18_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M18_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M18_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M18_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M18_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M18_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M18_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M18_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M18_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M18_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M18_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M18_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M18_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M18_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M18_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M18_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M18_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M18_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M19_ACLK : in STD_LOGIC;
    M19_ARESETN : in STD_LOGIC;
    M19_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M19_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M19_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M19_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M19_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M19_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M19_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M19_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M19_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M19_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M19_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M19_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M19_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M19_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M19_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M19_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M19_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M19_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M19_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M20_ACLK : in STD_LOGIC;
    M20_ARESETN : in STD_LOGIC;
    M20_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M20_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M20_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M20_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M20_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M20_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M20_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M20_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M20_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M20_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M20_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M20_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M20_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M20_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M20_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M20_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M20_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M20_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M20_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M21_ACLK : in STD_LOGIC;
    M21_ARESETN : in STD_LOGIC;
    M21_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M21_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M21_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M21_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M21_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M21_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M21_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M21_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M21_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M21_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M21_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M21_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M21_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M21_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M21_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M21_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M21_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M21_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M21_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M22_ACLK : in STD_LOGIC;
    M22_ARESETN : in STD_LOGIC;
    M22_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M22_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M22_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M22_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M22_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M22_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M22_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M22_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M22_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M22_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M22_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M22_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M22_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M22_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M22_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M22_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M22_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M22_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M22_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M23_ACLK : in STD_LOGIC;
    M23_ARESETN : in STD_LOGIC;
    M23_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M23_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M23_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M23_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M23_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M23_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M23_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M23_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M23_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M23_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M23_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M23_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M23_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M23_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M23_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M23_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M23_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M23_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M23_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M24_ACLK : in STD_LOGIC;
    M24_ARESETN : in STD_LOGIC;
    M24_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M24_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M24_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M24_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M24_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M24_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M24_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M24_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M24_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M24_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M24_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M24_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M24_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M24_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M24_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M24_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M24_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M24_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M24_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M25_ACLK : in STD_LOGIC;
    M25_ARESETN : in STD_LOGIC;
    M25_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M25_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M25_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M25_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M25_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M25_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M25_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M25_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M25_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M25_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M25_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M25_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M25_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M25_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M25_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M25_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M25_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M25_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M25_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M26_ACLK : in STD_LOGIC;
    M26_ARESETN : in STD_LOGIC;
    M26_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M26_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M26_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M26_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M26_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M26_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M26_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M26_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M26_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M26_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M26_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M26_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M26_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M26_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M26_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M26_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M26_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M26_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M26_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M27_ACLK : in STD_LOGIC;
    M27_ARESETN : in STD_LOGIC;
    M27_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M27_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M27_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M27_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M27_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M27_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M27_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M27_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M27_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M27_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M27_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M27_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M27_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M27_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M27_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M27_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M27_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M27_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M27_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M28_ACLK : in STD_LOGIC;
    M28_ARESETN : in STD_LOGIC;
    M28_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M28_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M28_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M28_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M28_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M28_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M28_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M28_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M28_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M28_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M28_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M28_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M28_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M28_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M28_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M28_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M28_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M29_ACLK : in STD_LOGIC;
    M29_ARESETN : in STD_LOGIC;
    M29_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M29_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M29_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M29_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M29_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M29_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M29_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M29_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M29_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M29_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M29_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M29_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M29_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M29_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M29_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M29_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M29_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M30_ACLK : in STD_LOGIC;
    M30_ARESETN : in STD_LOGIC;
    M30_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M30_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M30_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M30_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M30_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M30_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M30_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M30_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M30_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M30_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M30_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M30_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M30_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M30_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M30_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M30_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M30_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M30_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M30_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M31_ACLK : in STD_LOGIC;
    M31_ARESETN : in STD_LOGIC;
    M31_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M31_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M31_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M31_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M31_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M31_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M31_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M31_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M31_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M31_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M31_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M31_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M31_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M31_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M31_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M31_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M31_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M31_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M31_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M32_ACLK : in STD_LOGIC;
    M32_ARESETN : in STD_LOGIC;
    M32_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M32_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M32_AXI_arready : in STD_LOGIC;
    M32_AXI_arvalid : out STD_LOGIC;
    M32_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M32_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M32_AXI_awready : in STD_LOGIC;
    M32_AXI_awvalid : out STD_LOGIC;
    M32_AXI_bready : out STD_LOGIC;
    M32_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M32_AXI_bvalid : in STD_LOGIC;
    M32_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M32_AXI_rready : out STD_LOGIC;
    M32_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M32_AXI_rvalid : in STD_LOGIC;
    M32_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M32_AXI_wready : in STD_LOGIC;
    M32_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M32_AXI_wvalid : out STD_LOGIC;
    M33_ACLK : in STD_LOGIC;
    M33_ARESETN : in STD_LOGIC;
    M33_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M33_AXI_arready : in STD_LOGIC;
    M33_AXI_arvalid : out STD_LOGIC;
    M33_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M33_AXI_awready : in STD_LOGIC;
    M33_AXI_awvalid : out STD_LOGIC;
    M33_AXI_bready : out STD_LOGIC;
    M33_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M33_AXI_bvalid : in STD_LOGIC;
    M33_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M33_AXI_rready : out STD_LOGIC;
    M33_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M33_AXI_rvalid : in STD_LOGIC;
    M33_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M33_AXI_wready : in STD_LOGIC;
    M33_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M33_AXI_wvalid : out STD_LOGIC;
    M34_ACLK : in STD_LOGIC;
    M34_ARESETN : in STD_LOGIC;
    M34_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M34_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M34_AXI_arready : in STD_LOGIC;
    M34_AXI_arvalid : out STD_LOGIC;
    M34_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M34_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M34_AXI_awready : in STD_LOGIC;
    M34_AXI_awvalid : out STD_LOGIC;
    M34_AXI_bready : out STD_LOGIC;
    M34_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M34_AXI_bvalid : in STD_LOGIC;
    M34_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M34_AXI_rready : out STD_LOGIC;
    M34_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M34_AXI_rvalid : in STD_LOGIC;
    M34_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M34_AXI_wready : in STD_LOGIC;
    M34_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M34_AXI_wvalid : out STD_LOGIC;
    M35_ACLK : in STD_LOGIC;
    M35_ARESETN : in STD_LOGIC;
    M35_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M35_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M35_AXI_arready : in STD_LOGIC;
    M35_AXI_arvalid : out STD_LOGIC;
    M35_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M35_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M35_AXI_awready : in STD_LOGIC;
    M35_AXI_awvalid : out STD_LOGIC;
    M35_AXI_bready : out STD_LOGIC;
    M35_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M35_AXI_bvalid : in STD_LOGIC;
    M35_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M35_AXI_rready : out STD_LOGIC;
    M35_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M35_AXI_rvalid : in STD_LOGIC;
    M35_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M35_AXI_wready : in STD_LOGIC;
    M35_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M35_AXI_wvalid : out STD_LOGIC;
    M36_ACLK : in STD_LOGIC;
    M36_ARESETN : in STD_LOGIC;
    M36_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M36_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M36_AXI_arready : in STD_LOGIC;
    M36_AXI_arvalid : out STD_LOGIC;
    M36_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M36_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M36_AXI_awready : in STD_LOGIC;
    M36_AXI_awvalid : out STD_LOGIC;
    M36_AXI_bready : out STD_LOGIC;
    M36_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M36_AXI_bvalid : in STD_LOGIC;
    M36_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M36_AXI_rready : out STD_LOGIC;
    M36_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M36_AXI_rvalid : in STD_LOGIC;
    M36_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M36_AXI_wready : in STD_LOGIC;
    M36_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M36_AXI_wvalid : out STD_LOGIC;
    M37_ACLK : in STD_LOGIC;
    M37_ARESETN : in STD_LOGIC;
    M37_AXI_araddr : out STD_LOGIC;
    M37_AXI_arprot : out STD_LOGIC;
    M37_AXI_arready : in STD_LOGIC;
    M37_AXI_arvalid : out STD_LOGIC;
    M37_AXI_awaddr : out STD_LOGIC;
    M37_AXI_awprot : out STD_LOGIC;
    M37_AXI_awready : in STD_LOGIC;
    M37_AXI_awvalid : out STD_LOGIC;
    M37_AXI_bready : out STD_LOGIC;
    M37_AXI_bresp : in STD_LOGIC;
    M37_AXI_bvalid : in STD_LOGIC;
    M37_AXI_rdata : in STD_LOGIC;
    M37_AXI_rready : out STD_LOGIC;
    M37_AXI_rresp : in STD_LOGIC;
    M37_AXI_rvalid : in STD_LOGIC;
    M37_AXI_wdata : out STD_LOGIC;
    M37_AXI_wready : in STD_LOGIC;
    M37_AXI_wstrb : out STD_LOGIC;
    M37_AXI_wvalid : out STD_LOGIC;
    M38_ACLK : in STD_LOGIC;
    M38_ARESETN : in STD_LOGIC;
    M38_AXI_araddr : out STD_LOGIC;
    M38_AXI_arprot : out STD_LOGIC;
    M38_AXI_arready : in STD_LOGIC;
    M38_AXI_arvalid : out STD_LOGIC;
    M38_AXI_awaddr : out STD_LOGIC;
    M38_AXI_awprot : out STD_LOGIC;
    M38_AXI_awready : in STD_LOGIC;
    M38_AXI_awvalid : out STD_LOGIC;
    M38_AXI_bready : out STD_LOGIC;
    M38_AXI_bresp : in STD_LOGIC;
    M38_AXI_bvalid : in STD_LOGIC;
    M38_AXI_rdata : in STD_LOGIC;
    M38_AXI_rready : out STD_LOGIC;
    M38_AXI_rresp : in STD_LOGIC;
    M38_AXI_rvalid : in STD_LOGIC;
    M38_AXI_wdata : out STD_LOGIC;
    M38_AXI_wready : in STD_LOGIC;
    M38_AXI_wstrb : out STD_LOGIC;
    M38_AXI_wvalid : out STD_LOGIC;
    S00_ACLK : in STD_LOGIC;
    S00_ARESETN : in STD_LOGIC;
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_arid : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S00_AXI_arlen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_awid : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S00_AXI_awlen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bid : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rid : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S00_AXI_rlast : out STD_LOGIC;
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wid : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S00_AXI_wlast : in STD_LOGIC;
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC
  );
end design_1_axi_interconnect_0_0;

architecture STRUCTURE of design_1_axi_interconnect_0_0 is
  component design_1_xbar_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 159 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 159 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 19 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 9 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 159 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 159 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 9 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  end component design_1_xbar_0;
  component design_1_tier2_xbar_0_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component design_1_tier2_xbar_0_0;
  component design_1_tier2_xbar_1_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component design_1_tier2_xbar_1_0;
  component design_1_tier2_xbar_2_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component design_1_tier2_xbar_2_0;
  component design_1_tier2_xbar_3_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component design_1_tier2_xbar_3_0;
  component design_1_tier2_xbar_4_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 223 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 20 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 223 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 27 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 13 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 223 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 20 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 223 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 13 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  end component design_1_tier2_xbar_4_0;
  signal M00_ACLK_1 : STD_LOGIC;
  signal M00_ARESETN_1 : STD_LOGIC;
  signal M01_ACLK_1 : STD_LOGIC;
  signal M01_ARESETN_1 : STD_LOGIC;
  signal M02_ACLK_1 : STD_LOGIC;
  signal M02_ARESETN_1 : STD_LOGIC;
  signal M03_ACLK_1 : STD_LOGIC;
  signal M03_ARESETN_1 : STD_LOGIC;
  signal M04_ACLK_1 : STD_LOGIC;
  signal M04_ARESETN_1 : STD_LOGIC;
  signal M05_ACLK_1 : STD_LOGIC;
  signal M05_ARESETN_1 : STD_LOGIC;
  signal M06_ACLK_1 : STD_LOGIC;
  signal M06_ARESETN_1 : STD_LOGIC;
  signal M07_ACLK_1 : STD_LOGIC;
  signal M07_ARESETN_1 : STD_LOGIC;
  signal M08_ACLK_1 : STD_LOGIC;
  signal M08_ARESETN_1 : STD_LOGIC;
  signal M09_ACLK_1 : STD_LOGIC;
  signal M09_ARESETN_1 : STD_LOGIC;
  signal M10_ACLK_1 : STD_LOGIC;
  signal M10_ARESETN_1 : STD_LOGIC;
  signal M11_ACLK_1 : STD_LOGIC;
  signal M11_ARESETN_1 : STD_LOGIC;
  signal M12_ACLK_1 : STD_LOGIC;
  signal M12_ARESETN_1 : STD_LOGIC;
  signal M13_ACLK_1 : STD_LOGIC;
  signal M13_ARESETN_1 : STD_LOGIC;
  signal M14_ACLK_1 : STD_LOGIC;
  signal M14_ARESETN_1 : STD_LOGIC;
  signal M15_ACLK_1 : STD_LOGIC;
  signal M15_ARESETN_1 : STD_LOGIC;
  signal M16_ACLK_1 : STD_LOGIC;
  signal M16_ARESETN_1 : STD_LOGIC;
  signal M17_ACLK_1 : STD_LOGIC;
  signal M17_ARESETN_1 : STD_LOGIC;
  signal M18_ACLK_1 : STD_LOGIC;
  signal M18_ARESETN_1 : STD_LOGIC;
  signal M19_ACLK_1 : STD_LOGIC;
  signal M19_ARESETN_1 : STD_LOGIC;
  signal M20_ACLK_1 : STD_LOGIC;
  signal M20_ARESETN_1 : STD_LOGIC;
  signal M21_ACLK_1 : STD_LOGIC;
  signal M21_ARESETN_1 : STD_LOGIC;
  signal M22_ACLK_1 : STD_LOGIC;
  signal M22_ARESETN_1 : STD_LOGIC;
  signal M23_ACLK_1 : STD_LOGIC;
  signal M23_ARESETN_1 : STD_LOGIC;
  signal M24_ACLK_1 : STD_LOGIC;
  signal M24_ARESETN_1 : STD_LOGIC;
  signal M25_ACLK_1 : STD_LOGIC;
  signal M25_ARESETN_1 : STD_LOGIC;
  signal M26_ACLK_1 : STD_LOGIC;
  signal M26_ARESETN_1 : STD_LOGIC;
  signal M27_ACLK_1 : STD_LOGIC;
  signal M27_ARESETN_1 : STD_LOGIC;
  signal M28_ACLK_1 : STD_LOGIC;
  signal M28_ARESETN_1 : STD_LOGIC;
  signal M29_ACLK_1 : STD_LOGIC;
  signal M29_ARESETN_1 : STD_LOGIC;
  signal M30_ACLK_1 : STD_LOGIC;
  signal M30_ARESETN_1 : STD_LOGIC;
  signal M31_ACLK_1 : STD_LOGIC;
  signal M31_ARESETN_1 : STD_LOGIC;
  signal M32_ACLK_1 : STD_LOGIC;
  signal M32_ARESETN_1 : STD_LOGIC;
  signal M33_ACLK_1 : STD_LOGIC;
  signal M33_ARESETN_1 : STD_LOGIC;
  signal M34_ACLK_1 : STD_LOGIC;
  signal M34_ARESETN_1 : STD_LOGIC;
  signal M35_ACLK_1 : STD_LOGIC;
  signal M35_ARESETN_1 : STD_LOGIC;
  signal M36_ACLK_1 : STD_LOGIC;
  signal M36_ARESETN_1 : STD_LOGIC;
  signal M37_ACLK_1 : STD_LOGIC;
  signal M37_ARESETN_1 : STD_LOGIC;
  signal M38_ACLK_1 : STD_LOGIC;
  signal M38_ARESETN_1 : STD_LOGIC;
  signal S00_ACLK_1 : STD_LOGIC;
  signal S00_ARESETN_1 : STD_LOGIC;
  signal axi_interconnect_0_ACLK_net : STD_LOGIC;
  signal axi_interconnect_0_ARESETN_net : STD_LOGIC;
  signal axi_interconnect_0_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_ARID : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_ARLEN : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_ARLOCK : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_to_s00_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_ARVALID : STD_LOGIC;
  signal axi_interconnect_0_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_AWID : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_AWLEN : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_AWLOCK : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_to_s00_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_AWVALID : STD_LOGIC;
  signal axi_interconnect_0_to_s00_couplers_BID : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_BREADY : STD_LOGIC;
  signal axi_interconnect_0_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_BVALID : STD_LOGIC;
  signal axi_interconnect_0_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_RID : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_RLAST : STD_LOGIC;
  signal axi_interconnect_0_to_s00_couplers_RREADY : STD_LOGIC;
  signal axi_interconnect_0_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_RVALID : STD_LOGIC;
  signal axi_interconnect_0_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_WID : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_WLAST : STD_LOGIC;
  signal axi_interconnect_0_to_s00_couplers_WREADY : STD_LOGIC;
  signal axi_interconnect_0_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_to_s00_couplers_WVALID : STD_LOGIC;
  signal i00_couplers_to_tier2_xbar_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_tier2_xbar_3_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i03_couplers_to_tier2_xbar_3_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i03_couplers_to_tier2_xbar_3_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_tier2_xbar_3_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_tier2_xbar_3_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i03_couplers_to_tier2_xbar_3_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i03_couplers_to_tier2_xbar_3_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_tier2_xbar_3_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_tier2_xbar_3_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_tier2_xbar_3_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i03_couplers_to_tier2_xbar_3_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_tier2_xbar_3_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i03_couplers_to_tier2_xbar_3_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_tier2_xbar_3_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i03_couplers_to_tier2_xbar_3_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_tier2_xbar_3_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i03_couplers_to_tier2_xbar_3_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_tier2_xbar_3_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i03_couplers_to_tier2_xbar_3_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i04_couplers_to_tier2_xbar_4_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i04_couplers_to_tier2_xbar_4_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i04_couplers_to_tier2_xbar_4_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i04_couplers_to_tier2_xbar_4_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i04_couplers_to_tier2_xbar_4_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i04_couplers_to_tier2_xbar_4_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i04_couplers_to_tier2_xbar_4_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i04_couplers_to_tier2_xbar_4_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i04_couplers_to_tier2_xbar_4_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i04_couplers_to_tier2_xbar_4_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i04_couplers_to_tier2_xbar_4_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i04_couplers_to_tier2_xbar_4_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i04_couplers_to_tier2_xbar_4_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i04_couplers_to_tier2_xbar_4_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i04_couplers_to_tier2_xbar_4_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i04_couplers_to_tier2_xbar_4_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i04_couplers_to_tier2_xbar_4_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i04_couplers_to_tier2_xbar_4_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i04_couplers_to_tier2_xbar_4_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC;
  signal m00_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC;
  signal m00_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC;
  signal m00_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC;
  signal m00_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC;
  signal m00_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC;
  signal m00_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC;
  signal m00_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC;
  signal m00_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC;
  signal m00_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC;
  signal m01_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC;
  signal m01_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC;
  signal m01_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC;
  signal m01_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC;
  signal m01_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC;
  signal m01_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC;
  signal m01_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC;
  signal m01_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC;
  signal m01_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC;
  signal m01_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC;
  signal m02_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC;
  signal m02_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC;
  signal m02_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC;
  signal m02_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC;
  signal m02_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC;
  signal m02_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC;
  signal m02_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC;
  signal m02_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC;
  signal m02_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC;
  signal m02_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC;
  signal m03_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_axi_interconnect_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_axi_interconnect_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_axi_interconnect_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_axi_interconnect_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_axi_interconnect_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_axi_interconnect_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_axi_interconnect_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m07_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_axi_interconnect_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m07_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m07_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_axi_interconnect_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m08_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_axi_interconnect_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m08_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m08_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m08_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m08_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_axi_interconnect_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m09_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_axi_interconnect_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m09_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m09_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_axi_interconnect_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m10_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_axi_interconnect_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m10_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m10_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m10_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m10_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m11_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m11_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m11_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m12_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m12_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m12_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m12_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m12_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m12_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m12_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_axi_interconnect_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m13_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_axi_interconnect_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m13_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m13_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m13_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m13_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_axi_interconnect_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m14_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_axi_interconnect_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m14_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m15_couplers_to_axi_interconnect_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m15_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m15_couplers_to_axi_interconnect_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m15_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m15_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m15_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m15_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m15_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m15_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m16_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m16_couplers_to_axi_interconnect_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m16_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m16_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m16_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m16_couplers_to_axi_interconnect_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m16_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m16_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m16_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m16_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m16_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m16_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m16_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m16_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m16_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m16_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m16_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m16_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m16_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m17_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m17_couplers_to_axi_interconnect_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m17_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m17_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m17_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m17_couplers_to_axi_interconnect_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m17_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m17_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m17_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m17_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m17_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m17_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m17_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m17_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m17_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m17_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m17_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m17_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m17_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m18_couplers_to_axi_interconnect_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m18_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m18_couplers_to_axi_interconnect_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m18_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m18_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m18_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m18_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m18_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m18_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m19_couplers_to_axi_interconnect_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m19_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m19_couplers_to_axi_interconnect_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m19_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m19_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m19_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m19_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m19_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m19_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m20_couplers_to_axi_interconnect_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m20_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m20_couplers_to_axi_interconnect_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m20_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m20_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m20_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m20_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m20_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m20_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m21_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m21_couplers_to_axi_interconnect_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m21_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m21_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m21_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m21_couplers_to_axi_interconnect_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m21_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m21_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m21_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m21_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m21_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m21_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m21_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m21_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m21_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m21_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m21_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m21_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m21_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m22_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m22_couplers_to_axi_interconnect_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m22_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m22_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m22_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m22_couplers_to_axi_interconnect_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m22_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m22_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m22_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m22_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m22_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m22_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m22_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m22_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m22_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m22_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m22_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m22_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m22_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m23_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m23_couplers_to_axi_interconnect_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m23_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m23_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m23_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m23_couplers_to_axi_interconnect_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m23_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m23_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m23_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m23_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m23_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m23_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m23_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m23_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m23_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m23_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m23_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m23_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m23_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m24_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m24_couplers_to_axi_interconnect_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m24_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m24_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m24_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m24_couplers_to_axi_interconnect_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m24_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m24_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m24_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m24_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m24_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m24_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m24_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m24_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m24_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m24_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m24_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m24_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m24_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m25_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m25_couplers_to_axi_interconnect_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m25_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m25_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m25_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m25_couplers_to_axi_interconnect_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m25_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m25_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m25_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m25_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m25_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m25_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m25_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m25_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m25_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m25_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m25_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m25_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m25_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m26_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m26_couplers_to_axi_interconnect_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m26_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m26_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m26_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m26_couplers_to_axi_interconnect_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m26_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m26_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m26_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m26_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m26_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m26_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m26_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m26_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m26_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m26_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m26_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m26_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m26_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m27_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m27_couplers_to_axi_interconnect_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m27_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m27_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m27_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m27_couplers_to_axi_interconnect_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m27_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m27_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m27_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m27_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m27_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m27_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m27_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m27_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m27_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m27_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m27_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m27_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m27_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m28_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m28_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m28_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m28_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m28_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m28_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m28_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m28_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m28_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m28_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m28_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m28_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m28_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m28_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m28_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m28_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m28_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m29_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m29_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m29_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m29_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m29_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m29_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m29_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m29_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m29_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m29_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m29_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m29_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m29_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m29_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m29_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m29_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m29_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m30_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m30_couplers_to_axi_interconnect_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m30_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m30_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m30_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m30_couplers_to_axi_interconnect_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m30_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m30_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m30_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m30_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m30_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m30_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m30_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m30_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m30_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m30_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m30_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m30_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m30_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m31_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m31_couplers_to_axi_interconnect_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m31_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m31_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m31_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m31_couplers_to_axi_interconnect_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m31_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m31_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m31_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m31_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m31_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m31_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m31_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m31_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m31_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m31_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m31_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m31_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m31_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m32_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m32_couplers_to_axi_interconnect_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m32_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC;
  signal m32_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC;
  signal m32_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m32_couplers_to_axi_interconnect_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m32_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC;
  signal m32_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC;
  signal m32_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC;
  signal m32_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m32_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC;
  signal m32_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m32_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC;
  signal m32_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m32_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC;
  signal m32_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m32_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC;
  signal m32_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m32_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC;
  signal m33_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m33_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC;
  signal m33_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC;
  signal m33_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m33_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC;
  signal m33_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC;
  signal m33_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC;
  signal m33_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m33_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC;
  signal m33_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m33_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC;
  signal m33_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m33_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC;
  signal m33_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m33_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC;
  signal m33_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m33_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC;
  signal m34_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m34_couplers_to_axi_interconnect_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m34_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC;
  signal m34_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC;
  signal m34_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m34_couplers_to_axi_interconnect_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m34_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC;
  signal m34_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC;
  signal m34_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC;
  signal m34_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m34_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC;
  signal m34_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m34_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC;
  signal m34_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m34_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC;
  signal m34_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m34_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC;
  signal m34_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m34_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC;
  signal m35_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m35_couplers_to_axi_interconnect_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m35_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC;
  signal m35_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC;
  signal m35_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m35_couplers_to_axi_interconnect_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m35_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC;
  signal m35_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC;
  signal m35_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC;
  signal m35_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m35_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC;
  signal m35_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m35_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC;
  signal m35_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m35_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC;
  signal m35_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m35_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC;
  signal m35_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m35_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC;
  signal m36_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m36_couplers_to_axi_interconnect_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m36_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC;
  signal m36_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC;
  signal m36_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m36_couplers_to_axi_interconnect_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m36_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC;
  signal m36_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC;
  signal m36_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC;
  signal m36_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m36_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC;
  signal m36_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m36_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC;
  signal m36_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m36_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC;
  signal m36_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m36_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC;
  signal m36_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m36_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC;
  signal m37_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC;
  signal m37_couplers_to_axi_interconnect_0_ARPROT : STD_LOGIC;
  signal m37_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC;
  signal m37_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC;
  signal m37_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC;
  signal m37_couplers_to_axi_interconnect_0_AWPROT : STD_LOGIC;
  signal m37_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC;
  signal m37_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC;
  signal m37_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC;
  signal m37_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC;
  signal m37_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC;
  signal m37_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC;
  signal m37_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC;
  signal m37_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC;
  signal m37_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC;
  signal m37_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC;
  signal m37_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC;
  signal m37_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC;
  signal m37_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC;
  signal m38_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC;
  signal m38_couplers_to_axi_interconnect_0_ARPROT : STD_LOGIC;
  signal m38_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC;
  signal m38_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC;
  signal m38_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC;
  signal m38_couplers_to_axi_interconnect_0_AWPROT : STD_LOGIC;
  signal m38_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC;
  signal m38_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC;
  signal m38_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC;
  signal m38_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC;
  signal m38_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC;
  signal m38_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC;
  signal m38_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC;
  signal m38_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC;
  signal m38_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC;
  signal m38_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC;
  signal m38_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC;
  signal m38_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC;
  signal m38_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC;
  signal s00_couplers_to_xbar_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARVALID : STD_LOGIC;
  signal s00_couplers_to_xbar_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWVALID : STD_LOGIC;
  signal s00_couplers_to_xbar_BREADY : STD_LOGIC;
  signal s00_couplers_to_xbar_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_RREADY : STD_LOGIC;
  signal s00_couplers_to_xbar_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_WVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal tier2_xbar_0_to_m01_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m01_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_0_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal tier2_xbar_0_to_m01_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m01_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_0_to_m01_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_0_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m01_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m01_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_0_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m01_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal tier2_xbar_0_to_m01_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_0_to_m01_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_0_to_m02_couplers_ARADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal tier2_xbar_0_to_m02_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m02_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_0_to_m02_couplers_AWADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal tier2_xbar_0_to_m02_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m02_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_0_to_m02_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_0_to_m02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m02_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m02_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_0_to_m02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m02_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m02_couplers_WDATA : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal tier2_xbar_0_to_m02_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m02_couplers_WSTRB : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_0_to_m02_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_0_to_m03_couplers_ARADDR : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal tier2_xbar_0_to_m03_couplers_ARPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_0_to_m03_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m03_couplers_ARVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_0_to_m03_couplers_AWADDR : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal tier2_xbar_0_to_m03_couplers_AWPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_0_to_m03_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m03_couplers_AWVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_0_to_m03_couplers_BREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_0_to_m03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m03_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m03_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m03_couplers_RREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_0_to_m03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m03_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m03_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal tier2_xbar_0_to_m03_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m03_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_0_to_m03_couplers_WVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_0_to_m04_couplers_ARADDR : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal tier2_xbar_0_to_m04_couplers_ARPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_0_to_m04_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m04_couplers_ARVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_0_to_m04_couplers_AWADDR : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal tier2_xbar_0_to_m04_couplers_AWPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_0_to_m04_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m04_couplers_AWVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_0_to_m04_couplers_BREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_0_to_m04_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m04_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m04_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m04_couplers_RREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_0_to_m04_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m04_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m04_couplers_WDATA : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal tier2_xbar_0_to_m04_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m04_couplers_WSTRB : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_0_to_m04_couplers_WVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_0_to_m05_couplers_ARADDR : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal tier2_xbar_0_to_m05_couplers_ARPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_0_to_m05_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m05_couplers_ARVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_0_to_m05_couplers_AWADDR : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal tier2_xbar_0_to_m05_couplers_AWPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_0_to_m05_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m05_couplers_AWVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_0_to_m05_couplers_BREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_0_to_m05_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m05_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m05_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m05_couplers_RREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_0_to_m05_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m05_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m05_couplers_WDATA : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal tier2_xbar_0_to_m05_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m05_couplers_WSTRB : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal tier2_xbar_0_to_m05_couplers_WVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_0_to_m06_couplers_ARADDR : STD_LOGIC_VECTOR ( 223 downto 192 );
  signal tier2_xbar_0_to_m06_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m06_couplers_ARVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_0_to_m06_couplers_AWADDR : STD_LOGIC_VECTOR ( 223 downto 192 );
  signal tier2_xbar_0_to_m06_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m06_couplers_AWVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_0_to_m06_couplers_BREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_0_to_m06_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m06_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m06_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m06_couplers_RREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_0_to_m06_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m06_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m06_couplers_WDATA : STD_LOGIC_VECTOR ( 223 downto 192 );
  signal tier2_xbar_0_to_m06_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m06_couplers_WSTRB : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal tier2_xbar_0_to_m06_couplers_WVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_0_to_m07_couplers_ARADDR : STD_LOGIC_VECTOR ( 255 downto 224 );
  signal tier2_xbar_0_to_m07_couplers_ARPROT : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal tier2_xbar_0_to_m07_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m07_couplers_ARVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_0_to_m07_couplers_AWADDR : STD_LOGIC_VECTOR ( 255 downto 224 );
  signal tier2_xbar_0_to_m07_couplers_AWPROT : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal tier2_xbar_0_to_m07_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m07_couplers_AWVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_0_to_m07_couplers_BREADY : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_0_to_m07_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m07_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m07_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m07_couplers_RREADY : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_0_to_m07_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m07_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m07_couplers_WDATA : STD_LOGIC_VECTOR ( 255 downto 224 );
  signal tier2_xbar_0_to_m07_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m07_couplers_WSTRB : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal tier2_xbar_0_to_m07_couplers_WVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_1_to_m08_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m09_couplers_ARADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal tier2_xbar_1_to_m09_couplers_ARPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tier2_xbar_1_to_m09_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m09_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_1_to_m09_couplers_AWADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal tier2_xbar_1_to_m09_couplers_AWPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tier2_xbar_1_to_m09_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m09_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_1_to_m09_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_1_to_m09_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m09_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m09_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m09_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_1_to_m09_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m09_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m09_couplers_WDATA : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal tier2_xbar_1_to_m09_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m09_couplers_WSTRB : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_1_to_m09_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_1_to_m10_couplers_ARADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal tier2_xbar_1_to_m10_couplers_ARPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_1_to_m10_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m10_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_1_to_m10_couplers_AWADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal tier2_xbar_1_to_m10_couplers_AWPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_1_to_m10_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m10_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_1_to_m10_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_1_to_m10_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m10_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m10_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m10_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_1_to_m10_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m10_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m10_couplers_WDATA : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal tier2_xbar_1_to_m10_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m10_couplers_WSTRB : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_1_to_m10_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_1_to_m11_couplers_ARADDR : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal tier2_xbar_1_to_m11_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m11_couplers_ARVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_1_to_m11_couplers_AWADDR : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal tier2_xbar_1_to_m11_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m11_couplers_AWVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_1_to_m11_couplers_BREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_1_to_m11_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m11_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m11_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m11_couplers_RREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_1_to_m11_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m11_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m11_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal tier2_xbar_1_to_m11_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m11_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_1_to_m11_couplers_WVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_1_to_m12_couplers_ARADDR : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal tier2_xbar_1_to_m12_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m12_couplers_ARVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_1_to_m12_couplers_AWADDR : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal tier2_xbar_1_to_m12_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m12_couplers_AWVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_1_to_m12_couplers_BREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_1_to_m12_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m12_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m12_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m12_couplers_RREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_1_to_m12_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m12_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m12_couplers_WDATA : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal tier2_xbar_1_to_m12_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m12_couplers_WSTRB : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_1_to_m12_couplers_WVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_1_to_m13_couplers_ARADDR : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal tier2_xbar_1_to_m13_couplers_ARPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_1_to_m13_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m13_couplers_ARVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_1_to_m13_couplers_AWADDR : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal tier2_xbar_1_to_m13_couplers_AWPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_1_to_m13_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m13_couplers_AWVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_1_to_m13_couplers_BREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_1_to_m13_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m13_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m13_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m13_couplers_RREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_1_to_m13_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m13_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m13_couplers_WDATA : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal tier2_xbar_1_to_m13_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m13_couplers_WSTRB : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal tier2_xbar_1_to_m13_couplers_WVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_1_to_m14_couplers_ARADDR : STD_LOGIC_VECTOR ( 223 downto 192 );
  signal tier2_xbar_1_to_m14_couplers_ARPROT : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal tier2_xbar_1_to_m14_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m14_couplers_ARVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_1_to_m14_couplers_AWADDR : STD_LOGIC_VECTOR ( 223 downto 192 );
  signal tier2_xbar_1_to_m14_couplers_AWPROT : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal tier2_xbar_1_to_m14_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m14_couplers_AWVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_1_to_m14_couplers_BREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_1_to_m14_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m14_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m14_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m14_couplers_RREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_1_to_m14_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m14_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m14_couplers_WDATA : STD_LOGIC_VECTOR ( 223 downto 192 );
  signal tier2_xbar_1_to_m14_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m14_couplers_WSTRB : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal tier2_xbar_1_to_m14_couplers_WVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_1_to_m15_couplers_ARADDR : STD_LOGIC_VECTOR ( 255 downto 224 );
  signal tier2_xbar_1_to_m15_couplers_ARPROT : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal tier2_xbar_1_to_m15_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m15_couplers_ARVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_1_to_m15_couplers_AWADDR : STD_LOGIC_VECTOR ( 255 downto 224 );
  signal tier2_xbar_1_to_m15_couplers_AWPROT : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal tier2_xbar_1_to_m15_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m15_couplers_AWVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_1_to_m15_couplers_BREADY : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_1_to_m15_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m15_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m15_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m15_couplers_RREADY : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_1_to_m15_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m15_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m15_couplers_WDATA : STD_LOGIC_VECTOR ( 255 downto 224 );
  signal tier2_xbar_1_to_m15_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m15_couplers_WSTRB : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal tier2_xbar_1_to_m15_couplers_WVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_2_to_m16_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m16_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m16_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m16_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m16_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m16_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m16_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m16_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m16_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m16_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m17_couplers_ARADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal tier2_xbar_2_to_m17_couplers_ARPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tier2_xbar_2_to_m17_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m17_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_2_to_m17_couplers_AWADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal tier2_xbar_2_to_m17_couplers_AWPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tier2_xbar_2_to_m17_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m17_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_2_to_m17_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_2_to_m17_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m17_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m17_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m17_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_2_to_m17_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m17_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m17_couplers_WDATA : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal tier2_xbar_2_to_m17_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m17_couplers_WSTRB : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_2_to_m17_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_2_to_m18_couplers_ARADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal tier2_xbar_2_to_m18_couplers_ARPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_2_to_m18_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m18_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_2_to_m18_couplers_AWADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal tier2_xbar_2_to_m18_couplers_AWPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_2_to_m18_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m18_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_2_to_m18_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_2_to_m18_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m18_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m18_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m18_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_2_to_m18_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m18_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m18_couplers_WDATA : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal tier2_xbar_2_to_m18_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m18_couplers_WSTRB : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_2_to_m18_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_2_to_m19_couplers_ARADDR : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal tier2_xbar_2_to_m19_couplers_ARPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_2_to_m19_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m19_couplers_ARVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_2_to_m19_couplers_AWADDR : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal tier2_xbar_2_to_m19_couplers_AWPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_2_to_m19_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m19_couplers_AWVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_2_to_m19_couplers_BREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_2_to_m19_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m19_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m19_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m19_couplers_RREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_2_to_m19_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m19_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m19_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal tier2_xbar_2_to_m19_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m19_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_2_to_m19_couplers_WVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_2_to_m20_couplers_ARADDR : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal tier2_xbar_2_to_m20_couplers_ARPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_2_to_m20_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m20_couplers_ARVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_2_to_m20_couplers_AWADDR : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal tier2_xbar_2_to_m20_couplers_AWPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_2_to_m20_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m20_couplers_AWVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_2_to_m20_couplers_BREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_2_to_m20_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m20_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m20_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m20_couplers_RREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_2_to_m20_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m20_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m20_couplers_WDATA : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal tier2_xbar_2_to_m20_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m20_couplers_WSTRB : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_2_to_m20_couplers_WVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_2_to_m21_couplers_ARADDR : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal tier2_xbar_2_to_m21_couplers_ARPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_2_to_m21_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m21_couplers_ARVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_2_to_m21_couplers_AWADDR : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal tier2_xbar_2_to_m21_couplers_AWPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_2_to_m21_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m21_couplers_AWVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_2_to_m21_couplers_BREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_2_to_m21_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m21_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m21_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m21_couplers_RREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_2_to_m21_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m21_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m21_couplers_WDATA : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal tier2_xbar_2_to_m21_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m21_couplers_WSTRB : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal tier2_xbar_2_to_m21_couplers_WVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_2_to_m22_couplers_ARADDR : STD_LOGIC_VECTOR ( 223 downto 192 );
  signal tier2_xbar_2_to_m22_couplers_ARPROT : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal tier2_xbar_2_to_m22_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m22_couplers_ARVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_2_to_m22_couplers_AWADDR : STD_LOGIC_VECTOR ( 223 downto 192 );
  signal tier2_xbar_2_to_m22_couplers_AWPROT : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal tier2_xbar_2_to_m22_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m22_couplers_AWVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_2_to_m22_couplers_BREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_2_to_m22_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m22_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m22_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m22_couplers_RREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_2_to_m22_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m22_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m22_couplers_WDATA : STD_LOGIC_VECTOR ( 223 downto 192 );
  signal tier2_xbar_2_to_m22_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m22_couplers_WSTRB : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal tier2_xbar_2_to_m22_couplers_WVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_2_to_m23_couplers_ARADDR : STD_LOGIC_VECTOR ( 255 downto 224 );
  signal tier2_xbar_2_to_m23_couplers_ARPROT : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal tier2_xbar_2_to_m23_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m23_couplers_ARVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_2_to_m23_couplers_AWADDR : STD_LOGIC_VECTOR ( 255 downto 224 );
  signal tier2_xbar_2_to_m23_couplers_AWPROT : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal tier2_xbar_2_to_m23_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m23_couplers_AWVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_2_to_m23_couplers_BREADY : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_2_to_m23_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m23_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m23_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m23_couplers_RREADY : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_2_to_m23_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m23_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m23_couplers_WDATA : STD_LOGIC_VECTOR ( 255 downto 224 );
  signal tier2_xbar_2_to_m23_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m23_couplers_WSTRB : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal tier2_xbar_2_to_m23_couplers_WVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_3_to_m24_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_3_to_m24_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_3_to_m24_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m24_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m24_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_3_to_m24_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_3_to_m24_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m24_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m24_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m24_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_3_to_m24_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m24_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_3_to_m24_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m24_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_3_to_m24_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m24_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_3_to_m24_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m24_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_3_to_m24_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m25_couplers_ARADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal tier2_xbar_3_to_m25_couplers_ARPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tier2_xbar_3_to_m25_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m25_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_3_to_m25_couplers_AWADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal tier2_xbar_3_to_m25_couplers_AWPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tier2_xbar_3_to_m25_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m25_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_3_to_m25_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_3_to_m25_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_3_to_m25_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m25_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_3_to_m25_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_3_to_m25_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_3_to_m25_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m25_couplers_WDATA : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal tier2_xbar_3_to_m25_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m25_couplers_WSTRB : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_3_to_m25_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_3_to_m26_couplers_ARADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal tier2_xbar_3_to_m26_couplers_ARPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_3_to_m26_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m26_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_3_to_m26_couplers_AWADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal tier2_xbar_3_to_m26_couplers_AWPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_3_to_m26_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m26_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_3_to_m26_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_3_to_m26_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_3_to_m26_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m26_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_3_to_m26_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_3_to_m26_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_3_to_m26_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m26_couplers_WDATA : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal tier2_xbar_3_to_m26_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m26_couplers_WSTRB : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_3_to_m26_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_3_to_m27_couplers_ARADDR : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal tier2_xbar_3_to_m27_couplers_ARPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_3_to_m27_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m27_couplers_ARVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_3_to_m27_couplers_AWADDR : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal tier2_xbar_3_to_m27_couplers_AWPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_3_to_m27_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m27_couplers_AWVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_3_to_m27_couplers_BREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_3_to_m27_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_3_to_m27_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m27_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_3_to_m27_couplers_RREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_3_to_m27_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_3_to_m27_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m27_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal tier2_xbar_3_to_m27_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m27_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_3_to_m27_couplers_WVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_3_to_m28_couplers_ARADDR : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal tier2_xbar_3_to_m28_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m28_couplers_ARVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_3_to_m28_couplers_AWADDR : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal tier2_xbar_3_to_m28_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m28_couplers_AWVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_3_to_m28_couplers_BREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_3_to_m28_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_3_to_m28_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m28_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_3_to_m28_couplers_RREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_3_to_m28_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_3_to_m28_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m28_couplers_WDATA : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal tier2_xbar_3_to_m28_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m28_couplers_WSTRB : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_3_to_m28_couplers_WVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_3_to_m29_couplers_ARADDR : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal tier2_xbar_3_to_m29_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m29_couplers_ARVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_3_to_m29_couplers_AWADDR : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal tier2_xbar_3_to_m29_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m29_couplers_AWVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_3_to_m29_couplers_BREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_3_to_m29_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_3_to_m29_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m29_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_3_to_m29_couplers_RREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_3_to_m29_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_3_to_m29_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m29_couplers_WDATA : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal tier2_xbar_3_to_m29_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m29_couplers_WSTRB : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal tier2_xbar_3_to_m29_couplers_WVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_3_to_m30_couplers_ARADDR : STD_LOGIC_VECTOR ( 223 downto 192 );
  signal tier2_xbar_3_to_m30_couplers_ARPROT : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal tier2_xbar_3_to_m30_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m30_couplers_ARVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_3_to_m30_couplers_AWADDR : STD_LOGIC_VECTOR ( 223 downto 192 );
  signal tier2_xbar_3_to_m30_couplers_AWPROT : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal tier2_xbar_3_to_m30_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m30_couplers_AWVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_3_to_m30_couplers_BREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_3_to_m30_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_3_to_m30_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m30_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_3_to_m30_couplers_RREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_3_to_m30_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_3_to_m30_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m30_couplers_WDATA : STD_LOGIC_VECTOR ( 223 downto 192 );
  signal tier2_xbar_3_to_m30_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m30_couplers_WSTRB : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal tier2_xbar_3_to_m30_couplers_WVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_3_to_m31_couplers_ARADDR : STD_LOGIC_VECTOR ( 255 downto 224 );
  signal tier2_xbar_3_to_m31_couplers_ARPROT : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal tier2_xbar_3_to_m31_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m31_couplers_ARVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_3_to_m31_couplers_AWADDR : STD_LOGIC_VECTOR ( 255 downto 224 );
  signal tier2_xbar_3_to_m31_couplers_AWPROT : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal tier2_xbar_3_to_m31_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m31_couplers_AWVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_3_to_m31_couplers_BREADY : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_3_to_m31_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_3_to_m31_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m31_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_3_to_m31_couplers_RREADY : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_3_to_m31_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_3_to_m31_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m31_couplers_WDATA : STD_LOGIC_VECTOR ( 255 downto 224 );
  signal tier2_xbar_3_to_m31_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m31_couplers_WSTRB : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal tier2_xbar_3_to_m31_couplers_WVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_4_to_m32_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_4_to_m32_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_4_to_m32_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_4_to_m32_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_4_to_m32_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_4_to_m32_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_4_to_m32_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_4_to_m32_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_4_to_m32_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_4_to_m32_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_4_to_m32_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_4_to_m32_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_4_to_m32_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_4_to_m32_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_4_to_m32_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_4_to_m32_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_4_to_m32_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_4_to_m32_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_4_to_m32_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_4_to_m33_couplers_ARADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal tier2_xbar_4_to_m33_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_4_to_m33_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_4_to_m33_couplers_AWADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal tier2_xbar_4_to_m33_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_4_to_m33_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_4_to_m33_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_4_to_m33_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_4_to_m33_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_4_to_m33_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_4_to_m33_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_4_to_m33_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_4_to_m33_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_4_to_m33_couplers_WDATA : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal tier2_xbar_4_to_m33_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_4_to_m33_couplers_WSTRB : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_4_to_m33_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_4_to_m34_couplers_ARADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal tier2_xbar_4_to_m34_couplers_ARPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_4_to_m34_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_4_to_m34_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_4_to_m34_couplers_AWADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal tier2_xbar_4_to_m34_couplers_AWPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_4_to_m34_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_4_to_m34_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_4_to_m34_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_4_to_m34_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_4_to_m34_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_4_to_m34_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_4_to_m34_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_4_to_m34_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_4_to_m34_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_4_to_m34_couplers_WDATA : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal tier2_xbar_4_to_m34_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_4_to_m34_couplers_WSTRB : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_4_to_m34_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_4_to_m35_couplers_ARADDR : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal tier2_xbar_4_to_m35_couplers_ARPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_4_to_m35_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_4_to_m35_couplers_ARVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_4_to_m35_couplers_AWADDR : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal tier2_xbar_4_to_m35_couplers_AWPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_4_to_m35_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_4_to_m35_couplers_AWVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_4_to_m35_couplers_BREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_4_to_m35_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_4_to_m35_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_4_to_m35_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_4_to_m35_couplers_RREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_4_to_m35_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_4_to_m35_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_4_to_m35_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal tier2_xbar_4_to_m35_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_4_to_m35_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_4_to_m35_couplers_WVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_4_to_m36_couplers_ARADDR : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal tier2_xbar_4_to_m36_couplers_ARPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_4_to_m36_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_4_to_m36_couplers_ARVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_4_to_m36_couplers_AWADDR : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal tier2_xbar_4_to_m36_couplers_AWPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_4_to_m36_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_4_to_m36_couplers_AWVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_4_to_m36_couplers_BREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_4_to_m36_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_4_to_m36_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_4_to_m36_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_4_to_m36_couplers_RREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_4_to_m36_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_4_to_m36_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_4_to_m36_couplers_WDATA : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal tier2_xbar_4_to_m36_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_4_to_m36_couplers_WSTRB : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_4_to_m36_couplers_WVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_4_to_m37_couplers_ARADDR : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal tier2_xbar_4_to_m37_couplers_ARPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_4_to_m37_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_4_to_m37_couplers_ARVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_4_to_m37_couplers_AWADDR : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal tier2_xbar_4_to_m37_couplers_AWPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_4_to_m37_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_4_to_m37_couplers_AWVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_4_to_m37_couplers_BREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_4_to_m37_couplers_BRESP : STD_LOGIC;
  signal tier2_xbar_4_to_m37_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_4_to_m37_couplers_RDATA : STD_LOGIC;
  signal tier2_xbar_4_to_m37_couplers_RREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_4_to_m37_couplers_RRESP : STD_LOGIC;
  signal tier2_xbar_4_to_m37_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_4_to_m37_couplers_WDATA : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal tier2_xbar_4_to_m37_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_4_to_m37_couplers_WSTRB : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal tier2_xbar_4_to_m37_couplers_WVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_4_to_m38_couplers_ARADDR : STD_LOGIC_VECTOR ( 223 downto 192 );
  signal tier2_xbar_4_to_m38_couplers_ARPROT : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal tier2_xbar_4_to_m38_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_4_to_m38_couplers_ARVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_4_to_m38_couplers_AWADDR : STD_LOGIC_VECTOR ( 223 downto 192 );
  signal tier2_xbar_4_to_m38_couplers_AWPROT : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal tier2_xbar_4_to_m38_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_4_to_m38_couplers_AWVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_4_to_m38_couplers_BREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_4_to_m38_couplers_BRESP : STD_LOGIC;
  signal tier2_xbar_4_to_m38_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_4_to_m38_couplers_RDATA : STD_LOGIC;
  signal tier2_xbar_4_to_m38_couplers_RREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_4_to_m38_couplers_RRESP : STD_LOGIC;
  signal tier2_xbar_4_to_m38_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_4_to_m38_couplers_WDATA : STD_LOGIC_VECTOR ( 223 downto 192 );
  signal tier2_xbar_4_to_m38_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_4_to_m38_couplers_WSTRB : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal tier2_xbar_4_to_m38_couplers_WVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal xbar_to_i00_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_i00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_i00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_i00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_i00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_i00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_i00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_i00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i01_couplers_ARADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_i01_couplers_ARPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal xbar_to_i01_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i01_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_i01_couplers_AWADDR : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_i01_couplers_AWPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal xbar_to_i01_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i01_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_i01_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_i01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i01_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_i01_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_i01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i01_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i01_couplers_WDATA : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_i01_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i01_couplers_WSTRB : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_i01_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_i02_couplers_ARADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal xbar_to_i02_couplers_ARPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal xbar_to_i02_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i02_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_i02_couplers_AWADDR : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal xbar_to_i02_couplers_AWPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal xbar_to_i02_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i02_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_i02_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_i02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i02_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_i02_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_i02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i02_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i02_couplers_WDATA : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal xbar_to_i02_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i02_couplers_WSTRB : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_i02_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_i03_couplers_ARADDR : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal xbar_to_i03_couplers_ARPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal xbar_to_i03_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i03_couplers_ARVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_i03_couplers_AWADDR : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal xbar_to_i03_couplers_AWPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal xbar_to_i03_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i03_couplers_AWVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_i03_couplers_BREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_i03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i03_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i03_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_i03_couplers_RREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_i03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i03_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i03_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal xbar_to_i03_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i03_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_i03_couplers_WVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_i04_couplers_ARADDR : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal xbar_to_i04_couplers_ARPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal xbar_to_i04_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i04_couplers_ARVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_i04_couplers_AWADDR : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal xbar_to_i04_couplers_AWPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal xbar_to_i04_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i04_couplers_AWVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_i04_couplers_BREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_i04_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i04_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i04_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_i04_couplers_RREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_i04_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i04_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i04_couplers_WDATA : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal xbar_to_i04_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i04_couplers_WSTRB : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal xbar_to_i04_couplers_WVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal NLW_tier2_xbar_0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal NLW_tier2_xbar_0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal NLW_tier2_xbar_1_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 9 );
  signal NLW_tier2_xbar_1_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 9 );
  signal NLW_tier2_xbar_3_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 12 );
  signal NLW_tier2_xbar_3_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 12 );
  signal NLW_tier2_xbar_4_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal NLW_tier2_xbar_4_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 3 );
begin
  M00_ACLK_1 <= M00_ACLK;
  M00_ARESETN_1 <= M00_ARESETN;
  M00_AXI_araddr(31 downto 0) <= m00_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M00_AXI_arvalid <= m00_couplers_to_axi_interconnect_0_ARVALID;
  M00_AXI_awaddr(31 downto 0) <= m00_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M00_AXI_awvalid <= m00_couplers_to_axi_interconnect_0_AWVALID;
  M00_AXI_bready <= m00_couplers_to_axi_interconnect_0_BREADY;
  M00_AXI_rready <= m00_couplers_to_axi_interconnect_0_RREADY;
  M00_AXI_wdata(31 downto 0) <= m00_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M00_AXI_wstrb(3 downto 0) <= m00_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M00_AXI_wvalid <= m00_couplers_to_axi_interconnect_0_WVALID;
  M01_ACLK_1 <= M01_ACLK;
  M01_ARESETN_1 <= M01_ARESETN;
  M01_AXI_araddr(31 downto 0) <= m01_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M01_AXI_arvalid <= m01_couplers_to_axi_interconnect_0_ARVALID;
  M01_AXI_awaddr(31 downto 0) <= m01_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M01_AXI_awvalid <= m01_couplers_to_axi_interconnect_0_AWVALID;
  M01_AXI_bready <= m01_couplers_to_axi_interconnect_0_BREADY;
  M01_AXI_rready <= m01_couplers_to_axi_interconnect_0_RREADY;
  M01_AXI_wdata(31 downto 0) <= m01_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M01_AXI_wstrb(3 downto 0) <= m01_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M01_AXI_wvalid <= m01_couplers_to_axi_interconnect_0_WVALID;
  M02_ACLK_1 <= M02_ACLK;
  M02_ARESETN_1 <= M02_ARESETN;
  M02_AXI_araddr(31 downto 0) <= m02_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M02_AXI_arvalid <= m02_couplers_to_axi_interconnect_0_ARVALID;
  M02_AXI_awaddr(31 downto 0) <= m02_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M02_AXI_awvalid <= m02_couplers_to_axi_interconnect_0_AWVALID;
  M02_AXI_bready <= m02_couplers_to_axi_interconnect_0_BREADY;
  M02_AXI_rready <= m02_couplers_to_axi_interconnect_0_RREADY;
  M02_AXI_wdata(31 downto 0) <= m02_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M02_AXI_wstrb(3 downto 0) <= m02_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M02_AXI_wvalid <= m02_couplers_to_axi_interconnect_0_WVALID;
  M03_ACLK_1 <= M03_ACLK;
  M03_ARESETN_1 <= M03_ARESETN;
  M03_AXI_araddr(31 downto 0) <= m03_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M03_AXI_arprot(2 downto 0) <= m03_couplers_to_axi_interconnect_0_ARPROT(2 downto 0);
  M03_AXI_arvalid(0) <= m03_couplers_to_axi_interconnect_0_ARVALID(0);
  M03_AXI_awaddr(31 downto 0) <= m03_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M03_AXI_awprot(2 downto 0) <= m03_couplers_to_axi_interconnect_0_AWPROT(2 downto 0);
  M03_AXI_awvalid(0) <= m03_couplers_to_axi_interconnect_0_AWVALID(0);
  M03_AXI_bready(0) <= m03_couplers_to_axi_interconnect_0_BREADY(0);
  M03_AXI_rready(0) <= m03_couplers_to_axi_interconnect_0_RREADY(0);
  M03_AXI_wdata(31 downto 0) <= m03_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M03_AXI_wstrb(3 downto 0) <= m03_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M03_AXI_wvalid(0) <= m03_couplers_to_axi_interconnect_0_WVALID(0);
  M04_ACLK_1 <= M04_ACLK;
  M04_ARESETN_1 <= M04_ARESETN;
  M04_AXI_araddr(31 downto 0) <= m04_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M04_AXI_arprot(2 downto 0) <= m04_couplers_to_axi_interconnect_0_ARPROT(2 downto 0);
  M04_AXI_arvalid(0) <= m04_couplers_to_axi_interconnect_0_ARVALID(0);
  M04_AXI_awaddr(31 downto 0) <= m04_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M04_AXI_awprot(2 downto 0) <= m04_couplers_to_axi_interconnect_0_AWPROT(2 downto 0);
  M04_AXI_awvalid(0) <= m04_couplers_to_axi_interconnect_0_AWVALID(0);
  M04_AXI_bready(0) <= m04_couplers_to_axi_interconnect_0_BREADY(0);
  M04_AXI_rready(0) <= m04_couplers_to_axi_interconnect_0_RREADY(0);
  M04_AXI_wdata(31 downto 0) <= m04_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M04_AXI_wstrb(3 downto 0) <= m04_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M04_AXI_wvalid(0) <= m04_couplers_to_axi_interconnect_0_WVALID(0);
  M05_ACLK_1 <= M05_ACLK;
  M05_ARESETN_1 <= M05_ARESETN;
  M05_AXI_araddr(31 downto 0) <= m05_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M05_AXI_arprot(2 downto 0) <= m05_couplers_to_axi_interconnect_0_ARPROT(2 downto 0);
  M05_AXI_arvalid(0) <= m05_couplers_to_axi_interconnect_0_ARVALID(0);
  M05_AXI_awaddr(31 downto 0) <= m05_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M05_AXI_awprot(2 downto 0) <= m05_couplers_to_axi_interconnect_0_AWPROT(2 downto 0);
  M05_AXI_awvalid(0) <= m05_couplers_to_axi_interconnect_0_AWVALID(0);
  M05_AXI_bready(0) <= m05_couplers_to_axi_interconnect_0_BREADY(0);
  M05_AXI_rready(0) <= m05_couplers_to_axi_interconnect_0_RREADY(0);
  M05_AXI_wdata(31 downto 0) <= m05_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M05_AXI_wstrb(3 downto 0) <= m05_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M05_AXI_wvalid(0) <= m05_couplers_to_axi_interconnect_0_WVALID(0);
  M06_ACLK_1 <= M06_ACLK;
  M06_ARESETN_1 <= M06_ARESETN;
  M06_AXI_araddr(31 downto 0) <= m06_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M06_AXI_arvalid <= m06_couplers_to_axi_interconnect_0_ARVALID;
  M06_AXI_awaddr(31 downto 0) <= m06_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M06_AXI_awvalid <= m06_couplers_to_axi_interconnect_0_AWVALID;
  M06_AXI_bready <= m06_couplers_to_axi_interconnect_0_BREADY;
  M06_AXI_rready <= m06_couplers_to_axi_interconnect_0_RREADY;
  M06_AXI_wdata(31 downto 0) <= m06_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M06_AXI_wstrb(3 downto 0) <= m06_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M06_AXI_wvalid <= m06_couplers_to_axi_interconnect_0_WVALID;
  M07_ACLK_1 <= M07_ACLK;
  M07_ARESETN_1 <= M07_ARESETN;
  M07_AXI_araddr(31 downto 0) <= m07_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M07_AXI_arprot(2 downto 0) <= m07_couplers_to_axi_interconnect_0_ARPROT(2 downto 0);
  M07_AXI_arvalid(0) <= m07_couplers_to_axi_interconnect_0_ARVALID(0);
  M07_AXI_awaddr(31 downto 0) <= m07_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M07_AXI_awprot(2 downto 0) <= m07_couplers_to_axi_interconnect_0_AWPROT(2 downto 0);
  M07_AXI_awvalid(0) <= m07_couplers_to_axi_interconnect_0_AWVALID(0);
  M07_AXI_bready(0) <= m07_couplers_to_axi_interconnect_0_BREADY(0);
  M07_AXI_rready(0) <= m07_couplers_to_axi_interconnect_0_RREADY(0);
  M07_AXI_wdata(31 downto 0) <= m07_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M07_AXI_wstrb(3 downto 0) <= m07_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M07_AXI_wvalid(0) <= m07_couplers_to_axi_interconnect_0_WVALID(0);
  M08_ACLK_1 <= M08_ACLK;
  M08_ARESETN_1 <= M08_ARESETN;
  M08_AXI_araddr(31 downto 0) <= m08_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M08_AXI_arprot(2 downto 0) <= m08_couplers_to_axi_interconnect_0_ARPROT(2 downto 0);
  M08_AXI_arvalid(0) <= m08_couplers_to_axi_interconnect_0_ARVALID(0);
  M08_AXI_awaddr(31 downto 0) <= m08_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M08_AXI_awprot(2 downto 0) <= m08_couplers_to_axi_interconnect_0_AWPROT(2 downto 0);
  M08_AXI_awvalid(0) <= m08_couplers_to_axi_interconnect_0_AWVALID(0);
  M08_AXI_bready(0) <= m08_couplers_to_axi_interconnect_0_BREADY(0);
  M08_AXI_rready(0) <= m08_couplers_to_axi_interconnect_0_RREADY(0);
  M08_AXI_wdata(31 downto 0) <= m08_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M08_AXI_wstrb(3 downto 0) <= m08_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M08_AXI_wvalid(0) <= m08_couplers_to_axi_interconnect_0_WVALID(0);
  M09_ACLK_1 <= M09_ACLK;
  M09_ARESETN_1 <= M09_ARESETN;
  M09_AXI_araddr(31 downto 0) <= m09_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M09_AXI_arprot(2 downto 0) <= m09_couplers_to_axi_interconnect_0_ARPROT(2 downto 0);
  M09_AXI_arvalid(0) <= m09_couplers_to_axi_interconnect_0_ARVALID(0);
  M09_AXI_awaddr(31 downto 0) <= m09_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M09_AXI_awprot(2 downto 0) <= m09_couplers_to_axi_interconnect_0_AWPROT(2 downto 0);
  M09_AXI_awvalid(0) <= m09_couplers_to_axi_interconnect_0_AWVALID(0);
  M09_AXI_bready(0) <= m09_couplers_to_axi_interconnect_0_BREADY(0);
  M09_AXI_rready(0) <= m09_couplers_to_axi_interconnect_0_RREADY(0);
  M09_AXI_wdata(31 downto 0) <= m09_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M09_AXI_wstrb(3 downto 0) <= m09_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M09_AXI_wvalid(0) <= m09_couplers_to_axi_interconnect_0_WVALID(0);
  M10_ACLK_1 <= M10_ACLK;
  M10_ARESETN_1 <= M10_ARESETN;
  M10_AXI_araddr(31 downto 0) <= m10_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M10_AXI_arprot(2 downto 0) <= m10_couplers_to_axi_interconnect_0_ARPROT(2 downto 0);
  M10_AXI_arvalid(0) <= m10_couplers_to_axi_interconnect_0_ARVALID(0);
  M10_AXI_awaddr(31 downto 0) <= m10_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M10_AXI_awprot(2 downto 0) <= m10_couplers_to_axi_interconnect_0_AWPROT(2 downto 0);
  M10_AXI_awvalid(0) <= m10_couplers_to_axi_interconnect_0_AWVALID(0);
  M10_AXI_bready(0) <= m10_couplers_to_axi_interconnect_0_BREADY(0);
  M10_AXI_rready(0) <= m10_couplers_to_axi_interconnect_0_RREADY(0);
  M10_AXI_wdata(31 downto 0) <= m10_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M10_AXI_wstrb(3 downto 0) <= m10_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M10_AXI_wvalid(0) <= m10_couplers_to_axi_interconnect_0_WVALID(0);
  M11_ACLK_1 <= M11_ACLK;
  M11_ARESETN_1 <= M11_ARESETN;
  M11_AXI_araddr(31 downto 0) <= m11_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M11_AXI_arvalid(0) <= m11_couplers_to_axi_interconnect_0_ARVALID(0);
  M11_AXI_awaddr(31 downto 0) <= m11_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M11_AXI_awvalid(0) <= m11_couplers_to_axi_interconnect_0_AWVALID(0);
  M11_AXI_bready(0) <= m11_couplers_to_axi_interconnect_0_BREADY(0);
  M11_AXI_rready(0) <= m11_couplers_to_axi_interconnect_0_RREADY(0);
  M11_AXI_wdata(31 downto 0) <= m11_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M11_AXI_wstrb(3 downto 0) <= m11_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M11_AXI_wvalid(0) <= m11_couplers_to_axi_interconnect_0_WVALID(0);
  M12_ACLK_1 <= M12_ACLK;
  M12_ARESETN_1 <= M12_ARESETN;
  M12_AXI_araddr(31 downto 0) <= m12_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M12_AXI_arvalid(0) <= m12_couplers_to_axi_interconnect_0_ARVALID(0);
  M12_AXI_awaddr(31 downto 0) <= m12_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M12_AXI_awvalid(0) <= m12_couplers_to_axi_interconnect_0_AWVALID(0);
  M12_AXI_bready(0) <= m12_couplers_to_axi_interconnect_0_BREADY(0);
  M12_AXI_rready(0) <= m12_couplers_to_axi_interconnect_0_RREADY(0);
  M12_AXI_wdata(31 downto 0) <= m12_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M12_AXI_wstrb(3 downto 0) <= m12_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M12_AXI_wvalid(0) <= m12_couplers_to_axi_interconnect_0_WVALID(0);
  M13_ACLK_1 <= M13_ACLK;
  M13_ARESETN_1 <= M13_ARESETN;
  M13_AXI_araddr(31 downto 0) <= m13_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M13_AXI_arprot(2 downto 0) <= m13_couplers_to_axi_interconnect_0_ARPROT(2 downto 0);
  M13_AXI_arvalid(0) <= m13_couplers_to_axi_interconnect_0_ARVALID(0);
  M13_AXI_awaddr(31 downto 0) <= m13_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M13_AXI_awprot(2 downto 0) <= m13_couplers_to_axi_interconnect_0_AWPROT(2 downto 0);
  M13_AXI_awvalid(0) <= m13_couplers_to_axi_interconnect_0_AWVALID(0);
  M13_AXI_bready(0) <= m13_couplers_to_axi_interconnect_0_BREADY(0);
  M13_AXI_rready(0) <= m13_couplers_to_axi_interconnect_0_RREADY(0);
  M13_AXI_wdata(31 downto 0) <= m13_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M13_AXI_wstrb(3 downto 0) <= m13_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M13_AXI_wvalid(0) <= m13_couplers_to_axi_interconnect_0_WVALID(0);
  M14_ACLK_1 <= M14_ACLK;
  M14_ARESETN_1 <= M14_ARESETN;
  M14_AXI_araddr(31 downto 0) <= m14_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M14_AXI_arprot(2 downto 0) <= m14_couplers_to_axi_interconnect_0_ARPROT(2 downto 0);
  M14_AXI_arvalid(0) <= m14_couplers_to_axi_interconnect_0_ARVALID(0);
  M14_AXI_awaddr(31 downto 0) <= m14_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M14_AXI_awprot(2 downto 0) <= m14_couplers_to_axi_interconnect_0_AWPROT(2 downto 0);
  M14_AXI_awvalid(0) <= m14_couplers_to_axi_interconnect_0_AWVALID(0);
  M14_AXI_bready(0) <= m14_couplers_to_axi_interconnect_0_BREADY(0);
  M14_AXI_rready(0) <= m14_couplers_to_axi_interconnect_0_RREADY(0);
  M14_AXI_wdata(31 downto 0) <= m14_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M14_AXI_wstrb(3 downto 0) <= m14_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M14_AXI_wvalid(0) <= m14_couplers_to_axi_interconnect_0_WVALID(0);
  M15_ACLK_1 <= M15_ACLK;
  M15_ARESETN_1 <= M15_ARESETN;
  M15_AXI_araddr(31 downto 0) <= m15_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M15_AXI_arprot(2 downto 0) <= m15_couplers_to_axi_interconnect_0_ARPROT(2 downto 0);
  M15_AXI_arvalid(0) <= m15_couplers_to_axi_interconnect_0_ARVALID(0);
  M15_AXI_awaddr(31 downto 0) <= m15_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M15_AXI_awprot(2 downto 0) <= m15_couplers_to_axi_interconnect_0_AWPROT(2 downto 0);
  M15_AXI_awvalid(0) <= m15_couplers_to_axi_interconnect_0_AWVALID(0);
  M15_AXI_bready(0) <= m15_couplers_to_axi_interconnect_0_BREADY(0);
  M15_AXI_rready(0) <= m15_couplers_to_axi_interconnect_0_RREADY(0);
  M15_AXI_wdata(31 downto 0) <= m15_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M15_AXI_wstrb(3 downto 0) <= m15_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M15_AXI_wvalid(0) <= m15_couplers_to_axi_interconnect_0_WVALID(0);
  M16_ACLK_1 <= M16_ACLK;
  M16_ARESETN_1 <= M16_ARESETN;
  M16_AXI_araddr(31 downto 0) <= m16_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M16_AXI_arprot(2 downto 0) <= m16_couplers_to_axi_interconnect_0_ARPROT(2 downto 0);
  M16_AXI_arvalid(0) <= m16_couplers_to_axi_interconnect_0_ARVALID(0);
  M16_AXI_awaddr(31 downto 0) <= m16_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M16_AXI_awprot(2 downto 0) <= m16_couplers_to_axi_interconnect_0_AWPROT(2 downto 0);
  M16_AXI_awvalid(0) <= m16_couplers_to_axi_interconnect_0_AWVALID(0);
  M16_AXI_bready(0) <= m16_couplers_to_axi_interconnect_0_BREADY(0);
  M16_AXI_rready(0) <= m16_couplers_to_axi_interconnect_0_RREADY(0);
  M16_AXI_wdata(31 downto 0) <= m16_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M16_AXI_wstrb(3 downto 0) <= m16_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M16_AXI_wvalid(0) <= m16_couplers_to_axi_interconnect_0_WVALID(0);
  M17_ACLK_1 <= M17_ACLK;
  M17_ARESETN_1 <= M17_ARESETN;
  M17_AXI_araddr(31 downto 0) <= m17_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M17_AXI_arprot(2 downto 0) <= m17_couplers_to_axi_interconnect_0_ARPROT(2 downto 0);
  M17_AXI_arvalid(0) <= m17_couplers_to_axi_interconnect_0_ARVALID(0);
  M17_AXI_awaddr(31 downto 0) <= m17_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M17_AXI_awprot(2 downto 0) <= m17_couplers_to_axi_interconnect_0_AWPROT(2 downto 0);
  M17_AXI_awvalid(0) <= m17_couplers_to_axi_interconnect_0_AWVALID(0);
  M17_AXI_bready(0) <= m17_couplers_to_axi_interconnect_0_BREADY(0);
  M17_AXI_rready(0) <= m17_couplers_to_axi_interconnect_0_RREADY(0);
  M17_AXI_wdata(31 downto 0) <= m17_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M17_AXI_wstrb(3 downto 0) <= m17_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M17_AXI_wvalid(0) <= m17_couplers_to_axi_interconnect_0_WVALID(0);
  M18_ACLK_1 <= M18_ACLK;
  M18_ARESETN_1 <= M18_ARESETN;
  M18_AXI_araddr(31 downto 0) <= m18_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M18_AXI_arprot(2 downto 0) <= m18_couplers_to_axi_interconnect_0_ARPROT(2 downto 0);
  M18_AXI_arvalid(0) <= m18_couplers_to_axi_interconnect_0_ARVALID(0);
  M18_AXI_awaddr(31 downto 0) <= m18_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M18_AXI_awprot(2 downto 0) <= m18_couplers_to_axi_interconnect_0_AWPROT(2 downto 0);
  M18_AXI_awvalid(0) <= m18_couplers_to_axi_interconnect_0_AWVALID(0);
  M18_AXI_bready(0) <= m18_couplers_to_axi_interconnect_0_BREADY(0);
  M18_AXI_rready(0) <= m18_couplers_to_axi_interconnect_0_RREADY(0);
  M18_AXI_wdata(31 downto 0) <= m18_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M18_AXI_wstrb(3 downto 0) <= m18_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M18_AXI_wvalid(0) <= m18_couplers_to_axi_interconnect_0_WVALID(0);
  M19_ACLK_1 <= M19_ACLK;
  M19_ARESETN_1 <= M19_ARESETN;
  M19_AXI_araddr(31 downto 0) <= m19_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M19_AXI_arprot(2 downto 0) <= m19_couplers_to_axi_interconnect_0_ARPROT(2 downto 0);
  M19_AXI_arvalid(0) <= m19_couplers_to_axi_interconnect_0_ARVALID(0);
  M19_AXI_awaddr(31 downto 0) <= m19_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M19_AXI_awprot(2 downto 0) <= m19_couplers_to_axi_interconnect_0_AWPROT(2 downto 0);
  M19_AXI_awvalid(0) <= m19_couplers_to_axi_interconnect_0_AWVALID(0);
  M19_AXI_bready(0) <= m19_couplers_to_axi_interconnect_0_BREADY(0);
  M19_AXI_rready(0) <= m19_couplers_to_axi_interconnect_0_RREADY(0);
  M19_AXI_wdata(31 downto 0) <= m19_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M19_AXI_wstrb(3 downto 0) <= m19_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M19_AXI_wvalid(0) <= m19_couplers_to_axi_interconnect_0_WVALID(0);
  M20_ACLK_1 <= M20_ACLK;
  M20_ARESETN_1 <= M20_ARESETN;
  M20_AXI_araddr(31 downto 0) <= m20_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M20_AXI_arprot(2 downto 0) <= m20_couplers_to_axi_interconnect_0_ARPROT(2 downto 0);
  M20_AXI_arvalid(0) <= m20_couplers_to_axi_interconnect_0_ARVALID(0);
  M20_AXI_awaddr(31 downto 0) <= m20_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M20_AXI_awprot(2 downto 0) <= m20_couplers_to_axi_interconnect_0_AWPROT(2 downto 0);
  M20_AXI_awvalid(0) <= m20_couplers_to_axi_interconnect_0_AWVALID(0);
  M20_AXI_bready(0) <= m20_couplers_to_axi_interconnect_0_BREADY(0);
  M20_AXI_rready(0) <= m20_couplers_to_axi_interconnect_0_RREADY(0);
  M20_AXI_wdata(31 downto 0) <= m20_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M20_AXI_wstrb(3 downto 0) <= m20_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M20_AXI_wvalid(0) <= m20_couplers_to_axi_interconnect_0_WVALID(0);
  M21_ACLK_1 <= M21_ACLK;
  M21_ARESETN_1 <= M21_ARESETN;
  M21_AXI_araddr(31 downto 0) <= m21_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M21_AXI_arprot(2 downto 0) <= m21_couplers_to_axi_interconnect_0_ARPROT(2 downto 0);
  M21_AXI_arvalid(0) <= m21_couplers_to_axi_interconnect_0_ARVALID(0);
  M21_AXI_awaddr(31 downto 0) <= m21_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M21_AXI_awprot(2 downto 0) <= m21_couplers_to_axi_interconnect_0_AWPROT(2 downto 0);
  M21_AXI_awvalid(0) <= m21_couplers_to_axi_interconnect_0_AWVALID(0);
  M21_AXI_bready(0) <= m21_couplers_to_axi_interconnect_0_BREADY(0);
  M21_AXI_rready(0) <= m21_couplers_to_axi_interconnect_0_RREADY(0);
  M21_AXI_wdata(31 downto 0) <= m21_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M21_AXI_wstrb(3 downto 0) <= m21_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M21_AXI_wvalid(0) <= m21_couplers_to_axi_interconnect_0_WVALID(0);
  M22_ACLK_1 <= M22_ACLK;
  M22_ARESETN_1 <= M22_ARESETN;
  M22_AXI_araddr(31 downto 0) <= m22_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M22_AXI_arprot(2 downto 0) <= m22_couplers_to_axi_interconnect_0_ARPROT(2 downto 0);
  M22_AXI_arvalid(0) <= m22_couplers_to_axi_interconnect_0_ARVALID(0);
  M22_AXI_awaddr(31 downto 0) <= m22_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M22_AXI_awprot(2 downto 0) <= m22_couplers_to_axi_interconnect_0_AWPROT(2 downto 0);
  M22_AXI_awvalid(0) <= m22_couplers_to_axi_interconnect_0_AWVALID(0);
  M22_AXI_bready(0) <= m22_couplers_to_axi_interconnect_0_BREADY(0);
  M22_AXI_rready(0) <= m22_couplers_to_axi_interconnect_0_RREADY(0);
  M22_AXI_wdata(31 downto 0) <= m22_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M22_AXI_wstrb(3 downto 0) <= m22_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M22_AXI_wvalid(0) <= m22_couplers_to_axi_interconnect_0_WVALID(0);
  M23_ACLK_1 <= M23_ACLK;
  M23_ARESETN_1 <= M23_ARESETN;
  M23_AXI_araddr(31 downto 0) <= m23_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M23_AXI_arprot(2 downto 0) <= m23_couplers_to_axi_interconnect_0_ARPROT(2 downto 0);
  M23_AXI_arvalid(0) <= m23_couplers_to_axi_interconnect_0_ARVALID(0);
  M23_AXI_awaddr(31 downto 0) <= m23_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M23_AXI_awprot(2 downto 0) <= m23_couplers_to_axi_interconnect_0_AWPROT(2 downto 0);
  M23_AXI_awvalid(0) <= m23_couplers_to_axi_interconnect_0_AWVALID(0);
  M23_AXI_bready(0) <= m23_couplers_to_axi_interconnect_0_BREADY(0);
  M23_AXI_rready(0) <= m23_couplers_to_axi_interconnect_0_RREADY(0);
  M23_AXI_wdata(31 downto 0) <= m23_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M23_AXI_wstrb(3 downto 0) <= m23_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M23_AXI_wvalid(0) <= m23_couplers_to_axi_interconnect_0_WVALID(0);
  M24_ACLK_1 <= M24_ACLK;
  M24_ARESETN_1 <= M24_ARESETN;
  M24_AXI_araddr(31 downto 0) <= m24_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M24_AXI_arprot(2 downto 0) <= m24_couplers_to_axi_interconnect_0_ARPROT(2 downto 0);
  M24_AXI_arvalid(0) <= m24_couplers_to_axi_interconnect_0_ARVALID(0);
  M24_AXI_awaddr(31 downto 0) <= m24_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M24_AXI_awprot(2 downto 0) <= m24_couplers_to_axi_interconnect_0_AWPROT(2 downto 0);
  M24_AXI_awvalid(0) <= m24_couplers_to_axi_interconnect_0_AWVALID(0);
  M24_AXI_bready(0) <= m24_couplers_to_axi_interconnect_0_BREADY(0);
  M24_AXI_rready(0) <= m24_couplers_to_axi_interconnect_0_RREADY(0);
  M24_AXI_wdata(31 downto 0) <= m24_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M24_AXI_wstrb(3 downto 0) <= m24_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M24_AXI_wvalid(0) <= m24_couplers_to_axi_interconnect_0_WVALID(0);
  M25_ACLK_1 <= M25_ACLK;
  M25_ARESETN_1 <= M25_ARESETN;
  M25_AXI_araddr(31 downto 0) <= m25_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M25_AXI_arprot(2 downto 0) <= m25_couplers_to_axi_interconnect_0_ARPROT(2 downto 0);
  M25_AXI_arvalid(0) <= m25_couplers_to_axi_interconnect_0_ARVALID(0);
  M25_AXI_awaddr(31 downto 0) <= m25_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M25_AXI_awprot(2 downto 0) <= m25_couplers_to_axi_interconnect_0_AWPROT(2 downto 0);
  M25_AXI_awvalid(0) <= m25_couplers_to_axi_interconnect_0_AWVALID(0);
  M25_AXI_bready(0) <= m25_couplers_to_axi_interconnect_0_BREADY(0);
  M25_AXI_rready(0) <= m25_couplers_to_axi_interconnect_0_RREADY(0);
  M25_AXI_wdata(31 downto 0) <= m25_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M25_AXI_wstrb(3 downto 0) <= m25_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M25_AXI_wvalid(0) <= m25_couplers_to_axi_interconnect_0_WVALID(0);
  M26_ACLK_1 <= M26_ACLK;
  M26_ARESETN_1 <= M26_ARESETN;
  M26_AXI_araddr(31 downto 0) <= m26_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M26_AXI_arprot(2 downto 0) <= m26_couplers_to_axi_interconnect_0_ARPROT(2 downto 0);
  M26_AXI_arvalid(0) <= m26_couplers_to_axi_interconnect_0_ARVALID(0);
  M26_AXI_awaddr(31 downto 0) <= m26_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M26_AXI_awprot(2 downto 0) <= m26_couplers_to_axi_interconnect_0_AWPROT(2 downto 0);
  M26_AXI_awvalid(0) <= m26_couplers_to_axi_interconnect_0_AWVALID(0);
  M26_AXI_bready(0) <= m26_couplers_to_axi_interconnect_0_BREADY(0);
  M26_AXI_rready(0) <= m26_couplers_to_axi_interconnect_0_RREADY(0);
  M26_AXI_wdata(31 downto 0) <= m26_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M26_AXI_wstrb(3 downto 0) <= m26_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M26_AXI_wvalid(0) <= m26_couplers_to_axi_interconnect_0_WVALID(0);
  M27_ACLK_1 <= M27_ACLK;
  M27_ARESETN_1 <= M27_ARESETN;
  M27_AXI_araddr(31 downto 0) <= m27_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M27_AXI_arprot(2 downto 0) <= m27_couplers_to_axi_interconnect_0_ARPROT(2 downto 0);
  M27_AXI_arvalid(0) <= m27_couplers_to_axi_interconnect_0_ARVALID(0);
  M27_AXI_awaddr(31 downto 0) <= m27_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M27_AXI_awprot(2 downto 0) <= m27_couplers_to_axi_interconnect_0_AWPROT(2 downto 0);
  M27_AXI_awvalid(0) <= m27_couplers_to_axi_interconnect_0_AWVALID(0);
  M27_AXI_bready(0) <= m27_couplers_to_axi_interconnect_0_BREADY(0);
  M27_AXI_rready(0) <= m27_couplers_to_axi_interconnect_0_RREADY(0);
  M27_AXI_wdata(31 downto 0) <= m27_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M27_AXI_wstrb(3 downto 0) <= m27_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M27_AXI_wvalid(0) <= m27_couplers_to_axi_interconnect_0_WVALID(0);
  M28_ACLK_1 <= M28_ACLK;
  M28_ARESETN_1 <= M28_ARESETN;
  M28_AXI_araddr(31 downto 0) <= m28_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M28_AXI_arvalid(0) <= m28_couplers_to_axi_interconnect_0_ARVALID(0);
  M28_AXI_awaddr(31 downto 0) <= m28_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M28_AXI_awvalid(0) <= m28_couplers_to_axi_interconnect_0_AWVALID(0);
  M28_AXI_bready(0) <= m28_couplers_to_axi_interconnect_0_BREADY(0);
  M28_AXI_rready(0) <= m28_couplers_to_axi_interconnect_0_RREADY(0);
  M28_AXI_wdata(31 downto 0) <= m28_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M28_AXI_wstrb(3 downto 0) <= m28_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M28_AXI_wvalid(0) <= m28_couplers_to_axi_interconnect_0_WVALID(0);
  M29_ACLK_1 <= M29_ACLK;
  M29_ARESETN_1 <= M29_ARESETN;
  M29_AXI_araddr(31 downto 0) <= m29_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M29_AXI_arvalid(0) <= m29_couplers_to_axi_interconnect_0_ARVALID(0);
  M29_AXI_awaddr(31 downto 0) <= m29_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M29_AXI_awvalid(0) <= m29_couplers_to_axi_interconnect_0_AWVALID(0);
  M29_AXI_bready(0) <= m29_couplers_to_axi_interconnect_0_BREADY(0);
  M29_AXI_rready(0) <= m29_couplers_to_axi_interconnect_0_RREADY(0);
  M29_AXI_wdata(31 downto 0) <= m29_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M29_AXI_wstrb(3 downto 0) <= m29_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M29_AXI_wvalid(0) <= m29_couplers_to_axi_interconnect_0_WVALID(0);
  M30_ACLK_1 <= M30_ACLK;
  M30_ARESETN_1 <= M30_ARESETN;
  M30_AXI_araddr(31 downto 0) <= m30_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M30_AXI_arprot(2 downto 0) <= m30_couplers_to_axi_interconnect_0_ARPROT(2 downto 0);
  M30_AXI_arvalid(0) <= m30_couplers_to_axi_interconnect_0_ARVALID(0);
  M30_AXI_awaddr(31 downto 0) <= m30_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M30_AXI_awprot(2 downto 0) <= m30_couplers_to_axi_interconnect_0_AWPROT(2 downto 0);
  M30_AXI_awvalid(0) <= m30_couplers_to_axi_interconnect_0_AWVALID(0);
  M30_AXI_bready(0) <= m30_couplers_to_axi_interconnect_0_BREADY(0);
  M30_AXI_rready(0) <= m30_couplers_to_axi_interconnect_0_RREADY(0);
  M30_AXI_wdata(31 downto 0) <= m30_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M30_AXI_wstrb(3 downto 0) <= m30_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M30_AXI_wvalid(0) <= m30_couplers_to_axi_interconnect_0_WVALID(0);
  M31_ACLK_1 <= M31_ACLK;
  M31_ARESETN_1 <= M31_ARESETN;
  M31_AXI_araddr(31 downto 0) <= m31_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M31_AXI_arprot(2 downto 0) <= m31_couplers_to_axi_interconnect_0_ARPROT(2 downto 0);
  M31_AXI_arvalid(0) <= m31_couplers_to_axi_interconnect_0_ARVALID(0);
  M31_AXI_awaddr(31 downto 0) <= m31_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M31_AXI_awprot(2 downto 0) <= m31_couplers_to_axi_interconnect_0_AWPROT(2 downto 0);
  M31_AXI_awvalid(0) <= m31_couplers_to_axi_interconnect_0_AWVALID(0);
  M31_AXI_bready(0) <= m31_couplers_to_axi_interconnect_0_BREADY(0);
  M31_AXI_rready(0) <= m31_couplers_to_axi_interconnect_0_RREADY(0);
  M31_AXI_wdata(31 downto 0) <= m31_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M31_AXI_wstrb(3 downto 0) <= m31_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M31_AXI_wvalid(0) <= m31_couplers_to_axi_interconnect_0_WVALID(0);
  M32_ACLK_1 <= M32_ACLK;
  M32_ARESETN_1 <= M32_ARESETN;
  M32_AXI_araddr(31 downto 0) <= m32_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M32_AXI_arprot(2 downto 0) <= m32_couplers_to_axi_interconnect_0_ARPROT(2 downto 0);
  M32_AXI_arvalid <= m32_couplers_to_axi_interconnect_0_ARVALID;
  M32_AXI_awaddr(31 downto 0) <= m32_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M32_AXI_awprot(2 downto 0) <= m32_couplers_to_axi_interconnect_0_AWPROT(2 downto 0);
  M32_AXI_awvalid <= m32_couplers_to_axi_interconnect_0_AWVALID;
  M32_AXI_bready <= m32_couplers_to_axi_interconnect_0_BREADY;
  M32_AXI_rready <= m32_couplers_to_axi_interconnect_0_RREADY;
  M32_AXI_wdata(31 downto 0) <= m32_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M32_AXI_wstrb(3 downto 0) <= m32_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M32_AXI_wvalid <= m32_couplers_to_axi_interconnect_0_WVALID;
  M33_ACLK_1 <= M33_ACLK;
  M33_ARESETN_1 <= M33_ARESETN;
  M33_AXI_araddr(31 downto 0) <= m33_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M33_AXI_arvalid <= m33_couplers_to_axi_interconnect_0_ARVALID;
  M33_AXI_awaddr(31 downto 0) <= m33_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M33_AXI_awvalid <= m33_couplers_to_axi_interconnect_0_AWVALID;
  M33_AXI_bready <= m33_couplers_to_axi_interconnect_0_BREADY;
  M33_AXI_rready <= m33_couplers_to_axi_interconnect_0_RREADY;
  M33_AXI_wdata(31 downto 0) <= m33_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M33_AXI_wstrb(3 downto 0) <= m33_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M33_AXI_wvalid <= m33_couplers_to_axi_interconnect_0_WVALID;
  M34_ACLK_1 <= M34_ACLK;
  M34_ARESETN_1 <= M34_ARESETN;
  M34_AXI_araddr(31 downto 0) <= m34_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M34_AXI_arprot(2 downto 0) <= m34_couplers_to_axi_interconnect_0_ARPROT(2 downto 0);
  M34_AXI_arvalid <= m34_couplers_to_axi_interconnect_0_ARVALID;
  M34_AXI_awaddr(31 downto 0) <= m34_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M34_AXI_awprot(2 downto 0) <= m34_couplers_to_axi_interconnect_0_AWPROT(2 downto 0);
  M34_AXI_awvalid <= m34_couplers_to_axi_interconnect_0_AWVALID;
  M34_AXI_bready <= m34_couplers_to_axi_interconnect_0_BREADY;
  M34_AXI_rready <= m34_couplers_to_axi_interconnect_0_RREADY;
  M34_AXI_wdata(31 downto 0) <= m34_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M34_AXI_wstrb(3 downto 0) <= m34_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M34_AXI_wvalid <= m34_couplers_to_axi_interconnect_0_WVALID;
  M35_ACLK_1 <= M35_ACLK;
  M35_ARESETN_1 <= M35_ARESETN;
  M35_AXI_araddr(31 downto 0) <= m35_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M35_AXI_arprot(2 downto 0) <= m35_couplers_to_axi_interconnect_0_ARPROT(2 downto 0);
  M35_AXI_arvalid <= m35_couplers_to_axi_interconnect_0_ARVALID;
  M35_AXI_awaddr(31 downto 0) <= m35_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M35_AXI_awprot(2 downto 0) <= m35_couplers_to_axi_interconnect_0_AWPROT(2 downto 0);
  M35_AXI_awvalid <= m35_couplers_to_axi_interconnect_0_AWVALID;
  M35_AXI_bready <= m35_couplers_to_axi_interconnect_0_BREADY;
  M35_AXI_rready <= m35_couplers_to_axi_interconnect_0_RREADY;
  M35_AXI_wdata(31 downto 0) <= m35_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M35_AXI_wstrb(3 downto 0) <= m35_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M35_AXI_wvalid <= m35_couplers_to_axi_interconnect_0_WVALID;
  M36_ACLK_1 <= M36_ACLK;
  M36_ARESETN_1 <= M36_ARESETN;
  M36_AXI_araddr(31 downto 0) <= m36_couplers_to_axi_interconnect_0_ARADDR(31 downto 0);
  M36_AXI_arprot(2 downto 0) <= m36_couplers_to_axi_interconnect_0_ARPROT(2 downto 0);
  M36_AXI_arvalid <= m36_couplers_to_axi_interconnect_0_ARVALID;
  M36_AXI_awaddr(31 downto 0) <= m36_couplers_to_axi_interconnect_0_AWADDR(31 downto 0);
  M36_AXI_awprot(2 downto 0) <= m36_couplers_to_axi_interconnect_0_AWPROT(2 downto 0);
  M36_AXI_awvalid <= m36_couplers_to_axi_interconnect_0_AWVALID;
  M36_AXI_bready <= m36_couplers_to_axi_interconnect_0_BREADY;
  M36_AXI_rready <= m36_couplers_to_axi_interconnect_0_RREADY;
  M36_AXI_wdata(31 downto 0) <= m36_couplers_to_axi_interconnect_0_WDATA(31 downto 0);
  M36_AXI_wstrb(3 downto 0) <= m36_couplers_to_axi_interconnect_0_WSTRB(3 downto 0);
  M36_AXI_wvalid <= m36_couplers_to_axi_interconnect_0_WVALID;
  M37_ACLK_1 <= M37_ACLK;
  M37_ARESETN_1 <= M37_ARESETN;
  M37_AXI_araddr <= m37_couplers_to_axi_interconnect_0_ARADDR;
  M37_AXI_arprot <= m37_couplers_to_axi_interconnect_0_ARPROT;
  M37_AXI_arvalid <= m37_couplers_to_axi_interconnect_0_ARVALID;
  M37_AXI_awaddr <= m37_couplers_to_axi_interconnect_0_AWADDR;
  M37_AXI_awprot <= m37_couplers_to_axi_interconnect_0_AWPROT;
  M37_AXI_awvalid <= m37_couplers_to_axi_interconnect_0_AWVALID;
  M37_AXI_bready <= m37_couplers_to_axi_interconnect_0_BREADY;
  M37_AXI_rready <= m37_couplers_to_axi_interconnect_0_RREADY;
  M37_AXI_wdata <= m37_couplers_to_axi_interconnect_0_WDATA;
  M37_AXI_wstrb <= m37_couplers_to_axi_interconnect_0_WSTRB;
  M37_AXI_wvalid <= m37_couplers_to_axi_interconnect_0_WVALID;
  M38_ACLK_1 <= M38_ACLK;
  M38_ARESETN_1 <= M38_ARESETN;
  M38_AXI_araddr <= m38_couplers_to_axi_interconnect_0_ARADDR;
  M38_AXI_arprot <= m38_couplers_to_axi_interconnect_0_ARPROT;
  M38_AXI_arvalid <= m38_couplers_to_axi_interconnect_0_ARVALID;
  M38_AXI_awaddr <= m38_couplers_to_axi_interconnect_0_AWADDR;
  M38_AXI_awprot <= m38_couplers_to_axi_interconnect_0_AWPROT;
  M38_AXI_awvalid <= m38_couplers_to_axi_interconnect_0_AWVALID;
  M38_AXI_bready <= m38_couplers_to_axi_interconnect_0_BREADY;
  M38_AXI_rready <= m38_couplers_to_axi_interconnect_0_RREADY;
  M38_AXI_wdata <= m38_couplers_to_axi_interconnect_0_WDATA;
  M38_AXI_wstrb <= m38_couplers_to_axi_interconnect_0_WSTRB;
  M38_AXI_wvalid <= m38_couplers_to_axi_interconnect_0_WVALID;
  S00_ACLK_1 <= S00_ACLK;
  S00_ARESETN_1 <= S00_ARESETN;
  S00_AXI_arready <= axi_interconnect_0_to_s00_couplers_ARREADY;
  S00_AXI_awready <= axi_interconnect_0_to_s00_couplers_AWREADY;
  S00_AXI_bid(11 downto 0) <= axi_interconnect_0_to_s00_couplers_BID(11 downto 0);
  S00_AXI_bresp(1 downto 0) <= axi_interconnect_0_to_s00_couplers_BRESP(1 downto 0);
  S00_AXI_bvalid <= axi_interconnect_0_to_s00_couplers_BVALID;
  S00_AXI_rdata(31 downto 0) <= axi_interconnect_0_to_s00_couplers_RDATA(31 downto 0);
  S00_AXI_rid(11 downto 0) <= axi_interconnect_0_to_s00_couplers_RID(11 downto 0);
  S00_AXI_rlast <= axi_interconnect_0_to_s00_couplers_RLAST;
  S00_AXI_rresp(1 downto 0) <= axi_interconnect_0_to_s00_couplers_RRESP(1 downto 0);
  S00_AXI_rvalid <= axi_interconnect_0_to_s00_couplers_RVALID;
  S00_AXI_wready <= axi_interconnect_0_to_s00_couplers_WREADY;
  axi_interconnect_0_ACLK_net <= ACLK;
  axi_interconnect_0_ARESETN_net <= ARESETN;
  axi_interconnect_0_to_s00_couplers_ARADDR(31 downto 0) <= S00_AXI_araddr(31 downto 0);
  axi_interconnect_0_to_s00_couplers_ARBURST(1 downto 0) <= S00_AXI_arburst(1 downto 0);
  axi_interconnect_0_to_s00_couplers_ARCACHE(3 downto 0) <= S00_AXI_arcache(3 downto 0);
  axi_interconnect_0_to_s00_couplers_ARID(11 downto 0) <= S00_AXI_arid(11 downto 0);
  axi_interconnect_0_to_s00_couplers_ARLEN(3 downto 0) <= S00_AXI_arlen(3 downto 0);
  axi_interconnect_0_to_s00_couplers_ARLOCK(1 downto 0) <= S00_AXI_arlock(1 downto 0);
  axi_interconnect_0_to_s00_couplers_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  axi_interconnect_0_to_s00_couplers_ARQOS(3 downto 0) <= S00_AXI_arqos(3 downto 0);
  axi_interconnect_0_to_s00_couplers_ARSIZE(2 downto 0) <= S00_AXI_arsize(2 downto 0);
  axi_interconnect_0_to_s00_couplers_ARVALID <= S00_AXI_arvalid;
  axi_interconnect_0_to_s00_couplers_AWADDR(31 downto 0) <= S00_AXI_awaddr(31 downto 0);
  axi_interconnect_0_to_s00_couplers_AWBURST(1 downto 0) <= S00_AXI_awburst(1 downto 0);
  axi_interconnect_0_to_s00_couplers_AWCACHE(3 downto 0) <= S00_AXI_awcache(3 downto 0);
  axi_interconnect_0_to_s00_couplers_AWID(11 downto 0) <= S00_AXI_awid(11 downto 0);
  axi_interconnect_0_to_s00_couplers_AWLEN(3 downto 0) <= S00_AXI_awlen(3 downto 0);
  axi_interconnect_0_to_s00_couplers_AWLOCK(1 downto 0) <= S00_AXI_awlock(1 downto 0);
  axi_interconnect_0_to_s00_couplers_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  axi_interconnect_0_to_s00_couplers_AWQOS(3 downto 0) <= S00_AXI_awqos(3 downto 0);
  axi_interconnect_0_to_s00_couplers_AWSIZE(2 downto 0) <= S00_AXI_awsize(2 downto 0);
  axi_interconnect_0_to_s00_couplers_AWVALID <= S00_AXI_awvalid;
  axi_interconnect_0_to_s00_couplers_BREADY <= S00_AXI_bready;
  axi_interconnect_0_to_s00_couplers_RREADY <= S00_AXI_rready;
  axi_interconnect_0_to_s00_couplers_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  axi_interconnect_0_to_s00_couplers_WID(11 downto 0) <= S00_AXI_wid(11 downto 0);
  axi_interconnect_0_to_s00_couplers_WLAST <= S00_AXI_wlast;
  axi_interconnect_0_to_s00_couplers_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  axi_interconnect_0_to_s00_couplers_WVALID <= S00_AXI_wvalid;
  m00_couplers_to_axi_interconnect_0_ARREADY <= M00_AXI_arready;
  m00_couplers_to_axi_interconnect_0_AWREADY <= M00_AXI_awready;
  m00_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M00_AXI_bresp(1 downto 0);
  m00_couplers_to_axi_interconnect_0_BVALID <= M00_AXI_bvalid;
  m00_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M00_AXI_rdata(31 downto 0);
  m00_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M00_AXI_rresp(1 downto 0);
  m00_couplers_to_axi_interconnect_0_RVALID <= M00_AXI_rvalid;
  m00_couplers_to_axi_interconnect_0_WREADY <= M00_AXI_wready;
  m01_couplers_to_axi_interconnect_0_ARREADY <= M01_AXI_arready;
  m01_couplers_to_axi_interconnect_0_AWREADY <= M01_AXI_awready;
  m01_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M01_AXI_bresp(1 downto 0);
  m01_couplers_to_axi_interconnect_0_BVALID <= M01_AXI_bvalid;
  m01_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M01_AXI_rdata(31 downto 0);
  m01_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M01_AXI_rresp(1 downto 0);
  m01_couplers_to_axi_interconnect_0_RVALID <= M01_AXI_rvalid;
  m01_couplers_to_axi_interconnect_0_WREADY <= M01_AXI_wready;
  m02_couplers_to_axi_interconnect_0_ARREADY <= M02_AXI_arready;
  m02_couplers_to_axi_interconnect_0_AWREADY <= M02_AXI_awready;
  m02_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M02_AXI_bresp(1 downto 0);
  m02_couplers_to_axi_interconnect_0_BVALID <= M02_AXI_bvalid;
  m02_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M02_AXI_rdata(31 downto 0);
  m02_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M02_AXI_rresp(1 downto 0);
  m02_couplers_to_axi_interconnect_0_RVALID <= M02_AXI_rvalid;
  m02_couplers_to_axi_interconnect_0_WREADY <= M02_AXI_wready;
  m03_couplers_to_axi_interconnect_0_ARREADY(0) <= M03_AXI_arready(0);
  m03_couplers_to_axi_interconnect_0_AWREADY(0) <= M03_AXI_awready(0);
  m03_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M03_AXI_bresp(1 downto 0);
  m03_couplers_to_axi_interconnect_0_BVALID(0) <= M03_AXI_bvalid(0);
  m03_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M03_AXI_rdata(31 downto 0);
  m03_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M03_AXI_rresp(1 downto 0);
  m03_couplers_to_axi_interconnect_0_RVALID(0) <= M03_AXI_rvalid(0);
  m03_couplers_to_axi_interconnect_0_WREADY(0) <= M03_AXI_wready(0);
  m04_couplers_to_axi_interconnect_0_ARREADY(0) <= M04_AXI_arready(0);
  m04_couplers_to_axi_interconnect_0_AWREADY(0) <= M04_AXI_awready(0);
  m04_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M04_AXI_bresp(1 downto 0);
  m04_couplers_to_axi_interconnect_0_BVALID(0) <= M04_AXI_bvalid(0);
  m04_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M04_AXI_rdata(31 downto 0);
  m04_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M04_AXI_rresp(1 downto 0);
  m04_couplers_to_axi_interconnect_0_RVALID(0) <= M04_AXI_rvalid(0);
  m04_couplers_to_axi_interconnect_0_WREADY(0) <= M04_AXI_wready(0);
  m05_couplers_to_axi_interconnect_0_ARREADY(0) <= M05_AXI_arready(0);
  m05_couplers_to_axi_interconnect_0_AWREADY(0) <= M05_AXI_awready(0);
  m05_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M05_AXI_bresp(1 downto 0);
  m05_couplers_to_axi_interconnect_0_BVALID(0) <= M05_AXI_bvalid(0);
  m05_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M05_AXI_rdata(31 downto 0);
  m05_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M05_AXI_rresp(1 downto 0);
  m05_couplers_to_axi_interconnect_0_RVALID(0) <= M05_AXI_rvalid(0);
  m05_couplers_to_axi_interconnect_0_WREADY(0) <= M05_AXI_wready(0);
  m06_couplers_to_axi_interconnect_0_ARREADY <= M06_AXI_arready;
  m06_couplers_to_axi_interconnect_0_AWREADY <= M06_AXI_awready;
  m06_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M06_AXI_bresp(1 downto 0);
  m06_couplers_to_axi_interconnect_0_BVALID <= M06_AXI_bvalid;
  m06_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M06_AXI_rdata(31 downto 0);
  m06_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M06_AXI_rresp(1 downto 0);
  m06_couplers_to_axi_interconnect_0_RVALID <= M06_AXI_rvalid;
  m06_couplers_to_axi_interconnect_0_WREADY <= M06_AXI_wready;
  m07_couplers_to_axi_interconnect_0_ARREADY(0) <= M07_AXI_arready(0);
  m07_couplers_to_axi_interconnect_0_AWREADY(0) <= M07_AXI_awready(0);
  m07_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M07_AXI_bresp(1 downto 0);
  m07_couplers_to_axi_interconnect_0_BVALID(0) <= M07_AXI_bvalid(0);
  m07_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M07_AXI_rdata(31 downto 0);
  m07_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M07_AXI_rresp(1 downto 0);
  m07_couplers_to_axi_interconnect_0_RVALID(0) <= M07_AXI_rvalid(0);
  m07_couplers_to_axi_interconnect_0_WREADY(0) <= M07_AXI_wready(0);
  m08_couplers_to_axi_interconnect_0_ARREADY(0) <= M08_AXI_arready(0);
  m08_couplers_to_axi_interconnect_0_AWREADY(0) <= M08_AXI_awready(0);
  m08_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M08_AXI_bresp(1 downto 0);
  m08_couplers_to_axi_interconnect_0_BVALID(0) <= M08_AXI_bvalid(0);
  m08_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M08_AXI_rdata(31 downto 0);
  m08_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M08_AXI_rresp(1 downto 0);
  m08_couplers_to_axi_interconnect_0_RVALID(0) <= M08_AXI_rvalid(0);
  m08_couplers_to_axi_interconnect_0_WREADY(0) <= M08_AXI_wready(0);
  m09_couplers_to_axi_interconnect_0_ARREADY(0) <= M09_AXI_arready(0);
  m09_couplers_to_axi_interconnect_0_AWREADY(0) <= M09_AXI_awready(0);
  m09_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M09_AXI_bresp(1 downto 0);
  m09_couplers_to_axi_interconnect_0_BVALID(0) <= M09_AXI_bvalid(0);
  m09_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M09_AXI_rdata(31 downto 0);
  m09_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M09_AXI_rresp(1 downto 0);
  m09_couplers_to_axi_interconnect_0_RVALID(0) <= M09_AXI_rvalid(0);
  m09_couplers_to_axi_interconnect_0_WREADY(0) <= M09_AXI_wready(0);
  m10_couplers_to_axi_interconnect_0_ARREADY(0) <= M10_AXI_arready(0);
  m10_couplers_to_axi_interconnect_0_AWREADY(0) <= M10_AXI_awready(0);
  m10_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M10_AXI_bresp(1 downto 0);
  m10_couplers_to_axi_interconnect_0_BVALID(0) <= M10_AXI_bvalid(0);
  m10_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M10_AXI_rdata(31 downto 0);
  m10_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M10_AXI_rresp(1 downto 0);
  m10_couplers_to_axi_interconnect_0_RVALID(0) <= M10_AXI_rvalid(0);
  m10_couplers_to_axi_interconnect_0_WREADY(0) <= M10_AXI_wready(0);
  m11_couplers_to_axi_interconnect_0_ARREADY(0) <= M11_AXI_arready(0);
  m11_couplers_to_axi_interconnect_0_AWREADY(0) <= M11_AXI_awready(0);
  m11_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M11_AXI_bresp(1 downto 0);
  m11_couplers_to_axi_interconnect_0_BVALID(0) <= M11_AXI_bvalid(0);
  m11_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M11_AXI_rdata(31 downto 0);
  m11_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M11_AXI_rresp(1 downto 0);
  m11_couplers_to_axi_interconnect_0_RVALID(0) <= M11_AXI_rvalid(0);
  m11_couplers_to_axi_interconnect_0_WREADY(0) <= M11_AXI_wready(0);
  m12_couplers_to_axi_interconnect_0_ARREADY(0) <= M12_AXI_arready(0);
  m12_couplers_to_axi_interconnect_0_AWREADY(0) <= M12_AXI_awready(0);
  m12_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M12_AXI_bresp(1 downto 0);
  m12_couplers_to_axi_interconnect_0_BVALID(0) <= M12_AXI_bvalid(0);
  m12_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M12_AXI_rdata(31 downto 0);
  m12_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M12_AXI_rresp(1 downto 0);
  m12_couplers_to_axi_interconnect_0_RVALID(0) <= M12_AXI_rvalid(0);
  m12_couplers_to_axi_interconnect_0_WREADY(0) <= M12_AXI_wready(0);
  m13_couplers_to_axi_interconnect_0_ARREADY(0) <= M13_AXI_arready(0);
  m13_couplers_to_axi_interconnect_0_AWREADY(0) <= M13_AXI_awready(0);
  m13_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M13_AXI_bresp(1 downto 0);
  m13_couplers_to_axi_interconnect_0_BVALID(0) <= M13_AXI_bvalid(0);
  m13_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M13_AXI_rdata(31 downto 0);
  m13_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M13_AXI_rresp(1 downto 0);
  m13_couplers_to_axi_interconnect_0_RVALID(0) <= M13_AXI_rvalid(0);
  m13_couplers_to_axi_interconnect_0_WREADY(0) <= M13_AXI_wready(0);
  m14_couplers_to_axi_interconnect_0_ARREADY(0) <= M14_AXI_arready(0);
  m14_couplers_to_axi_interconnect_0_AWREADY(0) <= M14_AXI_awready(0);
  m14_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M14_AXI_bresp(1 downto 0);
  m14_couplers_to_axi_interconnect_0_BVALID(0) <= M14_AXI_bvalid(0);
  m14_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M14_AXI_rdata(31 downto 0);
  m14_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M14_AXI_rresp(1 downto 0);
  m14_couplers_to_axi_interconnect_0_RVALID(0) <= M14_AXI_rvalid(0);
  m14_couplers_to_axi_interconnect_0_WREADY(0) <= M14_AXI_wready(0);
  m15_couplers_to_axi_interconnect_0_ARREADY(0) <= M15_AXI_arready(0);
  m15_couplers_to_axi_interconnect_0_AWREADY(0) <= M15_AXI_awready(0);
  m15_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M15_AXI_bresp(1 downto 0);
  m15_couplers_to_axi_interconnect_0_BVALID(0) <= M15_AXI_bvalid(0);
  m15_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M15_AXI_rdata(31 downto 0);
  m15_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M15_AXI_rresp(1 downto 0);
  m15_couplers_to_axi_interconnect_0_RVALID(0) <= M15_AXI_rvalid(0);
  m15_couplers_to_axi_interconnect_0_WREADY(0) <= M15_AXI_wready(0);
  m16_couplers_to_axi_interconnect_0_ARREADY(0) <= M16_AXI_arready(0);
  m16_couplers_to_axi_interconnect_0_AWREADY(0) <= M16_AXI_awready(0);
  m16_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M16_AXI_bresp(1 downto 0);
  m16_couplers_to_axi_interconnect_0_BVALID(0) <= M16_AXI_bvalid(0);
  m16_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M16_AXI_rdata(31 downto 0);
  m16_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M16_AXI_rresp(1 downto 0);
  m16_couplers_to_axi_interconnect_0_RVALID(0) <= M16_AXI_rvalid(0);
  m16_couplers_to_axi_interconnect_0_WREADY(0) <= M16_AXI_wready(0);
  m17_couplers_to_axi_interconnect_0_ARREADY(0) <= M17_AXI_arready(0);
  m17_couplers_to_axi_interconnect_0_AWREADY(0) <= M17_AXI_awready(0);
  m17_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M17_AXI_bresp(1 downto 0);
  m17_couplers_to_axi_interconnect_0_BVALID(0) <= M17_AXI_bvalid(0);
  m17_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M17_AXI_rdata(31 downto 0);
  m17_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M17_AXI_rresp(1 downto 0);
  m17_couplers_to_axi_interconnect_0_RVALID(0) <= M17_AXI_rvalid(0);
  m17_couplers_to_axi_interconnect_0_WREADY(0) <= M17_AXI_wready(0);
  m18_couplers_to_axi_interconnect_0_ARREADY(0) <= M18_AXI_arready(0);
  m18_couplers_to_axi_interconnect_0_AWREADY(0) <= M18_AXI_awready(0);
  m18_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M18_AXI_bresp(1 downto 0);
  m18_couplers_to_axi_interconnect_0_BVALID(0) <= M18_AXI_bvalid(0);
  m18_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M18_AXI_rdata(31 downto 0);
  m18_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M18_AXI_rresp(1 downto 0);
  m18_couplers_to_axi_interconnect_0_RVALID(0) <= M18_AXI_rvalid(0);
  m18_couplers_to_axi_interconnect_0_WREADY(0) <= M18_AXI_wready(0);
  m19_couplers_to_axi_interconnect_0_ARREADY(0) <= M19_AXI_arready(0);
  m19_couplers_to_axi_interconnect_0_AWREADY(0) <= M19_AXI_awready(0);
  m19_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M19_AXI_bresp(1 downto 0);
  m19_couplers_to_axi_interconnect_0_BVALID(0) <= M19_AXI_bvalid(0);
  m19_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M19_AXI_rdata(31 downto 0);
  m19_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M19_AXI_rresp(1 downto 0);
  m19_couplers_to_axi_interconnect_0_RVALID(0) <= M19_AXI_rvalid(0);
  m19_couplers_to_axi_interconnect_0_WREADY(0) <= M19_AXI_wready(0);
  m20_couplers_to_axi_interconnect_0_ARREADY(0) <= M20_AXI_arready(0);
  m20_couplers_to_axi_interconnect_0_AWREADY(0) <= M20_AXI_awready(0);
  m20_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M20_AXI_bresp(1 downto 0);
  m20_couplers_to_axi_interconnect_0_BVALID(0) <= M20_AXI_bvalid(0);
  m20_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M20_AXI_rdata(31 downto 0);
  m20_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M20_AXI_rresp(1 downto 0);
  m20_couplers_to_axi_interconnect_0_RVALID(0) <= M20_AXI_rvalid(0);
  m20_couplers_to_axi_interconnect_0_WREADY(0) <= M20_AXI_wready(0);
  m21_couplers_to_axi_interconnect_0_ARREADY(0) <= M21_AXI_arready(0);
  m21_couplers_to_axi_interconnect_0_AWREADY(0) <= M21_AXI_awready(0);
  m21_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M21_AXI_bresp(1 downto 0);
  m21_couplers_to_axi_interconnect_0_BVALID(0) <= M21_AXI_bvalid(0);
  m21_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M21_AXI_rdata(31 downto 0);
  m21_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M21_AXI_rresp(1 downto 0);
  m21_couplers_to_axi_interconnect_0_RVALID(0) <= M21_AXI_rvalid(0);
  m21_couplers_to_axi_interconnect_0_WREADY(0) <= M21_AXI_wready(0);
  m22_couplers_to_axi_interconnect_0_ARREADY(0) <= M22_AXI_arready(0);
  m22_couplers_to_axi_interconnect_0_AWREADY(0) <= M22_AXI_awready(0);
  m22_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M22_AXI_bresp(1 downto 0);
  m22_couplers_to_axi_interconnect_0_BVALID(0) <= M22_AXI_bvalid(0);
  m22_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M22_AXI_rdata(31 downto 0);
  m22_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M22_AXI_rresp(1 downto 0);
  m22_couplers_to_axi_interconnect_0_RVALID(0) <= M22_AXI_rvalid(0);
  m22_couplers_to_axi_interconnect_0_WREADY(0) <= M22_AXI_wready(0);
  m23_couplers_to_axi_interconnect_0_ARREADY(0) <= M23_AXI_arready(0);
  m23_couplers_to_axi_interconnect_0_AWREADY(0) <= M23_AXI_awready(0);
  m23_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M23_AXI_bresp(1 downto 0);
  m23_couplers_to_axi_interconnect_0_BVALID(0) <= M23_AXI_bvalid(0);
  m23_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M23_AXI_rdata(31 downto 0);
  m23_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M23_AXI_rresp(1 downto 0);
  m23_couplers_to_axi_interconnect_0_RVALID(0) <= M23_AXI_rvalid(0);
  m23_couplers_to_axi_interconnect_0_WREADY(0) <= M23_AXI_wready(0);
  m24_couplers_to_axi_interconnect_0_ARREADY(0) <= M24_AXI_arready(0);
  m24_couplers_to_axi_interconnect_0_AWREADY(0) <= M24_AXI_awready(0);
  m24_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M24_AXI_bresp(1 downto 0);
  m24_couplers_to_axi_interconnect_0_BVALID(0) <= M24_AXI_bvalid(0);
  m24_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M24_AXI_rdata(31 downto 0);
  m24_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M24_AXI_rresp(1 downto 0);
  m24_couplers_to_axi_interconnect_0_RVALID(0) <= M24_AXI_rvalid(0);
  m24_couplers_to_axi_interconnect_0_WREADY(0) <= M24_AXI_wready(0);
  m25_couplers_to_axi_interconnect_0_ARREADY(0) <= M25_AXI_arready(0);
  m25_couplers_to_axi_interconnect_0_AWREADY(0) <= M25_AXI_awready(0);
  m25_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M25_AXI_bresp(1 downto 0);
  m25_couplers_to_axi_interconnect_0_BVALID(0) <= M25_AXI_bvalid(0);
  m25_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M25_AXI_rdata(31 downto 0);
  m25_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M25_AXI_rresp(1 downto 0);
  m25_couplers_to_axi_interconnect_0_RVALID(0) <= M25_AXI_rvalid(0);
  m25_couplers_to_axi_interconnect_0_WREADY(0) <= M25_AXI_wready(0);
  m26_couplers_to_axi_interconnect_0_ARREADY(0) <= M26_AXI_arready(0);
  m26_couplers_to_axi_interconnect_0_AWREADY(0) <= M26_AXI_awready(0);
  m26_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M26_AXI_bresp(1 downto 0);
  m26_couplers_to_axi_interconnect_0_BVALID(0) <= M26_AXI_bvalid(0);
  m26_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M26_AXI_rdata(31 downto 0);
  m26_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M26_AXI_rresp(1 downto 0);
  m26_couplers_to_axi_interconnect_0_RVALID(0) <= M26_AXI_rvalid(0);
  m26_couplers_to_axi_interconnect_0_WREADY(0) <= M26_AXI_wready(0);
  m27_couplers_to_axi_interconnect_0_ARREADY(0) <= M27_AXI_arready(0);
  m27_couplers_to_axi_interconnect_0_AWREADY(0) <= M27_AXI_awready(0);
  m27_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M27_AXI_bresp(1 downto 0);
  m27_couplers_to_axi_interconnect_0_BVALID(0) <= M27_AXI_bvalid(0);
  m27_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M27_AXI_rdata(31 downto 0);
  m27_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M27_AXI_rresp(1 downto 0);
  m27_couplers_to_axi_interconnect_0_RVALID(0) <= M27_AXI_rvalid(0);
  m27_couplers_to_axi_interconnect_0_WREADY(0) <= M27_AXI_wready(0);
  m28_couplers_to_axi_interconnect_0_ARREADY(0) <= M28_AXI_arready(0);
  m28_couplers_to_axi_interconnect_0_AWREADY(0) <= M28_AXI_awready(0);
  m28_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M28_AXI_bresp(1 downto 0);
  m28_couplers_to_axi_interconnect_0_BVALID(0) <= M28_AXI_bvalid(0);
  m28_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M28_AXI_rdata(31 downto 0);
  m28_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M28_AXI_rresp(1 downto 0);
  m28_couplers_to_axi_interconnect_0_RVALID(0) <= M28_AXI_rvalid(0);
  m28_couplers_to_axi_interconnect_0_WREADY(0) <= M28_AXI_wready(0);
  m29_couplers_to_axi_interconnect_0_ARREADY(0) <= M29_AXI_arready(0);
  m29_couplers_to_axi_interconnect_0_AWREADY(0) <= M29_AXI_awready(0);
  m29_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M29_AXI_bresp(1 downto 0);
  m29_couplers_to_axi_interconnect_0_BVALID(0) <= M29_AXI_bvalid(0);
  m29_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M29_AXI_rdata(31 downto 0);
  m29_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M29_AXI_rresp(1 downto 0);
  m29_couplers_to_axi_interconnect_0_RVALID(0) <= M29_AXI_rvalid(0);
  m29_couplers_to_axi_interconnect_0_WREADY(0) <= M29_AXI_wready(0);
  m30_couplers_to_axi_interconnect_0_ARREADY(0) <= M30_AXI_arready(0);
  m30_couplers_to_axi_interconnect_0_AWREADY(0) <= M30_AXI_awready(0);
  m30_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M30_AXI_bresp(1 downto 0);
  m30_couplers_to_axi_interconnect_0_BVALID(0) <= M30_AXI_bvalid(0);
  m30_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M30_AXI_rdata(31 downto 0);
  m30_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M30_AXI_rresp(1 downto 0);
  m30_couplers_to_axi_interconnect_0_RVALID(0) <= M30_AXI_rvalid(0);
  m30_couplers_to_axi_interconnect_0_WREADY(0) <= M30_AXI_wready(0);
  m31_couplers_to_axi_interconnect_0_ARREADY(0) <= M31_AXI_arready(0);
  m31_couplers_to_axi_interconnect_0_AWREADY(0) <= M31_AXI_awready(0);
  m31_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M31_AXI_bresp(1 downto 0);
  m31_couplers_to_axi_interconnect_0_BVALID(0) <= M31_AXI_bvalid(0);
  m31_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M31_AXI_rdata(31 downto 0);
  m31_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M31_AXI_rresp(1 downto 0);
  m31_couplers_to_axi_interconnect_0_RVALID(0) <= M31_AXI_rvalid(0);
  m31_couplers_to_axi_interconnect_0_WREADY(0) <= M31_AXI_wready(0);
  m32_couplers_to_axi_interconnect_0_ARREADY <= M32_AXI_arready;
  m32_couplers_to_axi_interconnect_0_AWREADY <= M32_AXI_awready;
  m32_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M32_AXI_bresp(1 downto 0);
  m32_couplers_to_axi_interconnect_0_BVALID <= M32_AXI_bvalid;
  m32_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M32_AXI_rdata(31 downto 0);
  m32_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M32_AXI_rresp(1 downto 0);
  m32_couplers_to_axi_interconnect_0_RVALID <= M32_AXI_rvalid;
  m32_couplers_to_axi_interconnect_0_WREADY <= M32_AXI_wready;
  m33_couplers_to_axi_interconnect_0_ARREADY <= M33_AXI_arready;
  m33_couplers_to_axi_interconnect_0_AWREADY <= M33_AXI_awready;
  m33_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M33_AXI_bresp(1 downto 0);
  m33_couplers_to_axi_interconnect_0_BVALID <= M33_AXI_bvalid;
  m33_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M33_AXI_rdata(31 downto 0);
  m33_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M33_AXI_rresp(1 downto 0);
  m33_couplers_to_axi_interconnect_0_RVALID <= M33_AXI_rvalid;
  m33_couplers_to_axi_interconnect_0_WREADY <= M33_AXI_wready;
  m34_couplers_to_axi_interconnect_0_ARREADY <= M34_AXI_arready;
  m34_couplers_to_axi_interconnect_0_AWREADY <= M34_AXI_awready;
  m34_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M34_AXI_bresp(1 downto 0);
  m34_couplers_to_axi_interconnect_0_BVALID <= M34_AXI_bvalid;
  m34_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M34_AXI_rdata(31 downto 0);
  m34_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M34_AXI_rresp(1 downto 0);
  m34_couplers_to_axi_interconnect_0_RVALID <= M34_AXI_rvalid;
  m34_couplers_to_axi_interconnect_0_WREADY <= M34_AXI_wready;
  m35_couplers_to_axi_interconnect_0_ARREADY <= M35_AXI_arready;
  m35_couplers_to_axi_interconnect_0_AWREADY <= M35_AXI_awready;
  m35_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M35_AXI_bresp(1 downto 0);
  m35_couplers_to_axi_interconnect_0_BVALID <= M35_AXI_bvalid;
  m35_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M35_AXI_rdata(31 downto 0);
  m35_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M35_AXI_rresp(1 downto 0);
  m35_couplers_to_axi_interconnect_0_RVALID <= M35_AXI_rvalid;
  m35_couplers_to_axi_interconnect_0_WREADY <= M35_AXI_wready;
  m36_couplers_to_axi_interconnect_0_ARREADY <= M36_AXI_arready;
  m36_couplers_to_axi_interconnect_0_AWREADY <= M36_AXI_awready;
  m36_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M36_AXI_bresp(1 downto 0);
  m36_couplers_to_axi_interconnect_0_BVALID <= M36_AXI_bvalid;
  m36_couplers_to_axi_interconnect_0_RDATA(31 downto 0) <= M36_AXI_rdata(31 downto 0);
  m36_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M36_AXI_rresp(1 downto 0);
  m36_couplers_to_axi_interconnect_0_RVALID <= M36_AXI_rvalid;
  m36_couplers_to_axi_interconnect_0_WREADY <= M36_AXI_wready;
  m37_couplers_to_axi_interconnect_0_ARREADY <= M37_AXI_arready;
  m37_couplers_to_axi_interconnect_0_AWREADY <= M37_AXI_awready;
  m37_couplers_to_axi_interconnect_0_BRESP <= M37_AXI_bresp;
  m37_couplers_to_axi_interconnect_0_BVALID <= M37_AXI_bvalid;
  m37_couplers_to_axi_interconnect_0_RDATA <= M37_AXI_rdata;
  m37_couplers_to_axi_interconnect_0_RRESP <= M37_AXI_rresp;
  m37_couplers_to_axi_interconnect_0_RVALID <= M37_AXI_rvalid;
  m37_couplers_to_axi_interconnect_0_WREADY <= M37_AXI_wready;
  m38_couplers_to_axi_interconnect_0_ARREADY <= M38_AXI_arready;
  m38_couplers_to_axi_interconnect_0_AWREADY <= M38_AXI_awready;
  m38_couplers_to_axi_interconnect_0_BRESP <= M38_AXI_bresp;
  m38_couplers_to_axi_interconnect_0_BVALID <= M38_AXI_bvalid;
  m38_couplers_to_axi_interconnect_0_RDATA <= M38_AXI_rdata;
  m38_couplers_to_axi_interconnect_0_RRESP <= M38_AXI_rresp;
  m38_couplers_to_axi_interconnect_0_RVALID <= M38_AXI_rvalid;
  m38_couplers_to_axi_interconnect_0_WREADY <= M38_AXI_wready;
i00_couplers: entity work.i00_couplers_imp_1QES8SN
     port map (
      M_ACLK => axi_interconnect_0_ACLK_net,
      M_ARESETN => axi_interconnect_0_ARESETN_net,
      M_AXI_araddr(31 downto 0) => i00_couplers_to_tier2_xbar_0_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => i00_couplers_to_tier2_xbar_0_ARPROT(2 downto 0),
      M_AXI_arready(0) => i00_couplers_to_tier2_xbar_0_ARREADY(0),
      M_AXI_arvalid(0) => i00_couplers_to_tier2_xbar_0_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => i00_couplers_to_tier2_xbar_0_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => i00_couplers_to_tier2_xbar_0_AWPROT(2 downto 0),
      M_AXI_awready(0) => i00_couplers_to_tier2_xbar_0_AWREADY(0),
      M_AXI_awvalid(0) => i00_couplers_to_tier2_xbar_0_AWVALID(0),
      M_AXI_bready(0) => i00_couplers_to_tier2_xbar_0_BREADY(0),
      M_AXI_bresp(1 downto 0) => i00_couplers_to_tier2_xbar_0_BRESP(1 downto 0),
      M_AXI_bvalid(0) => i00_couplers_to_tier2_xbar_0_BVALID(0),
      M_AXI_rdata(31 downto 0) => i00_couplers_to_tier2_xbar_0_RDATA(31 downto 0),
      M_AXI_rready(0) => i00_couplers_to_tier2_xbar_0_RREADY(0),
      M_AXI_rresp(1 downto 0) => i00_couplers_to_tier2_xbar_0_RRESP(1 downto 0),
      M_AXI_rvalid(0) => i00_couplers_to_tier2_xbar_0_RVALID(0),
      M_AXI_wdata(31 downto 0) => i00_couplers_to_tier2_xbar_0_WDATA(31 downto 0),
      M_AXI_wready(0) => i00_couplers_to_tier2_xbar_0_WREADY(0),
      M_AXI_wstrb(3 downto 0) => i00_couplers_to_tier2_xbar_0_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => i00_couplers_to_tier2_xbar_0_WVALID(0),
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => xbar_to_i00_couplers_ARADDR(31 downto 0),
      S_AXI_arprot(2 downto 0) => xbar_to_i00_couplers_ARPROT(2 downto 0),
      S_AXI_arready(0) => xbar_to_i00_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_i00_couplers_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => xbar_to_i00_couplers_AWADDR(31 downto 0),
      S_AXI_awprot(2 downto 0) => xbar_to_i00_couplers_AWPROT(2 downto 0),
      S_AXI_awready(0) => xbar_to_i00_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_i00_couplers_AWVALID(0),
      S_AXI_bready(0) => xbar_to_i00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => xbar_to_i00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_i00_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_i00_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_i00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => xbar_to_i00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_i00_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_i00_couplers_WDATA(31 downto 0),
      S_AXI_wready(0) => xbar_to_i00_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_i00_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => xbar_to_i00_couplers_WVALID(0)
    );
i01_couplers: entity work.i01_couplers_imp_4D644M
     port map (
      M_ACLK => axi_interconnect_0_ACLK_net,
      M_ARESETN => axi_interconnect_0_ARESETN_net,
      M_AXI_araddr(31 downto 0) => i01_couplers_to_tier2_xbar_1_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => i01_couplers_to_tier2_xbar_1_ARPROT(2 downto 0),
      M_AXI_arready(0) => i01_couplers_to_tier2_xbar_1_ARREADY(0),
      M_AXI_arvalid(0) => i01_couplers_to_tier2_xbar_1_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => i01_couplers_to_tier2_xbar_1_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => i01_couplers_to_tier2_xbar_1_AWPROT(2 downto 0),
      M_AXI_awready(0) => i01_couplers_to_tier2_xbar_1_AWREADY(0),
      M_AXI_awvalid(0) => i01_couplers_to_tier2_xbar_1_AWVALID(0),
      M_AXI_bready(0) => i01_couplers_to_tier2_xbar_1_BREADY(0),
      M_AXI_bresp(1 downto 0) => i01_couplers_to_tier2_xbar_1_BRESP(1 downto 0),
      M_AXI_bvalid(0) => i01_couplers_to_tier2_xbar_1_BVALID(0),
      M_AXI_rdata(31 downto 0) => i01_couplers_to_tier2_xbar_1_RDATA(31 downto 0),
      M_AXI_rready(0) => i01_couplers_to_tier2_xbar_1_RREADY(0),
      M_AXI_rresp(1 downto 0) => i01_couplers_to_tier2_xbar_1_RRESP(1 downto 0),
      M_AXI_rvalid(0) => i01_couplers_to_tier2_xbar_1_RVALID(0),
      M_AXI_wdata(31 downto 0) => i01_couplers_to_tier2_xbar_1_WDATA(31 downto 0),
      M_AXI_wready(0) => i01_couplers_to_tier2_xbar_1_WREADY(0),
      M_AXI_wstrb(3 downto 0) => i01_couplers_to_tier2_xbar_1_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => i01_couplers_to_tier2_xbar_1_WVALID(0),
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => xbar_to_i01_couplers_ARADDR(63 downto 32),
      S_AXI_arprot(2 downto 0) => xbar_to_i01_couplers_ARPROT(5 downto 3),
      S_AXI_arready(0) => xbar_to_i01_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_i01_couplers_ARVALID(1),
      S_AXI_awaddr(31 downto 0) => xbar_to_i01_couplers_AWADDR(63 downto 32),
      S_AXI_awprot(2 downto 0) => xbar_to_i01_couplers_AWPROT(5 downto 3),
      S_AXI_awready(0) => xbar_to_i01_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_i01_couplers_AWVALID(1),
      S_AXI_bready(0) => xbar_to_i01_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => xbar_to_i01_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_i01_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_i01_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_i01_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => xbar_to_i01_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_i01_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_i01_couplers_WDATA(63 downto 32),
      S_AXI_wready(0) => xbar_to_i01_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_i01_couplers_WSTRB(7 downto 4),
      S_AXI_wvalid(0) => xbar_to_i01_couplers_WVALID(1)
    );
i02_couplers: entity work.i02_couplers_imp_1RLPLHG
     port map (
      M_ACLK => axi_interconnect_0_ACLK_net,
      M_ARESETN => axi_interconnect_0_ARESETN_net,
      M_AXI_araddr(31 downto 0) => i02_couplers_to_tier2_xbar_2_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => i02_couplers_to_tier2_xbar_2_ARPROT(2 downto 0),
      M_AXI_arready(0) => i02_couplers_to_tier2_xbar_2_ARREADY(0),
      M_AXI_arvalid(0) => i02_couplers_to_tier2_xbar_2_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => i02_couplers_to_tier2_xbar_2_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => i02_couplers_to_tier2_xbar_2_AWPROT(2 downto 0),
      M_AXI_awready(0) => i02_couplers_to_tier2_xbar_2_AWREADY(0),
      M_AXI_awvalid(0) => i02_couplers_to_tier2_xbar_2_AWVALID(0),
      M_AXI_bready(0) => i02_couplers_to_tier2_xbar_2_BREADY(0),
      M_AXI_bresp(1 downto 0) => i02_couplers_to_tier2_xbar_2_BRESP(1 downto 0),
      M_AXI_bvalid(0) => i02_couplers_to_tier2_xbar_2_BVALID(0),
      M_AXI_rdata(31 downto 0) => i02_couplers_to_tier2_xbar_2_RDATA(31 downto 0),
      M_AXI_rready(0) => i02_couplers_to_tier2_xbar_2_RREADY(0),
      M_AXI_rresp(1 downto 0) => i02_couplers_to_tier2_xbar_2_RRESP(1 downto 0),
      M_AXI_rvalid(0) => i02_couplers_to_tier2_xbar_2_RVALID(0),
      M_AXI_wdata(31 downto 0) => i02_couplers_to_tier2_xbar_2_WDATA(31 downto 0),
      M_AXI_wready(0) => i02_couplers_to_tier2_xbar_2_WREADY(0),
      M_AXI_wstrb(3 downto 0) => i02_couplers_to_tier2_xbar_2_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => i02_couplers_to_tier2_xbar_2_WVALID(0),
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => xbar_to_i02_couplers_ARADDR(95 downto 64),
      S_AXI_arprot(2 downto 0) => xbar_to_i02_couplers_ARPROT(8 downto 6),
      S_AXI_arready(0) => xbar_to_i02_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_i02_couplers_ARVALID(2),
      S_AXI_awaddr(31 downto 0) => xbar_to_i02_couplers_AWADDR(95 downto 64),
      S_AXI_awprot(2 downto 0) => xbar_to_i02_couplers_AWPROT(8 downto 6),
      S_AXI_awready(0) => xbar_to_i02_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_i02_couplers_AWVALID(2),
      S_AXI_bready(0) => xbar_to_i02_couplers_BREADY(2),
      S_AXI_bresp(1 downto 0) => xbar_to_i02_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_i02_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_i02_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_i02_couplers_RREADY(2),
      S_AXI_rresp(1 downto 0) => xbar_to_i02_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_i02_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_i02_couplers_WDATA(95 downto 64),
      S_AXI_wready(0) => xbar_to_i02_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_i02_couplers_WSTRB(11 downto 8),
      S_AXI_wvalid(0) => xbar_to_i02_couplers_WVALID(2)
    );
i03_couplers: entity work.i03_couplers_imp_2VYPK5
     port map (
      M_ACLK => axi_interconnect_0_ACLK_net,
      M_ARESETN => axi_interconnect_0_ARESETN_net,
      M_AXI_araddr(31 downto 0) => i03_couplers_to_tier2_xbar_3_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => i03_couplers_to_tier2_xbar_3_ARPROT(2 downto 0),
      M_AXI_arready(0) => i03_couplers_to_tier2_xbar_3_ARREADY(0),
      M_AXI_arvalid(0) => i03_couplers_to_tier2_xbar_3_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => i03_couplers_to_tier2_xbar_3_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => i03_couplers_to_tier2_xbar_3_AWPROT(2 downto 0),
      M_AXI_awready(0) => i03_couplers_to_tier2_xbar_3_AWREADY(0),
      M_AXI_awvalid(0) => i03_couplers_to_tier2_xbar_3_AWVALID(0),
      M_AXI_bready(0) => i03_couplers_to_tier2_xbar_3_BREADY(0),
      M_AXI_bresp(1 downto 0) => i03_couplers_to_tier2_xbar_3_BRESP(1 downto 0),
      M_AXI_bvalid(0) => i03_couplers_to_tier2_xbar_3_BVALID(0),
      M_AXI_rdata(31 downto 0) => i03_couplers_to_tier2_xbar_3_RDATA(31 downto 0),
      M_AXI_rready(0) => i03_couplers_to_tier2_xbar_3_RREADY(0),
      M_AXI_rresp(1 downto 0) => i03_couplers_to_tier2_xbar_3_RRESP(1 downto 0),
      M_AXI_rvalid(0) => i03_couplers_to_tier2_xbar_3_RVALID(0),
      M_AXI_wdata(31 downto 0) => i03_couplers_to_tier2_xbar_3_WDATA(31 downto 0),
      M_AXI_wready(0) => i03_couplers_to_tier2_xbar_3_WREADY(0),
      M_AXI_wstrb(3 downto 0) => i03_couplers_to_tier2_xbar_3_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => i03_couplers_to_tier2_xbar_3_WVALID(0),
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => xbar_to_i03_couplers_ARADDR(127 downto 96),
      S_AXI_arprot(2 downto 0) => xbar_to_i03_couplers_ARPROT(11 downto 9),
      S_AXI_arready(0) => xbar_to_i03_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_i03_couplers_ARVALID(3),
      S_AXI_awaddr(31 downto 0) => xbar_to_i03_couplers_AWADDR(127 downto 96),
      S_AXI_awprot(2 downto 0) => xbar_to_i03_couplers_AWPROT(11 downto 9),
      S_AXI_awready(0) => xbar_to_i03_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_i03_couplers_AWVALID(3),
      S_AXI_bready(0) => xbar_to_i03_couplers_BREADY(3),
      S_AXI_bresp(1 downto 0) => xbar_to_i03_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_i03_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_i03_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_i03_couplers_RREADY(3),
      S_AXI_rresp(1 downto 0) => xbar_to_i03_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_i03_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_i03_couplers_WDATA(127 downto 96),
      S_AXI_wready(0) => xbar_to_i03_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_i03_couplers_WSTRB(15 downto 12),
      S_AXI_wvalid(0) => xbar_to_i03_couplers_WVALID(3)
    );
i04_couplers: entity work.i04_couplers_imp_1TA3K3L
     port map (
      M_ACLK => axi_interconnect_0_ACLK_net,
      M_ARESETN => axi_interconnect_0_ARESETN_net,
      M_AXI_araddr(31 downto 0) => i04_couplers_to_tier2_xbar_4_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => i04_couplers_to_tier2_xbar_4_ARPROT(2 downto 0),
      M_AXI_arready(0) => i04_couplers_to_tier2_xbar_4_ARREADY(0),
      M_AXI_arvalid(0) => i04_couplers_to_tier2_xbar_4_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => i04_couplers_to_tier2_xbar_4_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => i04_couplers_to_tier2_xbar_4_AWPROT(2 downto 0),
      M_AXI_awready(0) => i04_couplers_to_tier2_xbar_4_AWREADY(0),
      M_AXI_awvalid(0) => i04_couplers_to_tier2_xbar_4_AWVALID(0),
      M_AXI_bready(0) => i04_couplers_to_tier2_xbar_4_BREADY(0),
      M_AXI_bresp(1 downto 0) => i04_couplers_to_tier2_xbar_4_BRESP(1 downto 0),
      M_AXI_bvalid(0) => i04_couplers_to_tier2_xbar_4_BVALID(0),
      M_AXI_rdata(31 downto 0) => i04_couplers_to_tier2_xbar_4_RDATA(31 downto 0),
      M_AXI_rready(0) => i04_couplers_to_tier2_xbar_4_RREADY(0),
      M_AXI_rresp(1 downto 0) => i04_couplers_to_tier2_xbar_4_RRESP(1 downto 0),
      M_AXI_rvalid(0) => i04_couplers_to_tier2_xbar_4_RVALID(0),
      M_AXI_wdata(31 downto 0) => i04_couplers_to_tier2_xbar_4_WDATA(31 downto 0),
      M_AXI_wready(0) => i04_couplers_to_tier2_xbar_4_WREADY(0),
      M_AXI_wstrb(3 downto 0) => i04_couplers_to_tier2_xbar_4_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => i04_couplers_to_tier2_xbar_4_WVALID(0),
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => xbar_to_i04_couplers_ARADDR(159 downto 128),
      S_AXI_arprot(2 downto 0) => xbar_to_i04_couplers_ARPROT(14 downto 12),
      S_AXI_arready(0) => xbar_to_i04_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_i04_couplers_ARVALID(4),
      S_AXI_awaddr(31 downto 0) => xbar_to_i04_couplers_AWADDR(159 downto 128),
      S_AXI_awprot(2 downto 0) => xbar_to_i04_couplers_AWPROT(14 downto 12),
      S_AXI_awready(0) => xbar_to_i04_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_i04_couplers_AWVALID(4),
      S_AXI_bready(0) => xbar_to_i04_couplers_BREADY(4),
      S_AXI_bresp(1 downto 0) => xbar_to_i04_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_i04_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_i04_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_i04_couplers_RREADY(4),
      S_AXI_rresp(1 downto 0) => xbar_to_i04_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_i04_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_i04_couplers_WDATA(159 downto 128),
      S_AXI_wready(0) => xbar_to_i04_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_i04_couplers_WSTRB(19 downto 16),
      S_AXI_wvalid(0) => xbar_to_i04_couplers_WVALID(4)
    );
m00_couplers: entity work.m00_couplers_imp_1CA5Z32
     port map (
      M_ACLK => M00_ACLK_1,
      M_ARESETN => M00_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m00_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arready => m00_couplers_to_axi_interconnect_0_ARREADY,
      M_AXI_arvalid => m00_couplers_to_axi_interconnect_0_ARVALID,
      M_AXI_awaddr(31 downto 0) => m00_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awready => m00_couplers_to_axi_interconnect_0_AWREADY,
      M_AXI_awvalid => m00_couplers_to_axi_interconnect_0_AWVALID,
      M_AXI_bready => m00_couplers_to_axi_interconnect_0_BREADY,
      M_AXI_bresp(1 downto 0) => m00_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid => m00_couplers_to_axi_interconnect_0_BVALID,
      M_AXI_rdata(31 downto 0) => m00_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready => m00_couplers_to_axi_interconnect_0_RREADY,
      M_AXI_rresp(1 downto 0) => m00_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid => m00_couplers_to_axi_interconnect_0_RVALID,
      M_AXI_wdata(31 downto 0) => m00_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready => m00_couplers_to_axi_interconnect_0_WREADY,
      M_AXI_wstrb(3 downto 0) => m00_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid => m00_couplers_to_axi_interconnect_0_WVALID,
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_0_to_m00_couplers_ARADDR(31 downto 0),
      S_AXI_arready => tier2_xbar_0_to_m00_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_0_to_m00_couplers_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_0_to_m00_couplers_AWADDR(31 downto 0),
      S_AXI_awready => tier2_xbar_0_to_m00_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_0_to_m00_couplers_AWVALID(0),
      S_AXI_bready => tier2_xbar_0_to_m00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_0_to_m00_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_0_to_m00_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_0_to_m00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_0_to_m00_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_0_to_m00_couplers_WDATA(31 downto 0),
      S_AXI_wready => tier2_xbar_0_to_m00_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_0_to_m00_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid => tier2_xbar_0_to_m00_couplers_WVALID(0)
    );
m01_couplers: entity work.m01_couplers_imp_I4GRPB
     port map (
      M_ACLK => M01_ACLK_1,
      M_ARESETN => M01_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m01_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arready => m01_couplers_to_axi_interconnect_0_ARREADY,
      M_AXI_arvalid => m01_couplers_to_axi_interconnect_0_ARVALID,
      M_AXI_awaddr(31 downto 0) => m01_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awready => m01_couplers_to_axi_interconnect_0_AWREADY,
      M_AXI_awvalid => m01_couplers_to_axi_interconnect_0_AWVALID,
      M_AXI_bready => m01_couplers_to_axi_interconnect_0_BREADY,
      M_AXI_bresp(1 downto 0) => m01_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid => m01_couplers_to_axi_interconnect_0_BVALID,
      M_AXI_rdata(31 downto 0) => m01_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready => m01_couplers_to_axi_interconnect_0_RREADY,
      M_AXI_rresp(1 downto 0) => m01_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid => m01_couplers_to_axi_interconnect_0_RVALID,
      M_AXI_wdata(31 downto 0) => m01_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready => m01_couplers_to_axi_interconnect_0_WREADY,
      M_AXI_wstrb(3 downto 0) => m01_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid => m01_couplers_to_axi_interconnect_0_WVALID,
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_0_to_m01_couplers_ARADDR(63 downto 32),
      S_AXI_arready => tier2_xbar_0_to_m01_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_0_to_m01_couplers_ARVALID(1),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_0_to_m01_couplers_AWADDR(63 downto 32),
      S_AXI_awready => tier2_xbar_0_to_m01_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_0_to_m01_couplers_AWVALID(1),
      S_AXI_bready => tier2_xbar_0_to_m01_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m01_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_0_to_m01_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_0_to_m01_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_0_to_m01_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m01_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_0_to_m01_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_0_to_m01_couplers_WDATA(63 downto 32),
      S_AXI_wready => tier2_xbar_0_to_m01_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_0_to_m01_couplers_WSTRB(7 downto 4),
      S_AXI_wvalid => tier2_xbar_0_to_m01_couplers_WVALID(1)
    );
m02_couplers: entity work.m02_couplers_imp_1BOGR4T
     port map (
      M_ACLK => M02_ACLK_1,
      M_ARESETN => M02_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m02_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arready => m02_couplers_to_axi_interconnect_0_ARREADY,
      M_AXI_arvalid => m02_couplers_to_axi_interconnect_0_ARVALID,
      M_AXI_awaddr(31 downto 0) => m02_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awready => m02_couplers_to_axi_interconnect_0_AWREADY,
      M_AXI_awvalid => m02_couplers_to_axi_interconnect_0_AWVALID,
      M_AXI_bready => m02_couplers_to_axi_interconnect_0_BREADY,
      M_AXI_bresp(1 downto 0) => m02_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid => m02_couplers_to_axi_interconnect_0_BVALID,
      M_AXI_rdata(31 downto 0) => m02_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready => m02_couplers_to_axi_interconnect_0_RREADY,
      M_AXI_rresp(1 downto 0) => m02_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid => m02_couplers_to_axi_interconnect_0_RVALID,
      M_AXI_wdata(31 downto 0) => m02_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready => m02_couplers_to_axi_interconnect_0_WREADY,
      M_AXI_wstrb(3 downto 0) => m02_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid => m02_couplers_to_axi_interconnect_0_WVALID,
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_0_to_m02_couplers_ARADDR(95 downto 64),
      S_AXI_arready => tier2_xbar_0_to_m02_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_0_to_m02_couplers_ARVALID(2),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_0_to_m02_couplers_AWADDR(95 downto 64),
      S_AXI_awready => tier2_xbar_0_to_m02_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_0_to_m02_couplers_AWVALID(2),
      S_AXI_bready => tier2_xbar_0_to_m02_couplers_BREADY(2),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m02_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_0_to_m02_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_0_to_m02_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_0_to_m02_couplers_RREADY(2),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m02_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_0_to_m02_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_0_to_m02_couplers_WDATA(95 downto 64),
      S_AXI_wready => tier2_xbar_0_to_m02_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_0_to_m02_couplers_WSTRB(11 downto 8),
      S_AXI_wvalid => tier2_xbar_0_to_m02_couplers_WVALID(2)
    );
m03_couplers: entity work.m03_couplers_imp_J0G1J0
     port map (
      M_ACLK => M03_ACLK_1,
      M_ARESETN => M03_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m03_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m03_couplers_to_axi_interconnect_0_ARPROT(2 downto 0),
      M_AXI_arready(0) => m03_couplers_to_axi_interconnect_0_ARREADY(0),
      M_AXI_arvalid(0) => m03_couplers_to_axi_interconnect_0_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m03_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m03_couplers_to_axi_interconnect_0_AWPROT(2 downto 0),
      M_AXI_awready(0) => m03_couplers_to_axi_interconnect_0_AWREADY(0),
      M_AXI_awvalid(0) => m03_couplers_to_axi_interconnect_0_AWVALID(0),
      M_AXI_bready(0) => m03_couplers_to_axi_interconnect_0_BREADY(0),
      M_AXI_bresp(1 downto 0) => m03_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m03_couplers_to_axi_interconnect_0_BVALID(0),
      M_AXI_rdata(31 downto 0) => m03_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready(0) => m03_couplers_to_axi_interconnect_0_RREADY(0),
      M_AXI_rresp(1 downto 0) => m03_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m03_couplers_to_axi_interconnect_0_RVALID(0),
      M_AXI_wdata(31 downto 0) => m03_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready(0) => m03_couplers_to_axi_interconnect_0_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m03_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m03_couplers_to_axi_interconnect_0_WVALID(0),
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_0_to_m03_couplers_ARADDR(127 downto 96),
      S_AXI_arprot(2 downto 0) => tier2_xbar_0_to_m03_couplers_ARPROT(11 downto 9),
      S_AXI_arready(0) => tier2_xbar_0_to_m03_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_0_to_m03_couplers_ARVALID(3),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_0_to_m03_couplers_AWADDR(127 downto 96),
      S_AXI_awprot(2 downto 0) => tier2_xbar_0_to_m03_couplers_AWPROT(11 downto 9),
      S_AXI_awready(0) => tier2_xbar_0_to_m03_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_0_to_m03_couplers_AWVALID(3),
      S_AXI_bready(0) => tier2_xbar_0_to_m03_couplers_BREADY(3),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m03_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_0_to_m03_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_0_to_m03_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_0_to_m03_couplers_RREADY(3),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m03_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_0_to_m03_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_0_to_m03_couplers_WDATA(127 downto 96),
      S_AXI_wready(0) => tier2_xbar_0_to_m03_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_0_to_m03_couplers_WSTRB(15 downto 12),
      S_AXI_wvalid(0) => tier2_xbar_0_to_m03_couplers_WVALID(3)
    );
m04_couplers: entity work.m04_couplers_imp_19YU2FS
     port map (
      M_ACLK => M04_ACLK_1,
      M_ARESETN => M04_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m04_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m04_couplers_to_axi_interconnect_0_ARPROT(2 downto 0),
      M_AXI_arready(0) => m04_couplers_to_axi_interconnect_0_ARREADY(0),
      M_AXI_arvalid(0) => m04_couplers_to_axi_interconnect_0_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m04_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m04_couplers_to_axi_interconnect_0_AWPROT(2 downto 0),
      M_AXI_awready(0) => m04_couplers_to_axi_interconnect_0_AWREADY(0),
      M_AXI_awvalid(0) => m04_couplers_to_axi_interconnect_0_AWVALID(0),
      M_AXI_bready(0) => m04_couplers_to_axi_interconnect_0_BREADY(0),
      M_AXI_bresp(1 downto 0) => m04_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m04_couplers_to_axi_interconnect_0_BVALID(0),
      M_AXI_rdata(31 downto 0) => m04_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready(0) => m04_couplers_to_axi_interconnect_0_RREADY(0),
      M_AXI_rresp(1 downto 0) => m04_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m04_couplers_to_axi_interconnect_0_RVALID(0),
      M_AXI_wdata(31 downto 0) => m04_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready(0) => m04_couplers_to_axi_interconnect_0_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m04_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m04_couplers_to_axi_interconnect_0_WVALID(0),
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_0_to_m04_couplers_ARADDR(159 downto 128),
      S_AXI_arprot(2 downto 0) => tier2_xbar_0_to_m04_couplers_ARPROT(14 downto 12),
      S_AXI_arready(0) => tier2_xbar_0_to_m04_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_0_to_m04_couplers_ARVALID(4),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_0_to_m04_couplers_AWADDR(159 downto 128),
      S_AXI_awprot(2 downto 0) => tier2_xbar_0_to_m04_couplers_AWPROT(14 downto 12),
      S_AXI_awready(0) => tier2_xbar_0_to_m04_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_0_to_m04_couplers_AWVALID(4),
      S_AXI_bready(0) => tier2_xbar_0_to_m04_couplers_BREADY(4),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m04_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_0_to_m04_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_0_to_m04_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_0_to_m04_couplers_RREADY(4),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m04_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_0_to_m04_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_0_to_m04_couplers_WDATA(159 downto 128),
      S_AXI_wready(0) => tier2_xbar_0_to_m04_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_0_to_m04_couplers_WSTRB(19 downto 16),
      S_AXI_wvalid(0) => tier2_xbar_0_to_m04_couplers_WVALID(4)
    );
m05_couplers: entity work.m05_couplers_imp_KSVY9L
     port map (
      M_ACLK => M05_ACLK_1,
      M_ARESETN => M05_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m05_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m05_couplers_to_axi_interconnect_0_ARPROT(2 downto 0),
      M_AXI_arready(0) => m05_couplers_to_axi_interconnect_0_ARREADY(0),
      M_AXI_arvalid(0) => m05_couplers_to_axi_interconnect_0_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m05_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m05_couplers_to_axi_interconnect_0_AWPROT(2 downto 0),
      M_AXI_awready(0) => m05_couplers_to_axi_interconnect_0_AWREADY(0),
      M_AXI_awvalid(0) => m05_couplers_to_axi_interconnect_0_AWVALID(0),
      M_AXI_bready(0) => m05_couplers_to_axi_interconnect_0_BREADY(0),
      M_AXI_bresp(1 downto 0) => m05_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m05_couplers_to_axi_interconnect_0_BVALID(0),
      M_AXI_rdata(31 downto 0) => m05_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready(0) => m05_couplers_to_axi_interconnect_0_RREADY(0),
      M_AXI_rresp(1 downto 0) => m05_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m05_couplers_to_axi_interconnect_0_RVALID(0),
      M_AXI_wdata(31 downto 0) => m05_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready(0) => m05_couplers_to_axi_interconnect_0_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m05_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m05_couplers_to_axi_interconnect_0_WVALID(0),
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_0_to_m05_couplers_ARADDR(191 downto 160),
      S_AXI_arprot(2 downto 0) => tier2_xbar_0_to_m05_couplers_ARPROT(17 downto 15),
      S_AXI_arready(0) => tier2_xbar_0_to_m05_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_0_to_m05_couplers_ARVALID(5),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_0_to_m05_couplers_AWADDR(191 downto 160),
      S_AXI_awprot(2 downto 0) => tier2_xbar_0_to_m05_couplers_AWPROT(17 downto 15),
      S_AXI_awready(0) => tier2_xbar_0_to_m05_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_0_to_m05_couplers_AWVALID(5),
      S_AXI_bready(0) => tier2_xbar_0_to_m05_couplers_BREADY(5),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m05_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_0_to_m05_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_0_to_m05_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_0_to_m05_couplers_RREADY(5),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m05_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_0_to_m05_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_0_to_m05_couplers_WDATA(191 downto 160),
      S_AXI_wready(0) => tier2_xbar_0_to_m05_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_0_to_m05_couplers_WSTRB(23 downto 20),
      S_AXI_wvalid(0) => tier2_xbar_0_to_m05_couplers_WVALID(5)
    );
m06_couplers: entity work.m06_couplers_imp_18J6S0R
     port map (
      M_ACLK => M06_ACLK_1,
      M_ARESETN => M06_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m06_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arready => m06_couplers_to_axi_interconnect_0_ARREADY,
      M_AXI_arvalid => m06_couplers_to_axi_interconnect_0_ARVALID,
      M_AXI_awaddr(31 downto 0) => m06_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awready => m06_couplers_to_axi_interconnect_0_AWREADY,
      M_AXI_awvalid => m06_couplers_to_axi_interconnect_0_AWVALID,
      M_AXI_bready => m06_couplers_to_axi_interconnect_0_BREADY,
      M_AXI_bresp(1 downto 0) => m06_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid => m06_couplers_to_axi_interconnect_0_BVALID,
      M_AXI_rdata(31 downto 0) => m06_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready => m06_couplers_to_axi_interconnect_0_RREADY,
      M_AXI_rresp(1 downto 0) => m06_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid => m06_couplers_to_axi_interconnect_0_RVALID,
      M_AXI_wdata(31 downto 0) => m06_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready => m06_couplers_to_axi_interconnect_0_WREADY,
      M_AXI_wstrb(3 downto 0) => m06_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid => m06_couplers_to_axi_interconnect_0_WVALID,
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_0_to_m06_couplers_ARADDR(223 downto 192),
      S_AXI_arready => tier2_xbar_0_to_m06_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_0_to_m06_couplers_ARVALID(6),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_0_to_m06_couplers_AWADDR(223 downto 192),
      S_AXI_awready => tier2_xbar_0_to_m06_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_0_to_m06_couplers_AWVALID(6),
      S_AXI_bready => tier2_xbar_0_to_m06_couplers_BREADY(6),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m06_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_0_to_m06_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_0_to_m06_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_0_to_m06_couplers_RREADY(6),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m06_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_0_to_m06_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_0_to_m06_couplers_WDATA(223 downto 192),
      S_AXI_wready => tier2_xbar_0_to_m06_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_0_to_m06_couplers_WSTRB(27 downto 24),
      S_AXI_wvalid => tier2_xbar_0_to_m06_couplers_WVALID(6)
    );
m07_couplers: entity work.m07_couplers_imp_LYVHKQ
     port map (
      M_ACLK => M07_ACLK_1,
      M_ARESETN => M07_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m07_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m07_couplers_to_axi_interconnect_0_ARPROT(2 downto 0),
      M_AXI_arready(0) => m07_couplers_to_axi_interconnect_0_ARREADY(0),
      M_AXI_arvalid(0) => m07_couplers_to_axi_interconnect_0_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m07_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m07_couplers_to_axi_interconnect_0_AWPROT(2 downto 0),
      M_AXI_awready(0) => m07_couplers_to_axi_interconnect_0_AWREADY(0),
      M_AXI_awvalid(0) => m07_couplers_to_axi_interconnect_0_AWVALID(0),
      M_AXI_bready(0) => m07_couplers_to_axi_interconnect_0_BREADY(0),
      M_AXI_bresp(1 downto 0) => m07_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m07_couplers_to_axi_interconnect_0_BVALID(0),
      M_AXI_rdata(31 downto 0) => m07_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready(0) => m07_couplers_to_axi_interconnect_0_RREADY(0),
      M_AXI_rresp(1 downto 0) => m07_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m07_couplers_to_axi_interconnect_0_RVALID(0),
      M_AXI_wdata(31 downto 0) => m07_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready(0) => m07_couplers_to_axi_interconnect_0_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m07_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m07_couplers_to_axi_interconnect_0_WVALID(0),
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_0_to_m07_couplers_ARADDR(255 downto 224),
      S_AXI_arprot(2 downto 0) => tier2_xbar_0_to_m07_couplers_ARPROT(23 downto 21),
      S_AXI_arready(0) => tier2_xbar_0_to_m07_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_0_to_m07_couplers_ARVALID(7),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_0_to_m07_couplers_AWADDR(255 downto 224),
      S_AXI_awprot(2 downto 0) => tier2_xbar_0_to_m07_couplers_AWPROT(23 downto 21),
      S_AXI_awready(0) => tier2_xbar_0_to_m07_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_0_to_m07_couplers_AWVALID(7),
      S_AXI_bready(0) => tier2_xbar_0_to_m07_couplers_BREADY(7),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m07_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_0_to_m07_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_0_to_m07_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_0_to_m07_couplers_RREADY(7),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m07_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_0_to_m07_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_0_to_m07_couplers_WDATA(255 downto 224),
      S_AXI_wready(0) => tier2_xbar_0_to_m07_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_0_to_m07_couplers_WSTRB(31 downto 28),
      S_AXI_wvalid(0) => tier2_xbar_0_to_m07_couplers_WVALID(7)
    );
m08_couplers: entity work.m08_couplers_imp_1FF5BKI
     port map (
      M_ACLK => M08_ACLK_1,
      M_ARESETN => M08_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m08_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m08_couplers_to_axi_interconnect_0_ARPROT(2 downto 0),
      M_AXI_arready(0) => m08_couplers_to_axi_interconnect_0_ARREADY(0),
      M_AXI_arvalid(0) => m08_couplers_to_axi_interconnect_0_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m08_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m08_couplers_to_axi_interconnect_0_AWPROT(2 downto 0),
      M_AXI_awready(0) => m08_couplers_to_axi_interconnect_0_AWREADY(0),
      M_AXI_awvalid(0) => m08_couplers_to_axi_interconnect_0_AWVALID(0),
      M_AXI_bready(0) => m08_couplers_to_axi_interconnect_0_BREADY(0),
      M_AXI_bresp(1 downto 0) => m08_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m08_couplers_to_axi_interconnect_0_BVALID(0),
      M_AXI_rdata(31 downto 0) => m08_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready(0) => m08_couplers_to_axi_interconnect_0_RREADY(0),
      M_AXI_rresp(1 downto 0) => m08_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m08_couplers_to_axi_interconnect_0_RVALID(0),
      M_AXI_wdata(31 downto 0) => m08_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready(0) => m08_couplers_to_axi_interconnect_0_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m08_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m08_couplers_to_axi_interconnect_0_WVALID(0),
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_1_to_m08_couplers_ARADDR(31 downto 0),
      S_AXI_arprot(2 downto 0) => tier2_xbar_1_to_m08_couplers_ARPROT(2 downto 0),
      S_AXI_arready(0) => tier2_xbar_1_to_m08_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_1_to_m08_couplers_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_1_to_m08_couplers_AWADDR(31 downto 0),
      S_AXI_awprot(2 downto 0) => tier2_xbar_1_to_m08_couplers_AWPROT(2 downto 0),
      S_AXI_awready(0) => tier2_xbar_1_to_m08_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_1_to_m08_couplers_AWVALID(0),
      S_AXI_bready(0) => tier2_xbar_1_to_m08_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m08_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_1_to_m08_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_1_to_m08_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_1_to_m08_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m08_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_1_to_m08_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_1_to_m08_couplers_WDATA(31 downto 0),
      S_AXI_wready(0) => tier2_xbar_1_to_m08_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_1_to_m08_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => tier2_xbar_1_to_m08_couplers_WVALID(0)
    );
m09_couplers: entity work.m09_couplers_imp_NV1J5F
     port map (
      M_ACLK => M09_ACLK_1,
      M_ARESETN => M09_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m09_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m09_couplers_to_axi_interconnect_0_ARPROT(2 downto 0),
      M_AXI_arready(0) => m09_couplers_to_axi_interconnect_0_ARREADY(0),
      M_AXI_arvalid(0) => m09_couplers_to_axi_interconnect_0_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m09_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m09_couplers_to_axi_interconnect_0_AWPROT(2 downto 0),
      M_AXI_awready(0) => m09_couplers_to_axi_interconnect_0_AWREADY(0),
      M_AXI_awvalid(0) => m09_couplers_to_axi_interconnect_0_AWVALID(0),
      M_AXI_bready(0) => m09_couplers_to_axi_interconnect_0_BREADY(0),
      M_AXI_bresp(1 downto 0) => m09_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m09_couplers_to_axi_interconnect_0_BVALID(0),
      M_AXI_rdata(31 downto 0) => m09_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready(0) => m09_couplers_to_axi_interconnect_0_RREADY(0),
      M_AXI_rresp(1 downto 0) => m09_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m09_couplers_to_axi_interconnect_0_RVALID(0),
      M_AXI_wdata(31 downto 0) => m09_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready(0) => m09_couplers_to_axi_interconnect_0_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m09_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m09_couplers_to_axi_interconnect_0_WVALID(0),
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_1_to_m09_couplers_ARADDR(63 downto 32),
      S_AXI_arprot(2 downto 0) => tier2_xbar_1_to_m09_couplers_ARPROT(5 downto 3),
      S_AXI_arready(0) => tier2_xbar_1_to_m09_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_1_to_m09_couplers_ARVALID(1),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_1_to_m09_couplers_AWADDR(63 downto 32),
      S_AXI_awprot(2 downto 0) => tier2_xbar_1_to_m09_couplers_AWPROT(5 downto 3),
      S_AXI_awready(0) => tier2_xbar_1_to_m09_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_1_to_m09_couplers_AWVALID(1),
      S_AXI_bready(0) => tier2_xbar_1_to_m09_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m09_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_1_to_m09_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_1_to_m09_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_1_to_m09_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m09_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_1_to_m09_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_1_to_m09_couplers_WDATA(63 downto 32),
      S_AXI_wready(0) => tier2_xbar_1_to_m09_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_1_to_m09_couplers_WSTRB(7 downto 4),
      S_AXI_wvalid(0) => tier2_xbar_1_to_m09_couplers_WVALID(1)
    );
m10_couplers: entity work.m10_couplers_imp_XTG13A
     port map (
      M_ACLK => M10_ACLK_1,
      M_ARESETN => M10_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m10_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m10_couplers_to_axi_interconnect_0_ARPROT(2 downto 0),
      M_AXI_arready(0) => m10_couplers_to_axi_interconnect_0_ARREADY(0),
      M_AXI_arvalid(0) => m10_couplers_to_axi_interconnect_0_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m10_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m10_couplers_to_axi_interconnect_0_AWPROT(2 downto 0),
      M_AXI_awready(0) => m10_couplers_to_axi_interconnect_0_AWREADY(0),
      M_AXI_awvalid(0) => m10_couplers_to_axi_interconnect_0_AWVALID(0),
      M_AXI_bready(0) => m10_couplers_to_axi_interconnect_0_BREADY(0),
      M_AXI_bresp(1 downto 0) => m10_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m10_couplers_to_axi_interconnect_0_BVALID(0),
      M_AXI_rdata(31 downto 0) => m10_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready(0) => m10_couplers_to_axi_interconnect_0_RREADY(0),
      M_AXI_rresp(1 downto 0) => m10_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m10_couplers_to_axi_interconnect_0_RVALID(0),
      M_AXI_wdata(31 downto 0) => m10_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready(0) => m10_couplers_to_axi_interconnect_0_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m10_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m10_couplers_to_axi_interconnect_0_WVALID(0),
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_1_to_m10_couplers_ARADDR(95 downto 64),
      S_AXI_arprot(2 downto 0) => tier2_xbar_1_to_m10_couplers_ARPROT(8 downto 6),
      S_AXI_arready(0) => tier2_xbar_1_to_m10_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_1_to_m10_couplers_ARVALID(2),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_1_to_m10_couplers_AWADDR(95 downto 64),
      S_AXI_awprot(2 downto 0) => tier2_xbar_1_to_m10_couplers_AWPROT(8 downto 6),
      S_AXI_awready(0) => tier2_xbar_1_to_m10_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_1_to_m10_couplers_AWVALID(2),
      S_AXI_bready(0) => tier2_xbar_1_to_m10_couplers_BREADY(2),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m10_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_1_to_m10_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_1_to_m10_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_1_to_m10_couplers_RREADY(2),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m10_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_1_to_m10_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_1_to_m10_couplers_WDATA(95 downto 64),
      S_AXI_wready(0) => tier2_xbar_1_to_m10_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_1_to_m10_couplers_WSTRB(11 downto 8),
      S_AXI_wvalid(0) => tier2_xbar_1_to_m10_couplers_WVALID(2)
    );
m11_couplers: entity work.m11_couplers_imp_15TB7MV
     port map (
      M_ACLK => M11_ACLK_1,
      M_ARESETN => M11_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m11_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arready(0) => m11_couplers_to_axi_interconnect_0_ARREADY(0),
      M_AXI_arvalid(0) => m11_couplers_to_axi_interconnect_0_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m11_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awready(0) => m11_couplers_to_axi_interconnect_0_AWREADY(0),
      M_AXI_awvalid(0) => m11_couplers_to_axi_interconnect_0_AWVALID(0),
      M_AXI_bready(0) => m11_couplers_to_axi_interconnect_0_BREADY(0),
      M_AXI_bresp(1 downto 0) => m11_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m11_couplers_to_axi_interconnect_0_BVALID(0),
      M_AXI_rdata(31 downto 0) => m11_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready(0) => m11_couplers_to_axi_interconnect_0_RREADY(0),
      M_AXI_rresp(1 downto 0) => m11_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m11_couplers_to_axi_interconnect_0_RVALID(0),
      M_AXI_wdata(31 downto 0) => m11_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready(0) => m11_couplers_to_axi_interconnect_0_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m11_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m11_couplers_to_axi_interconnect_0_WVALID(0),
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_1_to_m11_couplers_ARADDR(127 downto 96),
      S_AXI_arready(0) => tier2_xbar_1_to_m11_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_1_to_m11_couplers_ARVALID(3),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_1_to_m11_couplers_AWADDR(127 downto 96),
      S_AXI_awready(0) => tier2_xbar_1_to_m11_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_1_to_m11_couplers_AWVALID(3),
      S_AXI_bready(0) => tier2_xbar_1_to_m11_couplers_BREADY(3),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m11_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_1_to_m11_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_1_to_m11_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_1_to_m11_couplers_RREADY(3),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m11_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_1_to_m11_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_1_to_m11_couplers_WDATA(127 downto 96),
      S_AXI_wready(0) => tier2_xbar_1_to_m11_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_1_to_m11_couplers_WSTRB(15 downto 12),
      S_AXI_wvalid(0) => tier2_xbar_1_to_m11_couplers_WVALID(3)
    );
m12_couplers: entity work.m12_couplers_imp_YGOZD1
     port map (
      M_ACLK => M12_ACLK_1,
      M_ARESETN => M12_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m12_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arready(0) => m12_couplers_to_axi_interconnect_0_ARREADY(0),
      M_AXI_arvalid(0) => m12_couplers_to_axi_interconnect_0_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m12_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awready(0) => m12_couplers_to_axi_interconnect_0_AWREADY(0),
      M_AXI_awvalid(0) => m12_couplers_to_axi_interconnect_0_AWVALID(0),
      M_AXI_bready(0) => m12_couplers_to_axi_interconnect_0_BREADY(0),
      M_AXI_bresp(1 downto 0) => m12_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m12_couplers_to_axi_interconnect_0_BVALID(0),
      M_AXI_rdata(31 downto 0) => m12_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready(0) => m12_couplers_to_axi_interconnect_0_RREADY(0),
      M_AXI_rresp(1 downto 0) => m12_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m12_couplers_to_axi_interconnect_0_RVALID(0),
      M_AXI_wdata(31 downto 0) => m12_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready(0) => m12_couplers_to_axi_interconnect_0_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m12_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m12_couplers_to_axi_interconnect_0_WVALID(0),
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_1_to_m12_couplers_ARADDR(159 downto 128),
      S_AXI_arready(0) => tier2_xbar_1_to_m12_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_1_to_m12_couplers_ARVALID(4),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_1_to_m12_couplers_AWADDR(159 downto 128),
      S_AXI_awready(0) => tier2_xbar_1_to_m12_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_1_to_m12_couplers_AWVALID(4),
      S_AXI_bready(0) => tier2_xbar_1_to_m12_couplers_BREADY(4),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m12_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_1_to_m12_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_1_to_m12_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_1_to_m12_couplers_RREADY(4),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m12_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_1_to_m12_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_1_to_m12_couplers_WDATA(159 downto 128),
      S_AXI_wready(0) => tier2_xbar_1_to_m12_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_1_to_m12_couplers_WSTRB(19 downto 16),
      S_AXI_wvalid(0) => tier2_xbar_1_to_m12_couplers_WVALID(4)
    );
m13_couplers: entity work.m13_couplers_imp_14WD4H0
     port map (
      M_ACLK => M13_ACLK_1,
      M_ARESETN => M13_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m13_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m13_couplers_to_axi_interconnect_0_ARPROT(2 downto 0),
      M_AXI_arready(0) => m13_couplers_to_axi_interconnect_0_ARREADY(0),
      M_AXI_arvalid(0) => m13_couplers_to_axi_interconnect_0_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m13_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m13_couplers_to_axi_interconnect_0_AWPROT(2 downto 0),
      M_AXI_awready(0) => m13_couplers_to_axi_interconnect_0_AWREADY(0),
      M_AXI_awvalid(0) => m13_couplers_to_axi_interconnect_0_AWVALID(0),
      M_AXI_bready(0) => m13_couplers_to_axi_interconnect_0_BREADY(0),
      M_AXI_bresp(1 downto 0) => m13_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m13_couplers_to_axi_interconnect_0_BVALID(0),
      M_AXI_rdata(31 downto 0) => m13_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready(0) => m13_couplers_to_axi_interconnect_0_RREADY(0),
      M_AXI_rresp(1 downto 0) => m13_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m13_couplers_to_axi_interconnect_0_RVALID(0),
      M_AXI_wdata(31 downto 0) => m13_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready(0) => m13_couplers_to_axi_interconnect_0_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m13_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m13_couplers_to_axi_interconnect_0_WVALID(0),
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_1_to_m13_couplers_ARADDR(191 downto 160),
      S_AXI_arprot(2 downto 0) => tier2_xbar_1_to_m13_couplers_ARPROT(17 downto 15),
      S_AXI_arready(0) => tier2_xbar_1_to_m13_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_1_to_m13_couplers_ARVALID(5),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_1_to_m13_couplers_AWADDR(191 downto 160),
      S_AXI_awprot(2 downto 0) => tier2_xbar_1_to_m13_couplers_AWPROT(17 downto 15),
      S_AXI_awready(0) => tier2_xbar_1_to_m13_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_1_to_m13_couplers_AWVALID(5),
      S_AXI_bready(0) => tier2_xbar_1_to_m13_couplers_BREADY(5),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m13_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_1_to_m13_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_1_to_m13_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_1_to_m13_couplers_RREADY(5),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m13_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_1_to_m13_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_1_to_m13_couplers_WDATA(191 downto 160),
      S_AXI_wready(0) => tier2_xbar_1_to_m13_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_1_to_m13_couplers_WSTRB(23 downto 20),
      S_AXI_wvalid(0) => tier2_xbar_1_to_m13_couplers_WVALID(5)
    );
m14_couplers: entity work.m14_couplers_imp_VPKEWW
     port map (
      M_ACLK => M14_ACLK_1,
      M_ARESETN => M14_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m14_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m14_couplers_to_axi_interconnect_0_ARPROT(2 downto 0),
      M_AXI_arready(0) => m14_couplers_to_axi_interconnect_0_ARREADY(0),
      M_AXI_arvalid(0) => m14_couplers_to_axi_interconnect_0_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m14_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m14_couplers_to_axi_interconnect_0_AWPROT(2 downto 0),
      M_AXI_awready(0) => m14_couplers_to_axi_interconnect_0_AWREADY(0),
      M_AXI_awvalid(0) => m14_couplers_to_axi_interconnect_0_AWVALID(0),
      M_AXI_bready(0) => m14_couplers_to_axi_interconnect_0_BREADY(0),
      M_AXI_bresp(1 downto 0) => m14_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m14_couplers_to_axi_interconnect_0_BVALID(0),
      M_AXI_rdata(31 downto 0) => m14_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready(0) => m14_couplers_to_axi_interconnect_0_RREADY(0),
      M_AXI_rresp(1 downto 0) => m14_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m14_couplers_to_axi_interconnect_0_RVALID(0),
      M_AXI_wdata(31 downto 0) => m14_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready(0) => m14_couplers_to_axi_interconnect_0_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m14_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m14_couplers_to_axi_interconnect_0_WVALID(0),
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_1_to_m14_couplers_ARADDR(223 downto 192),
      S_AXI_arprot(2 downto 0) => tier2_xbar_1_to_m14_couplers_ARPROT(20 downto 18),
      S_AXI_arready(0) => tier2_xbar_1_to_m14_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_1_to_m14_couplers_ARVALID(6),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_1_to_m14_couplers_AWADDR(223 downto 192),
      S_AXI_awprot(2 downto 0) => tier2_xbar_1_to_m14_couplers_AWPROT(20 downto 18),
      S_AXI_awready(0) => tier2_xbar_1_to_m14_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_1_to_m14_couplers_AWVALID(6),
      S_AXI_bready(0) => tier2_xbar_1_to_m14_couplers_BREADY(6),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m14_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_1_to_m14_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_1_to_m14_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_1_to_m14_couplers_RREADY(6),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m14_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_1_to_m14_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_1_to_m14_couplers_WDATA(223 downto 192),
      S_AXI_wready(0) => tier2_xbar_1_to_m14_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_1_to_m14_couplers_WSTRB(27 downto 24),
      S_AXI_wvalid(0) => tier2_xbar_1_to_m14_couplers_WVALID(6)
    );
m15_couplers: entity work.m15_couplers_imp_17LB49T
     port map (
      M_ACLK => M15_ACLK_1,
      M_ARESETN => M15_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m15_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m15_couplers_to_axi_interconnect_0_ARPROT(2 downto 0),
      M_AXI_arready(0) => m15_couplers_to_axi_interconnect_0_ARREADY(0),
      M_AXI_arvalid(0) => m15_couplers_to_axi_interconnect_0_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m15_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m15_couplers_to_axi_interconnect_0_AWPROT(2 downto 0),
      M_AXI_awready(0) => m15_couplers_to_axi_interconnect_0_AWREADY(0),
      M_AXI_awvalid(0) => m15_couplers_to_axi_interconnect_0_AWVALID(0),
      M_AXI_bready(0) => m15_couplers_to_axi_interconnect_0_BREADY(0),
      M_AXI_bresp(1 downto 0) => m15_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m15_couplers_to_axi_interconnect_0_BVALID(0),
      M_AXI_rdata(31 downto 0) => m15_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready(0) => m15_couplers_to_axi_interconnect_0_RREADY(0),
      M_AXI_rresp(1 downto 0) => m15_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m15_couplers_to_axi_interconnect_0_RVALID(0),
      M_AXI_wdata(31 downto 0) => m15_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready(0) => m15_couplers_to_axi_interconnect_0_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m15_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m15_couplers_to_axi_interconnect_0_WVALID(0),
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_1_to_m15_couplers_ARADDR(255 downto 224),
      S_AXI_arprot(2 downto 0) => tier2_xbar_1_to_m15_couplers_ARPROT(23 downto 21),
      S_AXI_arready(0) => tier2_xbar_1_to_m15_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_1_to_m15_couplers_ARVALID(7),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_1_to_m15_couplers_AWADDR(255 downto 224),
      S_AXI_awprot(2 downto 0) => tier2_xbar_1_to_m15_couplers_AWPROT(23 downto 21),
      S_AXI_awready(0) => tier2_xbar_1_to_m15_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_1_to_m15_couplers_AWVALID(7),
      S_AXI_bready(0) => tier2_xbar_1_to_m15_couplers_BREADY(7),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m15_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_1_to_m15_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_1_to_m15_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_1_to_m15_couplers_RREADY(7),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m15_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_1_to_m15_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_1_to_m15_couplers_WDATA(255 downto 224),
      S_AXI_wready(0) => tier2_xbar_1_to_m15_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_1_to_m15_couplers_WSTRB(31 downto 28),
      S_AXI_wvalid(0) => tier2_xbar_1_to_m15_couplers_WVALID(7)
    );
m16_couplers: entity work.m16_couplers_imp_X6SV0J
     port map (
      M_ACLK => M16_ACLK_1,
      M_ARESETN => M16_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m16_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m16_couplers_to_axi_interconnect_0_ARPROT(2 downto 0),
      M_AXI_arready(0) => m16_couplers_to_axi_interconnect_0_ARREADY(0),
      M_AXI_arvalid(0) => m16_couplers_to_axi_interconnect_0_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m16_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m16_couplers_to_axi_interconnect_0_AWPROT(2 downto 0),
      M_AXI_awready(0) => m16_couplers_to_axi_interconnect_0_AWREADY(0),
      M_AXI_awvalid(0) => m16_couplers_to_axi_interconnect_0_AWVALID(0),
      M_AXI_bready(0) => m16_couplers_to_axi_interconnect_0_BREADY(0),
      M_AXI_bresp(1 downto 0) => m16_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m16_couplers_to_axi_interconnect_0_BVALID(0),
      M_AXI_rdata(31 downto 0) => m16_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready(0) => m16_couplers_to_axi_interconnect_0_RREADY(0),
      M_AXI_rresp(1 downto 0) => m16_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m16_couplers_to_axi_interconnect_0_RVALID(0),
      M_AXI_wdata(31 downto 0) => m16_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready(0) => m16_couplers_to_axi_interconnect_0_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m16_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m16_couplers_to_axi_interconnect_0_WVALID(0),
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_2_to_m16_couplers_ARADDR(31 downto 0),
      S_AXI_arprot(2 downto 0) => tier2_xbar_2_to_m16_couplers_ARPROT(2 downto 0),
      S_AXI_arready(0) => tier2_xbar_2_to_m16_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_2_to_m16_couplers_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_2_to_m16_couplers_AWADDR(31 downto 0),
      S_AXI_awprot(2 downto 0) => tier2_xbar_2_to_m16_couplers_AWPROT(2 downto 0),
      S_AXI_awready(0) => tier2_xbar_2_to_m16_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_2_to_m16_couplers_AWVALID(0),
      S_AXI_bready(0) => tier2_xbar_2_to_m16_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => tier2_xbar_2_to_m16_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_2_to_m16_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_2_to_m16_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_2_to_m16_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => tier2_xbar_2_to_m16_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_2_to_m16_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_2_to_m16_couplers_WDATA(31 downto 0),
      S_AXI_wready(0) => tier2_xbar_2_to_m16_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_2_to_m16_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => tier2_xbar_2_to_m16_couplers_WVALID(0)
    );
m17_couplers: entity work.m17_couplers_imp_16EE3TU
     port map (
      M_ACLK => M17_ACLK_1,
      M_ARESETN => M17_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m17_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m17_couplers_to_axi_interconnect_0_ARPROT(2 downto 0),
      M_AXI_arready(0) => m17_couplers_to_axi_interconnect_0_ARREADY(0),
      M_AXI_arvalid(0) => m17_couplers_to_axi_interconnect_0_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m17_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m17_couplers_to_axi_interconnect_0_AWPROT(2 downto 0),
      M_AXI_awready(0) => m17_couplers_to_axi_interconnect_0_AWREADY(0),
      M_AXI_awvalid(0) => m17_couplers_to_axi_interconnect_0_AWVALID(0),
      M_AXI_bready(0) => m17_couplers_to_axi_interconnect_0_BREADY(0),
      M_AXI_bresp(1 downto 0) => m17_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m17_couplers_to_axi_interconnect_0_BVALID(0),
      M_AXI_rdata(31 downto 0) => m17_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready(0) => m17_couplers_to_axi_interconnect_0_RREADY(0),
      M_AXI_rresp(1 downto 0) => m17_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m17_couplers_to_axi_interconnect_0_RVALID(0),
      M_AXI_wdata(31 downto 0) => m17_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready(0) => m17_couplers_to_axi_interconnect_0_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m17_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m17_couplers_to_axi_interconnect_0_WVALID(0),
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_2_to_m17_couplers_ARADDR(63 downto 32),
      S_AXI_arprot(2 downto 0) => tier2_xbar_2_to_m17_couplers_ARPROT(5 downto 3),
      S_AXI_arready(0) => tier2_xbar_2_to_m17_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_2_to_m17_couplers_ARVALID(1),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_2_to_m17_couplers_AWADDR(63 downto 32),
      S_AXI_awprot(2 downto 0) => tier2_xbar_2_to_m17_couplers_AWPROT(5 downto 3),
      S_AXI_awready(0) => tier2_xbar_2_to_m17_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_2_to_m17_couplers_AWVALID(1),
      S_AXI_bready(0) => tier2_xbar_2_to_m17_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => tier2_xbar_2_to_m17_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_2_to_m17_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_2_to_m17_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_2_to_m17_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => tier2_xbar_2_to_m17_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_2_to_m17_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_2_to_m17_couplers_WDATA(63 downto 32),
      S_AXI_wready(0) => tier2_xbar_2_to_m17_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_2_to_m17_couplers_WSTRB(7 downto 4),
      S_AXI_wvalid(0) => tier2_xbar_2_to_m17_couplers_WVALID(1)
    );
m18_couplers: entity work.m18_couplers_imp_UPN3WQ
     port map (
      M_ACLK => M18_ACLK_1,
      M_ARESETN => M18_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m18_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m18_couplers_to_axi_interconnect_0_ARPROT(2 downto 0),
      M_AXI_arready(0) => m18_couplers_to_axi_interconnect_0_ARREADY(0),
      M_AXI_arvalid(0) => m18_couplers_to_axi_interconnect_0_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m18_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m18_couplers_to_axi_interconnect_0_AWPROT(2 downto 0),
      M_AXI_awready(0) => m18_couplers_to_axi_interconnect_0_AWREADY(0),
      M_AXI_awvalid(0) => m18_couplers_to_axi_interconnect_0_AWVALID(0),
      M_AXI_bready(0) => m18_couplers_to_axi_interconnect_0_BREADY(0),
      M_AXI_bresp(1 downto 0) => m18_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m18_couplers_to_axi_interconnect_0_BVALID(0),
      M_AXI_rdata(31 downto 0) => m18_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready(0) => m18_couplers_to_axi_interconnect_0_RREADY(0),
      M_AXI_rresp(1 downto 0) => m18_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m18_couplers_to_axi_interconnect_0_RVALID(0),
      M_AXI_wdata(31 downto 0) => m18_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready(0) => m18_couplers_to_axi_interconnect_0_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m18_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m18_couplers_to_axi_interconnect_0_WVALID(0),
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_2_to_m18_couplers_ARADDR(95 downto 64),
      S_AXI_arprot(2 downto 0) => tier2_xbar_2_to_m18_couplers_ARPROT(8 downto 6),
      S_AXI_arready(0) => tier2_xbar_2_to_m18_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_2_to_m18_couplers_ARVALID(2),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_2_to_m18_couplers_AWADDR(95 downto 64),
      S_AXI_awprot(2 downto 0) => tier2_xbar_2_to_m18_couplers_AWPROT(8 downto 6),
      S_AXI_awready(0) => tier2_xbar_2_to_m18_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_2_to_m18_couplers_AWVALID(2),
      S_AXI_bready(0) => tier2_xbar_2_to_m18_couplers_BREADY(2),
      S_AXI_bresp(1 downto 0) => tier2_xbar_2_to_m18_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_2_to_m18_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_2_to_m18_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_2_to_m18_couplers_RREADY(2),
      S_AXI_rresp(1 downto 0) => tier2_xbar_2_to_m18_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_2_to_m18_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_2_to_m18_couplers_WDATA(95 downto 64),
      S_AXI_wready(0) => tier2_xbar_2_to_m18_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_2_to_m18_couplers_WSTRB(11 downto 8),
      S_AXI_wvalid(0) => tier2_xbar_2_to_m18_couplers_WVALID(2)
    );
m19_couplers: entity work.m19_couplers_imp_101E8A3
     port map (
      M_ACLK => M19_ACLK_1,
      M_ARESETN => M19_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m19_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m19_couplers_to_axi_interconnect_0_ARPROT(2 downto 0),
      M_AXI_arready(0) => m19_couplers_to_axi_interconnect_0_ARREADY(0),
      M_AXI_arvalid(0) => m19_couplers_to_axi_interconnect_0_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m19_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m19_couplers_to_axi_interconnect_0_AWPROT(2 downto 0),
      M_AXI_awready(0) => m19_couplers_to_axi_interconnect_0_AWREADY(0),
      M_AXI_awvalid(0) => m19_couplers_to_axi_interconnect_0_AWVALID(0),
      M_AXI_bready(0) => m19_couplers_to_axi_interconnect_0_BREADY(0),
      M_AXI_bresp(1 downto 0) => m19_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m19_couplers_to_axi_interconnect_0_BVALID(0),
      M_AXI_rdata(31 downto 0) => m19_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready(0) => m19_couplers_to_axi_interconnect_0_RREADY(0),
      M_AXI_rresp(1 downto 0) => m19_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m19_couplers_to_axi_interconnect_0_RVALID(0),
      M_AXI_wdata(31 downto 0) => m19_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready(0) => m19_couplers_to_axi_interconnect_0_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m19_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m19_couplers_to_axi_interconnect_0_WVALID(0),
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_2_to_m19_couplers_ARADDR(127 downto 96),
      S_AXI_arprot(2 downto 0) => tier2_xbar_2_to_m19_couplers_ARPROT(11 downto 9),
      S_AXI_arready(0) => tier2_xbar_2_to_m19_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_2_to_m19_couplers_ARVALID(3),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_2_to_m19_couplers_AWADDR(127 downto 96),
      S_AXI_awprot(2 downto 0) => tier2_xbar_2_to_m19_couplers_AWPROT(11 downto 9),
      S_AXI_awready(0) => tier2_xbar_2_to_m19_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_2_to_m19_couplers_AWVALID(3),
      S_AXI_bready(0) => tier2_xbar_2_to_m19_couplers_BREADY(3),
      S_AXI_bresp(1 downto 0) => tier2_xbar_2_to_m19_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_2_to_m19_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_2_to_m19_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_2_to_m19_couplers_RREADY(3),
      S_AXI_rresp(1 downto 0) => tier2_xbar_2_to_m19_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_2_to_m19_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_2_to_m19_couplers_WDATA(127 downto 96),
      S_AXI_wready(0) => tier2_xbar_2_to_m19_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_2_to_m19_couplers_WSTRB(15 downto 12),
      S_AXI_wvalid(0) => tier2_xbar_2_to_m19_couplers_WVALID(3)
    );
m20_couplers: entity work.m20_couplers_imp_1OOOYEN
     port map (
      M_ACLK => M20_ACLK_1,
      M_ARESETN => M20_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m20_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m20_couplers_to_axi_interconnect_0_ARPROT(2 downto 0),
      M_AXI_arready(0) => m20_couplers_to_axi_interconnect_0_ARREADY(0),
      M_AXI_arvalid(0) => m20_couplers_to_axi_interconnect_0_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m20_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m20_couplers_to_axi_interconnect_0_AWPROT(2 downto 0),
      M_AXI_awready(0) => m20_couplers_to_axi_interconnect_0_AWREADY(0),
      M_AXI_awvalid(0) => m20_couplers_to_axi_interconnect_0_AWVALID(0),
      M_AXI_bready(0) => m20_couplers_to_axi_interconnect_0_BREADY(0),
      M_AXI_bresp(1 downto 0) => m20_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m20_couplers_to_axi_interconnect_0_BVALID(0),
      M_AXI_rdata(31 downto 0) => m20_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready(0) => m20_couplers_to_axi_interconnect_0_RREADY(0),
      M_AXI_rresp(1 downto 0) => m20_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m20_couplers_to_axi_interconnect_0_RVALID(0),
      M_AXI_wdata(31 downto 0) => m20_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready(0) => m20_couplers_to_axi_interconnect_0_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m20_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m20_couplers_to_axi_interconnect_0_WVALID(0),
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_2_to_m20_couplers_ARADDR(159 downto 128),
      S_AXI_arprot(2 downto 0) => tier2_xbar_2_to_m20_couplers_ARPROT(14 downto 12),
      S_AXI_arready(0) => tier2_xbar_2_to_m20_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_2_to_m20_couplers_ARVALID(4),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_2_to_m20_couplers_AWADDR(159 downto 128),
      S_AXI_awprot(2 downto 0) => tier2_xbar_2_to_m20_couplers_AWPROT(14 downto 12),
      S_AXI_awready(0) => tier2_xbar_2_to_m20_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_2_to_m20_couplers_AWVALID(4),
      S_AXI_bready(0) => tier2_xbar_2_to_m20_couplers_BREADY(4),
      S_AXI_bresp(1 downto 0) => tier2_xbar_2_to_m20_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_2_to_m20_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_2_to_m20_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_2_to_m20_couplers_RREADY(4),
      S_AXI_rresp(1 downto 0) => tier2_xbar_2_to_m20_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_2_to_m20_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_2_to_m20_couplers_WDATA(159 downto 128),
      S_AXI_wready(0) => tier2_xbar_2_to_m20_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_2_to_m20_couplers_WSTRB(19 downto 16),
      S_AXI_wvalid(0) => tier2_xbar_2_to_m20_couplers_WVALID(4)
    );
m21_couplers: entity work.m21_couplers_imp_EYDIVI
     port map (
      M_ACLK => M21_ACLK_1,
      M_ARESETN => M21_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m21_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m21_couplers_to_axi_interconnect_0_ARPROT(2 downto 0),
      M_AXI_arready(0) => m21_couplers_to_axi_interconnect_0_ARREADY(0),
      M_AXI_arvalid(0) => m21_couplers_to_axi_interconnect_0_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m21_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m21_couplers_to_axi_interconnect_0_AWPROT(2 downto 0),
      M_AXI_awready(0) => m21_couplers_to_axi_interconnect_0_AWREADY(0),
      M_AXI_awvalid(0) => m21_couplers_to_axi_interconnect_0_AWVALID(0),
      M_AXI_bready(0) => m21_couplers_to_axi_interconnect_0_BREADY(0),
      M_AXI_bresp(1 downto 0) => m21_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m21_couplers_to_axi_interconnect_0_BVALID(0),
      M_AXI_rdata(31 downto 0) => m21_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready(0) => m21_couplers_to_axi_interconnect_0_RREADY(0),
      M_AXI_rresp(1 downto 0) => m21_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m21_couplers_to_axi_interconnect_0_RVALID(0),
      M_AXI_wdata(31 downto 0) => m21_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready(0) => m21_couplers_to_axi_interconnect_0_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m21_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m21_couplers_to_axi_interconnect_0_WVALID(0),
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_2_to_m21_couplers_ARADDR(191 downto 160),
      S_AXI_arprot(2 downto 0) => tier2_xbar_2_to_m21_couplers_ARPROT(17 downto 15),
      S_AXI_arready(0) => tier2_xbar_2_to_m21_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_2_to_m21_couplers_ARVALID(5),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_2_to_m21_couplers_AWADDR(191 downto 160),
      S_AXI_awprot(2 downto 0) => tier2_xbar_2_to_m21_couplers_AWPROT(17 downto 15),
      S_AXI_awready(0) => tier2_xbar_2_to_m21_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_2_to_m21_couplers_AWVALID(5),
      S_AXI_bready(0) => tier2_xbar_2_to_m21_couplers_BREADY(5),
      S_AXI_bresp(1 downto 0) => tier2_xbar_2_to_m21_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_2_to_m21_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_2_to_m21_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_2_to_m21_couplers_RREADY(5),
      S_AXI_rresp(1 downto 0) => tier2_xbar_2_to_m21_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_2_to_m21_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_2_to_m21_couplers_WDATA(191 downto 160),
      S_AXI_wready(0) => tier2_xbar_2_to_m21_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_2_to_m21_couplers_WSTRB(23 downto 20),
      S_AXI_wvalid(0) => tier2_xbar_2_to_m21_couplers_WVALID(5)
    );
m22_couplers: entity work.m22_couplers_imp_1PZCQEK
     port map (
      M_ACLK => M22_ACLK_1,
      M_ARESETN => M22_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m22_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m22_couplers_to_axi_interconnect_0_ARPROT(2 downto 0),
      M_AXI_arready(0) => m22_couplers_to_axi_interconnect_0_ARREADY(0),
      M_AXI_arvalid(0) => m22_couplers_to_axi_interconnect_0_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m22_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m22_couplers_to_axi_interconnect_0_AWPROT(2 downto 0),
      M_AXI_awready(0) => m22_couplers_to_axi_interconnect_0_AWREADY(0),
      M_AXI_awvalid(0) => m22_couplers_to_axi_interconnect_0_AWVALID(0),
      M_AXI_bready(0) => m22_couplers_to_axi_interconnect_0_BREADY(0),
      M_AXI_bresp(1 downto 0) => m22_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m22_couplers_to_axi_interconnect_0_BVALID(0),
      M_AXI_rdata(31 downto 0) => m22_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready(0) => m22_couplers_to_axi_interconnect_0_RREADY(0),
      M_AXI_rresp(1 downto 0) => m22_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m22_couplers_to_axi_interconnect_0_RVALID(0),
      M_AXI_wdata(31 downto 0) => m22_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready(0) => m22_couplers_to_axi_interconnect_0_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m22_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m22_couplers_to_axi_interconnect_0_WVALID(0),
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_2_to_m22_couplers_ARADDR(223 downto 192),
      S_AXI_arprot(2 downto 0) => tier2_xbar_2_to_m22_couplers_ARPROT(20 downto 18),
      S_AXI_arready(0) => tier2_xbar_2_to_m22_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_2_to_m22_couplers_ARVALID(6),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_2_to_m22_couplers_AWADDR(223 downto 192),
      S_AXI_awprot(2 downto 0) => tier2_xbar_2_to_m22_couplers_AWPROT(20 downto 18),
      S_AXI_awready(0) => tier2_xbar_2_to_m22_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_2_to_m22_couplers_AWVALID(6),
      S_AXI_bready(0) => tier2_xbar_2_to_m22_couplers_BREADY(6),
      S_AXI_bresp(1 downto 0) => tier2_xbar_2_to_m22_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_2_to_m22_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_2_to_m22_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_2_to_m22_couplers_RREADY(6),
      S_AXI_rresp(1 downto 0) => tier2_xbar_2_to_m22_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_2_to_m22_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_2_to_m22_couplers_WDATA(223 downto 192),
      S_AXI_wready(0) => tier2_xbar_2_to_m22_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_2_to_m22_couplers_WSTRB(27 downto 24),
      S_AXI_wvalid(0) => tier2_xbar_2_to_m22_couplers_WVALID(6)
    );
m23_couplers: entity work.m23_couplers_imp_DDE4WD
     port map (
      M_ACLK => M23_ACLK_1,
      M_ARESETN => M23_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m23_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m23_couplers_to_axi_interconnect_0_ARPROT(2 downto 0),
      M_AXI_arready(0) => m23_couplers_to_axi_interconnect_0_ARREADY(0),
      M_AXI_arvalid(0) => m23_couplers_to_axi_interconnect_0_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m23_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m23_couplers_to_axi_interconnect_0_AWPROT(2 downto 0),
      M_AXI_awready(0) => m23_couplers_to_axi_interconnect_0_AWREADY(0),
      M_AXI_awvalid(0) => m23_couplers_to_axi_interconnect_0_AWVALID(0),
      M_AXI_bready(0) => m23_couplers_to_axi_interconnect_0_BREADY(0),
      M_AXI_bresp(1 downto 0) => m23_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m23_couplers_to_axi_interconnect_0_BVALID(0),
      M_AXI_rdata(31 downto 0) => m23_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready(0) => m23_couplers_to_axi_interconnect_0_RREADY(0),
      M_AXI_rresp(1 downto 0) => m23_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m23_couplers_to_axi_interconnect_0_RVALID(0),
      M_AXI_wdata(31 downto 0) => m23_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready(0) => m23_couplers_to_axi_interconnect_0_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m23_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m23_couplers_to_axi_interconnect_0_WVALID(0),
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_2_to_m23_couplers_ARADDR(255 downto 224),
      S_AXI_arprot(2 downto 0) => tier2_xbar_2_to_m23_couplers_ARPROT(23 downto 21),
      S_AXI_arready(0) => tier2_xbar_2_to_m23_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_2_to_m23_couplers_ARVALID(7),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_2_to_m23_couplers_AWADDR(255 downto 224),
      S_AXI_awprot(2 downto 0) => tier2_xbar_2_to_m23_couplers_AWPROT(23 downto 21),
      S_AXI_awready(0) => tier2_xbar_2_to_m23_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_2_to_m23_couplers_AWVALID(7),
      S_AXI_bready(0) => tier2_xbar_2_to_m23_couplers_BREADY(7),
      S_AXI_bresp(1 downto 0) => tier2_xbar_2_to_m23_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_2_to_m23_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_2_to_m23_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_2_to_m23_couplers_RREADY(7),
      S_AXI_rresp(1 downto 0) => tier2_xbar_2_to_m23_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_2_to_m23_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_2_to_m23_couplers_WDATA(255 downto 224),
      S_AXI_wready(0) => tier2_xbar_2_to_m23_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_2_to_m23_couplers_WSTRB(31 downto 28),
      S_AXI_wvalid(0) => tier2_xbar_2_to_m23_couplers_WVALID(7)
    );
m24_couplers: entity work.m24_couplers_imp_1M0VJ8P
     port map (
      M_ACLK => M24_ACLK_1,
      M_ARESETN => M24_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m24_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m24_couplers_to_axi_interconnect_0_ARPROT(2 downto 0),
      M_AXI_arready(0) => m24_couplers_to_axi_interconnect_0_ARREADY(0),
      M_AXI_arvalid(0) => m24_couplers_to_axi_interconnect_0_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m24_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m24_couplers_to_axi_interconnect_0_AWPROT(2 downto 0),
      M_AXI_awready(0) => m24_couplers_to_axi_interconnect_0_AWREADY(0),
      M_AXI_awvalid(0) => m24_couplers_to_axi_interconnect_0_AWVALID(0),
      M_AXI_bready(0) => m24_couplers_to_axi_interconnect_0_BREADY(0),
      M_AXI_bresp(1 downto 0) => m24_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m24_couplers_to_axi_interconnect_0_BVALID(0),
      M_AXI_rdata(31 downto 0) => m24_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready(0) => m24_couplers_to_axi_interconnect_0_RREADY(0),
      M_AXI_rresp(1 downto 0) => m24_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m24_couplers_to_axi_interconnect_0_RVALID(0),
      M_AXI_wdata(31 downto 0) => m24_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready(0) => m24_couplers_to_axi_interconnect_0_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m24_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m24_couplers_to_axi_interconnect_0_WVALID(0),
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_3_to_m24_couplers_ARADDR(31 downto 0),
      S_AXI_arprot(2 downto 0) => tier2_xbar_3_to_m24_couplers_ARPROT(2 downto 0),
      S_AXI_arready(0) => tier2_xbar_3_to_m24_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_3_to_m24_couplers_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_3_to_m24_couplers_AWADDR(31 downto 0),
      S_AXI_awprot(2 downto 0) => tier2_xbar_3_to_m24_couplers_AWPROT(2 downto 0),
      S_AXI_awready(0) => tier2_xbar_3_to_m24_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_3_to_m24_couplers_AWVALID(0),
      S_AXI_bready(0) => tier2_xbar_3_to_m24_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => tier2_xbar_3_to_m24_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_3_to_m24_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_3_to_m24_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_3_to_m24_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => tier2_xbar_3_to_m24_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_3_to_m24_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_3_to_m24_couplers_WDATA(31 downto 0),
      S_AXI_wready(0) => tier2_xbar_3_to_m24_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_3_to_m24_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => tier2_xbar_3_to_m24_couplers_WVALID(0)
    );
m25_couplers: entity work.m25_couplers_imp_HAB8I0
     port map (
      M_ACLK => M25_ACLK_1,
      M_ARESETN => M25_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m25_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m25_couplers_to_axi_interconnect_0_ARPROT(2 downto 0),
      M_AXI_arready(0) => m25_couplers_to_axi_interconnect_0_ARREADY(0),
      M_AXI_arvalid(0) => m25_couplers_to_axi_interconnect_0_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m25_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m25_couplers_to_axi_interconnect_0_AWPROT(2 downto 0),
      M_AXI_awready(0) => m25_couplers_to_axi_interconnect_0_AWREADY(0),
      M_AXI_awvalid(0) => m25_couplers_to_axi_interconnect_0_AWVALID(0),
      M_AXI_bready(0) => m25_couplers_to_axi_interconnect_0_BREADY(0),
      M_AXI_bresp(1 downto 0) => m25_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m25_couplers_to_axi_interconnect_0_BVALID(0),
      M_AXI_rdata(31 downto 0) => m25_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready(0) => m25_couplers_to_axi_interconnect_0_RREADY(0),
      M_AXI_rresp(1 downto 0) => m25_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m25_couplers_to_axi_interconnect_0_RVALID(0),
      M_AXI_wdata(31 downto 0) => m25_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready(0) => m25_couplers_to_axi_interconnect_0_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m25_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m25_couplers_to_axi_interconnect_0_WVALID(0),
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_3_to_m25_couplers_ARADDR(63 downto 32),
      S_AXI_arprot(2 downto 0) => tier2_xbar_3_to_m25_couplers_ARPROT(5 downto 3),
      S_AXI_arready(0) => tier2_xbar_3_to_m25_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_3_to_m25_couplers_ARVALID(1),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_3_to_m25_couplers_AWADDR(63 downto 32),
      S_AXI_awprot(2 downto 0) => tier2_xbar_3_to_m25_couplers_AWPROT(5 downto 3),
      S_AXI_awready(0) => tier2_xbar_3_to_m25_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_3_to_m25_couplers_AWVALID(1),
      S_AXI_bready(0) => tier2_xbar_3_to_m25_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => tier2_xbar_3_to_m25_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_3_to_m25_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_3_to_m25_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_3_to_m25_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => tier2_xbar_3_to_m25_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_3_to_m25_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_3_to_m25_couplers_WDATA(63 downto 32),
      S_AXI_wready(0) => tier2_xbar_3_to_m25_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_3_to_m25_couplers_WSTRB(7 downto 4),
      S_AXI_wvalid(0) => tier2_xbar_3_to_m25_couplers_WVALID(1)
    );
m26_couplers: entity work.m26_couplers_imp_1N1KDYI
     port map (
      M_ACLK => M26_ACLK_1,
      M_ARESETN => M26_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m26_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m26_couplers_to_axi_interconnect_0_ARPROT(2 downto 0),
      M_AXI_arready(0) => m26_couplers_to_axi_interconnect_0_ARREADY(0),
      M_AXI_arvalid(0) => m26_couplers_to_axi_interconnect_0_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m26_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m26_couplers_to_axi_interconnect_0_AWPROT(2 downto 0),
      M_AXI_awready(0) => m26_couplers_to_axi_interconnect_0_AWREADY(0),
      M_AXI_awvalid(0) => m26_couplers_to_axi_interconnect_0_AWVALID(0),
      M_AXI_bready(0) => m26_couplers_to_axi_interconnect_0_BREADY(0),
      M_AXI_bresp(1 downto 0) => m26_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m26_couplers_to_axi_interconnect_0_BVALID(0),
      M_AXI_rdata(31 downto 0) => m26_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready(0) => m26_couplers_to_axi_interconnect_0_RREADY(0),
      M_AXI_rresp(1 downto 0) => m26_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m26_couplers_to_axi_interconnect_0_RVALID(0),
      M_AXI_wdata(31 downto 0) => m26_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready(0) => m26_couplers_to_axi_interconnect_0_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m26_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m26_couplers_to_axi_interconnect_0_WVALID(0),
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_3_to_m26_couplers_ARADDR(95 downto 64),
      S_AXI_arprot(2 downto 0) => tier2_xbar_3_to_m26_couplers_ARPROT(8 downto 6),
      S_AXI_arready(0) => tier2_xbar_3_to_m26_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_3_to_m26_couplers_ARVALID(2),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_3_to_m26_couplers_AWADDR(95 downto 64),
      S_AXI_awprot(2 downto 0) => tier2_xbar_3_to_m26_couplers_AWPROT(8 downto 6),
      S_AXI_awready(0) => tier2_xbar_3_to_m26_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_3_to_m26_couplers_AWVALID(2),
      S_AXI_bready(0) => tier2_xbar_3_to_m26_couplers_BREADY(2),
      S_AXI_bresp(1 downto 0) => tier2_xbar_3_to_m26_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_3_to_m26_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_3_to_m26_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_3_to_m26_couplers_RREADY(2),
      S_AXI_rresp(1 downto 0) => tier2_xbar_3_to_m26_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_3_to_m26_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_3_to_m26_couplers_WDATA(95 downto 64),
      S_AXI_wready(0) => tier2_xbar_3_to_m26_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_3_to_m26_couplers_WSTRB(11 downto 8),
      S_AXI_wvalid(0) => tier2_xbar_3_to_m26_couplers_WVALID(2)
    );
m27_couplers: entity work.m27_couplers_imp_GJBCCR
     port map (
      M_ACLK => M27_ACLK_1,
      M_ARESETN => M27_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m27_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m27_couplers_to_axi_interconnect_0_ARPROT(2 downto 0),
      M_AXI_arready(0) => m27_couplers_to_axi_interconnect_0_ARREADY(0),
      M_AXI_arvalid(0) => m27_couplers_to_axi_interconnect_0_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m27_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m27_couplers_to_axi_interconnect_0_AWPROT(2 downto 0),
      M_AXI_awready(0) => m27_couplers_to_axi_interconnect_0_AWREADY(0),
      M_AXI_awvalid(0) => m27_couplers_to_axi_interconnect_0_AWVALID(0),
      M_AXI_bready(0) => m27_couplers_to_axi_interconnect_0_BREADY(0),
      M_AXI_bresp(1 downto 0) => m27_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m27_couplers_to_axi_interconnect_0_BVALID(0),
      M_AXI_rdata(31 downto 0) => m27_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready(0) => m27_couplers_to_axi_interconnect_0_RREADY(0),
      M_AXI_rresp(1 downto 0) => m27_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m27_couplers_to_axi_interconnect_0_RVALID(0),
      M_AXI_wdata(31 downto 0) => m27_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready(0) => m27_couplers_to_axi_interconnect_0_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m27_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m27_couplers_to_axi_interconnect_0_WVALID(0),
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_3_to_m27_couplers_ARADDR(127 downto 96),
      S_AXI_arprot(2 downto 0) => tier2_xbar_3_to_m27_couplers_ARPROT(11 downto 9),
      S_AXI_arready(0) => tier2_xbar_3_to_m27_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_3_to_m27_couplers_ARVALID(3),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_3_to_m27_couplers_AWADDR(127 downto 96),
      S_AXI_awprot(2 downto 0) => tier2_xbar_3_to_m27_couplers_AWPROT(11 downto 9),
      S_AXI_awready(0) => tier2_xbar_3_to_m27_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_3_to_m27_couplers_AWVALID(3),
      S_AXI_bready(0) => tier2_xbar_3_to_m27_couplers_BREADY(3),
      S_AXI_bresp(1 downto 0) => tier2_xbar_3_to_m27_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_3_to_m27_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_3_to_m27_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_3_to_m27_couplers_RREADY(3),
      S_AXI_rresp(1 downto 0) => tier2_xbar_3_to_m27_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_3_to_m27_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_3_to_m27_couplers_WDATA(127 downto 96),
      S_AXI_wready(0) => tier2_xbar_3_to_m27_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_3_to_m27_couplers_WSTRB(15 downto 12),
      S_AXI_wvalid(0) => tier2_xbar_3_to_m27_couplers_WVALID(3)
    );
m28_couplers: entity work.m28_couplers_imp_1L4P2QR
     port map (
      M_ACLK => M28_ACLK_1,
      M_ARESETN => M28_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m28_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arready(0) => m28_couplers_to_axi_interconnect_0_ARREADY(0),
      M_AXI_arvalid(0) => m28_couplers_to_axi_interconnect_0_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m28_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awready(0) => m28_couplers_to_axi_interconnect_0_AWREADY(0),
      M_AXI_awvalid(0) => m28_couplers_to_axi_interconnect_0_AWVALID(0),
      M_AXI_bready(0) => m28_couplers_to_axi_interconnect_0_BREADY(0),
      M_AXI_bresp(1 downto 0) => m28_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m28_couplers_to_axi_interconnect_0_BVALID(0),
      M_AXI_rdata(31 downto 0) => m28_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready(0) => m28_couplers_to_axi_interconnect_0_RREADY(0),
      M_AXI_rresp(1 downto 0) => m28_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m28_couplers_to_axi_interconnect_0_RVALID(0),
      M_AXI_wdata(31 downto 0) => m28_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready(0) => m28_couplers_to_axi_interconnect_0_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m28_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m28_couplers_to_axi_interconnect_0_WVALID(0),
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_3_to_m28_couplers_ARADDR(159 downto 128),
      S_AXI_arready(0) => tier2_xbar_3_to_m28_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_3_to_m28_couplers_ARVALID(4),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_3_to_m28_couplers_AWADDR(159 downto 128),
      S_AXI_awready(0) => tier2_xbar_3_to_m28_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_3_to_m28_couplers_AWVALID(4),
      S_AXI_bready(0) => tier2_xbar_3_to_m28_couplers_BREADY(4),
      S_AXI_bresp(1 downto 0) => tier2_xbar_3_to_m28_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_3_to_m28_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_3_to_m28_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_3_to_m28_couplers_RREADY(4),
      S_AXI_rresp(1 downto 0) => tier2_xbar_3_to_m28_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_3_to_m28_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_3_to_m28_couplers_WDATA(159 downto 128),
      S_AXI_wready(0) => tier2_xbar_3_to_m28_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_3_to_m28_couplers_WSTRB(19 downto 16),
      S_AXI_wvalid(0) => tier2_xbar_3_to_m28_couplers_WVALID(4)
    );
m29_couplers: entity work.m29_couplers_imp_9MNHZ6
     port map (
      M_ACLK => M29_ACLK_1,
      M_ARESETN => M29_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m29_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arready(0) => m29_couplers_to_axi_interconnect_0_ARREADY(0),
      M_AXI_arvalid(0) => m29_couplers_to_axi_interconnect_0_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m29_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awready(0) => m29_couplers_to_axi_interconnect_0_AWREADY(0),
      M_AXI_awvalid(0) => m29_couplers_to_axi_interconnect_0_AWVALID(0),
      M_AXI_bready(0) => m29_couplers_to_axi_interconnect_0_BREADY(0),
      M_AXI_bresp(1 downto 0) => m29_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m29_couplers_to_axi_interconnect_0_BVALID(0),
      M_AXI_rdata(31 downto 0) => m29_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready(0) => m29_couplers_to_axi_interconnect_0_RREADY(0),
      M_AXI_rresp(1 downto 0) => m29_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m29_couplers_to_axi_interconnect_0_RVALID(0),
      M_AXI_wdata(31 downto 0) => m29_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready(0) => m29_couplers_to_axi_interconnect_0_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m29_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m29_couplers_to_axi_interconnect_0_WVALID(0),
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_3_to_m29_couplers_ARADDR(191 downto 160),
      S_AXI_arready(0) => tier2_xbar_3_to_m29_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_3_to_m29_couplers_ARVALID(5),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_3_to_m29_couplers_AWADDR(191 downto 160),
      S_AXI_awready(0) => tier2_xbar_3_to_m29_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_3_to_m29_couplers_AWVALID(5),
      S_AXI_bready(0) => tier2_xbar_3_to_m29_couplers_BREADY(5),
      S_AXI_bresp(1 downto 0) => tier2_xbar_3_to_m29_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_3_to_m29_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_3_to_m29_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_3_to_m29_couplers_RREADY(5),
      S_AXI_rresp(1 downto 0) => tier2_xbar_3_to_m29_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_3_to_m29_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_3_to_m29_couplers_WDATA(191 downto 160),
      S_AXI_wready(0) => tier2_xbar_3_to_m29_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_3_to_m29_couplers_WSTRB(23 downto 20),
      S_AXI_wvalid(0) => tier2_xbar_3_to_m29_couplers_WVALID(5)
    );
m30_couplers: entity work.m30_couplers_imp_3P78MV
     port map (
      M_ACLK => M30_ACLK_1,
      M_ARESETN => M30_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m30_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m30_couplers_to_axi_interconnect_0_ARPROT(2 downto 0),
      M_AXI_arready(0) => m30_couplers_to_axi_interconnect_0_ARREADY(0),
      M_AXI_arvalid(0) => m30_couplers_to_axi_interconnect_0_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m30_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m30_couplers_to_axi_interconnect_0_AWPROT(2 downto 0),
      M_AXI_awready(0) => m30_couplers_to_axi_interconnect_0_AWREADY(0),
      M_AXI_awvalid(0) => m30_couplers_to_axi_interconnect_0_AWVALID(0),
      M_AXI_bready(0) => m30_couplers_to_axi_interconnect_0_BREADY(0),
      M_AXI_bresp(1 downto 0) => m30_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m30_couplers_to_axi_interconnect_0_BVALID(0),
      M_AXI_rdata(31 downto 0) => m30_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready(0) => m30_couplers_to_axi_interconnect_0_RREADY(0),
      M_AXI_rresp(1 downto 0) => m30_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m30_couplers_to_axi_interconnect_0_RVALID(0),
      M_AXI_wdata(31 downto 0) => m30_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready(0) => m30_couplers_to_axi_interconnect_0_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m30_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m30_couplers_to_axi_interconnect_0_WVALID(0),
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_3_to_m30_couplers_ARADDR(223 downto 192),
      S_AXI_arprot(2 downto 0) => tier2_xbar_3_to_m30_couplers_ARPROT(20 downto 18),
      S_AXI_arready(0) => tier2_xbar_3_to_m30_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_3_to_m30_couplers_ARVALID(6),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_3_to_m30_couplers_AWADDR(223 downto 192),
      S_AXI_awprot(2 downto 0) => tier2_xbar_3_to_m30_couplers_AWPROT(20 downto 18),
      S_AXI_awready(0) => tier2_xbar_3_to_m30_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_3_to_m30_couplers_AWVALID(6),
      S_AXI_bready(0) => tier2_xbar_3_to_m30_couplers_BREADY(6),
      S_AXI_bresp(1 downto 0) => tier2_xbar_3_to_m30_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_3_to_m30_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_3_to_m30_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_3_to_m30_couplers_RREADY(6),
      S_AXI_rresp(1 downto 0) => tier2_xbar_3_to_m30_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_3_to_m30_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_3_to_m30_couplers_WDATA(223 downto 192),
      S_AXI_wready(0) => tier2_xbar_3_to_m30_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_3_to_m30_couplers_WSTRB(27 downto 24),
      S_AXI_wvalid(0) => tier2_xbar_3_to_m30_couplers_WVALID(6)
    );
m31_couplers: entity work.m31_couplers_imp_1QPQQOM
     port map (
      M_ACLK => M31_ACLK_1,
      M_ARESETN => M31_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m31_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m31_couplers_to_axi_interconnect_0_ARPROT(2 downto 0),
      M_AXI_arready(0) => m31_couplers_to_axi_interconnect_0_ARREADY(0),
      M_AXI_arvalid(0) => m31_couplers_to_axi_interconnect_0_ARVALID(0),
      M_AXI_awaddr(31 downto 0) => m31_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m31_couplers_to_axi_interconnect_0_AWPROT(2 downto 0),
      M_AXI_awready(0) => m31_couplers_to_axi_interconnect_0_AWREADY(0),
      M_AXI_awvalid(0) => m31_couplers_to_axi_interconnect_0_AWVALID(0),
      M_AXI_bready(0) => m31_couplers_to_axi_interconnect_0_BREADY(0),
      M_AXI_bresp(1 downto 0) => m31_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m31_couplers_to_axi_interconnect_0_BVALID(0),
      M_AXI_rdata(31 downto 0) => m31_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready(0) => m31_couplers_to_axi_interconnect_0_RREADY(0),
      M_AXI_rresp(1 downto 0) => m31_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m31_couplers_to_axi_interconnect_0_RVALID(0),
      M_AXI_wdata(31 downto 0) => m31_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready(0) => m31_couplers_to_axi_interconnect_0_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m31_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m31_couplers_to_axi_interconnect_0_WVALID(0),
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_3_to_m31_couplers_ARADDR(255 downto 224),
      S_AXI_arprot(2 downto 0) => tier2_xbar_3_to_m31_couplers_ARPROT(23 downto 21),
      S_AXI_arready(0) => tier2_xbar_3_to_m31_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_3_to_m31_couplers_ARVALID(7),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_3_to_m31_couplers_AWADDR(255 downto 224),
      S_AXI_awprot(2 downto 0) => tier2_xbar_3_to_m31_couplers_AWPROT(23 downto 21),
      S_AXI_awready(0) => tier2_xbar_3_to_m31_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_3_to_m31_couplers_AWVALID(7),
      S_AXI_bready(0) => tier2_xbar_3_to_m31_couplers_BREADY(7),
      S_AXI_bresp(1 downto 0) => tier2_xbar_3_to_m31_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_3_to_m31_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_3_to_m31_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_3_to_m31_couplers_RREADY(7),
      S_AXI_rresp(1 downto 0) => tier2_xbar_3_to_m31_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_3_to_m31_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_3_to_m31_couplers_WDATA(255 downto 224),
      S_AXI_wready(0) => tier2_xbar_3_to_m31_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_3_to_m31_couplers_WSTRB(31 downto 28),
      S_AXI_wvalid(0) => tier2_xbar_3_to_m31_couplers_WVALID(7)
    );
m32_couplers: entity work.m32_couplers_imp_2CYVHW
     port map (
      M_ACLK => M32_ACLK_1,
      M_ARESETN => M32_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m32_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m32_couplers_to_axi_interconnect_0_ARPROT(2 downto 0),
      M_AXI_arready => m32_couplers_to_axi_interconnect_0_ARREADY,
      M_AXI_arvalid => m32_couplers_to_axi_interconnect_0_ARVALID,
      M_AXI_awaddr(31 downto 0) => m32_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m32_couplers_to_axi_interconnect_0_AWPROT(2 downto 0),
      M_AXI_awready => m32_couplers_to_axi_interconnect_0_AWREADY,
      M_AXI_awvalid => m32_couplers_to_axi_interconnect_0_AWVALID,
      M_AXI_bready => m32_couplers_to_axi_interconnect_0_BREADY,
      M_AXI_bresp(1 downto 0) => m32_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid => m32_couplers_to_axi_interconnect_0_BVALID,
      M_AXI_rdata(31 downto 0) => m32_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready => m32_couplers_to_axi_interconnect_0_RREADY,
      M_AXI_rresp(1 downto 0) => m32_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid => m32_couplers_to_axi_interconnect_0_RVALID,
      M_AXI_wdata(31 downto 0) => m32_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready => m32_couplers_to_axi_interconnect_0_WREADY,
      M_AXI_wstrb(3 downto 0) => m32_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid => m32_couplers_to_axi_interconnect_0_WVALID,
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_4_to_m32_couplers_ARADDR(31 downto 0),
      S_AXI_arprot(2 downto 0) => tier2_xbar_4_to_m32_couplers_ARPROT(2 downto 0),
      S_AXI_arready => tier2_xbar_4_to_m32_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_4_to_m32_couplers_ARVALID(0),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_4_to_m32_couplers_AWADDR(31 downto 0),
      S_AXI_awprot(2 downto 0) => tier2_xbar_4_to_m32_couplers_AWPROT(2 downto 0),
      S_AXI_awready => tier2_xbar_4_to_m32_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_4_to_m32_couplers_AWVALID(0),
      S_AXI_bready => tier2_xbar_4_to_m32_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => tier2_xbar_4_to_m32_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_4_to_m32_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_4_to_m32_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_4_to_m32_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => tier2_xbar_4_to_m32_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_4_to_m32_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_4_to_m32_couplers_WDATA(31 downto 0),
      S_AXI_wready => tier2_xbar_4_to_m32_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_4_to_m32_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid => tier2_xbar_4_to_m32_couplers_WVALID(0)
    );
m33_couplers: entity work.m33_couplers_imp_1SBMOLX
     port map (
      M_ACLK => M33_ACLK_1,
      M_ARESETN => M33_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m33_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arready => m33_couplers_to_axi_interconnect_0_ARREADY,
      M_AXI_arvalid => m33_couplers_to_axi_interconnect_0_ARVALID,
      M_AXI_awaddr(31 downto 0) => m33_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awready => m33_couplers_to_axi_interconnect_0_AWREADY,
      M_AXI_awvalid => m33_couplers_to_axi_interconnect_0_AWVALID,
      M_AXI_bready => m33_couplers_to_axi_interconnect_0_BREADY,
      M_AXI_bresp(1 downto 0) => m33_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid => m33_couplers_to_axi_interconnect_0_BVALID,
      M_AXI_rdata(31 downto 0) => m33_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready => m33_couplers_to_axi_interconnect_0_RREADY,
      M_AXI_rresp(1 downto 0) => m33_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid => m33_couplers_to_axi_interconnect_0_RVALID,
      M_AXI_wdata(31 downto 0) => m33_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready => m33_couplers_to_axi_interconnect_0_WREADY,
      M_AXI_wstrb(3 downto 0) => m33_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid => m33_couplers_to_axi_interconnect_0_WVALID,
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_4_to_m33_couplers_ARADDR(63 downto 32),
      S_AXI_arready => tier2_xbar_4_to_m33_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_4_to_m33_couplers_ARVALID(1),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_4_to_m33_couplers_AWADDR(63 downto 32),
      S_AXI_awready => tier2_xbar_4_to_m33_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_4_to_m33_couplers_AWVALID(1),
      S_AXI_bready => tier2_xbar_4_to_m33_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => tier2_xbar_4_to_m33_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_4_to_m33_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_4_to_m33_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_4_to_m33_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => tier2_xbar_4_to_m33_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_4_to_m33_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_4_to_m33_couplers_WDATA(63 downto 32),
      S_AXI_wready => tier2_xbar_4_to_m33_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_4_to_m33_couplers_WSTRB(7 downto 4),
      S_AXI_wvalid => tier2_xbar_4_to_m33_couplers_WVALID(1)
    );
m34_couplers: entity work.m34_couplers_imp_1XT3E9
     port map (
      M_ACLK => M34_ACLK_1,
      M_ARESETN => M34_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m34_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m34_couplers_to_axi_interconnect_0_ARPROT(2 downto 0),
      M_AXI_arready => m34_couplers_to_axi_interconnect_0_ARREADY,
      M_AXI_arvalid => m34_couplers_to_axi_interconnect_0_ARVALID,
      M_AXI_awaddr(31 downto 0) => m34_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m34_couplers_to_axi_interconnect_0_AWPROT(2 downto 0),
      M_AXI_awready => m34_couplers_to_axi_interconnect_0_AWREADY,
      M_AXI_awvalid => m34_couplers_to_axi_interconnect_0_AWVALID,
      M_AXI_bready => m34_couplers_to_axi_interconnect_0_BREADY,
      M_AXI_bresp(1 downto 0) => m34_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid => m34_couplers_to_axi_interconnect_0_BVALID,
      M_AXI_rdata(31 downto 0) => m34_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready => m34_couplers_to_axi_interconnect_0_RREADY,
      M_AXI_rresp(1 downto 0) => m34_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid => m34_couplers_to_axi_interconnect_0_RVALID,
      M_AXI_wdata(31 downto 0) => m34_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready => m34_couplers_to_axi_interconnect_0_WREADY,
      M_AXI_wstrb(3 downto 0) => m34_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid => m34_couplers_to_axi_interconnect_0_WVALID,
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_4_to_m34_couplers_ARADDR(95 downto 64),
      S_AXI_arprot(2 downto 0) => tier2_xbar_4_to_m34_couplers_ARPROT(8 downto 6),
      S_AXI_arready => tier2_xbar_4_to_m34_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_4_to_m34_couplers_ARVALID(2),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_4_to_m34_couplers_AWADDR(95 downto 64),
      S_AXI_awprot(2 downto 0) => tier2_xbar_4_to_m34_couplers_AWPROT(8 downto 6),
      S_AXI_awready => tier2_xbar_4_to_m34_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_4_to_m34_couplers_AWVALID(2),
      S_AXI_bready => tier2_xbar_4_to_m34_couplers_BREADY(2),
      S_AXI_bresp(1 downto 0) => tier2_xbar_4_to_m34_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_4_to_m34_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_4_to_m34_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_4_to_m34_couplers_RREADY(2),
      S_AXI_rresp(1 downto 0) => tier2_xbar_4_to_m34_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_4_to_m34_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_4_to_m34_couplers_WDATA(95 downto 64),
      S_AXI_wready => tier2_xbar_4_to_m34_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_4_to_m34_couplers_WSTRB(11 downto 8),
      S_AXI_wvalid => tier2_xbar_4_to_m34_couplers_WVALID(2)
    );
m35_couplers: entity work.m35_couplers_imp_1SU85U8
     port map (
      M_ACLK => M35_ACLK_1,
      M_ARESETN => M35_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m35_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m35_couplers_to_axi_interconnect_0_ARPROT(2 downto 0),
      M_AXI_arready => m35_couplers_to_axi_interconnect_0_ARREADY,
      M_AXI_arvalid => m35_couplers_to_axi_interconnect_0_ARVALID,
      M_AXI_awaddr(31 downto 0) => m35_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m35_couplers_to_axi_interconnect_0_AWPROT(2 downto 0),
      M_AXI_awready => m35_couplers_to_axi_interconnect_0_AWREADY,
      M_AXI_awvalid => m35_couplers_to_axi_interconnect_0_AWVALID,
      M_AXI_bready => m35_couplers_to_axi_interconnect_0_BREADY,
      M_AXI_bresp(1 downto 0) => m35_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid => m35_couplers_to_axi_interconnect_0_BVALID,
      M_AXI_rdata(31 downto 0) => m35_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready => m35_couplers_to_axi_interconnect_0_RREADY,
      M_AXI_rresp(1 downto 0) => m35_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid => m35_couplers_to_axi_interconnect_0_RVALID,
      M_AXI_wdata(31 downto 0) => m35_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready => m35_couplers_to_axi_interconnect_0_WREADY,
      M_AXI_wstrb(3 downto 0) => m35_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid => m35_couplers_to_axi_interconnect_0_WVALID,
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_4_to_m35_couplers_ARADDR(127 downto 96),
      S_AXI_arprot(2 downto 0) => tier2_xbar_4_to_m35_couplers_ARPROT(11 downto 9),
      S_AXI_arready => tier2_xbar_4_to_m35_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_4_to_m35_couplers_ARVALID(3),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_4_to_m35_couplers_AWADDR(127 downto 96),
      S_AXI_awprot(2 downto 0) => tier2_xbar_4_to_m35_couplers_AWPROT(11 downto 9),
      S_AXI_awready => tier2_xbar_4_to_m35_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_4_to_m35_couplers_AWVALID(3),
      S_AXI_bready => tier2_xbar_4_to_m35_couplers_BREADY(3),
      S_AXI_bresp(1 downto 0) => tier2_xbar_4_to_m35_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_4_to_m35_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_4_to_m35_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_4_to_m35_couplers_RREADY(3),
      S_AXI_rresp(1 downto 0) => tier2_xbar_4_to_m35_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_4_to_m35_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_4_to_m35_couplers_WDATA(127 downto 96),
      S_AXI_wready => tier2_xbar_4_to_m35_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_4_to_m35_couplers_WSTRB(15 downto 12),
      S_AXI_wvalid => tier2_xbar_4_to_m35_couplers_WVALID(3)
    );
m36_couplers: entity work.m36_couplers_imp_VKZQQ
     port map (
      M_ACLK => M36_ACLK_1,
      M_ARESETN => M36_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m36_couplers_to_axi_interconnect_0_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m36_couplers_to_axi_interconnect_0_ARPROT(2 downto 0),
      M_AXI_arready => m36_couplers_to_axi_interconnect_0_ARREADY,
      M_AXI_arvalid => m36_couplers_to_axi_interconnect_0_ARVALID,
      M_AXI_awaddr(31 downto 0) => m36_couplers_to_axi_interconnect_0_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m36_couplers_to_axi_interconnect_0_AWPROT(2 downto 0),
      M_AXI_awready => m36_couplers_to_axi_interconnect_0_AWREADY,
      M_AXI_awvalid => m36_couplers_to_axi_interconnect_0_AWVALID,
      M_AXI_bready => m36_couplers_to_axi_interconnect_0_BREADY,
      M_AXI_bresp(1 downto 0) => m36_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid => m36_couplers_to_axi_interconnect_0_BVALID,
      M_AXI_rdata(31 downto 0) => m36_couplers_to_axi_interconnect_0_RDATA(31 downto 0),
      M_AXI_rready => m36_couplers_to_axi_interconnect_0_RREADY,
      M_AXI_rresp(1 downto 0) => m36_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid => m36_couplers_to_axi_interconnect_0_RVALID,
      M_AXI_wdata(31 downto 0) => m36_couplers_to_axi_interconnect_0_WDATA(31 downto 0),
      M_AXI_wready => m36_couplers_to_axi_interconnect_0_WREADY,
      M_AXI_wstrb(3 downto 0) => m36_couplers_to_axi_interconnect_0_WSTRB(3 downto 0),
      M_AXI_wvalid => m36_couplers_to_axi_interconnect_0_WVALID,
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(31 downto 0) => tier2_xbar_4_to_m36_couplers_ARADDR(159 downto 128),
      S_AXI_arprot(2 downto 0) => tier2_xbar_4_to_m36_couplers_ARPROT(14 downto 12),
      S_AXI_arready => tier2_xbar_4_to_m36_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_4_to_m36_couplers_ARVALID(4),
      S_AXI_awaddr(31 downto 0) => tier2_xbar_4_to_m36_couplers_AWADDR(159 downto 128),
      S_AXI_awprot(2 downto 0) => tier2_xbar_4_to_m36_couplers_AWPROT(14 downto 12),
      S_AXI_awready => tier2_xbar_4_to_m36_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_4_to_m36_couplers_AWVALID(4),
      S_AXI_bready => tier2_xbar_4_to_m36_couplers_BREADY(4),
      S_AXI_bresp(1 downto 0) => tier2_xbar_4_to_m36_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_4_to_m36_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_4_to_m36_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_4_to_m36_couplers_RREADY(4),
      S_AXI_rresp(1 downto 0) => tier2_xbar_4_to_m36_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_4_to_m36_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_4_to_m36_couplers_WDATA(159 downto 128),
      S_AXI_wready => tier2_xbar_4_to_m36_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_4_to_m36_couplers_WSTRB(19 downto 16),
      S_AXI_wvalid => tier2_xbar_4_to_m36_couplers_WVALID(4)
    );
m37_couplers: entity work.m37_couplers_imp_1TM61AR
     port map (
      M_ACLK => M37_ACLK_1,
      M_ARESETN => M37_ARESETN_1,
      M_AXI_araddr => m37_couplers_to_axi_interconnect_0_ARADDR,
      M_AXI_arprot => m37_couplers_to_axi_interconnect_0_ARPROT,
      M_AXI_arready => m37_couplers_to_axi_interconnect_0_ARREADY,
      M_AXI_arvalid => m37_couplers_to_axi_interconnect_0_ARVALID,
      M_AXI_awaddr => m37_couplers_to_axi_interconnect_0_AWADDR,
      M_AXI_awprot => m37_couplers_to_axi_interconnect_0_AWPROT,
      M_AXI_awready => m37_couplers_to_axi_interconnect_0_AWREADY,
      M_AXI_awvalid => m37_couplers_to_axi_interconnect_0_AWVALID,
      M_AXI_bready => m37_couplers_to_axi_interconnect_0_BREADY,
      M_AXI_bresp => m37_couplers_to_axi_interconnect_0_BRESP,
      M_AXI_bvalid => m37_couplers_to_axi_interconnect_0_BVALID,
      M_AXI_rdata => m37_couplers_to_axi_interconnect_0_RDATA,
      M_AXI_rready => m37_couplers_to_axi_interconnect_0_RREADY,
      M_AXI_rresp => m37_couplers_to_axi_interconnect_0_RRESP,
      M_AXI_rvalid => m37_couplers_to_axi_interconnect_0_RVALID,
      M_AXI_wdata => m37_couplers_to_axi_interconnect_0_WDATA,
      M_AXI_wready => m37_couplers_to_axi_interconnect_0_WREADY,
      M_AXI_wstrb => m37_couplers_to_axi_interconnect_0_WSTRB,
      M_AXI_wvalid => m37_couplers_to_axi_interconnect_0_WVALID,
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr => tier2_xbar_4_to_m37_couplers_ARADDR(160),
      S_AXI_arprot => tier2_xbar_4_to_m37_couplers_ARPROT(15),
      S_AXI_arready => tier2_xbar_4_to_m37_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_4_to_m37_couplers_ARVALID(5),
      S_AXI_awaddr => tier2_xbar_4_to_m37_couplers_AWADDR(160),
      S_AXI_awprot => tier2_xbar_4_to_m37_couplers_AWPROT(15),
      S_AXI_awready => tier2_xbar_4_to_m37_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_4_to_m37_couplers_AWVALID(5),
      S_AXI_bready => tier2_xbar_4_to_m37_couplers_BREADY(5),
      S_AXI_bresp => tier2_xbar_4_to_m37_couplers_BRESP,
      S_AXI_bvalid => tier2_xbar_4_to_m37_couplers_BVALID,
      S_AXI_rdata => tier2_xbar_4_to_m37_couplers_RDATA,
      S_AXI_rready => tier2_xbar_4_to_m37_couplers_RREADY(5),
      S_AXI_rresp => tier2_xbar_4_to_m37_couplers_RRESP,
      S_AXI_rvalid => tier2_xbar_4_to_m37_couplers_RVALID,
      S_AXI_wdata => tier2_xbar_4_to_m37_couplers_WDATA(160),
      S_AXI_wready => tier2_xbar_4_to_m37_couplers_WREADY,
      S_AXI_wstrb => tier2_xbar_4_to_m37_couplers_WSTRB(20),
      S_AXI_wvalid => tier2_xbar_4_to_m37_couplers_WVALID(5)
    );
m38_couplers: entity work.m38_couplers_imp_77VLOB
     port map (
      M_ACLK => M38_ACLK_1,
      M_ARESETN => M38_ARESETN_1,
      M_AXI_araddr => m38_couplers_to_axi_interconnect_0_ARADDR,
      M_AXI_arprot => m38_couplers_to_axi_interconnect_0_ARPROT,
      M_AXI_arready => m38_couplers_to_axi_interconnect_0_ARREADY,
      M_AXI_arvalid => m38_couplers_to_axi_interconnect_0_ARVALID,
      M_AXI_awaddr => m38_couplers_to_axi_interconnect_0_AWADDR,
      M_AXI_awprot => m38_couplers_to_axi_interconnect_0_AWPROT,
      M_AXI_awready => m38_couplers_to_axi_interconnect_0_AWREADY,
      M_AXI_awvalid => m38_couplers_to_axi_interconnect_0_AWVALID,
      M_AXI_bready => m38_couplers_to_axi_interconnect_0_BREADY,
      M_AXI_bresp => m38_couplers_to_axi_interconnect_0_BRESP,
      M_AXI_bvalid => m38_couplers_to_axi_interconnect_0_BVALID,
      M_AXI_rdata => m38_couplers_to_axi_interconnect_0_RDATA,
      M_AXI_rready => m38_couplers_to_axi_interconnect_0_RREADY,
      M_AXI_rresp => m38_couplers_to_axi_interconnect_0_RRESP,
      M_AXI_rvalid => m38_couplers_to_axi_interconnect_0_RVALID,
      M_AXI_wdata => m38_couplers_to_axi_interconnect_0_WDATA,
      M_AXI_wready => m38_couplers_to_axi_interconnect_0_WREADY,
      M_AXI_wstrb => m38_couplers_to_axi_interconnect_0_WSTRB,
      M_AXI_wvalid => m38_couplers_to_axi_interconnect_0_WVALID,
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr => tier2_xbar_4_to_m38_couplers_ARADDR(192),
      S_AXI_arprot => tier2_xbar_4_to_m38_couplers_ARPROT(18),
      S_AXI_arready => tier2_xbar_4_to_m38_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_4_to_m38_couplers_ARVALID(6),
      S_AXI_awaddr => tier2_xbar_4_to_m38_couplers_AWADDR(192),
      S_AXI_awprot => tier2_xbar_4_to_m38_couplers_AWPROT(18),
      S_AXI_awready => tier2_xbar_4_to_m38_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_4_to_m38_couplers_AWVALID(6),
      S_AXI_bready => tier2_xbar_4_to_m38_couplers_BREADY(6),
      S_AXI_bresp => tier2_xbar_4_to_m38_couplers_BRESP,
      S_AXI_bvalid => tier2_xbar_4_to_m38_couplers_BVALID,
      S_AXI_rdata => tier2_xbar_4_to_m38_couplers_RDATA,
      S_AXI_rready => tier2_xbar_4_to_m38_couplers_RREADY(6),
      S_AXI_rresp => tier2_xbar_4_to_m38_couplers_RRESP,
      S_AXI_rvalid => tier2_xbar_4_to_m38_couplers_RVALID,
      S_AXI_wdata => tier2_xbar_4_to_m38_couplers_WDATA(192),
      S_AXI_wready => tier2_xbar_4_to_m38_couplers_WREADY,
      S_AXI_wstrb => tier2_xbar_4_to_m38_couplers_WSTRB(24),
      S_AXI_wvalid => tier2_xbar_4_to_m38_couplers_WVALID(6)
    );
s00_couplers: entity work.s00_couplers_imp_O7FAN0
     port map (
      M_ACLK => axi_interconnect_0_ACLK_net,
      M_ARESETN => axi_interconnect_0_ARESETN_net,
      M_AXI_araddr(31 downto 0) => s00_couplers_to_xbar_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      M_AXI_arready => s00_couplers_to_xbar_ARREADY(0),
      M_AXI_arvalid => s00_couplers_to_xbar_ARVALID,
      M_AXI_awaddr(31 downto 0) => s00_couplers_to_xbar_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      M_AXI_awready => s00_couplers_to_xbar_AWREADY(0),
      M_AXI_awvalid => s00_couplers_to_xbar_AWVALID,
      M_AXI_bready => s00_couplers_to_xbar_BREADY,
      M_AXI_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      M_AXI_bvalid => s00_couplers_to_xbar_BVALID(0),
      M_AXI_rdata(31 downto 0) => s00_couplers_to_xbar_RDATA(31 downto 0),
      M_AXI_rready => s00_couplers_to_xbar_RREADY,
      M_AXI_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      M_AXI_rvalid => s00_couplers_to_xbar_RVALID(0),
      M_AXI_wdata(31 downto 0) => s00_couplers_to_xbar_WDATA(31 downto 0),
      M_AXI_wready => s00_couplers_to_xbar_WREADY(0),
      M_AXI_wstrb(3 downto 0) => s00_couplers_to_xbar_WSTRB(3 downto 0),
      M_AXI_wvalid => s00_couplers_to_xbar_WVALID,
      S_ACLK => S00_ACLK_1,
      S_ARESETN => S00_ARESETN_1,
      S_AXI_araddr(31 downto 0) => axi_interconnect_0_to_s00_couplers_ARADDR(31 downto 0),
      S_AXI_arburst(1 downto 0) => axi_interconnect_0_to_s00_couplers_ARBURST(1 downto 0),
      S_AXI_arcache(3 downto 0) => axi_interconnect_0_to_s00_couplers_ARCACHE(3 downto 0),
      S_AXI_arid(11 downto 0) => axi_interconnect_0_to_s00_couplers_ARID(11 downto 0),
      S_AXI_arlen(3 downto 0) => axi_interconnect_0_to_s00_couplers_ARLEN(3 downto 0),
      S_AXI_arlock(1 downto 0) => axi_interconnect_0_to_s00_couplers_ARLOCK(1 downto 0),
      S_AXI_arprot(2 downto 0) => axi_interconnect_0_to_s00_couplers_ARPROT(2 downto 0),
      S_AXI_arqos(3 downto 0) => axi_interconnect_0_to_s00_couplers_ARQOS(3 downto 0),
      S_AXI_arready => axi_interconnect_0_to_s00_couplers_ARREADY,
      S_AXI_arsize(2 downto 0) => axi_interconnect_0_to_s00_couplers_ARSIZE(2 downto 0),
      S_AXI_arvalid => axi_interconnect_0_to_s00_couplers_ARVALID,
      S_AXI_awaddr(31 downto 0) => axi_interconnect_0_to_s00_couplers_AWADDR(31 downto 0),
      S_AXI_awburst(1 downto 0) => axi_interconnect_0_to_s00_couplers_AWBURST(1 downto 0),
      S_AXI_awcache(3 downto 0) => axi_interconnect_0_to_s00_couplers_AWCACHE(3 downto 0),
      S_AXI_awid(11 downto 0) => axi_interconnect_0_to_s00_couplers_AWID(11 downto 0),
      S_AXI_awlen(3 downto 0) => axi_interconnect_0_to_s00_couplers_AWLEN(3 downto 0),
      S_AXI_awlock(1 downto 0) => axi_interconnect_0_to_s00_couplers_AWLOCK(1 downto 0),
      S_AXI_awprot(2 downto 0) => axi_interconnect_0_to_s00_couplers_AWPROT(2 downto 0),
      S_AXI_awqos(3 downto 0) => axi_interconnect_0_to_s00_couplers_AWQOS(3 downto 0),
      S_AXI_awready => axi_interconnect_0_to_s00_couplers_AWREADY,
      S_AXI_awsize(2 downto 0) => axi_interconnect_0_to_s00_couplers_AWSIZE(2 downto 0),
      S_AXI_awvalid => axi_interconnect_0_to_s00_couplers_AWVALID,
      S_AXI_bid(11 downto 0) => axi_interconnect_0_to_s00_couplers_BID(11 downto 0),
      S_AXI_bready => axi_interconnect_0_to_s00_couplers_BREADY,
      S_AXI_bresp(1 downto 0) => axi_interconnect_0_to_s00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => axi_interconnect_0_to_s00_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => axi_interconnect_0_to_s00_couplers_RDATA(31 downto 0),
      S_AXI_rid(11 downto 0) => axi_interconnect_0_to_s00_couplers_RID(11 downto 0),
      S_AXI_rlast => axi_interconnect_0_to_s00_couplers_RLAST,
      S_AXI_rready => axi_interconnect_0_to_s00_couplers_RREADY,
      S_AXI_rresp(1 downto 0) => axi_interconnect_0_to_s00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => axi_interconnect_0_to_s00_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => axi_interconnect_0_to_s00_couplers_WDATA(31 downto 0),
      S_AXI_wid(11 downto 0) => axi_interconnect_0_to_s00_couplers_WID(11 downto 0),
      S_AXI_wlast => axi_interconnect_0_to_s00_couplers_WLAST,
      S_AXI_wready => axi_interconnect_0_to_s00_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => axi_interconnect_0_to_s00_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid => axi_interconnect_0_to_s00_couplers_WVALID
    );
tier2_xbar_0: component design_1_tier2_xbar_0_0
     port map (
      aclk => axi_interconnect_0_ACLK_net,
      aresetn => axi_interconnect_0_ARESETN_net,
      m_axi_araddr(255 downto 224) => tier2_xbar_0_to_m07_couplers_ARADDR(255 downto 224),
      m_axi_araddr(223 downto 192) => tier2_xbar_0_to_m06_couplers_ARADDR(223 downto 192),
      m_axi_araddr(191 downto 160) => tier2_xbar_0_to_m05_couplers_ARADDR(191 downto 160),
      m_axi_araddr(159 downto 128) => tier2_xbar_0_to_m04_couplers_ARADDR(159 downto 128),
      m_axi_araddr(127 downto 96) => tier2_xbar_0_to_m03_couplers_ARADDR(127 downto 96),
      m_axi_araddr(95 downto 64) => tier2_xbar_0_to_m02_couplers_ARADDR(95 downto 64),
      m_axi_araddr(63 downto 32) => tier2_xbar_0_to_m01_couplers_ARADDR(63 downto 32),
      m_axi_araddr(31 downto 0) => tier2_xbar_0_to_m00_couplers_ARADDR(31 downto 0),
      m_axi_arprot(23 downto 21) => tier2_xbar_0_to_m07_couplers_ARPROT(23 downto 21),
      m_axi_arprot(20 downto 18) => NLW_tier2_xbar_0_m_axi_arprot_UNCONNECTED(20 downto 18),
      m_axi_arprot(17 downto 15) => tier2_xbar_0_to_m05_couplers_ARPROT(17 downto 15),
      m_axi_arprot(14 downto 12) => tier2_xbar_0_to_m04_couplers_ARPROT(14 downto 12),
      m_axi_arprot(11 downto 9) => tier2_xbar_0_to_m03_couplers_ARPROT(11 downto 9),
      m_axi_arprot(8 downto 0) => NLW_tier2_xbar_0_m_axi_arprot_UNCONNECTED(8 downto 0),
      m_axi_arready(7) => tier2_xbar_0_to_m07_couplers_ARREADY(0),
      m_axi_arready(6) => tier2_xbar_0_to_m06_couplers_ARREADY,
      m_axi_arready(5) => tier2_xbar_0_to_m05_couplers_ARREADY(0),
      m_axi_arready(4) => tier2_xbar_0_to_m04_couplers_ARREADY(0),
      m_axi_arready(3) => tier2_xbar_0_to_m03_couplers_ARREADY(0),
      m_axi_arready(2) => tier2_xbar_0_to_m02_couplers_ARREADY,
      m_axi_arready(1) => tier2_xbar_0_to_m01_couplers_ARREADY,
      m_axi_arready(0) => tier2_xbar_0_to_m00_couplers_ARREADY,
      m_axi_arvalid(7) => tier2_xbar_0_to_m07_couplers_ARVALID(7),
      m_axi_arvalid(6) => tier2_xbar_0_to_m06_couplers_ARVALID(6),
      m_axi_arvalid(5) => tier2_xbar_0_to_m05_couplers_ARVALID(5),
      m_axi_arvalid(4) => tier2_xbar_0_to_m04_couplers_ARVALID(4),
      m_axi_arvalid(3) => tier2_xbar_0_to_m03_couplers_ARVALID(3),
      m_axi_arvalid(2) => tier2_xbar_0_to_m02_couplers_ARVALID(2),
      m_axi_arvalid(1) => tier2_xbar_0_to_m01_couplers_ARVALID(1),
      m_axi_arvalid(0) => tier2_xbar_0_to_m00_couplers_ARVALID(0),
      m_axi_awaddr(255 downto 224) => tier2_xbar_0_to_m07_couplers_AWADDR(255 downto 224),
      m_axi_awaddr(223 downto 192) => tier2_xbar_0_to_m06_couplers_AWADDR(223 downto 192),
      m_axi_awaddr(191 downto 160) => tier2_xbar_0_to_m05_couplers_AWADDR(191 downto 160),
      m_axi_awaddr(159 downto 128) => tier2_xbar_0_to_m04_couplers_AWADDR(159 downto 128),
      m_axi_awaddr(127 downto 96) => tier2_xbar_0_to_m03_couplers_AWADDR(127 downto 96),
      m_axi_awaddr(95 downto 64) => tier2_xbar_0_to_m02_couplers_AWADDR(95 downto 64),
      m_axi_awaddr(63 downto 32) => tier2_xbar_0_to_m01_couplers_AWADDR(63 downto 32),
      m_axi_awaddr(31 downto 0) => tier2_xbar_0_to_m00_couplers_AWADDR(31 downto 0),
      m_axi_awprot(23 downto 21) => tier2_xbar_0_to_m07_couplers_AWPROT(23 downto 21),
      m_axi_awprot(20 downto 18) => NLW_tier2_xbar_0_m_axi_awprot_UNCONNECTED(20 downto 18),
      m_axi_awprot(17 downto 15) => tier2_xbar_0_to_m05_couplers_AWPROT(17 downto 15),
      m_axi_awprot(14 downto 12) => tier2_xbar_0_to_m04_couplers_AWPROT(14 downto 12),
      m_axi_awprot(11 downto 9) => tier2_xbar_0_to_m03_couplers_AWPROT(11 downto 9),
      m_axi_awprot(8 downto 0) => NLW_tier2_xbar_0_m_axi_awprot_UNCONNECTED(8 downto 0),
      m_axi_awready(7) => tier2_xbar_0_to_m07_couplers_AWREADY(0),
      m_axi_awready(6) => tier2_xbar_0_to_m06_couplers_AWREADY,
      m_axi_awready(5) => tier2_xbar_0_to_m05_couplers_AWREADY(0),
      m_axi_awready(4) => tier2_xbar_0_to_m04_couplers_AWREADY(0),
      m_axi_awready(3) => tier2_xbar_0_to_m03_couplers_AWREADY(0),
      m_axi_awready(2) => tier2_xbar_0_to_m02_couplers_AWREADY,
      m_axi_awready(1) => tier2_xbar_0_to_m01_couplers_AWREADY,
      m_axi_awready(0) => tier2_xbar_0_to_m00_couplers_AWREADY,
      m_axi_awvalid(7) => tier2_xbar_0_to_m07_couplers_AWVALID(7),
      m_axi_awvalid(6) => tier2_xbar_0_to_m06_couplers_AWVALID(6),
      m_axi_awvalid(5) => tier2_xbar_0_to_m05_couplers_AWVALID(5),
      m_axi_awvalid(4) => tier2_xbar_0_to_m04_couplers_AWVALID(4),
      m_axi_awvalid(3) => tier2_xbar_0_to_m03_couplers_AWVALID(3),
      m_axi_awvalid(2) => tier2_xbar_0_to_m02_couplers_AWVALID(2),
      m_axi_awvalid(1) => tier2_xbar_0_to_m01_couplers_AWVALID(1),
      m_axi_awvalid(0) => tier2_xbar_0_to_m00_couplers_AWVALID(0),
      m_axi_bready(7) => tier2_xbar_0_to_m07_couplers_BREADY(7),
      m_axi_bready(6) => tier2_xbar_0_to_m06_couplers_BREADY(6),
      m_axi_bready(5) => tier2_xbar_0_to_m05_couplers_BREADY(5),
      m_axi_bready(4) => tier2_xbar_0_to_m04_couplers_BREADY(4),
      m_axi_bready(3) => tier2_xbar_0_to_m03_couplers_BREADY(3),
      m_axi_bready(2) => tier2_xbar_0_to_m02_couplers_BREADY(2),
      m_axi_bready(1) => tier2_xbar_0_to_m01_couplers_BREADY(1),
      m_axi_bready(0) => tier2_xbar_0_to_m00_couplers_BREADY(0),
      m_axi_bresp(15 downto 14) => tier2_xbar_0_to_m07_couplers_BRESP(1 downto 0),
      m_axi_bresp(13 downto 12) => tier2_xbar_0_to_m06_couplers_BRESP(1 downto 0),
      m_axi_bresp(11 downto 10) => tier2_xbar_0_to_m05_couplers_BRESP(1 downto 0),
      m_axi_bresp(9 downto 8) => tier2_xbar_0_to_m04_couplers_BRESP(1 downto 0),
      m_axi_bresp(7 downto 6) => tier2_xbar_0_to_m03_couplers_BRESP(1 downto 0),
      m_axi_bresp(5 downto 4) => tier2_xbar_0_to_m02_couplers_BRESP(1 downto 0),
      m_axi_bresp(3 downto 2) => tier2_xbar_0_to_m01_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => tier2_xbar_0_to_m00_couplers_BRESP(1 downto 0),
      m_axi_bvalid(7) => tier2_xbar_0_to_m07_couplers_BVALID(0),
      m_axi_bvalid(6) => tier2_xbar_0_to_m06_couplers_BVALID,
      m_axi_bvalid(5) => tier2_xbar_0_to_m05_couplers_BVALID(0),
      m_axi_bvalid(4) => tier2_xbar_0_to_m04_couplers_BVALID(0),
      m_axi_bvalid(3) => tier2_xbar_0_to_m03_couplers_BVALID(0),
      m_axi_bvalid(2) => tier2_xbar_0_to_m02_couplers_BVALID,
      m_axi_bvalid(1) => tier2_xbar_0_to_m01_couplers_BVALID,
      m_axi_bvalid(0) => tier2_xbar_0_to_m00_couplers_BVALID,
      m_axi_rdata(255 downto 224) => tier2_xbar_0_to_m07_couplers_RDATA(31 downto 0),
      m_axi_rdata(223 downto 192) => tier2_xbar_0_to_m06_couplers_RDATA(31 downto 0),
      m_axi_rdata(191 downto 160) => tier2_xbar_0_to_m05_couplers_RDATA(31 downto 0),
      m_axi_rdata(159 downto 128) => tier2_xbar_0_to_m04_couplers_RDATA(31 downto 0),
      m_axi_rdata(127 downto 96) => tier2_xbar_0_to_m03_couplers_RDATA(31 downto 0),
      m_axi_rdata(95 downto 64) => tier2_xbar_0_to_m02_couplers_RDATA(31 downto 0),
      m_axi_rdata(63 downto 32) => tier2_xbar_0_to_m01_couplers_RDATA(31 downto 0),
      m_axi_rdata(31 downto 0) => tier2_xbar_0_to_m00_couplers_RDATA(31 downto 0),
      m_axi_rready(7) => tier2_xbar_0_to_m07_couplers_RREADY(7),
      m_axi_rready(6) => tier2_xbar_0_to_m06_couplers_RREADY(6),
      m_axi_rready(5) => tier2_xbar_0_to_m05_couplers_RREADY(5),
      m_axi_rready(4) => tier2_xbar_0_to_m04_couplers_RREADY(4),
      m_axi_rready(3) => tier2_xbar_0_to_m03_couplers_RREADY(3),
      m_axi_rready(2) => tier2_xbar_0_to_m02_couplers_RREADY(2),
      m_axi_rready(1) => tier2_xbar_0_to_m01_couplers_RREADY(1),
      m_axi_rready(0) => tier2_xbar_0_to_m00_couplers_RREADY(0),
      m_axi_rresp(15 downto 14) => tier2_xbar_0_to_m07_couplers_RRESP(1 downto 0),
      m_axi_rresp(13 downto 12) => tier2_xbar_0_to_m06_couplers_RRESP(1 downto 0),
      m_axi_rresp(11 downto 10) => tier2_xbar_0_to_m05_couplers_RRESP(1 downto 0),
      m_axi_rresp(9 downto 8) => tier2_xbar_0_to_m04_couplers_RRESP(1 downto 0),
      m_axi_rresp(7 downto 6) => tier2_xbar_0_to_m03_couplers_RRESP(1 downto 0),
      m_axi_rresp(5 downto 4) => tier2_xbar_0_to_m02_couplers_RRESP(1 downto 0),
      m_axi_rresp(3 downto 2) => tier2_xbar_0_to_m01_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => tier2_xbar_0_to_m00_couplers_RRESP(1 downto 0),
      m_axi_rvalid(7) => tier2_xbar_0_to_m07_couplers_RVALID(0),
      m_axi_rvalid(6) => tier2_xbar_0_to_m06_couplers_RVALID,
      m_axi_rvalid(5) => tier2_xbar_0_to_m05_couplers_RVALID(0),
      m_axi_rvalid(4) => tier2_xbar_0_to_m04_couplers_RVALID(0),
      m_axi_rvalid(3) => tier2_xbar_0_to_m03_couplers_RVALID(0),
      m_axi_rvalid(2) => tier2_xbar_0_to_m02_couplers_RVALID,
      m_axi_rvalid(1) => tier2_xbar_0_to_m01_couplers_RVALID,
      m_axi_rvalid(0) => tier2_xbar_0_to_m00_couplers_RVALID,
      m_axi_wdata(255 downto 224) => tier2_xbar_0_to_m07_couplers_WDATA(255 downto 224),
      m_axi_wdata(223 downto 192) => tier2_xbar_0_to_m06_couplers_WDATA(223 downto 192),
      m_axi_wdata(191 downto 160) => tier2_xbar_0_to_m05_couplers_WDATA(191 downto 160),
      m_axi_wdata(159 downto 128) => tier2_xbar_0_to_m04_couplers_WDATA(159 downto 128),
      m_axi_wdata(127 downto 96) => tier2_xbar_0_to_m03_couplers_WDATA(127 downto 96),
      m_axi_wdata(95 downto 64) => tier2_xbar_0_to_m02_couplers_WDATA(95 downto 64),
      m_axi_wdata(63 downto 32) => tier2_xbar_0_to_m01_couplers_WDATA(63 downto 32),
      m_axi_wdata(31 downto 0) => tier2_xbar_0_to_m00_couplers_WDATA(31 downto 0),
      m_axi_wready(7) => tier2_xbar_0_to_m07_couplers_WREADY(0),
      m_axi_wready(6) => tier2_xbar_0_to_m06_couplers_WREADY,
      m_axi_wready(5) => tier2_xbar_0_to_m05_couplers_WREADY(0),
      m_axi_wready(4) => tier2_xbar_0_to_m04_couplers_WREADY(0),
      m_axi_wready(3) => tier2_xbar_0_to_m03_couplers_WREADY(0),
      m_axi_wready(2) => tier2_xbar_0_to_m02_couplers_WREADY,
      m_axi_wready(1) => tier2_xbar_0_to_m01_couplers_WREADY,
      m_axi_wready(0) => tier2_xbar_0_to_m00_couplers_WREADY,
      m_axi_wstrb(31 downto 28) => tier2_xbar_0_to_m07_couplers_WSTRB(31 downto 28),
      m_axi_wstrb(27 downto 24) => tier2_xbar_0_to_m06_couplers_WSTRB(27 downto 24),
      m_axi_wstrb(23 downto 20) => tier2_xbar_0_to_m05_couplers_WSTRB(23 downto 20),
      m_axi_wstrb(19 downto 16) => tier2_xbar_0_to_m04_couplers_WSTRB(19 downto 16),
      m_axi_wstrb(15 downto 12) => tier2_xbar_0_to_m03_couplers_WSTRB(15 downto 12),
      m_axi_wstrb(11 downto 8) => tier2_xbar_0_to_m02_couplers_WSTRB(11 downto 8),
      m_axi_wstrb(7 downto 4) => tier2_xbar_0_to_m01_couplers_WSTRB(7 downto 4),
      m_axi_wstrb(3 downto 0) => tier2_xbar_0_to_m00_couplers_WSTRB(3 downto 0),
      m_axi_wvalid(7) => tier2_xbar_0_to_m07_couplers_WVALID(7),
      m_axi_wvalid(6) => tier2_xbar_0_to_m06_couplers_WVALID(6),
      m_axi_wvalid(5) => tier2_xbar_0_to_m05_couplers_WVALID(5),
      m_axi_wvalid(4) => tier2_xbar_0_to_m04_couplers_WVALID(4),
      m_axi_wvalid(3) => tier2_xbar_0_to_m03_couplers_WVALID(3),
      m_axi_wvalid(2) => tier2_xbar_0_to_m02_couplers_WVALID(2),
      m_axi_wvalid(1) => tier2_xbar_0_to_m01_couplers_WVALID(1),
      m_axi_wvalid(0) => tier2_xbar_0_to_m00_couplers_WVALID(0),
      s_axi_araddr(31 downto 0) => i00_couplers_to_tier2_xbar_0_ARADDR(31 downto 0),
      s_axi_arprot(2 downto 0) => i00_couplers_to_tier2_xbar_0_ARPROT(2 downto 0),
      s_axi_arready(0) => i00_couplers_to_tier2_xbar_0_ARREADY(0),
      s_axi_arvalid(0) => i00_couplers_to_tier2_xbar_0_ARVALID(0),
      s_axi_awaddr(31 downto 0) => i00_couplers_to_tier2_xbar_0_AWADDR(31 downto 0),
      s_axi_awprot(2 downto 0) => i00_couplers_to_tier2_xbar_0_AWPROT(2 downto 0),
      s_axi_awready(0) => i00_couplers_to_tier2_xbar_0_AWREADY(0),
      s_axi_awvalid(0) => i00_couplers_to_tier2_xbar_0_AWVALID(0),
      s_axi_bready(0) => i00_couplers_to_tier2_xbar_0_BREADY(0),
      s_axi_bresp(1 downto 0) => i00_couplers_to_tier2_xbar_0_BRESP(1 downto 0),
      s_axi_bvalid(0) => i00_couplers_to_tier2_xbar_0_BVALID(0),
      s_axi_rdata(31 downto 0) => i00_couplers_to_tier2_xbar_0_RDATA(31 downto 0),
      s_axi_rready(0) => i00_couplers_to_tier2_xbar_0_RREADY(0),
      s_axi_rresp(1 downto 0) => i00_couplers_to_tier2_xbar_0_RRESP(1 downto 0),
      s_axi_rvalid(0) => i00_couplers_to_tier2_xbar_0_RVALID(0),
      s_axi_wdata(31 downto 0) => i00_couplers_to_tier2_xbar_0_WDATA(31 downto 0),
      s_axi_wready(0) => i00_couplers_to_tier2_xbar_0_WREADY(0),
      s_axi_wstrb(3 downto 0) => i00_couplers_to_tier2_xbar_0_WSTRB(3 downto 0),
      s_axi_wvalid(0) => i00_couplers_to_tier2_xbar_0_WVALID(0)
    );
tier2_xbar_1: component design_1_tier2_xbar_1_0
     port map (
      aclk => axi_interconnect_0_ACLK_net,
      aresetn => axi_interconnect_0_ARESETN_net,
      m_axi_araddr(255 downto 224) => tier2_xbar_1_to_m15_couplers_ARADDR(255 downto 224),
      m_axi_araddr(223 downto 192) => tier2_xbar_1_to_m14_couplers_ARADDR(223 downto 192),
      m_axi_araddr(191 downto 160) => tier2_xbar_1_to_m13_couplers_ARADDR(191 downto 160),
      m_axi_araddr(159 downto 128) => tier2_xbar_1_to_m12_couplers_ARADDR(159 downto 128),
      m_axi_araddr(127 downto 96) => tier2_xbar_1_to_m11_couplers_ARADDR(127 downto 96),
      m_axi_araddr(95 downto 64) => tier2_xbar_1_to_m10_couplers_ARADDR(95 downto 64),
      m_axi_araddr(63 downto 32) => tier2_xbar_1_to_m09_couplers_ARADDR(63 downto 32),
      m_axi_araddr(31 downto 0) => tier2_xbar_1_to_m08_couplers_ARADDR(31 downto 0),
      m_axi_arprot(23 downto 21) => tier2_xbar_1_to_m15_couplers_ARPROT(23 downto 21),
      m_axi_arprot(20 downto 18) => tier2_xbar_1_to_m14_couplers_ARPROT(20 downto 18),
      m_axi_arprot(17 downto 15) => tier2_xbar_1_to_m13_couplers_ARPROT(17 downto 15),
      m_axi_arprot(14 downto 9) => NLW_tier2_xbar_1_m_axi_arprot_UNCONNECTED(14 downto 9),
      m_axi_arprot(8 downto 6) => tier2_xbar_1_to_m10_couplers_ARPROT(8 downto 6),
      m_axi_arprot(5 downto 3) => tier2_xbar_1_to_m09_couplers_ARPROT(5 downto 3),
      m_axi_arprot(2 downto 0) => tier2_xbar_1_to_m08_couplers_ARPROT(2 downto 0),
      m_axi_arready(7) => tier2_xbar_1_to_m15_couplers_ARREADY(0),
      m_axi_arready(6) => tier2_xbar_1_to_m14_couplers_ARREADY(0),
      m_axi_arready(5) => tier2_xbar_1_to_m13_couplers_ARREADY(0),
      m_axi_arready(4) => tier2_xbar_1_to_m12_couplers_ARREADY(0),
      m_axi_arready(3) => tier2_xbar_1_to_m11_couplers_ARREADY(0),
      m_axi_arready(2) => tier2_xbar_1_to_m10_couplers_ARREADY(0),
      m_axi_arready(1) => tier2_xbar_1_to_m09_couplers_ARREADY(0),
      m_axi_arready(0) => tier2_xbar_1_to_m08_couplers_ARREADY(0),
      m_axi_arvalid(7) => tier2_xbar_1_to_m15_couplers_ARVALID(7),
      m_axi_arvalid(6) => tier2_xbar_1_to_m14_couplers_ARVALID(6),
      m_axi_arvalid(5) => tier2_xbar_1_to_m13_couplers_ARVALID(5),
      m_axi_arvalid(4) => tier2_xbar_1_to_m12_couplers_ARVALID(4),
      m_axi_arvalid(3) => tier2_xbar_1_to_m11_couplers_ARVALID(3),
      m_axi_arvalid(2) => tier2_xbar_1_to_m10_couplers_ARVALID(2),
      m_axi_arvalid(1) => tier2_xbar_1_to_m09_couplers_ARVALID(1),
      m_axi_arvalid(0) => tier2_xbar_1_to_m08_couplers_ARVALID(0),
      m_axi_awaddr(255 downto 224) => tier2_xbar_1_to_m15_couplers_AWADDR(255 downto 224),
      m_axi_awaddr(223 downto 192) => tier2_xbar_1_to_m14_couplers_AWADDR(223 downto 192),
      m_axi_awaddr(191 downto 160) => tier2_xbar_1_to_m13_couplers_AWADDR(191 downto 160),
      m_axi_awaddr(159 downto 128) => tier2_xbar_1_to_m12_couplers_AWADDR(159 downto 128),
      m_axi_awaddr(127 downto 96) => tier2_xbar_1_to_m11_couplers_AWADDR(127 downto 96),
      m_axi_awaddr(95 downto 64) => tier2_xbar_1_to_m10_couplers_AWADDR(95 downto 64),
      m_axi_awaddr(63 downto 32) => tier2_xbar_1_to_m09_couplers_AWADDR(63 downto 32),
      m_axi_awaddr(31 downto 0) => tier2_xbar_1_to_m08_couplers_AWADDR(31 downto 0),
      m_axi_awprot(23 downto 21) => tier2_xbar_1_to_m15_couplers_AWPROT(23 downto 21),
      m_axi_awprot(20 downto 18) => tier2_xbar_1_to_m14_couplers_AWPROT(20 downto 18),
      m_axi_awprot(17 downto 15) => tier2_xbar_1_to_m13_couplers_AWPROT(17 downto 15),
      m_axi_awprot(14 downto 9) => NLW_tier2_xbar_1_m_axi_awprot_UNCONNECTED(14 downto 9),
      m_axi_awprot(8 downto 6) => tier2_xbar_1_to_m10_couplers_AWPROT(8 downto 6),
      m_axi_awprot(5 downto 3) => tier2_xbar_1_to_m09_couplers_AWPROT(5 downto 3),
      m_axi_awprot(2 downto 0) => tier2_xbar_1_to_m08_couplers_AWPROT(2 downto 0),
      m_axi_awready(7) => tier2_xbar_1_to_m15_couplers_AWREADY(0),
      m_axi_awready(6) => tier2_xbar_1_to_m14_couplers_AWREADY(0),
      m_axi_awready(5) => tier2_xbar_1_to_m13_couplers_AWREADY(0),
      m_axi_awready(4) => tier2_xbar_1_to_m12_couplers_AWREADY(0),
      m_axi_awready(3) => tier2_xbar_1_to_m11_couplers_AWREADY(0),
      m_axi_awready(2) => tier2_xbar_1_to_m10_couplers_AWREADY(0),
      m_axi_awready(1) => tier2_xbar_1_to_m09_couplers_AWREADY(0),
      m_axi_awready(0) => tier2_xbar_1_to_m08_couplers_AWREADY(0),
      m_axi_awvalid(7) => tier2_xbar_1_to_m15_couplers_AWVALID(7),
      m_axi_awvalid(6) => tier2_xbar_1_to_m14_couplers_AWVALID(6),
      m_axi_awvalid(5) => tier2_xbar_1_to_m13_couplers_AWVALID(5),
      m_axi_awvalid(4) => tier2_xbar_1_to_m12_couplers_AWVALID(4),
      m_axi_awvalid(3) => tier2_xbar_1_to_m11_couplers_AWVALID(3),
      m_axi_awvalid(2) => tier2_xbar_1_to_m10_couplers_AWVALID(2),
      m_axi_awvalid(1) => tier2_xbar_1_to_m09_couplers_AWVALID(1),
      m_axi_awvalid(0) => tier2_xbar_1_to_m08_couplers_AWVALID(0),
      m_axi_bready(7) => tier2_xbar_1_to_m15_couplers_BREADY(7),
      m_axi_bready(6) => tier2_xbar_1_to_m14_couplers_BREADY(6),
      m_axi_bready(5) => tier2_xbar_1_to_m13_couplers_BREADY(5),
      m_axi_bready(4) => tier2_xbar_1_to_m12_couplers_BREADY(4),
      m_axi_bready(3) => tier2_xbar_1_to_m11_couplers_BREADY(3),
      m_axi_bready(2) => tier2_xbar_1_to_m10_couplers_BREADY(2),
      m_axi_bready(1) => tier2_xbar_1_to_m09_couplers_BREADY(1),
      m_axi_bready(0) => tier2_xbar_1_to_m08_couplers_BREADY(0),
      m_axi_bresp(15 downto 14) => tier2_xbar_1_to_m15_couplers_BRESP(1 downto 0),
      m_axi_bresp(13 downto 12) => tier2_xbar_1_to_m14_couplers_BRESP(1 downto 0),
      m_axi_bresp(11 downto 10) => tier2_xbar_1_to_m13_couplers_BRESP(1 downto 0),
      m_axi_bresp(9 downto 8) => tier2_xbar_1_to_m12_couplers_BRESP(1 downto 0),
      m_axi_bresp(7 downto 6) => tier2_xbar_1_to_m11_couplers_BRESP(1 downto 0),
      m_axi_bresp(5 downto 4) => tier2_xbar_1_to_m10_couplers_BRESP(1 downto 0),
      m_axi_bresp(3 downto 2) => tier2_xbar_1_to_m09_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => tier2_xbar_1_to_m08_couplers_BRESP(1 downto 0),
      m_axi_bvalid(7) => tier2_xbar_1_to_m15_couplers_BVALID(0),
      m_axi_bvalid(6) => tier2_xbar_1_to_m14_couplers_BVALID(0),
      m_axi_bvalid(5) => tier2_xbar_1_to_m13_couplers_BVALID(0),
      m_axi_bvalid(4) => tier2_xbar_1_to_m12_couplers_BVALID(0),
      m_axi_bvalid(3) => tier2_xbar_1_to_m11_couplers_BVALID(0),
      m_axi_bvalid(2) => tier2_xbar_1_to_m10_couplers_BVALID(0),
      m_axi_bvalid(1) => tier2_xbar_1_to_m09_couplers_BVALID(0),
      m_axi_bvalid(0) => tier2_xbar_1_to_m08_couplers_BVALID(0),
      m_axi_rdata(255 downto 224) => tier2_xbar_1_to_m15_couplers_RDATA(31 downto 0),
      m_axi_rdata(223 downto 192) => tier2_xbar_1_to_m14_couplers_RDATA(31 downto 0),
      m_axi_rdata(191 downto 160) => tier2_xbar_1_to_m13_couplers_RDATA(31 downto 0),
      m_axi_rdata(159 downto 128) => tier2_xbar_1_to_m12_couplers_RDATA(31 downto 0),
      m_axi_rdata(127 downto 96) => tier2_xbar_1_to_m11_couplers_RDATA(31 downto 0),
      m_axi_rdata(95 downto 64) => tier2_xbar_1_to_m10_couplers_RDATA(31 downto 0),
      m_axi_rdata(63 downto 32) => tier2_xbar_1_to_m09_couplers_RDATA(31 downto 0),
      m_axi_rdata(31 downto 0) => tier2_xbar_1_to_m08_couplers_RDATA(31 downto 0),
      m_axi_rready(7) => tier2_xbar_1_to_m15_couplers_RREADY(7),
      m_axi_rready(6) => tier2_xbar_1_to_m14_couplers_RREADY(6),
      m_axi_rready(5) => tier2_xbar_1_to_m13_couplers_RREADY(5),
      m_axi_rready(4) => tier2_xbar_1_to_m12_couplers_RREADY(4),
      m_axi_rready(3) => tier2_xbar_1_to_m11_couplers_RREADY(3),
      m_axi_rready(2) => tier2_xbar_1_to_m10_couplers_RREADY(2),
      m_axi_rready(1) => tier2_xbar_1_to_m09_couplers_RREADY(1),
      m_axi_rready(0) => tier2_xbar_1_to_m08_couplers_RREADY(0),
      m_axi_rresp(15 downto 14) => tier2_xbar_1_to_m15_couplers_RRESP(1 downto 0),
      m_axi_rresp(13 downto 12) => tier2_xbar_1_to_m14_couplers_RRESP(1 downto 0),
      m_axi_rresp(11 downto 10) => tier2_xbar_1_to_m13_couplers_RRESP(1 downto 0),
      m_axi_rresp(9 downto 8) => tier2_xbar_1_to_m12_couplers_RRESP(1 downto 0),
      m_axi_rresp(7 downto 6) => tier2_xbar_1_to_m11_couplers_RRESP(1 downto 0),
      m_axi_rresp(5 downto 4) => tier2_xbar_1_to_m10_couplers_RRESP(1 downto 0),
      m_axi_rresp(3 downto 2) => tier2_xbar_1_to_m09_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => tier2_xbar_1_to_m08_couplers_RRESP(1 downto 0),
      m_axi_rvalid(7) => tier2_xbar_1_to_m15_couplers_RVALID(0),
      m_axi_rvalid(6) => tier2_xbar_1_to_m14_couplers_RVALID(0),
      m_axi_rvalid(5) => tier2_xbar_1_to_m13_couplers_RVALID(0),
      m_axi_rvalid(4) => tier2_xbar_1_to_m12_couplers_RVALID(0),
      m_axi_rvalid(3) => tier2_xbar_1_to_m11_couplers_RVALID(0),
      m_axi_rvalid(2) => tier2_xbar_1_to_m10_couplers_RVALID(0),
      m_axi_rvalid(1) => tier2_xbar_1_to_m09_couplers_RVALID(0),
      m_axi_rvalid(0) => tier2_xbar_1_to_m08_couplers_RVALID(0),
      m_axi_wdata(255 downto 224) => tier2_xbar_1_to_m15_couplers_WDATA(255 downto 224),
      m_axi_wdata(223 downto 192) => tier2_xbar_1_to_m14_couplers_WDATA(223 downto 192),
      m_axi_wdata(191 downto 160) => tier2_xbar_1_to_m13_couplers_WDATA(191 downto 160),
      m_axi_wdata(159 downto 128) => tier2_xbar_1_to_m12_couplers_WDATA(159 downto 128),
      m_axi_wdata(127 downto 96) => tier2_xbar_1_to_m11_couplers_WDATA(127 downto 96),
      m_axi_wdata(95 downto 64) => tier2_xbar_1_to_m10_couplers_WDATA(95 downto 64),
      m_axi_wdata(63 downto 32) => tier2_xbar_1_to_m09_couplers_WDATA(63 downto 32),
      m_axi_wdata(31 downto 0) => tier2_xbar_1_to_m08_couplers_WDATA(31 downto 0),
      m_axi_wready(7) => tier2_xbar_1_to_m15_couplers_WREADY(0),
      m_axi_wready(6) => tier2_xbar_1_to_m14_couplers_WREADY(0),
      m_axi_wready(5) => tier2_xbar_1_to_m13_couplers_WREADY(0),
      m_axi_wready(4) => tier2_xbar_1_to_m12_couplers_WREADY(0),
      m_axi_wready(3) => tier2_xbar_1_to_m11_couplers_WREADY(0),
      m_axi_wready(2) => tier2_xbar_1_to_m10_couplers_WREADY(0),
      m_axi_wready(1) => tier2_xbar_1_to_m09_couplers_WREADY(0),
      m_axi_wready(0) => tier2_xbar_1_to_m08_couplers_WREADY(0),
      m_axi_wstrb(31 downto 28) => tier2_xbar_1_to_m15_couplers_WSTRB(31 downto 28),
      m_axi_wstrb(27 downto 24) => tier2_xbar_1_to_m14_couplers_WSTRB(27 downto 24),
      m_axi_wstrb(23 downto 20) => tier2_xbar_1_to_m13_couplers_WSTRB(23 downto 20),
      m_axi_wstrb(19 downto 16) => tier2_xbar_1_to_m12_couplers_WSTRB(19 downto 16),
      m_axi_wstrb(15 downto 12) => tier2_xbar_1_to_m11_couplers_WSTRB(15 downto 12),
      m_axi_wstrb(11 downto 8) => tier2_xbar_1_to_m10_couplers_WSTRB(11 downto 8),
      m_axi_wstrb(7 downto 4) => tier2_xbar_1_to_m09_couplers_WSTRB(7 downto 4),
      m_axi_wstrb(3 downto 0) => tier2_xbar_1_to_m08_couplers_WSTRB(3 downto 0),
      m_axi_wvalid(7) => tier2_xbar_1_to_m15_couplers_WVALID(7),
      m_axi_wvalid(6) => tier2_xbar_1_to_m14_couplers_WVALID(6),
      m_axi_wvalid(5) => tier2_xbar_1_to_m13_couplers_WVALID(5),
      m_axi_wvalid(4) => tier2_xbar_1_to_m12_couplers_WVALID(4),
      m_axi_wvalid(3) => tier2_xbar_1_to_m11_couplers_WVALID(3),
      m_axi_wvalid(2) => tier2_xbar_1_to_m10_couplers_WVALID(2),
      m_axi_wvalid(1) => tier2_xbar_1_to_m09_couplers_WVALID(1),
      m_axi_wvalid(0) => tier2_xbar_1_to_m08_couplers_WVALID(0),
      s_axi_araddr(31 downto 0) => i01_couplers_to_tier2_xbar_1_ARADDR(31 downto 0),
      s_axi_arprot(2 downto 0) => i01_couplers_to_tier2_xbar_1_ARPROT(2 downto 0),
      s_axi_arready(0) => i01_couplers_to_tier2_xbar_1_ARREADY(0),
      s_axi_arvalid(0) => i01_couplers_to_tier2_xbar_1_ARVALID(0),
      s_axi_awaddr(31 downto 0) => i01_couplers_to_tier2_xbar_1_AWADDR(31 downto 0),
      s_axi_awprot(2 downto 0) => i01_couplers_to_tier2_xbar_1_AWPROT(2 downto 0),
      s_axi_awready(0) => i01_couplers_to_tier2_xbar_1_AWREADY(0),
      s_axi_awvalid(0) => i01_couplers_to_tier2_xbar_1_AWVALID(0),
      s_axi_bready(0) => i01_couplers_to_tier2_xbar_1_BREADY(0),
      s_axi_bresp(1 downto 0) => i01_couplers_to_tier2_xbar_1_BRESP(1 downto 0),
      s_axi_bvalid(0) => i01_couplers_to_tier2_xbar_1_BVALID(0),
      s_axi_rdata(31 downto 0) => i01_couplers_to_tier2_xbar_1_RDATA(31 downto 0),
      s_axi_rready(0) => i01_couplers_to_tier2_xbar_1_RREADY(0),
      s_axi_rresp(1 downto 0) => i01_couplers_to_tier2_xbar_1_RRESP(1 downto 0),
      s_axi_rvalid(0) => i01_couplers_to_tier2_xbar_1_RVALID(0),
      s_axi_wdata(31 downto 0) => i01_couplers_to_tier2_xbar_1_WDATA(31 downto 0),
      s_axi_wready(0) => i01_couplers_to_tier2_xbar_1_WREADY(0),
      s_axi_wstrb(3 downto 0) => i01_couplers_to_tier2_xbar_1_WSTRB(3 downto 0),
      s_axi_wvalid(0) => i01_couplers_to_tier2_xbar_1_WVALID(0)
    );
tier2_xbar_2: component design_1_tier2_xbar_2_0
     port map (
      aclk => axi_interconnect_0_ACLK_net,
      aresetn => axi_interconnect_0_ARESETN_net,
      m_axi_araddr(255 downto 224) => tier2_xbar_2_to_m23_couplers_ARADDR(255 downto 224),
      m_axi_araddr(223 downto 192) => tier2_xbar_2_to_m22_couplers_ARADDR(223 downto 192),
      m_axi_araddr(191 downto 160) => tier2_xbar_2_to_m21_couplers_ARADDR(191 downto 160),
      m_axi_araddr(159 downto 128) => tier2_xbar_2_to_m20_couplers_ARADDR(159 downto 128),
      m_axi_araddr(127 downto 96) => tier2_xbar_2_to_m19_couplers_ARADDR(127 downto 96),
      m_axi_araddr(95 downto 64) => tier2_xbar_2_to_m18_couplers_ARADDR(95 downto 64),
      m_axi_araddr(63 downto 32) => tier2_xbar_2_to_m17_couplers_ARADDR(63 downto 32),
      m_axi_araddr(31 downto 0) => tier2_xbar_2_to_m16_couplers_ARADDR(31 downto 0),
      m_axi_arprot(23 downto 21) => tier2_xbar_2_to_m23_couplers_ARPROT(23 downto 21),
      m_axi_arprot(20 downto 18) => tier2_xbar_2_to_m22_couplers_ARPROT(20 downto 18),
      m_axi_arprot(17 downto 15) => tier2_xbar_2_to_m21_couplers_ARPROT(17 downto 15),
      m_axi_arprot(14 downto 12) => tier2_xbar_2_to_m20_couplers_ARPROT(14 downto 12),
      m_axi_arprot(11 downto 9) => tier2_xbar_2_to_m19_couplers_ARPROT(11 downto 9),
      m_axi_arprot(8 downto 6) => tier2_xbar_2_to_m18_couplers_ARPROT(8 downto 6),
      m_axi_arprot(5 downto 3) => tier2_xbar_2_to_m17_couplers_ARPROT(5 downto 3),
      m_axi_arprot(2 downto 0) => tier2_xbar_2_to_m16_couplers_ARPROT(2 downto 0),
      m_axi_arready(7) => tier2_xbar_2_to_m23_couplers_ARREADY(0),
      m_axi_arready(6) => tier2_xbar_2_to_m22_couplers_ARREADY(0),
      m_axi_arready(5) => tier2_xbar_2_to_m21_couplers_ARREADY(0),
      m_axi_arready(4) => tier2_xbar_2_to_m20_couplers_ARREADY(0),
      m_axi_arready(3) => tier2_xbar_2_to_m19_couplers_ARREADY(0),
      m_axi_arready(2) => tier2_xbar_2_to_m18_couplers_ARREADY(0),
      m_axi_arready(1) => tier2_xbar_2_to_m17_couplers_ARREADY(0),
      m_axi_arready(0) => tier2_xbar_2_to_m16_couplers_ARREADY(0),
      m_axi_arvalid(7) => tier2_xbar_2_to_m23_couplers_ARVALID(7),
      m_axi_arvalid(6) => tier2_xbar_2_to_m22_couplers_ARVALID(6),
      m_axi_arvalid(5) => tier2_xbar_2_to_m21_couplers_ARVALID(5),
      m_axi_arvalid(4) => tier2_xbar_2_to_m20_couplers_ARVALID(4),
      m_axi_arvalid(3) => tier2_xbar_2_to_m19_couplers_ARVALID(3),
      m_axi_arvalid(2) => tier2_xbar_2_to_m18_couplers_ARVALID(2),
      m_axi_arvalid(1) => tier2_xbar_2_to_m17_couplers_ARVALID(1),
      m_axi_arvalid(0) => tier2_xbar_2_to_m16_couplers_ARVALID(0),
      m_axi_awaddr(255 downto 224) => tier2_xbar_2_to_m23_couplers_AWADDR(255 downto 224),
      m_axi_awaddr(223 downto 192) => tier2_xbar_2_to_m22_couplers_AWADDR(223 downto 192),
      m_axi_awaddr(191 downto 160) => tier2_xbar_2_to_m21_couplers_AWADDR(191 downto 160),
      m_axi_awaddr(159 downto 128) => tier2_xbar_2_to_m20_couplers_AWADDR(159 downto 128),
      m_axi_awaddr(127 downto 96) => tier2_xbar_2_to_m19_couplers_AWADDR(127 downto 96),
      m_axi_awaddr(95 downto 64) => tier2_xbar_2_to_m18_couplers_AWADDR(95 downto 64),
      m_axi_awaddr(63 downto 32) => tier2_xbar_2_to_m17_couplers_AWADDR(63 downto 32),
      m_axi_awaddr(31 downto 0) => tier2_xbar_2_to_m16_couplers_AWADDR(31 downto 0),
      m_axi_awprot(23 downto 21) => tier2_xbar_2_to_m23_couplers_AWPROT(23 downto 21),
      m_axi_awprot(20 downto 18) => tier2_xbar_2_to_m22_couplers_AWPROT(20 downto 18),
      m_axi_awprot(17 downto 15) => tier2_xbar_2_to_m21_couplers_AWPROT(17 downto 15),
      m_axi_awprot(14 downto 12) => tier2_xbar_2_to_m20_couplers_AWPROT(14 downto 12),
      m_axi_awprot(11 downto 9) => tier2_xbar_2_to_m19_couplers_AWPROT(11 downto 9),
      m_axi_awprot(8 downto 6) => tier2_xbar_2_to_m18_couplers_AWPROT(8 downto 6),
      m_axi_awprot(5 downto 3) => tier2_xbar_2_to_m17_couplers_AWPROT(5 downto 3),
      m_axi_awprot(2 downto 0) => tier2_xbar_2_to_m16_couplers_AWPROT(2 downto 0),
      m_axi_awready(7) => tier2_xbar_2_to_m23_couplers_AWREADY(0),
      m_axi_awready(6) => tier2_xbar_2_to_m22_couplers_AWREADY(0),
      m_axi_awready(5) => tier2_xbar_2_to_m21_couplers_AWREADY(0),
      m_axi_awready(4) => tier2_xbar_2_to_m20_couplers_AWREADY(0),
      m_axi_awready(3) => tier2_xbar_2_to_m19_couplers_AWREADY(0),
      m_axi_awready(2) => tier2_xbar_2_to_m18_couplers_AWREADY(0),
      m_axi_awready(1) => tier2_xbar_2_to_m17_couplers_AWREADY(0),
      m_axi_awready(0) => tier2_xbar_2_to_m16_couplers_AWREADY(0),
      m_axi_awvalid(7) => tier2_xbar_2_to_m23_couplers_AWVALID(7),
      m_axi_awvalid(6) => tier2_xbar_2_to_m22_couplers_AWVALID(6),
      m_axi_awvalid(5) => tier2_xbar_2_to_m21_couplers_AWVALID(5),
      m_axi_awvalid(4) => tier2_xbar_2_to_m20_couplers_AWVALID(4),
      m_axi_awvalid(3) => tier2_xbar_2_to_m19_couplers_AWVALID(3),
      m_axi_awvalid(2) => tier2_xbar_2_to_m18_couplers_AWVALID(2),
      m_axi_awvalid(1) => tier2_xbar_2_to_m17_couplers_AWVALID(1),
      m_axi_awvalid(0) => tier2_xbar_2_to_m16_couplers_AWVALID(0),
      m_axi_bready(7) => tier2_xbar_2_to_m23_couplers_BREADY(7),
      m_axi_bready(6) => tier2_xbar_2_to_m22_couplers_BREADY(6),
      m_axi_bready(5) => tier2_xbar_2_to_m21_couplers_BREADY(5),
      m_axi_bready(4) => tier2_xbar_2_to_m20_couplers_BREADY(4),
      m_axi_bready(3) => tier2_xbar_2_to_m19_couplers_BREADY(3),
      m_axi_bready(2) => tier2_xbar_2_to_m18_couplers_BREADY(2),
      m_axi_bready(1) => tier2_xbar_2_to_m17_couplers_BREADY(1),
      m_axi_bready(0) => tier2_xbar_2_to_m16_couplers_BREADY(0),
      m_axi_bresp(15 downto 14) => tier2_xbar_2_to_m23_couplers_BRESP(1 downto 0),
      m_axi_bresp(13 downto 12) => tier2_xbar_2_to_m22_couplers_BRESP(1 downto 0),
      m_axi_bresp(11 downto 10) => tier2_xbar_2_to_m21_couplers_BRESP(1 downto 0),
      m_axi_bresp(9 downto 8) => tier2_xbar_2_to_m20_couplers_BRESP(1 downto 0),
      m_axi_bresp(7 downto 6) => tier2_xbar_2_to_m19_couplers_BRESP(1 downto 0),
      m_axi_bresp(5 downto 4) => tier2_xbar_2_to_m18_couplers_BRESP(1 downto 0),
      m_axi_bresp(3 downto 2) => tier2_xbar_2_to_m17_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => tier2_xbar_2_to_m16_couplers_BRESP(1 downto 0),
      m_axi_bvalid(7) => tier2_xbar_2_to_m23_couplers_BVALID(0),
      m_axi_bvalid(6) => tier2_xbar_2_to_m22_couplers_BVALID(0),
      m_axi_bvalid(5) => tier2_xbar_2_to_m21_couplers_BVALID(0),
      m_axi_bvalid(4) => tier2_xbar_2_to_m20_couplers_BVALID(0),
      m_axi_bvalid(3) => tier2_xbar_2_to_m19_couplers_BVALID(0),
      m_axi_bvalid(2) => tier2_xbar_2_to_m18_couplers_BVALID(0),
      m_axi_bvalid(1) => tier2_xbar_2_to_m17_couplers_BVALID(0),
      m_axi_bvalid(0) => tier2_xbar_2_to_m16_couplers_BVALID(0),
      m_axi_rdata(255 downto 224) => tier2_xbar_2_to_m23_couplers_RDATA(31 downto 0),
      m_axi_rdata(223 downto 192) => tier2_xbar_2_to_m22_couplers_RDATA(31 downto 0),
      m_axi_rdata(191 downto 160) => tier2_xbar_2_to_m21_couplers_RDATA(31 downto 0),
      m_axi_rdata(159 downto 128) => tier2_xbar_2_to_m20_couplers_RDATA(31 downto 0),
      m_axi_rdata(127 downto 96) => tier2_xbar_2_to_m19_couplers_RDATA(31 downto 0),
      m_axi_rdata(95 downto 64) => tier2_xbar_2_to_m18_couplers_RDATA(31 downto 0),
      m_axi_rdata(63 downto 32) => tier2_xbar_2_to_m17_couplers_RDATA(31 downto 0),
      m_axi_rdata(31 downto 0) => tier2_xbar_2_to_m16_couplers_RDATA(31 downto 0),
      m_axi_rready(7) => tier2_xbar_2_to_m23_couplers_RREADY(7),
      m_axi_rready(6) => tier2_xbar_2_to_m22_couplers_RREADY(6),
      m_axi_rready(5) => tier2_xbar_2_to_m21_couplers_RREADY(5),
      m_axi_rready(4) => tier2_xbar_2_to_m20_couplers_RREADY(4),
      m_axi_rready(3) => tier2_xbar_2_to_m19_couplers_RREADY(3),
      m_axi_rready(2) => tier2_xbar_2_to_m18_couplers_RREADY(2),
      m_axi_rready(1) => tier2_xbar_2_to_m17_couplers_RREADY(1),
      m_axi_rready(0) => tier2_xbar_2_to_m16_couplers_RREADY(0),
      m_axi_rresp(15 downto 14) => tier2_xbar_2_to_m23_couplers_RRESP(1 downto 0),
      m_axi_rresp(13 downto 12) => tier2_xbar_2_to_m22_couplers_RRESP(1 downto 0),
      m_axi_rresp(11 downto 10) => tier2_xbar_2_to_m21_couplers_RRESP(1 downto 0),
      m_axi_rresp(9 downto 8) => tier2_xbar_2_to_m20_couplers_RRESP(1 downto 0),
      m_axi_rresp(7 downto 6) => tier2_xbar_2_to_m19_couplers_RRESP(1 downto 0),
      m_axi_rresp(5 downto 4) => tier2_xbar_2_to_m18_couplers_RRESP(1 downto 0),
      m_axi_rresp(3 downto 2) => tier2_xbar_2_to_m17_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => tier2_xbar_2_to_m16_couplers_RRESP(1 downto 0),
      m_axi_rvalid(7) => tier2_xbar_2_to_m23_couplers_RVALID(0),
      m_axi_rvalid(6) => tier2_xbar_2_to_m22_couplers_RVALID(0),
      m_axi_rvalid(5) => tier2_xbar_2_to_m21_couplers_RVALID(0),
      m_axi_rvalid(4) => tier2_xbar_2_to_m20_couplers_RVALID(0),
      m_axi_rvalid(3) => tier2_xbar_2_to_m19_couplers_RVALID(0),
      m_axi_rvalid(2) => tier2_xbar_2_to_m18_couplers_RVALID(0),
      m_axi_rvalid(1) => tier2_xbar_2_to_m17_couplers_RVALID(0),
      m_axi_rvalid(0) => tier2_xbar_2_to_m16_couplers_RVALID(0),
      m_axi_wdata(255 downto 224) => tier2_xbar_2_to_m23_couplers_WDATA(255 downto 224),
      m_axi_wdata(223 downto 192) => tier2_xbar_2_to_m22_couplers_WDATA(223 downto 192),
      m_axi_wdata(191 downto 160) => tier2_xbar_2_to_m21_couplers_WDATA(191 downto 160),
      m_axi_wdata(159 downto 128) => tier2_xbar_2_to_m20_couplers_WDATA(159 downto 128),
      m_axi_wdata(127 downto 96) => tier2_xbar_2_to_m19_couplers_WDATA(127 downto 96),
      m_axi_wdata(95 downto 64) => tier2_xbar_2_to_m18_couplers_WDATA(95 downto 64),
      m_axi_wdata(63 downto 32) => tier2_xbar_2_to_m17_couplers_WDATA(63 downto 32),
      m_axi_wdata(31 downto 0) => tier2_xbar_2_to_m16_couplers_WDATA(31 downto 0),
      m_axi_wready(7) => tier2_xbar_2_to_m23_couplers_WREADY(0),
      m_axi_wready(6) => tier2_xbar_2_to_m22_couplers_WREADY(0),
      m_axi_wready(5) => tier2_xbar_2_to_m21_couplers_WREADY(0),
      m_axi_wready(4) => tier2_xbar_2_to_m20_couplers_WREADY(0),
      m_axi_wready(3) => tier2_xbar_2_to_m19_couplers_WREADY(0),
      m_axi_wready(2) => tier2_xbar_2_to_m18_couplers_WREADY(0),
      m_axi_wready(1) => tier2_xbar_2_to_m17_couplers_WREADY(0),
      m_axi_wready(0) => tier2_xbar_2_to_m16_couplers_WREADY(0),
      m_axi_wstrb(31 downto 28) => tier2_xbar_2_to_m23_couplers_WSTRB(31 downto 28),
      m_axi_wstrb(27 downto 24) => tier2_xbar_2_to_m22_couplers_WSTRB(27 downto 24),
      m_axi_wstrb(23 downto 20) => tier2_xbar_2_to_m21_couplers_WSTRB(23 downto 20),
      m_axi_wstrb(19 downto 16) => tier2_xbar_2_to_m20_couplers_WSTRB(19 downto 16),
      m_axi_wstrb(15 downto 12) => tier2_xbar_2_to_m19_couplers_WSTRB(15 downto 12),
      m_axi_wstrb(11 downto 8) => tier2_xbar_2_to_m18_couplers_WSTRB(11 downto 8),
      m_axi_wstrb(7 downto 4) => tier2_xbar_2_to_m17_couplers_WSTRB(7 downto 4),
      m_axi_wstrb(3 downto 0) => tier2_xbar_2_to_m16_couplers_WSTRB(3 downto 0),
      m_axi_wvalid(7) => tier2_xbar_2_to_m23_couplers_WVALID(7),
      m_axi_wvalid(6) => tier2_xbar_2_to_m22_couplers_WVALID(6),
      m_axi_wvalid(5) => tier2_xbar_2_to_m21_couplers_WVALID(5),
      m_axi_wvalid(4) => tier2_xbar_2_to_m20_couplers_WVALID(4),
      m_axi_wvalid(3) => tier2_xbar_2_to_m19_couplers_WVALID(3),
      m_axi_wvalid(2) => tier2_xbar_2_to_m18_couplers_WVALID(2),
      m_axi_wvalid(1) => tier2_xbar_2_to_m17_couplers_WVALID(1),
      m_axi_wvalid(0) => tier2_xbar_2_to_m16_couplers_WVALID(0),
      s_axi_araddr(31 downto 0) => i02_couplers_to_tier2_xbar_2_ARADDR(31 downto 0),
      s_axi_arprot(2 downto 0) => i02_couplers_to_tier2_xbar_2_ARPROT(2 downto 0),
      s_axi_arready(0) => i02_couplers_to_tier2_xbar_2_ARREADY(0),
      s_axi_arvalid(0) => i02_couplers_to_tier2_xbar_2_ARVALID(0),
      s_axi_awaddr(31 downto 0) => i02_couplers_to_tier2_xbar_2_AWADDR(31 downto 0),
      s_axi_awprot(2 downto 0) => i02_couplers_to_tier2_xbar_2_AWPROT(2 downto 0),
      s_axi_awready(0) => i02_couplers_to_tier2_xbar_2_AWREADY(0),
      s_axi_awvalid(0) => i02_couplers_to_tier2_xbar_2_AWVALID(0),
      s_axi_bready(0) => i02_couplers_to_tier2_xbar_2_BREADY(0),
      s_axi_bresp(1 downto 0) => i02_couplers_to_tier2_xbar_2_BRESP(1 downto 0),
      s_axi_bvalid(0) => i02_couplers_to_tier2_xbar_2_BVALID(0),
      s_axi_rdata(31 downto 0) => i02_couplers_to_tier2_xbar_2_RDATA(31 downto 0),
      s_axi_rready(0) => i02_couplers_to_tier2_xbar_2_RREADY(0),
      s_axi_rresp(1 downto 0) => i02_couplers_to_tier2_xbar_2_RRESP(1 downto 0),
      s_axi_rvalid(0) => i02_couplers_to_tier2_xbar_2_RVALID(0),
      s_axi_wdata(31 downto 0) => i02_couplers_to_tier2_xbar_2_WDATA(31 downto 0),
      s_axi_wready(0) => i02_couplers_to_tier2_xbar_2_WREADY(0),
      s_axi_wstrb(3 downto 0) => i02_couplers_to_tier2_xbar_2_WSTRB(3 downto 0),
      s_axi_wvalid(0) => i02_couplers_to_tier2_xbar_2_WVALID(0)
    );
tier2_xbar_3: component design_1_tier2_xbar_3_0
     port map (
      aclk => axi_interconnect_0_ACLK_net,
      aresetn => axi_interconnect_0_ARESETN_net,
      m_axi_araddr(255 downto 224) => tier2_xbar_3_to_m31_couplers_ARADDR(255 downto 224),
      m_axi_araddr(223 downto 192) => tier2_xbar_3_to_m30_couplers_ARADDR(223 downto 192),
      m_axi_araddr(191 downto 160) => tier2_xbar_3_to_m29_couplers_ARADDR(191 downto 160),
      m_axi_araddr(159 downto 128) => tier2_xbar_3_to_m28_couplers_ARADDR(159 downto 128),
      m_axi_araddr(127 downto 96) => tier2_xbar_3_to_m27_couplers_ARADDR(127 downto 96),
      m_axi_araddr(95 downto 64) => tier2_xbar_3_to_m26_couplers_ARADDR(95 downto 64),
      m_axi_araddr(63 downto 32) => tier2_xbar_3_to_m25_couplers_ARADDR(63 downto 32),
      m_axi_araddr(31 downto 0) => tier2_xbar_3_to_m24_couplers_ARADDR(31 downto 0),
      m_axi_arprot(23 downto 21) => tier2_xbar_3_to_m31_couplers_ARPROT(23 downto 21),
      m_axi_arprot(20 downto 18) => tier2_xbar_3_to_m30_couplers_ARPROT(20 downto 18),
      m_axi_arprot(17 downto 12) => NLW_tier2_xbar_3_m_axi_arprot_UNCONNECTED(17 downto 12),
      m_axi_arprot(11 downto 9) => tier2_xbar_3_to_m27_couplers_ARPROT(11 downto 9),
      m_axi_arprot(8 downto 6) => tier2_xbar_3_to_m26_couplers_ARPROT(8 downto 6),
      m_axi_arprot(5 downto 3) => tier2_xbar_3_to_m25_couplers_ARPROT(5 downto 3),
      m_axi_arprot(2 downto 0) => tier2_xbar_3_to_m24_couplers_ARPROT(2 downto 0),
      m_axi_arready(7) => tier2_xbar_3_to_m31_couplers_ARREADY(0),
      m_axi_arready(6) => tier2_xbar_3_to_m30_couplers_ARREADY(0),
      m_axi_arready(5) => tier2_xbar_3_to_m29_couplers_ARREADY(0),
      m_axi_arready(4) => tier2_xbar_3_to_m28_couplers_ARREADY(0),
      m_axi_arready(3) => tier2_xbar_3_to_m27_couplers_ARREADY(0),
      m_axi_arready(2) => tier2_xbar_3_to_m26_couplers_ARREADY(0),
      m_axi_arready(1) => tier2_xbar_3_to_m25_couplers_ARREADY(0),
      m_axi_arready(0) => tier2_xbar_3_to_m24_couplers_ARREADY(0),
      m_axi_arvalid(7) => tier2_xbar_3_to_m31_couplers_ARVALID(7),
      m_axi_arvalid(6) => tier2_xbar_3_to_m30_couplers_ARVALID(6),
      m_axi_arvalid(5) => tier2_xbar_3_to_m29_couplers_ARVALID(5),
      m_axi_arvalid(4) => tier2_xbar_3_to_m28_couplers_ARVALID(4),
      m_axi_arvalid(3) => tier2_xbar_3_to_m27_couplers_ARVALID(3),
      m_axi_arvalid(2) => tier2_xbar_3_to_m26_couplers_ARVALID(2),
      m_axi_arvalid(1) => tier2_xbar_3_to_m25_couplers_ARVALID(1),
      m_axi_arvalid(0) => tier2_xbar_3_to_m24_couplers_ARVALID(0),
      m_axi_awaddr(255 downto 224) => tier2_xbar_3_to_m31_couplers_AWADDR(255 downto 224),
      m_axi_awaddr(223 downto 192) => tier2_xbar_3_to_m30_couplers_AWADDR(223 downto 192),
      m_axi_awaddr(191 downto 160) => tier2_xbar_3_to_m29_couplers_AWADDR(191 downto 160),
      m_axi_awaddr(159 downto 128) => tier2_xbar_3_to_m28_couplers_AWADDR(159 downto 128),
      m_axi_awaddr(127 downto 96) => tier2_xbar_3_to_m27_couplers_AWADDR(127 downto 96),
      m_axi_awaddr(95 downto 64) => tier2_xbar_3_to_m26_couplers_AWADDR(95 downto 64),
      m_axi_awaddr(63 downto 32) => tier2_xbar_3_to_m25_couplers_AWADDR(63 downto 32),
      m_axi_awaddr(31 downto 0) => tier2_xbar_3_to_m24_couplers_AWADDR(31 downto 0),
      m_axi_awprot(23 downto 21) => tier2_xbar_3_to_m31_couplers_AWPROT(23 downto 21),
      m_axi_awprot(20 downto 18) => tier2_xbar_3_to_m30_couplers_AWPROT(20 downto 18),
      m_axi_awprot(17 downto 12) => NLW_tier2_xbar_3_m_axi_awprot_UNCONNECTED(17 downto 12),
      m_axi_awprot(11 downto 9) => tier2_xbar_3_to_m27_couplers_AWPROT(11 downto 9),
      m_axi_awprot(8 downto 6) => tier2_xbar_3_to_m26_couplers_AWPROT(8 downto 6),
      m_axi_awprot(5 downto 3) => tier2_xbar_3_to_m25_couplers_AWPROT(5 downto 3),
      m_axi_awprot(2 downto 0) => tier2_xbar_3_to_m24_couplers_AWPROT(2 downto 0),
      m_axi_awready(7) => tier2_xbar_3_to_m31_couplers_AWREADY(0),
      m_axi_awready(6) => tier2_xbar_3_to_m30_couplers_AWREADY(0),
      m_axi_awready(5) => tier2_xbar_3_to_m29_couplers_AWREADY(0),
      m_axi_awready(4) => tier2_xbar_3_to_m28_couplers_AWREADY(0),
      m_axi_awready(3) => tier2_xbar_3_to_m27_couplers_AWREADY(0),
      m_axi_awready(2) => tier2_xbar_3_to_m26_couplers_AWREADY(0),
      m_axi_awready(1) => tier2_xbar_3_to_m25_couplers_AWREADY(0),
      m_axi_awready(0) => tier2_xbar_3_to_m24_couplers_AWREADY(0),
      m_axi_awvalid(7) => tier2_xbar_3_to_m31_couplers_AWVALID(7),
      m_axi_awvalid(6) => tier2_xbar_3_to_m30_couplers_AWVALID(6),
      m_axi_awvalid(5) => tier2_xbar_3_to_m29_couplers_AWVALID(5),
      m_axi_awvalid(4) => tier2_xbar_3_to_m28_couplers_AWVALID(4),
      m_axi_awvalid(3) => tier2_xbar_3_to_m27_couplers_AWVALID(3),
      m_axi_awvalid(2) => tier2_xbar_3_to_m26_couplers_AWVALID(2),
      m_axi_awvalid(1) => tier2_xbar_3_to_m25_couplers_AWVALID(1),
      m_axi_awvalid(0) => tier2_xbar_3_to_m24_couplers_AWVALID(0),
      m_axi_bready(7) => tier2_xbar_3_to_m31_couplers_BREADY(7),
      m_axi_bready(6) => tier2_xbar_3_to_m30_couplers_BREADY(6),
      m_axi_bready(5) => tier2_xbar_3_to_m29_couplers_BREADY(5),
      m_axi_bready(4) => tier2_xbar_3_to_m28_couplers_BREADY(4),
      m_axi_bready(3) => tier2_xbar_3_to_m27_couplers_BREADY(3),
      m_axi_bready(2) => tier2_xbar_3_to_m26_couplers_BREADY(2),
      m_axi_bready(1) => tier2_xbar_3_to_m25_couplers_BREADY(1),
      m_axi_bready(0) => tier2_xbar_3_to_m24_couplers_BREADY(0),
      m_axi_bresp(15 downto 14) => tier2_xbar_3_to_m31_couplers_BRESP(1 downto 0),
      m_axi_bresp(13 downto 12) => tier2_xbar_3_to_m30_couplers_BRESP(1 downto 0),
      m_axi_bresp(11 downto 10) => tier2_xbar_3_to_m29_couplers_BRESP(1 downto 0),
      m_axi_bresp(9 downto 8) => tier2_xbar_3_to_m28_couplers_BRESP(1 downto 0),
      m_axi_bresp(7 downto 6) => tier2_xbar_3_to_m27_couplers_BRESP(1 downto 0),
      m_axi_bresp(5 downto 4) => tier2_xbar_3_to_m26_couplers_BRESP(1 downto 0),
      m_axi_bresp(3 downto 2) => tier2_xbar_3_to_m25_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => tier2_xbar_3_to_m24_couplers_BRESP(1 downto 0),
      m_axi_bvalid(7) => tier2_xbar_3_to_m31_couplers_BVALID(0),
      m_axi_bvalid(6) => tier2_xbar_3_to_m30_couplers_BVALID(0),
      m_axi_bvalid(5) => tier2_xbar_3_to_m29_couplers_BVALID(0),
      m_axi_bvalid(4) => tier2_xbar_3_to_m28_couplers_BVALID(0),
      m_axi_bvalid(3) => tier2_xbar_3_to_m27_couplers_BVALID(0),
      m_axi_bvalid(2) => tier2_xbar_3_to_m26_couplers_BVALID(0),
      m_axi_bvalid(1) => tier2_xbar_3_to_m25_couplers_BVALID(0),
      m_axi_bvalid(0) => tier2_xbar_3_to_m24_couplers_BVALID(0),
      m_axi_rdata(255 downto 224) => tier2_xbar_3_to_m31_couplers_RDATA(31 downto 0),
      m_axi_rdata(223 downto 192) => tier2_xbar_3_to_m30_couplers_RDATA(31 downto 0),
      m_axi_rdata(191 downto 160) => tier2_xbar_3_to_m29_couplers_RDATA(31 downto 0),
      m_axi_rdata(159 downto 128) => tier2_xbar_3_to_m28_couplers_RDATA(31 downto 0),
      m_axi_rdata(127 downto 96) => tier2_xbar_3_to_m27_couplers_RDATA(31 downto 0),
      m_axi_rdata(95 downto 64) => tier2_xbar_3_to_m26_couplers_RDATA(31 downto 0),
      m_axi_rdata(63 downto 32) => tier2_xbar_3_to_m25_couplers_RDATA(31 downto 0),
      m_axi_rdata(31 downto 0) => tier2_xbar_3_to_m24_couplers_RDATA(31 downto 0),
      m_axi_rready(7) => tier2_xbar_3_to_m31_couplers_RREADY(7),
      m_axi_rready(6) => tier2_xbar_3_to_m30_couplers_RREADY(6),
      m_axi_rready(5) => tier2_xbar_3_to_m29_couplers_RREADY(5),
      m_axi_rready(4) => tier2_xbar_3_to_m28_couplers_RREADY(4),
      m_axi_rready(3) => tier2_xbar_3_to_m27_couplers_RREADY(3),
      m_axi_rready(2) => tier2_xbar_3_to_m26_couplers_RREADY(2),
      m_axi_rready(1) => tier2_xbar_3_to_m25_couplers_RREADY(1),
      m_axi_rready(0) => tier2_xbar_3_to_m24_couplers_RREADY(0),
      m_axi_rresp(15 downto 14) => tier2_xbar_3_to_m31_couplers_RRESP(1 downto 0),
      m_axi_rresp(13 downto 12) => tier2_xbar_3_to_m30_couplers_RRESP(1 downto 0),
      m_axi_rresp(11 downto 10) => tier2_xbar_3_to_m29_couplers_RRESP(1 downto 0),
      m_axi_rresp(9 downto 8) => tier2_xbar_3_to_m28_couplers_RRESP(1 downto 0),
      m_axi_rresp(7 downto 6) => tier2_xbar_3_to_m27_couplers_RRESP(1 downto 0),
      m_axi_rresp(5 downto 4) => tier2_xbar_3_to_m26_couplers_RRESP(1 downto 0),
      m_axi_rresp(3 downto 2) => tier2_xbar_3_to_m25_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => tier2_xbar_3_to_m24_couplers_RRESP(1 downto 0),
      m_axi_rvalid(7) => tier2_xbar_3_to_m31_couplers_RVALID(0),
      m_axi_rvalid(6) => tier2_xbar_3_to_m30_couplers_RVALID(0),
      m_axi_rvalid(5) => tier2_xbar_3_to_m29_couplers_RVALID(0),
      m_axi_rvalid(4) => tier2_xbar_3_to_m28_couplers_RVALID(0),
      m_axi_rvalid(3) => tier2_xbar_3_to_m27_couplers_RVALID(0),
      m_axi_rvalid(2) => tier2_xbar_3_to_m26_couplers_RVALID(0),
      m_axi_rvalid(1) => tier2_xbar_3_to_m25_couplers_RVALID(0),
      m_axi_rvalid(0) => tier2_xbar_3_to_m24_couplers_RVALID(0),
      m_axi_wdata(255 downto 224) => tier2_xbar_3_to_m31_couplers_WDATA(255 downto 224),
      m_axi_wdata(223 downto 192) => tier2_xbar_3_to_m30_couplers_WDATA(223 downto 192),
      m_axi_wdata(191 downto 160) => tier2_xbar_3_to_m29_couplers_WDATA(191 downto 160),
      m_axi_wdata(159 downto 128) => tier2_xbar_3_to_m28_couplers_WDATA(159 downto 128),
      m_axi_wdata(127 downto 96) => tier2_xbar_3_to_m27_couplers_WDATA(127 downto 96),
      m_axi_wdata(95 downto 64) => tier2_xbar_3_to_m26_couplers_WDATA(95 downto 64),
      m_axi_wdata(63 downto 32) => tier2_xbar_3_to_m25_couplers_WDATA(63 downto 32),
      m_axi_wdata(31 downto 0) => tier2_xbar_3_to_m24_couplers_WDATA(31 downto 0),
      m_axi_wready(7) => tier2_xbar_3_to_m31_couplers_WREADY(0),
      m_axi_wready(6) => tier2_xbar_3_to_m30_couplers_WREADY(0),
      m_axi_wready(5) => tier2_xbar_3_to_m29_couplers_WREADY(0),
      m_axi_wready(4) => tier2_xbar_3_to_m28_couplers_WREADY(0),
      m_axi_wready(3) => tier2_xbar_3_to_m27_couplers_WREADY(0),
      m_axi_wready(2) => tier2_xbar_3_to_m26_couplers_WREADY(0),
      m_axi_wready(1) => tier2_xbar_3_to_m25_couplers_WREADY(0),
      m_axi_wready(0) => tier2_xbar_3_to_m24_couplers_WREADY(0),
      m_axi_wstrb(31 downto 28) => tier2_xbar_3_to_m31_couplers_WSTRB(31 downto 28),
      m_axi_wstrb(27 downto 24) => tier2_xbar_3_to_m30_couplers_WSTRB(27 downto 24),
      m_axi_wstrb(23 downto 20) => tier2_xbar_3_to_m29_couplers_WSTRB(23 downto 20),
      m_axi_wstrb(19 downto 16) => tier2_xbar_3_to_m28_couplers_WSTRB(19 downto 16),
      m_axi_wstrb(15 downto 12) => tier2_xbar_3_to_m27_couplers_WSTRB(15 downto 12),
      m_axi_wstrb(11 downto 8) => tier2_xbar_3_to_m26_couplers_WSTRB(11 downto 8),
      m_axi_wstrb(7 downto 4) => tier2_xbar_3_to_m25_couplers_WSTRB(7 downto 4),
      m_axi_wstrb(3 downto 0) => tier2_xbar_3_to_m24_couplers_WSTRB(3 downto 0),
      m_axi_wvalid(7) => tier2_xbar_3_to_m31_couplers_WVALID(7),
      m_axi_wvalid(6) => tier2_xbar_3_to_m30_couplers_WVALID(6),
      m_axi_wvalid(5) => tier2_xbar_3_to_m29_couplers_WVALID(5),
      m_axi_wvalid(4) => tier2_xbar_3_to_m28_couplers_WVALID(4),
      m_axi_wvalid(3) => tier2_xbar_3_to_m27_couplers_WVALID(3),
      m_axi_wvalid(2) => tier2_xbar_3_to_m26_couplers_WVALID(2),
      m_axi_wvalid(1) => tier2_xbar_3_to_m25_couplers_WVALID(1),
      m_axi_wvalid(0) => tier2_xbar_3_to_m24_couplers_WVALID(0),
      s_axi_araddr(31 downto 0) => i03_couplers_to_tier2_xbar_3_ARADDR(31 downto 0),
      s_axi_arprot(2 downto 0) => i03_couplers_to_tier2_xbar_3_ARPROT(2 downto 0),
      s_axi_arready(0) => i03_couplers_to_tier2_xbar_3_ARREADY(0),
      s_axi_arvalid(0) => i03_couplers_to_tier2_xbar_3_ARVALID(0),
      s_axi_awaddr(31 downto 0) => i03_couplers_to_tier2_xbar_3_AWADDR(31 downto 0),
      s_axi_awprot(2 downto 0) => i03_couplers_to_tier2_xbar_3_AWPROT(2 downto 0),
      s_axi_awready(0) => i03_couplers_to_tier2_xbar_3_AWREADY(0),
      s_axi_awvalid(0) => i03_couplers_to_tier2_xbar_3_AWVALID(0),
      s_axi_bready(0) => i03_couplers_to_tier2_xbar_3_BREADY(0),
      s_axi_bresp(1 downto 0) => i03_couplers_to_tier2_xbar_3_BRESP(1 downto 0),
      s_axi_bvalid(0) => i03_couplers_to_tier2_xbar_3_BVALID(0),
      s_axi_rdata(31 downto 0) => i03_couplers_to_tier2_xbar_3_RDATA(31 downto 0),
      s_axi_rready(0) => i03_couplers_to_tier2_xbar_3_RREADY(0),
      s_axi_rresp(1 downto 0) => i03_couplers_to_tier2_xbar_3_RRESP(1 downto 0),
      s_axi_rvalid(0) => i03_couplers_to_tier2_xbar_3_RVALID(0),
      s_axi_wdata(31 downto 0) => i03_couplers_to_tier2_xbar_3_WDATA(31 downto 0),
      s_axi_wready(0) => i03_couplers_to_tier2_xbar_3_WREADY(0),
      s_axi_wstrb(3 downto 0) => i03_couplers_to_tier2_xbar_3_WSTRB(3 downto 0),
      s_axi_wvalid(0) => i03_couplers_to_tier2_xbar_3_WVALID(0)
    );
tier2_xbar_4: component design_1_tier2_xbar_4_0
     port map (
      aclk => axi_interconnect_0_ACLK_net,
      aresetn => axi_interconnect_0_ARESETN_net,
      m_axi_araddr(223 downto 192) => tier2_xbar_4_to_m38_couplers_ARADDR(223 downto 192),
      m_axi_araddr(191 downto 160) => tier2_xbar_4_to_m37_couplers_ARADDR(191 downto 160),
      m_axi_araddr(159 downto 128) => tier2_xbar_4_to_m36_couplers_ARADDR(159 downto 128),
      m_axi_araddr(127 downto 96) => tier2_xbar_4_to_m35_couplers_ARADDR(127 downto 96),
      m_axi_araddr(95 downto 64) => tier2_xbar_4_to_m34_couplers_ARADDR(95 downto 64),
      m_axi_araddr(63 downto 32) => tier2_xbar_4_to_m33_couplers_ARADDR(63 downto 32),
      m_axi_araddr(31 downto 0) => tier2_xbar_4_to_m32_couplers_ARADDR(31 downto 0),
      m_axi_arprot(20 downto 18) => tier2_xbar_4_to_m38_couplers_ARPROT(20 downto 18),
      m_axi_arprot(17 downto 15) => tier2_xbar_4_to_m37_couplers_ARPROT(17 downto 15),
      m_axi_arprot(14 downto 12) => tier2_xbar_4_to_m36_couplers_ARPROT(14 downto 12),
      m_axi_arprot(11 downto 9) => tier2_xbar_4_to_m35_couplers_ARPROT(11 downto 9),
      m_axi_arprot(8 downto 6) => tier2_xbar_4_to_m34_couplers_ARPROT(8 downto 6),
      m_axi_arprot(5 downto 3) => NLW_tier2_xbar_4_m_axi_arprot_UNCONNECTED(5 downto 3),
      m_axi_arprot(2 downto 0) => tier2_xbar_4_to_m32_couplers_ARPROT(2 downto 0),
      m_axi_arready(6) => tier2_xbar_4_to_m38_couplers_ARREADY,
      m_axi_arready(5) => tier2_xbar_4_to_m37_couplers_ARREADY,
      m_axi_arready(4) => tier2_xbar_4_to_m36_couplers_ARREADY,
      m_axi_arready(3) => tier2_xbar_4_to_m35_couplers_ARREADY,
      m_axi_arready(2) => tier2_xbar_4_to_m34_couplers_ARREADY,
      m_axi_arready(1) => tier2_xbar_4_to_m33_couplers_ARREADY,
      m_axi_arready(0) => tier2_xbar_4_to_m32_couplers_ARREADY,
      m_axi_arvalid(6) => tier2_xbar_4_to_m38_couplers_ARVALID(6),
      m_axi_arvalid(5) => tier2_xbar_4_to_m37_couplers_ARVALID(5),
      m_axi_arvalid(4) => tier2_xbar_4_to_m36_couplers_ARVALID(4),
      m_axi_arvalid(3) => tier2_xbar_4_to_m35_couplers_ARVALID(3),
      m_axi_arvalid(2) => tier2_xbar_4_to_m34_couplers_ARVALID(2),
      m_axi_arvalid(1) => tier2_xbar_4_to_m33_couplers_ARVALID(1),
      m_axi_arvalid(0) => tier2_xbar_4_to_m32_couplers_ARVALID(0),
      m_axi_awaddr(223 downto 192) => tier2_xbar_4_to_m38_couplers_AWADDR(223 downto 192),
      m_axi_awaddr(191 downto 160) => tier2_xbar_4_to_m37_couplers_AWADDR(191 downto 160),
      m_axi_awaddr(159 downto 128) => tier2_xbar_4_to_m36_couplers_AWADDR(159 downto 128),
      m_axi_awaddr(127 downto 96) => tier2_xbar_4_to_m35_couplers_AWADDR(127 downto 96),
      m_axi_awaddr(95 downto 64) => tier2_xbar_4_to_m34_couplers_AWADDR(95 downto 64),
      m_axi_awaddr(63 downto 32) => tier2_xbar_4_to_m33_couplers_AWADDR(63 downto 32),
      m_axi_awaddr(31 downto 0) => tier2_xbar_4_to_m32_couplers_AWADDR(31 downto 0),
      m_axi_awprot(20 downto 18) => tier2_xbar_4_to_m38_couplers_AWPROT(20 downto 18),
      m_axi_awprot(17 downto 15) => tier2_xbar_4_to_m37_couplers_AWPROT(17 downto 15),
      m_axi_awprot(14 downto 12) => tier2_xbar_4_to_m36_couplers_AWPROT(14 downto 12),
      m_axi_awprot(11 downto 9) => tier2_xbar_4_to_m35_couplers_AWPROT(11 downto 9),
      m_axi_awprot(8 downto 6) => tier2_xbar_4_to_m34_couplers_AWPROT(8 downto 6),
      m_axi_awprot(5 downto 3) => NLW_tier2_xbar_4_m_axi_awprot_UNCONNECTED(5 downto 3),
      m_axi_awprot(2 downto 0) => tier2_xbar_4_to_m32_couplers_AWPROT(2 downto 0),
      m_axi_awready(6) => tier2_xbar_4_to_m38_couplers_AWREADY,
      m_axi_awready(5) => tier2_xbar_4_to_m37_couplers_AWREADY,
      m_axi_awready(4) => tier2_xbar_4_to_m36_couplers_AWREADY,
      m_axi_awready(3) => tier2_xbar_4_to_m35_couplers_AWREADY,
      m_axi_awready(2) => tier2_xbar_4_to_m34_couplers_AWREADY,
      m_axi_awready(1) => tier2_xbar_4_to_m33_couplers_AWREADY,
      m_axi_awready(0) => tier2_xbar_4_to_m32_couplers_AWREADY,
      m_axi_awvalid(6) => tier2_xbar_4_to_m38_couplers_AWVALID(6),
      m_axi_awvalid(5) => tier2_xbar_4_to_m37_couplers_AWVALID(5),
      m_axi_awvalid(4) => tier2_xbar_4_to_m36_couplers_AWVALID(4),
      m_axi_awvalid(3) => tier2_xbar_4_to_m35_couplers_AWVALID(3),
      m_axi_awvalid(2) => tier2_xbar_4_to_m34_couplers_AWVALID(2),
      m_axi_awvalid(1) => tier2_xbar_4_to_m33_couplers_AWVALID(1),
      m_axi_awvalid(0) => tier2_xbar_4_to_m32_couplers_AWVALID(0),
      m_axi_bready(6) => tier2_xbar_4_to_m38_couplers_BREADY(6),
      m_axi_bready(5) => tier2_xbar_4_to_m37_couplers_BREADY(5),
      m_axi_bready(4) => tier2_xbar_4_to_m36_couplers_BREADY(4),
      m_axi_bready(3) => tier2_xbar_4_to_m35_couplers_BREADY(3),
      m_axi_bready(2) => tier2_xbar_4_to_m34_couplers_BREADY(2),
      m_axi_bready(1) => tier2_xbar_4_to_m33_couplers_BREADY(1),
      m_axi_bready(0) => tier2_xbar_4_to_m32_couplers_BREADY(0),
      m_axi_bresp(13) => tier2_xbar_4_to_m38_couplers_BRESP,
      m_axi_bresp(12) => tier2_xbar_4_to_m38_couplers_BRESP,
      m_axi_bresp(11) => tier2_xbar_4_to_m37_couplers_BRESP,
      m_axi_bresp(10) => tier2_xbar_4_to_m37_couplers_BRESP,
      m_axi_bresp(9 downto 8) => tier2_xbar_4_to_m36_couplers_BRESP(1 downto 0),
      m_axi_bresp(7 downto 6) => tier2_xbar_4_to_m35_couplers_BRESP(1 downto 0),
      m_axi_bresp(5 downto 4) => tier2_xbar_4_to_m34_couplers_BRESP(1 downto 0),
      m_axi_bresp(3 downto 2) => tier2_xbar_4_to_m33_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => tier2_xbar_4_to_m32_couplers_BRESP(1 downto 0),
      m_axi_bvalid(6) => tier2_xbar_4_to_m38_couplers_BVALID,
      m_axi_bvalid(5) => tier2_xbar_4_to_m37_couplers_BVALID,
      m_axi_bvalid(4) => tier2_xbar_4_to_m36_couplers_BVALID,
      m_axi_bvalid(3) => tier2_xbar_4_to_m35_couplers_BVALID,
      m_axi_bvalid(2) => tier2_xbar_4_to_m34_couplers_BVALID,
      m_axi_bvalid(1) => tier2_xbar_4_to_m33_couplers_BVALID,
      m_axi_bvalid(0) => tier2_xbar_4_to_m32_couplers_BVALID,
      m_axi_rdata(223) => tier2_xbar_4_to_m38_couplers_RDATA,
      m_axi_rdata(222) => tier2_xbar_4_to_m38_couplers_RDATA,
      m_axi_rdata(221) => tier2_xbar_4_to_m38_couplers_RDATA,
      m_axi_rdata(220) => tier2_xbar_4_to_m38_couplers_RDATA,
      m_axi_rdata(219) => tier2_xbar_4_to_m38_couplers_RDATA,
      m_axi_rdata(218) => tier2_xbar_4_to_m38_couplers_RDATA,
      m_axi_rdata(217) => tier2_xbar_4_to_m38_couplers_RDATA,
      m_axi_rdata(216) => tier2_xbar_4_to_m38_couplers_RDATA,
      m_axi_rdata(215) => tier2_xbar_4_to_m38_couplers_RDATA,
      m_axi_rdata(214) => tier2_xbar_4_to_m38_couplers_RDATA,
      m_axi_rdata(213) => tier2_xbar_4_to_m38_couplers_RDATA,
      m_axi_rdata(212) => tier2_xbar_4_to_m38_couplers_RDATA,
      m_axi_rdata(211) => tier2_xbar_4_to_m38_couplers_RDATA,
      m_axi_rdata(210) => tier2_xbar_4_to_m38_couplers_RDATA,
      m_axi_rdata(209) => tier2_xbar_4_to_m38_couplers_RDATA,
      m_axi_rdata(208) => tier2_xbar_4_to_m38_couplers_RDATA,
      m_axi_rdata(207) => tier2_xbar_4_to_m38_couplers_RDATA,
      m_axi_rdata(206) => tier2_xbar_4_to_m38_couplers_RDATA,
      m_axi_rdata(205) => tier2_xbar_4_to_m38_couplers_RDATA,
      m_axi_rdata(204) => tier2_xbar_4_to_m38_couplers_RDATA,
      m_axi_rdata(203) => tier2_xbar_4_to_m38_couplers_RDATA,
      m_axi_rdata(202) => tier2_xbar_4_to_m38_couplers_RDATA,
      m_axi_rdata(201) => tier2_xbar_4_to_m38_couplers_RDATA,
      m_axi_rdata(200) => tier2_xbar_4_to_m38_couplers_RDATA,
      m_axi_rdata(199) => tier2_xbar_4_to_m38_couplers_RDATA,
      m_axi_rdata(198) => tier2_xbar_4_to_m38_couplers_RDATA,
      m_axi_rdata(197) => tier2_xbar_4_to_m38_couplers_RDATA,
      m_axi_rdata(196) => tier2_xbar_4_to_m38_couplers_RDATA,
      m_axi_rdata(195) => tier2_xbar_4_to_m38_couplers_RDATA,
      m_axi_rdata(194) => tier2_xbar_4_to_m38_couplers_RDATA,
      m_axi_rdata(193) => tier2_xbar_4_to_m38_couplers_RDATA,
      m_axi_rdata(192) => tier2_xbar_4_to_m38_couplers_RDATA,
      m_axi_rdata(191) => tier2_xbar_4_to_m37_couplers_RDATA,
      m_axi_rdata(190) => tier2_xbar_4_to_m37_couplers_RDATA,
      m_axi_rdata(189) => tier2_xbar_4_to_m37_couplers_RDATA,
      m_axi_rdata(188) => tier2_xbar_4_to_m37_couplers_RDATA,
      m_axi_rdata(187) => tier2_xbar_4_to_m37_couplers_RDATA,
      m_axi_rdata(186) => tier2_xbar_4_to_m37_couplers_RDATA,
      m_axi_rdata(185) => tier2_xbar_4_to_m37_couplers_RDATA,
      m_axi_rdata(184) => tier2_xbar_4_to_m37_couplers_RDATA,
      m_axi_rdata(183) => tier2_xbar_4_to_m37_couplers_RDATA,
      m_axi_rdata(182) => tier2_xbar_4_to_m37_couplers_RDATA,
      m_axi_rdata(181) => tier2_xbar_4_to_m37_couplers_RDATA,
      m_axi_rdata(180) => tier2_xbar_4_to_m37_couplers_RDATA,
      m_axi_rdata(179) => tier2_xbar_4_to_m37_couplers_RDATA,
      m_axi_rdata(178) => tier2_xbar_4_to_m37_couplers_RDATA,
      m_axi_rdata(177) => tier2_xbar_4_to_m37_couplers_RDATA,
      m_axi_rdata(176) => tier2_xbar_4_to_m37_couplers_RDATA,
      m_axi_rdata(175) => tier2_xbar_4_to_m37_couplers_RDATA,
      m_axi_rdata(174) => tier2_xbar_4_to_m37_couplers_RDATA,
      m_axi_rdata(173) => tier2_xbar_4_to_m37_couplers_RDATA,
      m_axi_rdata(172) => tier2_xbar_4_to_m37_couplers_RDATA,
      m_axi_rdata(171) => tier2_xbar_4_to_m37_couplers_RDATA,
      m_axi_rdata(170) => tier2_xbar_4_to_m37_couplers_RDATA,
      m_axi_rdata(169) => tier2_xbar_4_to_m37_couplers_RDATA,
      m_axi_rdata(168) => tier2_xbar_4_to_m37_couplers_RDATA,
      m_axi_rdata(167) => tier2_xbar_4_to_m37_couplers_RDATA,
      m_axi_rdata(166) => tier2_xbar_4_to_m37_couplers_RDATA,
      m_axi_rdata(165) => tier2_xbar_4_to_m37_couplers_RDATA,
      m_axi_rdata(164) => tier2_xbar_4_to_m37_couplers_RDATA,
      m_axi_rdata(163) => tier2_xbar_4_to_m37_couplers_RDATA,
      m_axi_rdata(162) => tier2_xbar_4_to_m37_couplers_RDATA,
      m_axi_rdata(161) => tier2_xbar_4_to_m37_couplers_RDATA,
      m_axi_rdata(160) => tier2_xbar_4_to_m37_couplers_RDATA,
      m_axi_rdata(159 downto 128) => tier2_xbar_4_to_m36_couplers_RDATA(31 downto 0),
      m_axi_rdata(127 downto 96) => tier2_xbar_4_to_m35_couplers_RDATA(31 downto 0),
      m_axi_rdata(95 downto 64) => tier2_xbar_4_to_m34_couplers_RDATA(31 downto 0),
      m_axi_rdata(63 downto 32) => tier2_xbar_4_to_m33_couplers_RDATA(31 downto 0),
      m_axi_rdata(31 downto 0) => tier2_xbar_4_to_m32_couplers_RDATA(31 downto 0),
      m_axi_rready(6) => tier2_xbar_4_to_m38_couplers_RREADY(6),
      m_axi_rready(5) => tier2_xbar_4_to_m37_couplers_RREADY(5),
      m_axi_rready(4) => tier2_xbar_4_to_m36_couplers_RREADY(4),
      m_axi_rready(3) => tier2_xbar_4_to_m35_couplers_RREADY(3),
      m_axi_rready(2) => tier2_xbar_4_to_m34_couplers_RREADY(2),
      m_axi_rready(1) => tier2_xbar_4_to_m33_couplers_RREADY(1),
      m_axi_rready(0) => tier2_xbar_4_to_m32_couplers_RREADY(0),
      m_axi_rresp(13) => tier2_xbar_4_to_m38_couplers_RRESP,
      m_axi_rresp(12) => tier2_xbar_4_to_m38_couplers_RRESP,
      m_axi_rresp(11) => tier2_xbar_4_to_m37_couplers_RRESP,
      m_axi_rresp(10) => tier2_xbar_4_to_m37_couplers_RRESP,
      m_axi_rresp(9 downto 8) => tier2_xbar_4_to_m36_couplers_RRESP(1 downto 0),
      m_axi_rresp(7 downto 6) => tier2_xbar_4_to_m35_couplers_RRESP(1 downto 0),
      m_axi_rresp(5 downto 4) => tier2_xbar_4_to_m34_couplers_RRESP(1 downto 0),
      m_axi_rresp(3 downto 2) => tier2_xbar_4_to_m33_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => tier2_xbar_4_to_m32_couplers_RRESP(1 downto 0),
      m_axi_rvalid(6) => tier2_xbar_4_to_m38_couplers_RVALID,
      m_axi_rvalid(5) => tier2_xbar_4_to_m37_couplers_RVALID,
      m_axi_rvalid(4) => tier2_xbar_4_to_m36_couplers_RVALID,
      m_axi_rvalid(3) => tier2_xbar_4_to_m35_couplers_RVALID,
      m_axi_rvalid(2) => tier2_xbar_4_to_m34_couplers_RVALID,
      m_axi_rvalid(1) => tier2_xbar_4_to_m33_couplers_RVALID,
      m_axi_rvalid(0) => tier2_xbar_4_to_m32_couplers_RVALID,
      m_axi_wdata(223 downto 192) => tier2_xbar_4_to_m38_couplers_WDATA(223 downto 192),
      m_axi_wdata(191 downto 160) => tier2_xbar_4_to_m37_couplers_WDATA(191 downto 160),
      m_axi_wdata(159 downto 128) => tier2_xbar_4_to_m36_couplers_WDATA(159 downto 128),
      m_axi_wdata(127 downto 96) => tier2_xbar_4_to_m35_couplers_WDATA(127 downto 96),
      m_axi_wdata(95 downto 64) => tier2_xbar_4_to_m34_couplers_WDATA(95 downto 64),
      m_axi_wdata(63 downto 32) => tier2_xbar_4_to_m33_couplers_WDATA(63 downto 32),
      m_axi_wdata(31 downto 0) => tier2_xbar_4_to_m32_couplers_WDATA(31 downto 0),
      m_axi_wready(6) => tier2_xbar_4_to_m38_couplers_WREADY,
      m_axi_wready(5) => tier2_xbar_4_to_m37_couplers_WREADY,
      m_axi_wready(4) => tier2_xbar_4_to_m36_couplers_WREADY,
      m_axi_wready(3) => tier2_xbar_4_to_m35_couplers_WREADY,
      m_axi_wready(2) => tier2_xbar_4_to_m34_couplers_WREADY,
      m_axi_wready(1) => tier2_xbar_4_to_m33_couplers_WREADY,
      m_axi_wready(0) => tier2_xbar_4_to_m32_couplers_WREADY,
      m_axi_wstrb(27 downto 24) => tier2_xbar_4_to_m38_couplers_WSTRB(27 downto 24),
      m_axi_wstrb(23 downto 20) => tier2_xbar_4_to_m37_couplers_WSTRB(23 downto 20),
      m_axi_wstrb(19 downto 16) => tier2_xbar_4_to_m36_couplers_WSTRB(19 downto 16),
      m_axi_wstrb(15 downto 12) => tier2_xbar_4_to_m35_couplers_WSTRB(15 downto 12),
      m_axi_wstrb(11 downto 8) => tier2_xbar_4_to_m34_couplers_WSTRB(11 downto 8),
      m_axi_wstrb(7 downto 4) => tier2_xbar_4_to_m33_couplers_WSTRB(7 downto 4),
      m_axi_wstrb(3 downto 0) => tier2_xbar_4_to_m32_couplers_WSTRB(3 downto 0),
      m_axi_wvalid(6) => tier2_xbar_4_to_m38_couplers_WVALID(6),
      m_axi_wvalid(5) => tier2_xbar_4_to_m37_couplers_WVALID(5),
      m_axi_wvalid(4) => tier2_xbar_4_to_m36_couplers_WVALID(4),
      m_axi_wvalid(3) => tier2_xbar_4_to_m35_couplers_WVALID(3),
      m_axi_wvalid(2) => tier2_xbar_4_to_m34_couplers_WVALID(2),
      m_axi_wvalid(1) => tier2_xbar_4_to_m33_couplers_WVALID(1),
      m_axi_wvalid(0) => tier2_xbar_4_to_m32_couplers_WVALID(0),
      s_axi_araddr(31 downto 0) => i04_couplers_to_tier2_xbar_4_ARADDR(31 downto 0),
      s_axi_arprot(2 downto 0) => i04_couplers_to_tier2_xbar_4_ARPROT(2 downto 0),
      s_axi_arready(0) => i04_couplers_to_tier2_xbar_4_ARREADY(0),
      s_axi_arvalid(0) => i04_couplers_to_tier2_xbar_4_ARVALID(0),
      s_axi_awaddr(31 downto 0) => i04_couplers_to_tier2_xbar_4_AWADDR(31 downto 0),
      s_axi_awprot(2 downto 0) => i04_couplers_to_tier2_xbar_4_AWPROT(2 downto 0),
      s_axi_awready(0) => i04_couplers_to_tier2_xbar_4_AWREADY(0),
      s_axi_awvalid(0) => i04_couplers_to_tier2_xbar_4_AWVALID(0),
      s_axi_bready(0) => i04_couplers_to_tier2_xbar_4_BREADY(0),
      s_axi_bresp(1 downto 0) => i04_couplers_to_tier2_xbar_4_BRESP(1 downto 0),
      s_axi_bvalid(0) => i04_couplers_to_tier2_xbar_4_BVALID(0),
      s_axi_rdata(31 downto 0) => i04_couplers_to_tier2_xbar_4_RDATA(31 downto 0),
      s_axi_rready(0) => i04_couplers_to_tier2_xbar_4_RREADY(0),
      s_axi_rresp(1 downto 0) => i04_couplers_to_tier2_xbar_4_RRESP(1 downto 0),
      s_axi_rvalid(0) => i04_couplers_to_tier2_xbar_4_RVALID(0),
      s_axi_wdata(31 downto 0) => i04_couplers_to_tier2_xbar_4_WDATA(31 downto 0),
      s_axi_wready(0) => i04_couplers_to_tier2_xbar_4_WREADY(0),
      s_axi_wstrb(3 downto 0) => i04_couplers_to_tier2_xbar_4_WSTRB(3 downto 0),
      s_axi_wvalid(0) => i04_couplers_to_tier2_xbar_4_WVALID(0)
    );
xbar: component design_1_xbar_0
     port map (
      aclk => axi_interconnect_0_ACLK_net,
      aresetn => axi_interconnect_0_ARESETN_net,
      m_axi_araddr(159 downto 128) => xbar_to_i04_couplers_ARADDR(159 downto 128),
      m_axi_araddr(127 downto 96) => xbar_to_i03_couplers_ARADDR(127 downto 96),
      m_axi_araddr(95 downto 64) => xbar_to_i02_couplers_ARADDR(95 downto 64),
      m_axi_araddr(63 downto 32) => xbar_to_i01_couplers_ARADDR(63 downto 32),
      m_axi_araddr(31 downto 0) => xbar_to_i00_couplers_ARADDR(31 downto 0),
      m_axi_arprot(14 downto 12) => xbar_to_i04_couplers_ARPROT(14 downto 12),
      m_axi_arprot(11 downto 9) => xbar_to_i03_couplers_ARPROT(11 downto 9),
      m_axi_arprot(8 downto 6) => xbar_to_i02_couplers_ARPROT(8 downto 6),
      m_axi_arprot(5 downto 3) => xbar_to_i01_couplers_ARPROT(5 downto 3),
      m_axi_arprot(2 downto 0) => xbar_to_i00_couplers_ARPROT(2 downto 0),
      m_axi_arready(4) => xbar_to_i04_couplers_ARREADY(0),
      m_axi_arready(3) => xbar_to_i03_couplers_ARREADY(0),
      m_axi_arready(2) => xbar_to_i02_couplers_ARREADY(0),
      m_axi_arready(1) => xbar_to_i01_couplers_ARREADY(0),
      m_axi_arready(0) => xbar_to_i00_couplers_ARREADY(0),
      m_axi_arvalid(4) => xbar_to_i04_couplers_ARVALID(4),
      m_axi_arvalid(3) => xbar_to_i03_couplers_ARVALID(3),
      m_axi_arvalid(2) => xbar_to_i02_couplers_ARVALID(2),
      m_axi_arvalid(1) => xbar_to_i01_couplers_ARVALID(1),
      m_axi_arvalid(0) => xbar_to_i00_couplers_ARVALID(0),
      m_axi_awaddr(159 downto 128) => xbar_to_i04_couplers_AWADDR(159 downto 128),
      m_axi_awaddr(127 downto 96) => xbar_to_i03_couplers_AWADDR(127 downto 96),
      m_axi_awaddr(95 downto 64) => xbar_to_i02_couplers_AWADDR(95 downto 64),
      m_axi_awaddr(63 downto 32) => xbar_to_i01_couplers_AWADDR(63 downto 32),
      m_axi_awaddr(31 downto 0) => xbar_to_i00_couplers_AWADDR(31 downto 0),
      m_axi_awprot(14 downto 12) => xbar_to_i04_couplers_AWPROT(14 downto 12),
      m_axi_awprot(11 downto 9) => xbar_to_i03_couplers_AWPROT(11 downto 9),
      m_axi_awprot(8 downto 6) => xbar_to_i02_couplers_AWPROT(8 downto 6),
      m_axi_awprot(5 downto 3) => xbar_to_i01_couplers_AWPROT(5 downto 3),
      m_axi_awprot(2 downto 0) => xbar_to_i00_couplers_AWPROT(2 downto 0),
      m_axi_awready(4) => xbar_to_i04_couplers_AWREADY(0),
      m_axi_awready(3) => xbar_to_i03_couplers_AWREADY(0),
      m_axi_awready(2) => xbar_to_i02_couplers_AWREADY(0),
      m_axi_awready(1) => xbar_to_i01_couplers_AWREADY(0),
      m_axi_awready(0) => xbar_to_i00_couplers_AWREADY(0),
      m_axi_awvalid(4) => xbar_to_i04_couplers_AWVALID(4),
      m_axi_awvalid(3) => xbar_to_i03_couplers_AWVALID(3),
      m_axi_awvalid(2) => xbar_to_i02_couplers_AWVALID(2),
      m_axi_awvalid(1) => xbar_to_i01_couplers_AWVALID(1),
      m_axi_awvalid(0) => xbar_to_i00_couplers_AWVALID(0),
      m_axi_bready(4) => xbar_to_i04_couplers_BREADY(4),
      m_axi_bready(3) => xbar_to_i03_couplers_BREADY(3),
      m_axi_bready(2) => xbar_to_i02_couplers_BREADY(2),
      m_axi_bready(1) => xbar_to_i01_couplers_BREADY(1),
      m_axi_bready(0) => xbar_to_i00_couplers_BREADY(0),
      m_axi_bresp(9 downto 8) => xbar_to_i04_couplers_BRESP(1 downto 0),
      m_axi_bresp(7 downto 6) => xbar_to_i03_couplers_BRESP(1 downto 0),
      m_axi_bresp(5 downto 4) => xbar_to_i02_couplers_BRESP(1 downto 0),
      m_axi_bresp(3 downto 2) => xbar_to_i01_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => xbar_to_i00_couplers_BRESP(1 downto 0),
      m_axi_bvalid(4) => xbar_to_i04_couplers_BVALID(0),
      m_axi_bvalid(3) => xbar_to_i03_couplers_BVALID(0),
      m_axi_bvalid(2) => xbar_to_i02_couplers_BVALID(0),
      m_axi_bvalid(1) => xbar_to_i01_couplers_BVALID(0),
      m_axi_bvalid(0) => xbar_to_i00_couplers_BVALID(0),
      m_axi_rdata(159 downto 128) => xbar_to_i04_couplers_RDATA(31 downto 0),
      m_axi_rdata(127 downto 96) => xbar_to_i03_couplers_RDATA(31 downto 0),
      m_axi_rdata(95 downto 64) => xbar_to_i02_couplers_RDATA(31 downto 0),
      m_axi_rdata(63 downto 32) => xbar_to_i01_couplers_RDATA(31 downto 0),
      m_axi_rdata(31 downto 0) => xbar_to_i00_couplers_RDATA(31 downto 0),
      m_axi_rready(4) => xbar_to_i04_couplers_RREADY(4),
      m_axi_rready(3) => xbar_to_i03_couplers_RREADY(3),
      m_axi_rready(2) => xbar_to_i02_couplers_RREADY(2),
      m_axi_rready(1) => xbar_to_i01_couplers_RREADY(1),
      m_axi_rready(0) => xbar_to_i00_couplers_RREADY(0),
      m_axi_rresp(9 downto 8) => xbar_to_i04_couplers_RRESP(1 downto 0),
      m_axi_rresp(7 downto 6) => xbar_to_i03_couplers_RRESP(1 downto 0),
      m_axi_rresp(5 downto 4) => xbar_to_i02_couplers_RRESP(1 downto 0),
      m_axi_rresp(3 downto 2) => xbar_to_i01_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => xbar_to_i00_couplers_RRESP(1 downto 0),
      m_axi_rvalid(4) => xbar_to_i04_couplers_RVALID(0),
      m_axi_rvalid(3) => xbar_to_i03_couplers_RVALID(0),
      m_axi_rvalid(2) => xbar_to_i02_couplers_RVALID(0),
      m_axi_rvalid(1) => xbar_to_i01_couplers_RVALID(0),
      m_axi_rvalid(0) => xbar_to_i00_couplers_RVALID(0),
      m_axi_wdata(159 downto 128) => xbar_to_i04_couplers_WDATA(159 downto 128),
      m_axi_wdata(127 downto 96) => xbar_to_i03_couplers_WDATA(127 downto 96),
      m_axi_wdata(95 downto 64) => xbar_to_i02_couplers_WDATA(95 downto 64),
      m_axi_wdata(63 downto 32) => xbar_to_i01_couplers_WDATA(63 downto 32),
      m_axi_wdata(31 downto 0) => xbar_to_i00_couplers_WDATA(31 downto 0),
      m_axi_wready(4) => xbar_to_i04_couplers_WREADY(0),
      m_axi_wready(3) => xbar_to_i03_couplers_WREADY(0),
      m_axi_wready(2) => xbar_to_i02_couplers_WREADY(0),
      m_axi_wready(1) => xbar_to_i01_couplers_WREADY(0),
      m_axi_wready(0) => xbar_to_i00_couplers_WREADY(0),
      m_axi_wstrb(19 downto 16) => xbar_to_i04_couplers_WSTRB(19 downto 16),
      m_axi_wstrb(15 downto 12) => xbar_to_i03_couplers_WSTRB(15 downto 12),
      m_axi_wstrb(11 downto 8) => xbar_to_i02_couplers_WSTRB(11 downto 8),
      m_axi_wstrb(7 downto 4) => xbar_to_i01_couplers_WSTRB(7 downto 4),
      m_axi_wstrb(3 downto 0) => xbar_to_i00_couplers_WSTRB(3 downto 0),
      m_axi_wvalid(4) => xbar_to_i04_couplers_WVALID(4),
      m_axi_wvalid(3) => xbar_to_i03_couplers_WVALID(3),
      m_axi_wvalid(2) => xbar_to_i02_couplers_WVALID(2),
      m_axi_wvalid(1) => xbar_to_i01_couplers_WVALID(1),
      m_axi_wvalid(0) => xbar_to_i00_couplers_WVALID(0),
      s_axi_araddr(31 downto 0) => s00_couplers_to_xbar_ARADDR(31 downto 0),
      s_axi_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      s_axi_arready(0) => s00_couplers_to_xbar_ARREADY(0),
      s_axi_arvalid(0) => s00_couplers_to_xbar_ARVALID,
      s_axi_awaddr(31 downto 0) => s00_couplers_to_xbar_AWADDR(31 downto 0),
      s_axi_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      s_axi_awready(0) => s00_couplers_to_xbar_AWREADY(0),
      s_axi_awvalid(0) => s00_couplers_to_xbar_AWVALID,
      s_axi_bready(0) => s00_couplers_to_xbar_BREADY,
      s_axi_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      s_axi_bvalid(0) => s00_couplers_to_xbar_BVALID(0),
      s_axi_rdata(31 downto 0) => s00_couplers_to_xbar_RDATA(31 downto 0),
      s_axi_rready(0) => s00_couplers_to_xbar_RREADY,
      s_axi_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      s_axi_rvalid(0) => s00_couplers_to_xbar_RVALID(0),
      s_axi_wdata(31 downto 0) => s00_couplers_to_xbar_WDATA(31 downto 0),
      s_axi_wready(0) => s00_couplers_to_xbar_WREADY(0),
      s_axi_wstrb(3 downto 0) => s00_couplers_to_xbar_WSTRB(3 downto 0),
      s_axi_wvalid(0) => s00_couplers_to_xbar_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1 is
  port (
    DDR_addr : inout STD_LOGIC_VECTOR ( 14 downto 0 );
    DDR_ba : inout STD_LOGIC_VECTOR ( 2 downto 0 );
    DDR_cas_n : inout STD_LOGIC;
    DDR_ck_n : inout STD_LOGIC;
    DDR_ck_p : inout STD_LOGIC;
    DDR_cke : inout STD_LOGIC;
    DDR_cs_n : inout STD_LOGIC;
    DDR_dm : inout STD_LOGIC_VECTOR ( 3 downto 0 );
    DDR_dq : inout STD_LOGIC_VECTOR ( 31 downto 0 );
    DDR_dqs_n : inout STD_LOGIC_VECTOR ( 3 downto 0 );
    DDR_dqs_p : inout STD_LOGIC_VECTOR ( 3 downto 0 );
    DDR_odt : inout STD_LOGIC;
    DDR_ras_n : inout STD_LOGIC;
    DDR_reset_n : inout STD_LOGIC;
    DDR_we_n : inout STD_LOGIC;
    DRIVER1_D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DRIVER1_ENABLE : out STD_LOGIC;
    DRIVER1_OK : in STD_LOGIC;
    DRIVER1_RESET : out STD_LOGIC;
    DRIVER1_T : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DRIVER2_D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DRIVER2_ENABLE : out STD_LOGIC;
    DRIVER2_OK : in STD_LOGIC;
    DRIVER2_RESET : out STD_LOGIC;
    DRIVER2_T : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ENC_ERR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ENC_LED : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ENC_P : in STD_LOGIC_VECTOR ( 2 downto 0 );
    FIXED_IO_ddr_vrn : inout STD_LOGIC;
    FIXED_IO_ddr_vrp : inout STD_LOGIC;
    FIXED_IO_mio : inout STD_LOGIC_VECTOR ( 53 downto 0 );
    FIXED_IO_ps_clk : inout STD_LOGIC;
    FIXED_IO_ps_porb : inout STD_LOGIC;
    FIXED_IO_ps_srstb : inout STD_LOGIC;
    HW_INTERLOCK : in STD_LOGIC_VECTOR ( 0 to 0 );
    LED_ALARM : out STD_LOGIC;
    LVCT_OE_N : out STD_LOGIC_VECTOR ( 0 to 0 );
    PILOT_SIGNAL : out STD_LOGIC;
    RELAY : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SIG_D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    SIG_R_PU : out STD_LOGIC_VECTOR ( 5 downto 0 );
    TEST : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Vaux0_v_n : in STD_LOGIC;
    Vaux0_v_p : in STD_LOGIC;
    Vaux8_v_n : in STD_LOGIC;
    Vaux8_v_p : in STD_LOGIC;
    Vp_Vn_v_n : in STD_LOGIC;
    Vp_Vn_v_p : in STD_LOGIC;
    XADC_MUX : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ad_d_n : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ad_d_p : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ad_dcon : in STD_LOGIC;
    ad_dcop : in STD_LOGIC;
    ad_fcon : in STD_LOGIC;
    ad_fcop : in STD_LOGIC;
    ad_sclk : out STD_LOGIC;
    ad_scsb : out STD_LOGIC_VECTOR ( 0 to 0 );
    ad_sdio_tri_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    ad_sdio_tri_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    ad_sdio_tri_t : out STD_LOGIC_VECTOR ( 0 to 0 );
    da_a_b : out STD_LOGIC;
    da_ab_cs : out STD_LOGIC;
    da_cd_cs : out STD_LOGIC;
    da_d : out STD_LOGIC_VECTOR ( 11 downto 0 );
    gpio1_d_tri_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gpio1_d_tri_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gpio1_d_tri_t : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gpio2_d_tri_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gpio2_d_tri_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gpio2_d_tri_t : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of design_1 : entity is "design_1,IP_Integrator,{x_ipVendor=xilinx.com,x_ipLibrary=BlockDiagram,x_ipName=design_1,x_ipVersion=1.00.a,x_ipLanguage=VHDL,numBlks=188,numReposBlks=138,numNonXlnxBlks=43,numHierBlks=50,maxHierDepth=2,numSysgenBlks=3,numHlsBlks=0,numHdlrefBlks=0,numPkgbdBlks=0,bdsource=USER,da_axi4_cnt=33,da_clkrst_cnt=4,synth_mode=Global}";
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of design_1 : entity is "design_1.hwdef";
end design_1;

architecture STRUCTURE of design_1 is
  component design_1_ad_converter_0 is
  port (
    ad_d_p : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ad_d_n : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ad_fcop : in STD_LOGIC;
    ad_fcon : in STD_LOGIC;
    ad_dcop : in STD_LOGIC;
    ad_dcon : in STD_LOGIC;
    ad_200MHz_delay_ref_clock : in STD_LOGIC;
    ad_data_clock_out : out STD_LOGIC;
    ad_signal_out : out STD_LOGIC_VECTOR ( 103 downto 0 );
    ad_signal_a : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ad_signal_b : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ad_signal_c : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ad_signal_d : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ad_signal_e : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ad_signal_f : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ad_signal_g : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ad_signal_h : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ad_signal_new_busclk : out STD_LOGIC;
    ad_signal_new_adclk : out STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC
  );
  end component design_1_ad_converter_0;
  component design_1_array_resize_0_0 is
  port (
    array_in : in STD_LOGIC_VECTOR ( 239 downto 0 );
    array_out : out STD_LOGIC_VECTOR ( 159 downto 0 )
  );
  end component design_1_array_resize_0_0;
  component design_1_array_resize_1_0 is
  port (
    array_in : in STD_LOGIC_VECTOR ( 83 downto 0 );
    array_out : out STD_LOGIC_VECTOR ( 95 downto 0 )
  );
  end component design_1_array_resize_1_0;
  component design_1_array_resize_2_0 is
  port (
    array_in : in STD_LOGIC_VECTOR ( 103 downto 0 );
    array_out : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component design_1_array_resize_2_0;
  component design_1_array_resize_3_0 is
  port (
    array_in : in STD_LOGIC_VECTOR ( 103 downto 0 );
    array_out : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component design_1_array_resize_3_0;
  component design_1_bidir_io_port_0_0 is
  port (
    p_tri_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_tri_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_tri_t : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_tri_buf_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_tri_buf_o : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_tri_buf_t : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_bidir_io_port_0_0;
  component design_1_da_converter_0 is
  port (
    da_d : out STD_LOGIC_VECTOR ( 11 downto 0 );
    da_a_b : out STD_LOGIC;
    da_rw : out STD_LOGIC;
    da_ab_cs : out STD_LOGIC;
    da_cd_cs : out STD_LOGIC;
    signal_in_a : in STD_LOGIC_VECTOR ( 767 downto 0 );
    signal_in_b : in STD_LOGIC_VECTOR ( 767 downto 0 );
    signal_in_c : in STD_LOGIC_VECTOR ( 767 downto 0 );
    signal_in_d : in STD_LOGIC_VECTOR ( 767 downto 0 );
    signal_in_new : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC
  );
  end component design_1_da_converter_0;
  component design_1_encoder_interface_0 is
  port (
    ENCODER : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ENCODER_ERR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    LEDS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    edge_time_valid_flag : out STD_LOGIC;
    encoder_counter_value : out STD_LOGIC_VECTOR ( 31 downto 0 );
    zero_capture_value : out STD_LOGIC_VECTOR ( 31 downto 0 );
    edge_time : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC
  );
  end component design_1_encoder_interface_0;
  component design_1_relay_0 is
  port (
    load : in STD_LOGIC_VECTOR ( 0 to 0 );
    register_array_write_vec : out STD_LOGIC_VECTOR ( 3 downto 0 );
    register_array_read_vec : in STD_LOGIC_VECTOR ( 3 downto 0 );
    register_array_init_vec : in STD_LOGIC_VECTOR ( 3 downto 0 );
    register_array_load_vec : in STD_LOGIC_VECTOR ( 3 downto 0 );
    register_write_a : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC
  );
  end component design_1_relay_0;
  component design_1_signalinverter_0 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Res : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  end component design_1_signalinverter_0;
  component design_1_util_vector_logic_1_0 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_1_0;
  component design_1_axi_gpio_1_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    gpio_io_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gpio_io_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gpio_io_t : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component design_1_axi_gpio_1_0;
  component design_1_axi_gpio_2_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    gpio_io_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gpio_io_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gpio_io_t : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component design_1_axi_gpio_2_0;
  component design_1_axi_timer_0_0 is
  port (
    capturetrig0 : in STD_LOGIC;
    capturetrig1 : in STD_LOGIC;
    generateout0 : out STD_LOGIC;
    generateout1 : out STD_LOGIC;
    pwm0 : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    freeze : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC
  );
  end component design_1_axi_timer_0_0;
  component design_1_irq_xlconcat_0_1 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  end component design_1_irq_xlconcat_0_1;
  component design_1_processing_system7_0_0 is
  port (
    SPI1_SCLK_I : in STD_LOGIC;
    SPI1_SCLK_O : out STD_LOGIC;
    SPI1_SCLK_T : out STD_LOGIC;
    SPI1_MOSI_I : in STD_LOGIC;
    SPI1_MOSI_O : out STD_LOGIC;
    SPI1_MOSI_T : out STD_LOGIC;
    SPI1_MISO_I : in STD_LOGIC;
    SPI1_MISO_O : out STD_LOGIC;
    SPI1_MISO_T : out STD_LOGIC;
    SPI1_SS_I : in STD_LOGIC;
    SPI1_SS_O : out STD_LOGIC;
    SPI1_SS1_O : out STD_LOGIC;
    SPI1_SS2_O : out STD_LOGIC;
    SPI1_SS_T : out STD_LOGIC;
    TTC0_WAVE0_OUT : out STD_LOGIC;
    TTC0_WAVE1_OUT : out STD_LOGIC;
    TTC0_WAVE2_OUT : out STD_LOGIC;
    USB0_PORT_INDCTL : out STD_LOGIC_VECTOR ( 1 downto 0 );
    USB0_VBUS_PWRSELECT : out STD_LOGIC;
    USB0_VBUS_PWRFAULT : in STD_LOGIC;
    M_AXI_GP0_ARVALID : out STD_LOGIC;
    M_AXI_GP0_AWVALID : out STD_LOGIC;
    M_AXI_GP0_BREADY : out STD_LOGIC;
    M_AXI_GP0_RREADY : out STD_LOGIC;
    M_AXI_GP0_WLAST : out STD_LOGIC;
    M_AXI_GP0_WVALID : out STD_LOGIC;
    M_AXI_GP0_ARID : out STD_LOGIC_VECTOR ( 11 downto 0 );
    M_AXI_GP0_AWID : out STD_LOGIC_VECTOR ( 11 downto 0 );
    M_AXI_GP0_WID : out STD_LOGIC_VECTOR ( 11 downto 0 );
    M_AXI_GP0_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_GP0_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_GP0_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_GP0_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_GP0_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_GP0_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_GP0_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_GP0_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_GP0_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_GP0_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_GP0_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_GP0_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_GP0_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_GP0_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_GP0_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_GP0_AWLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_GP0_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_GP0_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_GP0_ACLK : in STD_LOGIC;
    M_AXI_GP0_ARREADY : in STD_LOGIC;
    M_AXI_GP0_AWREADY : in STD_LOGIC;
    M_AXI_GP0_BVALID : in STD_LOGIC;
    M_AXI_GP0_RLAST : in STD_LOGIC;
    M_AXI_GP0_RVALID : in STD_LOGIC;
    M_AXI_GP0_WREADY : in STD_LOGIC;
    M_AXI_GP0_BID : in STD_LOGIC_VECTOR ( 11 downto 0 );
    M_AXI_GP0_RID : in STD_LOGIC_VECTOR ( 11 downto 0 );
    M_AXI_GP0_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_GP0_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_GP0_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    IRQ_F2P : in STD_LOGIC_VECTOR ( 1 downto 0 );
    FCLK_CLK0 : out STD_LOGIC;
    FCLK_CLK1 : out STD_LOGIC;
    FCLK_RESET0_N : out STD_LOGIC;
    MIO : inout STD_LOGIC_VECTOR ( 53 downto 0 );
    DDR_CAS_n : inout STD_LOGIC;
    DDR_CKE : inout STD_LOGIC;
    DDR_Clk_n : inout STD_LOGIC;
    DDR_Clk : inout STD_LOGIC;
    DDR_CS_n : inout STD_LOGIC;
    DDR_DRSTB : inout STD_LOGIC;
    DDR_ODT : inout STD_LOGIC;
    DDR_RAS_n : inout STD_LOGIC;
    DDR_WEB : inout STD_LOGIC;
    DDR_BankAddr : inout STD_LOGIC_VECTOR ( 2 downto 0 );
    DDR_Addr : inout STD_LOGIC_VECTOR ( 14 downto 0 );
    DDR_VRN : inout STD_LOGIC;
    DDR_VRP : inout STD_LOGIC;
    DDR_DM : inout STD_LOGIC_VECTOR ( 3 downto 0 );
    DDR_DQ : inout STD_LOGIC_VECTOR ( 31 downto 0 );
    DDR_DQS_n : inout STD_LOGIC_VECTOR ( 3 downto 0 );
    DDR_DQS : inout STD_LOGIC_VECTOR ( 3 downto 0 );
    PS_SRSTB : inout STD_LOGIC;
    PS_CLK : inout STD_LOGIC;
    PS_PORB : inout STD_LOGIC
  );
  end component design_1_processing_system7_0_0;
  component design_1_rst_ps7_0_100M_0 is
  port (
    slowest_sync_clk : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    mb_reset : out STD_LOGIC;
    bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_rst_ps7_0_100M_0;
  component design_1_signal_in_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    gpio_io_i : in STD_LOGIC_VECTOR ( 5 downto 0 );
    gpio_io_o : out STD_LOGIC_VECTOR ( 5 downto 0 );
    gpio_io_t : out STD_LOGIC_VECTOR ( 5 downto 0 );
    gpio2_io_i : in STD_LOGIC_VECTOR ( 5 downto 0 );
    gpio2_io_o : out STD_LOGIC_VECTOR ( 5 downto 0 );
    gpio2_io_t : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  end component design_1_signal_in_0;
  component design_1_testled_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    gpio_io_i : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gpio_io_o : out STD_LOGIC_VECTOR ( 4 downto 0 );
    gpio_io_t : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  end component design_1_testled_0;
  component design_1_xadc_wiz_0_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    ip2intc_irpt : out STD_LOGIC;
    vp_in : in STD_LOGIC;
    vn_in : in STD_LOGIC;
    vauxp0 : in STD_LOGIC;
    vauxn0 : in STD_LOGIC;
    vauxp8 : in STD_LOGIC;
    vauxn8 : in STD_LOGIC;
    user_temp_alarm_out : out STD_LOGIC;
    vccint_alarm_out : out STD_LOGIC;
    vccaux_alarm_out : out STD_LOGIC;
    vccpint_alarm_out : out STD_LOGIC;
    vccpaux_alarm_out : out STD_LOGIC;
    vccddro_alarm_out : out STD_LOGIC;
    ot_out : out STD_LOGIC;
    channel_out : out STD_LOGIC_VECTOR ( 4 downto 0 );
    muxaddr_out : out STD_LOGIC_VECTOR ( 4 downto 0 );
    eoc_out : out STD_LOGIC;
    alarm_out : out STD_LOGIC;
    eos_out : out STD_LOGIC;
    busy_out : out STD_LOGIC
  );
  end component design_1_xadc_wiz_0_0;
  component design_1_xadcmuxslice_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  end component design_1_xadcmuxslice_0;
  component design_1_xlconcat_0_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  end component design_1_xlconcat_0_0;
  component design_1_xlconcat_1_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 127 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 159 downto 0 );
    In2 : in STD_LOGIC_VECTOR ( 127 downto 0 );
    In3 : in STD_LOGIC_VECTOR ( 95 downto 0 );
    In4 : in STD_LOGIC_VECTOR ( 127 downto 0 );
    In5 : in STD_LOGIC_VECTOR ( 127 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 767 downto 0 )
  );
  end component design_1_xlconcat_1_0;
  component design_1_xlconcat_1_1 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    In2 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    In3 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    In4 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    In5 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    In6 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    In7 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 103 downto 0 )
  );
  end component design_1_xlconcat_1_1;
  component design_1_xlconcat_1_2 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 51 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 51 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 103 downto 0 )
  );
  end component design_1_xlconcat_1_2;
  component design_1_xlconcat_4_1 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 119 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 119 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 239 downto 0 )
  );
  end component design_1_xlconcat_4_1;
  component design_1_xlconcat_5_1 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 51 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 51 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 103 downto 0 )
  );
  end component design_1_xlconcat_5_1;
  component design_1_xlconcat_6_1 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 41 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 41 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 83 downto 0 )
  );
  end component design_1_xlconcat_6_1;
  component design_1_xlconstant_0_0 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_0_0;
  component design_1_xlconstant_1_0 is
  port (
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  end component design_1_xlconstant_1_0;
  component design_1_xlconstant_1_1 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_1_1;
  component design_1_xlconstant_2_0 is
  port (
    dout : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  end component design_1_xlconstant_2_0;
  component design_1_xlconstant_4_0 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_4_0;
  component design_1_multiplexer_0_0 is
  port (
    ADC_1 : out STD_LOGIC_VECTOR ( 51 downto 0 );
    ADC_2 : out STD_LOGIC_VECTOR ( 51 downto 0 );
    Driver_Enable_1_o : out STD_LOGIC;
    Driver_Enable_1_i : in STD_LOGIC;
    Driver_Enable_2_o : out STD_LOGIC;
    Driver_Enable_2_i : in STD_LOGIC;
    GND : in STD_LOGIC;
    adc_conv : in STD_LOGIC_VECTOR ( 103 downto 0 );
    emulator_out : in STD_LOGIC_VECTOR ( 103 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC
  );
  end component design_1_multiplexer_0_0;
  component design_1_xlconstant_5_4 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_5_4;
  component design_1_register_array_0_0 is
  port (
    load : in STD_LOGIC_VECTOR ( 7 downto 0 );
    register_array_write_vec : out STD_LOGIC_VECTOR ( 103 downto 0 );
    register_array_read_vec : in STD_LOGIC_VECTOR ( 103 downto 0 );
    register_array_init_vec : in STD_LOGIC_VECTOR ( 103 downto 0 );
    register_array_load_vec : in STD_LOGIC_VECTOR ( 103 downto 0 );
    register_write_a : out STD_LOGIC_VECTOR ( 12 downto 0 );
    register_write_b : out STD_LOGIC_VECTOR ( 12 downto 0 );
    register_write_c : out STD_LOGIC_VECTOR ( 12 downto 0 );
    register_write_d : out STD_LOGIC_VECTOR ( 12 downto 0 );
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC
  );
  end component design_1_register_array_0_0;
  component design_1_register_array_1_0 is
  port (
    load : in STD_LOGIC_VECTOR ( 7 downto 0 );
    register_array_write_vec : out STD_LOGIC_VECTOR ( 103 downto 0 );
    register_array_read_vec : in STD_LOGIC_VECTOR ( 103 downto 0 );
    register_array_init_vec : in STD_LOGIC_VECTOR ( 103 downto 0 );
    register_array_load_vec : in STD_LOGIC_VECTOR ( 103 downto 0 );
    register_write_a : out STD_LOGIC_VECTOR ( 12 downto 0 );
    register_write_b : out STD_LOGIC_VECTOR ( 12 downto 0 );
    register_write_c : out STD_LOGIC_VECTOR ( 12 downto 0 );
    register_write_d : out STD_LOGIC_VECTOR ( 12 downto 0 );
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC
  );
  end component design_1_register_array_1_0;
  component design_1_xlconcat_3_3 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 51 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 51 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 103 downto 0 )
  );
  end component design_1_xlconcat_3_3;
  component design_1_register_emu_out_0 is
  port (
    load : in STD_LOGIC_VECTOR ( 0 to 0 );
    register_array_write_vec : out STD_LOGIC_VECTOR ( 13 downto 0 );
    register_array_read_vec : in STD_LOGIC_VECTOR ( 13 downto 0 );
    register_array_init_vec : in STD_LOGIC_VECTOR ( 13 downto 0 );
    register_array_load_vec : in STD_LOGIC_VECTOR ( 13 downto 0 );
    register_write_a : out STD_LOGIC_VECTOR ( 13 downto 0 );
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC
  );
  end component design_1_register_emu_out_0;
  component design_1_xlconcat_8_2 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    In3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  end component design_1_xlconcat_8_2;
  component design_1_c_shift_ram_0_0 is
  port (
    D : in STD_LOGIC_VECTOR ( 13 downto 0 );
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  end component design_1_c_shift_ram_0_0;
  component design_1_c_shift_ram_1_0 is
  port (
    D : in STD_LOGIC_VECTOR ( 103 downto 0 );
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 103 downto 0 )
  );
  end component design_1_c_shift_ram_1_0;
  component design_1_c_shift_ram_2_0 is
  port (
    D : in STD_LOGIC_VECTOR ( 103 downto 0 );
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 103 downto 0 )
  );
  end component design_1_c_shift_ram_2_0;
  component design_1_array_resize_3_1 is
  port (
    array_in : in STD_LOGIC_VECTOR ( 103 downto 0 );
    array_out : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component design_1_array_resize_3_1;
  component design_1_xlconcat_5_4 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 51 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 51 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 103 downto 0 )
  );
  end component design_1_xlconcat_5_4;
  component design_1_util_vector_logic_0_7 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_7;
  component design_1_xlconcat_11_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    In2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    In3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    In4 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    In5 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    In6 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    In7 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 127 downto 0 )
  );
  end component design_1_xlconcat_11_0;
  component design_1_emu_dc_0_1 is
  port (
    enable_con1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_con2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gatesig1_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    gatesig2_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    theta_sync_sampl : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    emu_dc_aresetn : in STD_LOGIC;
    emu_dc_s_axi_awaddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    emu_dc_s_axi_awvalid : in STD_LOGIC;
    emu_dc_s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    emu_dc_s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    emu_dc_s_axi_wvalid : in STD_LOGIC;
    emu_dc_s_axi_bready : in STD_LOGIC;
    emu_dc_s_axi_araddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    emu_dc_s_axi_arvalid : in STD_LOGIC;
    emu_dc_s_axi_rready : in STD_LOGIC;
    csv_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    usv_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ia_dac : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pu_speed_dac : out STD_LOGIC_VECTOR ( 15 downto 0 );
    signalbus_out : out STD_LOGIC_VECTOR ( 103 downto 0 );
    theta_el_dac : out STD_LOGIC_VECTOR ( 15 downto 0 );
    theta_mech_dac : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ua0_1_dac : out STD_LOGIC_VECTOR ( 15 downto 0 );
    uab_1_dac : out STD_LOGIC_VECTOR ( 15 downto 0 );
    uab_2_dac : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ub0_1_dac : out STD_LOGIC_VECTOR ( 15 downto 0 );
    emu_dc_s_axi_awready : out STD_LOGIC;
    emu_dc_s_axi_wready : out STD_LOGIC;
    emu_dc_s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    emu_dc_s_axi_bvalid : out STD_LOGIC;
    emu_dc_s_axi_arready : out STD_LOGIC;
    emu_dc_s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    emu_dc_s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    emu_dc_s_axi_rvalid : out STD_LOGIC
  );
  end component design_1_emu_dc_0_1;
  signal DRIVER1_OK_1 : STD_LOGIC;
  signal DRIVER1_T_1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal DRIVER2_OK_1 : STD_LOGIC;
  signal DRIVER2_T_1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ENCODER_1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal HW_INTERLOCK_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal In0_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SIG_D_1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal Vaux0_1_V_N : STD_LOGIC;
  signal Vaux0_1_V_P : STD_LOGIC;
  signal Vaux8_1_V_N : STD_LOGIC;
  signal Vaux8_1_V_P : STD_LOGIC;
  signal Vp_Vn_1_V_N : STD_LOGIC;
  signal Vp_Vn_1_V_P : STD_LOGIC;
  signal ad_converter_ad_signal_a : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal ad_converter_ad_signal_b : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal ad_converter_ad_signal_c : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal ad_converter_ad_signal_d : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal ad_converter_ad_signal_e : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal ad_converter_ad_signal_f : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal ad_converter_ad_signal_g : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal ad_converter_ad_signal_h : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal ad_converter_serial_receiver_0_ad_signal_new_busclk : STD_LOGIC;
  signal ad_d_n_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ad_d_p_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ad_dcon_1 : STD_LOGIC;
  signal ad_dcop_1 : STD_LOGIC;
  signal ad_fcon_1 : STD_LOGIC;
  signal ad_fcop_1 : STD_LOGIC;
  signal array_resize_0_array_out : STD_LOGIC_VECTOR ( 767 downto 0 );
  signal array_resize_0_array_out1 : STD_LOGIC_VECTOR ( 159 downto 0 );
  signal array_resize_1_array_out : STD_LOGIC_VECTOR ( 95 downto 0 );
  signal array_resize_2_array_out : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal array_resize_3_array_out : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal array_resize_4_array_out : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal axi_gpio_0_GPIO_TRI_I : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_gpio_0_GPIO_TRI_O : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_gpio_0_GPIO_TRI_T : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_gpio_1_GPIO_TRI_I : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_gpio_1_GPIO_TRI_O : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_gpio_1_GPIO_TRI_T : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_interconnect_0_M00_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M00_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M00_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_0_M00_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M00_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M00_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_0_M00_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_0_M00_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M00_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M00_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M00_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_0_M00_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M00_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M00_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M00_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M00_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M00_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_0_M01_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M01_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M01_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_0_M01_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M01_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M01_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_0_M01_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_0_M01_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M01_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M01_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M01_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_0_M01_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M01_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M01_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M01_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M01_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M01_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_0_M02_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M02_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M02_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_0_M02_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M02_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M02_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_0_M02_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_0_M02_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M02_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M02_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M02_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_0_M02_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M02_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M02_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M02_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M02_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M02_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_0_M03_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M03_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M03_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M03_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M03_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M03_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M03_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M03_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M03_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M03_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M03_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M03_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M03_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M03_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M03_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M03_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M03_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M03_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M03_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M04_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M04_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M04_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M04_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M04_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M04_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M04_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M04_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M04_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M04_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M04_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M04_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M04_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M04_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M04_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M04_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M04_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M04_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M04_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M05_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M05_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M05_AXI_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M05_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M05_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M05_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M05_AXI_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M05_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M05_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M05_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M05_AXI_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M05_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M05_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M05_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M05_AXI_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M05_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M05_AXI_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M05_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M05_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M06_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M06_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M06_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_0_M06_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M06_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M06_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_0_M06_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_0_M06_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M06_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M06_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M06_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_0_M06_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M06_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M06_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M06_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M06_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M06_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_0_M07_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M07_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M07_AXI_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M07_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M07_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M07_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M07_AXI_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M07_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M07_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M07_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M07_AXI_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M07_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M07_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M07_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M07_AXI_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M07_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M07_AXI_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M07_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M07_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M08_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M08_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M08_AXI_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M08_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M08_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M08_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M08_AXI_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M08_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M08_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M08_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M08_AXI_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M08_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M08_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M08_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M08_AXI_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M08_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M08_AXI_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M08_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M08_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M09_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M09_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M09_AXI_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M09_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M09_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M09_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M09_AXI_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M09_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M09_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M09_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M09_AXI_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M09_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M09_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M09_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M09_AXI_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M09_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M09_AXI_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M09_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M09_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M10_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M10_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M10_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M10_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M10_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M10_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M10_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M10_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M10_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M10_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M10_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M10_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M10_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M10_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M10_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M10_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M10_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M10_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M10_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M11_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M11_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M11_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M11_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M11_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M11_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M11_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M11_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M11_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M11_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M11_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M11_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M11_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M11_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M11_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M11_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M11_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M12_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M12_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M12_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M12_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M12_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M12_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M12_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M12_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M12_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M12_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M12_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M12_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M12_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M12_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M12_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M12_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M12_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M13_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M13_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M13_AXI_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M13_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M13_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M13_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M13_AXI_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M13_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M13_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M13_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M13_AXI_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M13_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M13_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M13_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M13_AXI_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M13_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M13_AXI_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M13_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M13_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M14_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M14_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M14_AXI_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M14_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M14_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M14_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M14_AXI_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M14_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M14_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M14_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M14_AXI_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M14_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M14_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M14_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M14_AXI_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M14_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M14_AXI_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M14_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M14_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M15_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M15_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M15_AXI_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M15_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M15_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M15_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M15_AXI_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M15_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M15_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M15_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M15_AXI_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M15_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M15_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M15_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M15_AXI_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M15_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M15_AXI_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M15_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M15_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M16_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M16_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M16_AXI_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M16_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M16_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M16_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M16_AXI_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M16_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M16_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M16_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M16_AXI_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M16_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M16_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M16_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M16_AXI_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M16_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M16_AXI_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M16_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M16_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M17_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M17_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M17_AXI_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M17_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M17_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M17_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M17_AXI_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M17_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M17_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M17_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M17_AXI_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M17_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M17_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M17_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M17_AXI_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M17_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M17_AXI_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M17_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M17_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M18_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M18_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M18_AXI_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M18_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M18_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M18_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M18_AXI_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M18_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M18_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M18_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M18_AXI_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M18_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M18_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M18_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M18_AXI_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M18_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M18_AXI_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M18_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M18_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M19_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M19_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M19_AXI_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M19_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M19_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M19_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M19_AXI_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M19_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M19_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M19_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M19_AXI_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M19_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M19_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M19_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M19_AXI_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M19_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M19_AXI_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M19_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M19_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M20_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M20_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M20_AXI_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M20_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M20_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M20_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M20_AXI_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M20_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M20_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M20_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M20_AXI_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M20_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M20_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M20_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M20_AXI_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M20_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M20_AXI_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M20_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M20_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M21_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M21_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M21_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M21_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M21_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M21_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M21_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M21_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M21_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M21_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M21_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M21_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M21_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M21_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M21_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M21_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M21_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M21_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M21_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M22_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M22_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M22_AXI_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M22_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M22_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M22_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M22_AXI_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M22_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M22_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M22_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M22_AXI_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M22_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M22_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M22_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M22_AXI_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M22_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M22_AXI_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M22_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M22_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M23_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M23_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M23_AXI_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M23_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M23_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M23_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M23_AXI_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M23_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M23_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M23_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M23_AXI_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M23_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M23_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M23_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M23_AXI_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M23_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M23_AXI_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M23_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M23_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M24_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M24_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M24_AXI_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M24_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M24_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M24_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M24_AXI_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M24_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M24_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M24_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M24_AXI_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M24_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M24_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M24_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M24_AXI_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M24_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M24_AXI_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M24_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M24_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M25_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M25_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M25_AXI_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M25_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M25_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M25_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M25_AXI_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M25_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M25_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M25_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M25_AXI_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M25_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M25_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M25_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M25_AXI_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M25_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M25_AXI_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M25_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M25_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M26_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M26_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M26_AXI_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M26_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M26_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M26_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M26_AXI_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M26_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M26_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M26_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M26_AXI_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M26_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M26_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M26_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M26_AXI_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M26_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M26_AXI_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M26_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M26_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M27_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M27_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M27_AXI_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M27_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M27_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M27_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M27_AXI_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M27_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M27_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M27_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M27_AXI_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M27_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M27_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M27_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M27_AXI_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M27_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M27_AXI_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M27_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M27_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M28_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M28_AXI_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M28_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M28_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M28_AXI_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M28_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M28_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M28_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M28_AXI_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M28_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M28_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M28_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M28_AXI_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M28_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M28_AXI_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M28_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M28_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M29_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M29_AXI_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M29_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M29_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M29_AXI_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M29_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M29_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M29_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M29_AXI_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M29_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M29_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M29_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M29_AXI_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M29_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M29_AXI_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M29_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M29_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M30_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M30_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M30_AXI_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M30_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M30_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M30_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M30_AXI_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M30_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M30_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M30_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M30_AXI_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M30_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M30_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M30_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M30_AXI_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M30_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M30_AXI_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M30_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M30_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M31_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M31_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M31_AXI_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M31_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M31_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M31_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M31_AXI_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M31_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M31_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M31_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M31_AXI_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M31_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M31_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M31_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M31_AXI_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M31_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M31_AXI_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M31_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M31_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M32_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M32_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M32_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M32_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_0_M32_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M32_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M32_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M32_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_0_M32_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_0_M32_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M32_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M32_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M32_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_0_M32_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M32_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M32_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M32_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M32_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M32_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_0_M33_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M33_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M33_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_0_M33_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M33_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M33_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_0_M33_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_0_M33_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M33_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M33_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M33_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_0_M33_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M33_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M33_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M33_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M33_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M33_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_0_M34_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M34_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M34_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M34_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_0_M34_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M34_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M34_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M34_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_0_M34_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_0_M34_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M34_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M34_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M34_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_0_M34_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M34_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M34_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M34_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M34_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M34_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_0_M35_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M35_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M35_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M35_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_0_M35_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M35_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M35_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M35_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_0_M35_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_0_M35_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M35_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M35_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M35_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_0_M35_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M35_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M35_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M35_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M35_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M35_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_0_M36_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M36_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M36_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M36_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_0_M36_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M36_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M36_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M36_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_0_M36_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_0_M36_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M36_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M36_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M36_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_0_M36_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M36_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M36_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_0_M36_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M36_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M36_AXI_WVALID : STD_LOGIC;
  signal axi_timer_0_interrupt : STD_LOGIC;
  signal bidir_io_port_0_p_tri_TRI_I : STD_LOGIC_VECTOR ( 0 to 0 );
  signal bidir_io_port_0_p_tri_TRI_O : STD_LOGIC_VECTOR ( 0 to 0 );
  signal bidir_io_port_0_p_tri_TRI_T : STD_LOGIC_VECTOR ( 0 to 0 );
  signal bidir_io_port_0_p_tri_buf_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal c_shift_ram_0_Q : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal c_shift_ram_1_Q : STD_LOGIC_VECTOR ( 103 downto 0 );
  signal c_shift_ram_2_Q : STD_LOGIC_VECTOR ( 103 downto 0 );
  signal converter_1_AD_filtered : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal converter_1_AD_integral : STD_LOGIC_VECTOR ( 119 downto 0 );
  signal converter_1_Intr : STD_LOGIC;
  signal converter_1_Synch_sampling1 : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal converter_1_driver_enable : STD_LOGIC;
  signal converter_1_driver_reset : STD_LOGIC;
  signal converter_1_driver_signals : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal converter_1_hysteresis_error : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal converter_1_pilot_signal : STD_LOGIC;
  signal converter_1_synch_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal converter_1_watchdog_expired : STD_LOGIC;
  signal converter_2_AD_filtered : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal converter_2_AD_integral : STD_LOGIC_VECTOR ( 119 downto 0 );
  signal converter_2_Synch_sampling : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal converter_2_driver_enable : STD_LOGIC;
  signal converter_2_driver_reset : STD_LOGIC;
  signal converter_2_driver_signals : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal converter_2_hysteresis_error : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal da_converter_interface_0_da_a_b : STD_LOGIC;
  signal da_converter_interface_0_da_ab_cs : STD_LOGIC;
  signal da_converter_interface_0_da_cd_cs : STD_LOGIC;
  signal da_converter_interface_0_da_d : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal emu_dc_0_ia_dac : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal emu_dc_0_pu_speed_dac : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal emu_dc_0_theta_el_dac : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal emu_dc_0_theta_mech_dac : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal emu_dc_0_ua0_1_dac : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal emu_dc_0_uab_1_dac : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal emu_dc_0_uab_2_dac : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal emu_dc_0_ub0_1_dac : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal emulator_0_signalbus_out : STD_LOGIC_VECTOR ( 103 downto 0 );
  signal incremental_encoder_interface_0_LEDS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal irq_xlconcat_0_dout : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal multiplexer_0_ADC_1 : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal multiplexer_0_ADC_2 : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal multiplexer_0_Driver_Enable_1_o : STD_LOGIC;
  signal multiplexer_0_Driver_Enable_2_o : STD_LOGIC;
  signal processing_system7_0_DDR_ADDR : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal processing_system7_0_DDR_BA : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal processing_system7_0_DDR_CAS_N : STD_LOGIC;
  signal processing_system7_0_DDR_CKE : STD_LOGIC;
  signal processing_system7_0_DDR_CK_N : STD_LOGIC;
  signal processing_system7_0_DDR_CK_P : STD_LOGIC;
  signal processing_system7_0_DDR_CS_N : STD_LOGIC;
  signal processing_system7_0_DDR_DM : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal processing_system7_0_DDR_DQ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal processing_system7_0_DDR_DQS_N : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal processing_system7_0_DDR_DQS_P : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal processing_system7_0_DDR_ODT : STD_LOGIC;
  signal processing_system7_0_DDR_RAS_N : STD_LOGIC;
  signal processing_system7_0_DDR_RESET_N : STD_LOGIC;
  signal processing_system7_0_DDR_WE_N : STD_LOGIC;
  signal processing_system7_0_FCLK_CLK0 : STD_LOGIC;
  signal processing_system7_0_FCLK_CLK1 : STD_LOGIC;
  signal processing_system7_0_FCLK_RESET0_N : STD_LOGIC;
  signal processing_system7_0_FIXED_IO_DDR_VRN : STD_LOGIC;
  signal processing_system7_0_FIXED_IO_DDR_VRP : STD_LOGIC;
  signal processing_system7_0_FIXED_IO_MIO : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal processing_system7_0_FIXED_IO_PS_CLK : STD_LOGIC;
  signal processing_system7_0_FIXED_IO_PS_PORB : STD_LOGIC;
  signal processing_system7_0_FIXED_IO_PS_SRSTB : STD_LOGIC;
  signal processing_system7_0_M_AXI_GP0_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal processing_system7_0_M_AXI_GP0_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal processing_system7_0_M_AXI_GP0_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal processing_system7_0_M_AXI_GP0_ARID : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal processing_system7_0_M_AXI_GP0_ARLEN : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal processing_system7_0_M_AXI_GP0_ARLOCK : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal processing_system7_0_M_AXI_GP0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal processing_system7_0_M_AXI_GP0_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal processing_system7_0_M_AXI_GP0_ARREADY : STD_LOGIC;
  signal processing_system7_0_M_AXI_GP0_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal processing_system7_0_M_AXI_GP0_ARVALID : STD_LOGIC;
  signal processing_system7_0_M_AXI_GP0_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal processing_system7_0_M_AXI_GP0_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal processing_system7_0_M_AXI_GP0_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal processing_system7_0_M_AXI_GP0_AWID : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal processing_system7_0_M_AXI_GP0_AWLEN : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal processing_system7_0_M_AXI_GP0_AWLOCK : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal processing_system7_0_M_AXI_GP0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal processing_system7_0_M_AXI_GP0_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal processing_system7_0_M_AXI_GP0_AWREADY : STD_LOGIC;
  signal processing_system7_0_M_AXI_GP0_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal processing_system7_0_M_AXI_GP0_AWVALID : STD_LOGIC;
  signal processing_system7_0_M_AXI_GP0_BID : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal processing_system7_0_M_AXI_GP0_BREADY : STD_LOGIC;
  signal processing_system7_0_M_AXI_GP0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal processing_system7_0_M_AXI_GP0_BVALID : STD_LOGIC;
  signal processing_system7_0_M_AXI_GP0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal processing_system7_0_M_AXI_GP0_RID : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal processing_system7_0_M_AXI_GP0_RLAST : STD_LOGIC;
  signal processing_system7_0_M_AXI_GP0_RREADY : STD_LOGIC;
  signal processing_system7_0_M_AXI_GP0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal processing_system7_0_M_AXI_GP0_RVALID : STD_LOGIC;
  signal processing_system7_0_M_AXI_GP0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal processing_system7_0_M_AXI_GP0_WID : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal processing_system7_0_M_AXI_GP0_WLAST : STD_LOGIC;
  signal processing_system7_0_M_AXI_GP0_WREADY : STD_LOGIC;
  signal processing_system7_0_M_AXI_GP0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal processing_system7_0_M_AXI_GP0_WVALID : STD_LOGIC;
  signal processing_system7_0_SPI1_MOSI_O : STD_LOGIC;
  signal processing_system7_0_SPI1_SCLK_O : STD_LOGIC;
  signal processing_system7_0_SPI1_SS_O : STD_LOGIC;
  signal relay_register_array_write_vec : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_ps7_0_100M_interconnect_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_ps7_0_100M_peripheral_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal signal_in_gpio2_io_o : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal signalinverter_Res : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal testled_gpio_io_o : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_2_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xadc_wiz_0_muxaddr_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal xadc_wiz_0_user_temp_alarm_out : STD_LOGIC;
  signal xlconcat_0_dout1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xlconcat_10_dout : STD_LOGIC_VECTOR ( 103 downto 0 );
  signal xlconcat_11_dout : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal xlconcat_2_dout : STD_LOGIC_VECTOR ( 103 downto 0 );
  signal xlconcat_3_dout : STD_LOGIC_VECTOR ( 103 downto 0 );
  signal xlconcat_4_dout : STD_LOGIC_VECTOR ( 103 downto 0 );
  signal xlconcat_5_dout : STD_LOGIC_VECTOR ( 239 downto 0 );
  signal xlconcat_6_dout : STD_LOGIC_VECTOR ( 103 downto 0 );
  signal xlconcat_7_dout : STD_LOGIC_VECTOR ( 83 downto 0 );
  signal xlconcat_8_dout : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_1_dout : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xlconstant_2_dout : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xlconstant_3_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_4_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_5_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_0_Dout : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ad_converter_ad_data_clock_out_UNCONNECTED : STD_LOGIC;
  signal NLW_ad_converter_ad_signal_new_adclk_UNCONNECTED : STD_LOGIC;
  signal NLW_ad_converter_ad_signal_out_UNCONNECTED : STD_LOGIC_VECTOR ( 103 downto 0 );
  signal NLW_axi_interconnect_0_M37_AXI_araddr_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_0_M37_AXI_arprot_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_0_M37_AXI_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_0_M37_AXI_awaddr_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_0_M37_AXI_awprot_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_0_M37_AXI_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_0_M37_AXI_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_0_M37_AXI_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_0_M37_AXI_wdata_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_0_M37_AXI_wstrb_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_0_M37_AXI_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_0_M38_AXI_araddr_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_0_M38_AXI_arprot_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_0_M38_AXI_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_0_M38_AXI_awaddr_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_0_M38_AXI_awprot_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_0_M38_AXI_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_0_M38_AXI_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_0_M38_AXI_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_0_M38_AXI_wdata_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_0_M38_AXI_wstrb_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_0_M38_AXI_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_timer_0_generateout0_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_timer_0_generateout1_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_timer_0_pwm0_UNCONNECTED : STD_LOGIC;
  signal NLW_converter_2_pilot_signal_UNCONNECTED : STD_LOGIC;
  signal NLW_converter_2_watchdog_expired_UNCONNECTED : STD_LOGIC;
  signal NLW_converter_2_Intr_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_da_converter_da_rw_UNCONNECTED : STD_LOGIC;
  signal NLW_emu_dc_0_csv_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_emu_dc_0_usv_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_encoder_interface_edge_time_valid_flag_UNCONNECTED : STD_LOGIC;
  signal NLW_encoder_interface_edge_time_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_encoder_interface_encoder_counter_value_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_encoder_interface_zero_capture_value_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_processing_system7_0_SPI1_MISO_O_UNCONNECTED : STD_LOGIC;
  signal NLW_processing_system7_0_SPI1_MISO_T_UNCONNECTED : STD_LOGIC;
  signal NLW_processing_system7_0_SPI1_MOSI_T_UNCONNECTED : STD_LOGIC;
  signal NLW_processing_system7_0_SPI1_SCLK_T_UNCONNECTED : STD_LOGIC;
  signal NLW_processing_system7_0_SPI1_SS1_O_UNCONNECTED : STD_LOGIC;
  signal NLW_processing_system7_0_SPI1_SS2_O_UNCONNECTED : STD_LOGIC;
  signal NLW_processing_system7_0_SPI1_SS_T_UNCONNECTED : STD_LOGIC;
  signal NLW_processing_system7_0_TTC0_WAVE0_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_processing_system7_0_TTC0_WAVE1_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_processing_system7_0_TTC0_WAVE2_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_processing_system7_0_USB0_VBUS_PWRSELECT_UNCONNECTED : STD_LOGIC;
  signal NLW_processing_system7_0_USB0_PORT_INDCTL_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_register_emu_input_register_array_write_vec_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_register_emu_input_register_write_a_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_register_emu_out_register_array_write_vec_UNCONNECTED : STD_LOGIC_VECTOR ( 103 downto 0 );
  signal NLW_register_emu_out_register_write_a_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_register_emu_out_register_write_b_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_register_emu_out_register_write_c_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_register_emu_out_register_write_d_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_register_mux_out_register_array_write_vec_UNCONNECTED : STD_LOGIC_VECTOR ( 103 downto 0 );
  signal NLW_register_mux_out_register_write_a_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_register_mux_out_register_write_b_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_register_mux_out_register_write_c_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_register_mux_out_register_write_d_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_relay_RnM_register_write_a_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rst_ps7_0_100M_mb_reset_UNCONNECTED : STD_LOGIC;
  signal NLW_rst_ps7_0_100M_bus_struct_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_ps7_0_100M_peripheral_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_signal_in_gpio2_io_t_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_signal_in_gpio_io_o_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_signal_in_gpio_io_t_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_testled_gpio_io_t_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_xadc_wiz_0_alarm_out_UNCONNECTED : STD_LOGIC;
  signal NLW_xadc_wiz_0_busy_out_UNCONNECTED : STD_LOGIC;
  signal NLW_xadc_wiz_0_eoc_out_UNCONNECTED : STD_LOGIC;
  signal NLW_xadc_wiz_0_eos_out_UNCONNECTED : STD_LOGIC;
  signal NLW_xadc_wiz_0_ip2intc_irpt_UNCONNECTED : STD_LOGIC;
  signal NLW_xadc_wiz_0_ot_out_UNCONNECTED : STD_LOGIC;
  signal NLW_xadc_wiz_0_vccaux_alarm_out_UNCONNECTED : STD_LOGIC;
  signal NLW_xadc_wiz_0_vccddro_alarm_out_UNCONNECTED : STD_LOGIC;
  signal NLW_xadc_wiz_0_vccint_alarm_out_UNCONNECTED : STD_LOGIC;
  signal NLW_xadc_wiz_0_vccpaux_alarm_out_UNCONNECTED : STD_LOGIC;
  signal NLW_xadc_wiz_0_vccpint_alarm_out_UNCONNECTED : STD_LOGIC;
  signal NLW_xadc_wiz_0_channel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of DDR_cas_n : signal is "xilinx.com:interface:ddrx:1.0 DDR CAS_N";
  attribute X_INTERFACE_INFO of DDR_ck_n : signal is "xilinx.com:interface:ddrx:1.0 DDR CK_N";
  attribute X_INTERFACE_INFO of DDR_ck_p : signal is "xilinx.com:interface:ddrx:1.0 DDR CK_P";
  attribute X_INTERFACE_INFO of DDR_cke : signal is "xilinx.com:interface:ddrx:1.0 DDR CKE";
  attribute X_INTERFACE_INFO of DDR_cs_n : signal is "xilinx.com:interface:ddrx:1.0 DDR CS_N";
  attribute X_INTERFACE_INFO of DDR_odt : signal is "xilinx.com:interface:ddrx:1.0 DDR ODT";
  attribute X_INTERFACE_INFO of DDR_ras_n : signal is "xilinx.com:interface:ddrx:1.0 DDR RAS_N";
  attribute X_INTERFACE_INFO of DDR_reset_n : signal is "xilinx.com:interface:ddrx:1.0 DDR RESET_N";
  attribute X_INTERFACE_INFO of DDR_we_n : signal is "xilinx.com:interface:ddrx:1.0 DDR WE_N";
  attribute X_INTERFACE_INFO of FIXED_IO_ddr_vrn : signal is "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO DDR_VRN";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of FIXED_IO_ddr_vrn : signal is "XIL_INTERFACENAME FIXED_IO, CAN_DEBUG false";
  attribute X_INTERFACE_INFO of FIXED_IO_ddr_vrp : signal is "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO DDR_VRP";
  attribute X_INTERFACE_INFO of FIXED_IO_ps_clk : signal is "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_CLK";
  attribute X_INTERFACE_INFO of FIXED_IO_ps_porb : signal is "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_PORB";
  attribute X_INTERFACE_INFO of FIXED_IO_ps_srstb : signal is "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO PS_SRSTB";
  attribute X_INTERFACE_INFO of Vaux0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 Vaux0 V_N";
  attribute X_INTERFACE_INFO of Vaux0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 Vaux0 V_P";
  attribute X_INTERFACE_INFO of Vaux8_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 Vaux8 V_N";
  attribute X_INTERFACE_INFO of Vaux8_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 Vaux8 V_P";
  attribute X_INTERFACE_INFO of Vp_Vn_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 Vp_Vn V_N";
  attribute X_INTERFACE_INFO of Vp_Vn_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 Vp_Vn V_P";
  attribute X_INTERFACE_INFO of DDR_addr : signal is "xilinx.com:interface:ddrx:1.0 DDR ADDR";
  attribute X_INTERFACE_PARAMETER of DDR_addr : signal is "XIL_INTERFACENAME DDR, AXI_ARBITRATION_SCHEME TDM, BURST_LENGTH 8, CAN_DEBUG false, CAS_LATENCY 11, CAS_WRITE_LATENCY 11, CS_ENABLED true, DATA_MASK_ENABLED true, DATA_WIDTH 8, MEMORY_TYPE COMPONENTS, MEM_ADDR_MAP ROW_COLUMN_BANK, SLOT Single, TIMEPERIOD_PS 1250";
  attribute X_INTERFACE_INFO of DDR_ba : signal is "xilinx.com:interface:ddrx:1.0 DDR BA";
  attribute X_INTERFACE_INFO of DDR_dm : signal is "xilinx.com:interface:ddrx:1.0 DDR DM";
  attribute X_INTERFACE_INFO of DDR_dq : signal is "xilinx.com:interface:ddrx:1.0 DDR DQ";
  attribute X_INTERFACE_INFO of DDR_dqs_n : signal is "xilinx.com:interface:ddrx:1.0 DDR DQS_N";
  attribute X_INTERFACE_INFO of DDR_dqs_p : signal is "xilinx.com:interface:ddrx:1.0 DDR DQS_P";
  attribute X_INTERFACE_INFO of FIXED_IO_mio : signal is "xilinx.com:display_processing_system7:fixedio:1.0 FIXED_IO MIO";
  attribute X_INTERFACE_INFO of ad_sdio_tri_i : signal is "xilinx.com:interface:gpio:1.0 ad_sdio TRI_I";
  attribute X_INTERFACE_INFO of ad_sdio_tri_o : signal is "xilinx.com:interface:gpio:1.0 ad_sdio TRI_O";
  attribute X_INTERFACE_INFO of ad_sdio_tri_t : signal is "xilinx.com:interface:gpio:1.0 ad_sdio TRI_T";
  attribute X_INTERFACE_INFO of gpio1_d_tri_i : signal is "xilinx.com:interface:gpio:1.0 gpio1_d TRI_I";
  attribute X_INTERFACE_INFO of gpio1_d_tri_o : signal is "xilinx.com:interface:gpio:1.0 gpio1_d TRI_O";
  attribute X_INTERFACE_INFO of gpio1_d_tri_t : signal is "xilinx.com:interface:gpio:1.0 gpio1_d TRI_T";
  attribute X_INTERFACE_INFO of gpio2_d_tri_i : signal is "xilinx.com:interface:gpio:1.0 gpio2_d TRI_I";
  attribute X_INTERFACE_INFO of gpio2_d_tri_o : signal is "xilinx.com:interface:gpio:1.0 gpio2_d TRI_O";
  attribute X_INTERFACE_INFO of gpio2_d_tri_t : signal is "xilinx.com:interface:gpio:1.0 gpio2_d TRI_T";
begin
  DRIVER1_D(5 downto 0) <= converter_1_driver_signals(5 downto 0);
  DRIVER1_ENABLE <= multiplexer_0_Driver_Enable_1_o;
  DRIVER1_OK_1 <= DRIVER1_OK;
  DRIVER1_RESET <= converter_1_driver_reset;
  DRIVER1_T_1(3 downto 0) <= DRIVER1_T(3 downto 0);
  DRIVER2_D(5 downto 0) <= converter_2_driver_signals(5 downto 0);
  DRIVER2_ENABLE <= multiplexer_0_Driver_Enable_2_o;
  DRIVER2_OK_1 <= DRIVER2_OK;
  DRIVER2_RESET <= converter_2_driver_reset;
  DRIVER2_T_1(3 downto 0) <= DRIVER2_T(3 downto 0);
  ENCODER_1(2 downto 0) <= ENC_P(2 downto 0);
  ENC_LED(3 downto 0) <= incremental_encoder_interface_0_LEDS(3 downto 0);
  HW_INTERLOCK_1(0) <= HW_INTERLOCK(0);
  In0_1(0) <= ENC_ERR(0);
  LED_ALARM <= xadc_wiz_0_user_temp_alarm_out;
  LVCT_OE_N(0) <= xlconstant_0_dout(0);
  PILOT_SIGNAL <= converter_1_pilot_signal;
  RELAY(3 downto 0) <= relay_register_array_write_vec(3 downto 0);
  SIG_D_1(5 downto 0) <= SIG_D(5 downto 0);
  SIG_R_PU(5 downto 0) <= signal_in_gpio2_io_o(5 downto 0);
  TEST(4 downto 0) <= testled_gpio_io_o(4 downto 0);
  Vaux0_1_V_N <= Vaux0_v_n;
  Vaux0_1_V_P <= Vaux0_v_p;
  Vaux8_1_V_N <= Vaux8_v_n;
  Vaux8_1_V_P <= Vaux8_v_p;
  Vp_Vn_1_V_N <= Vp_Vn_v_n;
  Vp_Vn_1_V_P <= Vp_Vn_v_p;
  XADC_MUX(1 downto 0) <= xlslice_0_Dout(1 downto 0);
  ad_d_n_1(7 downto 0) <= ad_d_n(7 downto 0);
  ad_d_p_1(7 downto 0) <= ad_d_p(7 downto 0);
  ad_dcon_1 <= ad_dcon;
  ad_dcop_1 <= ad_dcop;
  ad_fcon_1 <= ad_fcon;
  ad_fcop_1 <= ad_fcop;
  ad_sclk <= processing_system7_0_SPI1_SCLK_O;
  ad_scsb(0) <= processing_system7_0_SPI1_SS_O;
  ad_sdio_tri_o(0) <= bidir_io_port_0_p_tri_TRI_O(0);
  ad_sdio_tri_t(0) <= bidir_io_port_0_p_tri_TRI_T(0);
  axi_gpio_0_GPIO_TRI_I(15 downto 0) <= gpio2_d_tri_i(15 downto 0);
  axi_gpio_1_GPIO_TRI_I(15 downto 0) <= gpio1_d_tri_i(15 downto 0);
  bidir_io_port_0_p_tri_TRI_I(0) <= ad_sdio_tri_i(0);
  da_a_b <= da_converter_interface_0_da_a_b;
  da_ab_cs <= da_converter_interface_0_da_ab_cs;
  da_cd_cs <= da_converter_interface_0_da_cd_cs;
  da_d(11 downto 0) <= da_converter_interface_0_da_d(11 downto 0);
  gpio1_d_tri_o(15 downto 0) <= axi_gpio_1_GPIO_TRI_O(15 downto 0);
  gpio1_d_tri_t(15 downto 0) <= axi_gpio_1_GPIO_TRI_T(15 downto 0);
  gpio2_d_tri_o(15 downto 0) <= axi_gpio_0_GPIO_TRI_O(15 downto 0);
  gpio2_d_tri_t(15 downto 0) <= axi_gpio_0_GPIO_TRI_T(15 downto 0);
ad_converter: component design_1_ad_converter_0
     port map (
      S_AXI_ACLK => processing_system7_0_FCLK_CLK0,
      S_AXI_ARADDR(6 downto 0) => axi_interconnect_0_M03_AXI_ARADDR(6 downto 0),
      S_AXI_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      S_AXI_ARPROT(2 downto 0) => axi_interconnect_0_M03_AXI_ARPROT(2 downto 0),
      S_AXI_ARREADY => axi_interconnect_0_M03_AXI_ARREADY,
      S_AXI_ARVALID => axi_interconnect_0_M03_AXI_ARVALID(0),
      S_AXI_AWADDR(6 downto 0) => axi_interconnect_0_M03_AXI_AWADDR(6 downto 0),
      S_AXI_AWPROT(2 downto 0) => axi_interconnect_0_M03_AXI_AWPROT(2 downto 0),
      S_AXI_AWREADY => axi_interconnect_0_M03_AXI_AWREADY,
      S_AXI_AWVALID => axi_interconnect_0_M03_AXI_AWVALID(0),
      S_AXI_BREADY => axi_interconnect_0_M03_AXI_BREADY(0),
      S_AXI_BRESP(1 downto 0) => axi_interconnect_0_M03_AXI_BRESP(1 downto 0),
      S_AXI_BVALID => axi_interconnect_0_M03_AXI_BVALID,
      S_AXI_RDATA(31 downto 0) => axi_interconnect_0_M03_AXI_RDATA(31 downto 0),
      S_AXI_RREADY => axi_interconnect_0_M03_AXI_RREADY(0),
      S_AXI_RRESP(1 downto 0) => axi_interconnect_0_M03_AXI_RRESP(1 downto 0),
      S_AXI_RVALID => axi_interconnect_0_M03_AXI_RVALID,
      S_AXI_WDATA(31 downto 0) => axi_interconnect_0_M03_AXI_WDATA(31 downto 0),
      S_AXI_WREADY => axi_interconnect_0_M03_AXI_WREADY,
      S_AXI_WSTRB(3 downto 0) => axi_interconnect_0_M03_AXI_WSTRB(3 downto 0),
      S_AXI_WVALID => axi_interconnect_0_M03_AXI_WVALID(0),
      ad_200MHz_delay_ref_clock => processing_system7_0_FCLK_CLK1,
      ad_d_n(7 downto 0) => ad_d_n_1(7 downto 0),
      ad_d_p(7 downto 0) => ad_d_p_1(7 downto 0),
      ad_data_clock_out => NLW_ad_converter_ad_data_clock_out_UNCONNECTED,
      ad_dcon => ad_dcon_1,
      ad_dcop => ad_dcop_1,
      ad_fcon => ad_fcon_1,
      ad_fcop => ad_fcop_1,
      ad_signal_a(12 downto 0) => ad_converter_ad_signal_a(12 downto 0),
      ad_signal_b(12 downto 0) => ad_converter_ad_signal_b(12 downto 0),
      ad_signal_c(12 downto 0) => ad_converter_ad_signal_c(12 downto 0),
      ad_signal_d(12 downto 0) => ad_converter_ad_signal_d(12 downto 0),
      ad_signal_e(12 downto 0) => ad_converter_ad_signal_e(12 downto 0),
      ad_signal_f(12 downto 0) => ad_converter_ad_signal_f(12 downto 0),
      ad_signal_g(12 downto 0) => ad_converter_ad_signal_g(12 downto 0),
      ad_signal_h(12 downto 0) => ad_converter_ad_signal_h(12 downto 0),
      ad_signal_new_adclk => NLW_ad_converter_ad_signal_new_adclk_UNCONNECTED,
      ad_signal_new_busclk => ad_converter_serial_receiver_0_ad_signal_new_busclk,
      ad_signal_out(103 downto 0) => NLW_ad_converter_ad_signal_out_UNCONNECTED(103 downto 0)
    );
array_resize_0: component design_1_array_resize_0_0
     port map (
      array_in(239 downto 0) => xlconcat_5_dout(239 downto 0),
      array_out(159 downto 0) => array_resize_0_array_out1(159 downto 0)
    );
array_resize_1: component design_1_array_resize_1_0
     port map (
      array_in(83 downto 0) => xlconcat_7_dout(83 downto 0),
      array_out(95 downto 0) => array_resize_1_array_out(95 downto 0)
    );
array_resize_2: component design_1_array_resize_2_0
     port map (
      array_in(103 downto 0) => xlconcat_4_dout(103 downto 0),
      array_out(127 downto 0) => array_resize_2_array_out(127 downto 0)
    );
array_resize_3: component design_1_array_resize_3_0
     port map (
      array_in(103 downto 0) => xlconcat_6_dout(103 downto 0),
      array_out(127 downto 0) => array_resize_3_array_out(127 downto 0)
    );
array_resize_4: component design_1_array_resize_3_1
     port map (
      array_in(103 downto 0) => xlconcat_10_dout(103 downto 0),
      array_out(127 downto 0) => array_resize_4_array_out(127 downto 0)
    );
axi_gpio_1: component design_1_axi_gpio_1_0
     port map (
      gpio_io_i(15 downto 0) => axi_gpio_1_GPIO_TRI_I(15 downto 0),
      gpio_io_o(15 downto 0) => axi_gpio_1_GPIO_TRI_O(15 downto 0),
      gpio_io_t(15 downto 0) => axi_gpio_1_GPIO_TRI_T(15 downto 0),
      s_axi_aclk => processing_system7_0_FCLK_CLK0,
      s_axi_araddr(8 downto 0) => axi_interconnect_0_M12_AXI_ARADDR(8 downto 0),
      s_axi_aresetn => rst_ps7_0_100M_peripheral_aresetn(0),
      s_axi_arready => axi_interconnect_0_M12_AXI_ARREADY,
      s_axi_arvalid => axi_interconnect_0_M12_AXI_ARVALID(0),
      s_axi_awaddr(8 downto 0) => axi_interconnect_0_M12_AXI_AWADDR(8 downto 0),
      s_axi_awready => axi_interconnect_0_M12_AXI_AWREADY,
      s_axi_awvalid => axi_interconnect_0_M12_AXI_AWVALID(0),
      s_axi_bready => axi_interconnect_0_M12_AXI_BREADY(0),
      s_axi_bresp(1 downto 0) => axi_interconnect_0_M12_AXI_BRESP(1 downto 0),
      s_axi_bvalid => axi_interconnect_0_M12_AXI_BVALID,
      s_axi_rdata(31 downto 0) => axi_interconnect_0_M12_AXI_RDATA(31 downto 0),
      s_axi_rready => axi_interconnect_0_M12_AXI_RREADY(0),
      s_axi_rresp(1 downto 0) => axi_interconnect_0_M12_AXI_RRESP(1 downto 0),
      s_axi_rvalid => axi_interconnect_0_M12_AXI_RVALID,
      s_axi_wdata(31 downto 0) => axi_interconnect_0_M12_AXI_WDATA(31 downto 0),
      s_axi_wready => axi_interconnect_0_M12_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => axi_interconnect_0_M12_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => axi_interconnect_0_M12_AXI_WVALID(0)
    );
axi_gpio_2: component design_1_axi_gpio_2_0
     port map (
      gpio_io_i(15 downto 0) => axi_gpio_0_GPIO_TRI_I(15 downto 0),
      gpio_io_o(15 downto 0) => axi_gpio_0_GPIO_TRI_O(15 downto 0),
      gpio_io_t(15 downto 0) => axi_gpio_0_GPIO_TRI_T(15 downto 0),
      s_axi_aclk => processing_system7_0_FCLK_CLK0,
      s_axi_araddr(8 downto 0) => axi_interconnect_0_M11_AXI_ARADDR(8 downto 0),
      s_axi_aresetn => rst_ps7_0_100M_peripheral_aresetn(0),
      s_axi_arready => axi_interconnect_0_M11_AXI_ARREADY,
      s_axi_arvalid => axi_interconnect_0_M11_AXI_ARVALID(0),
      s_axi_awaddr(8 downto 0) => axi_interconnect_0_M11_AXI_AWADDR(8 downto 0),
      s_axi_awready => axi_interconnect_0_M11_AXI_AWREADY,
      s_axi_awvalid => axi_interconnect_0_M11_AXI_AWVALID(0),
      s_axi_bready => axi_interconnect_0_M11_AXI_BREADY(0),
      s_axi_bresp(1 downto 0) => axi_interconnect_0_M11_AXI_BRESP(1 downto 0),
      s_axi_bvalid => axi_interconnect_0_M11_AXI_BVALID,
      s_axi_rdata(31 downto 0) => axi_interconnect_0_M11_AXI_RDATA(31 downto 0),
      s_axi_rready => axi_interconnect_0_M11_AXI_RREADY(0),
      s_axi_rresp(1 downto 0) => axi_interconnect_0_M11_AXI_RRESP(1 downto 0),
      s_axi_rvalid => axi_interconnect_0_M11_AXI_RVALID,
      s_axi_wdata(31 downto 0) => axi_interconnect_0_M11_AXI_WDATA(31 downto 0),
      s_axi_wready => axi_interconnect_0_M11_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => axi_interconnect_0_M11_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => axi_interconnect_0_M11_AXI_WVALID(0)
    );
axi_interconnect_0: entity work.design_1_axi_interconnect_0_0
     port map (
      ACLK => processing_system7_0_FCLK_CLK0,
      ARESETN => rst_ps7_0_100M_interconnect_aresetn(0),
      M00_ACLK => processing_system7_0_FCLK_CLK0,
      M00_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      M00_AXI_araddr(31 downto 0) => axi_interconnect_0_M00_AXI_ARADDR(31 downto 0),
      M00_AXI_arready => axi_interconnect_0_M00_AXI_ARREADY,
      M00_AXI_arvalid => axi_interconnect_0_M00_AXI_ARVALID,
      M00_AXI_awaddr(31 downto 0) => axi_interconnect_0_M00_AXI_AWADDR(31 downto 0),
      M00_AXI_awready => axi_interconnect_0_M00_AXI_AWREADY,
      M00_AXI_awvalid => axi_interconnect_0_M00_AXI_AWVALID,
      M00_AXI_bready => axi_interconnect_0_M00_AXI_BREADY,
      M00_AXI_bresp(1 downto 0) => axi_interconnect_0_M00_AXI_BRESP(1 downto 0),
      M00_AXI_bvalid => axi_interconnect_0_M00_AXI_BVALID,
      M00_AXI_rdata(31 downto 0) => axi_interconnect_0_M00_AXI_RDATA(31 downto 0),
      M00_AXI_rready => axi_interconnect_0_M00_AXI_RREADY,
      M00_AXI_rresp(1 downto 0) => axi_interconnect_0_M00_AXI_RRESP(1 downto 0),
      M00_AXI_rvalid => axi_interconnect_0_M00_AXI_RVALID,
      M00_AXI_wdata(31 downto 0) => axi_interconnect_0_M00_AXI_WDATA(31 downto 0),
      M00_AXI_wready => axi_interconnect_0_M00_AXI_WREADY,
      M00_AXI_wstrb(3 downto 0) => axi_interconnect_0_M00_AXI_WSTRB(3 downto 0),
      M00_AXI_wvalid => axi_interconnect_0_M00_AXI_WVALID,
      M01_ACLK => processing_system7_0_FCLK_CLK0,
      M01_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      M01_AXI_araddr(31 downto 0) => axi_interconnect_0_M01_AXI_ARADDR(31 downto 0),
      M01_AXI_arready => axi_interconnect_0_M01_AXI_ARREADY,
      M01_AXI_arvalid => axi_interconnect_0_M01_AXI_ARVALID,
      M01_AXI_awaddr(31 downto 0) => axi_interconnect_0_M01_AXI_AWADDR(31 downto 0),
      M01_AXI_awready => axi_interconnect_0_M01_AXI_AWREADY,
      M01_AXI_awvalid => axi_interconnect_0_M01_AXI_AWVALID,
      M01_AXI_bready => axi_interconnect_0_M01_AXI_BREADY,
      M01_AXI_bresp(1 downto 0) => axi_interconnect_0_M01_AXI_BRESP(1 downto 0),
      M01_AXI_bvalid => axi_interconnect_0_M01_AXI_BVALID,
      M01_AXI_rdata(31 downto 0) => axi_interconnect_0_M01_AXI_RDATA(31 downto 0),
      M01_AXI_rready => axi_interconnect_0_M01_AXI_RREADY,
      M01_AXI_rresp(1 downto 0) => axi_interconnect_0_M01_AXI_RRESP(1 downto 0),
      M01_AXI_rvalid => axi_interconnect_0_M01_AXI_RVALID,
      M01_AXI_wdata(31 downto 0) => axi_interconnect_0_M01_AXI_WDATA(31 downto 0),
      M01_AXI_wready => axi_interconnect_0_M01_AXI_WREADY,
      M01_AXI_wstrb(3 downto 0) => axi_interconnect_0_M01_AXI_WSTRB(3 downto 0),
      M01_AXI_wvalid => axi_interconnect_0_M01_AXI_WVALID,
      M02_ACLK => processing_system7_0_FCLK_CLK0,
      M02_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      M02_AXI_araddr(31 downto 0) => axi_interconnect_0_M02_AXI_ARADDR(31 downto 0),
      M02_AXI_arready => axi_interconnect_0_M02_AXI_ARREADY,
      M02_AXI_arvalid => axi_interconnect_0_M02_AXI_ARVALID,
      M02_AXI_awaddr(31 downto 0) => axi_interconnect_0_M02_AXI_AWADDR(31 downto 0),
      M02_AXI_awready => axi_interconnect_0_M02_AXI_AWREADY,
      M02_AXI_awvalid => axi_interconnect_0_M02_AXI_AWVALID,
      M02_AXI_bready => axi_interconnect_0_M02_AXI_BREADY,
      M02_AXI_bresp(1 downto 0) => axi_interconnect_0_M02_AXI_BRESP(1 downto 0),
      M02_AXI_bvalid => axi_interconnect_0_M02_AXI_BVALID,
      M02_AXI_rdata(31 downto 0) => axi_interconnect_0_M02_AXI_RDATA(31 downto 0),
      M02_AXI_rready => axi_interconnect_0_M02_AXI_RREADY,
      M02_AXI_rresp(1 downto 0) => axi_interconnect_0_M02_AXI_RRESP(1 downto 0),
      M02_AXI_rvalid => axi_interconnect_0_M02_AXI_RVALID,
      M02_AXI_wdata(31 downto 0) => axi_interconnect_0_M02_AXI_WDATA(31 downto 0),
      M02_AXI_wready => axi_interconnect_0_M02_AXI_WREADY,
      M02_AXI_wstrb(3 downto 0) => axi_interconnect_0_M02_AXI_WSTRB(3 downto 0),
      M02_AXI_wvalid => axi_interconnect_0_M02_AXI_WVALID,
      M03_ACLK => processing_system7_0_FCLK_CLK0,
      M03_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      M03_AXI_araddr(31 downto 0) => axi_interconnect_0_M03_AXI_ARADDR(31 downto 0),
      M03_AXI_arprot(2 downto 0) => axi_interconnect_0_M03_AXI_ARPROT(2 downto 0),
      M03_AXI_arready(0) => axi_interconnect_0_M03_AXI_ARREADY,
      M03_AXI_arvalid(0) => axi_interconnect_0_M03_AXI_ARVALID(0),
      M03_AXI_awaddr(31 downto 0) => axi_interconnect_0_M03_AXI_AWADDR(31 downto 0),
      M03_AXI_awprot(2 downto 0) => axi_interconnect_0_M03_AXI_AWPROT(2 downto 0),
      M03_AXI_awready(0) => axi_interconnect_0_M03_AXI_AWREADY,
      M03_AXI_awvalid(0) => axi_interconnect_0_M03_AXI_AWVALID(0),
      M03_AXI_bready(0) => axi_interconnect_0_M03_AXI_BREADY(0),
      M03_AXI_bresp(1 downto 0) => axi_interconnect_0_M03_AXI_BRESP(1 downto 0),
      M03_AXI_bvalid(0) => axi_interconnect_0_M03_AXI_BVALID,
      M03_AXI_rdata(31 downto 0) => axi_interconnect_0_M03_AXI_RDATA(31 downto 0),
      M03_AXI_rready(0) => axi_interconnect_0_M03_AXI_RREADY(0),
      M03_AXI_rresp(1 downto 0) => axi_interconnect_0_M03_AXI_RRESP(1 downto 0),
      M03_AXI_rvalid(0) => axi_interconnect_0_M03_AXI_RVALID,
      M03_AXI_wdata(31 downto 0) => axi_interconnect_0_M03_AXI_WDATA(31 downto 0),
      M03_AXI_wready(0) => axi_interconnect_0_M03_AXI_WREADY,
      M03_AXI_wstrb(3 downto 0) => axi_interconnect_0_M03_AXI_WSTRB(3 downto 0),
      M03_AXI_wvalid(0) => axi_interconnect_0_M03_AXI_WVALID(0),
      M04_ACLK => processing_system7_0_FCLK_CLK0,
      M04_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      M04_AXI_araddr(31 downto 0) => axi_interconnect_0_M04_AXI_ARADDR(31 downto 0),
      M04_AXI_arprot(2 downto 0) => axi_interconnect_0_M04_AXI_ARPROT(2 downto 0),
      M04_AXI_arready(0) => axi_interconnect_0_M04_AXI_ARREADY,
      M04_AXI_arvalid(0) => axi_interconnect_0_M04_AXI_ARVALID(0),
      M04_AXI_awaddr(31 downto 0) => axi_interconnect_0_M04_AXI_AWADDR(31 downto 0),
      M04_AXI_awprot(2 downto 0) => axi_interconnect_0_M04_AXI_AWPROT(2 downto 0),
      M04_AXI_awready(0) => axi_interconnect_0_M04_AXI_AWREADY,
      M04_AXI_awvalid(0) => axi_interconnect_0_M04_AXI_AWVALID(0),
      M04_AXI_bready(0) => axi_interconnect_0_M04_AXI_BREADY(0),
      M04_AXI_bresp(1 downto 0) => axi_interconnect_0_M04_AXI_BRESP(1 downto 0),
      M04_AXI_bvalid(0) => axi_interconnect_0_M04_AXI_BVALID,
      M04_AXI_rdata(31 downto 0) => axi_interconnect_0_M04_AXI_RDATA(31 downto 0),
      M04_AXI_rready(0) => axi_interconnect_0_M04_AXI_RREADY(0),
      M04_AXI_rresp(1 downto 0) => axi_interconnect_0_M04_AXI_RRESP(1 downto 0),
      M04_AXI_rvalid(0) => axi_interconnect_0_M04_AXI_RVALID,
      M04_AXI_wdata(31 downto 0) => axi_interconnect_0_M04_AXI_WDATA(31 downto 0),
      M04_AXI_wready(0) => axi_interconnect_0_M04_AXI_WREADY,
      M04_AXI_wstrb(3 downto 0) => axi_interconnect_0_M04_AXI_WSTRB(3 downto 0),
      M04_AXI_wvalid(0) => axi_interconnect_0_M04_AXI_WVALID(0),
      M05_ACLK => processing_system7_0_FCLK_CLK0,
      M05_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      M05_AXI_araddr(31 downto 0) => axi_interconnect_0_M05_AXI_ARADDR(31 downto 0),
      M05_AXI_arprot(2 downto 0) => axi_interconnect_0_M05_AXI_ARPROT(2 downto 0),
      M05_AXI_arready(0) => axi_interconnect_0_M05_AXI_ARREADY(0),
      M05_AXI_arvalid(0) => axi_interconnect_0_M05_AXI_ARVALID(0),
      M05_AXI_awaddr(31 downto 0) => axi_interconnect_0_M05_AXI_AWADDR(31 downto 0),
      M05_AXI_awprot(2 downto 0) => axi_interconnect_0_M05_AXI_AWPROT(2 downto 0),
      M05_AXI_awready(0) => axi_interconnect_0_M05_AXI_AWREADY(0),
      M05_AXI_awvalid(0) => axi_interconnect_0_M05_AXI_AWVALID(0),
      M05_AXI_bready(0) => axi_interconnect_0_M05_AXI_BREADY(0),
      M05_AXI_bresp(1 downto 0) => axi_interconnect_0_M05_AXI_BRESP(1 downto 0),
      M05_AXI_bvalid(0) => axi_interconnect_0_M05_AXI_BVALID(0),
      M05_AXI_rdata(31 downto 0) => axi_interconnect_0_M05_AXI_RDATA(31 downto 0),
      M05_AXI_rready(0) => axi_interconnect_0_M05_AXI_RREADY(0),
      M05_AXI_rresp(1 downto 0) => axi_interconnect_0_M05_AXI_RRESP(1 downto 0),
      M05_AXI_rvalid(0) => axi_interconnect_0_M05_AXI_RVALID(0),
      M05_AXI_wdata(31 downto 0) => axi_interconnect_0_M05_AXI_WDATA(31 downto 0),
      M05_AXI_wready(0) => axi_interconnect_0_M05_AXI_WREADY(0),
      M05_AXI_wstrb(3 downto 0) => axi_interconnect_0_M05_AXI_WSTRB(3 downto 0),
      M05_AXI_wvalid(0) => axi_interconnect_0_M05_AXI_WVALID(0),
      M06_ACLK => processing_system7_0_FCLK_CLK0,
      M06_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      M06_AXI_araddr(31 downto 0) => axi_interconnect_0_M06_AXI_ARADDR(31 downto 0),
      M06_AXI_arready => axi_interconnect_0_M06_AXI_ARREADY,
      M06_AXI_arvalid => axi_interconnect_0_M06_AXI_ARVALID,
      M06_AXI_awaddr(31 downto 0) => axi_interconnect_0_M06_AXI_AWADDR(31 downto 0),
      M06_AXI_awready => axi_interconnect_0_M06_AXI_AWREADY,
      M06_AXI_awvalid => axi_interconnect_0_M06_AXI_AWVALID,
      M06_AXI_bready => axi_interconnect_0_M06_AXI_BREADY,
      M06_AXI_bresp(1 downto 0) => axi_interconnect_0_M06_AXI_BRESP(1 downto 0),
      M06_AXI_bvalid => axi_interconnect_0_M06_AXI_BVALID,
      M06_AXI_rdata(31 downto 0) => axi_interconnect_0_M06_AXI_RDATA(31 downto 0),
      M06_AXI_rready => axi_interconnect_0_M06_AXI_RREADY,
      M06_AXI_rresp(1 downto 0) => axi_interconnect_0_M06_AXI_RRESP(1 downto 0),
      M06_AXI_rvalid => axi_interconnect_0_M06_AXI_RVALID,
      M06_AXI_wdata(31 downto 0) => axi_interconnect_0_M06_AXI_WDATA(31 downto 0),
      M06_AXI_wready => axi_interconnect_0_M06_AXI_WREADY,
      M06_AXI_wstrb(3 downto 0) => axi_interconnect_0_M06_AXI_WSTRB(3 downto 0),
      M06_AXI_wvalid => axi_interconnect_0_M06_AXI_WVALID,
      M07_ACLK => processing_system7_0_FCLK_CLK0,
      M07_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      M07_AXI_araddr(31 downto 0) => axi_interconnect_0_M07_AXI_ARADDR(31 downto 0),
      M07_AXI_arprot(2 downto 0) => axi_interconnect_0_M07_AXI_ARPROT(2 downto 0),
      M07_AXI_arready(0) => axi_interconnect_0_M07_AXI_ARREADY(0),
      M07_AXI_arvalid(0) => axi_interconnect_0_M07_AXI_ARVALID(0),
      M07_AXI_awaddr(31 downto 0) => axi_interconnect_0_M07_AXI_AWADDR(31 downto 0),
      M07_AXI_awprot(2 downto 0) => axi_interconnect_0_M07_AXI_AWPROT(2 downto 0),
      M07_AXI_awready(0) => axi_interconnect_0_M07_AXI_AWREADY(0),
      M07_AXI_awvalid(0) => axi_interconnect_0_M07_AXI_AWVALID(0),
      M07_AXI_bready(0) => axi_interconnect_0_M07_AXI_BREADY(0),
      M07_AXI_bresp(1 downto 0) => axi_interconnect_0_M07_AXI_BRESP(1 downto 0),
      M07_AXI_bvalid(0) => axi_interconnect_0_M07_AXI_BVALID(0),
      M07_AXI_rdata(31 downto 0) => axi_interconnect_0_M07_AXI_RDATA(31 downto 0),
      M07_AXI_rready(0) => axi_interconnect_0_M07_AXI_RREADY(0),
      M07_AXI_rresp(1 downto 0) => axi_interconnect_0_M07_AXI_RRESP(1 downto 0),
      M07_AXI_rvalid(0) => axi_interconnect_0_M07_AXI_RVALID(0),
      M07_AXI_wdata(31 downto 0) => axi_interconnect_0_M07_AXI_WDATA(31 downto 0),
      M07_AXI_wready(0) => axi_interconnect_0_M07_AXI_WREADY(0),
      M07_AXI_wstrb(3 downto 0) => axi_interconnect_0_M07_AXI_WSTRB(3 downto 0),
      M07_AXI_wvalid(0) => axi_interconnect_0_M07_AXI_WVALID(0),
      M08_ACLK => processing_system7_0_FCLK_CLK0,
      M08_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      M08_AXI_araddr(31 downto 0) => axi_interconnect_0_M08_AXI_ARADDR(31 downto 0),
      M08_AXI_arprot(2 downto 0) => axi_interconnect_0_M08_AXI_ARPROT(2 downto 0),
      M08_AXI_arready(0) => axi_interconnect_0_M08_AXI_ARREADY(0),
      M08_AXI_arvalid(0) => axi_interconnect_0_M08_AXI_ARVALID(0),
      M08_AXI_awaddr(31 downto 0) => axi_interconnect_0_M08_AXI_AWADDR(31 downto 0),
      M08_AXI_awprot(2 downto 0) => axi_interconnect_0_M08_AXI_AWPROT(2 downto 0),
      M08_AXI_awready(0) => axi_interconnect_0_M08_AXI_AWREADY(0),
      M08_AXI_awvalid(0) => axi_interconnect_0_M08_AXI_AWVALID(0),
      M08_AXI_bready(0) => axi_interconnect_0_M08_AXI_BREADY(0),
      M08_AXI_bresp(1 downto 0) => axi_interconnect_0_M08_AXI_BRESP(1 downto 0),
      M08_AXI_bvalid(0) => axi_interconnect_0_M08_AXI_BVALID(0),
      M08_AXI_rdata(31 downto 0) => axi_interconnect_0_M08_AXI_RDATA(31 downto 0),
      M08_AXI_rready(0) => axi_interconnect_0_M08_AXI_RREADY(0),
      M08_AXI_rresp(1 downto 0) => axi_interconnect_0_M08_AXI_RRESP(1 downto 0),
      M08_AXI_rvalid(0) => axi_interconnect_0_M08_AXI_RVALID(0),
      M08_AXI_wdata(31 downto 0) => axi_interconnect_0_M08_AXI_WDATA(31 downto 0),
      M08_AXI_wready(0) => axi_interconnect_0_M08_AXI_WREADY(0),
      M08_AXI_wstrb(3 downto 0) => axi_interconnect_0_M08_AXI_WSTRB(3 downto 0),
      M08_AXI_wvalid(0) => axi_interconnect_0_M08_AXI_WVALID(0),
      M09_ACLK => processing_system7_0_FCLK_CLK0,
      M09_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      M09_AXI_araddr(31 downto 0) => axi_interconnect_0_M09_AXI_ARADDR(31 downto 0),
      M09_AXI_arprot(2 downto 0) => axi_interconnect_0_M09_AXI_ARPROT(2 downto 0),
      M09_AXI_arready(0) => axi_interconnect_0_M09_AXI_ARREADY(0),
      M09_AXI_arvalid(0) => axi_interconnect_0_M09_AXI_ARVALID(0),
      M09_AXI_awaddr(31 downto 0) => axi_interconnect_0_M09_AXI_AWADDR(31 downto 0),
      M09_AXI_awprot(2 downto 0) => axi_interconnect_0_M09_AXI_AWPROT(2 downto 0),
      M09_AXI_awready(0) => axi_interconnect_0_M09_AXI_AWREADY(0),
      M09_AXI_awvalid(0) => axi_interconnect_0_M09_AXI_AWVALID(0),
      M09_AXI_bready(0) => axi_interconnect_0_M09_AXI_BREADY(0),
      M09_AXI_bresp(1 downto 0) => axi_interconnect_0_M09_AXI_BRESP(1 downto 0),
      M09_AXI_bvalid(0) => axi_interconnect_0_M09_AXI_BVALID(0),
      M09_AXI_rdata(31 downto 0) => axi_interconnect_0_M09_AXI_RDATA(31 downto 0),
      M09_AXI_rready(0) => axi_interconnect_0_M09_AXI_RREADY(0),
      M09_AXI_rresp(1 downto 0) => axi_interconnect_0_M09_AXI_RRESP(1 downto 0),
      M09_AXI_rvalid(0) => axi_interconnect_0_M09_AXI_RVALID(0),
      M09_AXI_wdata(31 downto 0) => axi_interconnect_0_M09_AXI_WDATA(31 downto 0),
      M09_AXI_wready(0) => axi_interconnect_0_M09_AXI_WREADY(0),
      M09_AXI_wstrb(3 downto 0) => axi_interconnect_0_M09_AXI_WSTRB(3 downto 0),
      M09_AXI_wvalid(0) => axi_interconnect_0_M09_AXI_WVALID(0),
      M10_ACLK => processing_system7_0_FCLK_CLK0,
      M10_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      M10_AXI_araddr(31 downto 0) => axi_interconnect_0_M10_AXI_ARADDR(31 downto 0),
      M10_AXI_arprot(2 downto 0) => axi_interconnect_0_M10_AXI_ARPROT(2 downto 0),
      M10_AXI_arready(0) => axi_interconnect_0_M10_AXI_ARREADY,
      M10_AXI_arvalid(0) => axi_interconnect_0_M10_AXI_ARVALID(0),
      M10_AXI_awaddr(31 downto 0) => axi_interconnect_0_M10_AXI_AWADDR(31 downto 0),
      M10_AXI_awprot(2 downto 0) => axi_interconnect_0_M10_AXI_AWPROT(2 downto 0),
      M10_AXI_awready(0) => axi_interconnect_0_M10_AXI_AWREADY,
      M10_AXI_awvalid(0) => axi_interconnect_0_M10_AXI_AWVALID(0),
      M10_AXI_bready(0) => axi_interconnect_0_M10_AXI_BREADY(0),
      M10_AXI_bresp(1 downto 0) => axi_interconnect_0_M10_AXI_BRESP(1 downto 0),
      M10_AXI_bvalid(0) => axi_interconnect_0_M10_AXI_BVALID,
      M10_AXI_rdata(31 downto 0) => axi_interconnect_0_M10_AXI_RDATA(31 downto 0),
      M10_AXI_rready(0) => axi_interconnect_0_M10_AXI_RREADY(0),
      M10_AXI_rresp(1 downto 0) => axi_interconnect_0_M10_AXI_RRESP(1 downto 0),
      M10_AXI_rvalid(0) => axi_interconnect_0_M10_AXI_RVALID,
      M10_AXI_wdata(31 downto 0) => axi_interconnect_0_M10_AXI_WDATA(31 downto 0),
      M10_AXI_wready(0) => axi_interconnect_0_M10_AXI_WREADY,
      M10_AXI_wstrb(3 downto 0) => axi_interconnect_0_M10_AXI_WSTRB(3 downto 0),
      M10_AXI_wvalid(0) => axi_interconnect_0_M10_AXI_WVALID(0),
      M11_ACLK => processing_system7_0_FCLK_CLK0,
      M11_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      M11_AXI_araddr(31 downto 0) => axi_interconnect_0_M11_AXI_ARADDR(31 downto 0),
      M11_AXI_arready(0) => axi_interconnect_0_M11_AXI_ARREADY,
      M11_AXI_arvalid(0) => axi_interconnect_0_M11_AXI_ARVALID(0),
      M11_AXI_awaddr(31 downto 0) => axi_interconnect_0_M11_AXI_AWADDR(31 downto 0),
      M11_AXI_awready(0) => axi_interconnect_0_M11_AXI_AWREADY,
      M11_AXI_awvalid(0) => axi_interconnect_0_M11_AXI_AWVALID(0),
      M11_AXI_bready(0) => axi_interconnect_0_M11_AXI_BREADY(0),
      M11_AXI_bresp(1 downto 0) => axi_interconnect_0_M11_AXI_BRESP(1 downto 0),
      M11_AXI_bvalid(0) => axi_interconnect_0_M11_AXI_BVALID,
      M11_AXI_rdata(31 downto 0) => axi_interconnect_0_M11_AXI_RDATA(31 downto 0),
      M11_AXI_rready(0) => axi_interconnect_0_M11_AXI_RREADY(0),
      M11_AXI_rresp(1 downto 0) => axi_interconnect_0_M11_AXI_RRESP(1 downto 0),
      M11_AXI_rvalid(0) => axi_interconnect_0_M11_AXI_RVALID,
      M11_AXI_wdata(31 downto 0) => axi_interconnect_0_M11_AXI_WDATA(31 downto 0),
      M11_AXI_wready(0) => axi_interconnect_0_M11_AXI_WREADY,
      M11_AXI_wstrb(3 downto 0) => axi_interconnect_0_M11_AXI_WSTRB(3 downto 0),
      M11_AXI_wvalid(0) => axi_interconnect_0_M11_AXI_WVALID(0),
      M12_ACLK => processing_system7_0_FCLK_CLK0,
      M12_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      M12_AXI_araddr(31 downto 0) => axi_interconnect_0_M12_AXI_ARADDR(31 downto 0),
      M12_AXI_arready(0) => axi_interconnect_0_M12_AXI_ARREADY,
      M12_AXI_arvalid(0) => axi_interconnect_0_M12_AXI_ARVALID(0),
      M12_AXI_awaddr(31 downto 0) => axi_interconnect_0_M12_AXI_AWADDR(31 downto 0),
      M12_AXI_awready(0) => axi_interconnect_0_M12_AXI_AWREADY,
      M12_AXI_awvalid(0) => axi_interconnect_0_M12_AXI_AWVALID(0),
      M12_AXI_bready(0) => axi_interconnect_0_M12_AXI_BREADY(0),
      M12_AXI_bresp(1 downto 0) => axi_interconnect_0_M12_AXI_BRESP(1 downto 0),
      M12_AXI_bvalid(0) => axi_interconnect_0_M12_AXI_BVALID,
      M12_AXI_rdata(31 downto 0) => axi_interconnect_0_M12_AXI_RDATA(31 downto 0),
      M12_AXI_rready(0) => axi_interconnect_0_M12_AXI_RREADY(0),
      M12_AXI_rresp(1 downto 0) => axi_interconnect_0_M12_AXI_RRESP(1 downto 0),
      M12_AXI_rvalid(0) => axi_interconnect_0_M12_AXI_RVALID,
      M12_AXI_wdata(31 downto 0) => axi_interconnect_0_M12_AXI_WDATA(31 downto 0),
      M12_AXI_wready(0) => axi_interconnect_0_M12_AXI_WREADY,
      M12_AXI_wstrb(3 downto 0) => axi_interconnect_0_M12_AXI_WSTRB(3 downto 0),
      M12_AXI_wvalid(0) => axi_interconnect_0_M12_AXI_WVALID(0),
      M13_ACLK => processing_system7_0_FCLK_CLK0,
      M13_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      M13_AXI_araddr(31 downto 0) => axi_interconnect_0_M13_AXI_ARADDR(31 downto 0),
      M13_AXI_arprot(2 downto 0) => axi_interconnect_0_M13_AXI_ARPROT(2 downto 0),
      M13_AXI_arready(0) => axi_interconnect_0_M13_AXI_ARREADY(0),
      M13_AXI_arvalid(0) => axi_interconnect_0_M13_AXI_ARVALID(0),
      M13_AXI_awaddr(31 downto 0) => axi_interconnect_0_M13_AXI_AWADDR(31 downto 0),
      M13_AXI_awprot(2 downto 0) => axi_interconnect_0_M13_AXI_AWPROT(2 downto 0),
      M13_AXI_awready(0) => axi_interconnect_0_M13_AXI_AWREADY(0),
      M13_AXI_awvalid(0) => axi_interconnect_0_M13_AXI_AWVALID(0),
      M13_AXI_bready(0) => axi_interconnect_0_M13_AXI_BREADY(0),
      M13_AXI_bresp(1 downto 0) => axi_interconnect_0_M13_AXI_BRESP(1 downto 0),
      M13_AXI_bvalid(0) => axi_interconnect_0_M13_AXI_BVALID(0),
      M13_AXI_rdata(31 downto 0) => axi_interconnect_0_M13_AXI_RDATA(31 downto 0),
      M13_AXI_rready(0) => axi_interconnect_0_M13_AXI_RREADY(0),
      M13_AXI_rresp(1 downto 0) => axi_interconnect_0_M13_AXI_RRESP(1 downto 0),
      M13_AXI_rvalid(0) => axi_interconnect_0_M13_AXI_RVALID(0),
      M13_AXI_wdata(31 downto 0) => axi_interconnect_0_M13_AXI_WDATA(31 downto 0),
      M13_AXI_wready(0) => axi_interconnect_0_M13_AXI_WREADY(0),
      M13_AXI_wstrb(3 downto 0) => axi_interconnect_0_M13_AXI_WSTRB(3 downto 0),
      M13_AXI_wvalid(0) => axi_interconnect_0_M13_AXI_WVALID(0),
      M14_ACLK => processing_system7_0_FCLK_CLK0,
      M14_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      M14_AXI_araddr(31 downto 0) => axi_interconnect_0_M14_AXI_ARADDR(31 downto 0),
      M14_AXI_arprot(2 downto 0) => axi_interconnect_0_M14_AXI_ARPROT(2 downto 0),
      M14_AXI_arready(0) => axi_interconnect_0_M14_AXI_ARREADY(0),
      M14_AXI_arvalid(0) => axi_interconnect_0_M14_AXI_ARVALID(0),
      M14_AXI_awaddr(31 downto 0) => axi_interconnect_0_M14_AXI_AWADDR(31 downto 0),
      M14_AXI_awprot(2 downto 0) => axi_interconnect_0_M14_AXI_AWPROT(2 downto 0),
      M14_AXI_awready(0) => axi_interconnect_0_M14_AXI_AWREADY(0),
      M14_AXI_awvalid(0) => axi_interconnect_0_M14_AXI_AWVALID(0),
      M14_AXI_bready(0) => axi_interconnect_0_M14_AXI_BREADY(0),
      M14_AXI_bresp(1 downto 0) => axi_interconnect_0_M14_AXI_BRESP(1 downto 0),
      M14_AXI_bvalid(0) => axi_interconnect_0_M14_AXI_BVALID(0),
      M14_AXI_rdata(31 downto 0) => axi_interconnect_0_M14_AXI_RDATA(31 downto 0),
      M14_AXI_rready(0) => axi_interconnect_0_M14_AXI_RREADY(0),
      M14_AXI_rresp(1 downto 0) => axi_interconnect_0_M14_AXI_RRESP(1 downto 0),
      M14_AXI_rvalid(0) => axi_interconnect_0_M14_AXI_RVALID(0),
      M14_AXI_wdata(31 downto 0) => axi_interconnect_0_M14_AXI_WDATA(31 downto 0),
      M14_AXI_wready(0) => axi_interconnect_0_M14_AXI_WREADY(0),
      M14_AXI_wstrb(3 downto 0) => axi_interconnect_0_M14_AXI_WSTRB(3 downto 0),
      M14_AXI_wvalid(0) => axi_interconnect_0_M14_AXI_WVALID(0),
      M15_ACLK => processing_system7_0_FCLK_CLK0,
      M15_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      M15_AXI_araddr(31 downto 0) => axi_interconnect_0_M15_AXI_ARADDR(31 downto 0),
      M15_AXI_arprot(2 downto 0) => axi_interconnect_0_M15_AXI_ARPROT(2 downto 0),
      M15_AXI_arready(0) => axi_interconnect_0_M15_AXI_ARREADY(0),
      M15_AXI_arvalid(0) => axi_interconnect_0_M15_AXI_ARVALID(0),
      M15_AXI_awaddr(31 downto 0) => axi_interconnect_0_M15_AXI_AWADDR(31 downto 0),
      M15_AXI_awprot(2 downto 0) => axi_interconnect_0_M15_AXI_AWPROT(2 downto 0),
      M15_AXI_awready(0) => axi_interconnect_0_M15_AXI_AWREADY(0),
      M15_AXI_awvalid(0) => axi_interconnect_0_M15_AXI_AWVALID(0),
      M15_AXI_bready(0) => axi_interconnect_0_M15_AXI_BREADY(0),
      M15_AXI_bresp(1 downto 0) => axi_interconnect_0_M15_AXI_BRESP(1 downto 0),
      M15_AXI_bvalid(0) => axi_interconnect_0_M15_AXI_BVALID(0),
      M15_AXI_rdata(31 downto 0) => axi_interconnect_0_M15_AXI_RDATA(31 downto 0),
      M15_AXI_rready(0) => axi_interconnect_0_M15_AXI_RREADY(0),
      M15_AXI_rresp(1 downto 0) => axi_interconnect_0_M15_AXI_RRESP(1 downto 0),
      M15_AXI_rvalid(0) => axi_interconnect_0_M15_AXI_RVALID(0),
      M15_AXI_wdata(31 downto 0) => axi_interconnect_0_M15_AXI_WDATA(31 downto 0),
      M15_AXI_wready(0) => axi_interconnect_0_M15_AXI_WREADY(0),
      M15_AXI_wstrb(3 downto 0) => axi_interconnect_0_M15_AXI_WSTRB(3 downto 0),
      M15_AXI_wvalid(0) => axi_interconnect_0_M15_AXI_WVALID(0),
      M16_ACLK => processing_system7_0_FCLK_CLK0,
      M16_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      M16_AXI_araddr(31 downto 0) => axi_interconnect_0_M16_AXI_ARADDR(31 downto 0),
      M16_AXI_arprot(2 downto 0) => axi_interconnect_0_M16_AXI_ARPROT(2 downto 0),
      M16_AXI_arready(0) => axi_interconnect_0_M16_AXI_ARREADY(0),
      M16_AXI_arvalid(0) => axi_interconnect_0_M16_AXI_ARVALID(0),
      M16_AXI_awaddr(31 downto 0) => axi_interconnect_0_M16_AXI_AWADDR(31 downto 0),
      M16_AXI_awprot(2 downto 0) => axi_interconnect_0_M16_AXI_AWPROT(2 downto 0),
      M16_AXI_awready(0) => axi_interconnect_0_M16_AXI_AWREADY(0),
      M16_AXI_awvalid(0) => axi_interconnect_0_M16_AXI_AWVALID(0),
      M16_AXI_bready(0) => axi_interconnect_0_M16_AXI_BREADY(0),
      M16_AXI_bresp(1 downto 0) => axi_interconnect_0_M16_AXI_BRESP(1 downto 0),
      M16_AXI_bvalid(0) => axi_interconnect_0_M16_AXI_BVALID(0),
      M16_AXI_rdata(31 downto 0) => axi_interconnect_0_M16_AXI_RDATA(31 downto 0),
      M16_AXI_rready(0) => axi_interconnect_0_M16_AXI_RREADY(0),
      M16_AXI_rresp(1 downto 0) => axi_interconnect_0_M16_AXI_RRESP(1 downto 0),
      M16_AXI_rvalid(0) => axi_interconnect_0_M16_AXI_RVALID(0),
      M16_AXI_wdata(31 downto 0) => axi_interconnect_0_M16_AXI_WDATA(31 downto 0),
      M16_AXI_wready(0) => axi_interconnect_0_M16_AXI_WREADY(0),
      M16_AXI_wstrb(3 downto 0) => axi_interconnect_0_M16_AXI_WSTRB(3 downto 0),
      M16_AXI_wvalid(0) => axi_interconnect_0_M16_AXI_WVALID(0),
      M17_ACLK => processing_system7_0_FCLK_CLK0,
      M17_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      M17_AXI_araddr(31 downto 0) => axi_interconnect_0_M17_AXI_ARADDR(31 downto 0),
      M17_AXI_arprot(2 downto 0) => axi_interconnect_0_M17_AXI_ARPROT(2 downto 0),
      M17_AXI_arready(0) => axi_interconnect_0_M17_AXI_ARREADY(0),
      M17_AXI_arvalid(0) => axi_interconnect_0_M17_AXI_ARVALID(0),
      M17_AXI_awaddr(31 downto 0) => axi_interconnect_0_M17_AXI_AWADDR(31 downto 0),
      M17_AXI_awprot(2 downto 0) => axi_interconnect_0_M17_AXI_AWPROT(2 downto 0),
      M17_AXI_awready(0) => axi_interconnect_0_M17_AXI_AWREADY(0),
      M17_AXI_awvalid(0) => axi_interconnect_0_M17_AXI_AWVALID(0),
      M17_AXI_bready(0) => axi_interconnect_0_M17_AXI_BREADY(0),
      M17_AXI_bresp(1 downto 0) => axi_interconnect_0_M17_AXI_BRESP(1 downto 0),
      M17_AXI_bvalid(0) => axi_interconnect_0_M17_AXI_BVALID(0),
      M17_AXI_rdata(31 downto 0) => axi_interconnect_0_M17_AXI_RDATA(31 downto 0),
      M17_AXI_rready(0) => axi_interconnect_0_M17_AXI_RREADY(0),
      M17_AXI_rresp(1 downto 0) => axi_interconnect_0_M17_AXI_RRESP(1 downto 0),
      M17_AXI_rvalid(0) => axi_interconnect_0_M17_AXI_RVALID(0),
      M17_AXI_wdata(31 downto 0) => axi_interconnect_0_M17_AXI_WDATA(31 downto 0),
      M17_AXI_wready(0) => axi_interconnect_0_M17_AXI_WREADY(0),
      M17_AXI_wstrb(3 downto 0) => axi_interconnect_0_M17_AXI_WSTRB(3 downto 0),
      M17_AXI_wvalid(0) => axi_interconnect_0_M17_AXI_WVALID(0),
      M18_ACLK => processing_system7_0_FCLK_CLK0,
      M18_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      M18_AXI_araddr(31 downto 0) => axi_interconnect_0_M18_AXI_ARADDR(31 downto 0),
      M18_AXI_arprot(2 downto 0) => axi_interconnect_0_M18_AXI_ARPROT(2 downto 0),
      M18_AXI_arready(0) => axi_interconnect_0_M18_AXI_ARREADY(0),
      M18_AXI_arvalid(0) => axi_interconnect_0_M18_AXI_ARVALID(0),
      M18_AXI_awaddr(31 downto 0) => axi_interconnect_0_M18_AXI_AWADDR(31 downto 0),
      M18_AXI_awprot(2 downto 0) => axi_interconnect_0_M18_AXI_AWPROT(2 downto 0),
      M18_AXI_awready(0) => axi_interconnect_0_M18_AXI_AWREADY(0),
      M18_AXI_awvalid(0) => axi_interconnect_0_M18_AXI_AWVALID(0),
      M18_AXI_bready(0) => axi_interconnect_0_M18_AXI_BREADY(0),
      M18_AXI_bresp(1 downto 0) => axi_interconnect_0_M18_AXI_BRESP(1 downto 0),
      M18_AXI_bvalid(0) => axi_interconnect_0_M18_AXI_BVALID(0),
      M18_AXI_rdata(31 downto 0) => axi_interconnect_0_M18_AXI_RDATA(31 downto 0),
      M18_AXI_rready(0) => axi_interconnect_0_M18_AXI_RREADY(0),
      M18_AXI_rresp(1 downto 0) => axi_interconnect_0_M18_AXI_RRESP(1 downto 0),
      M18_AXI_rvalid(0) => axi_interconnect_0_M18_AXI_RVALID(0),
      M18_AXI_wdata(31 downto 0) => axi_interconnect_0_M18_AXI_WDATA(31 downto 0),
      M18_AXI_wready(0) => axi_interconnect_0_M18_AXI_WREADY(0),
      M18_AXI_wstrb(3 downto 0) => axi_interconnect_0_M18_AXI_WSTRB(3 downto 0),
      M18_AXI_wvalid(0) => axi_interconnect_0_M18_AXI_WVALID(0),
      M19_ACLK => processing_system7_0_FCLK_CLK0,
      M19_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      M19_AXI_araddr(31 downto 0) => axi_interconnect_0_M19_AXI_ARADDR(31 downto 0),
      M19_AXI_arprot(2 downto 0) => axi_interconnect_0_M19_AXI_ARPROT(2 downto 0),
      M19_AXI_arready(0) => axi_interconnect_0_M19_AXI_ARREADY(0),
      M19_AXI_arvalid(0) => axi_interconnect_0_M19_AXI_ARVALID(0),
      M19_AXI_awaddr(31 downto 0) => axi_interconnect_0_M19_AXI_AWADDR(31 downto 0),
      M19_AXI_awprot(2 downto 0) => axi_interconnect_0_M19_AXI_AWPROT(2 downto 0),
      M19_AXI_awready(0) => axi_interconnect_0_M19_AXI_AWREADY(0),
      M19_AXI_awvalid(0) => axi_interconnect_0_M19_AXI_AWVALID(0),
      M19_AXI_bready(0) => axi_interconnect_0_M19_AXI_BREADY(0),
      M19_AXI_bresp(1 downto 0) => axi_interconnect_0_M19_AXI_BRESP(1 downto 0),
      M19_AXI_bvalid(0) => axi_interconnect_0_M19_AXI_BVALID(0),
      M19_AXI_rdata(31 downto 0) => axi_interconnect_0_M19_AXI_RDATA(31 downto 0),
      M19_AXI_rready(0) => axi_interconnect_0_M19_AXI_RREADY(0),
      M19_AXI_rresp(1 downto 0) => axi_interconnect_0_M19_AXI_RRESP(1 downto 0),
      M19_AXI_rvalid(0) => axi_interconnect_0_M19_AXI_RVALID(0),
      M19_AXI_wdata(31 downto 0) => axi_interconnect_0_M19_AXI_WDATA(31 downto 0),
      M19_AXI_wready(0) => axi_interconnect_0_M19_AXI_WREADY(0),
      M19_AXI_wstrb(3 downto 0) => axi_interconnect_0_M19_AXI_WSTRB(3 downto 0),
      M19_AXI_wvalid(0) => axi_interconnect_0_M19_AXI_WVALID(0),
      M20_ACLK => processing_system7_0_FCLK_CLK0,
      M20_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      M20_AXI_araddr(31 downto 0) => axi_interconnect_0_M20_AXI_ARADDR(31 downto 0),
      M20_AXI_arprot(2 downto 0) => axi_interconnect_0_M20_AXI_ARPROT(2 downto 0),
      M20_AXI_arready(0) => axi_interconnect_0_M20_AXI_ARREADY(0),
      M20_AXI_arvalid(0) => axi_interconnect_0_M20_AXI_ARVALID(0),
      M20_AXI_awaddr(31 downto 0) => axi_interconnect_0_M20_AXI_AWADDR(31 downto 0),
      M20_AXI_awprot(2 downto 0) => axi_interconnect_0_M20_AXI_AWPROT(2 downto 0),
      M20_AXI_awready(0) => axi_interconnect_0_M20_AXI_AWREADY(0),
      M20_AXI_awvalid(0) => axi_interconnect_0_M20_AXI_AWVALID(0),
      M20_AXI_bready(0) => axi_interconnect_0_M20_AXI_BREADY(0),
      M20_AXI_bresp(1 downto 0) => axi_interconnect_0_M20_AXI_BRESP(1 downto 0),
      M20_AXI_bvalid(0) => axi_interconnect_0_M20_AXI_BVALID(0),
      M20_AXI_rdata(31 downto 0) => axi_interconnect_0_M20_AXI_RDATA(31 downto 0),
      M20_AXI_rready(0) => axi_interconnect_0_M20_AXI_RREADY(0),
      M20_AXI_rresp(1 downto 0) => axi_interconnect_0_M20_AXI_RRESP(1 downto 0),
      M20_AXI_rvalid(0) => axi_interconnect_0_M20_AXI_RVALID(0),
      M20_AXI_wdata(31 downto 0) => axi_interconnect_0_M20_AXI_WDATA(31 downto 0),
      M20_AXI_wready(0) => axi_interconnect_0_M20_AXI_WREADY(0),
      M20_AXI_wstrb(3 downto 0) => axi_interconnect_0_M20_AXI_WSTRB(3 downto 0),
      M20_AXI_wvalid(0) => axi_interconnect_0_M20_AXI_WVALID(0),
      M21_ACLK => processing_system7_0_FCLK_CLK0,
      M21_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      M21_AXI_araddr(31 downto 0) => axi_interconnect_0_M21_AXI_ARADDR(31 downto 0),
      M21_AXI_arprot(2 downto 0) => axi_interconnect_0_M21_AXI_ARPROT(2 downto 0),
      M21_AXI_arready(0) => axi_interconnect_0_M21_AXI_ARREADY,
      M21_AXI_arvalid(0) => axi_interconnect_0_M21_AXI_ARVALID(0),
      M21_AXI_awaddr(31 downto 0) => axi_interconnect_0_M21_AXI_AWADDR(31 downto 0),
      M21_AXI_awprot(2 downto 0) => axi_interconnect_0_M21_AXI_AWPROT(2 downto 0),
      M21_AXI_awready(0) => axi_interconnect_0_M21_AXI_AWREADY,
      M21_AXI_awvalid(0) => axi_interconnect_0_M21_AXI_AWVALID(0),
      M21_AXI_bready(0) => axi_interconnect_0_M21_AXI_BREADY(0),
      M21_AXI_bresp(1 downto 0) => axi_interconnect_0_M21_AXI_BRESP(1 downto 0),
      M21_AXI_bvalid(0) => axi_interconnect_0_M21_AXI_BVALID,
      M21_AXI_rdata(31 downto 0) => axi_interconnect_0_M21_AXI_RDATA(31 downto 0),
      M21_AXI_rready(0) => axi_interconnect_0_M21_AXI_RREADY(0),
      M21_AXI_rresp(1 downto 0) => axi_interconnect_0_M21_AXI_RRESP(1 downto 0),
      M21_AXI_rvalid(0) => axi_interconnect_0_M21_AXI_RVALID,
      M21_AXI_wdata(31 downto 0) => axi_interconnect_0_M21_AXI_WDATA(31 downto 0),
      M21_AXI_wready(0) => axi_interconnect_0_M21_AXI_WREADY,
      M21_AXI_wstrb(3 downto 0) => axi_interconnect_0_M21_AXI_WSTRB(3 downto 0),
      M21_AXI_wvalid(0) => axi_interconnect_0_M21_AXI_WVALID(0),
      M22_ACLK => processing_system7_0_FCLK_CLK0,
      M22_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      M22_AXI_araddr(31 downto 0) => axi_interconnect_0_M22_AXI_ARADDR(31 downto 0),
      M22_AXI_arprot(2 downto 0) => axi_interconnect_0_M22_AXI_ARPROT(2 downto 0),
      M22_AXI_arready(0) => axi_interconnect_0_M22_AXI_ARREADY(0),
      M22_AXI_arvalid(0) => axi_interconnect_0_M22_AXI_ARVALID(0),
      M22_AXI_awaddr(31 downto 0) => axi_interconnect_0_M22_AXI_AWADDR(31 downto 0),
      M22_AXI_awprot(2 downto 0) => axi_interconnect_0_M22_AXI_AWPROT(2 downto 0),
      M22_AXI_awready(0) => axi_interconnect_0_M22_AXI_AWREADY(0),
      M22_AXI_awvalid(0) => axi_interconnect_0_M22_AXI_AWVALID(0),
      M22_AXI_bready(0) => axi_interconnect_0_M22_AXI_BREADY(0),
      M22_AXI_bresp(1 downto 0) => axi_interconnect_0_M22_AXI_BRESP(1 downto 0),
      M22_AXI_bvalid(0) => axi_interconnect_0_M22_AXI_BVALID(0),
      M22_AXI_rdata(31 downto 0) => axi_interconnect_0_M22_AXI_RDATA(31 downto 0),
      M22_AXI_rready(0) => axi_interconnect_0_M22_AXI_RREADY(0),
      M22_AXI_rresp(1 downto 0) => axi_interconnect_0_M22_AXI_RRESP(1 downto 0),
      M22_AXI_rvalid(0) => axi_interconnect_0_M22_AXI_RVALID(0),
      M22_AXI_wdata(31 downto 0) => axi_interconnect_0_M22_AXI_WDATA(31 downto 0),
      M22_AXI_wready(0) => axi_interconnect_0_M22_AXI_WREADY(0),
      M22_AXI_wstrb(3 downto 0) => axi_interconnect_0_M22_AXI_WSTRB(3 downto 0),
      M22_AXI_wvalid(0) => axi_interconnect_0_M22_AXI_WVALID(0),
      M23_ACLK => processing_system7_0_FCLK_CLK0,
      M23_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      M23_AXI_araddr(31 downto 0) => axi_interconnect_0_M23_AXI_ARADDR(31 downto 0),
      M23_AXI_arprot(2 downto 0) => axi_interconnect_0_M23_AXI_ARPROT(2 downto 0),
      M23_AXI_arready(0) => axi_interconnect_0_M23_AXI_ARREADY(0),
      M23_AXI_arvalid(0) => axi_interconnect_0_M23_AXI_ARVALID(0),
      M23_AXI_awaddr(31 downto 0) => axi_interconnect_0_M23_AXI_AWADDR(31 downto 0),
      M23_AXI_awprot(2 downto 0) => axi_interconnect_0_M23_AXI_AWPROT(2 downto 0),
      M23_AXI_awready(0) => axi_interconnect_0_M23_AXI_AWREADY(0),
      M23_AXI_awvalid(0) => axi_interconnect_0_M23_AXI_AWVALID(0),
      M23_AXI_bready(0) => axi_interconnect_0_M23_AXI_BREADY(0),
      M23_AXI_bresp(1 downto 0) => axi_interconnect_0_M23_AXI_BRESP(1 downto 0),
      M23_AXI_bvalid(0) => axi_interconnect_0_M23_AXI_BVALID(0),
      M23_AXI_rdata(31 downto 0) => axi_interconnect_0_M23_AXI_RDATA(31 downto 0),
      M23_AXI_rready(0) => axi_interconnect_0_M23_AXI_RREADY(0),
      M23_AXI_rresp(1 downto 0) => axi_interconnect_0_M23_AXI_RRESP(1 downto 0),
      M23_AXI_rvalid(0) => axi_interconnect_0_M23_AXI_RVALID(0),
      M23_AXI_wdata(31 downto 0) => axi_interconnect_0_M23_AXI_WDATA(31 downto 0),
      M23_AXI_wready(0) => axi_interconnect_0_M23_AXI_WREADY(0),
      M23_AXI_wstrb(3 downto 0) => axi_interconnect_0_M23_AXI_WSTRB(3 downto 0),
      M23_AXI_wvalid(0) => axi_interconnect_0_M23_AXI_WVALID(0),
      M24_ACLK => processing_system7_0_FCLK_CLK0,
      M24_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      M24_AXI_araddr(31 downto 0) => axi_interconnect_0_M24_AXI_ARADDR(31 downto 0),
      M24_AXI_arprot(2 downto 0) => axi_interconnect_0_M24_AXI_ARPROT(2 downto 0),
      M24_AXI_arready(0) => axi_interconnect_0_M24_AXI_ARREADY(0),
      M24_AXI_arvalid(0) => axi_interconnect_0_M24_AXI_ARVALID(0),
      M24_AXI_awaddr(31 downto 0) => axi_interconnect_0_M24_AXI_AWADDR(31 downto 0),
      M24_AXI_awprot(2 downto 0) => axi_interconnect_0_M24_AXI_AWPROT(2 downto 0),
      M24_AXI_awready(0) => axi_interconnect_0_M24_AXI_AWREADY(0),
      M24_AXI_awvalid(0) => axi_interconnect_0_M24_AXI_AWVALID(0),
      M24_AXI_bready(0) => axi_interconnect_0_M24_AXI_BREADY(0),
      M24_AXI_bresp(1 downto 0) => axi_interconnect_0_M24_AXI_BRESP(1 downto 0),
      M24_AXI_bvalid(0) => axi_interconnect_0_M24_AXI_BVALID(0),
      M24_AXI_rdata(31 downto 0) => axi_interconnect_0_M24_AXI_RDATA(31 downto 0),
      M24_AXI_rready(0) => axi_interconnect_0_M24_AXI_RREADY(0),
      M24_AXI_rresp(1 downto 0) => axi_interconnect_0_M24_AXI_RRESP(1 downto 0),
      M24_AXI_rvalid(0) => axi_interconnect_0_M24_AXI_RVALID(0),
      M24_AXI_wdata(31 downto 0) => axi_interconnect_0_M24_AXI_WDATA(31 downto 0),
      M24_AXI_wready(0) => axi_interconnect_0_M24_AXI_WREADY(0),
      M24_AXI_wstrb(3 downto 0) => axi_interconnect_0_M24_AXI_WSTRB(3 downto 0),
      M24_AXI_wvalid(0) => axi_interconnect_0_M24_AXI_WVALID(0),
      M25_ACLK => processing_system7_0_FCLK_CLK0,
      M25_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      M25_AXI_araddr(31 downto 0) => axi_interconnect_0_M25_AXI_ARADDR(31 downto 0),
      M25_AXI_arprot(2 downto 0) => axi_interconnect_0_M25_AXI_ARPROT(2 downto 0),
      M25_AXI_arready(0) => axi_interconnect_0_M25_AXI_ARREADY(0),
      M25_AXI_arvalid(0) => axi_interconnect_0_M25_AXI_ARVALID(0),
      M25_AXI_awaddr(31 downto 0) => axi_interconnect_0_M25_AXI_AWADDR(31 downto 0),
      M25_AXI_awprot(2 downto 0) => axi_interconnect_0_M25_AXI_AWPROT(2 downto 0),
      M25_AXI_awready(0) => axi_interconnect_0_M25_AXI_AWREADY(0),
      M25_AXI_awvalid(0) => axi_interconnect_0_M25_AXI_AWVALID(0),
      M25_AXI_bready(0) => axi_interconnect_0_M25_AXI_BREADY(0),
      M25_AXI_bresp(1 downto 0) => axi_interconnect_0_M25_AXI_BRESP(1 downto 0),
      M25_AXI_bvalid(0) => axi_interconnect_0_M25_AXI_BVALID(0),
      M25_AXI_rdata(31 downto 0) => axi_interconnect_0_M25_AXI_RDATA(31 downto 0),
      M25_AXI_rready(0) => axi_interconnect_0_M25_AXI_RREADY(0),
      M25_AXI_rresp(1 downto 0) => axi_interconnect_0_M25_AXI_RRESP(1 downto 0),
      M25_AXI_rvalid(0) => axi_interconnect_0_M25_AXI_RVALID(0),
      M25_AXI_wdata(31 downto 0) => axi_interconnect_0_M25_AXI_WDATA(31 downto 0),
      M25_AXI_wready(0) => axi_interconnect_0_M25_AXI_WREADY(0),
      M25_AXI_wstrb(3 downto 0) => axi_interconnect_0_M25_AXI_WSTRB(3 downto 0),
      M25_AXI_wvalid(0) => axi_interconnect_0_M25_AXI_WVALID(0),
      M26_ACLK => processing_system7_0_FCLK_CLK0,
      M26_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      M26_AXI_araddr(31 downto 0) => axi_interconnect_0_M26_AXI_ARADDR(31 downto 0),
      M26_AXI_arprot(2 downto 0) => axi_interconnect_0_M26_AXI_ARPROT(2 downto 0),
      M26_AXI_arready(0) => axi_interconnect_0_M26_AXI_ARREADY(0),
      M26_AXI_arvalid(0) => axi_interconnect_0_M26_AXI_ARVALID(0),
      M26_AXI_awaddr(31 downto 0) => axi_interconnect_0_M26_AXI_AWADDR(31 downto 0),
      M26_AXI_awprot(2 downto 0) => axi_interconnect_0_M26_AXI_AWPROT(2 downto 0),
      M26_AXI_awready(0) => axi_interconnect_0_M26_AXI_AWREADY(0),
      M26_AXI_awvalid(0) => axi_interconnect_0_M26_AXI_AWVALID(0),
      M26_AXI_bready(0) => axi_interconnect_0_M26_AXI_BREADY(0),
      M26_AXI_bresp(1 downto 0) => axi_interconnect_0_M26_AXI_BRESP(1 downto 0),
      M26_AXI_bvalid(0) => axi_interconnect_0_M26_AXI_BVALID(0),
      M26_AXI_rdata(31 downto 0) => axi_interconnect_0_M26_AXI_RDATA(31 downto 0),
      M26_AXI_rready(0) => axi_interconnect_0_M26_AXI_RREADY(0),
      M26_AXI_rresp(1 downto 0) => axi_interconnect_0_M26_AXI_RRESP(1 downto 0),
      M26_AXI_rvalid(0) => axi_interconnect_0_M26_AXI_RVALID(0),
      M26_AXI_wdata(31 downto 0) => axi_interconnect_0_M26_AXI_WDATA(31 downto 0),
      M26_AXI_wready(0) => axi_interconnect_0_M26_AXI_WREADY(0),
      M26_AXI_wstrb(3 downto 0) => axi_interconnect_0_M26_AXI_WSTRB(3 downto 0),
      M26_AXI_wvalid(0) => axi_interconnect_0_M26_AXI_WVALID(0),
      M27_ACLK => processing_system7_0_FCLK_CLK0,
      M27_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      M27_AXI_araddr(31 downto 0) => axi_interconnect_0_M27_AXI_ARADDR(31 downto 0),
      M27_AXI_arprot(2 downto 0) => axi_interconnect_0_M27_AXI_ARPROT(2 downto 0),
      M27_AXI_arready(0) => axi_interconnect_0_M27_AXI_ARREADY(0),
      M27_AXI_arvalid(0) => axi_interconnect_0_M27_AXI_ARVALID(0),
      M27_AXI_awaddr(31 downto 0) => axi_interconnect_0_M27_AXI_AWADDR(31 downto 0),
      M27_AXI_awprot(2 downto 0) => axi_interconnect_0_M27_AXI_AWPROT(2 downto 0),
      M27_AXI_awready(0) => axi_interconnect_0_M27_AXI_AWREADY(0),
      M27_AXI_awvalid(0) => axi_interconnect_0_M27_AXI_AWVALID(0),
      M27_AXI_bready(0) => axi_interconnect_0_M27_AXI_BREADY(0),
      M27_AXI_bresp(1 downto 0) => axi_interconnect_0_M27_AXI_BRESP(1 downto 0),
      M27_AXI_bvalid(0) => axi_interconnect_0_M27_AXI_BVALID(0),
      M27_AXI_rdata(31 downto 0) => axi_interconnect_0_M27_AXI_RDATA(31 downto 0),
      M27_AXI_rready(0) => axi_interconnect_0_M27_AXI_RREADY(0),
      M27_AXI_rresp(1 downto 0) => axi_interconnect_0_M27_AXI_RRESP(1 downto 0),
      M27_AXI_rvalid(0) => axi_interconnect_0_M27_AXI_RVALID(0),
      M27_AXI_wdata(31 downto 0) => axi_interconnect_0_M27_AXI_WDATA(31 downto 0),
      M27_AXI_wready(0) => axi_interconnect_0_M27_AXI_WREADY(0),
      M27_AXI_wstrb(3 downto 0) => axi_interconnect_0_M27_AXI_WSTRB(3 downto 0),
      M27_AXI_wvalid(0) => axi_interconnect_0_M27_AXI_WVALID(0),
      M28_ACLK => processing_system7_0_FCLK_CLK0,
      M28_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      M28_AXI_araddr(31 downto 0) => axi_interconnect_0_M28_AXI_ARADDR(31 downto 0),
      M28_AXI_arready(0) => axi_interconnect_0_M28_AXI_ARREADY(0),
      M28_AXI_arvalid(0) => axi_interconnect_0_M28_AXI_ARVALID(0),
      M28_AXI_awaddr(31 downto 0) => axi_interconnect_0_M28_AXI_AWADDR(31 downto 0),
      M28_AXI_awready(0) => axi_interconnect_0_M28_AXI_AWREADY(0),
      M28_AXI_awvalid(0) => axi_interconnect_0_M28_AXI_AWVALID(0),
      M28_AXI_bready(0) => axi_interconnect_0_M28_AXI_BREADY(0),
      M28_AXI_bresp(1 downto 0) => axi_interconnect_0_M28_AXI_BRESP(1 downto 0),
      M28_AXI_bvalid(0) => axi_interconnect_0_M28_AXI_BVALID(0),
      M28_AXI_rdata(31 downto 0) => axi_interconnect_0_M28_AXI_RDATA(31 downto 0),
      M28_AXI_rready(0) => axi_interconnect_0_M28_AXI_RREADY(0),
      M28_AXI_rresp(1 downto 0) => axi_interconnect_0_M28_AXI_RRESP(1 downto 0),
      M28_AXI_rvalid(0) => axi_interconnect_0_M28_AXI_RVALID(0),
      M28_AXI_wdata(31 downto 0) => axi_interconnect_0_M28_AXI_WDATA(31 downto 0),
      M28_AXI_wready(0) => axi_interconnect_0_M28_AXI_WREADY(0),
      M28_AXI_wstrb(3 downto 0) => axi_interconnect_0_M28_AXI_WSTRB(3 downto 0),
      M28_AXI_wvalid(0) => axi_interconnect_0_M28_AXI_WVALID(0),
      M29_ACLK => processing_system7_0_FCLK_CLK0,
      M29_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      M29_AXI_araddr(31 downto 0) => axi_interconnect_0_M29_AXI_ARADDR(31 downto 0),
      M29_AXI_arready(0) => axi_interconnect_0_M29_AXI_ARREADY(0),
      M29_AXI_arvalid(0) => axi_interconnect_0_M29_AXI_ARVALID(0),
      M29_AXI_awaddr(31 downto 0) => axi_interconnect_0_M29_AXI_AWADDR(31 downto 0),
      M29_AXI_awready(0) => axi_interconnect_0_M29_AXI_AWREADY(0),
      M29_AXI_awvalid(0) => axi_interconnect_0_M29_AXI_AWVALID(0),
      M29_AXI_bready(0) => axi_interconnect_0_M29_AXI_BREADY(0),
      M29_AXI_bresp(1 downto 0) => axi_interconnect_0_M29_AXI_BRESP(1 downto 0),
      M29_AXI_bvalid(0) => axi_interconnect_0_M29_AXI_BVALID(0),
      M29_AXI_rdata(31 downto 0) => axi_interconnect_0_M29_AXI_RDATA(31 downto 0),
      M29_AXI_rready(0) => axi_interconnect_0_M29_AXI_RREADY(0),
      M29_AXI_rresp(1 downto 0) => axi_interconnect_0_M29_AXI_RRESP(1 downto 0),
      M29_AXI_rvalid(0) => axi_interconnect_0_M29_AXI_RVALID(0),
      M29_AXI_wdata(31 downto 0) => axi_interconnect_0_M29_AXI_WDATA(31 downto 0),
      M29_AXI_wready(0) => axi_interconnect_0_M29_AXI_WREADY(0),
      M29_AXI_wstrb(3 downto 0) => axi_interconnect_0_M29_AXI_WSTRB(3 downto 0),
      M29_AXI_wvalid(0) => axi_interconnect_0_M29_AXI_WVALID(0),
      M30_ACLK => processing_system7_0_FCLK_CLK0,
      M30_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      M30_AXI_araddr(31 downto 0) => axi_interconnect_0_M30_AXI_ARADDR(31 downto 0),
      M30_AXI_arprot(2 downto 0) => axi_interconnect_0_M30_AXI_ARPROT(2 downto 0),
      M30_AXI_arready(0) => axi_interconnect_0_M30_AXI_ARREADY(0),
      M30_AXI_arvalid(0) => axi_interconnect_0_M30_AXI_ARVALID(0),
      M30_AXI_awaddr(31 downto 0) => axi_interconnect_0_M30_AXI_AWADDR(31 downto 0),
      M30_AXI_awprot(2 downto 0) => axi_interconnect_0_M30_AXI_AWPROT(2 downto 0),
      M30_AXI_awready(0) => axi_interconnect_0_M30_AXI_AWREADY(0),
      M30_AXI_awvalid(0) => axi_interconnect_0_M30_AXI_AWVALID(0),
      M30_AXI_bready(0) => axi_interconnect_0_M30_AXI_BREADY(0),
      M30_AXI_bresp(1 downto 0) => axi_interconnect_0_M30_AXI_BRESP(1 downto 0),
      M30_AXI_bvalid(0) => axi_interconnect_0_M30_AXI_BVALID(0),
      M30_AXI_rdata(31 downto 0) => axi_interconnect_0_M30_AXI_RDATA(31 downto 0),
      M30_AXI_rready(0) => axi_interconnect_0_M30_AXI_RREADY(0),
      M30_AXI_rresp(1 downto 0) => axi_interconnect_0_M30_AXI_RRESP(1 downto 0),
      M30_AXI_rvalid(0) => axi_interconnect_0_M30_AXI_RVALID(0),
      M30_AXI_wdata(31 downto 0) => axi_interconnect_0_M30_AXI_WDATA(31 downto 0),
      M30_AXI_wready(0) => axi_interconnect_0_M30_AXI_WREADY(0),
      M30_AXI_wstrb(3 downto 0) => axi_interconnect_0_M30_AXI_WSTRB(3 downto 0),
      M30_AXI_wvalid(0) => axi_interconnect_0_M30_AXI_WVALID(0),
      M31_ACLK => processing_system7_0_FCLK_CLK0,
      M31_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      M31_AXI_araddr(31 downto 0) => axi_interconnect_0_M31_AXI_ARADDR(31 downto 0),
      M31_AXI_arprot(2 downto 0) => axi_interconnect_0_M31_AXI_ARPROT(2 downto 0),
      M31_AXI_arready(0) => axi_interconnect_0_M31_AXI_ARREADY(0),
      M31_AXI_arvalid(0) => axi_interconnect_0_M31_AXI_ARVALID(0),
      M31_AXI_awaddr(31 downto 0) => axi_interconnect_0_M31_AXI_AWADDR(31 downto 0),
      M31_AXI_awprot(2 downto 0) => axi_interconnect_0_M31_AXI_AWPROT(2 downto 0),
      M31_AXI_awready(0) => axi_interconnect_0_M31_AXI_AWREADY(0),
      M31_AXI_awvalid(0) => axi_interconnect_0_M31_AXI_AWVALID(0),
      M31_AXI_bready(0) => axi_interconnect_0_M31_AXI_BREADY(0),
      M31_AXI_bresp(1 downto 0) => axi_interconnect_0_M31_AXI_BRESP(1 downto 0),
      M31_AXI_bvalid(0) => axi_interconnect_0_M31_AXI_BVALID(0),
      M31_AXI_rdata(31 downto 0) => axi_interconnect_0_M31_AXI_RDATA(31 downto 0),
      M31_AXI_rready(0) => axi_interconnect_0_M31_AXI_RREADY(0),
      M31_AXI_rresp(1 downto 0) => axi_interconnect_0_M31_AXI_RRESP(1 downto 0),
      M31_AXI_rvalid(0) => axi_interconnect_0_M31_AXI_RVALID(0),
      M31_AXI_wdata(31 downto 0) => axi_interconnect_0_M31_AXI_WDATA(31 downto 0),
      M31_AXI_wready(0) => axi_interconnect_0_M31_AXI_WREADY(0),
      M31_AXI_wstrb(3 downto 0) => axi_interconnect_0_M31_AXI_WSTRB(3 downto 0),
      M31_AXI_wvalid(0) => axi_interconnect_0_M31_AXI_WVALID(0),
      M32_ACLK => processing_system7_0_FCLK_CLK0,
      M32_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      M32_AXI_araddr(31 downto 0) => axi_interconnect_0_M32_AXI_ARADDR(31 downto 0),
      M32_AXI_arprot(2 downto 0) => axi_interconnect_0_M32_AXI_ARPROT(2 downto 0),
      M32_AXI_arready => axi_interconnect_0_M32_AXI_ARREADY,
      M32_AXI_arvalid => axi_interconnect_0_M32_AXI_ARVALID,
      M32_AXI_awaddr(31 downto 0) => axi_interconnect_0_M32_AXI_AWADDR(31 downto 0),
      M32_AXI_awprot(2 downto 0) => axi_interconnect_0_M32_AXI_AWPROT(2 downto 0),
      M32_AXI_awready => axi_interconnect_0_M32_AXI_AWREADY,
      M32_AXI_awvalid => axi_interconnect_0_M32_AXI_AWVALID,
      M32_AXI_bready => axi_interconnect_0_M32_AXI_BREADY,
      M32_AXI_bresp(1 downto 0) => axi_interconnect_0_M32_AXI_BRESP(1 downto 0),
      M32_AXI_bvalid => axi_interconnect_0_M32_AXI_BVALID,
      M32_AXI_rdata(31 downto 0) => axi_interconnect_0_M32_AXI_RDATA(31 downto 0),
      M32_AXI_rready => axi_interconnect_0_M32_AXI_RREADY,
      M32_AXI_rresp(1 downto 0) => axi_interconnect_0_M32_AXI_RRESP(1 downto 0),
      M32_AXI_rvalid => axi_interconnect_0_M32_AXI_RVALID,
      M32_AXI_wdata(31 downto 0) => axi_interconnect_0_M32_AXI_WDATA(31 downto 0),
      M32_AXI_wready => axi_interconnect_0_M32_AXI_WREADY,
      M32_AXI_wstrb(3 downto 0) => axi_interconnect_0_M32_AXI_WSTRB(3 downto 0),
      M32_AXI_wvalid => axi_interconnect_0_M32_AXI_WVALID,
      M33_ACLK => processing_system7_0_FCLK_CLK0,
      M33_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      M33_AXI_araddr(31 downto 0) => axi_interconnect_0_M33_AXI_ARADDR(31 downto 0),
      M33_AXI_arready => axi_interconnect_0_M33_AXI_ARREADY,
      M33_AXI_arvalid => axi_interconnect_0_M33_AXI_ARVALID,
      M33_AXI_awaddr(31 downto 0) => axi_interconnect_0_M33_AXI_AWADDR(31 downto 0),
      M33_AXI_awready => axi_interconnect_0_M33_AXI_AWREADY,
      M33_AXI_awvalid => axi_interconnect_0_M33_AXI_AWVALID,
      M33_AXI_bready => axi_interconnect_0_M33_AXI_BREADY,
      M33_AXI_bresp(1 downto 0) => axi_interconnect_0_M33_AXI_BRESP(1 downto 0),
      M33_AXI_bvalid => axi_interconnect_0_M33_AXI_BVALID,
      M33_AXI_rdata(31 downto 0) => axi_interconnect_0_M33_AXI_RDATA(31 downto 0),
      M33_AXI_rready => axi_interconnect_0_M33_AXI_RREADY,
      M33_AXI_rresp(1 downto 0) => axi_interconnect_0_M33_AXI_RRESP(1 downto 0),
      M33_AXI_rvalid => axi_interconnect_0_M33_AXI_RVALID,
      M33_AXI_wdata(31 downto 0) => axi_interconnect_0_M33_AXI_WDATA(31 downto 0),
      M33_AXI_wready => axi_interconnect_0_M33_AXI_WREADY,
      M33_AXI_wstrb(3 downto 0) => axi_interconnect_0_M33_AXI_WSTRB(3 downto 0),
      M33_AXI_wvalid => axi_interconnect_0_M33_AXI_WVALID,
      M34_ACLK => processing_system7_0_FCLK_CLK0,
      M34_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      M34_AXI_araddr(31 downto 0) => axi_interconnect_0_M34_AXI_ARADDR(31 downto 0),
      M34_AXI_arprot(2 downto 0) => axi_interconnect_0_M34_AXI_ARPROT(2 downto 0),
      M34_AXI_arready => axi_interconnect_0_M34_AXI_ARREADY,
      M34_AXI_arvalid => axi_interconnect_0_M34_AXI_ARVALID,
      M34_AXI_awaddr(31 downto 0) => axi_interconnect_0_M34_AXI_AWADDR(31 downto 0),
      M34_AXI_awprot(2 downto 0) => axi_interconnect_0_M34_AXI_AWPROT(2 downto 0),
      M34_AXI_awready => axi_interconnect_0_M34_AXI_AWREADY,
      M34_AXI_awvalid => axi_interconnect_0_M34_AXI_AWVALID,
      M34_AXI_bready => axi_interconnect_0_M34_AXI_BREADY,
      M34_AXI_bresp(1 downto 0) => axi_interconnect_0_M34_AXI_BRESP(1 downto 0),
      M34_AXI_bvalid => axi_interconnect_0_M34_AXI_BVALID,
      M34_AXI_rdata(31 downto 0) => axi_interconnect_0_M34_AXI_RDATA(31 downto 0),
      M34_AXI_rready => axi_interconnect_0_M34_AXI_RREADY,
      M34_AXI_rresp(1 downto 0) => axi_interconnect_0_M34_AXI_RRESP(1 downto 0),
      M34_AXI_rvalid => axi_interconnect_0_M34_AXI_RVALID,
      M34_AXI_wdata(31 downto 0) => axi_interconnect_0_M34_AXI_WDATA(31 downto 0),
      M34_AXI_wready => axi_interconnect_0_M34_AXI_WREADY,
      M34_AXI_wstrb(3 downto 0) => axi_interconnect_0_M34_AXI_WSTRB(3 downto 0),
      M34_AXI_wvalid => axi_interconnect_0_M34_AXI_WVALID,
      M35_ACLK => processing_system7_0_FCLK_CLK0,
      M35_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      M35_AXI_araddr(31 downto 0) => axi_interconnect_0_M35_AXI_ARADDR(31 downto 0),
      M35_AXI_arprot(2 downto 0) => axi_interconnect_0_M35_AXI_ARPROT(2 downto 0),
      M35_AXI_arready => axi_interconnect_0_M35_AXI_ARREADY,
      M35_AXI_arvalid => axi_interconnect_0_M35_AXI_ARVALID,
      M35_AXI_awaddr(31 downto 0) => axi_interconnect_0_M35_AXI_AWADDR(31 downto 0),
      M35_AXI_awprot(2 downto 0) => axi_interconnect_0_M35_AXI_AWPROT(2 downto 0),
      M35_AXI_awready => axi_interconnect_0_M35_AXI_AWREADY,
      M35_AXI_awvalid => axi_interconnect_0_M35_AXI_AWVALID,
      M35_AXI_bready => axi_interconnect_0_M35_AXI_BREADY,
      M35_AXI_bresp(1 downto 0) => axi_interconnect_0_M35_AXI_BRESP(1 downto 0),
      M35_AXI_bvalid => axi_interconnect_0_M35_AXI_BVALID,
      M35_AXI_rdata(31 downto 0) => axi_interconnect_0_M35_AXI_RDATA(31 downto 0),
      M35_AXI_rready => axi_interconnect_0_M35_AXI_RREADY,
      M35_AXI_rresp(1 downto 0) => axi_interconnect_0_M35_AXI_RRESP(1 downto 0),
      M35_AXI_rvalid => axi_interconnect_0_M35_AXI_RVALID,
      M35_AXI_wdata(31 downto 0) => axi_interconnect_0_M35_AXI_WDATA(31 downto 0),
      M35_AXI_wready => axi_interconnect_0_M35_AXI_WREADY,
      M35_AXI_wstrb(3 downto 0) => axi_interconnect_0_M35_AXI_WSTRB(3 downto 0),
      M35_AXI_wvalid => axi_interconnect_0_M35_AXI_WVALID,
      M36_ACLK => processing_system7_0_FCLK_CLK0,
      M36_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      M36_AXI_araddr(31 downto 0) => axi_interconnect_0_M36_AXI_ARADDR(31 downto 0),
      M36_AXI_arprot(2 downto 0) => axi_interconnect_0_M36_AXI_ARPROT(2 downto 0),
      M36_AXI_arready => axi_interconnect_0_M36_AXI_ARREADY,
      M36_AXI_arvalid => axi_interconnect_0_M36_AXI_ARVALID,
      M36_AXI_awaddr(31 downto 0) => axi_interconnect_0_M36_AXI_AWADDR(31 downto 0),
      M36_AXI_awprot(2 downto 0) => axi_interconnect_0_M36_AXI_AWPROT(2 downto 0),
      M36_AXI_awready => axi_interconnect_0_M36_AXI_AWREADY,
      M36_AXI_awvalid => axi_interconnect_0_M36_AXI_AWVALID,
      M36_AXI_bready => axi_interconnect_0_M36_AXI_BREADY,
      M36_AXI_bresp(1 downto 0) => axi_interconnect_0_M36_AXI_BRESP(1 downto 0),
      M36_AXI_bvalid => axi_interconnect_0_M36_AXI_BVALID,
      M36_AXI_rdata(31 downto 0) => axi_interconnect_0_M36_AXI_RDATA(31 downto 0),
      M36_AXI_rready => axi_interconnect_0_M36_AXI_RREADY,
      M36_AXI_rresp(1 downto 0) => axi_interconnect_0_M36_AXI_RRESP(1 downto 0),
      M36_AXI_rvalid => axi_interconnect_0_M36_AXI_RVALID,
      M36_AXI_wdata(31 downto 0) => axi_interconnect_0_M36_AXI_WDATA(31 downto 0),
      M36_AXI_wready => axi_interconnect_0_M36_AXI_WREADY,
      M36_AXI_wstrb(3 downto 0) => axi_interconnect_0_M36_AXI_WSTRB(3 downto 0),
      M36_AXI_wvalid => axi_interconnect_0_M36_AXI_WVALID,
      M37_ACLK => processing_system7_0_FCLK_CLK0,
      M37_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      M37_AXI_araddr => NLW_axi_interconnect_0_M37_AXI_araddr_UNCONNECTED,
      M37_AXI_arprot => NLW_axi_interconnect_0_M37_AXI_arprot_UNCONNECTED,
      M37_AXI_arready => '0',
      M37_AXI_arvalid => NLW_axi_interconnect_0_M37_AXI_arvalid_UNCONNECTED,
      M37_AXI_awaddr => NLW_axi_interconnect_0_M37_AXI_awaddr_UNCONNECTED,
      M37_AXI_awprot => NLW_axi_interconnect_0_M37_AXI_awprot_UNCONNECTED,
      M37_AXI_awready => '0',
      M37_AXI_awvalid => NLW_axi_interconnect_0_M37_AXI_awvalid_UNCONNECTED,
      M37_AXI_bready => NLW_axi_interconnect_0_M37_AXI_bready_UNCONNECTED,
      M37_AXI_bresp => '0',
      M37_AXI_bvalid => '0',
      M37_AXI_rdata => '0',
      M37_AXI_rready => NLW_axi_interconnect_0_M37_AXI_rready_UNCONNECTED,
      M37_AXI_rresp => '0',
      M37_AXI_rvalid => '0',
      M37_AXI_wdata => NLW_axi_interconnect_0_M37_AXI_wdata_UNCONNECTED,
      M37_AXI_wready => '0',
      M37_AXI_wstrb => NLW_axi_interconnect_0_M37_AXI_wstrb_UNCONNECTED,
      M37_AXI_wvalid => NLW_axi_interconnect_0_M37_AXI_wvalid_UNCONNECTED,
      M38_ACLK => processing_system7_0_FCLK_CLK0,
      M38_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      M38_AXI_araddr => NLW_axi_interconnect_0_M38_AXI_araddr_UNCONNECTED,
      M38_AXI_arprot => NLW_axi_interconnect_0_M38_AXI_arprot_UNCONNECTED,
      M38_AXI_arready => '0',
      M38_AXI_arvalid => NLW_axi_interconnect_0_M38_AXI_arvalid_UNCONNECTED,
      M38_AXI_awaddr => NLW_axi_interconnect_0_M38_AXI_awaddr_UNCONNECTED,
      M38_AXI_awprot => NLW_axi_interconnect_0_M38_AXI_awprot_UNCONNECTED,
      M38_AXI_awready => '0',
      M38_AXI_awvalid => NLW_axi_interconnect_0_M38_AXI_awvalid_UNCONNECTED,
      M38_AXI_bready => NLW_axi_interconnect_0_M38_AXI_bready_UNCONNECTED,
      M38_AXI_bresp => '0',
      M38_AXI_bvalid => '0',
      M38_AXI_rdata => '0',
      M38_AXI_rready => NLW_axi_interconnect_0_M38_AXI_rready_UNCONNECTED,
      M38_AXI_rresp => '0',
      M38_AXI_rvalid => '0',
      M38_AXI_wdata => NLW_axi_interconnect_0_M38_AXI_wdata_UNCONNECTED,
      M38_AXI_wready => '0',
      M38_AXI_wstrb => NLW_axi_interconnect_0_M38_AXI_wstrb_UNCONNECTED,
      M38_AXI_wvalid => NLW_axi_interconnect_0_M38_AXI_wvalid_UNCONNECTED,
      S00_ACLK => processing_system7_0_FCLK_CLK0,
      S00_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      S00_AXI_araddr(31 downto 0) => processing_system7_0_M_AXI_GP0_ARADDR(31 downto 0),
      S00_AXI_arburst(1 downto 0) => processing_system7_0_M_AXI_GP0_ARBURST(1 downto 0),
      S00_AXI_arcache(3 downto 0) => processing_system7_0_M_AXI_GP0_ARCACHE(3 downto 0),
      S00_AXI_arid(11 downto 0) => processing_system7_0_M_AXI_GP0_ARID(11 downto 0),
      S00_AXI_arlen(3 downto 0) => processing_system7_0_M_AXI_GP0_ARLEN(3 downto 0),
      S00_AXI_arlock(1 downto 0) => processing_system7_0_M_AXI_GP0_ARLOCK(1 downto 0),
      S00_AXI_arprot(2 downto 0) => processing_system7_0_M_AXI_GP0_ARPROT(2 downto 0),
      S00_AXI_arqos(3 downto 0) => processing_system7_0_M_AXI_GP0_ARQOS(3 downto 0),
      S00_AXI_arready => processing_system7_0_M_AXI_GP0_ARREADY,
      S00_AXI_arsize(2 downto 0) => processing_system7_0_M_AXI_GP0_ARSIZE(2 downto 0),
      S00_AXI_arvalid => processing_system7_0_M_AXI_GP0_ARVALID,
      S00_AXI_awaddr(31 downto 0) => processing_system7_0_M_AXI_GP0_AWADDR(31 downto 0),
      S00_AXI_awburst(1 downto 0) => processing_system7_0_M_AXI_GP0_AWBURST(1 downto 0),
      S00_AXI_awcache(3 downto 0) => processing_system7_0_M_AXI_GP0_AWCACHE(3 downto 0),
      S00_AXI_awid(11 downto 0) => processing_system7_0_M_AXI_GP0_AWID(11 downto 0),
      S00_AXI_awlen(3 downto 0) => processing_system7_0_M_AXI_GP0_AWLEN(3 downto 0),
      S00_AXI_awlock(1 downto 0) => processing_system7_0_M_AXI_GP0_AWLOCK(1 downto 0),
      S00_AXI_awprot(2 downto 0) => processing_system7_0_M_AXI_GP0_AWPROT(2 downto 0),
      S00_AXI_awqos(3 downto 0) => processing_system7_0_M_AXI_GP0_AWQOS(3 downto 0),
      S00_AXI_awready => processing_system7_0_M_AXI_GP0_AWREADY,
      S00_AXI_awsize(2 downto 0) => processing_system7_0_M_AXI_GP0_AWSIZE(2 downto 0),
      S00_AXI_awvalid => processing_system7_0_M_AXI_GP0_AWVALID,
      S00_AXI_bid(11 downto 0) => processing_system7_0_M_AXI_GP0_BID(11 downto 0),
      S00_AXI_bready => processing_system7_0_M_AXI_GP0_BREADY,
      S00_AXI_bresp(1 downto 0) => processing_system7_0_M_AXI_GP0_BRESP(1 downto 0),
      S00_AXI_bvalid => processing_system7_0_M_AXI_GP0_BVALID,
      S00_AXI_rdata(31 downto 0) => processing_system7_0_M_AXI_GP0_RDATA(31 downto 0),
      S00_AXI_rid(11 downto 0) => processing_system7_0_M_AXI_GP0_RID(11 downto 0),
      S00_AXI_rlast => processing_system7_0_M_AXI_GP0_RLAST,
      S00_AXI_rready => processing_system7_0_M_AXI_GP0_RREADY,
      S00_AXI_rresp(1 downto 0) => processing_system7_0_M_AXI_GP0_RRESP(1 downto 0),
      S00_AXI_rvalid => processing_system7_0_M_AXI_GP0_RVALID,
      S00_AXI_wdata(31 downto 0) => processing_system7_0_M_AXI_GP0_WDATA(31 downto 0),
      S00_AXI_wid(11 downto 0) => processing_system7_0_M_AXI_GP0_WID(11 downto 0),
      S00_AXI_wlast => processing_system7_0_M_AXI_GP0_WLAST,
      S00_AXI_wready => processing_system7_0_M_AXI_GP0_WREADY,
      S00_AXI_wstrb(3 downto 0) => processing_system7_0_M_AXI_GP0_WSTRB(3 downto 0),
      S00_AXI_wvalid => processing_system7_0_M_AXI_GP0_WVALID
    );
axi_timer_0: component design_1_axi_timer_0_0
     port map (
      capturetrig0 => '0',
      capturetrig1 => '0',
      freeze => '0',
      generateout0 => NLW_axi_timer_0_generateout0_UNCONNECTED,
      generateout1 => NLW_axi_timer_0_generateout1_UNCONNECTED,
      interrupt => axi_timer_0_interrupt,
      pwm0 => NLW_axi_timer_0_pwm0_UNCONNECTED,
      s_axi_aclk => processing_system7_0_FCLK_CLK0,
      s_axi_araddr(4 downto 0) => axi_interconnect_0_M01_AXI_ARADDR(4 downto 0),
      s_axi_aresetn => rst_ps7_0_100M_peripheral_aresetn(0),
      s_axi_arready => axi_interconnect_0_M01_AXI_ARREADY,
      s_axi_arvalid => axi_interconnect_0_M01_AXI_ARVALID,
      s_axi_awaddr(4 downto 0) => axi_interconnect_0_M01_AXI_AWADDR(4 downto 0),
      s_axi_awready => axi_interconnect_0_M01_AXI_AWREADY,
      s_axi_awvalid => axi_interconnect_0_M01_AXI_AWVALID,
      s_axi_bready => axi_interconnect_0_M01_AXI_BREADY,
      s_axi_bresp(1 downto 0) => axi_interconnect_0_M01_AXI_BRESP(1 downto 0),
      s_axi_bvalid => axi_interconnect_0_M01_AXI_BVALID,
      s_axi_rdata(31 downto 0) => axi_interconnect_0_M01_AXI_RDATA(31 downto 0),
      s_axi_rready => axi_interconnect_0_M01_AXI_RREADY,
      s_axi_rresp(1 downto 0) => axi_interconnect_0_M01_AXI_RRESP(1 downto 0),
      s_axi_rvalid => axi_interconnect_0_M01_AXI_RVALID,
      s_axi_wdata(31 downto 0) => axi_interconnect_0_M01_AXI_WDATA(31 downto 0),
      s_axi_wready => axi_interconnect_0_M01_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => axi_interconnect_0_M01_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => axi_interconnect_0_M01_AXI_WVALID
    );
bidir_io_port_0: component design_1_bidir_io_port_0_0
     port map (
      p_tri_buf_i(0) => bidir_io_port_0_p_tri_buf_i(0),
      p_tri_buf_o(0) => xlconstant_4_dout(0),
      p_tri_buf_t(0) => util_vector_logic_1_Res(0),
      p_tri_i(0) => bidir_io_port_0_p_tri_TRI_I(0),
      p_tri_o(0) => bidir_io_port_0_p_tri_TRI_O(0),
      p_tri_t(0) => bidir_io_port_0_p_tri_TRI_T(0)
    );
c_shift_ram_0: component design_1_c_shift_ram_0_0
     port map (
      CE => util_vector_logic_2_Res(0),
      CLK => processing_system7_0_FCLK_CLK0,
      D(13 downto 0) => xlconcat_8_dout(13 downto 0),
      Q(13 downto 0) => c_shift_ram_0_Q(13 downto 0)
    );
c_shift_ram_1: component design_1_c_shift_ram_1_0
     port map (
      CE => util_vector_logic_2_Res(0),
      CLK => processing_system7_0_FCLK_CLK0,
      D(103 downto 0) => emulator_0_signalbus_out(103 downto 0),
      Q(103 downto 0) => c_shift_ram_1_Q(103 downto 0)
    );
c_shift_ram_2: component design_1_c_shift_ram_2_0
     port map (
      CE => util_vector_logic_2_Res(0),
      CLK => processing_system7_0_FCLK_CLK0,
      D(103 downto 0) => xlconcat_3_dout(103 downto 0),
      Q(103 downto 0) => c_shift_ram_2_Q(103 downto 0)
    );
converter_1: entity work.converter_1_imp_WH9O0Y
     port map (
      AD(51 downto 0) => multiplexer_0_ADC_1(51 downto 0),
      AD_Filter_AXI_araddr(31 downto 0) => axi_interconnect_0_M07_AXI_ARADDR(31 downto 0),
      AD_Filter_AXI_arprot(2 downto 0) => axi_interconnect_0_M07_AXI_ARPROT(2 downto 0),
      AD_Filter_AXI_arready(0) => axi_interconnect_0_M07_AXI_ARREADY(0),
      AD_Filter_AXI_arvalid(0) => axi_interconnect_0_M07_AXI_ARVALID(0),
      AD_Filter_AXI_awaddr(31 downto 0) => axi_interconnect_0_M07_AXI_AWADDR(31 downto 0),
      AD_Filter_AXI_awprot(2 downto 0) => axi_interconnect_0_M07_AXI_AWPROT(2 downto 0),
      AD_Filter_AXI_awready(0) => axi_interconnect_0_M07_AXI_AWREADY(0),
      AD_Filter_AXI_awvalid(0) => axi_interconnect_0_M07_AXI_AWVALID(0),
      AD_Filter_AXI_bready(0) => axi_interconnect_0_M07_AXI_BREADY(0),
      AD_Filter_AXI_bresp(1 downto 0) => axi_interconnect_0_M07_AXI_BRESP(1 downto 0),
      AD_Filter_AXI_bvalid(0) => axi_interconnect_0_M07_AXI_BVALID(0),
      AD_Filter_AXI_rdata(31 downto 0) => axi_interconnect_0_M07_AXI_RDATA(31 downto 0),
      AD_Filter_AXI_rready(0) => axi_interconnect_0_M07_AXI_RREADY(0),
      AD_Filter_AXI_rresp(1 downto 0) => axi_interconnect_0_M07_AXI_RRESP(1 downto 0),
      AD_Filter_AXI_rvalid(0) => axi_interconnect_0_M07_AXI_RVALID(0),
      AD_Filter_AXI_wdata(31 downto 0) => axi_interconnect_0_M07_AXI_WDATA(31 downto 0),
      AD_Filter_AXI_wready(0) => axi_interconnect_0_M07_AXI_WREADY(0),
      AD_Filter_AXI_wstrb(3 downto 0) => axi_interconnect_0_M07_AXI_WSTRB(3 downto 0),
      AD_Filter_AXI_wvalid(0) => axi_interconnect_0_M07_AXI_WVALID(0),
      AD_Integrator_AXI5_araddr(31 downto 0) => axi_interconnect_0_M24_AXI_ARADDR(31 downto 0),
      AD_Integrator_AXI5_arprot(2 downto 0) => axi_interconnect_0_M24_AXI_ARPROT(2 downto 0),
      AD_Integrator_AXI5_arready(0) => axi_interconnect_0_M24_AXI_ARREADY(0),
      AD_Integrator_AXI5_arvalid(0) => axi_interconnect_0_M24_AXI_ARVALID(0),
      AD_Integrator_AXI5_awaddr(31 downto 0) => axi_interconnect_0_M24_AXI_AWADDR(31 downto 0),
      AD_Integrator_AXI5_awprot(2 downto 0) => axi_interconnect_0_M24_AXI_AWPROT(2 downto 0),
      AD_Integrator_AXI5_awready(0) => axi_interconnect_0_M24_AXI_AWREADY(0),
      AD_Integrator_AXI5_awvalid(0) => axi_interconnect_0_M24_AXI_AWVALID(0),
      AD_Integrator_AXI5_bready(0) => axi_interconnect_0_M24_AXI_BREADY(0),
      AD_Integrator_AXI5_bresp(1 downto 0) => axi_interconnect_0_M24_AXI_BRESP(1 downto 0),
      AD_Integrator_AXI5_bvalid(0) => axi_interconnect_0_M24_AXI_BVALID(0),
      AD_Integrator_AXI5_rdata(31 downto 0) => axi_interconnect_0_M24_AXI_RDATA(31 downto 0),
      AD_Integrator_AXI5_rready(0) => axi_interconnect_0_M24_AXI_RREADY(0),
      AD_Integrator_AXI5_rresp(1 downto 0) => axi_interconnect_0_M24_AXI_RRESP(1 downto 0),
      AD_Integrator_AXI5_rvalid(0) => axi_interconnect_0_M24_AXI_RVALID(0),
      AD_Integrator_AXI5_wdata(31 downto 0) => axi_interconnect_0_M24_AXI_WDATA(31 downto 0),
      AD_Integrator_AXI5_wready(0) => axi_interconnect_0_M24_AXI_WREADY(0),
      AD_Integrator_AXI5_wstrb(3 downto 0) => axi_interconnect_0_M24_AXI_WSTRB(3 downto 0),
      AD_Integrator_AXI5_wvalid(0) => axi_interconnect_0_M24_AXI_WVALID(0),
      AD_filtered(51 downto 0) => converter_1_AD_filtered(51 downto 0),
      AD_integral(119 downto 0) => converter_1_AD_integral(119 downto 0),
      AD_signal_in_new => ad_converter_serial_receiver_0_ad_signal_new_busclk,
      CurrentRef_AXI3_araddr(31 downto 0) => axi_interconnect_0_M22_AXI_ARADDR(31 downto 0),
      CurrentRef_AXI3_arprot(2 downto 0) => axi_interconnect_0_M22_AXI_ARPROT(2 downto 0),
      CurrentRef_AXI3_arready(0) => axi_interconnect_0_M22_AXI_ARREADY(0),
      CurrentRef_AXI3_arvalid(0) => axi_interconnect_0_M22_AXI_ARVALID(0),
      CurrentRef_AXI3_awaddr(31 downto 0) => axi_interconnect_0_M22_AXI_AWADDR(31 downto 0),
      CurrentRef_AXI3_awprot(2 downto 0) => axi_interconnect_0_M22_AXI_AWPROT(2 downto 0),
      CurrentRef_AXI3_awready(0) => axi_interconnect_0_M22_AXI_AWREADY(0),
      CurrentRef_AXI3_awvalid(0) => axi_interconnect_0_M22_AXI_AWVALID(0),
      CurrentRef_AXI3_bready(0) => axi_interconnect_0_M22_AXI_BREADY(0),
      CurrentRef_AXI3_bresp(1 downto 0) => axi_interconnect_0_M22_AXI_BRESP(1 downto 0),
      CurrentRef_AXI3_bvalid(0) => axi_interconnect_0_M22_AXI_BVALID(0),
      CurrentRef_AXI3_rdata(31 downto 0) => axi_interconnect_0_M22_AXI_RDATA(31 downto 0),
      CurrentRef_AXI3_rready(0) => axi_interconnect_0_M22_AXI_RREADY(0),
      CurrentRef_AXI3_rresp(1 downto 0) => axi_interconnect_0_M22_AXI_RRESP(1 downto 0),
      CurrentRef_AXI3_rvalid(0) => axi_interconnect_0_M22_AXI_RVALID(0),
      CurrentRef_AXI3_wdata(31 downto 0) => axi_interconnect_0_M22_AXI_WDATA(31 downto 0),
      CurrentRef_AXI3_wready(0) => axi_interconnect_0_M22_AXI_WREADY(0),
      CurrentRef_AXI3_wstrb(3 downto 0) => axi_interconnect_0_M22_AXI_WSTRB(3 downto 0),
      CurrentRef_AXI3_wvalid(0) => axi_interconnect_0_M22_AXI_WVALID(0),
      Driver_interface_AXI1_araddr(31 downto 0) => axi_interconnect_0_M08_AXI_ARADDR(31 downto 0),
      Driver_interface_AXI1_arprot(2 downto 0) => axi_interconnect_0_M08_AXI_ARPROT(2 downto 0),
      Driver_interface_AXI1_arready(0) => axi_interconnect_0_M08_AXI_ARREADY(0),
      Driver_interface_AXI1_arvalid(0) => axi_interconnect_0_M08_AXI_ARVALID(0),
      Driver_interface_AXI1_awaddr(31 downto 0) => axi_interconnect_0_M08_AXI_AWADDR(31 downto 0),
      Driver_interface_AXI1_awprot(2 downto 0) => axi_interconnect_0_M08_AXI_AWPROT(2 downto 0),
      Driver_interface_AXI1_awready(0) => axi_interconnect_0_M08_AXI_AWREADY(0),
      Driver_interface_AXI1_awvalid(0) => axi_interconnect_0_M08_AXI_AWVALID(0),
      Driver_interface_AXI1_bready(0) => axi_interconnect_0_M08_AXI_BREADY(0),
      Driver_interface_AXI1_bresp(1 downto 0) => axi_interconnect_0_M08_AXI_BRESP(1 downto 0),
      Driver_interface_AXI1_bvalid(0) => axi_interconnect_0_M08_AXI_BVALID(0),
      Driver_interface_AXI1_rdata(31 downto 0) => axi_interconnect_0_M08_AXI_RDATA(31 downto 0),
      Driver_interface_AXI1_rready(0) => axi_interconnect_0_M08_AXI_RREADY(0),
      Driver_interface_AXI1_rresp(1 downto 0) => axi_interconnect_0_M08_AXI_RRESP(1 downto 0),
      Driver_interface_AXI1_rvalid(0) => axi_interconnect_0_M08_AXI_RVALID(0),
      Driver_interface_AXI1_wdata(31 downto 0) => axi_interconnect_0_M08_AXI_WDATA(31 downto 0),
      Driver_interface_AXI1_wready(0) => axi_interconnect_0_M08_AXI_WREADY(0),
      Driver_interface_AXI1_wstrb(3 downto 0) => axi_interconnect_0_M08_AXI_WSTRB(3 downto 0),
      Driver_interface_AXI1_wvalid(0) => axi_interconnect_0_M08_AXI_WVALID(0),
      FCLK_Reset(0) => processing_system7_0_FCLK_RESET0_N,
      HysteresisCon_AXI7_araddr(31 downto 0) => axi_interconnect_0_M26_AXI_ARADDR(31 downto 0),
      HysteresisCon_AXI7_arprot(2 downto 0) => axi_interconnect_0_M26_AXI_ARPROT(2 downto 0),
      HysteresisCon_AXI7_arready(0) => axi_interconnect_0_M26_AXI_ARREADY(0),
      HysteresisCon_AXI7_arvalid(0) => axi_interconnect_0_M26_AXI_ARVALID(0),
      HysteresisCon_AXI7_awaddr(31 downto 0) => axi_interconnect_0_M26_AXI_AWADDR(31 downto 0),
      HysteresisCon_AXI7_awprot(2 downto 0) => axi_interconnect_0_M26_AXI_AWPROT(2 downto 0),
      HysteresisCon_AXI7_awready(0) => axi_interconnect_0_M26_AXI_AWREADY(0),
      HysteresisCon_AXI7_awvalid(0) => axi_interconnect_0_M26_AXI_AWVALID(0),
      HysteresisCon_AXI7_bready(0) => axi_interconnect_0_M26_AXI_BREADY(0),
      HysteresisCon_AXI7_bresp(1 downto 0) => axi_interconnect_0_M26_AXI_BRESP(1 downto 0),
      HysteresisCon_AXI7_bvalid(0) => axi_interconnect_0_M26_AXI_BVALID(0),
      HysteresisCon_AXI7_rdata(31 downto 0) => axi_interconnect_0_M26_AXI_RDATA(31 downto 0),
      HysteresisCon_AXI7_rready(0) => axi_interconnect_0_M26_AXI_RREADY(0),
      HysteresisCon_AXI7_rresp(1 downto 0) => axi_interconnect_0_M26_AXI_RRESP(1 downto 0),
      HysteresisCon_AXI7_rvalid(0) => axi_interconnect_0_M26_AXI_RVALID(0),
      HysteresisCon_AXI7_wdata(31 downto 0) => axi_interconnect_0_M26_AXI_WDATA(31 downto 0),
      HysteresisCon_AXI7_wready(0) => axi_interconnect_0_M26_AXI_WREADY(0),
      HysteresisCon_AXI7_wstrb(3 downto 0) => axi_interconnect_0_M26_AXI_WSTRB(3 downto 0),
      HysteresisCon_AXI7_wvalid(0) => axi_interconnect_0_M26_AXI_WVALID(0),
      Intr => converter_1_Intr,
      PWM_AXI8_araddr(31 downto 0) => axi_interconnect_0_M27_AXI_ARADDR(31 downto 0),
      PWM_AXI8_arprot(2 downto 0) => axi_interconnect_0_M27_AXI_ARPROT(2 downto 0),
      PWM_AXI8_arready(0) => axi_interconnect_0_M27_AXI_ARREADY(0),
      PWM_AXI8_arvalid(0) => axi_interconnect_0_M27_AXI_ARVALID(0),
      PWM_AXI8_awaddr(31 downto 0) => axi_interconnect_0_M27_AXI_AWADDR(31 downto 0),
      PWM_AXI8_awprot(2 downto 0) => axi_interconnect_0_M27_AXI_AWPROT(2 downto 0),
      PWM_AXI8_awready(0) => axi_interconnect_0_M27_AXI_AWREADY(0),
      PWM_AXI8_awvalid(0) => axi_interconnect_0_M27_AXI_AWVALID(0),
      PWM_AXI8_bready(0) => axi_interconnect_0_M27_AXI_BREADY(0),
      PWM_AXI8_bresp(1 downto 0) => axi_interconnect_0_M27_AXI_BRESP(1 downto 0),
      PWM_AXI8_bvalid(0) => axi_interconnect_0_M27_AXI_BVALID(0),
      PWM_AXI8_rdata(31 downto 0) => axi_interconnect_0_M27_AXI_RDATA(31 downto 0),
      PWM_AXI8_rready(0) => axi_interconnect_0_M27_AXI_RREADY(0),
      PWM_AXI8_rresp(1 downto 0) => axi_interconnect_0_M27_AXI_RRESP(1 downto 0),
      PWM_AXI8_rvalid(0) => axi_interconnect_0_M27_AXI_RVALID(0),
      PWM_AXI8_wdata(31 downto 0) => axi_interconnect_0_M27_AXI_WDATA(31 downto 0),
      PWM_AXI8_wready(0) => axi_interconnect_0_M27_AXI_WREADY(0),
      PWM_AXI8_wstrb(3 downto 0) => axi_interconnect_0_M27_AXI_WSTRB(3 downto 0),
      PWM_AXI8_wvalid(0) => axi_interconnect_0_M27_AXI_WVALID(0),
      S_AXI_ACLK => processing_system7_0_FCLK_CLK0,
      S_AXI_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      Sampled_Integral_AXI6_araddr(31 downto 0) => axi_interconnect_0_M25_AXI_ARADDR(31 downto 0),
      Sampled_Integral_AXI6_arprot(2 downto 0) => axi_interconnect_0_M25_AXI_ARPROT(2 downto 0),
      Sampled_Integral_AXI6_arready(0) => axi_interconnect_0_M25_AXI_ARREADY(0),
      Sampled_Integral_AXI6_arvalid(0) => axi_interconnect_0_M25_AXI_ARVALID(0),
      Sampled_Integral_AXI6_awaddr(31 downto 0) => axi_interconnect_0_M25_AXI_AWADDR(31 downto 0),
      Sampled_Integral_AXI6_awprot(2 downto 0) => axi_interconnect_0_M25_AXI_AWPROT(2 downto 0),
      Sampled_Integral_AXI6_awready(0) => axi_interconnect_0_M25_AXI_AWREADY(0),
      Sampled_Integral_AXI6_awvalid(0) => axi_interconnect_0_M25_AXI_AWVALID(0),
      Sampled_Integral_AXI6_bready(0) => axi_interconnect_0_M25_AXI_BREADY(0),
      Sampled_Integral_AXI6_bresp(1 downto 0) => axi_interconnect_0_M25_AXI_BRESP(1 downto 0),
      Sampled_Integral_AXI6_bvalid(0) => axi_interconnect_0_M25_AXI_BVALID(0),
      Sampled_Integral_AXI6_rdata(31 downto 0) => axi_interconnect_0_M25_AXI_RDATA(31 downto 0),
      Sampled_Integral_AXI6_rready(0) => axi_interconnect_0_M25_AXI_RREADY(0),
      Sampled_Integral_AXI6_rresp(1 downto 0) => axi_interconnect_0_M25_AXI_RRESP(1 downto 0),
      Sampled_Integral_AXI6_rvalid(0) => axi_interconnect_0_M25_AXI_RVALID(0),
      Sampled_Integral_AXI6_wdata(31 downto 0) => axi_interconnect_0_M25_AXI_WDATA(31 downto 0),
      Sampled_Integral_AXI6_wready(0) => axi_interconnect_0_M25_AXI_WREADY(0),
      Sampled_Integral_AXI6_wstrb(3 downto 0) => axi_interconnect_0_M25_AXI_WSTRB(3 downto 0),
      Sampled_Integral_AXI6_wvalid(0) => axi_interconnect_0_M25_AXI_WVALID(0),
      SwitchingCounter_AXI4_araddr(31 downto 0) => axi_interconnect_0_M23_AXI_ARADDR(31 downto 0),
      SwitchingCounter_AXI4_arprot(2 downto 0) => axi_interconnect_0_M23_AXI_ARPROT(2 downto 0),
      SwitchingCounter_AXI4_arready(0) => axi_interconnect_0_M23_AXI_ARREADY(0),
      SwitchingCounter_AXI4_arvalid(0) => axi_interconnect_0_M23_AXI_ARVALID(0),
      SwitchingCounter_AXI4_awaddr(31 downto 0) => axi_interconnect_0_M23_AXI_AWADDR(31 downto 0),
      SwitchingCounter_AXI4_awprot(2 downto 0) => axi_interconnect_0_M23_AXI_AWPROT(2 downto 0),
      SwitchingCounter_AXI4_awready(0) => axi_interconnect_0_M23_AXI_AWREADY(0),
      SwitchingCounter_AXI4_awvalid(0) => axi_interconnect_0_M23_AXI_AWVALID(0),
      SwitchingCounter_AXI4_bready(0) => axi_interconnect_0_M23_AXI_BREADY(0),
      SwitchingCounter_AXI4_bresp(1 downto 0) => axi_interconnect_0_M23_AXI_BRESP(1 downto 0),
      SwitchingCounter_AXI4_bvalid(0) => axi_interconnect_0_M23_AXI_BVALID(0),
      SwitchingCounter_AXI4_rdata(31 downto 0) => axi_interconnect_0_M23_AXI_RDATA(31 downto 0),
      SwitchingCounter_AXI4_rready(0) => axi_interconnect_0_M23_AXI_RREADY(0),
      SwitchingCounter_AXI4_rresp(1 downto 0) => axi_interconnect_0_M23_AXI_RRESP(1 downto 0),
      SwitchingCounter_AXI4_rvalid(0) => axi_interconnect_0_M23_AXI_RVALID(0),
      SwitchingCounter_AXI4_wdata(31 downto 0) => axi_interconnect_0_M23_AXI_WDATA(31 downto 0),
      SwitchingCounter_AXI4_wready(0) => axi_interconnect_0_M23_AXI_WREADY(0),
      SwitchingCounter_AXI4_wstrb(3 downto 0) => axi_interconnect_0_M23_AXI_WSTRB(3 downto 0),
      SwitchingCounter_AXI4_wvalid(0) => axi_interconnect_0_M23_AXI_WVALID(0),
      SynchSampling_AXI2_araddr(31 downto 0) => axi_interconnect_0_M20_AXI_ARADDR(31 downto 0),
      SynchSampling_AXI2_arprot(2 downto 0) => axi_interconnect_0_M20_AXI_ARPROT(2 downto 0),
      SynchSampling_AXI2_arready(0) => axi_interconnect_0_M20_AXI_ARREADY(0),
      SynchSampling_AXI2_arvalid(0) => axi_interconnect_0_M20_AXI_ARVALID(0),
      SynchSampling_AXI2_awaddr(31 downto 0) => axi_interconnect_0_M20_AXI_AWADDR(31 downto 0),
      SynchSampling_AXI2_awprot(2 downto 0) => axi_interconnect_0_M20_AXI_AWPROT(2 downto 0),
      SynchSampling_AXI2_awready(0) => axi_interconnect_0_M20_AXI_AWREADY(0),
      SynchSampling_AXI2_awvalid(0) => axi_interconnect_0_M20_AXI_AWVALID(0),
      SynchSampling_AXI2_bready(0) => axi_interconnect_0_M20_AXI_BREADY(0),
      SynchSampling_AXI2_bresp(1 downto 0) => axi_interconnect_0_M20_AXI_BRESP(1 downto 0),
      SynchSampling_AXI2_bvalid(0) => axi_interconnect_0_M20_AXI_BVALID(0),
      SynchSampling_AXI2_rdata(31 downto 0) => axi_interconnect_0_M20_AXI_RDATA(31 downto 0),
      SynchSampling_AXI2_rready(0) => axi_interconnect_0_M20_AXI_RREADY(0),
      SynchSampling_AXI2_rresp(1 downto 0) => axi_interconnect_0_M20_AXI_RRESP(1 downto 0),
      SynchSampling_AXI2_rvalid(0) => axi_interconnect_0_M20_AXI_RVALID(0),
      SynchSampling_AXI2_wdata(31 downto 0) => axi_interconnect_0_M20_AXI_WDATA(31 downto 0),
      SynchSampling_AXI2_wready(0) => axi_interconnect_0_M20_AXI_WREADY(0),
      SynchSampling_AXI2_wstrb(3 downto 0) => axi_interconnect_0_M20_AXI_WSTRB(3 downto 0),
      SynchSampling_AXI2_wvalid(0) => axi_interconnect_0_M20_AXI_WVALID(0),
      Synch_sampling(51 downto 0) => converter_1_Synch_sampling1(51 downto 0),
      TripLimit_AXI_araddr(31 downto 0) => axi_interconnect_0_M30_AXI_ARADDR(31 downto 0),
      TripLimit_AXI_arprot(2 downto 0) => axi_interconnect_0_M30_AXI_ARPROT(2 downto 0),
      TripLimit_AXI_arready(0) => axi_interconnect_0_M30_AXI_ARREADY(0),
      TripLimit_AXI_arvalid(0) => axi_interconnect_0_M30_AXI_ARVALID(0),
      TripLimit_AXI_awaddr(31 downto 0) => axi_interconnect_0_M30_AXI_AWADDR(31 downto 0),
      TripLimit_AXI_awprot(2 downto 0) => axi_interconnect_0_M30_AXI_AWPROT(2 downto 0),
      TripLimit_AXI_awready(0) => axi_interconnect_0_M30_AXI_AWREADY(0),
      TripLimit_AXI_awvalid(0) => axi_interconnect_0_M30_AXI_AWVALID(0),
      TripLimit_AXI_bready(0) => axi_interconnect_0_M30_AXI_BREADY(0),
      TripLimit_AXI_bresp(1 downto 0) => axi_interconnect_0_M30_AXI_BRESP(1 downto 0),
      TripLimit_AXI_bvalid(0) => axi_interconnect_0_M30_AXI_BVALID(0),
      TripLimit_AXI_rdata(31 downto 0) => axi_interconnect_0_M30_AXI_RDATA(31 downto 0),
      TripLimit_AXI_rready(0) => axi_interconnect_0_M30_AXI_RREADY(0),
      TripLimit_AXI_rresp(1 downto 0) => axi_interconnect_0_M30_AXI_RRESP(1 downto 0),
      TripLimit_AXI_rvalid(0) => axi_interconnect_0_M30_AXI_RVALID(0),
      TripLimit_AXI_wdata(31 downto 0) => axi_interconnect_0_M30_AXI_WDATA(31 downto 0),
      TripLimit_AXI_wready(0) => axi_interconnect_0_M30_AXI_WREADY(0),
      TripLimit_AXI_wstrb(3 downto 0) => axi_interconnect_0_M30_AXI_WSTRB(3 downto 0),
      TripLimit_AXI_wvalid(0) => axi_interconnect_0_M30_AXI_WVALID(0),
      driver_enable => converter_1_driver_enable,
      driver_ok => DRIVER1_OK_1,
      driver_reset => converter_1_driver_reset,
      driver_signals(5 downto 0) => converter_1_driver_signals(5 downto 0),
      driver_status(3 downto 0) => DRIVER1_T_1(3 downto 0),
      hw_interlock_in(0) => HW_INTERLOCK_1(0),
      hysteresis_error(41 downto 0) => converter_1_hysteresis_error(41 downto 0),
      pilot_signal => converter_1_pilot_signal,
      pwm_synch_out(2 downto 0) => converter_1_synch_out(2 downto 0),
      voltage_estimator_axi_araddr(31 downto 0) => axi_interconnect_0_M28_AXI_ARADDR(31 downto 0),
      voltage_estimator_axi_arready(0) => axi_interconnect_0_M28_AXI_ARREADY(0),
      voltage_estimator_axi_arvalid(0) => axi_interconnect_0_M28_AXI_ARVALID(0),
      voltage_estimator_axi_awaddr(31 downto 0) => axi_interconnect_0_M28_AXI_AWADDR(31 downto 0),
      voltage_estimator_axi_awready(0) => axi_interconnect_0_M28_AXI_AWREADY(0),
      voltage_estimator_axi_awvalid(0) => axi_interconnect_0_M28_AXI_AWVALID(0),
      voltage_estimator_axi_bready(0) => axi_interconnect_0_M28_AXI_BREADY(0),
      voltage_estimator_axi_bresp(1 downto 0) => axi_interconnect_0_M28_AXI_BRESP(1 downto 0),
      voltage_estimator_axi_bvalid(0) => axi_interconnect_0_M28_AXI_BVALID(0),
      voltage_estimator_axi_rdata(31 downto 0) => axi_interconnect_0_M28_AXI_RDATA(31 downto 0),
      voltage_estimator_axi_rready(0) => axi_interconnect_0_M28_AXI_RREADY(0),
      voltage_estimator_axi_rresp(1 downto 0) => axi_interconnect_0_M28_AXI_RRESP(1 downto 0),
      voltage_estimator_axi_rvalid(0) => axi_interconnect_0_M28_AXI_RVALID(0),
      voltage_estimator_axi_wdata(31 downto 0) => axi_interconnect_0_M28_AXI_WDATA(31 downto 0),
      voltage_estimator_axi_wready(0) => axi_interconnect_0_M28_AXI_WREADY(0),
      voltage_estimator_axi_wstrb(3 downto 0) => axi_interconnect_0_M28_AXI_WSTRB(3 downto 0),
      voltage_estimator_axi_wvalid(0) => axi_interconnect_0_M28_AXI_WVALID(0),
      watchdog_exp_in => xlconstant_3_dout(0),
      watchdog_expired => converter_1_watchdog_expired
    );
converter_2: entity work.converter_2_imp_L88013
     port map (
      AD(51 downto 0) => multiplexer_0_ADC_2(51 downto 0),
      AD_Filter_AXI_araddr(31 downto 0) => axi_interconnect_0_M05_AXI_ARADDR(31 downto 0),
      AD_Filter_AXI_arprot(2 downto 0) => axi_interconnect_0_M05_AXI_ARPROT(2 downto 0),
      AD_Filter_AXI_arready(0) => axi_interconnect_0_M05_AXI_ARREADY(0),
      AD_Filter_AXI_arvalid(0) => axi_interconnect_0_M05_AXI_ARVALID(0),
      AD_Filter_AXI_awaddr(31 downto 0) => axi_interconnect_0_M05_AXI_AWADDR(31 downto 0),
      AD_Filter_AXI_awprot(2 downto 0) => axi_interconnect_0_M05_AXI_AWPROT(2 downto 0),
      AD_Filter_AXI_awready(0) => axi_interconnect_0_M05_AXI_AWREADY(0),
      AD_Filter_AXI_awvalid(0) => axi_interconnect_0_M05_AXI_AWVALID(0),
      AD_Filter_AXI_bready(0) => axi_interconnect_0_M05_AXI_BREADY(0),
      AD_Filter_AXI_bresp(1 downto 0) => axi_interconnect_0_M05_AXI_BRESP(1 downto 0),
      AD_Filter_AXI_bvalid(0) => axi_interconnect_0_M05_AXI_BVALID(0),
      AD_Filter_AXI_rdata(31 downto 0) => axi_interconnect_0_M05_AXI_RDATA(31 downto 0),
      AD_Filter_AXI_rready(0) => axi_interconnect_0_M05_AXI_RREADY(0),
      AD_Filter_AXI_rresp(1 downto 0) => axi_interconnect_0_M05_AXI_RRESP(1 downto 0),
      AD_Filter_AXI_rvalid(0) => axi_interconnect_0_M05_AXI_RVALID(0),
      AD_Filter_AXI_wdata(31 downto 0) => axi_interconnect_0_M05_AXI_WDATA(31 downto 0),
      AD_Filter_AXI_wready(0) => axi_interconnect_0_M05_AXI_WREADY(0),
      AD_Filter_AXI_wstrb(3 downto 0) => axi_interconnect_0_M05_AXI_WSTRB(3 downto 0),
      AD_Filter_AXI_wvalid(0) => axi_interconnect_0_M05_AXI_WVALID(0),
      AD_Integrator_AXI5_araddr(31 downto 0) => axi_interconnect_0_M16_AXI_ARADDR(31 downto 0),
      AD_Integrator_AXI5_arprot(2 downto 0) => axi_interconnect_0_M16_AXI_ARPROT(2 downto 0),
      AD_Integrator_AXI5_arready(0) => axi_interconnect_0_M16_AXI_ARREADY(0),
      AD_Integrator_AXI5_arvalid(0) => axi_interconnect_0_M16_AXI_ARVALID(0),
      AD_Integrator_AXI5_awaddr(31 downto 0) => axi_interconnect_0_M16_AXI_AWADDR(31 downto 0),
      AD_Integrator_AXI5_awprot(2 downto 0) => axi_interconnect_0_M16_AXI_AWPROT(2 downto 0),
      AD_Integrator_AXI5_awready(0) => axi_interconnect_0_M16_AXI_AWREADY(0),
      AD_Integrator_AXI5_awvalid(0) => axi_interconnect_0_M16_AXI_AWVALID(0),
      AD_Integrator_AXI5_bready(0) => axi_interconnect_0_M16_AXI_BREADY(0),
      AD_Integrator_AXI5_bresp(1 downto 0) => axi_interconnect_0_M16_AXI_BRESP(1 downto 0),
      AD_Integrator_AXI5_bvalid(0) => axi_interconnect_0_M16_AXI_BVALID(0),
      AD_Integrator_AXI5_rdata(31 downto 0) => axi_interconnect_0_M16_AXI_RDATA(31 downto 0),
      AD_Integrator_AXI5_rready(0) => axi_interconnect_0_M16_AXI_RREADY(0),
      AD_Integrator_AXI5_rresp(1 downto 0) => axi_interconnect_0_M16_AXI_RRESP(1 downto 0),
      AD_Integrator_AXI5_rvalid(0) => axi_interconnect_0_M16_AXI_RVALID(0),
      AD_Integrator_AXI5_wdata(31 downto 0) => axi_interconnect_0_M16_AXI_WDATA(31 downto 0),
      AD_Integrator_AXI5_wready(0) => axi_interconnect_0_M16_AXI_WREADY(0),
      AD_Integrator_AXI5_wstrb(3 downto 0) => axi_interconnect_0_M16_AXI_WSTRB(3 downto 0),
      AD_Integrator_AXI5_wvalid(0) => axi_interconnect_0_M16_AXI_WVALID(0),
      AD_filtered(51 downto 0) => converter_2_AD_filtered(51 downto 0),
      AD_integral(119 downto 0) => converter_2_AD_integral(119 downto 0),
      AD_signal_in_new => ad_converter_serial_receiver_0_ad_signal_new_busclk,
      CurrentRef_AXI3_araddr(31 downto 0) => axi_interconnect_0_M14_AXI_ARADDR(31 downto 0),
      CurrentRef_AXI3_arprot(2 downto 0) => axi_interconnect_0_M14_AXI_ARPROT(2 downto 0),
      CurrentRef_AXI3_arready(0) => axi_interconnect_0_M14_AXI_ARREADY(0),
      CurrentRef_AXI3_arvalid(0) => axi_interconnect_0_M14_AXI_ARVALID(0),
      CurrentRef_AXI3_awaddr(31 downto 0) => axi_interconnect_0_M14_AXI_AWADDR(31 downto 0),
      CurrentRef_AXI3_awprot(2 downto 0) => axi_interconnect_0_M14_AXI_AWPROT(2 downto 0),
      CurrentRef_AXI3_awready(0) => axi_interconnect_0_M14_AXI_AWREADY(0),
      CurrentRef_AXI3_awvalid(0) => axi_interconnect_0_M14_AXI_AWVALID(0),
      CurrentRef_AXI3_bready(0) => axi_interconnect_0_M14_AXI_BREADY(0),
      CurrentRef_AXI3_bresp(1 downto 0) => axi_interconnect_0_M14_AXI_BRESP(1 downto 0),
      CurrentRef_AXI3_bvalid(0) => axi_interconnect_0_M14_AXI_BVALID(0),
      CurrentRef_AXI3_rdata(31 downto 0) => axi_interconnect_0_M14_AXI_RDATA(31 downto 0),
      CurrentRef_AXI3_rready(0) => axi_interconnect_0_M14_AXI_RREADY(0),
      CurrentRef_AXI3_rresp(1 downto 0) => axi_interconnect_0_M14_AXI_RRESP(1 downto 0),
      CurrentRef_AXI3_rvalid(0) => axi_interconnect_0_M14_AXI_RVALID(0),
      CurrentRef_AXI3_wdata(31 downto 0) => axi_interconnect_0_M14_AXI_WDATA(31 downto 0),
      CurrentRef_AXI3_wready(0) => axi_interconnect_0_M14_AXI_WREADY(0),
      CurrentRef_AXI3_wstrb(3 downto 0) => axi_interconnect_0_M14_AXI_WSTRB(3 downto 0),
      CurrentRef_AXI3_wvalid(0) => axi_interconnect_0_M14_AXI_WVALID(0),
      Driver_interface_AXI1_araddr(31 downto 0) => axi_interconnect_0_M09_AXI_ARADDR(31 downto 0),
      Driver_interface_AXI1_arprot(2 downto 0) => axi_interconnect_0_M09_AXI_ARPROT(2 downto 0),
      Driver_interface_AXI1_arready(0) => axi_interconnect_0_M09_AXI_ARREADY(0),
      Driver_interface_AXI1_arvalid(0) => axi_interconnect_0_M09_AXI_ARVALID(0),
      Driver_interface_AXI1_awaddr(31 downto 0) => axi_interconnect_0_M09_AXI_AWADDR(31 downto 0),
      Driver_interface_AXI1_awprot(2 downto 0) => axi_interconnect_0_M09_AXI_AWPROT(2 downto 0),
      Driver_interface_AXI1_awready(0) => axi_interconnect_0_M09_AXI_AWREADY(0),
      Driver_interface_AXI1_awvalid(0) => axi_interconnect_0_M09_AXI_AWVALID(0),
      Driver_interface_AXI1_bready(0) => axi_interconnect_0_M09_AXI_BREADY(0),
      Driver_interface_AXI1_bresp(1 downto 0) => axi_interconnect_0_M09_AXI_BRESP(1 downto 0),
      Driver_interface_AXI1_bvalid(0) => axi_interconnect_0_M09_AXI_BVALID(0),
      Driver_interface_AXI1_rdata(31 downto 0) => axi_interconnect_0_M09_AXI_RDATA(31 downto 0),
      Driver_interface_AXI1_rready(0) => axi_interconnect_0_M09_AXI_RREADY(0),
      Driver_interface_AXI1_rresp(1 downto 0) => axi_interconnect_0_M09_AXI_RRESP(1 downto 0),
      Driver_interface_AXI1_rvalid(0) => axi_interconnect_0_M09_AXI_RVALID(0),
      Driver_interface_AXI1_wdata(31 downto 0) => axi_interconnect_0_M09_AXI_WDATA(31 downto 0),
      Driver_interface_AXI1_wready(0) => axi_interconnect_0_M09_AXI_WREADY(0),
      Driver_interface_AXI1_wstrb(3 downto 0) => axi_interconnect_0_M09_AXI_WSTRB(3 downto 0),
      Driver_interface_AXI1_wvalid(0) => axi_interconnect_0_M09_AXI_WVALID(0),
      FCLK_Reset(0) => processing_system7_0_FCLK_RESET0_N,
      HysteresisCon_AXI7_araddr(31 downto 0) => axi_interconnect_0_M18_AXI_ARADDR(31 downto 0),
      HysteresisCon_AXI7_arprot(2 downto 0) => axi_interconnect_0_M18_AXI_ARPROT(2 downto 0),
      HysteresisCon_AXI7_arready(0) => axi_interconnect_0_M18_AXI_ARREADY(0),
      HysteresisCon_AXI7_arvalid(0) => axi_interconnect_0_M18_AXI_ARVALID(0),
      HysteresisCon_AXI7_awaddr(31 downto 0) => axi_interconnect_0_M18_AXI_AWADDR(31 downto 0),
      HysteresisCon_AXI7_awprot(2 downto 0) => axi_interconnect_0_M18_AXI_AWPROT(2 downto 0),
      HysteresisCon_AXI7_awready(0) => axi_interconnect_0_M18_AXI_AWREADY(0),
      HysteresisCon_AXI7_awvalid(0) => axi_interconnect_0_M18_AXI_AWVALID(0),
      HysteresisCon_AXI7_bready(0) => axi_interconnect_0_M18_AXI_BREADY(0),
      HysteresisCon_AXI7_bresp(1 downto 0) => axi_interconnect_0_M18_AXI_BRESP(1 downto 0),
      HysteresisCon_AXI7_bvalid(0) => axi_interconnect_0_M18_AXI_BVALID(0),
      HysteresisCon_AXI7_rdata(31 downto 0) => axi_interconnect_0_M18_AXI_RDATA(31 downto 0),
      HysteresisCon_AXI7_rready(0) => axi_interconnect_0_M18_AXI_RREADY(0),
      HysteresisCon_AXI7_rresp(1 downto 0) => axi_interconnect_0_M18_AXI_RRESP(1 downto 0),
      HysteresisCon_AXI7_rvalid(0) => axi_interconnect_0_M18_AXI_RVALID(0),
      HysteresisCon_AXI7_wdata(31 downto 0) => axi_interconnect_0_M18_AXI_WDATA(31 downto 0),
      HysteresisCon_AXI7_wready(0) => axi_interconnect_0_M18_AXI_WREADY(0),
      HysteresisCon_AXI7_wstrb(3 downto 0) => axi_interconnect_0_M18_AXI_WSTRB(3 downto 0),
      HysteresisCon_AXI7_wvalid(0) => axi_interconnect_0_M18_AXI_WVALID(0),
      Intr(0) => NLW_converter_2_Intr_UNCONNECTED(0),
      PWM_AXI8_araddr(31 downto 0) => axi_interconnect_0_M19_AXI_ARADDR(31 downto 0),
      PWM_AXI8_arprot(2 downto 0) => axi_interconnect_0_M19_AXI_ARPROT(2 downto 0),
      PWM_AXI8_arready(0) => axi_interconnect_0_M19_AXI_ARREADY(0),
      PWM_AXI8_arvalid(0) => axi_interconnect_0_M19_AXI_ARVALID(0),
      PWM_AXI8_awaddr(31 downto 0) => axi_interconnect_0_M19_AXI_AWADDR(31 downto 0),
      PWM_AXI8_awprot(2 downto 0) => axi_interconnect_0_M19_AXI_AWPROT(2 downto 0),
      PWM_AXI8_awready(0) => axi_interconnect_0_M19_AXI_AWREADY(0),
      PWM_AXI8_awvalid(0) => axi_interconnect_0_M19_AXI_AWVALID(0),
      PWM_AXI8_bready(0) => axi_interconnect_0_M19_AXI_BREADY(0),
      PWM_AXI8_bresp(1 downto 0) => axi_interconnect_0_M19_AXI_BRESP(1 downto 0),
      PWM_AXI8_bvalid(0) => axi_interconnect_0_M19_AXI_BVALID(0),
      PWM_AXI8_rdata(31 downto 0) => axi_interconnect_0_M19_AXI_RDATA(31 downto 0),
      PWM_AXI8_rready(0) => axi_interconnect_0_M19_AXI_RREADY(0),
      PWM_AXI8_rresp(1 downto 0) => axi_interconnect_0_M19_AXI_RRESP(1 downto 0),
      PWM_AXI8_rvalid(0) => axi_interconnect_0_M19_AXI_RVALID(0),
      PWM_AXI8_wdata(31 downto 0) => axi_interconnect_0_M19_AXI_WDATA(31 downto 0),
      PWM_AXI8_wready(0) => axi_interconnect_0_M19_AXI_WREADY(0),
      PWM_AXI8_wstrb(3 downto 0) => axi_interconnect_0_M19_AXI_WSTRB(3 downto 0),
      PWM_AXI8_wvalid(0) => axi_interconnect_0_M19_AXI_WVALID(0),
      S_AXI_ACLK => processing_system7_0_FCLK_CLK0,
      S_AXI_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      Sampled_Integral_AXI6_araddr(31 downto 0) => axi_interconnect_0_M17_AXI_ARADDR(31 downto 0),
      Sampled_Integral_AXI6_arprot(2 downto 0) => axi_interconnect_0_M17_AXI_ARPROT(2 downto 0),
      Sampled_Integral_AXI6_arready(0) => axi_interconnect_0_M17_AXI_ARREADY(0),
      Sampled_Integral_AXI6_arvalid(0) => axi_interconnect_0_M17_AXI_ARVALID(0),
      Sampled_Integral_AXI6_awaddr(31 downto 0) => axi_interconnect_0_M17_AXI_AWADDR(31 downto 0),
      Sampled_Integral_AXI6_awprot(2 downto 0) => axi_interconnect_0_M17_AXI_AWPROT(2 downto 0),
      Sampled_Integral_AXI6_awready(0) => axi_interconnect_0_M17_AXI_AWREADY(0),
      Sampled_Integral_AXI6_awvalid(0) => axi_interconnect_0_M17_AXI_AWVALID(0),
      Sampled_Integral_AXI6_bready(0) => axi_interconnect_0_M17_AXI_BREADY(0),
      Sampled_Integral_AXI6_bresp(1 downto 0) => axi_interconnect_0_M17_AXI_BRESP(1 downto 0),
      Sampled_Integral_AXI6_bvalid(0) => axi_interconnect_0_M17_AXI_BVALID(0),
      Sampled_Integral_AXI6_rdata(31 downto 0) => axi_interconnect_0_M17_AXI_RDATA(31 downto 0),
      Sampled_Integral_AXI6_rready(0) => axi_interconnect_0_M17_AXI_RREADY(0),
      Sampled_Integral_AXI6_rresp(1 downto 0) => axi_interconnect_0_M17_AXI_RRESP(1 downto 0),
      Sampled_Integral_AXI6_rvalid(0) => axi_interconnect_0_M17_AXI_RVALID(0),
      Sampled_Integral_AXI6_wdata(31 downto 0) => axi_interconnect_0_M17_AXI_WDATA(31 downto 0),
      Sampled_Integral_AXI6_wready(0) => axi_interconnect_0_M17_AXI_WREADY(0),
      Sampled_Integral_AXI6_wstrb(3 downto 0) => axi_interconnect_0_M17_AXI_WSTRB(3 downto 0),
      Sampled_Integral_AXI6_wvalid(0) => axi_interconnect_0_M17_AXI_WVALID(0),
      SwitchingCounter_AXI4_araddr(31 downto 0) => axi_interconnect_0_M15_AXI_ARADDR(31 downto 0),
      SwitchingCounter_AXI4_arprot(2 downto 0) => axi_interconnect_0_M15_AXI_ARPROT(2 downto 0),
      SwitchingCounter_AXI4_arready(0) => axi_interconnect_0_M15_AXI_ARREADY(0),
      SwitchingCounter_AXI4_arvalid(0) => axi_interconnect_0_M15_AXI_ARVALID(0),
      SwitchingCounter_AXI4_awaddr(31 downto 0) => axi_interconnect_0_M15_AXI_AWADDR(31 downto 0),
      SwitchingCounter_AXI4_awprot(2 downto 0) => axi_interconnect_0_M15_AXI_AWPROT(2 downto 0),
      SwitchingCounter_AXI4_awready(0) => axi_interconnect_0_M15_AXI_AWREADY(0),
      SwitchingCounter_AXI4_awvalid(0) => axi_interconnect_0_M15_AXI_AWVALID(0),
      SwitchingCounter_AXI4_bready(0) => axi_interconnect_0_M15_AXI_BREADY(0),
      SwitchingCounter_AXI4_bresp(1 downto 0) => axi_interconnect_0_M15_AXI_BRESP(1 downto 0),
      SwitchingCounter_AXI4_bvalid(0) => axi_interconnect_0_M15_AXI_BVALID(0),
      SwitchingCounter_AXI4_rdata(31 downto 0) => axi_interconnect_0_M15_AXI_RDATA(31 downto 0),
      SwitchingCounter_AXI4_rready(0) => axi_interconnect_0_M15_AXI_RREADY(0),
      SwitchingCounter_AXI4_rresp(1 downto 0) => axi_interconnect_0_M15_AXI_RRESP(1 downto 0),
      SwitchingCounter_AXI4_rvalid(0) => axi_interconnect_0_M15_AXI_RVALID(0),
      SwitchingCounter_AXI4_wdata(31 downto 0) => axi_interconnect_0_M15_AXI_WDATA(31 downto 0),
      SwitchingCounter_AXI4_wready(0) => axi_interconnect_0_M15_AXI_WREADY(0),
      SwitchingCounter_AXI4_wstrb(3 downto 0) => axi_interconnect_0_M15_AXI_WSTRB(3 downto 0),
      SwitchingCounter_AXI4_wvalid(0) => axi_interconnect_0_M15_AXI_WVALID(0),
      SynchSampling_AXI2_araddr(31 downto 0) => axi_interconnect_0_M13_AXI_ARADDR(31 downto 0),
      SynchSampling_AXI2_arprot(2 downto 0) => axi_interconnect_0_M13_AXI_ARPROT(2 downto 0),
      SynchSampling_AXI2_arready(0) => axi_interconnect_0_M13_AXI_ARREADY(0),
      SynchSampling_AXI2_arvalid(0) => axi_interconnect_0_M13_AXI_ARVALID(0),
      SynchSampling_AXI2_awaddr(31 downto 0) => axi_interconnect_0_M13_AXI_AWADDR(31 downto 0),
      SynchSampling_AXI2_awprot(2 downto 0) => axi_interconnect_0_M13_AXI_AWPROT(2 downto 0),
      SynchSampling_AXI2_awready(0) => axi_interconnect_0_M13_AXI_AWREADY(0),
      SynchSampling_AXI2_awvalid(0) => axi_interconnect_0_M13_AXI_AWVALID(0),
      SynchSampling_AXI2_bready(0) => axi_interconnect_0_M13_AXI_BREADY(0),
      SynchSampling_AXI2_bresp(1 downto 0) => axi_interconnect_0_M13_AXI_BRESP(1 downto 0),
      SynchSampling_AXI2_bvalid(0) => axi_interconnect_0_M13_AXI_BVALID(0),
      SynchSampling_AXI2_rdata(31 downto 0) => axi_interconnect_0_M13_AXI_RDATA(31 downto 0),
      SynchSampling_AXI2_rready(0) => axi_interconnect_0_M13_AXI_RREADY(0),
      SynchSampling_AXI2_rresp(1 downto 0) => axi_interconnect_0_M13_AXI_RRESP(1 downto 0),
      SynchSampling_AXI2_rvalid(0) => axi_interconnect_0_M13_AXI_RVALID(0),
      SynchSampling_AXI2_wdata(31 downto 0) => axi_interconnect_0_M13_AXI_WDATA(31 downto 0),
      SynchSampling_AXI2_wready(0) => axi_interconnect_0_M13_AXI_WREADY(0),
      SynchSampling_AXI2_wstrb(3 downto 0) => axi_interconnect_0_M13_AXI_WSTRB(3 downto 0),
      SynchSampling_AXI2_wvalid(0) => axi_interconnect_0_M13_AXI_WVALID(0),
      Synch_sampling(51 downto 0) => converter_2_Synch_sampling(51 downto 0),
      TripLimit_AXI_araddr(31 downto 0) => axi_interconnect_0_M31_AXI_ARADDR(31 downto 0),
      TripLimit_AXI_arprot(2 downto 0) => axi_interconnect_0_M31_AXI_ARPROT(2 downto 0),
      TripLimit_AXI_arready(0) => axi_interconnect_0_M31_AXI_ARREADY(0),
      TripLimit_AXI_arvalid(0) => axi_interconnect_0_M31_AXI_ARVALID(0),
      TripLimit_AXI_awaddr(31 downto 0) => axi_interconnect_0_M31_AXI_AWADDR(31 downto 0),
      TripLimit_AXI_awprot(2 downto 0) => axi_interconnect_0_M31_AXI_AWPROT(2 downto 0),
      TripLimit_AXI_awready(0) => axi_interconnect_0_M31_AXI_AWREADY(0),
      TripLimit_AXI_awvalid(0) => axi_interconnect_0_M31_AXI_AWVALID(0),
      TripLimit_AXI_bready(0) => axi_interconnect_0_M31_AXI_BREADY(0),
      TripLimit_AXI_bresp(1 downto 0) => axi_interconnect_0_M31_AXI_BRESP(1 downto 0),
      TripLimit_AXI_bvalid(0) => axi_interconnect_0_M31_AXI_BVALID(0),
      TripLimit_AXI_rdata(31 downto 0) => axi_interconnect_0_M31_AXI_RDATA(31 downto 0),
      TripLimit_AXI_rready(0) => axi_interconnect_0_M31_AXI_RREADY(0),
      TripLimit_AXI_rresp(1 downto 0) => axi_interconnect_0_M31_AXI_RRESP(1 downto 0),
      TripLimit_AXI_rvalid(0) => axi_interconnect_0_M31_AXI_RVALID(0),
      TripLimit_AXI_wdata(31 downto 0) => axi_interconnect_0_M31_AXI_WDATA(31 downto 0),
      TripLimit_AXI_wready(0) => axi_interconnect_0_M31_AXI_WREADY(0),
      TripLimit_AXI_wstrb(3 downto 0) => axi_interconnect_0_M31_AXI_WSTRB(3 downto 0),
      TripLimit_AXI_wvalid(0) => axi_interconnect_0_M31_AXI_WVALID(0),
      driver_enable => converter_2_driver_enable,
      driver_ok => DRIVER2_OK_1,
      driver_reset => converter_2_driver_reset,
      driver_signals(5 downto 0) => converter_2_driver_signals(5 downto 0),
      driver_status(3 downto 0) => DRIVER2_T_1(3 downto 0),
      hw_interlock_in(0) => HW_INTERLOCK_1(0),
      hysteresis_error(41 downto 0) => converter_2_hysteresis_error(41 downto 0),
      pilot_signal => NLW_converter_2_pilot_signal_UNCONNECTED,
      pwm_sync_input(2 downto 0) => converter_1_synch_out(2 downto 0),
      voltage_estimator_axi_araddr(31 downto 0) => axi_interconnect_0_M29_AXI_ARADDR(31 downto 0),
      voltage_estimator_axi_arready(0) => axi_interconnect_0_M29_AXI_ARREADY(0),
      voltage_estimator_axi_arvalid(0) => axi_interconnect_0_M29_AXI_ARVALID(0),
      voltage_estimator_axi_awaddr(31 downto 0) => axi_interconnect_0_M29_AXI_AWADDR(31 downto 0),
      voltage_estimator_axi_awready(0) => axi_interconnect_0_M29_AXI_AWREADY(0),
      voltage_estimator_axi_awvalid(0) => axi_interconnect_0_M29_AXI_AWVALID(0),
      voltage_estimator_axi_bready(0) => axi_interconnect_0_M29_AXI_BREADY(0),
      voltage_estimator_axi_bresp(1 downto 0) => axi_interconnect_0_M29_AXI_BRESP(1 downto 0),
      voltage_estimator_axi_bvalid(0) => axi_interconnect_0_M29_AXI_BVALID(0),
      voltage_estimator_axi_rdata(31 downto 0) => axi_interconnect_0_M29_AXI_RDATA(31 downto 0),
      voltage_estimator_axi_rready(0) => axi_interconnect_0_M29_AXI_RREADY(0),
      voltage_estimator_axi_rresp(1 downto 0) => axi_interconnect_0_M29_AXI_RRESP(1 downto 0),
      voltage_estimator_axi_rvalid(0) => axi_interconnect_0_M29_AXI_RVALID(0),
      voltage_estimator_axi_wdata(31 downto 0) => axi_interconnect_0_M29_AXI_WDATA(31 downto 0),
      voltage_estimator_axi_wready(0) => axi_interconnect_0_M29_AXI_WREADY(0),
      voltage_estimator_axi_wstrb(3 downto 0) => axi_interconnect_0_M29_AXI_WSTRB(3 downto 0),
      voltage_estimator_axi_wvalid(0) => axi_interconnect_0_M29_AXI_WVALID(0),
      watchdog_exp_in => converter_1_watchdog_expired,
      watchdog_expired => NLW_converter_2_watchdog_expired_UNCONNECTED
    );
da_converter: component design_1_da_converter_0
     port map (
      S_AXI_ACLK => processing_system7_0_FCLK_CLK0,
      S_AXI_ARADDR(5 downto 0) => axi_interconnect_0_M04_AXI_ARADDR(5 downto 0),
      S_AXI_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      S_AXI_ARPROT(2 downto 0) => axi_interconnect_0_M04_AXI_ARPROT(2 downto 0),
      S_AXI_ARREADY => axi_interconnect_0_M04_AXI_ARREADY,
      S_AXI_ARVALID => axi_interconnect_0_M04_AXI_ARVALID(0),
      S_AXI_AWADDR(5 downto 0) => axi_interconnect_0_M04_AXI_AWADDR(5 downto 0),
      S_AXI_AWPROT(2 downto 0) => axi_interconnect_0_M04_AXI_AWPROT(2 downto 0),
      S_AXI_AWREADY => axi_interconnect_0_M04_AXI_AWREADY,
      S_AXI_AWVALID => axi_interconnect_0_M04_AXI_AWVALID(0),
      S_AXI_BREADY => axi_interconnect_0_M04_AXI_BREADY(0),
      S_AXI_BRESP(1 downto 0) => axi_interconnect_0_M04_AXI_BRESP(1 downto 0),
      S_AXI_BVALID => axi_interconnect_0_M04_AXI_BVALID,
      S_AXI_RDATA(31 downto 0) => axi_interconnect_0_M04_AXI_RDATA(31 downto 0),
      S_AXI_RREADY => axi_interconnect_0_M04_AXI_RREADY(0),
      S_AXI_RRESP(1 downto 0) => axi_interconnect_0_M04_AXI_RRESP(1 downto 0),
      S_AXI_RVALID => axi_interconnect_0_M04_AXI_RVALID,
      S_AXI_WDATA(31 downto 0) => axi_interconnect_0_M04_AXI_WDATA(31 downto 0),
      S_AXI_WREADY => axi_interconnect_0_M04_AXI_WREADY,
      S_AXI_WSTRB(3 downto 0) => axi_interconnect_0_M04_AXI_WSTRB(3 downto 0),
      S_AXI_WVALID => axi_interconnect_0_M04_AXI_WVALID(0),
      da_a_b => da_converter_interface_0_da_a_b,
      da_ab_cs => da_converter_interface_0_da_ab_cs,
      da_cd_cs => da_converter_interface_0_da_cd_cs,
      da_d(11 downto 0) => da_converter_interface_0_da_d(11 downto 0),
      da_rw => NLW_da_converter_da_rw_UNCONNECTED,
      signal_in_a(767 downto 0) => array_resize_0_array_out(767 downto 0),
      signal_in_b(767 downto 0) => array_resize_0_array_out(767 downto 0),
      signal_in_c(767 downto 0) => array_resize_0_array_out(767 downto 0),
      signal_in_d(767 downto 0) => array_resize_0_array_out(767 downto 0),
      signal_in_new(3 downto 0) => xlconstant_1_dout(3 downto 0)
    );
emu_dc_0: component design_1_emu_dc_0_1
     port map (
      clk => processing_system7_0_FCLK_CLK0,
      csv_out(0) => NLW_emu_dc_0_csv_out_UNCONNECTED(0),
      emu_dc_aresetn => rst_ps7_0_100M_peripheral_aresetn(0),
      emu_dc_s_axi_araddr(6 downto 0) => axi_interconnect_0_M33_AXI_ARADDR(6 downto 0),
      emu_dc_s_axi_arready => axi_interconnect_0_M33_AXI_ARREADY,
      emu_dc_s_axi_arvalid => axi_interconnect_0_M33_AXI_ARVALID,
      emu_dc_s_axi_awaddr(6 downto 0) => axi_interconnect_0_M33_AXI_AWADDR(6 downto 0),
      emu_dc_s_axi_awready => axi_interconnect_0_M33_AXI_AWREADY,
      emu_dc_s_axi_awvalid => axi_interconnect_0_M33_AXI_AWVALID,
      emu_dc_s_axi_bready => axi_interconnect_0_M33_AXI_BREADY,
      emu_dc_s_axi_bresp(1 downto 0) => axi_interconnect_0_M33_AXI_BRESP(1 downto 0),
      emu_dc_s_axi_bvalid => axi_interconnect_0_M33_AXI_BVALID,
      emu_dc_s_axi_rdata(31 downto 0) => axi_interconnect_0_M33_AXI_RDATA(31 downto 0),
      emu_dc_s_axi_rready => axi_interconnect_0_M33_AXI_RREADY,
      emu_dc_s_axi_rresp(1 downto 0) => axi_interconnect_0_M33_AXI_RRESP(1 downto 0),
      emu_dc_s_axi_rvalid => axi_interconnect_0_M33_AXI_RVALID,
      emu_dc_s_axi_wdata(31 downto 0) => axi_interconnect_0_M33_AXI_WDATA(31 downto 0),
      emu_dc_s_axi_wready => axi_interconnect_0_M33_AXI_WREADY,
      emu_dc_s_axi_wstrb(3 downto 0) => axi_interconnect_0_M33_AXI_WSTRB(3 downto 0),
      emu_dc_s_axi_wvalid => axi_interconnect_0_M33_AXI_WVALID,
      enable_con1_in(0) => converter_1_driver_enable,
      enable_con2_in(0) => converter_2_driver_enable,
      gatesig1_in(5 downto 0) => converter_1_driver_signals(5 downto 0),
      gatesig2_in(5 downto 0) => converter_2_driver_signals(5 downto 0),
      ia_dac(15 downto 0) => emu_dc_0_ia_dac(15 downto 0),
      pu_speed_dac(15 downto 0) => emu_dc_0_pu_speed_dac(15 downto 0),
      signalbus_out(103 downto 0) => emulator_0_signalbus_out(103 downto 0),
      theta_el_dac(15 downto 0) => emu_dc_0_theta_el_dac(15 downto 0),
      theta_mech_dac(15 downto 0) => emu_dc_0_theta_mech_dac(15 downto 0),
      theta_sync_sampl(0) => util_vector_logic_2_Res(0),
      ua0_1_dac(15 downto 0) => emu_dc_0_ua0_1_dac(15 downto 0),
      uab_1_dac(15 downto 0) => emu_dc_0_uab_1_dac(15 downto 0),
      uab_2_dac(15 downto 0) => emu_dc_0_uab_2_dac(15 downto 0),
      ub0_1_dac(15 downto 0) => emu_dc_0_ub0_1_dac(15 downto 0),
      usv_out(0) => NLW_emu_dc_0_usv_out_UNCONNECTED(0)
    );
encoder_interface: component design_1_encoder_interface_0
     port map (
      ENCODER(2 downto 0) => ENCODER_1(2 downto 0),
      ENCODER_ERR(3 downto 0) => xlconcat_0_dout1(3 downto 0),
      LEDS(3 downto 0) => incremental_encoder_interface_0_LEDS(3 downto 0),
      S_AXI_ACLK => processing_system7_0_FCLK_CLK0,
      S_AXI_ARADDR(4 downto 0) => axi_interconnect_0_M10_AXI_ARADDR(4 downto 0),
      S_AXI_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      S_AXI_ARPROT(2 downto 0) => axi_interconnect_0_M10_AXI_ARPROT(2 downto 0),
      S_AXI_ARREADY => axi_interconnect_0_M10_AXI_ARREADY,
      S_AXI_ARVALID => axi_interconnect_0_M10_AXI_ARVALID(0),
      S_AXI_AWADDR(4 downto 0) => axi_interconnect_0_M10_AXI_AWADDR(4 downto 0),
      S_AXI_AWPROT(2 downto 0) => axi_interconnect_0_M10_AXI_AWPROT(2 downto 0),
      S_AXI_AWREADY => axi_interconnect_0_M10_AXI_AWREADY,
      S_AXI_AWVALID => axi_interconnect_0_M10_AXI_AWVALID(0),
      S_AXI_BREADY => axi_interconnect_0_M10_AXI_BREADY(0),
      S_AXI_BRESP(1 downto 0) => axi_interconnect_0_M10_AXI_BRESP(1 downto 0),
      S_AXI_BVALID => axi_interconnect_0_M10_AXI_BVALID,
      S_AXI_RDATA(31 downto 0) => axi_interconnect_0_M10_AXI_RDATA(31 downto 0),
      S_AXI_RREADY => axi_interconnect_0_M10_AXI_RREADY(0),
      S_AXI_RRESP(1 downto 0) => axi_interconnect_0_M10_AXI_RRESP(1 downto 0),
      S_AXI_RVALID => axi_interconnect_0_M10_AXI_RVALID,
      S_AXI_WDATA(31 downto 0) => axi_interconnect_0_M10_AXI_WDATA(31 downto 0),
      S_AXI_WREADY => axi_interconnect_0_M10_AXI_WREADY,
      S_AXI_WSTRB(3 downto 0) => axi_interconnect_0_M10_AXI_WSTRB(3 downto 0),
      S_AXI_WVALID => axi_interconnect_0_M10_AXI_WVALID(0),
      edge_time(31 downto 0) => NLW_encoder_interface_edge_time_UNCONNECTED(31 downto 0),
      edge_time_valid_flag => NLW_encoder_interface_edge_time_valid_flag_UNCONNECTED,
      encoder_counter_value(31 downto 0) => NLW_encoder_interface_encoder_counter_value_UNCONNECTED(31 downto 0),
      zero_capture_value(31 downto 0) => NLW_encoder_interface_zero_capture_value_UNCONNECTED(31 downto 0)
    );
irq_xlconcat_0: component design_1_irq_xlconcat_0_1
     port map (
      In0(0) => axi_timer_0_interrupt,
      In1(0) => converter_1_Intr,
      dout(1 downto 0) => irq_xlconcat_0_dout(1 downto 0)
    );
multiplexer_0: component design_1_multiplexer_0_0
     port map (
      ADC_1(51 downto 0) => multiplexer_0_ADC_1(51 downto 0),
      ADC_2(51 downto 0) => multiplexer_0_ADC_2(51 downto 0),
      Driver_Enable_1_i => converter_1_driver_enable,
      Driver_Enable_1_o => multiplexer_0_Driver_Enable_1_o,
      Driver_Enable_2_i => converter_2_driver_enable,
      Driver_Enable_2_o => multiplexer_0_Driver_Enable_2_o,
      GND => xlconstant_5_dout(0),
      adc_conv(103 downto 0) => xlconcat_2_dout(103 downto 0),
      emulator_out(103 downto 0) => emulator_0_signalbus_out(103 downto 0),
      s_axi_aclk => processing_system7_0_FCLK_CLK0,
      s_axi_araddr(3 downto 0) => axi_interconnect_0_M32_AXI_ARADDR(3 downto 0),
      s_axi_aresetn => rst_ps7_0_100M_peripheral_aresetn(0),
      s_axi_arprot(2 downto 0) => axi_interconnect_0_M32_AXI_ARPROT(2 downto 0),
      s_axi_arready => axi_interconnect_0_M32_AXI_ARREADY,
      s_axi_arvalid => axi_interconnect_0_M32_AXI_ARVALID,
      s_axi_awaddr(3 downto 0) => axi_interconnect_0_M32_AXI_AWADDR(3 downto 0),
      s_axi_awprot(2 downto 0) => axi_interconnect_0_M32_AXI_AWPROT(2 downto 0),
      s_axi_awready => axi_interconnect_0_M32_AXI_AWREADY,
      s_axi_awvalid => axi_interconnect_0_M32_AXI_AWVALID,
      s_axi_bready => axi_interconnect_0_M32_AXI_BREADY,
      s_axi_bresp(1 downto 0) => axi_interconnect_0_M32_AXI_BRESP(1 downto 0),
      s_axi_bvalid => axi_interconnect_0_M32_AXI_BVALID,
      s_axi_rdata(31 downto 0) => axi_interconnect_0_M32_AXI_RDATA(31 downto 0),
      s_axi_rready => axi_interconnect_0_M32_AXI_RREADY,
      s_axi_rresp(1 downto 0) => axi_interconnect_0_M32_AXI_RRESP(1 downto 0),
      s_axi_rvalid => axi_interconnect_0_M32_AXI_RVALID,
      s_axi_wdata(31 downto 0) => axi_interconnect_0_M32_AXI_WDATA(31 downto 0),
      s_axi_wready => axi_interconnect_0_M32_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => axi_interconnect_0_M32_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => axi_interconnect_0_M32_AXI_WVALID
    );
processing_system7_0: component design_1_processing_system7_0_0
     port map (
      DDR_Addr(14 downto 0) => DDR_addr(14 downto 0),
      DDR_BankAddr(2 downto 0) => DDR_ba(2 downto 0),
      DDR_CAS_n => DDR_cas_n,
      DDR_CKE => DDR_cke,
      DDR_CS_n => DDR_cs_n,
      DDR_Clk => DDR_ck_p,
      DDR_Clk_n => DDR_ck_n,
      DDR_DM(3 downto 0) => DDR_dm(3 downto 0),
      DDR_DQ(31 downto 0) => DDR_dq(31 downto 0),
      DDR_DQS(3 downto 0) => DDR_dqs_p(3 downto 0),
      DDR_DQS_n(3 downto 0) => DDR_dqs_n(3 downto 0),
      DDR_DRSTB => DDR_reset_n,
      DDR_ODT => DDR_odt,
      DDR_RAS_n => DDR_ras_n,
      DDR_VRN => FIXED_IO_ddr_vrn,
      DDR_VRP => FIXED_IO_ddr_vrp,
      DDR_WEB => DDR_we_n,
      FCLK_CLK0 => processing_system7_0_FCLK_CLK0,
      FCLK_CLK1 => processing_system7_0_FCLK_CLK1,
      FCLK_RESET0_N => processing_system7_0_FCLK_RESET0_N,
      IRQ_F2P(1 downto 0) => irq_xlconcat_0_dout(1 downto 0),
      MIO(53 downto 0) => FIXED_IO_mio(53 downto 0),
      M_AXI_GP0_ACLK => processing_system7_0_FCLK_CLK0,
      M_AXI_GP0_ARADDR(31 downto 0) => processing_system7_0_M_AXI_GP0_ARADDR(31 downto 0),
      M_AXI_GP0_ARBURST(1 downto 0) => processing_system7_0_M_AXI_GP0_ARBURST(1 downto 0),
      M_AXI_GP0_ARCACHE(3 downto 0) => processing_system7_0_M_AXI_GP0_ARCACHE(3 downto 0),
      M_AXI_GP0_ARID(11 downto 0) => processing_system7_0_M_AXI_GP0_ARID(11 downto 0),
      M_AXI_GP0_ARLEN(3 downto 0) => processing_system7_0_M_AXI_GP0_ARLEN(3 downto 0),
      M_AXI_GP0_ARLOCK(1 downto 0) => processing_system7_0_M_AXI_GP0_ARLOCK(1 downto 0),
      M_AXI_GP0_ARPROT(2 downto 0) => processing_system7_0_M_AXI_GP0_ARPROT(2 downto 0),
      M_AXI_GP0_ARQOS(3 downto 0) => processing_system7_0_M_AXI_GP0_ARQOS(3 downto 0),
      M_AXI_GP0_ARREADY => processing_system7_0_M_AXI_GP0_ARREADY,
      M_AXI_GP0_ARSIZE(2 downto 0) => processing_system7_0_M_AXI_GP0_ARSIZE(2 downto 0),
      M_AXI_GP0_ARVALID => processing_system7_0_M_AXI_GP0_ARVALID,
      M_AXI_GP0_AWADDR(31 downto 0) => processing_system7_0_M_AXI_GP0_AWADDR(31 downto 0),
      M_AXI_GP0_AWBURST(1 downto 0) => processing_system7_0_M_AXI_GP0_AWBURST(1 downto 0),
      M_AXI_GP0_AWCACHE(3 downto 0) => processing_system7_0_M_AXI_GP0_AWCACHE(3 downto 0),
      M_AXI_GP0_AWID(11 downto 0) => processing_system7_0_M_AXI_GP0_AWID(11 downto 0),
      M_AXI_GP0_AWLEN(3 downto 0) => processing_system7_0_M_AXI_GP0_AWLEN(3 downto 0),
      M_AXI_GP0_AWLOCK(1 downto 0) => processing_system7_0_M_AXI_GP0_AWLOCK(1 downto 0),
      M_AXI_GP0_AWPROT(2 downto 0) => processing_system7_0_M_AXI_GP0_AWPROT(2 downto 0),
      M_AXI_GP0_AWQOS(3 downto 0) => processing_system7_0_M_AXI_GP0_AWQOS(3 downto 0),
      M_AXI_GP0_AWREADY => processing_system7_0_M_AXI_GP0_AWREADY,
      M_AXI_GP0_AWSIZE(2 downto 0) => processing_system7_0_M_AXI_GP0_AWSIZE(2 downto 0),
      M_AXI_GP0_AWVALID => processing_system7_0_M_AXI_GP0_AWVALID,
      M_AXI_GP0_BID(11 downto 0) => processing_system7_0_M_AXI_GP0_BID(11 downto 0),
      M_AXI_GP0_BREADY => processing_system7_0_M_AXI_GP0_BREADY,
      M_AXI_GP0_BRESP(1 downto 0) => processing_system7_0_M_AXI_GP0_BRESP(1 downto 0),
      M_AXI_GP0_BVALID => processing_system7_0_M_AXI_GP0_BVALID,
      M_AXI_GP0_RDATA(31 downto 0) => processing_system7_0_M_AXI_GP0_RDATA(31 downto 0),
      M_AXI_GP0_RID(11 downto 0) => processing_system7_0_M_AXI_GP0_RID(11 downto 0),
      M_AXI_GP0_RLAST => processing_system7_0_M_AXI_GP0_RLAST,
      M_AXI_GP0_RREADY => processing_system7_0_M_AXI_GP0_RREADY,
      M_AXI_GP0_RRESP(1 downto 0) => processing_system7_0_M_AXI_GP0_RRESP(1 downto 0),
      M_AXI_GP0_RVALID => processing_system7_0_M_AXI_GP0_RVALID,
      M_AXI_GP0_WDATA(31 downto 0) => processing_system7_0_M_AXI_GP0_WDATA(31 downto 0),
      M_AXI_GP0_WID(11 downto 0) => processing_system7_0_M_AXI_GP0_WID(11 downto 0),
      M_AXI_GP0_WLAST => processing_system7_0_M_AXI_GP0_WLAST,
      M_AXI_GP0_WREADY => processing_system7_0_M_AXI_GP0_WREADY,
      M_AXI_GP0_WSTRB(3 downto 0) => processing_system7_0_M_AXI_GP0_WSTRB(3 downto 0),
      M_AXI_GP0_WVALID => processing_system7_0_M_AXI_GP0_WVALID,
      PS_CLK => FIXED_IO_ps_clk,
      PS_PORB => FIXED_IO_ps_porb,
      PS_SRSTB => FIXED_IO_ps_srstb,
      SPI1_MISO_I => bidir_io_port_0_p_tri_buf_i(0),
      SPI1_MISO_O => NLW_processing_system7_0_SPI1_MISO_O_UNCONNECTED,
      SPI1_MISO_T => NLW_processing_system7_0_SPI1_MISO_T_UNCONNECTED,
      SPI1_MOSI_I => '0',
      SPI1_MOSI_O => processing_system7_0_SPI1_MOSI_O,
      SPI1_MOSI_T => NLW_processing_system7_0_SPI1_MOSI_T_UNCONNECTED,
      SPI1_SCLK_I => '0',
      SPI1_SCLK_O => processing_system7_0_SPI1_SCLK_O,
      SPI1_SCLK_T => NLW_processing_system7_0_SPI1_SCLK_T_UNCONNECTED,
      SPI1_SS1_O => NLW_processing_system7_0_SPI1_SS1_O_UNCONNECTED,
      SPI1_SS2_O => NLW_processing_system7_0_SPI1_SS2_O_UNCONNECTED,
      SPI1_SS_I => '0',
      SPI1_SS_O => processing_system7_0_SPI1_SS_O,
      SPI1_SS_T => NLW_processing_system7_0_SPI1_SS_T_UNCONNECTED,
      TTC0_WAVE0_OUT => NLW_processing_system7_0_TTC0_WAVE0_OUT_UNCONNECTED,
      TTC0_WAVE1_OUT => NLW_processing_system7_0_TTC0_WAVE1_OUT_UNCONNECTED,
      TTC0_WAVE2_OUT => NLW_processing_system7_0_TTC0_WAVE2_OUT_UNCONNECTED,
      USB0_PORT_INDCTL(1 downto 0) => NLW_processing_system7_0_USB0_PORT_INDCTL_UNCONNECTED(1 downto 0),
      USB0_VBUS_PWRFAULT => '0',
      USB0_VBUS_PWRSELECT => NLW_processing_system7_0_USB0_VBUS_PWRSELECT_UNCONNECTED
    );
register_emu_input: component design_1_register_emu_out_0
     port map (
      S_AXI_ACLK => processing_system7_0_FCLK_CLK0,
      S_AXI_ARADDR(6 downto 0) => axi_interconnect_0_M36_AXI_ARADDR(6 downto 0),
      S_AXI_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      S_AXI_ARPROT(2 downto 0) => axi_interconnect_0_M36_AXI_ARPROT(2 downto 0),
      S_AXI_ARREADY => axi_interconnect_0_M36_AXI_ARREADY,
      S_AXI_ARVALID => axi_interconnect_0_M36_AXI_ARVALID,
      S_AXI_AWADDR(6 downto 0) => axi_interconnect_0_M36_AXI_AWADDR(6 downto 0),
      S_AXI_AWPROT(2 downto 0) => axi_interconnect_0_M36_AXI_AWPROT(2 downto 0),
      S_AXI_AWREADY => axi_interconnect_0_M36_AXI_AWREADY,
      S_AXI_AWVALID => axi_interconnect_0_M36_AXI_AWVALID,
      S_AXI_BREADY => axi_interconnect_0_M36_AXI_BREADY,
      S_AXI_BRESP(1 downto 0) => axi_interconnect_0_M36_AXI_BRESP(1 downto 0),
      S_AXI_BVALID => axi_interconnect_0_M36_AXI_BVALID,
      S_AXI_RDATA(31 downto 0) => axi_interconnect_0_M36_AXI_RDATA(31 downto 0),
      S_AXI_RREADY => axi_interconnect_0_M36_AXI_RREADY,
      S_AXI_RRESP(1 downto 0) => axi_interconnect_0_M36_AXI_RRESP(1 downto 0),
      S_AXI_RVALID => axi_interconnect_0_M36_AXI_RVALID,
      S_AXI_WDATA(31 downto 0) => axi_interconnect_0_M36_AXI_WDATA(31 downto 0),
      S_AXI_WREADY => axi_interconnect_0_M36_AXI_WREADY,
      S_AXI_WSTRB(3 downto 0) => axi_interconnect_0_M36_AXI_WSTRB(3 downto 0),
      S_AXI_WVALID => axi_interconnect_0_M36_AXI_WVALID,
      load(0) => '0',
      register_array_init_vec(13 downto 0) => B"00000000000000",
      register_array_load_vec(13 downto 0) => B"00000000000000",
      register_array_read_vec(13 downto 0) => c_shift_ram_0_Q(13 downto 0),
      register_array_write_vec(13 downto 0) => NLW_register_emu_input_register_array_write_vec_UNCONNECTED(13 downto 0),
      register_write_a(13 downto 0) => NLW_register_emu_input_register_write_a_UNCONNECTED(13 downto 0)
    );
register_emu_out: component design_1_register_array_0_0
     port map (
      S_AXI_ACLK => processing_system7_0_FCLK_CLK0,
      S_AXI_ARADDR(6 downto 0) => axi_interconnect_0_M34_AXI_ARADDR(6 downto 0),
      S_AXI_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      S_AXI_ARPROT(2 downto 0) => axi_interconnect_0_M34_AXI_ARPROT(2 downto 0),
      S_AXI_ARREADY => axi_interconnect_0_M34_AXI_ARREADY,
      S_AXI_ARVALID => axi_interconnect_0_M34_AXI_ARVALID,
      S_AXI_AWADDR(6 downto 0) => axi_interconnect_0_M34_AXI_AWADDR(6 downto 0),
      S_AXI_AWPROT(2 downto 0) => axi_interconnect_0_M34_AXI_AWPROT(2 downto 0),
      S_AXI_AWREADY => axi_interconnect_0_M34_AXI_AWREADY,
      S_AXI_AWVALID => axi_interconnect_0_M34_AXI_AWVALID,
      S_AXI_BREADY => axi_interconnect_0_M34_AXI_BREADY,
      S_AXI_BRESP(1 downto 0) => axi_interconnect_0_M34_AXI_BRESP(1 downto 0),
      S_AXI_BVALID => axi_interconnect_0_M34_AXI_BVALID,
      S_AXI_RDATA(31 downto 0) => axi_interconnect_0_M34_AXI_RDATA(31 downto 0),
      S_AXI_RREADY => axi_interconnect_0_M34_AXI_RREADY,
      S_AXI_RRESP(1 downto 0) => axi_interconnect_0_M34_AXI_RRESP(1 downto 0),
      S_AXI_RVALID => axi_interconnect_0_M34_AXI_RVALID,
      S_AXI_WDATA(31 downto 0) => axi_interconnect_0_M34_AXI_WDATA(31 downto 0),
      S_AXI_WREADY => axi_interconnect_0_M34_AXI_WREADY,
      S_AXI_WSTRB(3 downto 0) => axi_interconnect_0_M34_AXI_WSTRB(3 downto 0),
      S_AXI_WVALID => axi_interconnect_0_M34_AXI_WVALID,
      load(7 downto 0) => B"00000000",
      register_array_init_vec(103 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      register_array_load_vec(103 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      register_array_read_vec(103 downto 0) => c_shift_ram_1_Q(103 downto 0),
      register_array_write_vec(103 downto 0) => NLW_register_emu_out_register_array_write_vec_UNCONNECTED(103 downto 0),
      register_write_a(12 downto 0) => NLW_register_emu_out_register_write_a_UNCONNECTED(12 downto 0),
      register_write_b(12 downto 0) => NLW_register_emu_out_register_write_b_UNCONNECTED(12 downto 0),
      register_write_c(12 downto 0) => NLW_register_emu_out_register_write_c_UNCONNECTED(12 downto 0),
      register_write_d(12 downto 0) => NLW_register_emu_out_register_write_d_UNCONNECTED(12 downto 0)
    );
register_mux_out: component design_1_register_array_1_0
     port map (
      S_AXI_ACLK => processing_system7_0_FCLK_CLK0,
      S_AXI_ARADDR(6 downto 0) => axi_interconnect_0_M35_AXI_ARADDR(6 downto 0),
      S_AXI_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      S_AXI_ARPROT(2 downto 0) => axi_interconnect_0_M35_AXI_ARPROT(2 downto 0),
      S_AXI_ARREADY => axi_interconnect_0_M35_AXI_ARREADY,
      S_AXI_ARVALID => axi_interconnect_0_M35_AXI_ARVALID,
      S_AXI_AWADDR(6 downto 0) => axi_interconnect_0_M35_AXI_AWADDR(6 downto 0),
      S_AXI_AWPROT(2 downto 0) => axi_interconnect_0_M35_AXI_AWPROT(2 downto 0),
      S_AXI_AWREADY => axi_interconnect_0_M35_AXI_AWREADY,
      S_AXI_AWVALID => axi_interconnect_0_M35_AXI_AWVALID,
      S_AXI_BREADY => axi_interconnect_0_M35_AXI_BREADY,
      S_AXI_BRESP(1 downto 0) => axi_interconnect_0_M35_AXI_BRESP(1 downto 0),
      S_AXI_BVALID => axi_interconnect_0_M35_AXI_BVALID,
      S_AXI_RDATA(31 downto 0) => axi_interconnect_0_M35_AXI_RDATA(31 downto 0),
      S_AXI_RREADY => axi_interconnect_0_M35_AXI_RREADY,
      S_AXI_RRESP(1 downto 0) => axi_interconnect_0_M35_AXI_RRESP(1 downto 0),
      S_AXI_RVALID => axi_interconnect_0_M35_AXI_RVALID,
      S_AXI_WDATA(31 downto 0) => axi_interconnect_0_M35_AXI_WDATA(31 downto 0),
      S_AXI_WREADY => axi_interconnect_0_M35_AXI_WREADY,
      S_AXI_WSTRB(3 downto 0) => axi_interconnect_0_M35_AXI_WSTRB(3 downto 0),
      S_AXI_WVALID => axi_interconnect_0_M35_AXI_WVALID,
      load(7 downto 0) => B"00000000",
      register_array_init_vec(103 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      register_array_load_vec(103 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      register_array_read_vec(103 downto 0) => c_shift_ram_2_Q(103 downto 0),
      register_array_write_vec(103 downto 0) => NLW_register_mux_out_register_array_write_vec_UNCONNECTED(103 downto 0),
      register_write_a(12 downto 0) => NLW_register_mux_out_register_write_a_UNCONNECTED(12 downto 0),
      register_write_b(12 downto 0) => NLW_register_mux_out_register_write_b_UNCONNECTED(12 downto 0),
      register_write_c(12 downto 0) => NLW_register_mux_out_register_write_c_UNCONNECTED(12 downto 0),
      register_write_d(12 downto 0) => NLW_register_mux_out_register_write_d_UNCONNECTED(12 downto 0)
    );
relay_RnM: component design_1_relay_0
     port map (
      S_AXI_ACLK => processing_system7_0_FCLK_CLK0,
      S_AXI_ARADDR(6 downto 0) => axi_interconnect_0_M21_AXI_ARADDR(6 downto 0),
      S_AXI_ARESETN => rst_ps7_0_100M_peripheral_aresetn(0),
      S_AXI_ARPROT(2 downto 0) => axi_interconnect_0_M21_AXI_ARPROT(2 downto 0),
      S_AXI_ARREADY => axi_interconnect_0_M21_AXI_ARREADY,
      S_AXI_ARVALID => axi_interconnect_0_M21_AXI_ARVALID(0),
      S_AXI_AWADDR(6 downto 0) => axi_interconnect_0_M21_AXI_AWADDR(6 downto 0),
      S_AXI_AWPROT(2 downto 0) => axi_interconnect_0_M21_AXI_AWPROT(2 downto 0),
      S_AXI_AWREADY => axi_interconnect_0_M21_AXI_AWREADY,
      S_AXI_AWVALID => axi_interconnect_0_M21_AXI_AWVALID(0),
      S_AXI_BREADY => axi_interconnect_0_M21_AXI_BREADY(0),
      S_AXI_BRESP(1 downto 0) => axi_interconnect_0_M21_AXI_BRESP(1 downto 0),
      S_AXI_BVALID => axi_interconnect_0_M21_AXI_BVALID,
      S_AXI_RDATA(31 downto 0) => axi_interconnect_0_M21_AXI_RDATA(31 downto 0),
      S_AXI_RREADY => axi_interconnect_0_M21_AXI_RREADY(0),
      S_AXI_RRESP(1 downto 0) => axi_interconnect_0_M21_AXI_RRESP(1 downto 0),
      S_AXI_RVALID => axi_interconnect_0_M21_AXI_RVALID,
      S_AXI_WDATA(31 downto 0) => axi_interconnect_0_M21_AXI_WDATA(31 downto 0),
      S_AXI_WREADY => axi_interconnect_0_M21_AXI_WREADY,
      S_AXI_WSTRB(3 downto 0) => axi_interconnect_0_M21_AXI_WSTRB(3 downto 0),
      S_AXI_WVALID => axi_interconnect_0_M21_AXI_WVALID(0),
      load(0) => converter_1_watchdog_expired,
      register_array_init_vec(3 downto 0) => B"0000",
      register_array_load_vec(3 downto 0) => B"0000",
      register_array_read_vec(3 downto 0) => relay_register_array_write_vec(3 downto 0),
      register_array_write_vec(3 downto 0) => relay_register_array_write_vec(3 downto 0),
      register_write_a(3 downto 0) => NLW_relay_RnM_register_write_a_UNCONNECTED(3 downto 0)
    );
rst_ps7_0_100M: component design_1_rst_ps7_0_100M_0
     port map (
      aux_reset_in => '1',
      bus_struct_reset(0) => NLW_rst_ps7_0_100M_bus_struct_reset_UNCONNECTED(0),
      dcm_locked => '1',
      ext_reset_in => processing_system7_0_FCLK_RESET0_N,
      interconnect_aresetn(0) => rst_ps7_0_100M_interconnect_aresetn(0),
      mb_debug_sys_rst => '0',
      mb_reset => NLW_rst_ps7_0_100M_mb_reset_UNCONNECTED,
      peripheral_aresetn(0) => rst_ps7_0_100M_peripheral_aresetn(0),
      peripheral_reset(0) => NLW_rst_ps7_0_100M_peripheral_reset_UNCONNECTED(0),
      slowest_sync_clk => processing_system7_0_FCLK_CLK0
    );
signal_in: component design_1_signal_in_0
     port map (
      gpio2_io_i(5 downto 0) => signal_in_gpio2_io_o(5 downto 0),
      gpio2_io_o(5 downto 0) => signal_in_gpio2_io_o(5 downto 0),
      gpio2_io_t(5 downto 0) => NLW_signal_in_gpio2_io_t_UNCONNECTED(5 downto 0),
      gpio_io_i(5 downto 0) => signalinverter_Res(5 downto 0),
      gpio_io_o(5 downto 0) => NLW_signal_in_gpio_io_o_UNCONNECTED(5 downto 0),
      gpio_io_t(5 downto 0) => NLW_signal_in_gpio_io_t_UNCONNECTED(5 downto 0),
      s_axi_aclk => processing_system7_0_FCLK_CLK0,
      s_axi_araddr(8 downto 0) => axi_interconnect_0_M02_AXI_ARADDR(8 downto 0),
      s_axi_aresetn => rst_ps7_0_100M_peripheral_aresetn(0),
      s_axi_arready => axi_interconnect_0_M02_AXI_ARREADY,
      s_axi_arvalid => axi_interconnect_0_M02_AXI_ARVALID,
      s_axi_awaddr(8 downto 0) => axi_interconnect_0_M02_AXI_AWADDR(8 downto 0),
      s_axi_awready => axi_interconnect_0_M02_AXI_AWREADY,
      s_axi_awvalid => axi_interconnect_0_M02_AXI_AWVALID,
      s_axi_bready => axi_interconnect_0_M02_AXI_BREADY,
      s_axi_bresp(1 downto 0) => axi_interconnect_0_M02_AXI_BRESP(1 downto 0),
      s_axi_bvalid => axi_interconnect_0_M02_AXI_BVALID,
      s_axi_rdata(31 downto 0) => axi_interconnect_0_M02_AXI_RDATA(31 downto 0),
      s_axi_rready => axi_interconnect_0_M02_AXI_RREADY,
      s_axi_rresp(1 downto 0) => axi_interconnect_0_M02_AXI_RRESP(1 downto 0),
      s_axi_rvalid => axi_interconnect_0_M02_AXI_RVALID,
      s_axi_wdata(31 downto 0) => axi_interconnect_0_M02_AXI_WDATA(31 downto 0),
      s_axi_wready => axi_interconnect_0_M02_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => axi_interconnect_0_M02_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => axi_interconnect_0_M02_AXI_WVALID
    );
signalinverter: component design_1_signalinverter_0
     port map (
      Op1(5 downto 0) => SIG_D_1(5 downto 0),
      Res(5 downto 0) => signalinverter_Res(5 downto 0)
    );
testled: component design_1_testled_0
     port map (
      gpio_io_i(4 downto 0) => B"00000",
      gpio_io_o(4 downto 0) => testled_gpio_io_o(4 downto 0),
      gpio_io_t(4 downto 0) => NLW_testled_gpio_io_t_UNCONNECTED(4 downto 0),
      s_axi_aclk => processing_system7_0_FCLK_CLK0,
      s_axi_araddr(8 downto 0) => axi_interconnect_0_M00_AXI_ARADDR(8 downto 0),
      s_axi_aresetn => rst_ps7_0_100M_peripheral_aresetn(0),
      s_axi_arready => axi_interconnect_0_M00_AXI_ARREADY,
      s_axi_arvalid => axi_interconnect_0_M00_AXI_ARVALID,
      s_axi_awaddr(8 downto 0) => axi_interconnect_0_M00_AXI_AWADDR(8 downto 0),
      s_axi_awready => axi_interconnect_0_M00_AXI_AWREADY,
      s_axi_awvalid => axi_interconnect_0_M00_AXI_AWVALID,
      s_axi_bready => axi_interconnect_0_M00_AXI_BREADY,
      s_axi_bresp(1 downto 0) => axi_interconnect_0_M00_AXI_BRESP(1 downto 0),
      s_axi_bvalid => axi_interconnect_0_M00_AXI_BVALID,
      s_axi_rdata(31 downto 0) => axi_interconnect_0_M00_AXI_RDATA(31 downto 0),
      s_axi_rready => axi_interconnect_0_M00_AXI_RREADY,
      s_axi_rresp(1 downto 0) => axi_interconnect_0_M00_AXI_RRESP(1 downto 0),
      s_axi_rvalid => axi_interconnect_0_M00_AXI_RVALID,
      s_axi_wdata(31 downto 0) => axi_interconnect_0_M00_AXI_WDATA(31 downto 0),
      s_axi_wready => axi_interconnect_0_M00_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => axi_interconnect_0_M00_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => axi_interconnect_0_M00_AXI_WVALID
    );
util_vector_logic_1: component design_1_util_vector_logic_1_0
     port map (
      Op1(0) => processing_system7_0_SPI1_MOSI_O,
      Res(0) => util_vector_logic_1_Res(0)
    );
util_vector_logic_2: component design_1_util_vector_logic_0_7
     port map (
      Op1(0) => converter_1_Intr,
      Op2(0) => converter_1_Intr,
      Res(0) => util_vector_logic_2_Res(0)
    );
xadc_wiz_0: component design_1_xadc_wiz_0_0
     port map (
      alarm_out => NLW_xadc_wiz_0_alarm_out_UNCONNECTED,
      busy_out => NLW_xadc_wiz_0_busy_out_UNCONNECTED,
      channel_out(4 downto 0) => NLW_xadc_wiz_0_channel_out_UNCONNECTED(4 downto 0),
      eoc_out => NLW_xadc_wiz_0_eoc_out_UNCONNECTED,
      eos_out => NLW_xadc_wiz_0_eos_out_UNCONNECTED,
      ip2intc_irpt => NLW_xadc_wiz_0_ip2intc_irpt_UNCONNECTED,
      muxaddr_out(4 downto 0) => xadc_wiz_0_muxaddr_out(4 downto 0),
      ot_out => NLW_xadc_wiz_0_ot_out_UNCONNECTED,
      s_axi_aclk => processing_system7_0_FCLK_CLK0,
      s_axi_araddr(10 downto 0) => axi_interconnect_0_M06_AXI_ARADDR(10 downto 0),
      s_axi_aresetn => rst_ps7_0_100M_peripheral_aresetn(0),
      s_axi_arready => axi_interconnect_0_M06_AXI_ARREADY,
      s_axi_arvalid => axi_interconnect_0_M06_AXI_ARVALID,
      s_axi_awaddr(10 downto 0) => axi_interconnect_0_M06_AXI_AWADDR(10 downto 0),
      s_axi_awready => axi_interconnect_0_M06_AXI_AWREADY,
      s_axi_awvalid => axi_interconnect_0_M06_AXI_AWVALID,
      s_axi_bready => axi_interconnect_0_M06_AXI_BREADY,
      s_axi_bresp(1 downto 0) => axi_interconnect_0_M06_AXI_BRESP(1 downto 0),
      s_axi_bvalid => axi_interconnect_0_M06_AXI_BVALID,
      s_axi_rdata(31 downto 0) => axi_interconnect_0_M06_AXI_RDATA(31 downto 0),
      s_axi_rready => axi_interconnect_0_M06_AXI_RREADY,
      s_axi_rresp(1 downto 0) => axi_interconnect_0_M06_AXI_RRESP(1 downto 0),
      s_axi_rvalid => axi_interconnect_0_M06_AXI_RVALID,
      s_axi_wdata(31 downto 0) => axi_interconnect_0_M06_AXI_WDATA(31 downto 0),
      s_axi_wready => axi_interconnect_0_M06_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => axi_interconnect_0_M06_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => axi_interconnect_0_M06_AXI_WVALID,
      user_temp_alarm_out => xadc_wiz_0_user_temp_alarm_out,
      vauxn0 => Vaux0_1_V_N,
      vauxn8 => Vaux8_1_V_N,
      vauxp0 => Vaux0_1_V_P,
      vauxp8 => Vaux8_1_V_P,
      vccaux_alarm_out => NLW_xadc_wiz_0_vccaux_alarm_out_UNCONNECTED,
      vccddro_alarm_out => NLW_xadc_wiz_0_vccddro_alarm_out_UNCONNECTED,
      vccint_alarm_out => NLW_xadc_wiz_0_vccint_alarm_out_UNCONNECTED,
      vccpaux_alarm_out => NLW_xadc_wiz_0_vccpaux_alarm_out_UNCONNECTED,
      vccpint_alarm_out => NLW_xadc_wiz_0_vccpint_alarm_out_UNCONNECTED,
      vn_in => Vp_Vn_1_V_N,
      vp_in => Vp_Vn_1_V_P
    );
xadcmuxslice: component design_1_xadcmuxslice_0
     port map (
      Din(4 downto 0) => xadc_wiz_0_muxaddr_out(4 downto 0),
      Dout(1 downto 0) => xlslice_0_Dout(1 downto 0)
    );
xlconcat_0: component design_1_xlconcat_0_0
     port map (
      In0(2 downto 0) => xlconstant_2_dout(2 downto 0),
      In1(0) => In0_1(0),
      dout(3 downto 0) => xlconcat_0_dout1(3 downto 0)
    );
xlconcat_1: component design_1_xlconcat_1_0
     port map (
      In0(127 downto 0) => array_resize_2_array_out(127 downto 0),
      In1(159 downto 0) => array_resize_0_array_out1(159 downto 0),
      In2(127 downto 0) => array_resize_3_array_out(127 downto 0),
      In3(95 downto 0) => array_resize_1_array_out(95 downto 0),
      In4(127 downto 0) => array_resize_4_array_out(127 downto 0),
      In5(127 downto 0) => xlconcat_11_dout(127 downto 0),
      dout(767 downto 0) => array_resize_0_array_out(767 downto 0)
    );
xlconcat_10: component design_1_xlconcat_5_4
     port map (
      In0(51 downto 0) => multiplexer_0_ADC_1(51 downto 0),
      In1(51 downto 0) => multiplexer_0_ADC_2(51 downto 0),
      dout(103 downto 0) => xlconcat_10_dout(103 downto 0)
    );
xlconcat_11: component design_1_xlconcat_11_0
     port map (
      In0(15 downto 0) => emu_dc_0_ia_dac(15 downto 0),
      In1(15 downto 0) => emu_dc_0_theta_el_dac(15 downto 0),
      In2(15 downto 0) => emu_dc_0_theta_mech_dac(15 downto 0),
      In3(15 downto 0) => emu_dc_0_ua0_1_dac(15 downto 0),
      In4(15 downto 0) => emu_dc_0_uab_1_dac(15 downto 0),
      In5(15 downto 0) => emu_dc_0_uab_2_dac(15 downto 0),
      In6(15 downto 0) => emu_dc_0_ub0_1_dac(15 downto 0),
      In7(15 downto 0) => emu_dc_0_pu_speed_dac(15 downto 0),
      dout(127 downto 0) => xlconcat_11_dout(127 downto 0)
    );
xlconcat_2: component design_1_xlconcat_1_1
     port map (
      In0(12 downto 0) => ad_converter_ad_signal_a(12 downto 0),
      In1(12 downto 0) => ad_converter_ad_signal_b(12 downto 0),
      In2(12 downto 0) => ad_converter_ad_signal_c(12 downto 0),
      In3(12 downto 0) => ad_converter_ad_signal_d(12 downto 0),
      In4(12 downto 0) => ad_converter_ad_signal_e(12 downto 0),
      In5(12 downto 0) => ad_converter_ad_signal_f(12 downto 0),
      In6(12 downto 0) => ad_converter_ad_signal_g(12 downto 0),
      In7(12 downto 0) => ad_converter_ad_signal_h(12 downto 0),
      dout(103 downto 0) => xlconcat_2_dout(103 downto 0)
    );
xlconcat_3: component design_1_xlconcat_3_3
     port map (
      In0(51 downto 0) => multiplexer_0_ADC_1(51 downto 0),
      In1(51 downto 0) => multiplexer_0_ADC_2(51 downto 0),
      dout(103 downto 0) => xlconcat_3_dout(103 downto 0)
    );
xlconcat_4: component design_1_xlconcat_1_2
     port map (
      In0(51 downto 0) => converter_1_AD_filtered(51 downto 0),
      In1(51 downto 0) => converter_2_AD_filtered(51 downto 0),
      dout(103 downto 0) => xlconcat_4_dout(103 downto 0)
    );
xlconcat_5: component design_1_xlconcat_4_1
     port map (
      In0(119 downto 0) => converter_1_AD_integral(119 downto 0),
      In1(119 downto 0) => converter_2_AD_integral(119 downto 0),
      dout(239 downto 0) => xlconcat_5_dout(239 downto 0)
    );
xlconcat_6: component design_1_xlconcat_5_1
     port map (
      In0(51 downto 0) => converter_1_Synch_sampling1(51 downto 0),
      In1(51 downto 0) => converter_2_Synch_sampling(51 downto 0),
      dout(103 downto 0) => xlconcat_6_dout(103 downto 0)
    );
xlconcat_7: component design_1_xlconcat_6_1
     port map (
      In0(41 downto 0) => converter_1_hysteresis_error(41 downto 0),
      In1(41 downto 0) => converter_2_hysteresis_error(41 downto 0),
      dout(83 downto 0) => xlconcat_7_dout(83 downto 0)
    );
xlconcat_8: component design_1_xlconcat_8_2
     port map (
      In0(0) => converter_1_driver_enable,
      In1(0) => converter_2_driver_enable,
      In2(5 downto 0) => converter_1_driver_signals(5 downto 0),
      In3(5 downto 0) => converter_2_driver_signals(5 downto 0),
      dout(13 downto 0) => xlconcat_8_dout(13 downto 0)
    );
xlconstant_0: component design_1_xlconstant_0_0
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
xlconstant_1: component design_1_xlconstant_1_0
     port map (
      dout(3 downto 0) => xlconstant_1_dout(3 downto 0)
    );
xlconstant_2: component design_1_xlconstant_2_0
     port map (
      dout(2 downto 0) => xlconstant_2_dout(2 downto 0)
    );
xlconstant_3: component design_1_xlconstant_1_1
     port map (
      dout(0) => xlconstant_3_dout(0)
    );
xlconstant_4: component design_1_xlconstant_4_0
     port map (
      dout(0) => xlconstant_4_dout(0)
    );
xlconstant_5: component design_1_xlconstant_5_4
     port map (
      dout(0) => xlconstant_5_dout(0)
    );
end STRUCTURE;
