* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Dec 12 2024 23:00:40

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev  C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\netlist\oadb-MAIN  --package  SG48  --outdir  C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\placer\MAIN_pl.sdc  --dst_sdc_file  C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\packer\MAIN_pk.sdc  --devicename  iCE40UP5K  

***** Device Info *****
Chip: iCE40UP5K
Package: SG48
Size: 24 X 30

***** Design Utilization Info *****
Design: MAIN
Used Logic Cell: 1443/5280
Used Logic Tile: 279/660
Used IO Cell:    16/96
Used Bram Cell For iCE40: 0/30
Used PLL For iCE40: 1/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: delay_tr_input_c_g
Clock Source: delay_tr_input_ibuf_gb_io_gb_input 
Clock Driver: delay_tr_input_ibuf_gb_io_gb (ICE_GB)
Driver Position: (19, 31, 0)
Fanout to FF: 2
Fanout to Tile: 1

Clock Domain: delay_hc_input_c_g
Clock Source: delay_hc_input_ibuf_gb_io_gb_input 
Clock Driver: delay_hc_input_ibuf_gb_io_gb (ICE_GB)
Driver Position: (6, 0, 1)
Fanout to FF: 2
Fanout to Tile: 1

Clock Domain: clock_output_0
Clock Source: pll_inst.red_c_i GB_BUFFER_clk_12mhz_THRU_CO GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 
Clock Driver: pll_inst.ICE40_MAIN_PROGRAM_100MHZ_pll_inst (SB_PLL40_CORE)
Driver Position: (12, 31, 1)
Fanout to FF: 619
Fanout to Tile: 155


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
31|                                                     
30|   1 1 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0   
29|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
28|   0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0   
27|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
26|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6 0 0 0 0 0 0   
25|   1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8 0 0 0 0 0 0   
24|   5 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 8 0 0 0 0 0 0   
23|   8 8 5 2 3 0 0 0 0 1 0 0 2 2 0 0 0 8 0 0 0 0 0 0   
22|   8 8 8 2 7 0 3 1 3 3 8 0 2 0 0 0 3 5 0 0 0 0 0 0   
21|   7 8 6 8 8 0 3 3 1 1 8 1 2 0 0 0 8 8 0 0 0 0 0 0   
20|   8 3 1 5 8 0 6 1 1 0 8 7 1 1 8 7 8 8 0 0 0 0 0 0   
19|   8 0 4 1 8 0 1 0 0 1 8 8 8 8 8 8 8 8 0 0 0 0 0 0   
18|   4 5 2 5 4 0 0 1 0 5 5 8 8 8 8 8 8 4 0 0 0 0 0 0   
17|   8 4 3 5 5 0 0 0 5 4 3 8 1 8 8 8 8 4 0 0 0 0 0 0   
16|   2 7 8 7 2 0 1 1 3 1 3 3 2 8 8 8 8 7 0 0 0 0 0 0   
15|   8 4 4 7 8 0 1 1 4 5 2 0 1 8 8 8 8 7 0 0 0 0 0 0   
14|   0 1 2 8 8 0 3 6 2 5 6 2 1 4 8 6 8 7 0 0 0 0 0 0   
13|   1 2 3 8 6 0 7 7 5 6 8 7 5 8 8 8 6 1 0 0 0 0 0 0   
12|   0 0 3 8 1 0 8 8 5 5 8 8 8 8 8 7 8 7 0 0 0 0 0 0   
11|   1 0 0 0 0 0 8 8 3 8 8 8 8 8 8 6 8 3 0 0 0 0 0 0   
10|   0 0 0 0 0 0 8 8 8 8 6 8 8 8 8 7 8 5 0 0 0 0 0 0   
 9|   0 0 0 1 0 0 5 6 5 8 6 5 2 6 7 5 7 8 0 1 0 0 0 0   
 8|   0 0 0 0 0 0 0 6 8 3 7 2 2 6 7 7 7 8 0 0 0 0 0 0   
 7|   0 0 0 0 0 0 0 1 5 5 4 1 3 7 8 6 4 8 0 0 0 0 0 0   
 6|   1 0 0 0 0 0 0 1 1 4 1 4 5 8 8 7 2 1 0 0 0 0 0 0   
 5|   0 0 0 0 0 0 0 0 1 1 0 2 4 8 8 5 6 0 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 0 0 0 0 0 5 8 5 3 1 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 0 0 0 1 0 2 0 1 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 5.17

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|     2  2  0  0  0  0  0  0  1  0  0  1  0  0  0  0  0  1  0  0  0  0  0  0    
29|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
28|     0  0  0  0  0  0  0  0  1  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0    
27|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
26|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0 13  0  0  0  0  0  0    
25|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0 17  0  0  0  0  0  0    
24|     5  0  0  0  0  0  0  0  0  0  0  0  2  0  0  0  0 17  0  0  0  0  0  0    
23|     9 13 12  3  6  0  0  0  0  1  0  0  5  3  0  0  0 17  0  0  0  0  0  0    
22|    16 17 21  8 21  0  8  1  3  3 16  0  4  0  0  0  3 11  0  0  0  0  0  0    
21|    22 16 14 18 24  0  3  3  1  1 16  1  1  0  0  0  8 18  0  0  0  0  0  0    
20|    19  8  4 11 24  0  6  1  1  0 16 14  1  4 18 13 11 18  0  0  0  0  0  0    
19|    23  0  4  2 23  0  1  0  0  2 16 16 17 19 19 16 16 17  0  0  0  0  0  0    
18|    12 13  8 20  4  0  0  2  0 15  9 16 17 19 19 16 10  4  0  0  0  0  0  0    
17|    16  7  7 20 15  0  0  0 12  8  6 16  3 17 13 16  9  7  0  0  0  0  0  0    
16|     5 13 24 10  5  0  4  4  7  3  8 11  4 17 17 17  9 17  0  0  0  0  0  0    
15|    17 14  7 22 16  0  2  4 11 11  7  0  3 17 17  9 10 17  0  0  0  0  0  0    
14|     0  4  5 24 20  0  8 15  5 11 13  5  2  7 17  9 16 13  0  0  0  0  0  0    
13|     4  5  6 24  9  0 15 13 11 13 17 15 11 18 16 18 13  3  0  0  0  0  0  0    
12|     0  0  7 23  3  0 17 15 17 11 17 17 18 17 15 15 17 15  0  0  0  0  0  0    
11|     1  0  0  0  0  0 17 23  7 15 17 17 18 17 23 13 17  5  0  0  0  0  0  0    
10|     0  0  0  0  0  0 18 24 17 23  9 18 17 18 24 15 17 11  0  0  0  0  0  0    
 9|     0  0  0  1  0  0  6 13 11 24 11 18  5 13 15 11 22 18  0  3  0  0  0  0    
 8|     0  0  0  0  0  0  0 13 17  7 22  7  5 11 15 14 20 18  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  3  7 11  7  3  7 21 17  9  7 17  0  0  0  0  0  0    
 6|     3  0  0  0  0  0  0  3  3  9  4  8 11 15 17 11  5  3  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  3  3  0  6  9 23 18  9 11  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0 13 24 11  6  3  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  3  0  1  0  3  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 24
Average number of input nets per logic tile: 11.37

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|     2  2  0  0  0  0  0  0  1  0  0  1  0  0  0  0  0  1  0  0  0  0  0  0    
29|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
28|     0  0  0  0  0  0  0  0  1  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0    
27|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
26|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0 18  0  0  0  0  0  0    
25|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0 24  0  0  0  0  0  0    
24|     5  0  0  0  0  0  0  0  0  0  0  0  2  0  0  0  0 24  0  0  0  0  0  0    
23|     9 16 19  4  9  0  0  0  0  1  0  0  6  4  0  0  0 24  0  0  0  0  0  0    
22|    18 17 28  8 21  0  8  1  3  3 16  0  5  0  0  0  3 13  0  0  0  0  0  0    
21|    27 16 19 28 24  0  3  3  1  1 16  1  2  0  0  0  8 24  0  0  0  0  0  0    
20|    24  8  4 16 24  0  6  1  1  0 16 14  1  4 32 13 14 24  0  0  0  0  0  0    
19|    23  0  4  2 23  0  1  0  0  2 16 16 24 31 31 16 20 23  0  0  0  0  0  0    
18|    14 13  8 20  4  0  0  2  0 18 12 16 24 25 26 16 16  4  0  0  0  0  0  0    
17|    17 16  7 20 18  0  0  0 15 10  7 17  3 24 23 17 16  8  0  0  0  0  0  0    
16|     6 25 24 28  8  0  4  4  8  3  8 11  4 24 24 24 16 24  0  0  0  0  0  0    
15|    24 14 16 22 22  0  2  4 13 14  8  0  3 23 24 19 16 24  0  0  0  0  0  0    
14|     0  4  8 24 23  0  8 21  6 15 18  6  2 13 24 17 32 15  0  0  0  0  0  0    
13|     4  8 12 24 24  0 21 23 18 21 24 21 13 25 21 32 18  3  0  0  0  0  0  0    
12|     0  0 11 23  3  0 24 15 18 17 24 24 24 24 15 23 24 25  0  0  0  0  0  0    
11|     1  0  0  0  0  0 24 23 11 15 24 24 24 24 23 20 24  5  0  0  0  0  0  0    
10|     0  0  0  0  0  0 24 24 26 23 16 24 23 24 24 25 24 13  0  0  0  0  0  0    
 9|     0  0  0  1  0  0 13 20 16 24 20 18  5 20 21 17 26 24  0  3  0  0  0  0    
 8|     0  0  0  0  0  0  0 18 25 11 23  7  6 19 21 24 23 24  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  3 15 15  8  3 10 26 24 20 12 23  0  0  0  0  0  0    
 6|     3  0  0  0  0  0  0  3  3 14  4 12 16 15 24 23  6  3  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  3  3  0  6 12 23 24 12 20  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0 16 24 15  8  3  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  3  0  2  0  3  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 14.74

***** Run Time Info *****
Run Time:  0
