Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot top_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "top_tb_time_impl.sdf", for root module "top_tb/u_top".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "top_tb_time_impl.sdf", for root module "top_tb/u_top".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUFDS
Compiling module simprims_ver.OBUFT
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=4.0,C...
Compiling module xil_defaultlib.block_clock_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.block_clock_clk_wiz_0_0
Compiling module xil_defaultlib.block_clock
Compiling module xil_defaultlib.block_clock_wrapper
Compiling module simprims_ver.FF36_INTERNAL_VLOG(DATA_WIDTH=36...
Compiling module simprims_ver.FIFO36E1(DATA_WIDTH=36)
Compiling module xil_defaultlib.memory_ctrl
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.Coarse
Compiling module xil_defaultlib.DecodeStart
Compiling module xil_defaultlib.DecodeStop
Compiling module xil_defaultlib.Edge
Compiling module xil_defaultlib.Fine
Compiling module simprims_ver.GND
Compiling module simprims_ver.FDSE(INIT=1'b0)
Compiling module xil_defaultlib.merging
Compiling module xil_defaultlib.TDC
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_time_impl
