/* Generated by Yosys 0.53+0 (git sha1 20921ad90, clang++ 19.1.7 -fPIC -O3) */

(* top =  1  *)
(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:242" *)
(* generator = "Amaranth" *)
module minerva_cpu(external_interrupt, timer_interrupt, software_interrupt, ibus__dat_r, ibus__ack, ibus__err, dbus__dat_r, dbus__ack, dbus__err, clk, rst, ibus__adr, ibus__dat_w, ibus__sel, ibus__cyc, ibus__stb, ibus__we, ibus__cti, ibus__bte, dbus__adr, dbus__dat_w
, dbus__sel, dbus__cyc, dbus__stb, dbus__we, dbus__cti, dbus__bte, fast_interrupt);
  reg \$auto$verilog_backend.cc:2355:dump_module$1  = 0;
  wire \$1 ;
  wire [2:0] \$10 ;
  wire \$11 ;
  wire [32:0] \$12 ;
  wire \$13 ;
  wire \$14 ;
  wire \$15 ;
  wire \$16 ;
  wire \$17 ;
  wire \$18 ;
  wire \$19 ;
  wire \$2 ;
  wire [31:0] \$20 ;
  wire \$21 ;
  reg [32:0] \$22 ;
  reg [94:0] \$23 ;
  reg [201:0] \$24 ;
  reg [247:0] \$25 ;
  reg [141:0] \$26 ;
  wire \$3 ;
  wire \$4 ;
  wire \$5 ;
  wire \$6 ;
  wire [31:0] \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:139" *)
  wire a_busy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:138" *)
  wire a_flush;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:137" *)
  wire [31:0] a_pc;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:17" *)
  wire [31:0] \a_pc$83 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:140" *)
  wire a_ready;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:141" *)
  wire a_valid;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:39" *)
  wire adder;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:40" *)
  wire adder_sub;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:48" *)
  wire auipc;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:50" *)
  wire branch;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:34" *)
  wire bypass_m;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:33" *)
  wire bypass_x;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/compare.py:16" *)
  wire carry;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:51" *)
  wire compare;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/compare.py:17" *)
  wire condition_met;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:52" *)
  wire csr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:56" *)
  wire csr_clear;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:54" *)
  wire csr_fmt_i;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:55" *)
  wire csr_set;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:53" *)
  wire csr_we;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:671" *)
  wire d_adder_sub;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:306" *)
  wire [11:0] d_addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:229" *)
  wire [6:0] \d_addr$294 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/predict.py:10" *)
  wire d_branch;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:22" *)
  wire d_branch_predict_taken;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/predict.py:15" *)
  wire d_branch_taken;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:23" *)
  wire [31:0] d_branch_target;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/predict.py:16" *)
  wire [31:0] \d_branch_target$63 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/predict.py:11" *)
  wire d_jump;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/predict.py:12" *)
  wire [31:0] d_offset;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:12" *)
  wire [2:0] d_op;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:21" *)
  wire [31:0] d_pc;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/predict.py:13" *)
  wire [31:0] \d_pc$248 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:71" *)
  wire d_ready;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:307" *)
  wire \d_ready$118 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/adder.py:11" *)
  wire \d_ready$138 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:13" *)
  wire \d_ready$143 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:230" *)
  wire \d_ready$295 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:67" *)
  wire [4:0] d_rp1_addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:68" *)
  wire d_rp1_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:69" *)
  wire [4:0] d_rp2_addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:70" *)
  wire d_rp2_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/predict.py:14" *)
  wire d_rs1_re;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/adder.py:10" *)
  wire d_sub;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:24" *)
  wire d_valid;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  input dbus__ack;
  wire dbus__ack;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  wire \dbus__ack$213 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  output [29:0] dbus__adr;
  wire [29:0] dbus__adr;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  wire [29:0] \dbus__adr$214 ;
  (* enum_base_type = "BurstTypeExt" *)
  (* enum_value_00 = "LINEAR" *)
  (* enum_value_01 = "WRAP_4" *)
  (* enum_value_10 = "WRAP_8" *)
  (* enum_value_11 = "WRAP_16" *)
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:138" *)
  output [1:0] dbus__bte;
  wire [1:0] dbus__bte;
  (* enum_base_type = "BurstTypeExt" *)
  (* enum_value_00 = "LINEAR" *)
  (* enum_value_01 = "WRAP_4" *)
  (* enum_value_10 = "WRAP_8" *)
  (* enum_value_11 = "WRAP_16" *)
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:138" *)
  wire [1:0] \dbus__bte$215 ;
  (* enum_base_type = "CycleType" *)
  (* enum_value_000 = "CLASSIC" *)
  (* enum_value_001 = "CONST_BURST" *)
  (* enum_value_010 = "INCR_BURST" *)
  (* enum_value_111 = "END_OF_BURST" *)
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:136" *)
  output [2:0] dbus__cti;
  wire [2:0] dbus__cti;
  (* enum_base_type = "CycleType" *)
  (* enum_value_000 = "CLASSIC" *)
  (* enum_value_001 = "CONST_BURST" *)
  (* enum_value_010 = "INCR_BURST" *)
  (* enum_value_111 = "END_OF_BURST" *)
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:136" *)
  wire [2:0] \dbus__cti$216 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  output dbus__cyc;
  wire dbus__cyc;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  wire \dbus__cyc$217 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  input [31:0] dbus__dat_r;
  wire [31:0] dbus__dat_r;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  wire [31:0] \dbus__dat_r$218 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  output [31:0] dbus__dat_w;
  wire [31:0] dbus__dat_w;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  wire [31:0] \dbus__dat_w$219 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:128" *)
  input dbus__err;
  wire dbus__err;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:128" *)
  wire \dbus__err$220 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  output [3:0] dbus__sel;
  wire [3:0] dbus__sel;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  wire [3:0] \dbus__sel$221 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  output dbus__stb;
  wire dbus__stb;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  wire \dbus__stb$222 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  output dbus__we;
  wire dbus__we;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  wire \dbus__we$223 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:45" *)
  wire direction;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:43" *)
  wire divide;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:59" *)
  wire ebreak;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:58" *)
  wire ecall;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:211" *)
  input external_interrupt;
  wire external_interrupt;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:147" *)
  wire [29:0] f_badaddr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:144" *)
  wire f_busy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:146" *)
  wire f_fetch_error;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:145" *)
  wire [31:0] f_instruction;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:19" *)
  wire [31:0] f_pc;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:143" *)
  wire [31:0] \f_pc$103 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:148" *)
  wire f_ready;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:149" *)
  wire f_valid;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:212" *)
  input [15:0] fast_interrupt;
  wire [15:0] fast_interrupt;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:37" *)
  wire fence_i;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:62" *)
  wire [2:0] funct3;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  input ibus__ack;
  wire ibus__ack;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  wire \ibus__ack$92 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  output [29:0] ibus__adr;
  wire [29:0] ibus__adr;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  wire [29:0] \ibus__adr$93 ;
  (* enum_base_type = "BurstTypeExt" *)
  (* enum_value_00 = "LINEAR" *)
  (* enum_value_01 = "WRAP_4" *)
  (* enum_value_10 = "WRAP_8" *)
  (* enum_value_11 = "WRAP_16" *)
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:138" *)
  output [1:0] ibus__bte;
  wire [1:0] ibus__bte;
  (* enum_base_type = "BurstTypeExt" *)
  (* enum_value_00 = "LINEAR" *)
  (* enum_value_01 = "WRAP_4" *)
  (* enum_value_10 = "WRAP_8" *)
  (* enum_value_11 = "WRAP_16" *)
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:138" *)
  wire [1:0] \ibus__bte$94 ;
  (* enum_base_type = "CycleType" *)
  (* enum_value_000 = "CLASSIC" *)
  (* enum_value_001 = "CONST_BURST" *)
  (* enum_value_010 = "INCR_BURST" *)
  (* enum_value_111 = "END_OF_BURST" *)
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:136" *)
  output [2:0] ibus__cti;
  wire [2:0] ibus__cti;
  (* enum_base_type = "CycleType" *)
  (* enum_value_000 = "CLASSIC" *)
  (* enum_value_001 = "CONST_BURST" *)
  (* enum_value_010 = "INCR_BURST" *)
  (* enum_value_111 = "END_OF_BURST" *)
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:136" *)
  wire [2:0] \ibus__cti$95 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  output ibus__cyc;
  wire ibus__cyc;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  wire \ibus__cyc$96 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  input [31:0] ibus__dat_r;
  wire [31:0] ibus__dat_r;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  wire [31:0] \ibus__dat_r$97 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  output [31:0] ibus__dat_w;
  wire [31:0] ibus__dat_w;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  wire [31:0] \ibus__dat_w$98 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:128" *)
  input ibus__err;
  wire ibus__err;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:128" *)
  wire \ibus__err$99 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  output [3:0] ibus__sel;
  wire [3:0] ibus__sel;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  wire [3:0] \ibus__sel$100 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  output ibus__stb;
  wire ibus__stb;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  wire \ibus__stb$101 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  output ibus__we;
  wire ibus__we;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  wire \ibus__we$102 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:63" *)
  wire illegal;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:32" *)
  wire [31:0] immediate;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:25" *)
  wire [31:0] instruction;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:49" *)
  wire jump;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:35" *)
  wire load;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:41" *)
  wire \logic ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:47" *)
  wire lui;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:199" *)
  wire [29:0] m_badaddr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:32" *)
  wire m_branch_predict_taken;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:33" *)
  wire m_branch_taken;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:34" *)
  wire [31:0] m_branch_target;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:198" *)
  wire [31:0] \m_branch_target$178 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:195" *)
  wire m_busy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:18" *)
  wire \m_busy$291 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:200" *)
  wire m_ebreak;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:201" *)
  wire m_ecall;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:35" *)
  wire m_exception;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:192" *)
  wire [29:0] m_fetch_badaddr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:191" *)
  wire m_fetch_error;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:190" *)
  wire m_fetch_misaligned;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:199" *)
  wire m_illegal;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:203" *)
  wire [31:0] m_instruction;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:192" *)
  wire m_load;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:196" *)
  wire [31:0] m_load_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:194" *)
  wire m_load_error;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:197" *)
  wire \m_load_error$172 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:193" *)
  wire m_load_misaligned;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:197" *)
  wire [29:0] m_loadstore_badaddr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:36" *)
  wire m_mret;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:205" *)
  wire \m_mret$185 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:202" *)
  wire [31:0] m_pc;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:315" *)
  wire m_ready;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:19" *)
  wire \m_ready$147 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:207" *)
  wire \m_ready$186 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:200" *)
  wire \m_ready$208 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:238" *)
  wire \m_ready$297 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:204" *)
  wire [31:0] m_result;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:513" *)
  reg [31:0] \m_result$226 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:17" *)
  wire [31:0] \m_result$227 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/shifter.py:16" *)
  wire [31:0] \m_result$228 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:193" *)
  wire m_store;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:196" *)
  wire m_store_error;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:198" *)
  wire \m_store_error$175 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:195" *)
  wire m_store_misaligned;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:206" *)
  wire m_trap;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:37" *)
  wire m_valid;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:201" *)
  wire \m_valid$209 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:80" *)
  wire [4:0] m_wp_addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:312" *)
  wire [31:0] m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:83" *)
  wire [31:0] \m_wp_data$240 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:235" *)
  wire [31:0] \m_wp_data$298 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:81" *)
  wire m_wp_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:237" *)
  wire m_wp_err;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:82" *)
  wire m_wp_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:313" *)
  wire \m_wp_rdy$286 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:236" *)
  wire \m_wp_rdy$302 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:60" *)
  wire mret;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:42" *)
  wire multiply;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/compare.py:14" *)
  wire negative;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/logic.py:12" *)
  reg [2:0] op;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/compare.py:12" *)
  reg [2:0] \op$158 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/compare.py:15" *)
  wire overflow;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:26" *)
  wire [4:0] rd;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:27" *)
  wire rd_we;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:16" *)
  wire ready;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:16" *)
  wire \ready$111 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:16" *)
  wire \ready$120 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:16" *)
  wire \ready$123 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:16" *)
  wire \ready$89 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/logic.py:15" *)
  wire [31:0] result;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:28" *)
  wire [4:0] rs1;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:29" *)
  wire rs1_re;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:30" *)
  wire [4:0] rs2;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:31" *)
  wire rs2_re;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:46" *)
  wire sext;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:44" *)
  wire shift;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  reg [32:0] sink__payload = 33'h1fffffffc;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  reg [94:0] \sink__payload$34  = 95'h000000000000000000000000;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [29:0] \sink__payload$34.fetch_badaddr ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$34.fetch_error ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload$34.instruction ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload$34.pc ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  reg [201:0] \sink__payload$40  = 202'h000000000000000000000000000000000000000000000000000;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$40.adder_sub ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$40.auipc ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$40.branch ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$40.branch_predict_taken ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload$40.branch_target ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$40.bypass_m ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$40.bypass_x ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$40.compare ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$40.csr_clear ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$40.csr_fmt_i ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$40.csr_re ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$40.csr_set ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$40.csr_we ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$40.direction ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$40.divide ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$40.ebreak ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$40.ecall ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$40.fence_i ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [29:0] \sink__payload$40.fetch_badaddr ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$40.fetch_error ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [2:0] \sink__payload$40.funct3 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$40.illegal ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload$40.immediate ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload$40.instruction ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$40.jump ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$40.load ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$40.logic ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$40.lui ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$40.mret ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$40.multiply ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload$40.pc ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [4:0] \sink__payload$40.rd ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$40.rd_we ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [4:0] \sink__payload$40.rs1 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$40.rs1_re ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$40.rs2_re ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$40.sext ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$40.shift ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$40.store ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  reg [247:0] \sink__payload$46  = 248'h00000000000000000000000000000000000000000000000000000000000000;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$46.branch_predict_taken ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$46.branch_taken ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload$46.branch_target ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$46.bypass_m ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$46.compare ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$46.condition_met ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload$46.csr_result ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$46.csr_we ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$46.divide ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$46.ebreak ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$46.ecall ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [29:0] \sink__payload$46.fetch_badaddr ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$46.fetch_error ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [2:0] \sink__payload$46.funct3 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$46.illegal ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload$46.instruction ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$46.load ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$46.loadstore_misaligned ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$46.mret ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$46.multiply ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload$46.pc ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [4:0] \sink__payload$46.rd ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$46.rd_we ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload$46.result ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$46.shift ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$46.store ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload$46.store_data ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  reg [141:0] \sink__payload$52  = 142'h000000000000000000000000000000000000;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$52.csr_rdy ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload$52.csr_result ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$52.csr_we ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [2:0] \sink__payload$52.funct3 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$52.load ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload$52.load_data ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$52.multiply ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload$52.pc ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [4:0] \sink__payload$52.rd ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$52.rd_we ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload$52.result ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$52.trap ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [32:0] \sink__payload.pc ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:50" *)
  wire sink__ready;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:50" *)
  wire \sink__ready$37 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:50" *)
  wire \sink__ready$43 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:50" *)
  wire \sink__ready$49 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:50" *)
  wire \sink__ready$55 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:49" *)
  wire sink__valid;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:49" *)
  wire \sink__valid$38 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:49" *)
  wire \sink__valid$44 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:49" *)
  wire \sink__valid$50 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:49" *)
  wire \sink__valid$56 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:209" *)
  input software_interrupt;
  wire software_interrupt;
  (* init = 33'h1fffffffc *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [32:0] source__payload;
  (* init = 95'h000000000000000000000000 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [94:0] \source__payload$35 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [29:0] \source__payload$35.fetch_badaddr ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$35.fetch_error ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \source__payload$35.instruction ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \source__payload$35.pc ;
  (* init = 202'h000000000000000000000000000000000000000000000000000 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [201:0] \source__payload$41 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$41.adder_sub ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$41.auipc ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$41.branch ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$41.branch_predict_taken ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \source__payload$41.branch_target ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$41.bypass_m ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$41.bypass_x ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$41.compare ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$41.csr_clear ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$41.csr_fmt_i ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$41.csr_re ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$41.csr_set ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$41.csr_we ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$41.direction ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$41.divide ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$41.ebreak ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$41.ecall ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$41.fence_i ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [29:0] \source__payload$41.fetch_badaddr ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$41.fetch_error ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [2:0] \source__payload$41.funct3 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$41.illegal ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \source__payload$41.immediate ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \source__payload$41.instruction ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$41.jump ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$41.load ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$41.logic ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$41.lui ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$41.mret ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$41.multiply ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \source__payload$41.pc ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [4:0] \source__payload$41.rd ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$41.rd_we ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [4:0] \source__payload$41.rs1 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$41.rs1_re ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$41.rs2_re ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$41.sext ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$41.shift ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$41.store ;
  (* init = 248'h00000000000000000000000000000000000000000000000000000000000000 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [247:0] \source__payload$47 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$47.branch_predict_taken ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$47.branch_taken ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \source__payload$47.branch_target ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$47.bypass_m ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$47.compare ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$47.condition_met ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \source__payload$47.csr_result ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$47.csr_we ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$47.divide ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$47.ebreak ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$47.ecall ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [29:0] \source__payload$47.fetch_badaddr ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$47.fetch_error ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [2:0] \source__payload$47.funct3 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$47.illegal ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \source__payload$47.instruction ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$47.load ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$47.loadstore_misaligned ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$47.mret ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$47.multiply ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \source__payload$47.pc ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [4:0] \source__payload$47.rd ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$47.rd_we ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \source__payload$47.result ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$47.shift ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$47.store ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \source__payload$47.store_data ;
  (* init = 142'h000000000000000000000000000000000000 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [141:0] \source__payload$53 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$53.csr_rdy ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \source__payload$53.csr_result ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$53.csr_we ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [2:0] \source__payload$53.funct3 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$53.load ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \source__payload$53.load_data ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$53.multiply ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \source__payload$53.pc ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [4:0] \source__payload$53.rd ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$53.rd_we ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \source__payload$53.result ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \source__payload$53.trap ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [32:0] \source__payload.pc ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:50" *)
  wire source__ready;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:50" *)
  wire \source__ready$36 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:50" *)
  wire \source__ready$42 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:50" *)
  wire \source__ready$48 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:50" *)
  wire \source__ready$54 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:49" *)
  wire source__valid;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:49" *)
  wire \source__valid$39 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:49" *)
  wire \source__valid$45 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:49" *)
  wire \source__valid$51 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:49" *)
  wire \source__valid$57 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/logic.py:13" *)
  reg [31:0] src1;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/logic.py:14" *)
  reg [31:0] src2;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:36" *)
  wire store;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:210" *)
  input timer_interrupt;
  wire timer_interrupt;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:15" *)
  wire valid;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:15" *)
  wire \valid$126 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:15" *)
  wire \valid$73 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:15" *)
  wire \valid$81 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:15" *)
  wire \valid$87 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:15" *)
  wire \valid$91 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:211" *)
  wire w_external_interrupt;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:212" *)
  wire [15:0] w_fast_interrupt;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:28" *)
  wire [2:0] w_funct3;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:29" *)
  wire [31:0] w_load_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:30" *)
  wire [31:0] w_load_result;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:27" *)
  wire [1:0] w_offset;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:213" *)
  wire [31:0] w_pc;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:514" *)
  reg [31:0] w_result;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:21" *)
  wire [31:0] \w_result$231 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:209" *)
  wire w_software_interrupt;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:210" *)
  wire w_timer_interrupt;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:214" *)
  wire w_valid;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:85" *)
  wire [4:0] w_wp_addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:317" *)
  wire [31:0] w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:87" *)
  wire [31:0] \w_wp_data$243 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:240" *)
  wire [31:0] \w_wp_data$299 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:318" *)
  wire w_wp_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:86" *)
  wire \w_wp_en$242 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:241" *)
  wire \w_wp_en$300 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:182" *)
  wire [31:0] x_addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:727" *)
  wire x_branch_taken;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:728" *)
  reg [31:0] x_branch_target;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:188" *)
  wire x_busy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:726" *)
  wire x_bypass_m;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/adder.py:16" *)
  wire x_carry;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:515" *)
  reg [31:0] x_csr_result;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:370" *)
  wire [2:0] x_csr_sc_logic_op;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:371" *)
  reg [31:0] x_csr_sc_logic_src1;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/shifter.py:10" *)
  wire x_direction;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:27" *)
  wire x_fence_i;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:185" *)
  wire \x_fence_i$210 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:21" *)
  wire [2:0] x_funct3;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:184" *)
  wire x_load;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:183" *)
  wire [3:0] x_mask;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:24" *)
  wire [3:0] \x_mask$201 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:29" *)
  wire [29:0] x_mepc_base;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:187" *)
  wire [29:0] \x_mepc_base$71 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:23" *)
  wire x_misaligned;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:28" *)
  wire [29:0] x_mtvec_base;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:186" *)
  wire [29:0] \x_mtvec_base$69 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:20" *)
  wire [1:0] x_offset;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:12" *)
  wire [2:0] x_op;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/adder.py:17" *)
  wire x_overflow;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:26" *)
  wire [31:0] x_pc;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:310" *)
  wire x_ready;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:17" *)
  wire \x_ready$146 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:16" *)
  wire \x_ready$152 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/shifter.py:14" *)
  wire \x_ready$157 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:188" *)
  wire \x_ready$166 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:189" *)
  wire \x_ready$206 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:233" *)
  wire \x_ready$296 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/adder.py:15" *)
  wire [31:0] x_result;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:512" *)
  reg [31:0] \x_result$224 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:73" *)
  wire [31:0] x_rp1_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:74" *)
  wire [31:0] x_rp2_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:309" *)
  wire [31:0] x_rp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:232" *)
  wire [31:0] \x_rp_data$301 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/shifter.py:11" *)
  wire x_sext;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/shifter.py:12" *)
  wire [4:0] x_shamt;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:334" *)
  reg [31:0] x_src1;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/adder.py:13" *)
  wire [31:0] \x_src1$139 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:15" *)
  wire [31:0] \x_src1$144 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:13" *)
  wire [31:0] \x_src1$149 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/shifter.py:13" *)
  wire [31:0] \x_src1$156 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:335" *)
  reg [31:0] x_src2;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/adder.py:14" *)
  wire [31:0] \x_src2$140 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:16" *)
  wire [31:0] \x_src2$145 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:14" *)
  wire [31:0] \x_src2$150 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:186" *)
  wire x_store;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:187" *)
  wire [31:0] x_store_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:25" *)
  wire [31:0] \x_store_data$205 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:22" *)
  wire [31:0] x_store_operand;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:30" *)
  wire x_valid;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:15" *)
  wire \x_valid$151 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:190" *)
  wire \x_valid$207 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:75" *)
  wire [4:0] x_wp_addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:78" *)
  wire [31:0] x_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:76" *)
  wire x_wp_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:77" *)
  wire x_wp_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/compare.py:13" *)
  wire zero;
  assign a_flush = \sink__payload$40 [193] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:314" *) x_valid;
  assign \$1  = \sink__payload$40 [194] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:341" *) \sink__payload$40 [196];
  assign \$2  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:346" *) \sink__payload$40 [108];
  assign \$3  = \sink__payload$40 [149] | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:346" *) \$2 ;
  assign \$4  = \sink__payload$52 [106] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:358" *) \sink__payload$52 [107];
  assign \$5  = \$4  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:358" *) \valid$126 ;
  assign \$6  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:359" *) \sink__payload$52 [141];
  assign w_wp_en = \$5  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:358" *) \$6 ;
  assign \$7  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:376" *) x_src1;
  assign \$8  = adder & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:394" *) adder_sub;
  assign \$9  = \$8  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:394" *) compare;
  assign d_sub = \$9  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:394" *) branch;
  assign zero = x_src1 == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:436" *) x_src2;
  assign \$11  = | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:446" *) \sink__payload$46 [181:180];
  assign m_fetch_misaligned = \sink__payload$46 [212] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:445" *) \$11 ;
  assign m_load_misaligned = \sink__payload$46 [142] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:449" *) \sink__payload$46 [96];
  assign m_store_misaligned = \sink__payload$46 [143] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:452" *) \sink__payload$46 [96];
  assign \$12  = \sink__payload$40 [31:0] + (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:518" *) 3'h4;
  assign \$13  = \sink__payload$40 [197] | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:544" *) \sink__payload$40 [198];
  assign x_wp_en = \sink__payload$40 [106] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:553" *) x_valid;
  assign m_wp_en = \sink__payload$46 [104] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:558" *) m_valid;
  assign \$14  = \sink__payload$52 [37] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:563" *) \valid$126 ;
  assign \$15  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:563" *) \sink__payload$52 [141];
  assign \w_wp_en$242  = \$14  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:563" *) \$15 ;
  assign \$16  = adder & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:673" *) adder_sub;
  assign \$17  = \$16  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:673" *) compare;
  assign d_adder_sub = \$17  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:673" *) branch;
  assign x_bypass_m = \sink__payload$40 [142] | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:731" *) \sink__payload$40 [141];
  assign \$18  = \sink__payload$40 [159] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:734" *) condition_met;
  assign x_branch_taken = \sink__payload$40 [157] | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:733" *) \$18 ;
  assign \$19  = \sink__payload$40 [157] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:737" *) \sink__payload$40 [107];
  assign \$21  = csr & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:706" *) csr_we;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  always @(posedge clk)
    sink__payload <= \$22 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  always @(posedge clk)
    \sink__payload$34  <= \$23 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  always @(posedge clk)
    \sink__payload$40  <= \$24 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  always @(posedge clk)
    \sink__payload$46  <= \$25 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  always @(posedge clk)
    \sink__payload$52  <= \$26 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:244" *)
  \minerva_cpu.a  a (
    .clk(clk),
    .ready(a_ready),
    .rst(rst),
    .source__ready(source__ready),
    .source__valid(sink__valid)
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:259" *)
  \minerva_cpu.adder$312  \adder$312  (
    .clk(clk),
    .d_ready(\source__ready$36 ),
    .d_sub(d_sub),
    .rst(rst),
    .x_carry(carry),
    .x_overflow(overflow),
    .x_result(x_result),
    .x_src1(x_src1),
    .x_src2(x_src2)
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:260" *)
  \minerva_cpu.compare$313  \compare$313  (
    .carry(carry),
    .condition_met(condition_met),
    .negative(x_result[31]),
    .op(\op$158 ),
    .overflow(overflow),
    .zero(zero)
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:277" *)
  \minerva_cpu.csrf  csrf (
    .clk(clk),
    .d_addr(immediate[11:0]),
    .d_ready(\source__ready$36 ),
    .m_ready(\source__ready$48 ),
    .m_wp_data(\sink__payload$46 [246:215]),
    .\m_wp_err$23 (m_wp_err),
    .m_wp_rdy(\m_wp_rdy$286 ),
    .\m_wp_rdy$21 (\m_wp_rdy$302 ),
    .rst(rst),
    .w_wp_data(\sink__payload$52 [139:108]),
    .w_wp_en(\w_wp_en$300 ),
    .\w_wp_en$14 (w_wp_en),
    .x_ready(\source__ready$42 ),
    .x_rp_data(x_rp_data),
    .\x_rp_data$18 (\x_rp_data$301 )
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:246" *)
  \minerva_cpu.d  d (
    .clk(clk),
    .csr(csr),
    .d_rp1_rdy(d_rp1_rdy),
    .d_rp2_rdy(d_rp2_rdy),
    .m_trap(m_exception),
    .rs1_re(d_rs1_re),
    .rs2_re(rs2_re),
    .rst(rst),
    .sink__payload(\sink__payload$40 ),
    .\sink__payload$16 (\sink__payload$52 ),
    .\sink__payload$6 (\sink__payload$46 ),
    .sink__ready(\source__ready$36 ),
    .sink__valid(\sink__valid$38 ),
    .source__ready(\source__ready$42 ),
    .source__valid(\sink__valid$44 ),
    .valid(d_valid),
    .\valid$15 (\valid$126 ),
    .\valid$5 (x_valid),
    .\valid$7 (m_valid)
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:258" *)
  \minerva_cpu.data_sel  data_sel (
    .\port$1437$38 (\sink__payload$52 [42:38]),
    .w_load_data(\sink__payload$52 [105:74]),
    .w_load_result(w_load_result),
    .x_funct3(\sink__payload$40 [145:143]),
    .x_mask(x_mask),
    .x_misaligned(x_misaligned),
    .x_offset(x_result[1:0]),
    .x_store_data(x_store_data),
    .x_store_operand(x_rp2_data)
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:261" *)
  \minerva_cpu.decoder  decoder (
    .adder(adder),
    .adder_sub(adder_sub),
    .auipc(auipc),
    .branch(branch),
    .bypass_m(bypass_m),
    .bypass_x(bypass_x),
    .compare(compare),
    .csr(csr),
    .csr_clear(csr_clear),
    .csr_set(csr_set),
    .csr_we(csr_we),
    .direction(direction),
    .divide(divide),
    .ebreak(ebreak),
    .ecall(ecall),
    .fence_i(fence_i),
    .illegal(illegal),
    .immediate(immediate),
    .instruction(\sink__payload$34 [63:32]),
    .jump(d_jump),
    .load(load),
    .\logic (\logic ),
    .lui(lui),
    .mret(mret),
    .multiply(multiply),
    .rd_we(rd_we),
    .rs1_re(d_rs1_re),
    .rs2_re(rs2_re),
    .sext(sext),
    .shift(shift),
    .store(store)
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:271" *)
  \minerva_cpu.divider  divider (
    .clk(clk),
    .m_busy(\m_busy$291 ),
    .m_result(\m_result$227 ),
    .rst(rst),
    .x_op(\sink__payload$40 [145:143]),
    .x_ready(\source__ready$42 ),
    .x_src1(x_src1),
    .x_src2(x_src2),
    .x_valid(x_valid)
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:262" *)
  \minerva_cpu.exception  exception (
    .clk(clk),
    .d_addr(immediate[6:0]),
    .d_ready(\source__ready$36 ),
    .m_branch_target(\sink__payload$46 [211:180]),
    .m_fetch_misaligned(m_fetch_misaligned),
    .m_load_error(m_load_error),
    .m_load_misaligned(m_load_misaligned),
    .m_loadstore_badaddr(m_loadstore_badaddr),
    .m_ready(\source__ready$48 ),
    .m_result(\sink__payload$46 [140:109]),
    .m_store_error(m_store_error),
    .m_store_misaligned(m_store_misaligned),
    .m_trap(m_exception),
    .m_wp_err(m_wp_err),
    .m_wp_rdy(\m_wp_rdy$302 ),
    .\port$1435$0 (\sink__payload$46 [95:0]),
    .\port$1435$215 (\sink__payload$46 [247:215]),
    .\port$1435$97 (\sink__payload$46 [98:97]),
    .rst(rst),
    .\w_data$54 (software_interrupt),
    .\w_data$57 (timer_interrupt),
    .\w_data$60 (external_interrupt),
    .\w_data$63 (fast_interrupt),
    .w_pc(\sink__payload$52 [31:0]),
    .w_valid(\valid$126 ),
    .w_wp_data(\sink__payload$52 [139:108]),
    .w_wp_en(\w_wp_en$300 ),
    .x_mepc_base(x_mepc_base),
    .x_mtvec_base(x_mtvec_base),
    .x_ready(\source__ready$42 ),
    .x_rp_data(\x_rp_data$301 )
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:245" *)
  \minerva_cpu.f  f (
    .clk(clk),
    .d_branch_taken(d_branch_predict_taken),
    .m_trap(m_exception),
    .rst(rst),
    .sink__payload(\sink__payload$40 ),
    .\sink__payload$8 (\sink__payload$46 ),
    .sink__ready(source__ready),
    .sink__valid(sink__valid),
    .source__ready(\source__ready$36 ),
    .source__valid(\sink__valid$38 ),
    .valid(f_valid),
    .\valid$5 (x_valid),
    .\valid$7 (d_valid),
    .\valid$9 (m_valid)
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:266" *)
  \minerva_cpu.fetch  fetch (
    .a_busy(a_busy),
    .a_flush(a_flush),
    .a_pc(a_pc),
    .bus__ack(ibus__ack),
    .bus__dat_r(ibus__dat_r),
    .bus__err(ibus__err),
    .clk(clk),
    .f_badaddr(f_badaddr),
    .f_busy(f_busy),
    .f_fetch_error(f_fetch_error),
    .f_instruction(f_instruction),
    .f_pc(sink__payload[31:0]),
    .f_ready(source__ready),
    .ibus__adr(ibus__adr),
    .ibus__bte(ibus__bte),
    .ibus__cti(ibus__cti),
    .ibus__cyc(ibus__cyc),
    .ibus__dat_w(ibus__dat_w),
    .ibus__sel(ibus__sel),
    .ibus__stb(ibus__stb),
    .ibus__we(ibus__we),
    .rst(rst),
    .s1_ready(a_ready),
    .s2_valid(f_valid)
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:276" *)
  \minerva_cpu.gprf  gprf (
    .clk(clk),
    .d_rp1_rdy(d_rp1_rdy),
    .d_rp2_rdy(d_rp2_rdy),
    .m_wp_addr(\sink__payload$46 [103:99]),
    .m_wp_data(\m_result$226 ),
    .m_wp_en(m_wp_en),
    .m_wp_rdy(\sink__payload$46 [105]),
    .mem_rp1__en(\source__ready$36 ),
    .\port$1431$47 (\sink__payload$34 [56:47]),
    .rst(rst),
    .w_wp_addr(\sink__payload$52 [36:32]),
    .w_wp_data(w_result),
    .w_wp_en(\w_wp_en$242 ),
    .x_rp1_data(x_rp1_data),
    .x_rp2_data(x_rp2_data),
    .x_wp_addr(\sink__payload$40 [100:96]),
    .x_wp_data(\x_result$224 ),
    .x_wp_en(x_wp_en),
    .x_wp_rdy(\sink__payload$40 [141])
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:267" *)
  \minerva_cpu.loadstore  loadstore (
    .bus__ack(dbus__ack),
    .bus__dat_r(dbus__dat_r),
    .bus__err(dbus__err),
    .clk(clk),
    .dbus__adr(dbus__adr),
    .dbus__bte(dbus__bte),
    .dbus__cti(dbus__cti),
    .dbus__cyc(dbus__cyc),
    .dbus__dat_w(dbus__dat_w),
    .dbus__sel(dbus__sel),
    .dbus__stb(dbus__stb),
    .dbus__we(dbus__we),
    .m_badaddr(m_loadstore_badaddr),
    .m_busy(m_busy),
    .m_load_data(m_load_data),
    .m_load_error(m_load_error),
    .m_ready(\source__ready$48 ),
    .m_store_error(m_store_error),
    .\port$1433$148 (\sink__payload$40 [149:148]),
    .\port$1435$142 (\sink__payload$46 [143:142]),
    .rst(rst),
    .s1_ready(\source__ready$42 ),
    .s2_valid(m_valid),
    .x_addr(x_result),
    .x_busy(x_busy),
    .x_fence_i(\sink__payload$40 [193]),
    .x_mask(x_mask),
    .x_store_data(x_store_data),
    .x_valid(x_valid)
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:263" *)
  \minerva_cpu.logic$316  \logic$316  (
    .op(op),
    .result(result),
    .src1(src1),
    .src2(src2)
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:248" *)
  \minerva_cpu.m  m (
    .a_busy(a_busy),
    .clk(clk),
    .f_busy(f_busy),
    .m_busy(\m_busy$291 ),
    .\m_busy$9 (m_busy),
    .rst(rst),
    .sink__ready(\source__ready$48 ),
    .sink__valid(\sink__valid$50 ),
    .source__valid(\sink__valid$56 ),
    .valid(m_valid),
    .x_busy(x_busy)
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:270" *)
  \minerva_cpu.multiplier  multiplier (
    .clk(clk),
    .d_op(\sink__payload$34 [46:44]),
    .d_ready(\source__ready$36 ),
    .m_ready(\source__ready$48 ),
    .rst(rst),
    .w_result(\w_result$231 ),
    .x_ready(\source__ready$42 ),
    .\x_src1$5 (x_src1),
    .\x_src2$8 (x_src2)
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:257" *)
  \minerva_cpu.pc_sel  pc_sel (
    .a_pc(a_pc),
    .d_branch_predict_taken(d_branch_predict_taken),
    .d_branch_target(d_branch_target),
    .d_pc(\sink__payload$34 [31:0]),
    .d_valid(d_valid),
    .f_pc(sink__payload[31:0]),
    .m_exception(m_exception),
    .m_mret(\sink__payload$46 [247]),
    .m_valid(m_valid),
    .\port$1435$180 (\sink__payload$46 [213:180]),
    .x_fence_i(\sink__payload$40 [193]),
    .x_mepc_base(x_mepc_base),
    .x_mtvec_base(x_mtvec_base),
    .x_pc(\sink__payload$40 [31:0]),
    .x_valid(x_valid)
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:264" *)
  \minerva_cpu.predict  predict (
    .d_branch(branch),
    .d_branch_taken(d_branch_predict_taken),
    .d_branch_target(d_branch_target),
    .d_jump(d_jump),
    .d_offset(immediate),
    .d_pc(\sink__payload$34 [31:0]),
    .d_rs1_re(d_rs1_re)
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:265" *)
  \minerva_cpu.shifter  shifter (
    .clk(clk),
    .m_result(\m_result$228 ),
    .\port$1433$155 (\sink__payload$40 [156:155]),
    .rst(rst),
    .x_ready(\source__ready$42 ),
    .x_shamt(x_src2[4:0]),
    .x_src1(x_src1)
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:249" *)
  \minerva_cpu.w  w (
    .sink__valid(\sink__valid$56 ),
    .valid(\valid$126 )
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:247" *)
  \minerva_cpu.x  x (
    .clk(clk),
    .m_trap(m_exception),
    .rst(rst),
    .sink__payload(\sink__payload$46 ),
    .sink__ready(\source__ready$42 ),
    .sink__valid(\sink__valid$44 ),
    .source__ready(\source__ready$48 ),
    .source__valid(\sink__valid$50 ),
    .valid(x_valid),
    .\valid$5 (m_valid)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$1 ) begin end
    (* full_case = 32'd1 *)
    if (\sink__payload$40 [146]) begin
      x_src1 = 32'd0;
    end else if (\sink__payload$40 [147]) begin
      x_src1 = \sink__payload$40 [31:0];
    end else if (\$1 ) begin
      x_src1 = { 27'h0000000, \sink__payload$40 [105:101] };
    end else begin
      x_src1 = x_rp1_data;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$1 ) begin end
    (* full_case = 32'd1 *)
    if (\$3 ) begin
      x_src2 = \sink__payload$40 [140:109];
    end else begin
      x_src2 = x_rp2_data;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$1 ) begin end
    (* full_case = 32'd1 *)
    if (\sink__payload$40 [198]) begin
      x_csr_sc_logic_src1 = \$7 ;
    end else begin
      x_csr_sc_logic_src1 = x_src1;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$1 ) begin end
    (* full_case = 32'd1 *)
    if (\sink__payload$40 [194]) begin
      op = x_csr_sc_logic_op;
    end else begin
      op = \sink__payload$40 [145:143];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$1 ) begin end
    (* full_case = 32'd1 *)
    if (\sink__payload$40 [194]) begin
      src1 = x_csr_sc_logic_src1;
    end else begin
      src1 = x_src1;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$1 ) begin end
    (* full_case = 32'd1 *)
    if (\sink__payload$40 [194]) begin
      src2 = x_rp_data;
    end else begin
      src2 = x_src2;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$1 ) begin end
    (* full_case = 32'd1 *)
    if (\sink__payload$40 [158]) begin
      \op$158  = \$10 ;
    end else begin
      \op$158  = \sink__payload$40 [145:143];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$1 ) begin end
    (* full_case = 32'd1 *)
    if (\sink__payload$40 [157]) begin
      \x_result$224  = \$12 [31:0];
    end else if (\sink__payload$40 [151]) begin
      \x_result$224  = result;
    end else if (\sink__payload$40 [194]) begin
      \x_result$224  = x_rp_data;
    end else begin
      \x_result$224  = x_result;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$1 ) begin end
    (* full_case = 32'd1 *)
    if (\sink__payload$46 [176]) begin
      \m_result$226  = { 31'h00000000, \sink__payload$46 [179] };
    end else if (\sink__payload$46 [178]) begin
      \m_result$226  = \m_result$227 ;
    end else if (\sink__payload$46 [141]) begin
      \m_result$226  = \m_result$228 ;
    end else begin
      \m_result$226  = \sink__payload$46 [140:109];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$1 ) begin end
    (* full_case = 32'd1 *)
    if (\sink__payload$52 [73]) begin
      w_result = w_load_result;
    end else if (\sink__payload$52 [140]) begin
      w_result = \w_result$231 ;
    end else begin
      w_result = \sink__payload$52 [72:41];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$1 ) begin end
    (* full_case = 32'd1 *)
    if (\$13 ) begin
      x_csr_result = result;
    end else begin
      x_csr_result = x_src1;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$1 ) begin end
    (* full_case = 32'd1 *)
    if (\$19 ) begin
      x_branch_target = \$20 ;
    end else begin
      x_branch_target = \sink__payload$40 [191:160];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$1 ) begin end
    \$22  = sink__payload;
    if (a_ready) begin
      \$22  = { 1'h0, a_pc };
    end
    if (rst) begin
      \$22  = 33'h1fffffffc;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$1 ) begin end
    \$23  = \sink__payload$34 ;
    if (source__ready) begin
      \$23 [31:0] = sink__payload[31:0];
      \$23 [63:32] = f_instruction;
      \$23 [64] = f_fetch_error;
      \$23 [94:65] = f_badaddr;
    end
    if (rst) begin
      \$23  = 95'h000000000000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$1 ) begin end
    \$24  = \sink__payload$40 ;
    if (\source__ready$36 ) begin
      \$24 [31:0] = \sink__payload$34 [31:0];
      \$24 [63:32] = \sink__payload$34 [63:32];
      \$24 [64] = \sink__payload$34 [64];
      \$24 [94:65] = \sink__payload$34 [94:65];
      \$24 [95] = illegal;
      \$24 [100:96] = \sink__payload$34 [43:39];
      \$24 [105:101] = \sink__payload$34 [51:47];
      \$24 [106] = rd_we;
      \$24 [107] = d_rs1_re;
      \$24 [108] = rs2_re;
      \$24 [141] = bypass_x;
      \$24 [142] = bypass_m;
      \$24 [145:143] = \sink__payload$34 [46:44];
      \$24 [146] = lui;
      \$24 [147] = auipc;
      \$24 [148] = load;
      \$24 [149] = store;
      \$24 [150] = d_adder_sub;
      \$24 [158] = compare;
      \$24 [151] = \logic ;
      \$24 [154] = shift;
      \$24 [155] = direction;
      \$24 [156] = sext;
      \$24 [157] = d_jump;
      \$24 [159] = branch;
      \$24 [193] = fence_i;
      \$24 [194] = csr;
      \$24 [195] = \$21 ;
      \$24 [196] = \sink__payload$34 [46];
      \$24 [197] = csr_set;
      \$24 [198] = csr_clear;
      \$24 [199] = ecall;
      \$24 [200] = ebreak;
      \$24 [201] = mret;
      \$24 [140:109] = immediate;
      \$24 [192] = d_branch_predict_taken;
      \$24 [191:160] = d_branch_target;
      \$24 [152] = multiply;
      \$24 [153] = divide;
    end
    if (rst) begin
      \$24  = 202'h000000000000000000000000000000000000000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$1 ) begin end
    \$25  = \sink__payload$46 ;
    if (\source__ready$42 ) begin
      \$25 [31:0] = \sink__payload$40 [31:0];
      \$25 [63:32] = \sink__payload$40 [63:32];
      \$25 [64] = \sink__payload$40 [64];
      \$25 [94:65] = \sink__payload$40 [94:65];
      \$25 [95] = \sink__payload$40 [95];
      \$25 [96] = x_misaligned;
      \$25 [97] = \sink__payload$40 [199];
      \$25 [98] = \sink__payload$40 [200];
      \$25 [103:99] = \sink__payload$40 [100:96];
      \$25 [104] = \sink__payload$40 [106];
      \$25 [105] = x_bypass_m;
      \$25 [108:106] = \sink__payload$40 [145:143];
      \$25 [142] = \sink__payload$40 [148];
      \$25 [143] = \sink__payload$40 [149];
      \$25 [175:144] = x_store_data;
      \$25 [176] = \sink__payload$40 [158];
      \$25 [141] = \sink__payload$40 [154];
      \$25 [247] = \sink__payload$40 [201];
      \$25 [179] = condition_met;
      \$25 [212] = x_branch_taken;
      \$25 [211:180] = x_branch_target;
      \$25 [213] = \sink__payload$40 [192];
      \$25 [214] = \sink__payload$40 [195];
      \$25 [246:215] = x_csr_result;
      \$25 [140:109] = \x_result$224 ;
      \$25 [177] = \sink__payload$40 [152];
      \$25 [178] = \sink__payload$40 [153];
    end
    if (rst) begin
      \$25  = 248'h00000000000000000000000000000000000000000000000000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$1 ) begin end
    \$26  = \sink__payload$52 ;
    if (\source__ready$48 ) begin
      \$26 [31:0] = \sink__payload$46 [31:0];
      \$26 [36:32] = \sink__payload$46 [103:99];
      \$26 [73] = \sink__payload$46 [142];
      \$26 [40:38] = \sink__payload$46 [108:106];
      \$26 [105:74] = m_load_data;
      \$26 [37] = \sink__payload$46 [104];
      \$26 [72:41] = \m_result$226 ;
      \$26 [106] = \sink__payload$46 [214];
      \$26 [107] = \m_wp_rdy$286 ;
      \$26 [139:108] = \sink__payload$46 [246:215];
      \$26 [141] = m_exception;
      \$26 [140] = \sink__payload$46 [177];
    end
    if (rst) begin
      \$26  = 142'h000000000000000000000000000000000000;
    end
  end
  assign source__payload = sink__payload;
  assign sink__ready = source__ready;
  assign source__valid = sink__valid;
  assign \source__payload$35  = \sink__payload$34 ;
  assign \sink__ready$37  = \source__ready$36 ;
  assign \source__valid$39  = \sink__valid$38 ;
  assign \source__payload$41  = \sink__payload$40 ;
  assign \sink__ready$43  = \source__ready$42 ;
  assign \source__valid$45  = \sink__valid$44 ;
  assign \source__payload$47  = \sink__payload$46 ;
  assign \sink__ready$49  = \source__ready$48 ;
  assign \source__valid$51  = \sink__valid$50 ;
  assign \source__payload$53  = \sink__payload$52 ;
  assign \source__ready$54  = 1'h1;
  assign \sink__ready$55  = 1'h1;
  assign \source__valid$57  = \sink__valid$56 ;
  assign f_pc = sink__payload[31:0];
  assign d_pc = \sink__payload$34 [31:0];
  assign d_branch_taken = d_branch_predict_taken;
  assign \d_branch_target$63  = d_branch_target;
  assign valid = d_valid;
  assign x_pc = \sink__payload$40 [31:0];
  assign x_fence_i = \sink__payload$40 [193];
  assign \x_mtvec_base$69  = x_mtvec_base;
  assign \x_mepc_base$71  = x_mepc_base;
  assign \valid$73  = x_valid;
  assign m_branch_predict_taken = \sink__payload$46 [213];
  assign m_branch_taken = \sink__payload$46 [212];
  assign m_branch_target = \sink__payload$46 [211:180];
  assign m_trap = m_exception;
  assign m_mret = \sink__payload$46 [247];
  assign \valid$81  = m_valid;
  assign \a_pc$83  = a_pc;
  assign ready = a_ready;
  assign a_valid = 1'h1;
  assign \valid$87  = 1'h1;
  assign f_ready = source__ready;
  assign \ready$89  = source__ready;
  assign \valid$91  = f_valid;
  assign \ibus__ack$92  = ibus__ack;
  assign \ibus__adr$93  = ibus__adr;
  assign \ibus__bte$94  = ibus__bte;
  assign \ibus__cti$95  = ibus__cti;
  assign \ibus__cyc$96  = ibus__cyc;
  assign \ibus__dat_r$97  = ibus__dat_r;
  assign \ibus__dat_w$98  = ibus__dat_w;
  assign \ibus__err$99  = ibus__err;
  assign \ibus__sel$100  = ibus__sel;
  assign \ibus__stb$101  = ibus__stb;
  assign \ibus__we$102  = ibus__we;
  assign \f_pc$103  = sink__payload[31:0];
  assign instruction = \sink__payload$34 [63:32];
  assign d_rp1_addr = \sink__payload$34 [51:47];
  assign rs1 = \sink__payload$34 [51:47];
  assign d_rp2_addr = \sink__payload$34 [56:52];
  assign rs2 = \sink__payload$34 [56:52];
  assign d_ready = \source__ready$36 ;
  assign \ready$111  = \source__ready$36 ;
  assign d_addr = immediate[11:0];
  assign \d_ready$118  = \source__ready$36 ;
  assign x_ready = \source__ready$42 ;
  assign \ready$120  = \source__ready$42 ;
  assign m_wp_data = \sink__payload$46 [246:215];
  assign m_ready = \source__ready$48 ;
  assign \ready$123  = \source__ready$48 ;
  assign w_wp_data = \sink__payload$52 [139:108];
  assign \d_ready$138  = \source__ready$36 ;
  assign \x_src1$139  = x_src1;
  assign \x_src2$140  = x_src2;
  assign d_op = \sink__payload$34 [46:44];
  assign funct3 = \sink__payload$34 [46:44];
  assign \d_ready$143  = \source__ready$36 ;
  assign \x_src1$144  = x_src1;
  assign \x_src2$145  = x_src2;
  assign \x_ready$146  = \source__ready$42 ;
  assign \m_ready$147  = \source__ready$48 ;
  assign x_op = \sink__payload$40 [145:143];
  assign \x_src1$149  = x_src1;
  assign \x_src2$150  = x_src2;
  assign \x_valid$151  = x_valid;
  assign \x_ready$152  = \source__ready$42 ;
  assign x_direction = \sink__payload$40 [155];
  assign x_sext = \sink__payload$40 [156];
  assign x_shamt = x_src2[4:0];
  assign \x_src1$156  = x_src1;
  assign \x_ready$157  = \source__ready$42 ;
  assign negative = x_result[31];
  assign x_overflow = overflow;
  assign x_carry = carry;
  assign \x_ready$166  = \source__ready$42 ;
  assign m_fetch_error = \sink__payload$46 [64];
  assign m_fetch_badaddr = \sink__payload$46 [94:65];
  assign \m_load_error$172  = m_load_error;
  assign \m_store_error$175  = m_store_error;
  assign m_badaddr = m_loadstore_badaddr;
  assign \m_branch_target$178  = \sink__payload$46 [211:180];
  assign m_illegal = \sink__payload$46 [95];
  assign m_ebreak = \sink__payload$46 [98];
  assign m_ecall = \sink__payload$46 [97];
  assign m_pc = \sink__payload$46 [31:0];
  assign m_instruction = \sink__payload$46 [63:32];
  assign m_result = \sink__payload$46 [140:109];
  assign \m_mret$185  = \sink__payload$46 [247];
  assign \m_ready$186  = \source__ready$48 ;
  assign w_software_interrupt = software_interrupt;
  assign w_timer_interrupt = timer_interrupt;
  assign w_external_interrupt = external_interrupt;
  assign w_fast_interrupt = fast_interrupt;
  assign w_pc = \sink__payload$52 [31:0];
  assign w_valid = \valid$126 ;
  assign x_offset = x_result[1:0];
  assign x_funct3 = \sink__payload$40 [145:143];
  assign x_store_operand = x_rp2_data;
  assign w_offset = \sink__payload$52 [42:41];
  assign w_funct3 = \sink__payload$52 [40:38];
  assign w_load_data = \sink__payload$52 [105:74];
  assign x_addr = x_result;
  assign \x_mask$201  = x_mask;
  assign x_load = \sink__payload$40 [148];
  assign x_store = \sink__payload$40 [149];
  assign \x_store_data$205  = x_store_data;
  assign \x_ready$206  = \source__ready$42 ;
  assign \x_valid$207  = x_valid;
  assign \m_ready$208  = \source__ready$48 ;
  assign \m_valid$209  = m_valid;
  assign \x_fence_i$210  = \sink__payload$40 [193];
  assign m_load = \sink__payload$46 [142];
  assign m_store = \sink__payload$46 [143];
  assign \dbus__ack$213  = dbus__ack;
  assign \dbus__adr$214  = dbus__adr;
  assign \dbus__bte$215  = dbus__bte;
  assign \dbus__cti$216  = dbus__cti;
  assign \dbus__cyc$217  = dbus__cyc;
  assign \dbus__dat_r$218  = dbus__dat_r;
  assign \dbus__dat_w$219  = dbus__dat_w;
  assign \dbus__err$220  = dbus__err;
  assign \dbus__sel$221  = dbus__sel;
  assign \dbus__stb$222  = dbus__stb;
  assign \dbus__we$223  = dbus__we;
  assign x_wp_addr = \sink__payload$40 [100:96];
  assign x_wp_rdy = \sink__payload$40 [141];
  assign x_wp_data = \x_result$224 ;
  assign m_wp_addr = \sink__payload$46 [103:99];
  assign m_wp_rdy = \sink__payload$46 [105];
  assign \m_wp_data$240  = \m_result$226 ;
  assign w_wp_addr = \sink__payload$52 [36:32];
  assign \w_wp_data$243  = w_result;
  assign d_branch = branch;
  assign jump = d_jump;
  assign d_offset = immediate;
  assign \d_pc$248  = \sink__payload$34 [31:0];
  assign rs1_re = d_rs1_re;
  assign rd = \sink__payload$34 [43:39];
  assign csr_fmt_i = \sink__payload$34 [46];
  assign \d_addr$294  = immediate[6:0];
  assign \d_ready$295  = \source__ready$36 ;
  assign \x_ready$296  = \source__ready$42 ;
  assign \m_ready$297  = \source__ready$48 ;
  assign \m_wp_data$298  = \sink__payload$46 [246:215];
  assign \w_wp_data$299  = \sink__payload$52 [139:108];
  assign \sink__payload.pc  = sink__payload;
  assign \source__payload.pc  = sink__payload;
  assign \sink__payload$34.pc  = \sink__payload$34 [31:0];
  assign \sink__payload$34.instruction  = \sink__payload$34 [63:32];
  assign \sink__payload$34.fetch_error  = \sink__payload$34 [64];
  assign \sink__payload$34.fetch_badaddr  = \sink__payload$34 [94:65];
  assign \source__payload$35.pc  = \sink__payload$34 [31:0];
  assign \source__payload$35.instruction  = \sink__payload$34 [63:32];
  assign \source__payload$35.fetch_error  = \sink__payload$34 [64];
  assign \source__payload$35.fetch_badaddr  = \sink__payload$34 [94:65];
  assign \sink__payload$40.pc  = \sink__payload$40 [31:0];
  assign \sink__payload$40.instruction  = \sink__payload$40 [63:32];
  assign \sink__payload$40.fetch_error  = \sink__payload$40 [64];
  assign \sink__payload$40.fetch_badaddr  = \sink__payload$40 [94:65];
  assign \sink__payload$40.illegal  = \sink__payload$40 [95];
  assign \sink__payload$40.rd  = \sink__payload$40 [100:96];
  assign \sink__payload$40.rs1  = \sink__payload$40 [105:101];
  assign \sink__payload$40.rd_we  = \sink__payload$40 [106];
  assign \sink__payload$40.rs1_re  = \sink__payload$40 [107];
  assign \sink__payload$40.rs2_re  = \sink__payload$40 [108];
  assign \sink__payload$40.immediate  = \sink__payload$40 [140:109];
  assign \sink__payload$40.bypass_x  = \sink__payload$40 [141];
  assign \sink__payload$40.bypass_m  = \sink__payload$40 [142];
  assign \sink__payload$40.funct3  = \sink__payload$40 [145:143];
  assign \sink__payload$40.lui  = \sink__payload$40 [146];
  assign \sink__payload$40.auipc  = \sink__payload$40 [147];
  assign \sink__payload$40.load  = \sink__payload$40 [148];
  assign \sink__payload$40.store  = \sink__payload$40 [149];
  assign \sink__payload$40.adder_sub  = \sink__payload$40 [150];
  assign \sink__payload$40.logic  = \sink__payload$40 [151];
  assign \sink__payload$40.multiply  = \sink__payload$40 [152];
  assign \sink__payload$40.divide  = \sink__payload$40 [153];
  assign \sink__payload$40.shift  = \sink__payload$40 [154];
  assign \sink__payload$40.direction  = \sink__payload$40 [155];
  assign \sink__payload$40.sext  = \sink__payload$40 [156];
  assign \sink__payload$40.jump  = \sink__payload$40 [157];
  assign \sink__payload$40.compare  = \sink__payload$40 [158];
  assign \sink__payload$40.branch  = \sink__payload$40 [159];
  assign \sink__payload$40.branch_target  = \sink__payload$40 [191:160];
  assign \sink__payload$40.branch_predict_taken  = \sink__payload$40 [192];
  assign \sink__payload$40.fence_i  = \sink__payload$40 [193];
  assign \sink__payload$40.csr_re  = \sink__payload$40 [194];
  assign \sink__payload$40.csr_we  = \sink__payload$40 [195];
  assign \sink__payload$40.csr_fmt_i  = \sink__payload$40 [196];
  assign \sink__payload$40.csr_set  = \sink__payload$40 [197];
  assign \sink__payload$40.csr_clear  = \sink__payload$40 [198];
  assign \sink__payload$40.ecall  = \sink__payload$40 [199];
  assign \sink__payload$40.ebreak  = \sink__payload$40 [200];
  assign \sink__payload$40.mret  = \sink__payload$40 [201];
  assign \source__payload$41.pc  = \sink__payload$40 [31:0];
  assign \source__payload$41.instruction  = \sink__payload$40 [63:32];
  assign \source__payload$41.fetch_error  = \sink__payload$40 [64];
  assign \source__payload$41.fetch_badaddr  = \sink__payload$40 [94:65];
  assign \source__payload$41.illegal  = \sink__payload$40 [95];
  assign \source__payload$41.rd  = \sink__payload$40 [100:96];
  assign \source__payload$41.rs1  = \sink__payload$40 [105:101];
  assign \source__payload$41.rd_we  = \sink__payload$40 [106];
  assign \source__payload$41.rs1_re  = \sink__payload$40 [107];
  assign \source__payload$41.rs2_re  = \sink__payload$40 [108];
  assign \source__payload$41.immediate  = \sink__payload$40 [140:109];
  assign \source__payload$41.bypass_x  = \sink__payload$40 [141];
  assign \source__payload$41.bypass_m  = \sink__payload$40 [142];
  assign \source__payload$41.funct3  = \sink__payload$40 [145:143];
  assign \source__payload$41.lui  = \sink__payload$40 [146];
  assign \source__payload$41.auipc  = \sink__payload$40 [147];
  assign \source__payload$41.load  = \sink__payload$40 [148];
  assign \source__payload$41.store  = \sink__payload$40 [149];
  assign \source__payload$41.adder_sub  = \sink__payload$40 [150];
  assign \source__payload$41.logic  = \sink__payload$40 [151];
  assign \source__payload$41.multiply  = \sink__payload$40 [152];
  assign \source__payload$41.divide  = \sink__payload$40 [153];
  assign \source__payload$41.shift  = \sink__payload$40 [154];
  assign \source__payload$41.direction  = \sink__payload$40 [155];
  assign \source__payload$41.sext  = \sink__payload$40 [156];
  assign \source__payload$41.jump  = \sink__payload$40 [157];
  assign \source__payload$41.compare  = \sink__payload$40 [158];
  assign \source__payload$41.branch  = \sink__payload$40 [159];
  assign \source__payload$41.branch_target  = \sink__payload$40 [191:160];
  assign \source__payload$41.branch_predict_taken  = \sink__payload$40 [192];
  assign \source__payload$41.fence_i  = \sink__payload$40 [193];
  assign \source__payload$41.csr_re  = \sink__payload$40 [194];
  assign \source__payload$41.csr_we  = \sink__payload$40 [195];
  assign \source__payload$41.csr_fmt_i  = \sink__payload$40 [196];
  assign \source__payload$41.csr_set  = \sink__payload$40 [197];
  assign \source__payload$41.csr_clear  = \sink__payload$40 [198];
  assign \source__payload$41.ecall  = \sink__payload$40 [199];
  assign \source__payload$41.ebreak  = \sink__payload$40 [200];
  assign \source__payload$41.mret  = \sink__payload$40 [201];
  assign \sink__payload$46.pc  = \sink__payload$46 [31:0];
  assign \sink__payload$46.instruction  = \sink__payload$46 [63:32];
  assign \sink__payload$46.fetch_error  = \sink__payload$46 [64];
  assign \sink__payload$46.fetch_badaddr  = \sink__payload$46 [94:65];
  assign \sink__payload$46.illegal  = \sink__payload$46 [95];
  assign \sink__payload$46.loadstore_misaligned  = \sink__payload$46 [96];
  assign \sink__payload$46.ecall  = \sink__payload$46 [97];
  assign \sink__payload$46.ebreak  = \sink__payload$46 [98];
  assign \sink__payload$46.rd  = \sink__payload$46 [103:99];
  assign \sink__payload$46.rd_we  = \sink__payload$46 [104];
  assign \sink__payload$46.bypass_m  = \sink__payload$46 [105];
  assign \sink__payload$46.funct3  = \sink__payload$46 [108:106];
  assign \sink__payload$46.result  = \sink__payload$46 [140:109];
  assign \sink__payload$46.shift  = \sink__payload$46 [141];
  assign \sink__payload$46.load  = \sink__payload$46 [142];
  assign \sink__payload$46.store  = \sink__payload$46 [143];
  assign \sink__payload$46.store_data  = \sink__payload$46 [175:144];
  assign \sink__payload$46.compare  = \sink__payload$46 [176];
  assign \sink__payload$46.multiply  = \sink__payload$46 [177];
  assign \sink__payload$46.divide  = \sink__payload$46 [178];
  assign \sink__payload$46.condition_met  = \sink__payload$46 [179];
  assign \sink__payload$46.branch_target  = \sink__payload$46 [211:180];
  assign \sink__payload$46.branch_taken  = \sink__payload$46 [212];
  assign \sink__payload$46.branch_predict_taken  = \sink__payload$46 [213];
  assign \sink__payload$46.csr_we  = \sink__payload$46 [214];
  assign \sink__payload$46.csr_result  = \sink__payload$46 [246:215];
  assign \sink__payload$46.mret  = \sink__payload$46 [247];
  assign \source__payload$47.pc  = \sink__payload$46 [31:0];
  assign \source__payload$47.instruction  = \sink__payload$46 [63:32];
  assign \source__payload$47.fetch_error  = \sink__payload$46 [64];
  assign \source__payload$47.fetch_badaddr  = \sink__payload$46 [94:65];
  assign \source__payload$47.illegal  = \sink__payload$46 [95];
  assign \source__payload$47.loadstore_misaligned  = \sink__payload$46 [96];
  assign \source__payload$47.ecall  = \sink__payload$46 [97];
  assign \source__payload$47.ebreak  = \sink__payload$46 [98];
  assign \source__payload$47.rd  = \sink__payload$46 [103:99];
  assign \source__payload$47.rd_we  = \sink__payload$46 [104];
  assign \source__payload$47.bypass_m  = \sink__payload$46 [105];
  assign \source__payload$47.funct3  = \sink__payload$46 [108:106];
  assign \source__payload$47.result  = \sink__payload$46 [140:109];
  assign \source__payload$47.shift  = \sink__payload$46 [141];
  assign \source__payload$47.load  = \sink__payload$46 [142];
  assign \source__payload$47.store  = \sink__payload$46 [143];
  assign \source__payload$47.store_data  = \sink__payload$46 [175:144];
  assign \source__payload$47.compare  = \sink__payload$46 [176];
  assign \source__payload$47.multiply  = \sink__payload$46 [177];
  assign \source__payload$47.divide  = \sink__payload$46 [178];
  assign \source__payload$47.condition_met  = \sink__payload$46 [179];
  assign \source__payload$47.branch_target  = \sink__payload$46 [211:180];
  assign \source__payload$47.branch_taken  = \sink__payload$46 [212];
  assign \source__payload$47.branch_predict_taken  = \sink__payload$46 [213];
  assign \source__payload$47.csr_we  = \sink__payload$46 [214];
  assign \source__payload$47.csr_result  = \sink__payload$46 [246:215];
  assign \source__payload$47.mret  = \sink__payload$46 [247];
  assign \sink__payload$52.pc  = \sink__payload$52 [31:0];
  assign \sink__payload$52.rd  = \sink__payload$52 [36:32];
  assign \sink__payload$52.rd_we  = \sink__payload$52 [37];
  assign \sink__payload$52.funct3  = \sink__payload$52 [40:38];
  assign \sink__payload$52.result  = \sink__payload$52 [72:41];
  assign \sink__payload$52.load  = \sink__payload$52 [73];
  assign \sink__payload$52.load_data  = \sink__payload$52 [105:74];
  assign \sink__payload$52.csr_we  = \sink__payload$52 [106];
  assign \sink__payload$52.csr_rdy  = \sink__payload$52 [107];
  assign \sink__payload$52.csr_result  = \sink__payload$52 [139:108];
  assign \sink__payload$52.multiply  = \sink__payload$52 [140];
  assign \sink__payload$52.trap  = \sink__payload$52 [141];
  assign \source__payload$53.pc  = \sink__payload$52 [31:0];
  assign \source__payload$53.rd  = \sink__payload$52 [36:32];
  assign \source__payload$53.rd_we  = \sink__payload$52 [37];
  assign \source__payload$53.funct3  = \sink__payload$52 [40:38];
  assign \source__payload$53.result  = \sink__payload$52 [72:41];
  assign \source__payload$53.load  = \sink__payload$52 [73];
  assign \source__payload$53.load_data  = \sink__payload$52 [105:74];
  assign \source__payload$53.csr_we  = \sink__payload$52 [106];
  assign \source__payload$53.csr_rdy  = \sink__payload$52 [107];
  assign \source__payload$53.csr_result  = \sink__payload$52 [139:108];
  assign \source__payload$53.multiply  = \sink__payload$52 [140];
  assign \source__payload$53.trap  = \sink__payload$52 [141];
  assign x_csr_sc_logic_op[1:0] = \sink__payload$40 [144:143];
  assign x_csr_sc_logic_op[2] = 1'h1;
  assign \$10  = { \sink__payload$40 [144:143], 1'h0 };
  assign \$20  = { x_result[31:1], 1'h0 };
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:32" *)
(* generator = "Amaranth" *)
module \minerva_cpu.a (rst, ready, source__ready, source__valid, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$2  = 0;
  wire [1:0] \$1 ;
  reg \$2 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:16" *)
  output ready;
  wire ready;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:50" *)
  input source__ready;
  wire source__ready;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:49" *)
  output source__valid;
  reg source__valid = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:15" *)
  wire valid;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:49" *)
  always @(posedge clk)
    source__valid <= \$2 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$2 ) begin end
    \$2  = source__valid;
    if (\$1 [0]) begin
      \$2  = 1'h1;
    end else if (source__ready) begin
      \$2  = 1'h0;
    end
    if (rst) begin
      \$2  = 1'h0;
    end
  end
  assign valid = 1'h1;
  assign ready = \$1 [0];
  assign \$1  = { 1'h0, source__ready };
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/adder.py:20" *)
(* generator = "Amaranth" *)
module \minerva_cpu.adder$312 (rst, d_sub, d_ready, x_src1, x_src2, x_result, x_carry, x_overflow, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$3  = 0;
  wire [32:0] \$1 ;
  wire \$2 ;
  wire \$3 ;
  wire [32:0] \$4 ;
  wire \$5 ;
  wire \$6 ;
  reg \$7 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/adder.py:11" *)
  input d_ready;
  wire d_ready;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/adder.py:10" *)
  input d_sub;
  wire d_sub;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/adder.py:28" *)
  wire x_add_carry;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/adder.py:29" *)
  wire x_add_overflow;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/adder.py:27" *)
  wire [31:0] x_add_result;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/adder.py:16" *)
  output x_carry;
  reg x_carry;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/adder.py:17" *)
  output x_overflow;
  reg x_overflow;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/adder.py:15" *)
  output [31:0] x_result;
  reg [31:0] x_result;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/adder.py:13" *)
  input [31:0] x_src1;
  wire [31:0] x_src1;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/adder.py:14" *)
  input [31:0] x_src2;
  wire [31:0] x_src2;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/adder.py:22" *)
  reg x_sub = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/adder.py:37" *)
  wire x_sub_carry;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/adder.py:38" *)
  wire x_sub_overflow;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/adder.py:36" *)
  wire [31:0] x_sub_result;
  assign \$3  = \$2  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/adder.py:33" *) x_src2[31];
  assign x_add_overflow = \$3  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/adder.py:33" *) \$1 [31];
  assign \$4  = x_src1 - (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/adder.py:41" *) x_src2;
  assign \$5  = x_src1[31] != (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/adder.py:42" *) x_src2[31];
  assign \$6  = \$4 [31] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/adder.py:42" *) x_src2[31];
  assign x_sub_overflow = \$5  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/adder.py:42" *) \$6 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/adder.py:22" *)
  always @(posedge clk)
    x_sub <= \$7 ;
  assign \$1  = x_src1 + (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/adder.py:32" *) x_src2;
  assign \$2  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/adder.py:33" *) x_src1[31];
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$3 ) begin end
    \$7  = x_sub;
    if (d_ready) begin
      \$7  = d_sub;
    end
    if (rst) begin
      \$7  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$3 ) begin end
    (* full_case = 32'd1 *)
    if (x_sub) begin
      x_result = \$4 [31:0];
    end else begin
      x_result = \$1 [31:0];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$3 ) begin end
    (* full_case = 32'd1 *)
    if (x_sub) begin
      x_carry = \$4 [32];
    end else begin
      x_carry = \$1 [32];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$3 ) begin end
    (* full_case = 32'd1 *)
    if (x_sub) begin
      x_overflow = x_sub_overflow;
    end else begin
      x_overflow = x_add_overflow;
    end
  end
  assign x_add_result = \$1 [31:0];
  assign x_add_carry = \$1 [32];
  assign x_sub_result = \$4 [31:0];
  assign x_sub_carry = \$4 [32];
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/compare.py:20" *)
(* generator = "Amaranth" *)
module \minerva_cpu.compare$313 (op, negative, carry, overflow, condition_met, zero);
  reg \$auto$verilog_backend.cc:2355:dump_module$4  = 0;
  wire \$1 ;
  wire \$2 ;
  wire \$3 ;
  wire \$4 ;
  wire \$5 ;
  wire \$6 ;
  wire \$7 ;
  wire \$8 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/compare.py:16" *)
  input carry;
  wire carry;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/compare.py:17" *)
  output condition_met;
  reg condition_met;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/compare.py:14" *)
  input negative;
  wire negative;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/compare.py:12" *)
  input [2:0] op;
  wire [2:0] op;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/compare.py:15" *)
  input overflow;
  wire overflow;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/compare.py:13" *)
  input zero;
  wire zero;
  assign \$2  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/compare.py:28" *) zero;
  assign \$3  = negative != (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/compare.py:28" *) overflow;
  assign \$4  = \$2  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/compare.py:28" *) \$3 ;
  assign \$5  = negative == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/compare.py:30" *) overflow;
  assign \$6  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/compare.py:32" *) zero;
  assign \$7  = \$6  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/compare.py:32" *) carry;
  assign \$8  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/compare.py:34" *) carry;
  assign \$1  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/compare.py:26" *) zero;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$4 ) begin end
    condition_met = 1'h0;
    casez (op)
      3'h0:
          condition_met = zero;
      3'h1:
          condition_met = \$1 ;
      3'h4:
          condition_met = \$4 ;
      3'h5:
          condition_met = \$5 ;
      3'h6:
          condition_met = \$7 ;
      3'h7:
          condition_met = \$8 ;
    endcase
  end
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:339" *)
(* generator = "Amaranth" *)
module \minerva_cpu.csrf (rst, \w_wp_en$14 , d_ready, x_ready, m_ready, \x_rp_data$18 , \m_wp_rdy$21 , \m_wp_err$23 , w_wp_en, x_rp_data, m_wp_rdy, m_wp_data, w_wp_data, d_addr, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$5  = 0;
  wire [11:0] \$1 ;
  wire [31:0] \$2 ;
  wire \$3 ;
  wire \$4 ;
  reg \$5 ;
  reg \$6 ;
  reg \$7 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:352" *)
  wire bank_300_d_select;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:354" *)
  reg bank_300_m_select = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:355" *)
  reg bank_300_w_select = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:353" *)
  reg bank_300_x_select = 1'h0;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:306" *)
  input [11:0] d_addr;
  wire [11:0] d_addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:229" *)
  wire [6:0] \d_addr$2 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:307" *)
  input d_ready;
  wire d_ready;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:307" *)
  wire \d_ready$4 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:315" *)
  input m_ready;
  wire m_ready;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:315" *)
  wire \m_ready$8 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:312" *)
  input [31:0] m_wp_data;
  wire [31:0] m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:312" *)
  wire [31:0] \m_wp_data$10 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:314" *)
  wire m_wp_err;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:237" *)
  input \m_wp_err$23 ;
  wire \m_wp_err$23 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:313" *)
  output m_wp_rdy;
  wire m_wp_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:236" *)
  input \m_wp_rdy$21 ;
  wire \m_wp_rdy$21 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:317" *)
  input [31:0] w_wp_data;
  wire [31:0] w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:317" *)
  wire [31:0] \w_wp_data$12 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:241" *)
  output w_wp_en;
  wire w_wp_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:318" *)
  input \w_wp_en$14 ;
  wire \w_wp_en$14 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:310" *)
  input x_ready;
  wire x_ready;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:310" *)
  wire \x_ready$6 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:309" *)
  output [31:0] x_rp_data;
  wire [31:0] x_rp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:232" *)
  input [31:0] \x_rp_data$18 ;
  wire [31:0] \x_rp_data$18 ;
  assign w_wp_en = \w_wp_en$14  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:380" *) bank_300_w_select;
  assign \$2  = bank_300_x_select ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:373" *) \x_rp_data$18  : 32'd0;
  assign \$3  = bank_300_m_select ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:374" *) \m_wp_rdy$21  : 1'h0;
  assign \$4  = bank_300_m_select ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:375" *) \m_wp_err$23  : 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:353" *)
  always @(posedge clk)
    bank_300_x_select <= \$5 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:354" *)
  always @(posedge clk)
    bank_300_m_select <= \$6 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:355" *)
  always @(posedge clk)
    bank_300_w_select <= \$7 ;
  assign bank_300_d_select = \$1  == (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ast.py:1317" *) 10'h300;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$5 ) begin end
    \$5  = bank_300_x_select;
    if (d_ready) begin
      \$5  = bank_300_d_select;
    end
    if (rst) begin
      \$5  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$5 ) begin end
    \$6  = bank_300_m_select;
    if (x_ready) begin
      \$6  = bank_300_x_select;
    end
    if (rst) begin
      \$6  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$5 ) begin end
    \$7  = bank_300_w_select;
    if (m_ready) begin
      \$7  = bank_300_m_select;
    end
    if (rst) begin
      \$7  = 1'h0;
    end
  end
  assign \d_addr$2  = d_addr[6:0];
  assign \d_ready$4  = d_ready;
  assign \x_ready$6  = x_ready;
  assign \m_ready$8  = m_ready;
  assign \m_wp_data$10  = m_wp_data;
  assign \w_wp_data$12  = w_wp_data;
  assign \$1 [6:0] = 7'h00;
  assign \$1 [11:7] = d_addr[11:7];
  assign x_rp_data = \$2 ;
  assign m_wp_rdy = \$3 ;
  assign m_wp_err = \$4 ;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:32" *)
(* generator = "Amaranth" *)
module \minerva_cpu.d (rst, valid, sink__ready, \valid$5 , source__ready, \valid$7 , \valid$15 , rs1_re, rs2_re, csr, m_trap, d_rp1_rdy, d_rp2_rdy, sink__payload, \sink__payload$6 , \sink__payload$16 , sink__valid, source__valid, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$6  = 0;
  wire \$1 ;
  wire \$10 ;
  wire \$11 ;
  wire \$12 ;
  wire \$13 ;
  wire \$14 ;
  wire \$15 ;
  wire \$16 ;
  wire \$17 ;
  wire \$18 ;
  wire \$19 ;
  wire \$2 ;
  wire \$20 ;
  wire \$21 ;
  wire \$22 ;
  wire \$23 ;
  wire \$24 ;
  wire \$25 ;
  wire \$26 ;
  wire \$27 ;
  wire \$28 ;
  wire \$29 ;
  wire \$3 ;
  wire \$30 ;
  wire \$31 ;
  wire \$32 ;
  wire \$33 ;
  wire \$34 ;
  wire \$35 ;
  wire \$36 ;
  wire \$37 ;
  reg \$38 ;
  wire \$4 ;
  wire \$5 ;
  wire \$6 ;
  wire \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:52" *)
  input csr;
  wire csr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:68" *)
  input d_rp1_rdy;
  wire d_rp1_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:70" *)
  input d_rp2_rdy;
  wire d_rp2_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:206" *)
  input m_trap;
  wire m_trap;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:16" *)
  wire ready;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:29" *)
  input rs1_re;
  wire rs1_re;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:31" *)
  input rs2_re;
  wire rs2_re;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  input [201:0] sink__payload;
  wire [201:0] sink__payload;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  input [141:0] \sink__payload$16 ;
  wire [141:0] \sink__payload$16 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$16.csr_rdy ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload$16.csr_result ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$16.csr_we ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [2:0] \sink__payload$16.funct3 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$16.load ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload$16.load_data ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$16.multiply ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload$16.pc ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [4:0] \sink__payload$16.rd ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$16.rd_we ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload$16.result ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$16.trap ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  input [247:0] \sink__payload$6 ;
  wire [247:0] \sink__payload$6 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$6.branch_predict_taken ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$6.branch_taken ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload$6.branch_target ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$6.bypass_m ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$6.compare ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$6.condition_met ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload$6.csr_result ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$6.csr_we ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$6.divide ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$6.ebreak ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$6.ecall ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [29:0] \sink__payload$6.fetch_badaddr ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$6.fetch_error ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [2:0] \sink__payload$6.funct3 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$6.illegal ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload$6.instruction ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$6.load ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$6.loadstore_misaligned ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$6.mret ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$6.multiply ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload$6.pc ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [4:0] \sink__payload$6.rd ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$6.rd_we ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload$6.result ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$6.shift ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$6.store ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload$6.store_data ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.adder_sub ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.auipc ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.branch ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.branch_predict_taken ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload.branch_target ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.bypass_m ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.bypass_x ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.compare ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.csr_clear ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.csr_fmt_i ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.csr_re ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.csr_set ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.csr_we ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.direction ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.divide ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.ebreak ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.ecall ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.fence_i ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [29:0] \sink__payload.fetch_badaddr ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.fetch_error ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [2:0] \sink__payload.funct3 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.illegal ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload.immediate ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload.instruction ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.jump ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.load ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.logic ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.lui ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.mret ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.multiply ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload.pc ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [4:0] \sink__payload.rd ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.rd_we ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [4:0] \sink__payload.rs1 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.rs1_re ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.rs2_re ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.sext ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.shift ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.store ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:16" *)
  output sink__ready;
  wire sink__ready;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:49" *)
  input sink__valid;
  wire sink__valid;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:50" *)
  input source__ready;
  wire source__ready;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:49" *)
  output source__valid;
  reg source__valid = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:15" *)
  output valid;
  wire valid;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:15" *)
  input \valid$15 ;
  wire \valid$15 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:15" *)
  input \valid$5 ;
  wire \valid$5 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:15" *)
  input \valid$7 ;
  wire \valid$7 ;
  assign \$1  = sink__payload[193] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:506" *) \valid$5 ;
  assign \$3  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:579" *) \sink__payload$6 [212];
  assign \$4  = \sink__payload$6 [213] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:579" *) \$3 ;
  assign \$5  = \$4  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:579" *) \valid$7 ;
  assign \$6  = \$2  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:26" *) \$5 ;
  assign \$7  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:582" *) \sink__payload$6 [213];
  assign \$8  = \$7  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:582" *) \sink__payload$6 [212];
  assign \$9  = \$8  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:582" *) \valid$7 ;
  assign \$10  = \$6  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:26" *) \$9 ;
  assign \$11  = m_trap | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:584" *) \sink__payload$6 [247];
  assign \$12  = \$11  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:584" *) \valid$7 ;
  assign \$13  = \$10  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:26" *) \$12 ;
  assign \$14  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:36" *) \$13 ;
  assign valid = sink__valid & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:36" *) \$14 ;
  assign \$15  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:331" *) d_rp1_rdy;
  assign \$16  = rs1_re & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:331" *) \$15 ;
  assign \$17  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:332" *) d_rp2_rdy;
  assign \$18  = rs2_re & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:332" *) \$17 ;
  assign \$19  = \$16  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:331" *) \$18 ;
  assign \$20  = \$19  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:331" *) valid;
  assign \$22  = csr & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:362" *) valid;
  assign \$23  = \valid$5  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:362" *) \valid$7 ;
  assign \$24  = \$23  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:362" *) \valid$15 ;
  assign \$25  = \$22  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:362" *) \$24 ;
  assign \$26  = \$21  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:29" *) \$25 ;
  assign \$27  = sink__payload[195] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:366" *) \valid$5 ;
  assign \$28  = \sink__payload$6 [214] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:367" *) \valid$7 ;
  assign \$29  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:367" *) m_trap;
  assign \$30  = \$28  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:367" *) \$29 ;
  assign \$31  = \$27  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:366" *) \$30 ;
  assign \$32  = \sink__payload$16 [106] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:368" *) \valid$15 ;
  assign \$33  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:368" *) \sink__payload$16 [141];
  assign \$34  = \$32  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:368" *) \$33 ;
  assign \$35  = \$31  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:366" *) \$34 ;
  assign \$36  = \$26  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:29" *) \$35 ;
  assign \$37  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:46" *) \$36 ;
  assign sink__ready = source__ready & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:46" *) \$37 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:49" *)
  always @(posedge clk)
    source__valid <= \$38 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$6 ) begin end
    \$38  = source__valid;
    if (sink__ready) begin
      \$38  = valid;
    end else if (source__ready) begin
      \$38  = 1'h0;
    end
    if (rst) begin
      \$38  = 1'h0;
    end
  end
  assign ready = sink__ready;
  assign \sink__payload.pc  = sink__payload[31:0];
  assign \sink__payload.instruction  = sink__payload[63:32];
  assign \sink__payload.fetch_error  = sink__payload[64];
  assign \sink__payload.fetch_badaddr  = sink__payload[94:65];
  assign \sink__payload.illegal  = sink__payload[95];
  assign \sink__payload.rd  = sink__payload[100:96];
  assign \sink__payload.rs1  = sink__payload[105:101];
  assign \sink__payload.rd_we  = sink__payload[106];
  assign \sink__payload.rs1_re  = sink__payload[107];
  assign \sink__payload.rs2_re  = sink__payload[108];
  assign \sink__payload.immediate  = sink__payload[140:109];
  assign \sink__payload.bypass_x  = sink__payload[141];
  assign \sink__payload.bypass_m  = sink__payload[142];
  assign \sink__payload.funct3  = sink__payload[145:143];
  assign \sink__payload.lui  = sink__payload[146];
  assign \sink__payload.auipc  = sink__payload[147];
  assign \sink__payload.load  = sink__payload[148];
  assign \sink__payload.store  = sink__payload[149];
  assign \sink__payload.adder_sub  = sink__payload[150];
  assign \sink__payload.logic  = sink__payload[151];
  assign \sink__payload.multiply  = sink__payload[152];
  assign \sink__payload.divide  = sink__payload[153];
  assign \sink__payload.shift  = sink__payload[154];
  assign \sink__payload.direction  = sink__payload[155];
  assign \sink__payload.sext  = sink__payload[156];
  assign \sink__payload.jump  = sink__payload[157];
  assign \sink__payload.compare  = sink__payload[158];
  assign \sink__payload.branch  = sink__payload[159];
  assign \sink__payload.branch_target  = sink__payload[191:160];
  assign \sink__payload.branch_predict_taken  = sink__payload[192];
  assign \sink__payload.fence_i  = sink__payload[193];
  assign \sink__payload.csr_re  = sink__payload[194];
  assign \sink__payload.csr_we  = sink__payload[195];
  assign \sink__payload.csr_fmt_i  = sink__payload[196];
  assign \sink__payload.csr_set  = sink__payload[197];
  assign \sink__payload.csr_clear  = sink__payload[198];
  assign \sink__payload.ecall  = sink__payload[199];
  assign \sink__payload.ebreak  = sink__payload[200];
  assign \sink__payload.mret  = sink__payload[201];
  assign \sink__payload$6.pc  = \sink__payload$6 [31:0];
  assign \sink__payload$6.instruction  = \sink__payload$6 [63:32];
  assign \sink__payload$6.fetch_error  = \sink__payload$6 [64];
  assign \sink__payload$6.fetch_badaddr  = \sink__payload$6 [94:65];
  assign \sink__payload$6.illegal  = \sink__payload$6 [95];
  assign \sink__payload$6.loadstore_misaligned  = \sink__payload$6 [96];
  assign \sink__payload$6.ecall  = \sink__payload$6 [97];
  assign \sink__payload$6.ebreak  = \sink__payload$6 [98];
  assign \sink__payload$6.rd  = \sink__payload$6 [103:99];
  assign \sink__payload$6.rd_we  = \sink__payload$6 [104];
  assign \sink__payload$6.bypass_m  = \sink__payload$6 [105];
  assign \sink__payload$6.funct3  = \sink__payload$6 [108:106];
  assign \sink__payload$6.result  = \sink__payload$6 [140:109];
  assign \sink__payload$6.shift  = \sink__payload$6 [141];
  assign \sink__payload$6.load  = \sink__payload$6 [142];
  assign \sink__payload$6.store  = \sink__payload$6 [143];
  assign \sink__payload$6.store_data  = \sink__payload$6 [175:144];
  assign \sink__payload$6.compare  = \sink__payload$6 [176];
  assign \sink__payload$6.multiply  = \sink__payload$6 [177];
  assign \sink__payload$6.divide  = \sink__payload$6 [178];
  assign \sink__payload$6.condition_met  = \sink__payload$6 [179];
  assign \sink__payload$6.branch_target  = \sink__payload$6 [211:180];
  assign \sink__payload$6.branch_taken  = \sink__payload$6 [212];
  assign \sink__payload$6.branch_predict_taken  = \sink__payload$6 [213];
  assign \sink__payload$6.csr_we  = \sink__payload$6 [214];
  assign \sink__payload$6.csr_result  = \sink__payload$6 [246:215];
  assign \sink__payload$6.mret  = \sink__payload$6 [247];
  assign \sink__payload$16.pc  = \sink__payload$16 [31:0];
  assign \sink__payload$16.rd  = \sink__payload$16 [36:32];
  assign \sink__payload$16.rd_we  = \sink__payload$16 [37];
  assign \sink__payload$16.funct3  = \sink__payload$16 [40:38];
  assign \sink__payload$16.result  = \sink__payload$16 [72:41];
  assign \sink__payload$16.load  = \sink__payload$16 [73];
  assign \sink__payload$16.load_data  = \sink__payload$16 [105:74];
  assign \sink__payload$16.csr_we  = \sink__payload$16 [106];
  assign \sink__payload$16.csr_rdy  = \sink__payload$16 [107];
  assign \sink__payload$16.csr_result  = \sink__payload$16 [139:108];
  assign \sink__payload$16.multiply  = \sink__payload$16 [140];
  assign \sink__payload$16.trap  = \sink__payload$16 [141];
  assign \$2  = \$1 ;
  assign \$21  = \$20 ;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:33" *)
(* generator = "Amaranth" *)
module \minerva_cpu.data_sel (x_funct3, \port$1437$38 , w_load_data, x_misaligned, x_mask, x_store_data, w_load_result, x_offset, x_store_operand);
  reg \$auto$verilog_backend.cc:2355:dump_module$7  = 0;
  wire \$1 ;
  wire [5:0] \$15 ;
  wire [5:0] \$18 ;
  wire [3:0] \$2 ;
  wire [4:0] \$3 ;
  wire [5:0] \$4 ;
  wire [70:0] \$5 ;
  wire [5:0] \$6 ;
  wire [78:0] \$7 ;
  input [4:0] \port$1437$38 ;
  wire [4:0] \port$1437$38 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:57" *)
  wire [7:0] w_byte;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:28" *)
  wire [2:0] w_funct3;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:58" *)
  wire [15:0] w_half;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:29" *)
  input [31:0] w_load_data;
  wire [31:0] w_load_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:30" *)
  output [31:0] w_load_result;
  reg [31:0] w_load_result;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:27" *)
  wire [1:0] w_offset;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:21" *)
  input [2:0] x_funct3;
  wire [2:0] x_funct3;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:24" *)
  output [3:0] x_mask;
  reg [3:0] x_mask;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:23" *)
  output x_misaligned;
  reg x_misaligned;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:20" *)
  input [1:0] x_offset;
  wire [1:0] x_offset;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:25" *)
  output [31:0] x_store_data;
  reg [31:0] x_store_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:22" *)
  input [31:0] x_store_operand;
  wire [31:0] x_store_operand;
  assign \$3  = 2'h3 << (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:45" *) x_offset;
  assign \$4  = x_offset * (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:51" *) 4'h8;
  assign \$5  = x_store_operand[7:0] << (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:51" *) \$4 ;
  assign \$6  = x_offset[1] * (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:53" *) 5'h10;
  assign \$7  = x_store_operand[15:0] << (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:53" *) \$6 ;
  assign \$15  = \port$1437$38 [4:3] * (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:61" *) 4'h8;
  assign w_byte = w_load_data >> \$15 ;
  assign \$18  = \port$1437$38 [4] * (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:62" *) 5'h10;
  assign w_half = w_load_data >> \$18 ;
  assign \$1  = | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:39" *) x_offset;
  assign \$2  = 1'h1 << (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:43" *) x_offset;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$7 ) begin end
    x_misaligned = 1'h0;
    casez (x_funct3)
      3'h1, 3'h5:
          x_misaligned = x_offset[0];
      3'h2:
          x_misaligned = \$1 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$7 ) begin end
    x_mask = 4'h0;
    casez (x_funct3)
      3'h0, 3'h4:
          x_mask = \$2 ;
      3'h1, 3'h5:
          x_mask = \$3 [3:0];
      3'h2:
          x_mask = 4'hf;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$7 ) begin end
    x_store_data = 32'd0;
    casez (x_funct3)
      3'h0:
          x_store_data = \$5 [31:0];
      3'h1:
          x_store_data = \$7 [31:0];
      3'h2:
          x_store_data = x_store_operand;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$7 ) begin end
    w_load_result = 32'd0;
    casez (\port$1437$38 [2:0])
      3'h0:
          w_load_result = { w_byte[7], w_byte[7], w_byte[7], w_byte[7], w_byte[7], w_byte[7], w_byte[7], w_byte[7], w_byte[7], w_byte[7], w_byte[7], w_byte[7], w_byte[7], w_byte[7], w_byte[7], w_byte[7], w_byte[7], w_byte[7], w_byte[7], w_byte[7], w_byte[7], w_byte[7], w_byte[7], w_byte[7], w_byte };
      3'h4:
          w_load_result = { 24'h000000, w_byte };
      3'h1:
          w_load_result = { w_half[15], w_half[15], w_half[15], w_half[15], w_half[15], w_half[15], w_half[15], w_half[15], w_half[15], w_half[15], w_half[15], w_half[15], w_half[15], w_half[15], w_half[15], w_half[15], w_half };
      3'h5:
          w_load_result = { 16'h0000, w_half };
      3'h2:
          w_load_result = w_load_data;
    endcase
  end
  assign w_offset = \port$1437$38 [4:3];
  assign w_funct3 = \port$1437$38 [2:0];
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:70" *)
(* generator = "Amaranth" *)
module \minerva_cpu.decoder (rs1_re, rs2_re, compare, branch, adder, adder_sub, \logic , multiply, divide, shift, direction, sext, lui, auipc, jump, load, store, fence_i, csr, csr_we, csr_set
, csr_clear, ecall, ebreak, mret, bypass_x, bypass_m, illegal, instruction, immediate, rd_we);
  reg \$auto$verilog_backend.cc:2355:dump_module$8  = 0;
  wire [34:0] \$1 ;
  wire \$10 ;
  wire \$100 ;
  wire \$101 ;
  wire \$102 ;
  wire \$103 ;
  wire \$104 ;
  wire \$105 ;
  wire \$106 ;
  wire \$107 ;
  wire \$108 ;
  wire \$109 ;
  wire \$11 ;
  wire \$110 ;
  wire \$111 ;
  wire \$112 ;
  wire \$113 ;
  wire \$114 ;
  wire \$115 ;
  wire \$116 ;
  wire \$117 ;
  wire \$118 ;
  wire \$119 ;
  wire \$12 ;
  wire \$120 ;
  wire \$121 ;
  wire \$122 ;
  wire \$123 ;
  wire \$124 ;
  wire \$125 ;
  wire \$126 ;
  wire \$127 ;
  wire \$128 ;
  wire \$129 ;
  wire \$13 ;
  wire \$130 ;
  wire \$131 ;
  wire \$132 ;
  wire \$133 ;
  wire \$134 ;
  wire \$135 ;
  wire \$136 ;
  wire \$137 ;
  wire \$138 ;
  wire \$139 ;
  wire \$14 ;
  wire \$140 ;
  wire \$141 ;
  wire \$142 ;
  wire \$143 ;
  wire \$144 ;
  wire \$145 ;
  wire \$146 ;
  wire \$147 ;
  wire \$148 ;
  wire \$149 ;
  wire \$15 ;
  wire \$150 ;
  wire \$151 ;
  wire \$152 ;
  wire \$153 ;
  wire \$154 ;
  wire \$155 ;
  wire \$156 ;
  wire \$157 ;
  wire \$158 ;
  wire \$159 ;
  wire \$16 ;
  wire \$160 ;
  wire \$161 ;
  wire \$162 ;
  wire \$163 ;
  wire \$164 ;
  wire \$165 ;
  wire \$166 ;
  wire \$167 ;
  wire \$168 ;
  wire \$169 ;
  wire \$17 ;
  wire \$170 ;
  wire \$171 ;
  wire \$172 ;
  wire \$173 ;
  wire \$174 ;
  wire \$175 ;
  wire \$176 ;
  wire \$177 ;
  wire \$178 ;
  wire \$179 ;
  wire \$18 ;
  wire \$180 ;
  wire \$181 ;
  wire \$182 ;
  wire \$183 ;
  wire \$184 ;
  wire \$185 ;
  wire \$186 ;
  wire \$187 ;
  wire \$188 ;
  wire \$189 ;
  wire \$19 ;
  wire \$190 ;
  wire \$191 ;
  wire \$192 ;
  wire \$193 ;
  wire \$194 ;
  wire \$195 ;
  wire \$196 ;
  wire \$197 ;
  wire \$198 ;
  wire \$199 ;
  wire \$2 ;
  wire \$20 ;
  wire \$200 ;
  wire \$201 ;
  wire \$202 ;
  wire \$203 ;
  wire \$204 ;
  wire \$205 ;
  wire \$206 ;
  wire \$207 ;
  wire \$208 ;
  wire \$209 ;
  wire \$21 ;
  wire \$210 ;
  wire \$211 ;
  wire \$212 ;
  wire \$213 ;
  wire \$214 ;
  wire \$215 ;
  wire \$216 ;
  wire \$217 ;
  wire \$218 ;
  wire \$219 ;
  wire \$22 ;
  wire \$220 ;
  wire \$221 ;
  wire \$222 ;
  wire \$223 ;
  wire \$224 ;
  wire \$225 ;
  wire \$226 ;
  wire \$227 ;
  wire \$228 ;
  wire \$229 ;
  wire \$23 ;
  wire \$230 ;
  wire \$231 ;
  wire \$232 ;
  wire \$233 ;
  wire \$234 ;
  wire \$235 ;
  wire \$236 ;
  wire \$237 ;
  wire \$238 ;
  wire \$239 ;
  wire \$24 ;
  wire \$240 ;
  wire \$241 ;
  wire \$242 ;
  wire \$243 ;
  wire \$244 ;
  wire \$245 ;
  wire \$246 ;
  wire \$247 ;
  wire \$248 ;
  wire \$249 ;
  wire \$25 ;
  wire \$250 ;
  wire \$251 ;
  wire \$252 ;
  wire \$253 ;
  wire \$254 ;
  wire \$255 ;
  wire \$256 ;
  wire \$257 ;
  wire \$258 ;
  wire \$259 ;
  wire \$26 ;
  wire \$260 ;
  wire \$261 ;
  wire \$262 ;
  wire \$263 ;
  wire \$264 ;
  wire \$265 ;
  wire \$266 ;
  wire \$267 ;
  wire \$268 ;
  wire \$269 ;
  wire \$27 ;
  wire \$270 ;
  wire \$271 ;
  wire \$272 ;
  wire \$273 ;
  wire \$274 ;
  wire \$275 ;
  wire \$276 ;
  wire \$277 ;
  wire \$278 ;
  wire \$279 ;
  wire \$28 ;
  wire \$280 ;
  wire \$281 ;
  wire \$282 ;
  wire \$283 ;
  wire \$284 ;
  wire \$285 ;
  wire \$286 ;
  wire \$287 ;
  wire \$288 ;
  wire \$289 ;
  wire \$29 ;
  wire \$290 ;
  wire \$291 ;
  wire \$292 ;
  wire \$293 ;
  wire \$294 ;
  wire \$295 ;
  wire \$296 ;
  wire \$297 ;
  wire \$298 ;
  wire \$299 ;
  wire \$3 ;
  wire \$30 ;
  wire \$300 ;
  wire \$301 ;
  wire \$302 ;
  wire \$303 ;
  wire \$304 ;
  wire \$305 ;
  wire \$306 ;
  wire \$307 ;
  wire \$308 ;
  wire \$309 ;
  wire \$31 ;
  wire \$310 ;
  wire \$311 ;
  wire \$312 ;
  wire \$313 ;
  wire \$314 ;
  wire \$315 ;
  wire \$316 ;
  wire \$317 ;
  wire \$318 ;
  wire \$319 ;
  wire \$32 ;
  wire \$320 ;
  wire \$321 ;
  wire \$322 ;
  wire \$323 ;
  wire \$324 ;
  wire \$325 ;
  wire \$326 ;
  wire \$327 ;
  wire \$328 ;
  wire \$329 ;
  wire \$33 ;
  wire \$330 ;
  wire \$331 ;
  wire \$332 ;
  wire \$333 ;
  wire \$334 ;
  wire \$335 ;
  wire \$336 ;
  wire \$337 ;
  wire \$338 ;
  wire \$339 ;
  wire \$34 ;
  wire \$340 ;
  wire \$341 ;
  wire \$342 ;
  wire \$343 ;
  wire \$344 ;
  wire \$345 ;
  wire \$346 ;
  wire \$347 ;
  wire \$348 ;
  wire \$349 ;
  wire \$35 ;
  wire \$350 ;
  wire \$351 ;
  wire \$352 ;
  wire \$353 ;
  wire \$354 ;
  wire \$36 ;
  wire \$37 ;
  wire \$38 ;
  wire \$39 ;
  wire \$4 ;
  wire \$40 ;
  wire \$41 ;
  wire \$42 ;
  wire \$43 ;
  wire \$44 ;
  wire \$45 ;
  wire \$46 ;
  wire \$47 ;
  wire \$48 ;
  wire \$49 ;
  wire \$5 ;
  wire \$50 ;
  wire \$51 ;
  wire \$52 ;
  wire \$53 ;
  wire \$54 ;
  wire \$55 ;
  wire \$56 ;
  wire \$57 ;
  wire \$58 ;
  wire \$59 ;
  wire \$6 ;
  wire \$60 ;
  wire \$61 ;
  wire \$62 ;
  wire \$63 ;
  wire \$64 ;
  wire \$65 ;
  wire \$66 ;
  wire \$67 ;
  wire \$68 ;
  wire \$69 ;
  wire \$7 ;
  wire \$70 ;
  wire \$71 ;
  wire \$72 ;
  wire \$73 ;
  wire \$74 ;
  wire \$75 ;
  wire \$76 ;
  wire \$77 ;
  wire \$78 ;
  wire \$79 ;
  wire \$8 ;
  wire \$80 ;
  wire \$81 ;
  wire \$82 ;
  wire \$83 ;
  wire \$84 ;
  wire \$85 ;
  wire \$86 ;
  wire \$87 ;
  wire \$88 ;
  wire \$89 ;
  wire \$9 ;
  wire \$90 ;
  wire \$91 ;
  wire \$92 ;
  wire \$93 ;
  wire \$94 ;
  wire \$95 ;
  wire \$96 ;
  wire \$97 ;
  wire \$98 ;
  wire \$99 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:39" *)
  output adder;
  wire adder;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:40" *)
  output adder_sub;
  wire adder_sub;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:48" *)
  output auipc;
  wire auipc;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:79" *)
  wire [12:0] bimm12;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:50" *)
  output branch;
  wire branch;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:34" *)
  output bypass_m;
  wire bypass_m;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:33" *)
  output bypass_x;
  wire bypass_x;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:51" *)
  output compare;
  wire compare;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:52" *)
  output csr;
  wire csr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:56" *)
  output csr_clear;
  wire csr_clear;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:54" *)
  wire csr_fmt_i;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:55" *)
  output csr_set;
  wire csr_set;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:53" *)
  output csr_we;
  wire csr_we;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:45" *)
  output direction;
  wire direction;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:43" *)
  output divide;
  wire divide;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:59" *)
  output ebreak;
  wire ebreak;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:58" *)
  output ecall;
  wire ecall;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:38" *)
  wire fence;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:37" *)
  output fence_i;
  wire fence_i;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:84" *)
  reg [2:0] fmt;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:75" *)
  wire [11:0] funct12;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:73" *)
  wire [2:0] funct3;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:62" *)
  wire [2:0] \funct3$20 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:74" *)
  wire [6:0] funct7;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:77" *)
  wire [11:0] iimm12;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:63" *)
  output illegal;
  wire illegal;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:32" *)
  output [31:0] immediate;
  reg [31:0] immediate;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:25" *)
  input [31:0] instruction;
  wire [31:0] instruction;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:81" *)
  wire [20:0] jimm20;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:49" *)
  output jump;
  wire jump;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:35" *)
  output load;
  wire load;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:41" *)
  output \logic ;
  wire \logic ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:47" *)
  output lui;
  wire lui;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:60" *)
  output mret;
  wire mret;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:42" *)
  output multiply;
  wire multiply;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:72" *)
  wire [4:0] opcode;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:57" *)
  wire privileged;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:26" *)
  wire [4:0] rd;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:27" *)
  output rd_we;
  wire rd_we;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:28" *)
  wire [4:0] rs1;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:29" *)
  output rs1_re;
  wire rs1_re;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:30" *)
  wire [4:0] rs2;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:31" *)
  output rs2_re;
  wire rs2_re;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:46" *)
  output sext;
  wire sext;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:44" *)
  output shift;
  wire shift;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:78" *)
  wire [11:0] simm12;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:36" *)
  output store;
  wire store;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:80" *)
  wire [19:0] uimm20;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:61" *)
  wire wfi;
  assign \$2  = ! (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:140" *) fmt;
  assign \$3  = fmt == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:140" *) 1'h1;
  assign \$4  = \$2  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:140" *) \$3 ;
  assign \$5  = fmt == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:140" *) 3'h4;
  assign \$6  = \$4  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:140" *) \$5 ;
  assign \$7  = fmt == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:140" *) 3'h5;
  assign \$8  = \$6  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:140" *) \$7 ;
  assign \$9  = fence_i | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:141" *) fence;
  assign \$10  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:141" *) \$9 ;
  assign rd_we = \$8  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:140" *) \$10 ;
  assign \$11  = ! (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:142" *) fmt;
  assign \$12  = fmt == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:142" *) 1'h1;
  assign \$13  = \$11  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:142" *) \$12 ;
  assign \$14  = fmt == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:142" *) 2'h2;
  assign \$15  = \$13  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:142" *) \$14 ;
  assign \$16  = fmt == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:142" *) 2'h3;
  assign rs1_re = \$15  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:142" *) \$16 ;
  assign \$17  = ! (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:143" *) fmt;
  assign \$18  = fmt == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:143" *) 2'h2;
  assign \$19  = \$17  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:143" *) \$18 ;
  assign \$20  = fmt == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:143" *) 2'h3;
  assign rs2_re = \$19  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:143" *) \$20 ;
  assign \$21  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 3'h4;
  assign \$22  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 2'h2;
  assign \$23  = \$21  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$22 ;
  assign \$26  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 3'h4;
  assign \$27  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 2'h3;
  assign \$28  = \$26  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$27 ;
  assign \$31  = \$25  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:149" *) \$30 ;
  assign \$32  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 4'hc;
  assign \$33  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 2'h2;
  assign \$34  = \$32  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$33 ;
  assign \$35  = ! (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:153" *) instruction[31:25];
  assign \$36  = \$34  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$35 ;
  assign \$38  = \$31  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:149" *) \$37 ;
  assign \$39  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 4'hc;
  assign \$40  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 2'h3;
  assign \$41  = \$39  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$40 ;
  assign \$42  = ! (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:153" *) instruction[31:25];
  assign \$43  = \$41  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$42 ;
  assign compare = \$38  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:149" *) \$44 ;
  assign \$45  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 5'h18;
  assign \$46  = ! (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) instruction[14:12];
  assign \$47  = \$45  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$46 ;
  assign \$50  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 5'h18;
  assign \$51  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 1'h1;
  assign \$52  = \$50  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$51 ;
  assign \$55  = \$49  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:149" *) \$54 ;
  assign \$56  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 5'h18;
  assign \$57  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 3'h4;
  assign \$58  = \$56  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$57 ;
  assign \$61  = \$55  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:149" *) \$60 ;
  assign \$62  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 5'h18;
  assign \$63  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 3'h5;
  assign \$64  = \$62  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$63 ;
  assign \$67  = \$61  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:149" *) \$66 ;
  assign \$68  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 5'h18;
  assign \$69  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 3'h6;
  assign \$70  = \$68  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$69 ;
  assign \$73  = \$67  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:149" *) \$72 ;
  assign \$74  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 5'h18;
  assign \$75  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 3'h7;
  assign \$76  = \$74  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$75 ;
  assign branch = \$73  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:149" *) \$78 ;
  assign \$79  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 3'h4;
  assign \$80  = ! (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) instruction[14:12];
  assign \$81  = \$79  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$80 ;
  assign \$84  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 4'hc;
  assign \$85  = ! (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) instruction[14:12];
  assign \$86  = \$84  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$85 ;
  assign \$87  = ! (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:153" *) instruction[31:25];
  assign \$88  = \$86  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$87 ;
  assign \$90  = \$83  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:149" *) \$89 ;
  assign \$91  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 4'hc;
  assign \$92  = ! (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) instruction[14:12];
  assign \$93  = \$91  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$92 ;
  assign \$94  = instruction[31:25] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:153" *) 6'h20;
  assign \$95  = \$93  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$94 ;
  assign adder = \$90  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:149" *) \$96 ;
  assign \$97  = instruction[31:25] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:178" *) 6'h20;
  assign adder_sub = rs2_re & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:178" *) \$97 ;
  assign \$98  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 3'h4;
  assign \$99  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 3'h4;
  assign \$100  = \$98  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$99 ;
  assign \$103  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 3'h4;
  assign \$104  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 3'h6;
  assign \$105  = \$103  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$104 ;
  assign \$108  = \$102  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:149" *) \$107 ;
  assign \$109  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 3'h4;
  assign \$110  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 3'h7;
  assign \$111  = \$109  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$110 ;
  assign \$114  = \$108  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:149" *) \$113 ;
  assign \$115  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 4'hc;
  assign \$116  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 3'h4;
  assign \$117  = \$115  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$116 ;
  assign \$118  = ! (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:153" *) instruction[31:25];
  assign \$119  = \$117  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$118 ;
  assign \$121  = \$114  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:149" *) \$120 ;
  assign \$122  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 4'hc;
  assign \$123  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 3'h6;
  assign \$124  = \$122  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$123 ;
  assign \$125  = ! (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:153" *) instruction[31:25];
  assign \$126  = \$124  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$125 ;
  assign \$128  = \$121  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:149" *) \$127 ;
  assign \$129  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 4'hc;
  assign \$130  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 3'h7;
  assign \$131  = \$129  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$130 ;
  assign \$132  = ! (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:153" *) instruction[31:25];
  assign \$133  = \$131  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$132 ;
  assign \logic  = \$128  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:149" *) \$134 ;
  assign \$135  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 4'hc;
  assign \$136  = ! (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) instruction[14:12];
  assign \$137  = \$135  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$136 ;
  assign \$138  = instruction[31:25] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:153" *) 1'h1;
  assign \$139  = \$137  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$138 ;
  assign \$141  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 4'hc;
  assign \$142  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 1'h1;
  assign \$143  = \$141  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$142 ;
  assign \$144  = instruction[31:25] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:153" *) 1'h1;
  assign \$145  = \$143  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$144 ;
  assign \$147  = \$140  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:149" *) \$146 ;
  assign \$148  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 4'hc;
  assign \$149  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 2'h2;
  assign \$150  = \$148  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$149 ;
  assign \$151  = instruction[31:25] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:153" *) 1'h1;
  assign \$152  = \$150  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$151 ;
  assign \$154  = \$147  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:149" *) \$153 ;
  assign \$155  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 4'hc;
  assign \$156  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 2'h3;
  assign \$157  = \$155  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$156 ;
  assign \$158  = instruction[31:25] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:153" *) 1'h1;
  assign \$159  = \$157  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$158 ;
  assign multiply = \$154  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:149" *) \$160 ;
  assign \$161  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 4'hc;
  assign \$162  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 3'h4;
  assign \$163  = \$161  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$162 ;
  assign \$164  = instruction[31:25] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:153" *) 1'h1;
  assign \$165  = \$163  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$164 ;
  assign \$167  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 4'hc;
  assign \$168  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 3'h5;
  assign \$169  = \$167  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$168 ;
  assign \$170  = instruction[31:25] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:153" *) 1'h1;
  assign \$171  = \$169  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$170 ;
  assign \$173  = \$166  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:149" *) \$172 ;
  assign \$174  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 4'hc;
  assign \$175  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 3'h6;
  assign \$176  = \$174  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$175 ;
  assign \$177  = instruction[31:25] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:153" *) 1'h1;
  assign \$178  = \$176  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$177 ;
  assign \$180  = \$173  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:149" *) \$179 ;
  assign \$181  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 4'hc;
  assign \$182  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 3'h7;
  assign \$183  = \$181  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$182 ;
  assign \$184  = instruction[31:25] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:153" *) 1'h1;
  assign \$185  = \$183  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$184 ;
  assign divide = \$180  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:149" *) \$186 ;
  assign \$187  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 3'h4;
  assign \$188  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 1'h1;
  assign \$189  = \$187  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$188 ;
  assign \$190  = ! (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:153" *) instruction[31:25];
  assign \$191  = \$189  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$190 ;
  assign \$193  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 3'h4;
  assign \$194  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 3'h5;
  assign \$195  = \$193  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$194 ;
  assign \$196  = ! (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:153" *) instruction[31:25];
  assign \$197  = \$195  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$196 ;
  assign \$199  = \$192  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:149" *) \$198 ;
  assign \$200  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 3'h4;
  assign \$201  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 3'h5;
  assign \$202  = \$200  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$201 ;
  assign \$203  = instruction[31:25] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:153" *) 6'h20;
  assign \$204  = \$202  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$203 ;
  assign \$206  = \$199  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:149" *) \$205 ;
  assign \$207  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 4'hc;
  assign \$208  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 1'h1;
  assign \$209  = \$207  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$208 ;
  assign \$210  = ! (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:153" *) instruction[31:25];
  assign \$211  = \$209  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$210 ;
  assign \$213  = \$206  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:149" *) \$212 ;
  assign \$214  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 4'hc;
  assign \$215  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 3'h5;
  assign \$216  = \$214  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$215 ;
  assign \$217  = ! (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:153" *) instruction[31:25];
  assign \$218  = \$216  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$217 ;
  assign \$220  = \$213  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:149" *) \$219 ;
  assign \$221  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 4'hc;
  assign \$222  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 3'h5;
  assign \$223  = \$221  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$222 ;
  assign \$224  = instruction[31:25] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:153" *) 6'h20;
  assign \$225  = \$223  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$224 ;
  assign shift = \$220  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:149" *) \$226 ;
  assign direction = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:216" *) 3'h5;
  assign sext = instruction[31:25] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:217" *) 6'h20;
  assign lui = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:219" *) 4'hd;
  assign auipc = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:220" *) 3'h5;
  assign \$227  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 5'h1b;
  assign \$231  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 5'h19;
  assign \$232  = ! (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) instruction[14:12];
  assign \$233  = \$231  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$232 ;
  assign jump = \$230  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:149" *) \$235 ;
  assign \$236  = ! (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) instruction[6:2];
  assign \$237  = ! (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) instruction[14:12];
  assign \$238  = \$236  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$237 ;
  assign \$241  = ! (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) instruction[6:2];
  assign \$242  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 3'h4;
  assign \$243  = \$241  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$242 ;
  assign \$246  = \$240  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:149" *) \$245 ;
  assign \$247  = ! (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) instruction[6:2];
  assign \$248  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 1'h1;
  assign \$249  = \$247  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$248 ;
  assign \$252  = \$246  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:149" *) \$251 ;
  assign \$253  = ! (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) instruction[6:2];
  assign \$254  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 3'h5;
  assign \$255  = \$253  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$254 ;
  assign \$258  = \$252  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:149" *) \$257 ;
  assign \$259  = ! (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) instruction[6:2];
  assign \$260  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 2'h2;
  assign \$261  = \$259  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$260 ;
  assign load = \$258  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:149" *) \$263 ;
  assign \$264  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 4'h8;
  assign \$265  = ! (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) instruction[14:12];
  assign \$266  = \$264  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$265 ;
  assign \$269  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 4'h8;
  assign \$270  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 1'h1;
  assign \$271  = \$269  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$270 ;
  assign \$274  = \$268  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:149" *) \$273 ;
  assign \$275  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 4'h8;
  assign \$276  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 2'h2;
  assign \$277  = \$275  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$276 ;
  assign store = \$274  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:149" *) \$279 ;
  assign \$280  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 2'h3;
  assign \$281  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 1'h1;
  assign \$282  = \$280  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$281 ;
  assign \$284  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 2'h3;
  assign \$285  = ! (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) instruction[14:12];
  assign \$286  = \$284  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$285 ;
  assign \$288  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 5'h1c;
  assign \$289  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 1'h1;
  assign \$290  = \$288  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$289 ;
  assign \$293  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 5'h1c;
  assign \$294  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 2'h2;
  assign \$295  = \$293  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$294 ;
  assign \$298  = \$292  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:149" *) \$297 ;
  assign \$299  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 5'h1c;
  assign \$300  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 2'h3;
  assign \$301  = \$299  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$300 ;
  assign \$304  = \$298  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:149" *) \$303 ;
  assign \$305  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 5'h1c;
  assign \$306  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 3'h5;
  assign \$307  = \$305  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$306 ;
  assign \$310  = \$304  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:149" *) \$309 ;
  assign \$311  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 5'h1c;
  assign \$312  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 3'h6;
  assign \$313  = \$311  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$312 ;
  assign \$316  = \$310  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:149" *) \$315 ;
  assign \$317  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) 5'h1c;
  assign \$318  = instruction[14:12] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:152" *) 3'h7;
  assign \$319  = \$317  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:151" *) \$318 ;
  assign csr = \$316  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:149" *) \$321 ;
  assign \$322  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:255" *) instruction[13];
  assign \$323  = | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:255" *) instruction[19:15];
  assign csr_we = \$322  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:255" *) \$323 ;
  assign \$324  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:257" *) instruction[12];
  assign csr_set = \$324  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:257" *) instruction[13];
  assign csr_clear = instruction[12] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:258" *) instruction[13];
  assign \$325  = instruction[6:2] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:260" *) 5'h1c;
  assign \$326  = ! (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:260" *) instruction[14:12];
  assign privileged = \$325  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:260" *) \$326 ;
  assign \$327  = ! (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:261" *) instruction[31:20];
  assign ecall = privileged & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:261" *) \$327 ;
  assign \$328  = instruction[31:20] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:262" *) 1'h1;
  assign ebreak = privileged & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:262" *) \$328 ;
  assign \$329  = instruction[31:20] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:263" *) 10'h302;
  assign mret = privileged & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:263" *) \$329 ;
  assign \$330  = instruction[31:20] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:264" *) 9'h105;
  assign wfi = privileged & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:264" *) \$330 ;
  assign \$331  = adder | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:266" *) \logic ;
  assign \$332  = \$331  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:266" *) lui;
  assign \$333  = \$332  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:266" *) auipc;
  assign bypass_x = \$333  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:266" *) csr;
  assign \$334  = compare | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:267" *) divide;
  assign bypass_m = \$334  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:267" *) shift;
  assign \$335  = instruction[1:0] != (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:269" *) 2'h3;
  assign \$336  = compare | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:269" *) branch;
  assign \$337  = \$336  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:269" *) adder;
  assign \$338  = \$337  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:269" *) \logic ;
  assign \$339  = \$338  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:269" *) multiply;
  assign \$340  = \$339  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:269" *) divide;
  assign \$341  = \$340  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:269" *) shift;
  assign \$342  = \$341  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:269" *) lui;
  assign \$343  = \$342  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:269" *) auipc;
  assign \$344  = \$343  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:269" *) jump;
  assign \$345  = \$344  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:269" *) load;
  assign \$346  = \$345  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:269" *) store;
  assign \$347  = \$346  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:269" *) csr;
  assign \$348  = \$347  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:269" *) ecall;
  assign \$349  = \$348  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:269" *) ebreak;
  assign \$350  = \$349  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:269" *) mret;
  assign \$351  = \$350  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:269" *) wfi;
  assign \$352  = \$351  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:269" *) fence_i;
  assign \$353  = \$352  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:269" *) fence;
  assign \$354  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:269" *) \$353 ;
  assign illegal = \$335  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/decoder.py:269" *) \$354 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$8 ) begin end
    fmt = 3'h0;
    casez (instruction[6:2])
      5'h0d:
          fmt = 3'h4;
      5'h05:
          fmt = 3'h4;
      5'h1b:
          fmt = 3'h5;
      5'h19:
          fmt = 3'h1;
      5'h18:
          fmt = 3'h3;
      5'h00:
          fmt = 3'h1;
      5'h08:
          fmt = 3'h2;
      5'h04:
          fmt = 3'h1;
      5'h0c:
          fmt = 3'h0;
      5'h03:
          fmt = 3'h1;
      5'h1c:
          fmt = 3'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$8 ) begin end
    immediate = 32'd0;
    casez (fmt)
      3'h1:
          immediate = { instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31:20] };
      3'h2:
          immediate = { instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31:25], instruction[11:7] };
      3'h3:
          immediate = { instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[7], instruction[30:25], instruction[11:8], 1'h0 };
      3'h4:
          immediate = \$1 [31:0];
      3'h5:
          immediate = { instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[31], instruction[19:12], instruction[20], instruction[30:21], 1'h0 };
    endcase
  end
  assign opcode = instruction[6:2];
  assign funct3 = instruction[14:12];
  assign funct7 = instruction[31:25];
  assign funct12 = instruction[31:20];
  assign iimm12 = instruction[31:20];
  assign simm12 = { instruction[31:25], instruction[11:7] };
  assign bimm12 = { instruction[31], instruction[7], instruction[30:25], instruction[11:8], 1'h0 };
  assign uimm20 = instruction[31:12];
  assign jimm20 = { instruction[31], instruction[19:12], instruction[20], instruction[30:21], 1'h0 };
  assign rd = instruction[11:7];
  assign rs1 = instruction[19:15];
  assign rs2 = instruction[24:20];
  assign \funct3$20  = instruction[14:12];
  assign csr_fmt_i = instruction[14];
  assign \$1  = { 3'h0, instruction[31:12], 12'h000 };
  assign \$283  = \$282 ;
  assign fence_i = \$282 ;
  assign \$287  = \$286 ;
  assign fence = \$286 ;
  assign \$24  = \$23 ;
  assign \$25  = \$23 ;
  assign \$29  = \$28 ;
  assign \$30  = \$28 ;
  assign \$37  = \$36 ;
  assign \$44  = \$43 ;
  assign \$48  = \$47 ;
  assign \$49  = \$47 ;
  assign \$53  = \$52 ;
  assign \$54  = \$52 ;
  assign \$59  = \$58 ;
  assign \$60  = \$58 ;
  assign \$65  = \$64 ;
  assign \$66  = \$64 ;
  assign \$71  = \$70 ;
  assign \$72  = \$70 ;
  assign \$77  = \$76 ;
  assign \$78  = \$76 ;
  assign \$82  = \$81 ;
  assign \$83  = \$81 ;
  assign \$89  = \$88 ;
  assign \$96  = \$95 ;
  assign \$101  = \$100 ;
  assign \$102  = \$100 ;
  assign \$106  = \$105 ;
  assign \$107  = \$105 ;
  assign \$112  = \$111 ;
  assign \$113  = \$111 ;
  assign \$120  = \$119 ;
  assign \$127  = \$126 ;
  assign \$134  = \$133 ;
  assign \$140  = \$139 ;
  assign \$146  = \$145 ;
  assign \$153  = \$152 ;
  assign \$160  = \$159 ;
  assign \$166  = \$165 ;
  assign \$172  = \$171 ;
  assign \$179  = \$178 ;
  assign \$186  = \$185 ;
  assign \$192  = \$191 ;
  assign \$198  = \$197 ;
  assign \$205  = \$204 ;
  assign \$212  = \$211 ;
  assign \$219  = \$218 ;
  assign \$226  = \$225 ;
  assign \$228  = \$227 ;
  assign \$229  = \$227 ;
  assign \$230  = \$227 ;
  assign \$234  = \$233 ;
  assign \$235  = \$233 ;
  assign \$239  = \$238 ;
  assign \$240  = \$238 ;
  assign \$244  = \$243 ;
  assign \$245  = \$243 ;
  assign \$250  = \$249 ;
  assign \$251  = \$249 ;
  assign \$256  = \$255 ;
  assign \$257  = \$255 ;
  assign \$262  = \$261 ;
  assign \$263  = \$261 ;
  assign \$267  = \$266 ;
  assign \$268  = \$266 ;
  assign \$272  = \$271 ;
  assign \$273  = \$271 ;
  assign \$278  = \$277 ;
  assign \$279  = \$277 ;
  assign \$291  = \$290 ;
  assign \$292  = \$290 ;
  assign \$296  = \$295 ;
  assign \$297  = \$295 ;
  assign \$302  = \$301 ;
  assign \$303  = \$301 ;
  assign \$308  = \$307 ;
  assign \$309  = \$307 ;
  assign \$314  = \$313 ;
  assign \$315  = \$313 ;
  assign \$320  = \$319 ;
  assign \$321  = \$319 ;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:21" *)
(* generator = "Amaranth" *)
module \minerva_cpu.divider (rst, x_valid, x_ready, m_result, x_src1, x_src2, x_op, m_busy, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$9  = 0;
  wire \$1 ;
  wire \$10 ;
  wire [33:0] \$11 ;
  wire \$12 ;
  wire \$13 ;
  wire \$14 ;
  wire \$15 ;
  wire \$16 ;
  wire \$17 ;
  wire \$18 ;
  wire \$19 ;
  wire \$2 ;
  wire \$20 ;
  wire \$21 ;
  wire \$22 ;
  wire [6:0] \$23 ;
  wire [32:0] \$24 ;
  wire [32:0] \$25 ;
  wire [32:0] \$26 ;
  wire [32:0] \$27 ;
  reg \$28 ;
  reg \$29 ;
  wire \$3 ;
  reg [31:0] \$30 ;
  reg [31:0] \$31 ;
  reg [31:0] \$32 ;
  reg [5:0] \$33 ;
  reg \$34 ;
  wire \$4 ;
  wire [32:0] \$5 ;
  wire [32:0] \$6 ;
  wire \$7 ;
  wire [32:0] \$8 ;
  wire [32:0] \$9 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:57" *)
  reg [32:0] difference;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:55" *)
  reg [31:0] divisor = 32'd0;
  (* src = "/usr/lib/python3.13/contextlib.py:148" *)
  reg fsm_state = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:18" *)
  output m_busy;
  reg m_busy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:50" *)
  reg m_modulus = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:51" *)
  reg m_negative = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:17" *)
  output [31:0] m_result;
  wire [31:0] m_result;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:54" *)
  reg [31:0] quotient = 32'd0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:56" *)
  reg [31:0] remainder = 32'd0;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:53" *)
  reg [5:0] timer = 6'h20;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:43" *)
  wire [31:0] x_dividend;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:44" *)
  wire [31:0] x_divisor;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:23" *)
  reg x_enable;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:24" *)
  reg x_modulus;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:37" *)
  reg x_negative;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:12" *)
  input [2:0] x_op;
  wire [2:0] x_op;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:16" *)
  input x_ready;
  wire x_ready;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:25" *)
  reg x_signed;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:13" *)
  input [31:0] x_src1;
  wire [31:0] x_src1;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:14" *)
  input [31:0] x_src2;
  wire [31:0] x_src2;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:15" *)
  input x_valid;
  wire x_valid;
  assign \$1  = x_signed & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:39" *) x_src1[31];
  assign \$2  = x_src1[31] ^ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:41" *) x_src2[31];
  assign \$3  = x_signed & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:41" *) \$2 ;
  assign \$4  = x_signed & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:46" *) x_src1[31];
  assign \$5  = - (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:46" *) x_src1;
  assign \$6  = \$4  ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:46" *) \$5  : { 1'h0, x_src1 };
  assign \$7  = x_signed & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:47" *) x_src2[31];
  assign \$8  = - (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:47" *) x_src2;
  assign \$9  = \$7  ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:47" *) \$8  : { 1'h0, x_src2 };
  assign \$10  = | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:94" *) timer;
  assign \$11  = { remainder, quotient[31] } - (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:96" *) divisor;
  assign m_result = m_modulus ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:114" *) remainder : quotient;
  assign \$12  = ! (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_dsl.py:486" *) fsm_state;
  assign \$14  = x_enable & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:61" *) x_valid;
  assign \$15  = \$14  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:61" *) x_ready;
  assign \$16  = ! (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:66" *) \$9 [31:0];
  assign \$21  = ! (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:78" *) \$6 [31:0];
  assign \$22  = | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:94" *) timer;
  assign \$23  = timer - (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:95" *) 1'h1;
  assign \$24  = - (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:109" *) quotient;
  assign \$25  = m_negative ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:109" *) \$24  : { 1'h0, quotient };
  assign \$26  = - (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:110" *) remainder;
  assign \$27  = m_negative ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:110" *) \$26  : { 1'h0, remainder };
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:50" *)
  always @(posedge clk)
    m_modulus <= \$28 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:51" *)
  always @(posedge clk)
    m_negative <= \$29 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:54" *)
  always @(posedge clk)
    quotient <= \$30 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:56" *)
  always @(posedge clk)
    remainder <= \$31 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:55" *)
  always @(posedge clk)
    divisor <= \$32 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:53" *)
  always @(posedge clk)
    timer <= \$33 ;
  (* src = "/usr/lib/python3.13/contextlib.py:148" *)
  always @(posedge clk)
    fsm_state <= \$34 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$9 ) begin end
    x_enable = 1'h0;
    casez (x_op)
      3'h4:
          x_enable = 1'h1;
      3'h5:
          x_enable = 1'h1;
      3'h6:
          x_enable = 1'h1;
      3'h7:
          x_enable = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$9 ) begin end
    x_signed = 1'h0;
    casez (x_op)
      3'h4:
          x_signed = 1'h1;
      3'h5:
          /* empty */;
      3'h6:
          x_signed = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$9 ) begin end
    x_modulus = 1'h0;
    casez (x_op)
      3'h4:
          /* empty */;
      3'h5:
          /* empty */;
      3'h6:
          x_modulus = 1'h1;
      3'h7:
          x_modulus = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$9 ) begin end
    (* full_case = 32'd1 *)
    if (x_modulus) begin
      x_negative = \$1 ;
    end else begin
      x_negative = \$3 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$9 ) begin end
    m_busy = 1'h0;
    (* full_case = 32'd1 *)
    casez (fsm_state)
      1'h0:
          /* empty */;
      1'h1:
          m_busy = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$9 ) begin end
    difference = 33'h000000000;
    (* full_case = 32'd1 *)
    casez (fsm_state)
      1'h0:
          /* empty */;
      1'h1:
          if (\$10 ) begin
            difference = \$11 [32:0];
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$9 ) begin end
    \$28  = m_modulus;
    casez (fsm_state)
      1'h0:
          if (\$15 ) begin
            \$28  = x_modulus;
          end
    endcase
    if (rst) begin
      \$28  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$9 ) begin end
    \$29  = m_negative;
    casez (fsm_state)
      1'h0:
          if (\$15 ) begin
            \$29  = x_negative;
          end
    endcase
    if (rst) begin
      \$29  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$9 ) begin end
    \$30  = quotient;
    (* full_case = 32'd1 *)
    casez (fsm_state)
      1'h0:
          if (\$15 ) begin
            (* full_case = 32'd1 *)
            if (\$16 ) begin
              \$30  = 32'd4294967295;
            end else if (\$20 ) begin
              \$30  = x_src1;
            end else if (\$21 ) begin
              \$30  = 32'd0;
            end else begin
              \$30  = \$6 [31:0];
            end
          end
      1'h1:
          (* full_case = 32'd1 *)
          if (\$22 ) begin
            (* full_case = 32'd1 *)
            if (difference[32]) begin
              \$30  = { quotient[30:0], 1'h0 };
            end else begin
              \$30  = { quotient[30:0], 1'h1 };
            end
          end else begin
            \$30  = \$25 [31:0];
          end
    endcase
    if (rst) begin
      \$30  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$9 ) begin end
    \$31  = remainder;
    (* full_case = 32'd1 *)
    casez (fsm_state)
      1'h0:
          if (\$15 ) begin
            (* full_case = 32'd1 *)
            if (\$16 ) begin
              \$31  = x_src1;
            end else if (\$20 ) begin
              \$31  = 32'd0;
            end else if (\$21 ) begin
              \$31  = 32'd0;
            end else begin
              \$31  = 32'd0;
            end
          end
      1'h1:
          (* full_case = 32'd1 *)
          if (\$22 ) begin
            (* full_case = 32'd1 *)
            if (difference[32]) begin
              \$31  = { remainder[30:0], quotient[31] };
            end else begin
              \$31  = difference[31:0];
            end
          end else begin
            \$31  = \$27 [31:0];
          end
    endcase
    if (rst) begin
      \$31  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$9 ) begin end
    \$32  = divisor;
    casez (fsm_state)
      1'h0:
          if (\$15 ) begin
            (* full_case = 32'd1 *)
            if (\$16 ) begin
            end else if (\$20 ) begin
            end else if (\$21 ) begin
            end else begin
              \$32  = \$9 [31:0];
            end
          end
    endcase
    if (rst) begin
      \$32  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$9 ) begin end
    \$33  = timer;
    (* full_case = 32'd1 *)
    casez (fsm_state)
      1'h0:
          if (\$15 ) begin
            (* full_case = 32'd1 *)
            if (\$16 ) begin
            end else if (\$20 ) begin
            end else if (\$21 ) begin
            end else begin
              \$33  = 6'h20;
            end
          end
      1'h1:
          if (\$22 ) begin
            \$33  = \$23 [5:0];
          end
    endcase
    if (rst) begin
      \$33  = 6'h20;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$9 ) begin end
    \$34  = fsm_state;
    (* full_case = 32'd1 *)
    casez (fsm_state)
      1'h0:
          if (\$15 ) begin
            (* full_case = 32'd1 *)
            if (\$16 ) begin
            end else if (\$20 ) begin
            end else if (\$21 ) begin
            end else begin
              \$34  = 1'h1;
            end
          end
      1'h1:
          (* full_case = 32'd1 *)
          if (\$22 ) begin
          end else begin
            \$34  = 1'h0;
          end
    endcase
    if (rst) begin
      \$34  = 1'h0;
    end
  end
  assign x_dividend = \$6 [31:0];
  assign x_divisor = \$9 [31:0];
  assign \$13  = fsm_state;
  assign \$17  = 1'h0;
  assign \$18  = 1'h0;
  assign \$19  = 1'h0;
  assign \$20  = 1'h0;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:236" *)
(* generator = "Amaranth" *)
module \minerva_cpu.exception (\w_data$60 , \w_data$57 , \w_data$54 , clk, rst, m_fetch_misaligned, m_load_misaligned, m_store_misaligned, d_ready, x_ready, m_ready, w_valid, m_trap, x_rp_data, m_wp_rdy, m_wp_err, w_wp_en, \port$1435$0 , \port$1435$97 , m_result, m_branch_target
, \port$1435$215 , w_pc, w_wp_data, d_addr, x_mtvec_base, x_mepc_base, m_load_error, m_store_error, m_loadstore_badaddr, \w_data$63 );
  reg \$auto$verilog_backend.cc:2355:dump_module$10  = 0;
  wire \$1 ;
  wire [31:0] \$10 ;
  wire [31:0] \$11 ;
  wire [31:0] \$12 ;
  wire [31:0] \$13 ;
  wire [31:0] \$14 ;
  wire [31:0] \$15 ;
  wire [31:0] \$16 ;
  wire [31:0] \$17 ;
  wire [31:0] \$18 ;
  wire [31:0] \$19 ;
  wire \$2 ;
  wire [31:0] \$20 ;
  wire [31:0] \$21 ;
  wire [31:0] \$22 ;
  wire [31:0] \$23 ;
  wire [31:0] \$24 ;
  wire [31:0] \$25 ;
  wire [31:0] \$26 ;
  wire [31:0] \$27 ;
  wire [31:0] \$28 ;
  wire [31:0] \$29 ;
  wire \$3 ;
  wire [31:0] \$30 ;
  wire [31:0] \$31 ;
  wire [31:0] \$32 ;
  wire [31:0] \$33 ;
  wire [31:0] \$34 ;
  wire [31:0] \$35 ;
  wire [31:0] \$36 ;
  wire [31:0] \$37 ;
  wire [31:0] \$38 ;
  wire [31:0] \$39 ;
  wire [15:0] \$4 ;
  wire [31:0] \$40 ;
  wire [31:0] \$41 ;
  wire [31:0] \$42 ;
  wire [31:0] \$43 ;
  wire [31:0] \$44 ;
  wire [31:0] \$45 ;
  wire [31:0] \$46 ;
  wire [31:0] \$47 ;
  wire [31:0] \$48 ;
  wire [31:0] \$49 ;
  wire [28:0] \$5 ;
  wire [31:0] \$50 ;
  wire [31:0] \$51 ;
  wire [31:0] \$52 ;
  wire [31:0] \$53 ;
  wire [31:0] \$54 ;
  wire [31:0] \$55 ;
  wire [31:0] \$56 ;
  wire [31:0] \$57 ;
  wire [31:0] \$58 ;
  wire [31:0] \$59 ;
  wire [28:0] \$6 ;
  wire [31:0] \$60 ;
  wire [31:0] \$61 ;
  wire [31:0] \$62 ;
  wire [31:0] \$63 ;
  wire [32:0] \$64 ;
  wire [32:0] \$65 ;
  wire [32:0] \$66 ;
  wire [31:0] \$67 ;
  wire [32:0] \$68 ;
  wire [31:0] \$69 ;
  wire [31:0] \$7 ;
  wire [32:0] \$70 ;
  wire \$71 ;
  wire [31:0] \$72 ;
  wire [32:0] \$73 ;
  wire \$74 ;
  wire [32:0] \$75 ;
  wire [32:0] \$76 ;
  wire [32:0] \$77 ;
  wire \$78 ;
  reg [1:0] \$79 ;
  wire [31:0] \$8 ;
  reg [18:0] \$80 ;
  reg [18:0] \$81 ;
  reg \$82 ;
  reg \$83 ;
  reg [1:0] \$84 ;
  reg [31:0] \$85 ;
  reg [31:0] \$86 ;
  wire [31:0] \$9 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:229" *)
  input [6:0] d_addr;
  wire [6:0] d_addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:230" *)
  input d_ready;
  wire d_ready;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:198" *)
  input [31:0] m_branch_target;
  wire [31:0] m_branch_target;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:200" *)
  wire m_ebreak;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:201" *)
  wire m_ecall;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:192" *)
  wire [29:0] m_fetch_badaddr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:191" *)
  wire m_fetch_error;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:190" *)
  input m_fetch_misaligned;
  wire m_fetch_misaligned;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:199" *)
  wire m_illegal;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:203" *)
  wire [31:0] m_instruction;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:194" *)
  input m_load_error;
  wire m_load_error;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:193" *)
  input m_load_misaligned;
  wire m_load_misaligned;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:197" *)
  input [29:0] m_loadstore_badaddr;
  wire [29:0] m_loadstore_badaddr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:252" *)
  wire [31:0] m_mcause;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:250" *)
  reg [18:0] m_mie = 19'h00000;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:250" *)
  wire \m_mie.meie ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:250" *)
  wire [15:0] \m_mie.mfie ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:250" *)
  wire \m_mie.msie ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:250" *)
  wire \m_mie.mtie ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:251" *)
  reg [18:0] m_mip = 19'h00000;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:251" *)
  wire \m_mip.meip ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:251" *)
  wire [15:0] \m_mip.mfip ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:251" *)
  wire \m_mip.msip ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:251" *)
  wire \m_mip.mtip ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:205" *)
  wire m_mret;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:249" *)
  reg [1:0] m_mstatus = 2'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:249" *)
  wire \m_mstatus.mie ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:249" *)
  wire \m_mstatus.mpie ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:253" *)
  wire [31:0] m_mtval;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:202" *)
  wire [31:0] m_pc;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire m_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire \m_rdy$28 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire \m_rdy$29 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire \m_rdy$30 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire \m_rdy$31 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire \m_rdy$32 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire \m_rdy$33 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire \m_rdy$34 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire \m_rdy$35 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:238" *)
  input m_ready;
  wire m_ready;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:238" *)
  wire \m_ready$83 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:204" *)
  input [31:0] m_result;
  wire [31:0] m_result;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:196" *)
  input m_store_error;
  wire m_store_error;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:195" *)
  input m_store_misaligned;
  wire m_store_misaligned;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:206" *)
  output m_trap;
  wire m_trap;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:290" *)
  wire [27:0] m_trap_gnt;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:290" *)
  wire [8:0] \m_trap_gnt.e ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:290" *)
  wire \m_trap_gnt.e.ebreak ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:290" *)
  wire \m_trap_gnt.e.ecall ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:290" *)
  wire \m_trap_gnt.e.fetch_error ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:290" *)
  wire \m_trap_gnt.e.fetch_misaligned ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:290" *)
  wire \m_trap_gnt.e.illegal ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:290" *)
  wire \m_trap_gnt.e.load_error ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:290" *)
  wire \m_trap_gnt.e.load_misaligned ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:290" *)
  wire \m_trap_gnt.e.store_error ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:290" *)
  wire \m_trap_gnt.e.store_misaligned ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:290" *)
  wire [18:0] \m_trap_gnt.i ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:290" *)
  wire \m_trap_gnt.i.m_external ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:290" *)
  wire [15:0] \m_trap_gnt.i.m_fast ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:290" *)
  wire \m_trap_gnt.i.m_software ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:290" *)
  wire \m_trap_gnt.i.m_timer ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:271" *)
  reg [27:0] m_trap_req;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:271" *)
  wire [8:0] \m_trap_req.e ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:271" *)
  wire \m_trap_req.e.ebreak ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:271" *)
  wire \m_trap_req.e.ecall ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:271" *)
  wire \m_trap_req.e.fetch_error ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:271" *)
  wire \m_trap_req.e.fetch_misaligned ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:271" *)
  wire \m_trap_req.e.illegal ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:271" *)
  wire \m_trap_req.e.load_error ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:271" *)
  wire \m_trap_req.e.load_misaligned ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:271" *)
  wire \m_trap_req.e.store_error ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:271" *)
  wire \m_trap_req.e.store_misaligned ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:271" *)
  wire [18:0] \m_trap_req.i ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:271" *)
  wire \m_trap_req.i.m_external ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:271" *)
  wire [15:0] \m_trap_req.i.m_fast ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:271" *)
  wire \m_trap_req.i.m_software ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:271" *)
  wire \m_trap_req.i.m_timer ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:235" *)
  wire [31:0] m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:237" *)
  output m_wp_err;
  wire m_wp_err;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:236" *)
  output m_wp_rdy;
  wire m_wp_rdy;
  input [95:0] \port$1435$0 ;
  wire [95:0] \port$1435$0 ;
  input [32:0] \port$1435$215 ;
  wire [32:0] \port$1435$215 ;
  input [1:0] \port$1435$97 ;
  wire [1:0] \port$1435$97 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:29" *)
  wire w_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:29" *)
  wire \w_data$43 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:29" *)
  wire [29:0] \w_data$45 ;
  (* enum_base_type = "MCAUSE.Code" *)
  (* enum_value_00000000000000000000000000000000 = "FETCH_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000001 = "FETCH_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000000010 = "ILLEGAL_INSTRUCTION" *)
  (* enum_value_00000000000000000000000000000011 = "BREAKPOINT" *)
  (* enum_value_00000000000000000000000000000100 = "LOAD_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000101 = "LOAD_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000000110 = "STORE_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000111 = "STORE_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000001000 = "ECALL_FROM_USER" *)
  (* enum_value_00000000000000000000000000001001 = "ECALL_FROM_SUPERVISOR" *)
  (* enum_value_00000000000000000000000000001011 = "ECALL_FROM_MACHINE" *)
  (* enum_value_00000000000000000000000000001100 = "FETCH_PAGE_FAULT" *)
  (* enum_value_00000000000000000000000000001101 = "LOAD_PAGE_FAULT" *)
  (* enum_value_00000000000000000000000000001111 = "STORE_PAGE_FAULT" *)
  (* enum_value_10000000000000000000000000000001 = "S_SOFTWARE_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000011 = "M_SOFTWARE_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000101 = "S_TIMER_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000111 = "M_TIMER_INTERRUPT" *)
  (* enum_value_10000000000000000000000000001001 = "S_EXTERNAL_INTERRUPT" *)
  (* enum_value_10000000000000000000000000001011 = "M_EXTERNAL_INTERRUPT" *)
  (* enum_value_10000000000000000000000000010000 = "M_FAST_INTERRUPT_0" *)
  (* enum_value_10000000000000000000000000010001 = "M_FAST_INTERRUPT_1" *)
  (* enum_value_10000000000000000000000000010010 = "M_FAST_INTERRUPT_2" *)
  (* enum_value_10000000000000000000000000010011 = "M_FAST_INTERRUPT_3" *)
  (* enum_value_10000000000000000000000000010100 = "M_FAST_INTERRUPT_4" *)
  (* enum_value_10000000000000000000000000010101 = "M_FAST_INTERRUPT_5" *)
  (* enum_value_10000000000000000000000000010110 = "M_FAST_INTERRUPT_6" *)
  (* enum_value_10000000000000000000000000010111 = "M_FAST_INTERRUPT_7" *)
  (* enum_value_10000000000000000000000000011000 = "M_FAST_INTERRUPT_8" *)
  (* enum_value_10000000000000000000000000011001 = "M_FAST_INTERRUPT_9" *)
  (* enum_value_10000000000000000000000000011010 = "M_FAST_INTERRUPT_10" *)
  (* enum_value_10000000000000000000000000011011 = "M_FAST_INTERRUPT_11" *)
  (* enum_value_10000000000000000000000000011100 = "M_FAST_INTERRUPT_12" *)
  (* enum_value_10000000000000000000000000011101 = "M_FAST_INTERRUPT_13" *)
  (* enum_value_10000000000000000000000000011110 = "M_FAST_INTERRUPT_14" *)
  (* enum_value_10000000000000000000000000011111 = "M_FAST_INTERRUPT_15" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:29" *)
  reg [31:0] \w_data$48  = 32'd0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:29" *)
  reg [31:0] \w_data$51  = 32'd0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:209" *)
  input \w_data$54 ;
  wire \w_data$54 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:210" *)
  input \w_data$57 ;
  wire \w_data$57 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:211" *)
  input \w_data$60 ;
  wire \w_data$60 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:212" *)
  input [15:0] \w_data$63 ;
  wire [15:0] \w_data$63 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  wire w_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  wire \w_en$42 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  wire \w_en$44 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  wire \w_en$47 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  wire \w_en$50 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  wire \w_en$53 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  wire \w_en$56 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  wire \w_en$59 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  wire \w_en$62 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:211" *)
  wire w_external_interrupt;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:212" *)
  wire [15:0] w_fast_interrupt;
  (* enum_base_type = "MCAUSE.Code" *)
  (* enum_value_00000000000000000000000000000000 = "FETCH_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000001 = "FETCH_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000000010 = "ILLEGAL_INSTRUCTION" *)
  (* enum_value_00000000000000000000000000000011 = "BREAKPOINT" *)
  (* enum_value_00000000000000000000000000000100 = "LOAD_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000101 = "LOAD_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000000110 = "STORE_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000111 = "STORE_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000001000 = "ECALL_FROM_USER" *)
  (* enum_value_00000000000000000000000000001001 = "ECALL_FROM_SUPERVISOR" *)
  (* enum_value_00000000000000000000000000001011 = "ECALL_FROM_MACHINE" *)
  (* enum_value_00000000000000000000000000001100 = "FETCH_PAGE_FAULT" *)
  (* enum_value_00000000000000000000000000001101 = "LOAD_PAGE_FAULT" *)
  (* enum_value_00000000000000000000000000001111 = "STORE_PAGE_FAULT" *)
  (* enum_value_10000000000000000000000000000001 = "S_SOFTWARE_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000011 = "M_SOFTWARE_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000101 = "S_TIMER_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000111 = "M_TIMER_INTERRUPT" *)
  (* enum_value_10000000000000000000000000001001 = "S_EXTERNAL_INTERRUPT" *)
  (* enum_value_10000000000000000000000000001011 = "M_EXTERNAL_INTERRUPT" *)
  (* enum_value_10000000000000000000000000010000 = "M_FAST_INTERRUPT_0" *)
  (* enum_value_10000000000000000000000000010001 = "M_FAST_INTERRUPT_1" *)
  (* enum_value_10000000000000000000000000010010 = "M_FAST_INTERRUPT_2" *)
  (* enum_value_10000000000000000000000000010011 = "M_FAST_INTERRUPT_3" *)
  (* enum_value_10000000000000000000000000010100 = "M_FAST_INTERRUPT_4" *)
  (* enum_value_10000000000000000000000000010101 = "M_FAST_INTERRUPT_5" *)
  (* enum_value_10000000000000000000000000010110 = "M_FAST_INTERRUPT_6" *)
  (* enum_value_10000000000000000000000000010111 = "M_FAST_INTERRUPT_7" *)
  (* enum_value_10000000000000000000000000011000 = "M_FAST_INTERRUPT_8" *)
  (* enum_value_10000000000000000000000000011001 = "M_FAST_INTERRUPT_9" *)
  (* enum_value_10000000000000000000000000011010 = "M_FAST_INTERRUPT_10" *)
  (* enum_value_10000000000000000000000000011011 = "M_FAST_INTERRUPT_11" *)
  (* enum_value_10000000000000000000000000011100 = "M_FAST_INTERRUPT_12" *)
  (* enum_value_10000000000000000000000000011101 = "M_FAST_INTERRUPT_13" *)
  (* enum_value_10000000000000000000000000011110 = "M_FAST_INTERRUPT_14" *)
  (* enum_value_10000000000000000000000000011111 = "M_FAST_INTERRUPT_15" *)
  (* init = 32'd0 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:365" *)
  wire [31:0] w_mcause;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:362" *)
  reg w_mret = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:364" *)
  reg [1:0] w_mstatus = 2'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:364" *)
  wire \w_mstatus.mie ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:364" *)
  wire \w_mstatus.mpie ;
  (* init = 32'd0 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:366" *)
  wire [31:0] w_mtval;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:213" *)
  input [31:0] w_pc;
  wire [31:0] w_pc;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:209" *)
  wire w_software_interrupt;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:210" *)
  wire w_timer_interrupt;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:363" *)
  reg w_trap = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  input w_valid;
  wire w_valid;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:240" *)
  input [31:0] w_wp_data;
  wire [31:0] w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:241" *)
  input w_wp_en;
  wire w_wp_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  wire [29:0] x_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  wire [29:0] \x_data$3 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  wire \x_data$68 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  wire \x_data$69 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  wire \x_data$70 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  wire \x_data$71 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  wire \x_data$72 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  wire [15:0] \x_data$73 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  wire \x_data$74 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  wire \x_data$75 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  wire \x_data$76 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  wire [15:0] \x_data$77 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  output [29:0] x_mepc_base;
  wire [29:0] x_mepc_base;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  output [29:0] x_mtvec_base;
  wire [29:0] x_mtvec_base;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:233" *)
  input x_ready;
  wire x_ready;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:233" *)
  wire \x_ready$82 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:232" *)
  output [31:0] x_rp_data;
  wire [31:0] x_rp_data;
  assign \$13  = \$6 [3] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:322" *) 32'd2147483664 : 32'd0;
  assign \$14  = \$12  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:322" *) \$13 ;
  assign \$15  = \$6 [4] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:322" *) 32'd2147483665 : 32'd0;
  assign \$16  = \$14  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:322" *) \$15 ;
  assign \$17  = \$6 [5] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:322" *) 32'd2147483666 : 32'd0;
  assign \$18  = \$16  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:322" *) \$17 ;
  assign \$19  = \$6 [6] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:322" *) 32'd2147483667 : 32'd0;
  assign \$20  = \$18  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:322" *) \$19 ;
  assign \$21  = \$6 [7] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:322" *) 32'd2147483668 : 32'd0;
  assign \$22  = \$20  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:322" *) \$21 ;
  assign \$23  = \$6 [8] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:322" *) 32'd2147483669 : 32'd0;
  assign \$24  = \$22  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:322" *) \$23 ;
  assign \$25  = \$6 [9] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:322" *) 32'd2147483670 : 32'd0;
  assign \$26  = \$24  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:322" *) \$25 ;
  assign \$27  = \$6 [10] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:322" *) 32'd2147483671 : 32'd0;
  assign \$28  = \$26  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:322" *) \$27 ;
  assign \$29  = \$6 [11] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:322" *) 32'd2147483672 : 32'd0;
  assign \$30  = \$28  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:322" *) \$29 ;
  assign \$31  = \$6 [12] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:322" *) 32'd2147483673 : 32'd0;
  assign \$32  = \$30  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:322" *) \$31 ;
  assign \$33  = \$6 [13] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:322" *) 32'd2147483674 : 32'd0;
  assign \$34  = \$32  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:322" *) \$33 ;
  assign \$35  = \$6 [14] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:322" *) 32'd2147483675 : 32'd0;
  assign \$36  = \$34  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:322" *) \$35 ;
  assign \$37  = \$6 [15] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:322" *) 32'd2147483676 : 32'd0;
  assign \$38  = \$36  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:322" *) \$37 ;
  assign \$39  = \$6 [16] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:322" *) 32'd2147483677 : 32'd0;
  assign \$40  = \$38  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:322" *) \$39 ;
  assign \$41  = \$6 [17] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:322" *) 32'd2147483678 : 32'd0;
  assign \$42  = \$40  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:322" *) \$41 ;
  assign \$43  = \$6 [18] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:322" *) 32'd2147483679 : 32'd0;
  assign \$44  = \$42  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:322" *) \$43 ;
  assign \$47  = \$6 [20] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:324" *) 32'd1 : 32'd0;
  assign \$48  = \$46  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:324" *) \$47 ;
  assign \$49  = \$6 [21] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:325" *) 32'd2 : 32'd0;
  assign \$50  = \$48  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:325" *) \$49 ;
  assign \$51  = \$6 [22] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:326" *) 32'd3 : 32'd0;
  assign \$52  = \$50  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:326" *) \$51 ;
  assign \$53  = \$6 [23] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:327" *) 32'd4 : 32'd0;
  assign \$54  = \$52  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:327" *) \$53 ;
  assign \$55  = \$6 [24] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:328" *) 32'd5 : 32'd0;
  assign \$56  = \$54  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:328" *) \$55 ;
  assign \$57  = \$6 [25] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:329" *) 32'd6 : 32'd0;
  assign \$58  = \$56  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:329" *) \$57 ;
  assign \$59  = \$6 [26] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:330" *) 32'd7 : 32'd0;
  assign \$60  = \$58  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:330" *) \$59 ;
  assign \$61  = \$6 [27] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:331" *) 32'd11 : 32'd0;
  assign m_mcause = \$60  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:331" *) \$61 ;
  assign \$62  = \$6 [19] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:336" *) m_branch_target : 32'd0;
  assign \$65  = \$6 [20] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:337" *) \$64  : 33'h000000000;
  assign \$66  = { 1'h0, \$63  } | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:337" *) \$65 ;
  assign \$67  = \$6 [21] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:338" *) \port$1435$0 [63:32] : 32'd0;
  assign \$68  = \$66  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:338" *) { 1'h0, \$67  };
  assign \$69  = \$6 [22] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:339" *) \port$1435$0 [31:0] : 32'd0;
  assign \$70  = \$68  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:339" *) { 1'h0, \$69  };
  assign \$71  = \$6 [23] | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:340" *) \$6 [25];
  assign \$72  = \$71  ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:340" *) m_result : 32'd0;
  assign \$73  = \$70  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:340" *) { 1'h0, \$72  };
  assign \$74  = \$6 [24] | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:342" *) \$6 [26];
  assign \$76  = \$74  ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:342" *) \$75  : 33'h000000000;
  assign \$77  = \$73  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:342" *) \$76 ;
  assign \$78  = w_mret | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:378" *) w_trap;
  assign w_en = w_valid & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:378" *) \$78 ;
  assign w_data = w_mret ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:379" *) w_mstatus[1] : 1'h0;
  assign \w_en$42  = w_valid & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:380" *) w_trap;
  assign \w_en$44  = w_valid & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:383" *) w_trap;
  assign \w_en$47  = w_valid & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:386" *) w_trap;
  assign \w_en$50  = w_valid & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:389" *) w_trap;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:249" *)
  always @(posedge clk)
    m_mstatus <= \$79 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:250" *)
  always @(posedge clk)
    m_mie <= \$80 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:251" *)
  always @(posedge clk)
    m_mip <= \$81 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:362" *)
  always @(posedge clk)
    w_mret <= \$82 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:363" *)
  always @(posedge clk)
    w_trap <= \$83 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:364" *)
  always @(posedge clk)
    w_mstatus <= \$84 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:365" *)
  always @(posedge clk)
    \w_data$48  <= \$85 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:366" *)
  always @(posedge clk)
    \w_data$51  <= \$86 ;
  assign \$1  = m_mie[0] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:294" *) m_mip[0];
  assign \$2  = m_mie[1] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:295" *) m_mip[1];
  assign \$3  = m_mie[2] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:296" *) m_mip[2];
  assign \$4  = m_mie[18:3] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:297" *) m_mip[18:3];
  assign \$5  = - (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:313" *) m_trap_req;
  assign \$6  = { 1'h0, m_trap_req } & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:313" *) \$5 ;
  assign m_trap = | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:314" *) \$6 [27:0];
  assign \$7  = \$6 [0] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:318" *) 32'd2147483651 : 32'd0;
  assign \$9  = \$6 [1] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:319" *) 32'd2147483655 : 32'd0;
  assign \$10  = \$8  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:319" *) \$9 ;
  assign \$11  = \$6 [2] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:320" *) 32'd2147483659 : 32'd0;
  assign \$12  = \$10  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:320" *) \$11 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:238" *)
  \minerva_cpu.exception.csr_bank  csr_bank (
    .clk(clk),
    .d_addr(d_addr),
    .d_ready(d_ready),
    .m_ready(m_ready),
    .m_wp_data(\port$1435$215 [31:0]),
    .m_wp_err(m_wp_err),
    .m_wp_rdy(m_wp_rdy),
    .rst(rst),
    .w_data(w_data),
    .\w_data$107 (w_mstatus[0]),
    .\w_data$119 (w_pc[31:2]),
    .\w_data$122 (\w_data$48 ),
    .\w_data$124 (\w_data$51 ),
    .\w_data$128 (\w_data$54 ),
    .\w_data$132 (\w_data$57 ),
    .\w_data$136 (\w_data$60 ),
    .\w_data$140 (\w_data$63 ),
    .w_en(w_en),
    .\w_en$106 (\w_en$42 ),
    .\w_en$118 (\w_en$44 ),
    .\w_en$121 (\w_en$47 ),
    .\w_en$123 (\w_en$50 ),
    .\w_en$127 (w_valid),
    .w_wp_data(w_wp_data),
    .\w_wp_en$7 (w_wp_en),
    .x_data(\x_data$68 ),
    .\x_data$105 (\x_data$69 ),
    .\x_data$111 (\x_data$70 ),
    .\x_data$112 (\x_data$71 ),
    .\x_data$113 (\x_data$72 ),
    .\x_data$114 (\x_data$73 ),
    .\x_data$116 (x_mtvec_base),
    .\x_data$117 (x_mepc_base),
    .\x_data$125 (\x_data$74 ),
    .\x_data$129 (\x_data$75 ),
    .\x_data$133 (\x_data$76 ),
    .\x_data$137 (\x_data$77 ),
    .x_ready(x_ready),
    .x_rp_data(x_rp_data)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$10 ) begin end
    m_trap_req[18:0] = 19'h00000;
    if (m_mstatus[0]) begin
      m_trap_req[0] = \$1 ;
      m_trap_req[1] = \$2 ;
      m_trap_req[2] = \$3 ;
      m_trap_req[18:3] = \$4 ;
    end
    begin
      begin
        m_trap_req[19] = m_fetch_misaligned;
        m_trap_req[20] = \port$1435$0 [64];
        m_trap_req[21] = \port$1435$0 [95];
        m_trap_req[22] = \port$1435$97 [1];
        m_trap_req[23] = m_load_misaligned;
        m_trap_req[24] = m_load_error;
        m_trap_req[25] = m_store_misaligned;
        m_trap_req[26] = m_store_error;
        m_trap_req[27] = \port$1435$97 [0];
      end
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$10 ) begin end
    \$79  = m_mstatus;
    if (x_ready) begin
      \$79 [0] = \x_data$68 ;
      \$79 [1] = \x_data$69 ;
    end
    if (rst) begin
      \$79  = 2'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$10 ) begin end
    \$80  = m_mie;
    if (x_ready) begin
      \$80 [0] = \x_data$70 ;
      \$80 [1] = \x_data$71 ;
      \$80 [2] = \x_data$72 ;
      \$80 [18:3] = \x_data$73 ;
    end
    if (rst) begin
      \$80  = 19'h00000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$10 ) begin end
    \$81  = m_mip;
    if (x_ready) begin
      \$81 [0] = \x_data$74 ;
      \$81 [1] = \x_data$75 ;
      \$81 [2] = \x_data$76 ;
      \$81 [18:3] = \x_data$77 ;
    end
    if (rst) begin
      \$81  = 19'h00000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$10 ) begin end
    \$82  = w_mret;
    if (m_ready) begin
      \$82  = \port$1435$215 [32];
    end
    if (rst) begin
      \$82  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$10 ) begin end
    \$83  = w_trap;
    if (m_ready) begin
      \$83  = m_trap;
    end
    if (rst) begin
      \$83  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$10 ) begin end
    \$84  = w_mstatus;
    if (m_ready) begin
      \$84  = m_mstatus;
    end
    if (rst) begin
      \$84  = 2'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$10 ) begin end
    \$85  = \w_data$48 ;
    if (m_ready) begin
      \$85  = m_mcause;
    end
    if (rst) begin
      \$85  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$10 ) begin end
    \$86  = \w_data$51 ;
    if (m_ready) begin
      \$86  = \$77 [31:0];
    end
    if (rst) begin
      \$86  = 32'd0;
    end
  end
  assign x_data = x_mtvec_base;
  assign \x_data$3  = x_mepc_base;
  assign m_fetch_error = \port$1435$0 [64];
  assign m_illegal = \port$1435$0 [95];
  assign m_ebreak = \port$1435$97 [1];
  assign m_ecall = \port$1435$97 [0];
  assign m_trap_gnt = \$6 [27:0];
  assign m_mtval = \$77 [31:0];
  assign m_fetch_badaddr = \port$1435$0 [94:65];
  assign m_instruction = \port$1435$0 [63:32];
  assign m_pc = \port$1435$0 [31:0];
  assign m_rdy = 1'h0;
  assign \m_rdy$28  = 1'h0;
  assign \m_rdy$29  = 1'h0;
  assign \m_rdy$30  = 1'h0;
  assign \m_rdy$31  = 1'h0;
  assign \m_rdy$32  = 1'h0;
  assign \m_rdy$33  = 1'h0;
  assign \m_rdy$34  = 1'h0;
  assign \m_rdy$35  = 1'h0;
  assign \w_data$43  = w_mstatus[0];
  assign \w_data$45  = w_pc[31:2];
  assign w_mcause = \w_data$48 ;
  assign w_mtval = \w_data$51 ;
  assign \w_en$53  = w_valid;
  assign w_software_interrupt = \w_data$54 ;
  assign \w_en$56  = w_valid;
  assign w_timer_interrupt = \w_data$57 ;
  assign \w_en$59  = w_valid;
  assign w_external_interrupt = \w_data$60 ;
  assign \w_en$62  = w_valid;
  assign w_fast_interrupt = \w_data$63 ;
  assign m_mret = \port$1435$215 [32];
  assign \x_ready$82  = x_ready;
  assign \m_ready$83  = m_ready;
  assign m_wp_data = \port$1435$215 [31:0];
  assign \m_mstatus.mie  = m_mstatus[0];
  assign \m_mstatus.mpie  = m_mstatus[1];
  assign \m_trap_req.i  = m_trap_req[18:0];
  assign \m_trap_req.i.m_software  = m_trap_req[0];
  assign \m_trap_req.i.m_timer  = m_trap_req[1];
  assign \m_trap_req.i.m_external  = m_trap_req[2];
  assign \m_trap_req.i.m_fast  = m_trap_req[18:3];
  assign \m_trap_req.e  = m_trap_req[27:19];
  assign \m_trap_req.e.fetch_misaligned  = m_trap_req[19];
  assign \m_trap_req.e.fetch_error  = m_trap_req[20];
  assign \m_trap_req.e.illegal  = m_trap_req[21];
  assign \m_trap_req.e.ebreak  = m_trap_req[22];
  assign \m_trap_req.e.load_misaligned  = m_trap_req[23];
  assign \m_trap_req.e.load_error  = m_trap_req[24];
  assign \m_trap_req.e.store_misaligned  = m_trap_req[25];
  assign \m_trap_req.e.store_error  = m_trap_req[26];
  assign \m_trap_req.e.ecall  = m_trap_req[27];
  assign \m_mie.msie  = m_mie[0];
  assign \m_mie.mtie  = m_mie[1];
  assign \m_mie.meie  = m_mie[2];
  assign \m_mie.mfie  = m_mie[18:3];
  assign \m_mip.msip  = m_mip[0];
  assign \m_mip.mtip  = m_mip[1];
  assign \m_mip.meip  = m_mip[2];
  assign \m_mip.mfip  = m_mip[18:3];
  assign \m_trap_gnt.i  = \$6 [18:0];
  assign \m_trap_gnt.i.m_software  = \$6 [0];
  assign \m_trap_gnt.i.m_timer  = \$6 [1];
  assign \m_trap_gnt.i.m_external  = \$6 [2];
  assign \m_trap_gnt.i.m_fast  = \$6 [18:3];
  assign \m_trap_gnt.e  = \$6 [27:19];
  assign \m_trap_gnt.e.fetch_misaligned  = \$6 [19];
  assign \m_trap_gnt.e.fetch_error  = \$6 [20];
  assign \m_trap_gnt.e.illegal  = \$6 [21];
  assign \m_trap_gnt.e.ebreak  = \$6 [22];
  assign \m_trap_gnt.e.load_misaligned  = \$6 [23];
  assign \m_trap_gnt.e.load_error  = \$6 [24];
  assign \m_trap_gnt.e.store_misaligned  = \$6 [25];
  assign \m_trap_gnt.e.store_error  = \$6 [26];
  assign \m_trap_gnt.e.ecall  = \$6 [27];
  assign \w_mstatus.mie  = w_mstatus[0];
  assign \w_mstatus.mpie  = w_mstatus[1];
  assign \$8  = \$7 ;
  assign \$45  = 32'd0;
  assign \$46  = \$44 ;
  assign \$63  = \$62 ;
  assign \$64  = { 1'h0, \port$1435$0 [94:65], 2'h0 };
  assign \$75  = { 1'h0, m_loadstore_badaddr, 2'h0 };
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:261" *)
(* generator = "Amaranth" *)
module \minerva_cpu.exception.csr_bank (\w_data$136 , \w_data$132 , \w_data$128 , clk, rst, d_ready, x_ready, m_ready, \w_en$127 , w_en, w_data, \w_en$106 , \w_en$118 , \w_en$121 , \w_en$123 , x_rp_data, m_wp_rdy, m_wp_err, \w_wp_en$7 , m_wp_data, \w_data$119 
, w_wp_data, d_addr, \w_data$107 , \w_data$122 , \w_data$124 , x_data, \x_data$105 , \x_data$111 , \x_data$112 , \x_data$113 , \x_data$114 , \x_data$116 , \x_data$117 , \x_data$125 , \x_data$129 , \x_data$133 , \x_data$137 , \w_data$140 );
  reg \$auto$verilog_backend.cc:2355:dump_module$11  = 0;
  wire [31:0] \$1 ;
  wire [31:0] \$10 ;
  wire [31:0] \$11 ;
  wire [31:0] \$12 ;
  wire [31:0] \$13 ;
  wire [31:0] \$14 ;
  wire [31:0] \$15 ;
  wire [31:0] \$16 ;
  wire [31:0] \$17 ;
  wire \$18 ;
  wire \$19 ;
  wire [31:0] \$2 ;
  wire \$20 ;
  wire \$21 ;
  wire \$22 ;
  wire \$23 ;
  wire \$24 ;
  wire \$25 ;
  wire \$26 ;
  wire \$27 ;
  wire \$28 ;
  wire \$29 ;
  wire [31:0] \$3 ;
  wire \$30 ;
  wire \$31 ;
  wire \$32 ;
  wire \$33 ;
  wire \$34 ;
  wire \$35 ;
  wire \$36 ;
  wire \$37 ;
  wire \$38 ;
  wire \$39 ;
  wire [31:0] \$4 ;
  wire \$40 ;
  wire \$41 ;
  wire \$42 ;
  wire \$43 ;
  wire \$44 ;
  wire \$45 ;
  wire \$46 ;
  wire \$47 ;
  wire \$48 ;
  wire \$49 ;
  wire [31:0] \$5 ;
  wire \$50 ;
  wire \$51 ;
  reg \$52 ;
  reg \$53 ;
  reg \$54 ;
  reg \$55 ;
  reg \$56 ;
  reg \$57 ;
  reg \$58 ;
  reg \$59 ;
  wire [31:0] \$6 ;
  reg \$60 ;
  reg \$61 ;
  reg \$62 ;
  reg \$63 ;
  reg \$64 ;
  reg \$65 ;
  reg \$66 ;
  reg \$67 ;
  reg \$68 ;
  reg \$69 ;
  wire [31:0] \$7 ;
  reg \$70 ;
  reg \$71 ;
  reg \$72 ;
  reg \$73 ;
  reg \$74 ;
  reg \$75 ;
  reg \$76 ;
  reg \$77 ;
  reg \$78 ;
  wire [31:0] \$8 ;
  wire [31:0] \$9 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:229" *)
  input [6:0] d_addr;
  wire [6:0] d_addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:230" *)
  input d_ready;
  wire d_ready;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire m_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire \m_rdy$109 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire \m_rdy$110 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire \m_rdy$115 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire \m_rdy$120 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire \m_rdy$126 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire \m_rdy$130 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire \m_rdy$134 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire \m_rdy$138 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:238" *)
  input m_ready;
  wire m_ready;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:131" *)
  input [31:0] m_wp_data;
  wire [31:0] m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:131" *)
  wire [31:0] \m_wp_data$10 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:131" *)
  wire [31:0] \m_wp_data$15 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:131" *)
  wire [31:0] \m_wp_data$20 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:131" *)
  wire [31:0] \m_wp_data$25 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:235" *)
  wire [31:0] \m_wp_data$3 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:131" *)
  wire [31:0] \m_wp_data$30 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:131" *)
  wire [31:0] \m_wp_data$35 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:131" *)
  wire [31:0] \m_wp_data$40 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:131" *)
  wire [31:0] \m_wp_data$45 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:237" *)
  output m_wp_err;
  wire m_wp_err;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:133" *)
  wire \m_wp_err$88 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:133" *)
  wire \m_wp_err$89 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:133" *)
  wire \m_wp_err$90 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:133" *)
  wire \m_wp_err$91 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:133" *)
  wire \m_wp_err$92 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:133" *)
  wire \m_wp_err$93 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:133" *)
  wire \m_wp_err$94 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:133" *)
  wire \m_wp_err$95 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:133" *)
  wire \m_wp_err$96 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:236" *)
  output m_wp_rdy;
  wire m_wp_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:132" *)
  wire \m_wp_rdy$70 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:132" *)
  wire \m_wp_rdy$72 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:132" *)
  wire \m_wp_rdy$74 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:132" *)
  wire \m_wp_rdy$76 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:132" *)
  wire \m_wp_rdy$78 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:132" *)
  wire \m_wp_rdy$80 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:132" *)
  wire \m_wp_rdy$82 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:132" *)
  wire \m_wp_rdy$84 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:132" *)
  wire \m_wp_rdy$86 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:272" *)
  wire mcause_d_select;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:274" *)
  reg mcause_m_select = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:275" *)
  reg mcause_w_select = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:273" *)
  reg mcause_x_select = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:272" *)
  wire mepc_d_select;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:274" *)
  reg mepc_m_select = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:275" *)
  reg mepc_w_select = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:273" *)
  reg mepc_x_select = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:272" *)
  wire mie_d_select;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:274" *)
  reg mie_m_select = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:275" *)
  reg mie_w_select = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:273" *)
  reg mie_x_select = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:272" *)
  wire mip_d_select;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:274" *)
  reg mip_m_select = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:275" *)
  reg mip_w_select = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:273" *)
  reg mip_x_select = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:272" *)
  wire misa_d_select;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:274" *)
  reg misa_m_select = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:275" *)
  reg misa_w_select = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:273" *)
  reg misa_x_select = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:272" *)
  wire mscratch_d_select;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:274" *)
  reg mscratch_m_select = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:275" *)
  reg mscratch_w_select = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:273" *)
  reg mscratch_x_select = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:272" *)
  wire mstatus_d_select;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:274" *)
  reg mstatus_m_select = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:275" *)
  reg mstatus_w_select = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:273" *)
  reg mstatus_x_select = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:272" *)
  wire mtval_d_select;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:274" *)
  reg mtval_m_select = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:275" *)
  reg mtval_w_select = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:273" *)
  reg mtval_x_select = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:272" *)
  wire mtvec_d_select;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:274" *)
  reg mtvec_m_select = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:275" *)
  reg mtvec_w_select = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:273" *)
  reg mtvec_x_select = 1'h0;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:29" *)
  input w_data;
  wire w_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:29" *)
  input \w_data$107 ;
  wire \w_data$107 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:29" *)
  input [29:0] \w_data$119 ;
  wire [29:0] \w_data$119 ;
  (* enum_base_type = "MCAUSE.Code" *)
  (* enum_value_00000000000000000000000000000000 = "FETCH_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000001 = "FETCH_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000000010 = "ILLEGAL_INSTRUCTION" *)
  (* enum_value_00000000000000000000000000000011 = "BREAKPOINT" *)
  (* enum_value_00000000000000000000000000000100 = "LOAD_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000101 = "LOAD_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000000110 = "STORE_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000111 = "STORE_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000001000 = "ECALL_FROM_USER" *)
  (* enum_value_00000000000000000000000000001001 = "ECALL_FROM_SUPERVISOR" *)
  (* enum_value_00000000000000000000000000001011 = "ECALL_FROM_MACHINE" *)
  (* enum_value_00000000000000000000000000001100 = "FETCH_PAGE_FAULT" *)
  (* enum_value_00000000000000000000000000001101 = "LOAD_PAGE_FAULT" *)
  (* enum_value_00000000000000000000000000001111 = "STORE_PAGE_FAULT" *)
  (* enum_value_10000000000000000000000000000001 = "S_SOFTWARE_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000011 = "M_SOFTWARE_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000101 = "S_TIMER_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000111 = "M_TIMER_INTERRUPT" *)
  (* enum_value_10000000000000000000000000001001 = "S_EXTERNAL_INTERRUPT" *)
  (* enum_value_10000000000000000000000000001011 = "M_EXTERNAL_INTERRUPT" *)
  (* enum_value_10000000000000000000000000010000 = "M_FAST_INTERRUPT_0" *)
  (* enum_value_10000000000000000000000000010001 = "M_FAST_INTERRUPT_1" *)
  (* enum_value_10000000000000000000000000010010 = "M_FAST_INTERRUPT_2" *)
  (* enum_value_10000000000000000000000000010011 = "M_FAST_INTERRUPT_3" *)
  (* enum_value_10000000000000000000000000010100 = "M_FAST_INTERRUPT_4" *)
  (* enum_value_10000000000000000000000000010101 = "M_FAST_INTERRUPT_5" *)
  (* enum_value_10000000000000000000000000010110 = "M_FAST_INTERRUPT_6" *)
  (* enum_value_10000000000000000000000000010111 = "M_FAST_INTERRUPT_7" *)
  (* enum_value_10000000000000000000000000011000 = "M_FAST_INTERRUPT_8" *)
  (* enum_value_10000000000000000000000000011001 = "M_FAST_INTERRUPT_9" *)
  (* enum_value_10000000000000000000000000011010 = "M_FAST_INTERRUPT_10" *)
  (* enum_value_10000000000000000000000000011011 = "M_FAST_INTERRUPT_11" *)
  (* enum_value_10000000000000000000000000011100 = "M_FAST_INTERRUPT_12" *)
  (* enum_value_10000000000000000000000000011101 = "M_FAST_INTERRUPT_13" *)
  (* enum_value_10000000000000000000000000011110 = "M_FAST_INTERRUPT_14" *)
  (* enum_value_10000000000000000000000000011111 = "M_FAST_INTERRUPT_15" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:29" *)
  input [31:0] \w_data$122 ;
  wire [31:0] \w_data$122 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:29" *)
  input [31:0] \w_data$124 ;
  wire [31:0] \w_data$124 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:29" *)
  input \w_data$128 ;
  wire \w_data$128 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:29" *)
  input \w_data$132 ;
  wire \w_data$132 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:29" *)
  input \w_data$136 ;
  wire \w_data$136 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:29" *)
  input [15:0] \w_data$140 ;
  wire [15:0] \w_data$140 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  input w_en;
  wire w_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  input \w_en$106 ;
  wire \w_en$106 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  input \w_en$118 ;
  wire \w_en$118 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  input \w_en$121 ;
  wire \w_en$121 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  input \w_en$123 ;
  wire \w_en$123 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  input \w_en$127 ;
  wire \w_en$127 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  wire \w_en$131 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  wire \w_en$135 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  wire \w_en$139 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:135" *)
  input [31:0] w_wp_data;
  wire [31:0] w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:135" *)
  wire [31:0] \w_wp_data$11 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:135" *)
  wire [31:0] \w_wp_data$16 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:135" *)
  wire [31:0] \w_wp_data$21 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:135" *)
  wire [31:0] \w_wp_data$26 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:135" *)
  wire [31:0] \w_wp_data$31 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:135" *)
  wire [31:0] \w_wp_data$36 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:135" *)
  wire [31:0] \w_wp_data$41 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:135" *)
  wire [31:0] \w_wp_data$46 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:240" *)
  wire [31:0] \w_wp_data$5 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:136" *)
  wire w_wp_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:136" *)
  wire \w_wp_en$12 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:136" *)
  wire \w_wp_en$17 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:136" *)
  wire \w_wp_en$22 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:136" *)
  wire \w_wp_en$27 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:136" *)
  wire \w_wp_en$32 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:136" *)
  wire \w_wp_en$37 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:136" *)
  wire \w_wp_en$42 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:136" *)
  wire \w_wp_en$47 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:241" *)
  input \w_wp_en$7 ;
  wire \w_wp_en$7 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  output x_data;
  wire x_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  output \x_data$105 ;
  wire \x_data$105 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  output \x_data$111 ;
  wire \x_data$111 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  output \x_data$112 ;
  wire \x_data$112 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  output \x_data$113 ;
  wire \x_data$113 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  output [15:0] \x_data$114 ;
  wire [15:0] \x_data$114 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  output [29:0] \x_data$116 ;
  wire [29:0] \x_data$116 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  output [29:0] \x_data$117 ;
  wire [29:0] \x_data$117 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  output \x_data$125 ;
  wire \x_data$125 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  output \x_data$129 ;
  wire \x_data$129 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  output \x_data$133 ;
  wire \x_data$133 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  output [15:0] \x_data$137 ;
  wire [15:0] \x_data$137 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:233" *)
  input x_ready;
  wire x_ready;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:232" *)
  output [31:0] x_rp_data;
  wire [31:0] x_rp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:129" *)
  wire [31:0] \x_rp_data$51 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:129" *)
  wire [31:0] \x_rp_data$53 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:129" *)
  wire [31:0] \x_rp_data$55 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:129" *)
  wire [31:0] \x_rp_data$57 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:129" *)
  wire [31:0] \x_rp_data$59 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:129" *)
  wire [31:0] \x_rp_data$61 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:129" *)
  wire [31:0] \x_rp_data$63 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:129" *)
  wire [31:0] \x_rp_data$65 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:129" *)
  wire [31:0] \x_rp_data$67 ;
  assign \$4  = \$2  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:286" *) \$3 ;
  assign \$5  = mie_x_select ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:286" *) \x_rp_data$55  : 32'd0;
  assign \$6  = \$4  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:286" *) \$5 ;
  assign \$7  = mtvec_x_select ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:286" *) \x_rp_data$57  : 32'd0;
  assign \$8  = \$6  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:286" *) \$7 ;
  assign \$9  = mscratch_x_select ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:286" *) \x_rp_data$59  : 32'd0;
  assign \$10  = \$8  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:286" *) \$9 ;
  assign \$11  = mepc_x_select ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:286" *) \x_rp_data$61  : 32'd0;
  assign \$12  = \$10  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:286" *) \$11 ;
  assign \$13  = mcause_x_select ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:286" *) \x_rp_data$63  : 32'd0;
  assign \$14  = \$12  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:286" *) \$13 ;
  assign \$15  = mtval_x_select ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:286" *) \x_rp_data$65  : 32'd0;
  assign \$16  = \$14  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:286" *) \$15 ;
  assign \$17  = mip_x_select ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:286" *) \x_rp_data$67  : 32'd0;
  assign x_rp_data = \$16  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:286" *) \$17 ;
  assign \$18  = mstatus_m_select ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:287" *) \m_wp_rdy$70  : 1'h0;
  assign \$20  = misa_m_select ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:287" *) \m_wp_rdy$72  : 1'h0;
  assign \$21  = \$19  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:287" *) \$20 ;
  assign \$22  = mie_m_select ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:287" *) \m_wp_rdy$74  : 1'h0;
  assign \$23  = \$21  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:287" *) \$22 ;
  assign \$24  = mtvec_m_select ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:287" *) \m_wp_rdy$76  : 1'h0;
  assign \$25  = \$23  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:287" *) \$24 ;
  assign \$26  = mscratch_m_select ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:287" *) \m_wp_rdy$78  : 1'h0;
  assign \$27  = \$25  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:287" *) \$26 ;
  assign \$28  = mepc_m_select ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:287" *) \m_wp_rdy$80  : 1'h0;
  assign \$29  = \$27  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:287" *) \$28 ;
  assign \$30  = mcause_m_select ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:287" *) \m_wp_rdy$82  : 1'h0;
  assign \$31  = \$29  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:287" *) \$30 ;
  assign \$32  = mtval_m_select ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:287" *) \m_wp_rdy$84  : 1'h0;
  assign \$33  = \$31  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:287" *) \$32 ;
  assign \$34  = mip_m_select ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:287" *) \m_wp_rdy$86  : 1'h0;
  assign m_wp_rdy = \$33  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:287" *) \$34 ;
  assign \$47  = mcause_m_select ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:288" *) \m_wp_err$94  : 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:273" *)
  always @(posedge clk)
    mstatus_x_select <= \$52 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:274" *)
  always @(posedge clk)
    mstatus_m_select <= \$53 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:275" *)
  always @(posedge clk)
    mstatus_w_select <= \$54 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:273" *)
  always @(posedge clk)
    misa_x_select <= \$55 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:274" *)
  always @(posedge clk)
    misa_m_select <= \$56 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:275" *)
  always @(posedge clk)
    misa_w_select <= \$57 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:273" *)
  always @(posedge clk)
    mie_x_select <= \$58 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:274" *)
  always @(posedge clk)
    mie_m_select <= \$59 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:275" *)
  always @(posedge clk)
    mie_w_select <= \$60 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:273" *)
  always @(posedge clk)
    mtvec_x_select <= \$61 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:274" *)
  always @(posedge clk)
    mtvec_m_select <= \$62 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:275" *)
  always @(posedge clk)
    mtvec_w_select <= \$63 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:273" *)
  always @(posedge clk)
    mscratch_x_select <= \$64 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:274" *)
  always @(posedge clk)
    mscratch_m_select <= \$65 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:275" *)
  always @(posedge clk)
    mscratch_w_select <= \$66 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:273" *)
  always @(posedge clk)
    mepc_x_select <= \$67 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:274" *)
  always @(posedge clk)
    mepc_m_select <= \$68 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:275" *)
  always @(posedge clk)
    mepc_w_select <= \$69 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:273" *)
  always @(posedge clk)
    mcause_x_select <= \$70 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:274" *)
  always @(posedge clk)
    mcause_m_select <= \$71 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:275" *)
  always @(posedge clk)
    mcause_w_select <= \$72 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:273" *)
  always @(posedge clk)
    mtval_x_select <= \$73 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:274" *)
  always @(posedge clk)
    mtval_m_select <= \$74 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:275" *)
  always @(posedge clk)
    mtval_w_select <= \$75 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:273" *)
  always @(posedge clk)
    mip_x_select <= \$76 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:274" *)
  always @(posedge clk)
    mip_m_select <= \$77 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:275" *)
  always @(posedge clk)
    mip_w_select <= \$78 ;
  assign mstatus_d_select = ! (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:277" *) d_addr;
  assign w_wp_en = \w_wp_en$7  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:293" *) mstatus_w_select;
  assign misa_d_select = d_addr == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:277" *) 1'h1;
  assign \w_wp_en$12  = \w_wp_en$7  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:293" *) misa_w_select;
  assign mie_d_select = d_addr == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:277" *) 3'h4;
  assign \w_wp_en$17  = \w_wp_en$7  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:293" *) mie_w_select;
  assign mtvec_d_select = d_addr == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:277" *) 3'h5;
  assign \w_wp_en$22  = \w_wp_en$7  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:293" *) mtvec_w_select;
  assign mscratch_d_select = d_addr == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:277" *) 7'h40;
  assign \w_wp_en$27  = \w_wp_en$7  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:293" *) mscratch_w_select;
  assign mepc_d_select = d_addr == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:277" *) 7'h41;
  assign \w_wp_en$32  = \w_wp_en$7  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:293" *) mepc_w_select;
  assign mcause_d_select = d_addr == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:277" *) 7'h42;
  assign \w_wp_en$37  = \w_wp_en$7  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:293" *) mcause_w_select;
  assign mtval_d_select = d_addr == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:277" *) 7'h43;
  assign \w_wp_en$42  = \w_wp_en$7  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:293" *) mtval_w_select;
  assign mip_d_select = d_addr == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:277" *) 7'h44;
  assign \w_wp_en$47  = \w_wp_en$7  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:293" *) mip_w_select;
  assign \$1  = mstatus_x_select ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:286" *) \x_rp_data$51  : 32'd0;
  assign \$3  = misa_x_select ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:286" *) \x_rp_data$53  : 32'd0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:270" *)
  \minerva_cpu.exception.csr_bank.mcause  mcause (
    .clk(clk),
    .m_wp_err(\m_wp_err$94 ),
    .m_wp_rdy(\m_wp_rdy$82 ),
    .port__m_wp_data(m_wp_data),
    .port__w_wp_data(w_wp_data),
    .port__w_wp_en(\w_wp_en$37 ),
    .rst(rst),
    .w_data(\w_data$122 ),
    .w_en(\w_en$121 ),
    .x_rp_data(\x_rp_data$63 )
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:270" *)
  \minerva_cpu.exception.csr_bank.mepc  mepc (
    .clk(clk),
    .m_wp_data(m_wp_data),
    .m_wp_rdy(\m_wp_rdy$80 ),
    .port__w_wp_en(\w_wp_en$32 ),
    .port__x_rp_data(\x_data$117 ),
    .rst(rst),
    .w_data(\w_data$119 ),
    .w_en(\w_en$118 ),
    .w_wp_data(w_wp_data),
    .x_rp_data(\x_rp_data$61 )
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:270" *)
  \minerva_cpu.exception.csr_bank.mie  mie (
    .clk(clk),
    .m_wp_data(m_wp_data),
    .m_wp_rdy(\m_wp_rdy$74 ),
    .port__w_wp_en(\w_wp_en$17 ),
    .port__x_rp_data(\x_data$111 ),
    .\port__x_rp_data$12 (\x_data$113 ),
    .\port__x_rp_data$16 (\x_data$114 ),
    .\port__x_rp_data$8 (\x_data$112 ),
    .rst(rst),
    .w_wp_data(w_wp_data),
    .x_rp_data(\x_rp_data$55 )
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:270" *)
  \minerva_cpu.exception.csr_bank.mip  mip (
    .clk(clk),
    .m_wp_data(m_wp_data),
    .m_wp_rdy(\m_wp_rdy$86 ),
    .port__w_wp_en(\w_wp_en$47 ),
    .port__x_rp_data(\x_data$125 ),
    .\port__x_rp_data$12 (\x_data$133 ),
    .\port__x_rp_data$16 (\x_data$137 ),
    .\port__x_rp_data$8 (\x_data$129 ),
    .rst(rst),
    .w_data(\w_data$128 ),
    .\w_data$35 (\w_data$132 ),
    .\w_data$39 (\w_data$136 ),
    .\w_data$43 (\w_data$140 ),
    .w_en(\w_en$127 ),
    .w_wp_data(w_wp_data),
    .x_rp_data(\x_rp_data$67 )
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:270" *)
  \minerva_cpu.exception.csr_bank.misa  misa (
    .clk(clk),
    .m_wp_data(m_wp_data),
    .m_wp_rdy(\m_wp_rdy$72 ),
    .port__w_wp_en(\w_wp_en$12 ),
    .rst(rst),
    .w_wp_data(w_wp_data),
    .x_rp_data(\x_rp_data$53 )
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:270" *)
  \minerva_cpu.exception.csr_bank.mscratch  mscratch (
    .clk(clk),
    .m_wp_rdy(\m_wp_rdy$78 ),
    .port__m_wp_data(m_wp_data),
    .port__w_wp_data(w_wp_data),
    .port__w_wp_en(\w_wp_en$27 ),
    .rst(rst),
    .x_rp_data(\x_rp_data$59 )
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:270" *)
  \minerva_cpu.exception.csr_bank.mstatus  mstatus (
    .clk(clk),
    .m_wp_data(m_wp_data),
    .m_wp_rdy(\m_wp_rdy$70 ),
    .port__w_wp_en(w_wp_en),
    .port__x_rp_data(x_data),
    .\port__x_rp_data$8 (\x_data$105 ),
    .rst(rst),
    .w_data(w_data),
    .\w_data$28 (\w_data$107 ),
    .w_en(w_en),
    .\w_en$27 (\w_en$106 ),
    .w_wp_data(w_wp_data),
    .x_rp_data(\x_rp_data$51 )
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:270" *)
  \minerva_cpu.exception.csr_bank.mtval  mtval (
    .clk(clk),
    .m_wp_rdy(\m_wp_rdy$84 ),
    .port__m_wp_data(m_wp_data),
    .port__w_wp_data(w_wp_data),
    .port__w_wp_en(\w_wp_en$42 ),
    .rst(rst),
    .w_data(\w_data$124 ),
    .w_en(\w_en$123 ),
    .x_rp_data(\x_rp_data$65 )
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:270" *)
  \minerva_cpu.exception.csr_bank.mtvec  mtvec (
    .clk(clk),
    .m_wp_data(m_wp_data),
    .m_wp_rdy(\m_wp_rdy$76 ),
    .port__w_wp_en(\w_wp_en$22 ),
    .\port__x_rp_data$8 (\x_data$116 ),
    .rst(rst),
    .w_wp_data(w_wp_data),
    .x_rp_data(\x_rp_data$57 )
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$11 ) begin end
    \$52  = mstatus_x_select;
    if (d_ready) begin
      \$52  = mstatus_d_select;
    end
    if (rst) begin
      \$52  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$11 ) begin end
    \$53  = mstatus_m_select;
    if (x_ready) begin
      \$53  = mstatus_x_select;
    end
    if (rst) begin
      \$53  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$11 ) begin end
    \$54  = mstatus_w_select;
    if (m_ready) begin
      \$54  = mstatus_m_select;
    end
    if (rst) begin
      \$54  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$11 ) begin end
    \$55  = misa_x_select;
    if (d_ready) begin
      \$55  = misa_d_select;
    end
    if (rst) begin
      \$55  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$11 ) begin end
    \$56  = misa_m_select;
    if (x_ready) begin
      \$56  = misa_x_select;
    end
    if (rst) begin
      \$56  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$11 ) begin end
    \$57  = misa_w_select;
    if (m_ready) begin
      \$57  = misa_m_select;
    end
    if (rst) begin
      \$57  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$11 ) begin end
    \$58  = mie_x_select;
    if (d_ready) begin
      \$58  = mie_d_select;
    end
    if (rst) begin
      \$58  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$11 ) begin end
    \$59  = mie_m_select;
    if (x_ready) begin
      \$59  = mie_x_select;
    end
    if (rst) begin
      \$59  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$11 ) begin end
    \$60  = mie_w_select;
    if (m_ready) begin
      \$60  = mie_m_select;
    end
    if (rst) begin
      \$60  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$11 ) begin end
    \$61  = mtvec_x_select;
    if (d_ready) begin
      \$61  = mtvec_d_select;
    end
    if (rst) begin
      \$61  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$11 ) begin end
    \$62  = mtvec_m_select;
    if (x_ready) begin
      \$62  = mtvec_x_select;
    end
    if (rst) begin
      \$62  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$11 ) begin end
    \$63  = mtvec_w_select;
    if (m_ready) begin
      \$63  = mtvec_m_select;
    end
    if (rst) begin
      \$63  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$11 ) begin end
    \$64  = mscratch_x_select;
    if (d_ready) begin
      \$64  = mscratch_d_select;
    end
    if (rst) begin
      \$64  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$11 ) begin end
    \$65  = mscratch_m_select;
    if (x_ready) begin
      \$65  = mscratch_x_select;
    end
    if (rst) begin
      \$65  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$11 ) begin end
    \$66  = mscratch_w_select;
    if (m_ready) begin
      \$66  = mscratch_m_select;
    end
    if (rst) begin
      \$66  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$11 ) begin end
    \$67  = mepc_x_select;
    if (d_ready) begin
      \$67  = mepc_d_select;
    end
    if (rst) begin
      \$67  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$11 ) begin end
    \$68  = mepc_m_select;
    if (x_ready) begin
      \$68  = mepc_x_select;
    end
    if (rst) begin
      \$68  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$11 ) begin end
    \$69  = mepc_w_select;
    if (m_ready) begin
      \$69  = mepc_m_select;
    end
    if (rst) begin
      \$69  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$11 ) begin end
    \$70  = mcause_x_select;
    if (d_ready) begin
      \$70  = mcause_d_select;
    end
    if (rst) begin
      \$70  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$11 ) begin end
    \$71  = mcause_m_select;
    if (x_ready) begin
      \$71  = mcause_x_select;
    end
    if (rst) begin
      \$71  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$11 ) begin end
    \$72  = mcause_w_select;
    if (m_ready) begin
      \$72  = mcause_m_select;
    end
    if (rst) begin
      \$72  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$11 ) begin end
    \$73  = mtval_x_select;
    if (d_ready) begin
      \$73  = mtval_d_select;
    end
    if (rst) begin
      \$73  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$11 ) begin end
    \$74  = mtval_m_select;
    if (x_ready) begin
      \$74  = mtval_x_select;
    end
    if (rst) begin
      \$74  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$11 ) begin end
    \$75  = mtval_w_select;
    if (m_ready) begin
      \$75  = mtval_m_select;
    end
    if (rst) begin
      \$75  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$11 ) begin end
    \$76  = mip_x_select;
    if (d_ready) begin
      \$76  = mip_d_select;
    end
    if (rst) begin
      \$76  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$11 ) begin end
    \$77  = mip_m_select;
    if (x_ready) begin
      \$77  = mip_x_select;
    end
    if (rst) begin
      \$77  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$11 ) begin end
    \$78  = mip_w_select;
    if (m_ready) begin
      \$78  = mip_m_select;
    end
    if (rst) begin
      \$78  = 1'h0;
    end
  end
  assign \m_wp_data$3  = m_wp_data;
  assign \w_wp_data$5  = w_wp_data;
  assign \m_wp_data$10  = m_wp_data;
  assign \w_wp_data$11  = w_wp_data;
  assign \m_wp_data$15  = m_wp_data;
  assign \w_wp_data$16  = w_wp_data;
  assign \m_wp_data$20  = m_wp_data;
  assign \w_wp_data$21  = w_wp_data;
  assign \m_wp_data$25  = m_wp_data;
  assign \w_wp_data$26  = w_wp_data;
  assign \m_wp_data$30  = m_wp_data;
  assign \w_wp_data$31  = w_wp_data;
  assign \m_wp_data$35  = m_wp_data;
  assign \w_wp_data$36  = w_wp_data;
  assign \m_wp_data$40  = m_wp_data;
  assign \w_wp_data$41  = w_wp_data;
  assign \m_wp_data$45  = m_wp_data;
  assign \w_wp_data$46  = w_wp_data;
  assign \m_wp_err$88  = 1'h0;
  assign \m_wp_err$89  = 1'h0;
  assign \m_wp_err$90  = 1'h0;
  assign \m_wp_err$91  = 1'h0;
  assign \m_wp_err$92  = 1'h0;
  assign \m_wp_err$93  = 1'h0;
  assign \m_wp_err$95  = 1'h0;
  assign \m_wp_err$96  = 1'h0;
  assign m_rdy = 1'h0;
  assign \m_rdy$109  = 1'h0;
  assign \m_rdy$110  = 1'h0;
  assign \m_rdy$115  = 1'h0;
  assign \m_rdy$120  = 1'h0;
  assign \m_rdy$126  = 1'h0;
  assign \m_rdy$130  = 1'h0;
  assign \w_en$131  = \w_en$127 ;
  assign \m_rdy$134  = 1'h0;
  assign \w_en$135  = \w_en$127 ;
  assign \m_rdy$138  = 1'h0;
  assign \w_en$139  = \w_en$127 ;
  assign \$2  = \$1 ;
  assign \$19  = \$18 ;
  assign \$35  = 1'h0;
  assign \$36  = 1'h0;
  assign \$37  = 1'h0;
  assign \$38  = 1'h0;
  assign \$39  = 1'h0;
  assign \$40  = 1'h0;
  assign \$41  = 1'h0;
  assign \$42  = 1'h0;
  assign \$43  = 1'h0;
  assign \$44  = 1'h0;
  assign \$45  = 1'h0;
  assign \$46  = 1'h0;
  assign \$48  = \$47 ;
  assign \$49  = 1'h0;
  assign \$50  = \$47 ;
  assign \$51  = 1'h0;
  assign m_wp_err = \$47 ;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:189" *)
(* generator = "Amaranth" *)
module \minerva_cpu.exception.csr_bank.mcause (rst, w_en, port__w_wp_en, m_wp_rdy, m_wp_err, port__m_wp_data, port__w_wp_data, w_data, x_rp_data, clk);
  wire \$1 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire m_rdy;
  (* enum_base_type = "MCAUSE.Code" *)
  (* enum_value_00000000000000000000000000000000 = "FETCH_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000001 = "FETCH_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000000010 = "ILLEGAL_INSTRUCTION" *)
  (* enum_value_00000000000000000000000000000011 = "BREAKPOINT" *)
  (* enum_value_00000000000000000000000000000100 = "LOAD_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000101 = "LOAD_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000000110 = "STORE_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000111 = "STORE_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000001000 = "ECALL_FROM_USER" *)
  (* enum_value_00000000000000000000000000001001 = "ECALL_FROM_SUPERVISOR" *)
  (* enum_value_00000000000000000000000000001011 = "ECALL_FROM_MACHINE" *)
  (* enum_value_00000000000000000000000000001100 = "FETCH_PAGE_FAULT" *)
  (* enum_value_00000000000000000000000000001101 = "LOAD_PAGE_FAULT" *)
  (* enum_value_00000000000000000000000000001111 = "STORE_PAGE_FAULT" *)
  (* enum_value_10000000000000000000000000000001 = "S_SOFTWARE_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000011 = "M_SOFTWARE_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000101 = "S_TIMER_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000111 = "M_TIMER_INTERRUPT" *)
  (* enum_value_10000000000000000000000000001001 = "S_EXTERNAL_INTERRUPT" *)
  (* enum_value_10000000000000000000000000001011 = "M_EXTERNAL_INTERRUPT" *)
  (* enum_value_10000000000000000000000000010000 = "M_FAST_INTERRUPT_0" *)
  (* enum_value_10000000000000000000000000010001 = "M_FAST_INTERRUPT_1" *)
  (* enum_value_10000000000000000000000000010010 = "M_FAST_INTERRUPT_2" *)
  (* enum_value_10000000000000000000000000010011 = "M_FAST_INTERRUPT_3" *)
  (* enum_value_10000000000000000000000000010100 = "M_FAST_INTERRUPT_4" *)
  (* enum_value_10000000000000000000000000010101 = "M_FAST_INTERRUPT_5" *)
  (* enum_value_10000000000000000000000000010110 = "M_FAST_INTERRUPT_6" *)
  (* enum_value_10000000000000000000000000010111 = "M_FAST_INTERRUPT_7" *)
  (* enum_value_10000000000000000000000000011000 = "M_FAST_INTERRUPT_8" *)
  (* enum_value_10000000000000000000000000011001 = "M_FAST_INTERRUPT_9" *)
  (* enum_value_10000000000000000000000000011010 = "M_FAST_INTERRUPT_10" *)
  (* enum_value_10000000000000000000000000011011 = "M_FAST_INTERRUPT_11" *)
  (* enum_value_10000000000000000000000000011100 = "M_FAST_INTERRUPT_12" *)
  (* enum_value_10000000000000000000000000011101 = "M_FAST_INTERRUPT_13" *)
  (* enum_value_10000000000000000000000000011110 = "M_FAST_INTERRUPT_14" *)
  (* enum_value_10000000000000000000000000011111 = "M_FAST_INTERRUPT_15" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:131" *)
  wire [31:0] m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:133" *)
  output m_wp_err;
  wire m_wp_err;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:132" *)
  output m_wp_rdy;
  wire m_wp_rdy;
  (* enum_base_type = "MCAUSE.Code" *)
  (* enum_value_00000000000000000000000000000000 = "FETCH_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000001 = "FETCH_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000000010 = "ILLEGAL_INSTRUCTION" *)
  (* enum_value_00000000000000000000000000000011 = "BREAKPOINT" *)
  (* enum_value_00000000000000000000000000000100 = "LOAD_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000101 = "LOAD_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000000110 = "STORE_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000111 = "STORE_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000001000 = "ECALL_FROM_USER" *)
  (* enum_value_00000000000000000000000000001001 = "ECALL_FROM_SUPERVISOR" *)
  (* enum_value_00000000000000000000000000001011 = "ECALL_FROM_MACHINE" *)
  (* enum_value_00000000000000000000000000001100 = "FETCH_PAGE_FAULT" *)
  (* enum_value_00000000000000000000000000001101 = "LOAD_PAGE_FAULT" *)
  (* enum_value_00000000000000000000000000001111 = "STORE_PAGE_FAULT" *)
  (* enum_value_10000000000000000000000000000001 = "S_SOFTWARE_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000011 = "M_SOFTWARE_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000101 = "S_TIMER_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000111 = "M_TIMER_INTERRUPT" *)
  (* enum_value_10000000000000000000000000001001 = "S_EXTERNAL_INTERRUPT" *)
  (* enum_value_10000000000000000000000000001011 = "M_EXTERNAL_INTERRUPT" *)
  (* enum_value_10000000000000000000000000010000 = "M_FAST_INTERRUPT_0" *)
  (* enum_value_10000000000000000000000000010001 = "M_FAST_INTERRUPT_1" *)
  (* enum_value_10000000000000000000000000010010 = "M_FAST_INTERRUPT_2" *)
  (* enum_value_10000000000000000000000000010011 = "M_FAST_INTERRUPT_3" *)
  (* enum_value_10000000000000000000000000010100 = "M_FAST_INTERRUPT_4" *)
  (* enum_value_10000000000000000000000000010101 = "M_FAST_INTERRUPT_5" *)
  (* enum_value_10000000000000000000000000010110 = "M_FAST_INTERRUPT_6" *)
  (* enum_value_10000000000000000000000000010111 = "M_FAST_INTERRUPT_7" *)
  (* enum_value_10000000000000000000000000011000 = "M_FAST_INTERRUPT_8" *)
  (* enum_value_10000000000000000000000000011001 = "M_FAST_INTERRUPT_9" *)
  (* enum_value_10000000000000000000000000011010 = "M_FAST_INTERRUPT_10" *)
  (* enum_value_10000000000000000000000000011011 = "M_FAST_INTERRUPT_11" *)
  (* enum_value_10000000000000000000000000011100 = "M_FAST_INTERRUPT_12" *)
  (* enum_value_10000000000000000000000000011101 = "M_FAST_INTERRUPT_13" *)
  (* enum_value_10000000000000000000000000011110 = "M_FAST_INTERRUPT_14" *)
  (* enum_value_10000000000000000000000000011111 = "M_FAST_INTERRUPT_15" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:131" *)
  input [31:0] port__m_wp_data;
  wire [31:0] port__m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:33" *)
  wire port__m_wp_rdy;
  (* enum_base_type = "MCAUSE.Code" *)
  (* enum_value_00000000000000000000000000000000 = "FETCH_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000001 = "FETCH_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000000010 = "ILLEGAL_INSTRUCTION" *)
  (* enum_value_00000000000000000000000000000011 = "BREAKPOINT" *)
  (* enum_value_00000000000000000000000000000100 = "LOAD_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000101 = "LOAD_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000000110 = "STORE_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000111 = "STORE_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000001000 = "ECALL_FROM_USER" *)
  (* enum_value_00000000000000000000000000001001 = "ECALL_FROM_SUPERVISOR" *)
  (* enum_value_00000000000000000000000000001011 = "ECALL_FROM_MACHINE" *)
  (* enum_value_00000000000000000000000000001100 = "FETCH_PAGE_FAULT" *)
  (* enum_value_00000000000000000000000000001101 = "LOAD_PAGE_FAULT" *)
  (* enum_value_00000000000000000000000000001111 = "STORE_PAGE_FAULT" *)
  (* enum_value_10000000000000000000000000000001 = "S_SOFTWARE_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000011 = "M_SOFTWARE_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000101 = "S_TIMER_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000111 = "M_TIMER_INTERRUPT" *)
  (* enum_value_10000000000000000000000000001001 = "S_EXTERNAL_INTERRUPT" *)
  (* enum_value_10000000000000000000000000001011 = "M_EXTERNAL_INTERRUPT" *)
  (* enum_value_10000000000000000000000000010000 = "M_FAST_INTERRUPT_0" *)
  (* enum_value_10000000000000000000000000010001 = "M_FAST_INTERRUPT_1" *)
  (* enum_value_10000000000000000000000000010010 = "M_FAST_INTERRUPT_2" *)
  (* enum_value_10000000000000000000000000010011 = "M_FAST_INTERRUPT_3" *)
  (* enum_value_10000000000000000000000000010100 = "M_FAST_INTERRUPT_4" *)
  (* enum_value_10000000000000000000000000010101 = "M_FAST_INTERRUPT_5" *)
  (* enum_value_10000000000000000000000000010110 = "M_FAST_INTERRUPT_6" *)
  (* enum_value_10000000000000000000000000010111 = "M_FAST_INTERRUPT_7" *)
  (* enum_value_10000000000000000000000000011000 = "M_FAST_INTERRUPT_8" *)
  (* enum_value_10000000000000000000000000011001 = "M_FAST_INTERRUPT_9" *)
  (* enum_value_10000000000000000000000000011010 = "M_FAST_INTERRUPT_10" *)
  (* enum_value_10000000000000000000000000011011 = "M_FAST_INTERRUPT_11" *)
  (* enum_value_10000000000000000000000000011100 = "M_FAST_INTERRUPT_12" *)
  (* enum_value_10000000000000000000000000011101 = "M_FAST_INTERRUPT_13" *)
  (* enum_value_10000000000000000000000000011110 = "M_FAST_INTERRUPT_14" *)
  (* enum_value_10000000000000000000000000011111 = "M_FAST_INTERRUPT_15" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:135" *)
  input [31:0] port__w_wp_data;
  wire [31:0] port__w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:136" *)
  input port__w_wp_en;
  wire port__w_wp_en;
  (* enum_base_type = "MCAUSE.Code" *)
  (* enum_value_00000000000000000000000000000000 = "FETCH_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000001 = "FETCH_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000000010 = "ILLEGAL_INSTRUCTION" *)
  (* enum_value_00000000000000000000000000000011 = "BREAKPOINT" *)
  (* enum_value_00000000000000000000000000000100 = "LOAD_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000101 = "LOAD_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000000110 = "STORE_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000111 = "STORE_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000001000 = "ECALL_FROM_USER" *)
  (* enum_value_00000000000000000000000000001001 = "ECALL_FROM_SUPERVISOR" *)
  (* enum_value_00000000000000000000000000001011 = "ECALL_FROM_MACHINE" *)
  (* enum_value_00000000000000000000000000001100 = "FETCH_PAGE_FAULT" *)
  (* enum_value_00000000000000000000000000001101 = "LOAD_PAGE_FAULT" *)
  (* enum_value_00000000000000000000000000001111 = "STORE_PAGE_FAULT" *)
  (* enum_value_10000000000000000000000000000001 = "S_SOFTWARE_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000011 = "M_SOFTWARE_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000101 = "S_TIMER_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000111 = "M_TIMER_INTERRUPT" *)
  (* enum_value_10000000000000000000000000001001 = "S_EXTERNAL_INTERRUPT" *)
  (* enum_value_10000000000000000000000000001011 = "M_EXTERNAL_INTERRUPT" *)
  (* enum_value_10000000000000000000000000010000 = "M_FAST_INTERRUPT_0" *)
  (* enum_value_10000000000000000000000000010001 = "M_FAST_INTERRUPT_1" *)
  (* enum_value_10000000000000000000000000010010 = "M_FAST_INTERRUPT_2" *)
  (* enum_value_10000000000000000000000000010011 = "M_FAST_INTERRUPT_3" *)
  (* enum_value_10000000000000000000000000010100 = "M_FAST_INTERRUPT_4" *)
  (* enum_value_10000000000000000000000000010101 = "M_FAST_INTERRUPT_5" *)
  (* enum_value_10000000000000000000000000010110 = "M_FAST_INTERRUPT_6" *)
  (* enum_value_10000000000000000000000000010111 = "M_FAST_INTERRUPT_7" *)
  (* enum_value_10000000000000000000000000011000 = "M_FAST_INTERRUPT_8" *)
  (* enum_value_10000000000000000000000000011001 = "M_FAST_INTERRUPT_9" *)
  (* enum_value_10000000000000000000000000011010 = "M_FAST_INTERRUPT_10" *)
  (* enum_value_10000000000000000000000000011011 = "M_FAST_INTERRUPT_11" *)
  (* enum_value_10000000000000000000000000011100 = "M_FAST_INTERRUPT_12" *)
  (* enum_value_10000000000000000000000000011101 = "M_FAST_INTERRUPT_13" *)
  (* enum_value_10000000000000000000000000011110 = "M_FAST_INTERRUPT_14" *)
  (* enum_value_10000000000000000000000000011111 = "M_FAST_INTERRUPT_15" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:30" *)
  wire [31:0] port__x_rp_data;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* enum_base_type = "MCAUSE.Code" *)
  (* enum_value_00000000000000000000000000000000 = "FETCH_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000001 = "FETCH_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000000010 = "ILLEGAL_INSTRUCTION" *)
  (* enum_value_00000000000000000000000000000011 = "BREAKPOINT" *)
  (* enum_value_00000000000000000000000000000100 = "LOAD_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000101 = "LOAD_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000000110 = "STORE_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000111 = "STORE_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000001000 = "ECALL_FROM_USER" *)
  (* enum_value_00000000000000000000000000001001 = "ECALL_FROM_SUPERVISOR" *)
  (* enum_value_00000000000000000000000000001011 = "ECALL_FROM_MACHINE" *)
  (* enum_value_00000000000000000000000000001100 = "FETCH_PAGE_FAULT" *)
  (* enum_value_00000000000000000000000000001101 = "LOAD_PAGE_FAULT" *)
  (* enum_value_00000000000000000000000000001111 = "STORE_PAGE_FAULT" *)
  (* enum_value_10000000000000000000000000000001 = "S_SOFTWARE_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000011 = "M_SOFTWARE_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000101 = "S_TIMER_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000111 = "M_TIMER_INTERRUPT" *)
  (* enum_value_10000000000000000000000000001001 = "S_EXTERNAL_INTERRUPT" *)
  (* enum_value_10000000000000000000000000001011 = "M_EXTERNAL_INTERRUPT" *)
  (* enum_value_10000000000000000000000000010000 = "M_FAST_INTERRUPT_0" *)
  (* enum_value_10000000000000000000000000010001 = "M_FAST_INTERRUPT_1" *)
  (* enum_value_10000000000000000000000000010010 = "M_FAST_INTERRUPT_2" *)
  (* enum_value_10000000000000000000000000010011 = "M_FAST_INTERRUPT_3" *)
  (* enum_value_10000000000000000000000000010100 = "M_FAST_INTERRUPT_4" *)
  (* enum_value_10000000000000000000000000010101 = "M_FAST_INTERRUPT_5" *)
  (* enum_value_10000000000000000000000000010110 = "M_FAST_INTERRUPT_6" *)
  (* enum_value_10000000000000000000000000010111 = "M_FAST_INTERRUPT_7" *)
  (* enum_value_10000000000000000000000000011000 = "M_FAST_INTERRUPT_8" *)
  (* enum_value_10000000000000000000000000011001 = "M_FAST_INTERRUPT_9" *)
  (* enum_value_10000000000000000000000000011010 = "M_FAST_INTERRUPT_10" *)
  (* enum_value_10000000000000000000000000011011 = "M_FAST_INTERRUPT_11" *)
  (* enum_value_10000000000000000000000000011100 = "M_FAST_INTERRUPT_12" *)
  (* enum_value_10000000000000000000000000011101 = "M_FAST_INTERRUPT_13" *)
  (* enum_value_10000000000000000000000000011110 = "M_FAST_INTERRUPT_14" *)
  (* enum_value_10000000000000000000000000011111 = "M_FAST_INTERRUPT_15" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:29" *)
  input [31:0] w_data;
  wire [31:0] w_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  input w_en;
  wire w_en;
  (* enum_base_type = "MCAUSE.Code" *)
  (* enum_value_00000000000000000000000000000000 = "FETCH_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000001 = "FETCH_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000000010 = "ILLEGAL_INSTRUCTION" *)
  (* enum_value_00000000000000000000000000000011 = "BREAKPOINT" *)
  (* enum_value_00000000000000000000000000000100 = "LOAD_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000101 = "LOAD_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000000110 = "STORE_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000111 = "STORE_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000001000 = "ECALL_FROM_USER" *)
  (* enum_value_00000000000000000000000000001001 = "ECALL_FROM_SUPERVISOR" *)
  (* enum_value_00000000000000000000000000001011 = "ECALL_FROM_MACHINE" *)
  (* enum_value_00000000000000000000000000001100 = "FETCH_PAGE_FAULT" *)
  (* enum_value_00000000000000000000000000001101 = "LOAD_PAGE_FAULT" *)
  (* enum_value_00000000000000000000000000001111 = "STORE_PAGE_FAULT" *)
  (* enum_value_10000000000000000000000000000001 = "S_SOFTWARE_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000011 = "M_SOFTWARE_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000101 = "S_TIMER_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000111 = "M_TIMER_INTERRUPT" *)
  (* enum_value_10000000000000000000000000001001 = "S_EXTERNAL_INTERRUPT" *)
  (* enum_value_10000000000000000000000000001011 = "M_EXTERNAL_INTERRUPT" *)
  (* enum_value_10000000000000000000000000010000 = "M_FAST_INTERRUPT_0" *)
  (* enum_value_10000000000000000000000000010001 = "M_FAST_INTERRUPT_1" *)
  (* enum_value_10000000000000000000000000010010 = "M_FAST_INTERRUPT_2" *)
  (* enum_value_10000000000000000000000000010011 = "M_FAST_INTERRUPT_3" *)
  (* enum_value_10000000000000000000000000010100 = "M_FAST_INTERRUPT_4" *)
  (* enum_value_10000000000000000000000000010101 = "M_FAST_INTERRUPT_5" *)
  (* enum_value_10000000000000000000000000010110 = "M_FAST_INTERRUPT_6" *)
  (* enum_value_10000000000000000000000000010111 = "M_FAST_INTERRUPT_7" *)
  (* enum_value_10000000000000000000000000011000 = "M_FAST_INTERRUPT_8" *)
  (* enum_value_10000000000000000000000000011001 = "M_FAST_INTERRUPT_9" *)
  (* enum_value_10000000000000000000000000011010 = "M_FAST_INTERRUPT_10" *)
  (* enum_value_10000000000000000000000000011011 = "M_FAST_INTERRUPT_11" *)
  (* enum_value_10000000000000000000000000011100 = "M_FAST_INTERRUPT_12" *)
  (* enum_value_10000000000000000000000000011101 = "M_FAST_INTERRUPT_13" *)
  (* enum_value_10000000000000000000000000011110 = "M_FAST_INTERRUPT_14" *)
  (* enum_value_10000000000000000000000000011111 = "M_FAST_INTERRUPT_15" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:135" *)
  wire [31:0] w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:136" *)
  wire w_wp_en;
  (* enum_base_type = "MCAUSE.Code" *)
  (* enum_value_00000000000000000000000000000000 = "FETCH_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000001 = "FETCH_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000000010 = "ILLEGAL_INSTRUCTION" *)
  (* enum_value_00000000000000000000000000000011 = "BREAKPOINT" *)
  (* enum_value_00000000000000000000000000000100 = "LOAD_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000101 = "LOAD_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000000110 = "STORE_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000111 = "STORE_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000001000 = "ECALL_FROM_USER" *)
  (* enum_value_00000000000000000000000000001001 = "ECALL_FROM_SUPERVISOR" *)
  (* enum_value_00000000000000000000000000001011 = "ECALL_FROM_MACHINE" *)
  (* enum_value_00000000000000000000000000001100 = "FETCH_PAGE_FAULT" *)
  (* enum_value_00000000000000000000000000001101 = "LOAD_PAGE_FAULT" *)
  (* enum_value_00000000000000000000000000001111 = "STORE_PAGE_FAULT" *)
  (* enum_value_10000000000000000000000000000001 = "S_SOFTWARE_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000011 = "M_SOFTWARE_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000101 = "S_TIMER_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000111 = "M_TIMER_INTERRUPT" *)
  (* enum_value_10000000000000000000000000001001 = "S_EXTERNAL_INTERRUPT" *)
  (* enum_value_10000000000000000000000000001011 = "M_EXTERNAL_INTERRUPT" *)
  (* enum_value_10000000000000000000000000010000 = "M_FAST_INTERRUPT_0" *)
  (* enum_value_10000000000000000000000000010001 = "M_FAST_INTERRUPT_1" *)
  (* enum_value_10000000000000000000000000010010 = "M_FAST_INTERRUPT_2" *)
  (* enum_value_10000000000000000000000000010011 = "M_FAST_INTERRUPT_3" *)
  (* enum_value_10000000000000000000000000010100 = "M_FAST_INTERRUPT_4" *)
  (* enum_value_10000000000000000000000000010101 = "M_FAST_INTERRUPT_5" *)
  (* enum_value_10000000000000000000000000010110 = "M_FAST_INTERRUPT_6" *)
  (* enum_value_10000000000000000000000000010111 = "M_FAST_INTERRUPT_7" *)
  (* enum_value_10000000000000000000000000011000 = "M_FAST_INTERRUPT_8" *)
  (* enum_value_10000000000000000000000000011001 = "M_FAST_INTERRUPT_9" *)
  (* enum_value_10000000000000000000000000011010 = "M_FAST_INTERRUPT_10" *)
  (* enum_value_10000000000000000000000000011011 = "M_FAST_INTERRUPT_11" *)
  (* enum_value_10000000000000000000000000011100 = "M_FAST_INTERRUPT_12" *)
  (* enum_value_10000000000000000000000000011101 = "M_FAST_INTERRUPT_13" *)
  (* enum_value_10000000000000000000000000011110 = "M_FAST_INTERRUPT_14" *)
  (* enum_value_10000000000000000000000000011111 = "M_FAST_INTERRUPT_15" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:30" *)
  output [31:0] x_rp_data;
  wire [31:0] x_rp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:199" *)
  \minerva_cpu.exception.csr_bank.mcause.$field  \$field  (
    .clk(clk),
    .m_data(port__m_wp_data),
    .port__w_wp_data(port__w_wp_data),
    .port__w_wp_en(port__w_wp_en),
    .rst(rst),
    .w_data(w_data),
    .w_en(w_en),
    .x_data(x_rp_data)
  );
  assign port__x_rp_data = x_rp_data;
  assign m_wp_data = port__m_wp_data;
  assign w_wp_data = port__w_wp_data;
  assign w_wp_en = port__w_wp_en;
  assign port__m_wp_rdy = 1'h0;
  assign m_rdy = 1'h0;
  assign m_wp_rdy = 1'h0;
  assign \$1  = 1'h1;
  assign m_wp_err = 1'h1;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:46" *)
(* generator = "Amaranth" *)
module \minerva_cpu.exception.csr_bank.mcause.$field (rst, w_en, port__w_wp_en, m_data, port__w_wp_data, w_data, x_data, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$12  = 0;
  reg [31:0] \$1 ;
  (* enum_base_type = "MCAUSE.Code" *)
  (* enum_value_00000000000000000000000000000000 = "FETCH_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000001 = "FETCH_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000000010 = "ILLEGAL_INSTRUCTION" *)
  (* enum_value_00000000000000000000000000000011 = "BREAKPOINT" *)
  (* enum_value_00000000000000000000000000000100 = "LOAD_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000101 = "LOAD_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000000110 = "STORE_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000111 = "STORE_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000001000 = "ECALL_FROM_USER" *)
  (* enum_value_00000000000000000000000000001001 = "ECALL_FROM_SUPERVISOR" *)
  (* enum_value_00000000000000000000000000001011 = "ECALL_FROM_MACHINE" *)
  (* enum_value_00000000000000000000000000001100 = "FETCH_PAGE_FAULT" *)
  (* enum_value_00000000000000000000000000001101 = "LOAD_PAGE_FAULT" *)
  (* enum_value_00000000000000000000000000001111 = "STORE_PAGE_FAULT" *)
  (* enum_value_10000000000000000000000000000001 = "S_SOFTWARE_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000011 = "M_SOFTWARE_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000101 = "S_TIMER_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000111 = "M_TIMER_INTERRUPT" *)
  (* enum_value_10000000000000000000000000001001 = "S_EXTERNAL_INTERRUPT" *)
  (* enum_value_10000000000000000000000000001011 = "M_EXTERNAL_INTERRUPT" *)
  (* enum_value_10000000000000000000000000010000 = "M_FAST_INTERRUPT_0" *)
  (* enum_value_10000000000000000000000000010001 = "M_FAST_INTERRUPT_1" *)
  (* enum_value_10000000000000000000000000010010 = "M_FAST_INTERRUPT_2" *)
  (* enum_value_10000000000000000000000000010011 = "M_FAST_INTERRUPT_3" *)
  (* enum_value_10000000000000000000000000010100 = "M_FAST_INTERRUPT_4" *)
  (* enum_value_10000000000000000000000000010101 = "M_FAST_INTERRUPT_5" *)
  (* enum_value_10000000000000000000000000010110 = "M_FAST_INTERRUPT_6" *)
  (* enum_value_10000000000000000000000000010111 = "M_FAST_INTERRUPT_7" *)
  (* enum_value_10000000000000000000000000011000 = "M_FAST_INTERRUPT_8" *)
  (* enum_value_10000000000000000000000000011001 = "M_FAST_INTERRUPT_9" *)
  (* enum_value_10000000000000000000000000011010 = "M_FAST_INTERRUPT_10" *)
  (* enum_value_10000000000000000000000000011011 = "M_FAST_INTERRUPT_11" *)
  (* enum_value_10000000000000000000000000011100 = "M_FAST_INTERRUPT_12" *)
  (* enum_value_10000000000000000000000000011101 = "M_FAST_INTERRUPT_13" *)
  (* enum_value_10000000000000000000000000011110 = "M_FAST_INTERRUPT_14" *)
  (* enum_value_10000000000000000000000000011111 = "M_FAST_INTERRUPT_15" *)
  (* init = 32'd0 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:20" *)
  wire [31:0] _storage;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* enum_base_type = "MCAUSE.Code" *)
  (* enum_value_00000000000000000000000000000000 = "FETCH_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000001 = "FETCH_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000000010 = "ILLEGAL_INSTRUCTION" *)
  (* enum_value_00000000000000000000000000000011 = "BREAKPOINT" *)
  (* enum_value_00000000000000000000000000000100 = "LOAD_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000101 = "LOAD_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000000110 = "STORE_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000111 = "STORE_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000001000 = "ECALL_FROM_USER" *)
  (* enum_value_00000000000000000000000000001001 = "ECALL_FROM_SUPERVISOR" *)
  (* enum_value_00000000000000000000000000001011 = "ECALL_FROM_MACHINE" *)
  (* enum_value_00000000000000000000000000001100 = "FETCH_PAGE_FAULT" *)
  (* enum_value_00000000000000000000000000001101 = "LOAD_PAGE_FAULT" *)
  (* enum_value_00000000000000000000000000001111 = "STORE_PAGE_FAULT" *)
  (* enum_value_10000000000000000000000000000001 = "S_SOFTWARE_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000011 = "M_SOFTWARE_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000101 = "S_TIMER_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000111 = "M_TIMER_INTERRUPT" *)
  (* enum_value_10000000000000000000000000001001 = "S_EXTERNAL_INTERRUPT" *)
  (* enum_value_10000000000000000000000000001011 = "M_EXTERNAL_INTERRUPT" *)
  (* enum_value_10000000000000000000000000010000 = "M_FAST_INTERRUPT_0" *)
  (* enum_value_10000000000000000000000000010001 = "M_FAST_INTERRUPT_1" *)
  (* enum_value_10000000000000000000000000010010 = "M_FAST_INTERRUPT_2" *)
  (* enum_value_10000000000000000000000000010011 = "M_FAST_INTERRUPT_3" *)
  (* enum_value_10000000000000000000000000010100 = "M_FAST_INTERRUPT_4" *)
  (* enum_value_10000000000000000000000000010101 = "M_FAST_INTERRUPT_5" *)
  (* enum_value_10000000000000000000000000010110 = "M_FAST_INTERRUPT_6" *)
  (* enum_value_10000000000000000000000000010111 = "M_FAST_INTERRUPT_7" *)
  (* enum_value_10000000000000000000000000011000 = "M_FAST_INTERRUPT_8" *)
  (* enum_value_10000000000000000000000000011001 = "M_FAST_INTERRUPT_9" *)
  (* enum_value_10000000000000000000000000011010 = "M_FAST_INTERRUPT_10" *)
  (* enum_value_10000000000000000000000000011011 = "M_FAST_INTERRUPT_11" *)
  (* enum_value_10000000000000000000000000011100 = "M_FAST_INTERRUPT_12" *)
  (* enum_value_10000000000000000000000000011101 = "M_FAST_INTERRUPT_13" *)
  (* enum_value_10000000000000000000000000011110 = "M_FAST_INTERRUPT_14" *)
  (* enum_value_10000000000000000000000000011111 = "M_FAST_INTERRUPT_15" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  input [31:0] m_data;
  wire [31:0] m_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire m_rdy;
  (* enum_base_type = "MCAUSE.Code" *)
  (* enum_value_00000000000000000000000000000000 = "FETCH_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000001 = "FETCH_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000000010 = "ILLEGAL_INSTRUCTION" *)
  (* enum_value_00000000000000000000000000000011 = "BREAKPOINT" *)
  (* enum_value_00000000000000000000000000000100 = "LOAD_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000101 = "LOAD_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000000110 = "STORE_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000111 = "STORE_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000001000 = "ECALL_FROM_USER" *)
  (* enum_value_00000000000000000000000000001001 = "ECALL_FROM_SUPERVISOR" *)
  (* enum_value_00000000000000000000000000001011 = "ECALL_FROM_MACHINE" *)
  (* enum_value_00000000000000000000000000001100 = "FETCH_PAGE_FAULT" *)
  (* enum_value_00000000000000000000000000001101 = "LOAD_PAGE_FAULT" *)
  (* enum_value_00000000000000000000000000001111 = "STORE_PAGE_FAULT" *)
  (* enum_value_10000000000000000000000000000001 = "S_SOFTWARE_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000011 = "M_SOFTWARE_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000101 = "S_TIMER_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000111 = "M_TIMER_INTERRUPT" *)
  (* enum_value_10000000000000000000000000001001 = "S_EXTERNAL_INTERRUPT" *)
  (* enum_value_10000000000000000000000000001011 = "M_EXTERNAL_INTERRUPT" *)
  (* enum_value_10000000000000000000000000010000 = "M_FAST_INTERRUPT_0" *)
  (* enum_value_10000000000000000000000000010001 = "M_FAST_INTERRUPT_1" *)
  (* enum_value_10000000000000000000000000010010 = "M_FAST_INTERRUPT_2" *)
  (* enum_value_10000000000000000000000000010011 = "M_FAST_INTERRUPT_3" *)
  (* enum_value_10000000000000000000000000010100 = "M_FAST_INTERRUPT_4" *)
  (* enum_value_10000000000000000000000000010101 = "M_FAST_INTERRUPT_5" *)
  (* enum_value_10000000000000000000000000010110 = "M_FAST_INTERRUPT_6" *)
  (* enum_value_10000000000000000000000000010111 = "M_FAST_INTERRUPT_7" *)
  (* enum_value_10000000000000000000000000011000 = "M_FAST_INTERRUPT_8" *)
  (* enum_value_10000000000000000000000000011001 = "M_FAST_INTERRUPT_9" *)
  (* enum_value_10000000000000000000000000011010 = "M_FAST_INTERRUPT_10" *)
  (* enum_value_10000000000000000000000000011011 = "M_FAST_INTERRUPT_11" *)
  (* enum_value_10000000000000000000000000011100 = "M_FAST_INTERRUPT_12" *)
  (* enum_value_10000000000000000000000000011101 = "M_FAST_INTERRUPT_13" *)
  (* enum_value_10000000000000000000000000011110 = "M_FAST_INTERRUPT_14" *)
  (* enum_value_10000000000000000000000000011111 = "M_FAST_INTERRUPT_15" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  wire [31:0] port__m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:33" *)
  wire port__m_wp_rdy;
  (* enum_base_type = "MCAUSE.Code" *)
  (* enum_value_00000000000000000000000000000000 = "FETCH_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000001 = "FETCH_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000000010 = "ILLEGAL_INSTRUCTION" *)
  (* enum_value_00000000000000000000000000000011 = "BREAKPOINT" *)
  (* enum_value_00000000000000000000000000000100 = "LOAD_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000101 = "LOAD_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000000110 = "STORE_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000111 = "STORE_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000001000 = "ECALL_FROM_USER" *)
  (* enum_value_00000000000000000000000000001001 = "ECALL_FROM_SUPERVISOR" *)
  (* enum_value_00000000000000000000000000001011 = "ECALL_FROM_MACHINE" *)
  (* enum_value_00000000000000000000000000001100 = "FETCH_PAGE_FAULT" *)
  (* enum_value_00000000000000000000000000001101 = "LOAD_PAGE_FAULT" *)
  (* enum_value_00000000000000000000000000001111 = "STORE_PAGE_FAULT" *)
  (* enum_value_10000000000000000000000000000001 = "S_SOFTWARE_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000011 = "M_SOFTWARE_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000101 = "S_TIMER_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000111 = "M_TIMER_INTERRUPT" *)
  (* enum_value_10000000000000000000000000001001 = "S_EXTERNAL_INTERRUPT" *)
  (* enum_value_10000000000000000000000000001011 = "M_EXTERNAL_INTERRUPT" *)
  (* enum_value_10000000000000000000000000010000 = "M_FAST_INTERRUPT_0" *)
  (* enum_value_10000000000000000000000000010001 = "M_FAST_INTERRUPT_1" *)
  (* enum_value_10000000000000000000000000010010 = "M_FAST_INTERRUPT_2" *)
  (* enum_value_10000000000000000000000000010011 = "M_FAST_INTERRUPT_3" *)
  (* enum_value_10000000000000000000000000010100 = "M_FAST_INTERRUPT_4" *)
  (* enum_value_10000000000000000000000000010101 = "M_FAST_INTERRUPT_5" *)
  (* enum_value_10000000000000000000000000010110 = "M_FAST_INTERRUPT_6" *)
  (* enum_value_10000000000000000000000000010111 = "M_FAST_INTERRUPT_7" *)
  (* enum_value_10000000000000000000000000011000 = "M_FAST_INTERRUPT_8" *)
  (* enum_value_10000000000000000000000000011001 = "M_FAST_INTERRUPT_9" *)
  (* enum_value_10000000000000000000000000011010 = "M_FAST_INTERRUPT_10" *)
  (* enum_value_10000000000000000000000000011011 = "M_FAST_INTERRUPT_11" *)
  (* enum_value_10000000000000000000000000011100 = "M_FAST_INTERRUPT_12" *)
  (* enum_value_10000000000000000000000000011101 = "M_FAST_INTERRUPT_13" *)
  (* enum_value_10000000000000000000000000011110 = "M_FAST_INTERRUPT_14" *)
  (* enum_value_10000000000000000000000000011111 = "M_FAST_INTERRUPT_15" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:35" *)
  input [31:0] port__w_wp_data;
  wire [31:0] port__w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:36" *)
  input port__w_wp_en;
  wire port__w_wp_en;
  (* enum_base_type = "MCAUSE.Code" *)
  (* enum_value_00000000000000000000000000000000 = "FETCH_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000001 = "FETCH_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000000010 = "ILLEGAL_INSTRUCTION" *)
  (* enum_value_00000000000000000000000000000011 = "BREAKPOINT" *)
  (* enum_value_00000000000000000000000000000100 = "LOAD_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000101 = "LOAD_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000000110 = "STORE_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000111 = "STORE_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000001000 = "ECALL_FROM_USER" *)
  (* enum_value_00000000000000000000000000001001 = "ECALL_FROM_SUPERVISOR" *)
  (* enum_value_00000000000000000000000000001011 = "ECALL_FROM_MACHINE" *)
  (* enum_value_00000000000000000000000000001100 = "FETCH_PAGE_FAULT" *)
  (* enum_value_00000000000000000000000000001101 = "LOAD_PAGE_FAULT" *)
  (* enum_value_00000000000000000000000000001111 = "STORE_PAGE_FAULT" *)
  (* enum_value_10000000000000000000000000000001 = "S_SOFTWARE_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000011 = "M_SOFTWARE_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000101 = "S_TIMER_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000111 = "M_TIMER_INTERRUPT" *)
  (* enum_value_10000000000000000000000000001001 = "S_EXTERNAL_INTERRUPT" *)
  (* enum_value_10000000000000000000000000001011 = "M_EXTERNAL_INTERRUPT" *)
  (* enum_value_10000000000000000000000000010000 = "M_FAST_INTERRUPT_0" *)
  (* enum_value_10000000000000000000000000010001 = "M_FAST_INTERRUPT_1" *)
  (* enum_value_10000000000000000000000000010010 = "M_FAST_INTERRUPT_2" *)
  (* enum_value_10000000000000000000000000010011 = "M_FAST_INTERRUPT_3" *)
  (* enum_value_10000000000000000000000000010100 = "M_FAST_INTERRUPT_4" *)
  (* enum_value_10000000000000000000000000010101 = "M_FAST_INTERRUPT_5" *)
  (* enum_value_10000000000000000000000000010110 = "M_FAST_INTERRUPT_6" *)
  (* enum_value_10000000000000000000000000010111 = "M_FAST_INTERRUPT_7" *)
  (* enum_value_10000000000000000000000000011000 = "M_FAST_INTERRUPT_8" *)
  (* enum_value_10000000000000000000000000011001 = "M_FAST_INTERRUPT_9" *)
  (* enum_value_10000000000000000000000000011010 = "M_FAST_INTERRUPT_10" *)
  (* enum_value_10000000000000000000000000011011 = "M_FAST_INTERRUPT_11" *)
  (* enum_value_10000000000000000000000000011100 = "M_FAST_INTERRUPT_12" *)
  (* enum_value_10000000000000000000000000011101 = "M_FAST_INTERRUPT_13" *)
  (* enum_value_10000000000000000000000000011110 = "M_FAST_INTERRUPT_14" *)
  (* enum_value_10000000000000000000000000011111 = "M_FAST_INTERRUPT_15" *)
  (* init = 32'd0 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:30" *)
  wire [31:0] port__x_rp_data;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* enum_base_type = "MCAUSE.Code" *)
  (* enum_value_00000000000000000000000000000000 = "FETCH_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000001 = "FETCH_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000000010 = "ILLEGAL_INSTRUCTION" *)
  (* enum_value_00000000000000000000000000000011 = "BREAKPOINT" *)
  (* enum_value_00000000000000000000000000000100 = "LOAD_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000101 = "LOAD_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000000110 = "STORE_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000111 = "STORE_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000001000 = "ECALL_FROM_USER" *)
  (* enum_value_00000000000000000000000000001001 = "ECALL_FROM_SUPERVISOR" *)
  (* enum_value_00000000000000000000000000001011 = "ECALL_FROM_MACHINE" *)
  (* enum_value_00000000000000000000000000001100 = "FETCH_PAGE_FAULT" *)
  (* enum_value_00000000000000000000000000001101 = "LOAD_PAGE_FAULT" *)
  (* enum_value_00000000000000000000000000001111 = "STORE_PAGE_FAULT" *)
  (* enum_value_10000000000000000000000000000001 = "S_SOFTWARE_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000011 = "M_SOFTWARE_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000101 = "S_TIMER_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000111 = "M_TIMER_INTERRUPT" *)
  (* enum_value_10000000000000000000000000001001 = "S_EXTERNAL_INTERRUPT" *)
  (* enum_value_10000000000000000000000000001011 = "M_EXTERNAL_INTERRUPT" *)
  (* enum_value_10000000000000000000000000010000 = "M_FAST_INTERRUPT_0" *)
  (* enum_value_10000000000000000000000000010001 = "M_FAST_INTERRUPT_1" *)
  (* enum_value_10000000000000000000000000010010 = "M_FAST_INTERRUPT_2" *)
  (* enum_value_10000000000000000000000000010011 = "M_FAST_INTERRUPT_3" *)
  (* enum_value_10000000000000000000000000010100 = "M_FAST_INTERRUPT_4" *)
  (* enum_value_10000000000000000000000000010101 = "M_FAST_INTERRUPT_5" *)
  (* enum_value_10000000000000000000000000010110 = "M_FAST_INTERRUPT_6" *)
  (* enum_value_10000000000000000000000000010111 = "M_FAST_INTERRUPT_7" *)
  (* enum_value_10000000000000000000000000011000 = "M_FAST_INTERRUPT_8" *)
  (* enum_value_10000000000000000000000000011001 = "M_FAST_INTERRUPT_9" *)
  (* enum_value_10000000000000000000000000011010 = "M_FAST_INTERRUPT_10" *)
  (* enum_value_10000000000000000000000000011011 = "M_FAST_INTERRUPT_11" *)
  (* enum_value_10000000000000000000000000011100 = "M_FAST_INTERRUPT_12" *)
  (* enum_value_10000000000000000000000000011101 = "M_FAST_INTERRUPT_13" *)
  (* enum_value_10000000000000000000000000011110 = "M_FAST_INTERRUPT_14" *)
  (* enum_value_10000000000000000000000000011111 = "M_FAST_INTERRUPT_15" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:29" *)
  input [31:0] w_data;
  wire [31:0] w_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  input w_en;
  wire w_en;
  (* enum_base_type = "MCAUSE.Code" *)
  (* enum_value_00000000000000000000000000000000 = "FETCH_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000001 = "FETCH_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000000010 = "ILLEGAL_INSTRUCTION" *)
  (* enum_value_00000000000000000000000000000011 = "BREAKPOINT" *)
  (* enum_value_00000000000000000000000000000100 = "LOAD_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000101 = "LOAD_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000000110 = "STORE_MISALIGNED" *)
  (* enum_value_00000000000000000000000000000111 = "STORE_ACCESS_FAULT" *)
  (* enum_value_00000000000000000000000000001000 = "ECALL_FROM_USER" *)
  (* enum_value_00000000000000000000000000001001 = "ECALL_FROM_SUPERVISOR" *)
  (* enum_value_00000000000000000000000000001011 = "ECALL_FROM_MACHINE" *)
  (* enum_value_00000000000000000000000000001100 = "FETCH_PAGE_FAULT" *)
  (* enum_value_00000000000000000000000000001101 = "LOAD_PAGE_FAULT" *)
  (* enum_value_00000000000000000000000000001111 = "STORE_PAGE_FAULT" *)
  (* enum_value_10000000000000000000000000000001 = "S_SOFTWARE_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000011 = "M_SOFTWARE_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000101 = "S_TIMER_INTERRUPT" *)
  (* enum_value_10000000000000000000000000000111 = "M_TIMER_INTERRUPT" *)
  (* enum_value_10000000000000000000000000001001 = "S_EXTERNAL_INTERRUPT" *)
  (* enum_value_10000000000000000000000000001011 = "M_EXTERNAL_INTERRUPT" *)
  (* enum_value_10000000000000000000000000010000 = "M_FAST_INTERRUPT_0" *)
  (* enum_value_10000000000000000000000000010001 = "M_FAST_INTERRUPT_1" *)
  (* enum_value_10000000000000000000000000010010 = "M_FAST_INTERRUPT_2" *)
  (* enum_value_10000000000000000000000000010011 = "M_FAST_INTERRUPT_3" *)
  (* enum_value_10000000000000000000000000010100 = "M_FAST_INTERRUPT_4" *)
  (* enum_value_10000000000000000000000000010101 = "M_FAST_INTERRUPT_5" *)
  (* enum_value_10000000000000000000000000010110 = "M_FAST_INTERRUPT_6" *)
  (* enum_value_10000000000000000000000000010111 = "M_FAST_INTERRUPT_7" *)
  (* enum_value_10000000000000000000000000011000 = "M_FAST_INTERRUPT_8" *)
  (* enum_value_10000000000000000000000000011001 = "M_FAST_INTERRUPT_9" *)
  (* enum_value_10000000000000000000000000011010 = "M_FAST_INTERRUPT_10" *)
  (* enum_value_10000000000000000000000000011011 = "M_FAST_INTERRUPT_11" *)
  (* enum_value_10000000000000000000000000011100 = "M_FAST_INTERRUPT_12" *)
  (* enum_value_10000000000000000000000000011101 = "M_FAST_INTERRUPT_13" *)
  (* enum_value_10000000000000000000000000011110 = "M_FAST_INTERRUPT_14" *)
  (* enum_value_10000000000000000000000000011111 = "M_FAST_INTERRUPT_15" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:30" *)
  output [31:0] x_data;
  reg [31:0] x_data = 32'd0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:20" *)
  always @(posedge clk)
    x_data <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$12 ) begin end
    \$1  = x_data;
    if (w_en) begin
      \$1  = w_data;
    end
    if (port__w_wp_en) begin
      \$1  = port__w_wp_data;
    end
    if (rst) begin
      \$1  = 32'd0;
    end
  end
  assign _storage = x_data;
  assign port__x_rp_data = x_data;
  assign port__m_wp_data = m_data;
  assign port__m_wp_rdy = 1'h0;
  assign m_rdy = 1'h0;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:189" *)
(* generator = "Amaranth" *)
module \minerva_cpu.exception.csr_bank.mepc (rst, w_en, port__w_wp_en, m_wp_rdy, m_wp_data, w_data, w_wp_data, x_rp_data, port__x_rp_data, clk);
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:131" *)
  input [31:0] m_wp_data;
  wire [31:0] m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:133" *)
  wire m_wp_err;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:132" *)
  output m_wp_rdy;
  wire m_wp_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  wire [29:0] port__m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:33" *)
  wire port__m_wp_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:35" *)
  wire [29:0] port__w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:136" *)
  input port__w_wp_en;
  wire port__w_wp_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  output [29:0] port__x_rp_data;
  wire [29:0] port__x_rp_data;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:29" *)
  input [29:0] w_data;
  wire [29:0] w_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  input w_en;
  wire w_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:135" *)
  input [31:0] w_wp_data;
  wire [31:0] w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:136" *)
  wire w_wp_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  wire [29:0] x_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:129" *)
  output [31:0] x_rp_data;
  wire [31:0] x_rp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:199" *)
  \minerva_cpu.exception.csr_bank.mepc.base  base (
    .clk(clk),
    .m_data(m_wp_data[31:2]),
    .port__w_wp_data(w_wp_data[31:2]),
    .port__w_wp_en(port__w_wp_en),
    .rst(rst),
    .w_data(w_data),
    .w_en(w_en),
    .x_data(port__x_rp_data)
  );
  assign port__m_wp_data = m_wp_data[31:2];
  assign port__w_wp_data = w_wp_data[31:2];
  assign w_wp_en = port__w_wp_en;
  assign port__m_wp_rdy = 1'h1;
  assign m_wp_err = 1'h0;
  assign x_data = port__x_rp_data;
  assign x_rp_data[31:2] = port__x_rp_data;
  assign x_rp_data[1:0] = 2'h0;
  assign m_wp_rdy = 1'h1;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:46" *)
(* generator = "Amaranth" *)
module \minerva_cpu.exception.csr_bank.mepc.base (rst, w_en, port__w_wp_en, m_data, w_data, port__w_wp_data, x_data, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$13  = 0;
  reg [29:0] \$1 ;
  (* init = 30'h00000000 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:20" *)
  wire [29:0] _storage;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  input [29:0] m_data;
  wire [29:0] m_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire m_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  wire [29:0] port__m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:33" *)
  wire port__m_wp_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:35" *)
  input [29:0] port__w_wp_data;
  wire [29:0] port__w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:36" *)
  input port__w_wp_en;
  wire port__w_wp_en;
  (* init = 30'h00000000 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:30" *)
  wire [29:0] port__x_rp_data;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:29" *)
  input [29:0] w_data;
  wire [29:0] w_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  input w_en;
  wire w_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:30" *)
  output [29:0] x_data;
  reg [29:0] x_data = 30'h00000000;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:20" *)
  always @(posedge clk)
    x_data <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$13 ) begin end
    \$1  = x_data;
    if (w_en) begin
      \$1  = w_data;
    end
    if (port__w_wp_en) begin
      \$1  = port__w_wp_data;
    end
    if (rst) begin
      \$1  = 30'h00000000;
    end
  end
  assign _storage = x_data;
  assign port__x_rp_data = x_data;
  assign port__m_wp_data = m_data;
  assign port__m_wp_rdy = 1'h1;
  assign m_rdy = 1'h1;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:189" *)
(* generator = "Amaranth" *)
module \minerva_cpu.exception.csr_bank.mie (rst, port__w_wp_en, m_wp_rdy, m_wp_data, w_wp_data, x_rp_data, port__x_rp_data, \port__x_rp_data$8 , \port__x_rp_data$12 , \port__x_rp_data$16 , clk);
  wire \$1 ;
  wire \$2 ;
  wire \$3 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:131" *)
  input [31:0] m_wp_data;
  wire [31:0] m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:133" *)
  wire m_wp_err;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:132" *)
  output m_wp_rdy;
  wire m_wp_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  wire port__m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  wire \port__m_wp_data$13 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  wire [15:0] \port__m_wp_data$17 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  wire \port__m_wp_data$9 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:33" *)
  wire port__m_wp_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:33" *)
  wire \port__m_wp_rdy$22 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:33" *)
  wire \port__m_wp_rdy$23 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:33" *)
  wire \port__m_wp_rdy$24 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:35" *)
  wire port__w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:35" *)
  wire \port__w_wp_data$10 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:35" *)
  wire \port__w_wp_data$14 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:35" *)
  wire [15:0] \port__w_wp_data$18 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:36" *)
  input port__w_wp_en;
  wire port__w_wp_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:36" *)
  wire \port__w_wp_en$11 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:36" *)
  wire \port__w_wp_en$15 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:36" *)
  wire \port__w_wp_en$19 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  output port__x_rp_data;
  wire port__x_rp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  output \port__x_rp_data$12 ;
  wire \port__x_rp_data$12 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  output [15:0] \port__x_rp_data$16 ;
  wire [15:0] \port__x_rp_data$16 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  output \port__x_rp_data$8 ;
  wire \port__x_rp_data$8 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:135" *)
  input [31:0] w_wp_data;
  wire [31:0] w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:136" *)
  wire w_wp_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  wire x_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  wire \x_data$29 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  wire \x_data$30 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  wire [15:0] \x_data$31 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:129" *)
  output [31:0] x_rp_data;
  wire [31:0] x_rp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:199" *)
  \minerva_cpu.exception.csr_bank.mie.meie  meie (
    .clk(clk),
    .m_data(m_wp_data[11]),
    .port__w_wp_data(w_wp_data[11]),
    .port__w_wp_en(port__w_wp_en),
    .rst(rst),
    .x_data(\port__x_rp_data$12 )
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:199" *)
  \minerva_cpu.exception.csr_bank.mie.mfie  mfie (
    .clk(clk),
    .m_data(m_wp_data[31:16]),
    .port__w_wp_data(w_wp_data[31:16]),
    .port__w_wp_en(port__w_wp_en),
    .rst(rst),
    .x_data(\port__x_rp_data$16 )
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:199" *)
  \minerva_cpu.exception.csr_bank.mie.msie  msie (
    .clk(clk),
    .m_data(m_wp_data[3]),
    .port__w_wp_data(w_wp_data[3]),
    .port__w_wp_en(port__w_wp_en),
    .rst(rst),
    .x_data(port__x_rp_data)
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:199" *)
  \minerva_cpu.exception.csr_bank.mie.mtie  mtie (
    .clk(clk),
    .m_data(m_wp_data[7]),
    .port__w_wp_data(w_wp_data[7]),
    .port__w_wp_en(port__w_wp_en),
    .rst(rst),
    .x_data(\port__x_rp_data$8 )
  );
  assign port__m_wp_data = m_wp_data[3];
  assign port__w_wp_data = w_wp_data[3];
  assign w_wp_en = port__w_wp_en;
  assign \port__m_wp_data$9  = m_wp_data[7];
  assign \port__w_wp_data$10  = w_wp_data[7];
  assign \port__w_wp_en$11  = port__w_wp_en;
  assign \port__m_wp_data$13  = m_wp_data[11];
  assign \port__w_wp_data$14  = w_wp_data[11];
  assign \port__w_wp_en$15  = port__w_wp_en;
  assign \port__m_wp_data$17  = m_wp_data[31:16];
  assign \port__w_wp_data$18  = w_wp_data[31:16];
  assign \port__w_wp_en$19  = port__w_wp_en;
  assign port__m_wp_rdy = 1'h1;
  assign \port__m_wp_rdy$22  = 1'h1;
  assign \port__m_wp_rdy$23  = 1'h1;
  assign \port__m_wp_rdy$24  = 1'h1;
  assign m_wp_err = 1'h0;
  assign x_data = port__x_rp_data;
  assign \x_data$29  = \port__x_rp_data$8 ;
  assign \x_data$30  = \port__x_rp_data$12 ;
  assign \x_data$31  = \port__x_rp_data$16 ;
  assign x_rp_data[31:16] = \port__x_rp_data$16 ;
  assign x_rp_data[11] = \port__x_rp_data$12 ;
  assign x_rp_data[7] = \port__x_rp_data$8 ;
  assign x_rp_data[3] = port__x_rp_data;
  assign { x_rp_data[15:12], x_rp_data[10:8], x_rp_data[6:4], x_rp_data[2:0] } = 13'h0000;
  assign \$1  = 1'h1;
  assign \$2  = 1'h1;
  assign \$3  = 1'h1;
  assign m_wp_rdy = 1'h1;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:46" *)
(* generator = "Amaranth" *)
module \minerva_cpu.exception.csr_bank.mie.meie (rst, port__w_wp_en, m_data, port__w_wp_data, x_data, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$14  = 0;
  reg \$1 ;
  (* init = 1'h0 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:20" *)
  wire _storage;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  input m_data;
  wire m_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire m_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  wire port__m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:33" *)
  wire port__m_wp_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:35" *)
  input port__w_wp_data;
  wire port__w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:36" *)
  input port__w_wp_en;
  wire port__w_wp_en;
  (* init = 1'h0 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:30" *)
  wire port__x_rp_data;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:29" *)
  wire w_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  wire w_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:30" *)
  output x_data;
  reg x_data = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:20" *)
  always @(posedge clk)
    x_data <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$14 ) begin end
    \$1  = x_data;
    if (port__w_wp_en) begin
      \$1  = port__w_wp_data;
    end
    if (rst) begin
      \$1  = 1'h0;
    end
  end
  assign _storage = x_data;
  assign port__x_rp_data = x_data;
  assign port__m_wp_data = m_data;
  assign port__m_wp_rdy = 1'h1;
  assign m_rdy = 1'h1;
  assign w_en = 1'h0;
  assign w_data = 1'h0;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:46" *)
(* generator = "Amaranth" *)
module \minerva_cpu.exception.csr_bank.mie.mfie (rst, port__w_wp_en, m_data, port__w_wp_data, x_data, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$15  = 0;
  reg [15:0] \$1 ;
  (* init = 16'h0000 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:20" *)
  wire [15:0] _storage;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  input [15:0] m_data;
  wire [15:0] m_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire m_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  wire [15:0] port__m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:33" *)
  wire port__m_wp_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:35" *)
  input [15:0] port__w_wp_data;
  wire [15:0] port__w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:36" *)
  input port__w_wp_en;
  wire port__w_wp_en;
  (* init = 16'h0000 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:30" *)
  wire [15:0] port__x_rp_data;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:29" *)
  wire [15:0] w_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  wire w_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:30" *)
  output [15:0] x_data;
  reg [15:0] x_data = 16'h0000;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:20" *)
  always @(posedge clk)
    x_data <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$15 ) begin end
    \$1  = x_data;
    if (port__w_wp_en) begin
      \$1  = port__w_wp_data;
    end
    if (rst) begin
      \$1  = 16'h0000;
    end
  end
  assign _storage = x_data;
  assign port__x_rp_data = x_data;
  assign port__m_wp_data = m_data;
  assign port__m_wp_rdy = 1'h1;
  assign m_rdy = 1'h1;
  assign w_en = 1'h0;
  assign w_data = 16'h0000;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:46" *)
(* generator = "Amaranth" *)
module \minerva_cpu.exception.csr_bank.mie.msie (rst, port__w_wp_en, m_data, port__w_wp_data, x_data, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$16  = 0;
  reg \$1 ;
  (* init = 1'h0 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:20" *)
  wire _storage;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  input m_data;
  wire m_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire m_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  wire port__m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:33" *)
  wire port__m_wp_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:35" *)
  input port__w_wp_data;
  wire port__w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:36" *)
  input port__w_wp_en;
  wire port__w_wp_en;
  (* init = 1'h0 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:30" *)
  wire port__x_rp_data;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:29" *)
  wire w_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  wire w_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:30" *)
  output x_data;
  reg x_data = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:20" *)
  always @(posedge clk)
    x_data <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$16 ) begin end
    \$1  = x_data;
    if (port__w_wp_en) begin
      \$1  = port__w_wp_data;
    end
    if (rst) begin
      \$1  = 1'h0;
    end
  end
  assign _storage = x_data;
  assign port__x_rp_data = x_data;
  assign port__m_wp_data = m_data;
  assign port__m_wp_rdy = 1'h1;
  assign m_rdy = 1'h1;
  assign w_en = 1'h0;
  assign w_data = 1'h0;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:46" *)
(* generator = "Amaranth" *)
module \minerva_cpu.exception.csr_bank.mie.mtie (rst, port__w_wp_en, m_data, port__w_wp_data, x_data, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$17  = 0;
  reg \$1 ;
  (* init = 1'h0 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:20" *)
  wire _storage;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  input m_data;
  wire m_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire m_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  wire port__m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:33" *)
  wire port__m_wp_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:35" *)
  input port__w_wp_data;
  wire port__w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:36" *)
  input port__w_wp_en;
  wire port__w_wp_en;
  (* init = 1'h0 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:30" *)
  wire port__x_rp_data;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:29" *)
  wire w_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  wire w_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:30" *)
  output x_data;
  reg x_data = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:20" *)
  always @(posedge clk)
    x_data <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$17 ) begin end
    \$1  = x_data;
    if (port__w_wp_en) begin
      \$1  = port__w_wp_data;
    end
    if (rst) begin
      \$1  = 1'h0;
    end
  end
  assign _storage = x_data;
  assign port__x_rp_data = x_data;
  assign port__m_wp_data = m_data;
  assign port__m_wp_rdy = 1'h1;
  assign m_rdy = 1'h1;
  assign w_en = 1'h0;
  assign w_data = 1'h0;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:189" *)
(* generator = "Amaranth" *)
module \minerva_cpu.exception.csr_bank.mip (\w_data$39 , \w_data$35 , w_data, clk, rst, w_en, port__w_wp_en, m_wp_rdy, m_wp_data, w_wp_data, x_rp_data, port__x_rp_data, \port__x_rp_data$8 , \port__x_rp_data$12 , \port__x_rp_data$16 , \w_data$43 );
  wire \$1 ;
  wire \$2 ;
  wire \$3 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire m_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire \m_rdy$33 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire \m_rdy$37 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire \m_rdy$41 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:131" *)
  input [31:0] m_wp_data;
  wire [31:0] m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:133" *)
  wire m_wp_err;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:132" *)
  output m_wp_rdy;
  wire m_wp_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  wire port__m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  wire \port__m_wp_data$13 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  wire [15:0] \port__m_wp_data$17 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  wire \port__m_wp_data$9 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:33" *)
  wire port__m_wp_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:33" *)
  wire \port__m_wp_rdy$22 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:33" *)
  wire \port__m_wp_rdy$23 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:33" *)
  wire \port__m_wp_rdy$24 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:35" *)
  wire port__w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:35" *)
  wire \port__w_wp_data$10 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:35" *)
  wire \port__w_wp_data$14 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:35" *)
  wire [15:0] \port__w_wp_data$18 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:36" *)
  input port__w_wp_en;
  wire port__w_wp_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:36" *)
  wire \port__w_wp_en$11 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:36" *)
  wire \port__w_wp_en$15 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:36" *)
  wire \port__w_wp_en$19 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  output port__x_rp_data;
  wire port__x_rp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  output \port__x_rp_data$12 ;
  wire \port__x_rp_data$12 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  output [15:0] \port__x_rp_data$16 ;
  wire [15:0] \port__x_rp_data$16 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  output \port__x_rp_data$8 ;
  wire \port__x_rp_data$8 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:29" *)
  input w_data;
  wire w_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:29" *)
  input \w_data$35 ;
  wire \w_data$35 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:29" *)
  input \w_data$39 ;
  wire \w_data$39 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:29" *)
  input [15:0] \w_data$43 ;
  wire [15:0] \w_data$43 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  input w_en;
  wire w_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  wire \w_en$34 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  wire \w_en$38 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  wire \w_en$42 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:135" *)
  input [31:0] w_wp_data;
  wire [31:0] w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:136" *)
  wire w_wp_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  wire x_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  wire \x_data$32 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  wire \x_data$36 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  wire [15:0] \x_data$40 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:129" *)
  output [31:0] x_rp_data;
  wire [31:0] x_rp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:199" *)
  \minerva_cpu.exception.csr_bank.mip.meip  meip (
    .clk(clk),
    .m_data(m_wp_data[11]),
    .port__w_wp_data(w_wp_data[11]),
    .port__w_wp_en(port__w_wp_en),
    .rst(rst),
    .w_data(\w_data$39 ),
    .w_en(w_en),
    .x_data(\port__x_rp_data$12 )
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:199" *)
  \minerva_cpu.exception.csr_bank.mip.mfip  mfip (
    .clk(clk),
    .m_data(m_wp_data[31:16]),
    .port__w_wp_data(w_wp_data[31:16]),
    .port__w_wp_en(port__w_wp_en),
    .rst(rst),
    .w_data(\w_data$43 ),
    .w_en(w_en),
    .x_data(\port__x_rp_data$16 )
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:199" *)
  \minerva_cpu.exception.csr_bank.mip.msip  msip (
    .clk(clk),
    .m_data(m_wp_data[3]),
    .port__w_wp_data(w_wp_data[3]),
    .port__w_wp_en(port__w_wp_en),
    .rst(rst),
    .w_data(w_data),
    .w_en(w_en),
    .x_data(port__x_rp_data)
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:199" *)
  \minerva_cpu.exception.csr_bank.mip.mtip  mtip (
    .clk(clk),
    .m_data(m_wp_data[7]),
    .port__w_wp_data(w_wp_data[7]),
    .port__w_wp_en(port__w_wp_en),
    .rst(rst),
    .w_data(\w_data$35 ),
    .w_en(w_en),
    .x_data(\port__x_rp_data$8 )
  );
  assign port__m_wp_data = m_wp_data[3];
  assign port__w_wp_data = w_wp_data[3];
  assign w_wp_en = port__w_wp_en;
  assign \port__m_wp_data$9  = m_wp_data[7];
  assign \port__w_wp_data$10  = w_wp_data[7];
  assign \port__w_wp_en$11  = port__w_wp_en;
  assign \port__m_wp_data$13  = m_wp_data[11];
  assign \port__w_wp_data$14  = w_wp_data[11];
  assign \port__w_wp_en$15  = port__w_wp_en;
  assign \port__m_wp_data$17  = m_wp_data[31:16];
  assign \port__w_wp_data$18  = w_wp_data[31:16];
  assign \port__w_wp_en$19  = port__w_wp_en;
  assign port__m_wp_rdy = 1'h0;
  assign \port__m_wp_rdy$22  = 1'h0;
  assign \port__m_wp_rdy$23  = 1'h0;
  assign \port__m_wp_rdy$24  = 1'h0;
  assign m_wp_err = 1'h0;
  assign x_data = port__x_rp_data;
  assign m_rdy = 1'h0;
  assign \x_data$32  = \port__x_rp_data$8 ;
  assign \m_rdy$33  = 1'h0;
  assign \w_en$34  = w_en;
  assign \x_data$36  = \port__x_rp_data$12 ;
  assign \m_rdy$37  = 1'h0;
  assign \w_en$38  = w_en;
  assign \x_data$40  = \port__x_rp_data$16 ;
  assign \m_rdy$41  = 1'h0;
  assign \w_en$42  = w_en;
  assign x_rp_data[31:16] = \port__x_rp_data$16 ;
  assign x_rp_data[11] = \port__x_rp_data$12 ;
  assign x_rp_data[7] = \port__x_rp_data$8 ;
  assign x_rp_data[3] = port__x_rp_data;
  assign { x_rp_data[15:12], x_rp_data[10:8], x_rp_data[6:4], x_rp_data[2:0] } = 13'h0000;
  assign \$1  = 1'h0;
  assign \$2  = 1'h0;
  assign \$3  = 1'h0;
  assign m_wp_rdy = 1'h0;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:46" *)
(* generator = "Amaranth" *)
module \minerva_cpu.exception.csr_bank.mip.meip (clk, rst, w_en, port__w_wp_en, m_data, port__w_wp_data, x_data, w_data);
  reg \$auto$verilog_backend.cc:2355:dump_module$18  = 0;
  reg \$1 ;
  (* init = 1'h0 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:20" *)
  wire _storage;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  input m_data;
  wire m_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire m_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  wire port__m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:33" *)
  wire port__m_wp_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:35" *)
  input port__w_wp_data;
  wire port__w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:36" *)
  input port__w_wp_en;
  wire port__w_wp_en;
  (* init = 1'h0 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:30" *)
  wire port__x_rp_data;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:29" *)
  input w_data;
  wire w_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  input w_en;
  wire w_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:30" *)
  output x_data;
  reg x_data = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:20" *)
  always @(posedge clk)
    x_data <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$18 ) begin end
    \$1  = x_data;
    if (w_en) begin
      \$1  = w_data;
    end
    if (port__w_wp_en) begin
      \$1  = port__w_wp_data;
    end
    if (rst) begin
      \$1  = 1'h0;
    end
  end
  assign _storage = x_data;
  assign port__x_rp_data = x_data;
  assign port__m_wp_data = m_data;
  assign port__m_wp_rdy = 1'h0;
  assign m_rdy = 1'h0;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:46" *)
(* generator = "Amaranth" *)
module \minerva_cpu.exception.csr_bank.mip.mfip (clk, rst, w_en, port__w_wp_en, m_data, port__w_wp_data, x_data, w_data);
  reg \$auto$verilog_backend.cc:2355:dump_module$19  = 0;
  reg [15:0] \$1 ;
  (* init = 16'h0000 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:20" *)
  wire [15:0] _storage;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  input [15:0] m_data;
  wire [15:0] m_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire m_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  wire [15:0] port__m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:33" *)
  wire port__m_wp_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:35" *)
  input [15:0] port__w_wp_data;
  wire [15:0] port__w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:36" *)
  input port__w_wp_en;
  wire port__w_wp_en;
  (* init = 16'h0000 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:30" *)
  wire [15:0] port__x_rp_data;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:29" *)
  input [15:0] w_data;
  wire [15:0] w_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  input w_en;
  wire w_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:30" *)
  output [15:0] x_data;
  reg [15:0] x_data = 16'h0000;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:20" *)
  always @(posedge clk)
    x_data <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$19 ) begin end
    \$1  = x_data;
    if (w_en) begin
      \$1  = w_data;
    end
    if (port__w_wp_en) begin
      \$1  = port__w_wp_data;
    end
    if (rst) begin
      \$1  = 16'h0000;
    end
  end
  assign _storage = x_data;
  assign port__x_rp_data = x_data;
  assign port__m_wp_data = m_data;
  assign port__m_wp_rdy = 1'h0;
  assign m_rdy = 1'h0;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:46" *)
(* generator = "Amaranth" *)
module \minerva_cpu.exception.csr_bank.mip.msip (clk, rst, w_en, port__w_wp_en, m_data, port__w_wp_data, x_data, w_data);
  reg \$auto$verilog_backend.cc:2355:dump_module$20  = 0;
  reg \$1 ;
  (* init = 1'h0 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:20" *)
  wire _storage;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  input m_data;
  wire m_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire m_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  wire port__m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:33" *)
  wire port__m_wp_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:35" *)
  input port__w_wp_data;
  wire port__w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:36" *)
  input port__w_wp_en;
  wire port__w_wp_en;
  (* init = 1'h0 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:30" *)
  wire port__x_rp_data;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:29" *)
  input w_data;
  wire w_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  input w_en;
  wire w_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:30" *)
  output x_data;
  reg x_data = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:20" *)
  always @(posedge clk)
    x_data <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$20 ) begin end
    \$1  = x_data;
    if (w_en) begin
      \$1  = w_data;
    end
    if (port__w_wp_en) begin
      \$1  = port__w_wp_data;
    end
    if (rst) begin
      \$1  = 1'h0;
    end
  end
  assign _storage = x_data;
  assign port__x_rp_data = x_data;
  assign port__m_wp_data = m_data;
  assign port__m_wp_rdy = 1'h0;
  assign m_rdy = 1'h0;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:46" *)
(* generator = "Amaranth" *)
module \minerva_cpu.exception.csr_bank.mip.mtip (clk, rst, w_en, port__w_wp_en, m_data, port__w_wp_data, x_data, w_data);
  reg \$auto$verilog_backend.cc:2355:dump_module$21  = 0;
  reg \$1 ;
  (* init = 1'h0 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:20" *)
  wire _storage;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  input m_data;
  wire m_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire m_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  wire port__m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:33" *)
  wire port__m_wp_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:35" *)
  input port__w_wp_data;
  wire port__w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:36" *)
  input port__w_wp_en;
  wire port__w_wp_en;
  (* init = 1'h0 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:30" *)
  wire port__x_rp_data;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:29" *)
  input w_data;
  wire w_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  input w_en;
  wire w_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:30" *)
  output x_data;
  reg x_data = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:20" *)
  always @(posedge clk)
    x_data <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$21 ) begin end
    \$1  = x_data;
    if (w_en) begin
      \$1  = w_data;
    end
    if (port__w_wp_en) begin
      \$1  = port__w_wp_data;
    end
    if (rst) begin
      \$1  = 1'h0;
    end
  end
  assign _storage = x_data;
  assign port__x_rp_data = x_data;
  assign port__m_wp_data = m_data;
  assign port__m_wp_rdy = 1'h0;
  assign m_rdy = 1'h0;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:189" *)
(* generator = "Amaranth" *)
module \minerva_cpu.exception.csr_bank.misa (rst, port__w_wp_en, m_wp_rdy, m_wp_data, w_wp_data, x_rp_data, clk);
  wire \$1 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire m_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire \m_rdy$19 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:131" *)
  input [31:0] m_wp_data;
  wire [31:0] m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:133" *)
  wire m_wp_err;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:132" *)
  output m_wp_rdy;
  wire m_wp_rdy;
  (* enum_base_type = "MISA.Extension" *)
  (* enum_value_00000000000000000000000001 = "A" *)
  (* enum_value_00000000000000000000000100 = "C" *)
  (* enum_value_00000000000000000000001000 = "D" *)
  (* enum_value_00000000000000000000010000 = "E" *)
  (* enum_value_00000000000000000000100000 = "F" *)
  (* enum_value_00000000000000000001000000 = "G" *)
  (* enum_value_00000000000000000100000000 = "I" *)
  (* enum_value_00000000000001000000000000 = "M" *)
  (* enum_value_00000000000010000000000000 = "N" *)
  (* enum_value_00000000010000000000000000 = "Q" *)
  (* enum_value_00000001000000000000000000 = "S" *)
  (* enum_value_00000100000000000000000000 = "U" *)
  (* enum_value_00100000000000000000000000 = "X" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:68" *)
  wire [25:0] port__m_wp_data;
  (* enum_base_type = "MISA.MXL" *)
  (* enum_value_00 = "_UNIMP" *)
  (* enum_value_01 = "XLEN_32" *)
  (* enum_value_10 = "XLEN_64" *)
  (* enum_value_11 = "XLEN_128" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:68" *)
  wire [1:0] \port__m_wp_data$9 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:33" *)
  wire port__m_wp_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:33" *)
  wire \port__m_wp_rdy$14 ;
  (* enum_base_type = "MISA.Extension" *)
  (* enum_value_00000000000000000000000001 = "A" *)
  (* enum_value_00000000000000000000000100 = "C" *)
  (* enum_value_00000000000000000000001000 = "D" *)
  (* enum_value_00000000000000000000010000 = "E" *)
  (* enum_value_00000000000000000000100000 = "F" *)
  (* enum_value_00000000000000000001000000 = "G" *)
  (* enum_value_00000000000000000100000000 = "I" *)
  (* enum_value_00000000000001000000000000 = "M" *)
  (* enum_value_00000000000010000000000000 = "N" *)
  (* enum_value_00000000010000000000000000 = "Q" *)
  (* enum_value_00000001000000000000000000 = "S" *)
  (* enum_value_00000100000000000000000000 = "U" *)
  (* enum_value_00100000000000000000000000 = "X" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:68" *)
  wire [25:0] port__w_wp_data;
  (* enum_base_type = "MISA.MXL" *)
  (* enum_value_00 = "_UNIMP" *)
  (* enum_value_01 = "XLEN_32" *)
  (* enum_value_10 = "XLEN_64" *)
  (* enum_value_11 = "XLEN_128" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:68" *)
  wire [1:0] \port__w_wp_data$10 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:36" *)
  input port__w_wp_en;
  wire port__w_wp_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:36" *)
  wire \port__w_wp_en$11 ;
  (* enum_base_type = "MISA.Extension" *)
  (* enum_value_00000000000000000000000001 = "A" *)
  (* enum_value_00000000000000000000000100 = "C" *)
  (* enum_value_00000000000000000000001000 = "D" *)
  (* enum_value_00000000000000000000010000 = "E" *)
  (* enum_value_00000000000000000000100000 = "F" *)
  (* enum_value_00000000000000000001000000 = "G" *)
  (* enum_value_00000000000000000100000000 = "I" *)
  (* enum_value_00000000000001000000000000 = "M" *)
  (* enum_value_00000000000010000000000000 = "N" *)
  (* enum_value_00000000010000000000000000 = "Q" *)
  (* enum_value_00000001000000000000000000 = "S" *)
  (* enum_value_00000100000000000000000000 = "U" *)
  (* enum_value_00100000000000000000000000 = "X" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:68" *)
  wire [25:0] port__x_rp_data;
  (* enum_base_type = "MISA.MXL" *)
  (* enum_value_00 = "_UNIMP" *)
  (* enum_value_01 = "XLEN_32" *)
  (* enum_value_10 = "XLEN_64" *)
  (* enum_value_11 = "XLEN_128" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:68" *)
  wire [1:0] \port__x_rp_data$8 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:135" *)
  input [31:0] w_wp_data;
  wire [31:0] w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:136" *)
  wire w_wp_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:129" *)
  output [31:0] x_rp_data;
  wire [31:0] x_rp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:199" *)
  \minerva_cpu.exception.csr_bank.misa.ext  ext (
    .clk(clk),
    .m_data(m_wp_data[25:0]),
    .port__w_wp_data(w_wp_data[25:0]),
    .port__w_wp_en(port__w_wp_en),
    .rst(rst),
    .x_data(port__x_rp_data)
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:199" *)
  \minerva_cpu.exception.csr_bank.misa.mxl  mxl (
    .clk(clk),
    .m_data(m_wp_data[31:30]),
    .port__w_wp_data(w_wp_data[31:30]),
    .port__w_wp_en(port__w_wp_en),
    .rst(rst),
    .x_data(\port__x_rp_data$8 )
  );
  assign port__m_wp_data = m_wp_data[25:0];
  assign port__w_wp_data = w_wp_data[25:0];
  assign w_wp_en = port__w_wp_en;
  assign \port__m_wp_data$9  = m_wp_data[31:30];
  assign \port__w_wp_data$10  = w_wp_data[31:30];
  assign \port__w_wp_en$11  = port__w_wp_en;
  assign port__m_wp_rdy = 1'h0;
  assign \port__m_wp_rdy$14  = 1'h0;
  assign m_wp_err = 1'h0;
  assign m_rdy = 1'h0;
  assign \m_rdy$19  = 1'h0;
  assign x_rp_data[31:30] = \port__x_rp_data$8 ;
  assign x_rp_data[25:0] = port__x_rp_data;
  assign x_rp_data[29:26] = 4'h0;
  assign \$1  = 1'h0;
  assign m_wp_rdy = 1'h0;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:46" *)
(* generator = "Amaranth" *)
module \minerva_cpu.exception.csr_bank.misa.ext (rst, port__w_wp_en, m_data, port__w_wp_data, x_data, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$22  = 0;
  reg [25:0] \$1 ;
  (* enum_base_type = "MISA.Extension" *)
  (* enum_value_00000000000000000000000001 = "A" *)
  (* enum_value_00000000000000000000000100 = "C" *)
  (* enum_value_00000000000000000000001000 = "D" *)
  (* enum_value_00000000000000000000010000 = "E" *)
  (* enum_value_00000000000000000000100000 = "F" *)
  (* enum_value_00000000000000000001000000 = "G" *)
  (* enum_value_00000000000000000100000000 = "I" *)
  (* enum_value_00000000000001000000000000 = "M" *)
  (* enum_value_00000000000010000000000000 = "N" *)
  (* enum_value_00000000010000000000000000 = "Q" *)
  (* enum_value_00000001000000000000000000 = "S" *)
  (* enum_value_00000100000000000000000000 = "U" *)
  (* enum_value_00100000000000000000000000 = "X" *)
  (* init = 26'h0001100 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:20" *)
  wire [25:0] _storage;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* enum_base_type = "MISA.Extension" *)
  (* enum_value_00000000000000000000000001 = "A" *)
  (* enum_value_00000000000000000000000100 = "C" *)
  (* enum_value_00000000000000000000001000 = "D" *)
  (* enum_value_00000000000000000000010000 = "E" *)
  (* enum_value_00000000000000000000100000 = "F" *)
  (* enum_value_00000000000000000001000000 = "G" *)
  (* enum_value_00000000000000000100000000 = "I" *)
  (* enum_value_00000000000001000000000000 = "M" *)
  (* enum_value_00000000000010000000000000 = "N" *)
  (* enum_value_00000000010000000000000000 = "Q" *)
  (* enum_value_00000001000000000000000000 = "S" *)
  (* enum_value_00000100000000000000000000 = "U" *)
  (* enum_value_00100000000000000000000000 = "X" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:68" *)
  input [25:0] m_data;
  wire [25:0] m_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire m_rdy;
  (* enum_base_type = "MISA.Extension" *)
  (* enum_value_00000000000000000000000001 = "A" *)
  (* enum_value_00000000000000000000000100 = "C" *)
  (* enum_value_00000000000000000000001000 = "D" *)
  (* enum_value_00000000000000000000010000 = "E" *)
  (* enum_value_00000000000000000000100000 = "F" *)
  (* enum_value_00000000000000000001000000 = "G" *)
  (* enum_value_00000000000000000100000000 = "I" *)
  (* enum_value_00000000000001000000000000 = "M" *)
  (* enum_value_00000000000010000000000000 = "N" *)
  (* enum_value_00000000010000000000000000 = "Q" *)
  (* enum_value_00000001000000000000000000 = "S" *)
  (* enum_value_00000100000000000000000000 = "U" *)
  (* enum_value_00100000000000000000000000 = "X" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:68" *)
  wire [25:0] port__m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:33" *)
  wire port__m_wp_rdy;
  (* enum_base_type = "MISA.Extension" *)
  (* enum_value_00000000000000000000000001 = "A" *)
  (* enum_value_00000000000000000000000100 = "C" *)
  (* enum_value_00000000000000000000001000 = "D" *)
  (* enum_value_00000000000000000000010000 = "E" *)
  (* enum_value_00000000000000000000100000 = "F" *)
  (* enum_value_00000000000000000001000000 = "G" *)
  (* enum_value_00000000000000000100000000 = "I" *)
  (* enum_value_00000000000001000000000000 = "M" *)
  (* enum_value_00000000000010000000000000 = "N" *)
  (* enum_value_00000000010000000000000000 = "Q" *)
  (* enum_value_00000001000000000000000000 = "S" *)
  (* enum_value_00000100000000000000000000 = "U" *)
  (* enum_value_00100000000000000000000000 = "X" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:68" *)
  input [25:0] port__w_wp_data;
  wire [25:0] port__w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:36" *)
  input port__w_wp_en;
  wire port__w_wp_en;
  (* enum_base_type = "MISA.Extension" *)
  (* enum_value_00000000000000000000000001 = "A" *)
  (* enum_value_00000000000000000000000100 = "C" *)
  (* enum_value_00000000000000000000001000 = "D" *)
  (* enum_value_00000000000000000000010000 = "E" *)
  (* enum_value_00000000000000000000100000 = "F" *)
  (* enum_value_00000000000000000001000000 = "G" *)
  (* enum_value_00000000000000000100000000 = "I" *)
  (* enum_value_00000000000001000000000000 = "M" *)
  (* enum_value_00000000000010000000000000 = "N" *)
  (* enum_value_00000000010000000000000000 = "Q" *)
  (* enum_value_00000001000000000000000000 = "S" *)
  (* enum_value_00000100000000000000000000 = "U" *)
  (* enum_value_00100000000000000000000000 = "X" *)
  (* init = 26'h0001100 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:68" *)
  wire [25:0] port__x_rp_data;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* enum_base_type = "MISA.Extension" *)
  (* enum_value_00000000000000000000000001 = "A" *)
  (* enum_value_00000000000000000000000100 = "C" *)
  (* enum_value_00000000000000000000001000 = "D" *)
  (* enum_value_00000000000000000000010000 = "E" *)
  (* enum_value_00000000000000000000100000 = "F" *)
  (* enum_value_00000000000000000001000000 = "G" *)
  (* enum_value_00000000000000000100000000 = "I" *)
  (* enum_value_00000000000001000000000000 = "M" *)
  (* enum_value_00000000000010000000000000 = "N" *)
  (* enum_value_00000000010000000000000000 = "Q" *)
  (* enum_value_00000001000000000000000000 = "S" *)
  (* enum_value_00000100000000000000000000 = "U" *)
  (* enum_value_00100000000000000000000000 = "X" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:68" *)
  wire [25:0] w_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  wire w_en;
  (* enum_base_type = "MISA.Extension" *)
  (* enum_value_00000000000000000000000001 = "A" *)
  (* enum_value_00000000000000000000000100 = "C" *)
  (* enum_value_00000000000000000000001000 = "D" *)
  (* enum_value_00000000000000000000010000 = "E" *)
  (* enum_value_00000000000000000000100000 = "F" *)
  (* enum_value_00000000000000000001000000 = "G" *)
  (* enum_value_00000000000000000100000000 = "I" *)
  (* enum_value_00000000000001000000000000 = "M" *)
  (* enum_value_00000000000010000000000000 = "N" *)
  (* enum_value_00000000010000000000000000 = "Q" *)
  (* enum_value_00000001000000000000000000 = "S" *)
  (* enum_value_00000100000000000000000000 = "U" *)
  (* enum_value_00100000000000000000000000 = "X" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:68" *)
  output [25:0] x_data;
  reg [25:0] x_data = 26'h0001100;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:20" *)
  always @(posedge clk)
    x_data <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$22 ) begin end
    \$1  = x_data;
    if (port__w_wp_en) begin
      \$1  = port__w_wp_data;
    end
    if (rst) begin
      \$1  = 26'h0001100;
    end
  end
  assign _storage = x_data;
  assign port__x_rp_data = x_data;
  assign port__m_wp_data = m_data;
  assign port__m_wp_rdy = 1'h0;
  assign m_rdy = 1'h0;
  assign w_en = 1'h0;
  assign w_data = 26'h0000000;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:46" *)
(* generator = "Amaranth" *)
module \minerva_cpu.exception.csr_bank.misa.mxl (rst, port__w_wp_en, m_data, port__w_wp_data, x_data, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$23  = 0;
  reg [1:0] \$1 ;
  (* enum_base_type = "MISA.MXL" *)
  (* enum_value_00 = "_UNIMP" *)
  (* enum_value_01 = "XLEN_32" *)
  (* enum_value_10 = "XLEN_64" *)
  (* enum_value_11 = "XLEN_128" *)
  (* init = 2'h1 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:20" *)
  wire [1:0] _storage;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* enum_base_type = "MISA.MXL" *)
  (* enum_value_00 = "_UNIMP" *)
  (* enum_value_01 = "XLEN_32" *)
  (* enum_value_10 = "XLEN_64" *)
  (* enum_value_11 = "XLEN_128" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:68" *)
  input [1:0] m_data;
  wire [1:0] m_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire m_rdy;
  (* enum_base_type = "MISA.MXL" *)
  (* enum_value_00 = "_UNIMP" *)
  (* enum_value_01 = "XLEN_32" *)
  (* enum_value_10 = "XLEN_64" *)
  (* enum_value_11 = "XLEN_128" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:68" *)
  wire [1:0] port__m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:33" *)
  wire port__m_wp_rdy;
  (* enum_base_type = "MISA.MXL" *)
  (* enum_value_00 = "_UNIMP" *)
  (* enum_value_01 = "XLEN_32" *)
  (* enum_value_10 = "XLEN_64" *)
  (* enum_value_11 = "XLEN_128" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:68" *)
  input [1:0] port__w_wp_data;
  wire [1:0] port__w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:36" *)
  input port__w_wp_en;
  wire port__w_wp_en;
  (* enum_base_type = "MISA.MXL" *)
  (* enum_value_00 = "_UNIMP" *)
  (* enum_value_01 = "XLEN_32" *)
  (* enum_value_10 = "XLEN_64" *)
  (* enum_value_11 = "XLEN_128" *)
  (* init = 2'h1 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:68" *)
  wire [1:0] port__x_rp_data;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* enum_base_type = "MISA.MXL" *)
  (* enum_value_00 = "_UNIMP" *)
  (* enum_value_01 = "XLEN_32" *)
  (* enum_value_10 = "XLEN_64" *)
  (* enum_value_11 = "XLEN_128" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:68" *)
  wire [1:0] w_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  wire w_en;
  (* enum_base_type = "MISA.MXL" *)
  (* enum_value_00 = "_UNIMP" *)
  (* enum_value_01 = "XLEN_32" *)
  (* enum_value_10 = "XLEN_64" *)
  (* enum_value_11 = "XLEN_128" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:68" *)
  output [1:0] x_data;
  reg [1:0] x_data = 2'h1;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:20" *)
  always @(posedge clk)
    x_data <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$23 ) begin end
    \$1  = x_data;
    if (port__w_wp_en) begin
      \$1  = port__w_wp_data;
    end
    if (rst) begin
      \$1  = 2'h1;
    end
  end
  assign _storage = x_data;
  assign port__x_rp_data = x_data;
  assign port__m_wp_data = m_data;
  assign port__m_wp_rdy = 1'h0;
  assign m_rdy = 1'h0;
  assign w_en = 1'h0;
  assign w_data = 2'h0;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:189" *)
(* generator = "Amaranth" *)
module \minerva_cpu.exception.csr_bank.mscratch (rst, port__w_wp_en, m_wp_rdy, port__m_wp_data, port__w_wp_data, x_rp_data, clk);
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:131" *)
  wire [31:0] m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:133" *)
  wire m_wp_err;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:132" *)
  output m_wp_rdy;
  wire m_wp_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:131" *)
  input [31:0] port__m_wp_data;
  wire [31:0] port__m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:33" *)
  wire port__m_wp_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:135" *)
  input [31:0] port__w_wp_data;
  wire [31:0] port__w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:136" *)
  input port__w_wp_en;
  wire port__w_wp_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:30" *)
  wire [31:0] port__x_rp_data;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:135" *)
  wire [31:0] w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:136" *)
  wire w_wp_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:30" *)
  output [31:0] x_rp_data;
  wire [31:0] x_rp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:199" *)
  \minerva_cpu.exception.csr_bank.mscratch.$field  \$field  (
    .clk(clk),
    .m_data(port__m_wp_data),
    .port__w_wp_data(port__w_wp_data),
    .port__w_wp_en(port__w_wp_en),
    .rst(rst),
    .x_data(x_rp_data)
  );
  assign port__x_rp_data = x_rp_data;
  assign m_wp_data = port__m_wp_data;
  assign w_wp_data = port__w_wp_data;
  assign w_wp_en = port__w_wp_en;
  assign port__m_wp_rdy = 1'h1;
  assign m_wp_err = 1'h0;
  assign m_wp_rdy = 1'h1;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:46" *)
(* generator = "Amaranth" *)
module \minerva_cpu.exception.csr_bank.mscratch.$field (rst, port__w_wp_en, m_data, port__w_wp_data, x_data, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$24  = 0;
  reg [31:0] \$1 ;
  (* init = 32'd0 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:20" *)
  wire [31:0] _storage;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  input [31:0] m_data;
  wire [31:0] m_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire m_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  wire [31:0] port__m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:33" *)
  wire port__m_wp_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:35" *)
  input [31:0] port__w_wp_data;
  wire [31:0] port__w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:36" *)
  input port__w_wp_en;
  wire port__w_wp_en;
  (* init = 32'd0 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:30" *)
  wire [31:0] port__x_rp_data;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:29" *)
  wire [31:0] w_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  wire w_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:30" *)
  output [31:0] x_data;
  reg [31:0] x_data = 32'd0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:20" *)
  always @(posedge clk)
    x_data <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$24 ) begin end
    \$1  = x_data;
    if (port__w_wp_en) begin
      \$1  = port__w_wp_data;
    end
    if (rst) begin
      \$1  = 32'd0;
    end
  end
  assign _storage = x_data;
  assign port__x_rp_data = x_data;
  assign port__m_wp_data = m_data;
  assign port__m_wp_rdy = 1'h1;
  assign m_rdy = 1'h1;
  assign w_en = 1'h0;
  assign w_data = 32'd0;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:189" *)
(* generator = "Amaranth" *)
module \minerva_cpu.exception.csr_bank.mstatus (rst, w_en, w_data, \w_en$27 , port__w_wp_en, m_wp_rdy, m_wp_data, w_wp_data, \w_data$28 , x_rp_data, port__x_rp_data, \port__x_rp_data$8 , clk);
  wire \$1 ;
  wire \$2 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire m_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:131" *)
  input [31:0] m_wp_data;
  wire [31:0] m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:133" *)
  wire m_wp_err;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:132" *)
  output m_wp_rdy;
  wire m_wp_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  wire port__m_wp_data;
  (* enum_base_type = "MSTATUS.Mode" *)
  (* enum_value_00 = "USER" *)
  (* enum_value_01 = "SUPERVISOR" *)
  (* enum_value_11 = "MACHINE" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:68" *)
  wire [1:0] \port__m_wp_data$13 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  wire \port__m_wp_data$9 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:33" *)
  wire port__m_wp_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:33" *)
  wire \port__m_wp_rdy$18 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:33" *)
  wire \port__m_wp_rdy$19 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:35" *)
  wire port__w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:35" *)
  wire \port__w_wp_data$10 ;
  (* enum_base_type = "MSTATUS.Mode" *)
  (* enum_value_00 = "USER" *)
  (* enum_value_01 = "SUPERVISOR" *)
  (* enum_value_11 = "MACHINE" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:68" *)
  wire [1:0] \port__w_wp_data$14 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:36" *)
  input port__w_wp_en;
  wire port__w_wp_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:36" *)
  wire \port__w_wp_en$11 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:36" *)
  wire \port__w_wp_en$15 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  output port__x_rp_data;
  wire port__x_rp_data;
  (* enum_base_type = "MSTATUS.Mode" *)
  (* enum_value_00 = "USER" *)
  (* enum_value_01 = "SUPERVISOR" *)
  (* enum_value_11 = "MACHINE" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:68" *)
  wire [1:0] \port__x_rp_data$12 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  output \port__x_rp_data$8 ;
  wire \port__x_rp_data$8 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:29" *)
  input w_data;
  wire w_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:29" *)
  input \w_data$28 ;
  wire \w_data$28 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  input w_en;
  wire w_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  input \w_en$27 ;
  wire \w_en$27 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:135" *)
  input [31:0] w_wp_data;
  wire [31:0] w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:136" *)
  wire w_wp_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  wire x_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  wire \x_data$26 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:129" *)
  output [31:0] x_rp_data;
  wire [31:0] x_rp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:199" *)
  \minerva_cpu.exception.csr_bank.mstatus.mie  mie (
    .clk(clk),
    .m_data(m_wp_data[3]),
    .port__w_wp_data(w_wp_data[3]),
    .port__w_wp_en(port__w_wp_en),
    .rst(rst),
    .w_data(w_data),
    .w_en(w_en),
    .x_data(port__x_rp_data)
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:199" *)
  \minerva_cpu.exception.csr_bank.mstatus.mpie  mpie (
    .clk(clk),
    .m_data(m_wp_data[7]),
    .port__w_wp_data(w_wp_data[7]),
    .port__w_wp_en(port__w_wp_en),
    .rst(rst),
    .w_data(\w_data$28 ),
    .w_en(\w_en$27 ),
    .x_data(\port__x_rp_data$8 )
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:199" *)
  \minerva_cpu.exception.csr_bank.mstatus.mpp  mpp (
    .clk(clk),
    .m_data(m_wp_data[12:11]),
    .port__w_wp_data(w_wp_data[12:11]),
    .port__w_wp_en(port__w_wp_en),
    .rst(rst),
    .x_data(\port__x_rp_data$12 )
  );
  assign port__m_wp_data = m_wp_data[3];
  assign port__w_wp_data = w_wp_data[3];
  assign w_wp_en = port__w_wp_en;
  assign \port__m_wp_data$9  = m_wp_data[7];
  assign \port__w_wp_data$10  = w_wp_data[7];
  assign \port__w_wp_en$11  = port__w_wp_en;
  assign \port__m_wp_data$13  = m_wp_data[12:11];
  assign \port__w_wp_data$14  = w_wp_data[12:11];
  assign \port__w_wp_en$15  = port__w_wp_en;
  assign port__m_wp_rdy = 1'h1;
  assign \port__m_wp_rdy$18  = 1'h1;
  assign \port__m_wp_rdy$19  = 1'h0;
  assign m_wp_err = 1'h0;
  assign x_data = port__x_rp_data;
  assign \x_data$26  = \port__x_rp_data$8 ;
  assign m_rdy = 1'h0;
  assign x_rp_data[12:11] = \port__x_rp_data$12 ;
  assign x_rp_data[7] = \port__x_rp_data$8 ;
  assign x_rp_data[3] = port__x_rp_data;
  assign { x_rp_data[31:13], x_rp_data[10:8], x_rp_data[6:4], x_rp_data[2:0] } = 28'h0000000;
  assign \$1  = 1'h1;
  assign \$2  = 1'h1;
  assign m_wp_rdy = 1'h1;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:46" *)
(* generator = "Amaranth" *)
module \minerva_cpu.exception.csr_bank.mstatus.mie (rst, w_en, w_data, port__w_wp_en, m_data, port__w_wp_data, x_data, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$25  = 0;
  reg \$1 ;
  (* init = 1'h0 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:20" *)
  wire _storage;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  input m_data;
  wire m_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire m_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  wire port__m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:33" *)
  wire port__m_wp_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:35" *)
  input port__w_wp_data;
  wire port__w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:36" *)
  input port__w_wp_en;
  wire port__w_wp_en;
  (* init = 1'h0 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:30" *)
  wire port__x_rp_data;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:29" *)
  input w_data;
  wire w_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  input w_en;
  wire w_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:30" *)
  output x_data;
  reg x_data = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:20" *)
  always @(posedge clk)
    x_data <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$25 ) begin end
    \$1  = x_data;
    if (w_en) begin
      \$1  = w_data;
    end
    if (port__w_wp_en) begin
      \$1  = port__w_wp_data;
    end
    if (rst) begin
      \$1  = 1'h0;
    end
  end
  assign _storage = x_data;
  assign port__x_rp_data = x_data;
  assign port__m_wp_data = m_data;
  assign port__m_wp_rdy = 1'h1;
  assign m_rdy = 1'h1;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:46" *)
(* generator = "Amaranth" *)
module \minerva_cpu.exception.csr_bank.mstatus.mpie (rst, w_en, port__w_wp_en, m_data, port__w_wp_data, w_data, x_data, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$26  = 0;
  reg \$1 ;
  (* init = 1'h0 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:20" *)
  wire _storage;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  input m_data;
  wire m_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire m_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  wire port__m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:33" *)
  wire port__m_wp_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:35" *)
  input port__w_wp_data;
  wire port__w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:36" *)
  input port__w_wp_en;
  wire port__w_wp_en;
  (* init = 1'h0 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:30" *)
  wire port__x_rp_data;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:29" *)
  input w_data;
  wire w_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  input w_en;
  wire w_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:30" *)
  output x_data;
  reg x_data = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:20" *)
  always @(posedge clk)
    x_data <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$26 ) begin end
    \$1  = x_data;
    if (w_en) begin
      \$1  = w_data;
    end
    if (port__w_wp_en) begin
      \$1  = port__w_wp_data;
    end
    if (rst) begin
      \$1  = 1'h0;
    end
  end
  assign _storage = x_data;
  assign port__x_rp_data = x_data;
  assign port__m_wp_data = m_data;
  assign port__m_wp_rdy = 1'h1;
  assign m_rdy = 1'h1;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:46" *)
(* generator = "Amaranth" *)
module \minerva_cpu.exception.csr_bank.mstatus.mpp (rst, port__w_wp_en, m_data, port__w_wp_data, x_data, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$27  = 0;
  reg [1:0] \$1 ;
  (* enum_base_type = "MSTATUS.Mode" *)
  (* enum_value_00 = "USER" *)
  (* enum_value_01 = "SUPERVISOR" *)
  (* enum_value_11 = "MACHINE" *)
  (* init = 2'h3 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:20" *)
  wire [1:0] _storage;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* enum_base_type = "MSTATUS.Mode" *)
  (* enum_value_00 = "USER" *)
  (* enum_value_01 = "SUPERVISOR" *)
  (* enum_value_11 = "MACHINE" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:68" *)
  input [1:0] m_data;
  wire [1:0] m_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire m_rdy;
  (* enum_base_type = "MSTATUS.Mode" *)
  (* enum_value_00 = "USER" *)
  (* enum_value_01 = "SUPERVISOR" *)
  (* enum_value_11 = "MACHINE" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:68" *)
  wire [1:0] port__m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:33" *)
  wire port__m_wp_rdy;
  (* enum_base_type = "MSTATUS.Mode" *)
  (* enum_value_00 = "USER" *)
  (* enum_value_01 = "SUPERVISOR" *)
  (* enum_value_11 = "MACHINE" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:68" *)
  input [1:0] port__w_wp_data;
  wire [1:0] port__w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:36" *)
  input port__w_wp_en;
  wire port__w_wp_en;
  (* enum_base_type = "MSTATUS.Mode" *)
  (* enum_value_00 = "USER" *)
  (* enum_value_01 = "SUPERVISOR" *)
  (* enum_value_11 = "MACHINE" *)
  (* init = 2'h3 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:68" *)
  wire [1:0] port__x_rp_data;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* enum_base_type = "MSTATUS.Mode" *)
  (* enum_value_00 = "USER" *)
  (* enum_value_01 = "SUPERVISOR" *)
  (* enum_value_11 = "MACHINE" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:68" *)
  wire [1:0] w_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  wire w_en;
  (* enum_base_type = "MSTATUS.Mode" *)
  (* enum_value_00 = "USER" *)
  (* enum_value_01 = "SUPERVISOR" *)
  (* enum_value_11 = "MACHINE" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:68" *)
  output [1:0] x_data;
  reg [1:0] x_data = 2'h3;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:20" *)
  always @(posedge clk)
    x_data <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$27 ) begin end
    \$1  = x_data;
    if (port__w_wp_en) begin
      \$1  = port__w_wp_data;
    end
    if (rst) begin
      \$1  = 2'h3;
    end
  end
  assign _storage = x_data;
  assign port__x_rp_data = x_data;
  assign port__m_wp_data = m_data;
  assign port__m_wp_rdy = 1'h0;
  assign m_rdy = 1'h0;
  assign w_en = 1'h0;
  assign w_data = 2'h0;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:189" *)
(* generator = "Amaranth" *)
module \minerva_cpu.exception.csr_bank.mtval (rst, w_en, port__w_wp_en, m_wp_rdy, port__m_wp_data, port__w_wp_data, w_data, x_rp_data, clk);
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:131" *)
  wire [31:0] m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:133" *)
  wire m_wp_err;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:132" *)
  output m_wp_rdy;
  wire m_wp_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:131" *)
  input [31:0] port__m_wp_data;
  wire [31:0] port__m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:33" *)
  wire port__m_wp_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:135" *)
  input [31:0] port__w_wp_data;
  wire [31:0] port__w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:136" *)
  input port__w_wp_en;
  wire port__w_wp_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:30" *)
  wire [31:0] port__x_rp_data;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:29" *)
  input [31:0] w_data;
  wire [31:0] w_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  input w_en;
  wire w_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:135" *)
  wire [31:0] w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:136" *)
  wire w_wp_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:30" *)
  output [31:0] x_rp_data;
  wire [31:0] x_rp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:199" *)
  \minerva_cpu.exception.csr_bank.mtval.$field  \$field  (
    .clk(clk),
    .m_data(port__m_wp_data),
    .port__w_wp_data(port__w_wp_data),
    .port__w_wp_en(port__w_wp_en),
    .rst(rst),
    .w_data(w_data),
    .w_en(w_en),
    .x_data(x_rp_data)
  );
  assign port__x_rp_data = x_rp_data;
  assign m_wp_data = port__m_wp_data;
  assign w_wp_data = port__w_wp_data;
  assign w_wp_en = port__w_wp_en;
  assign port__m_wp_rdy = 1'h1;
  assign m_wp_err = 1'h0;
  assign m_wp_rdy = 1'h1;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:46" *)
(* generator = "Amaranth" *)
module \minerva_cpu.exception.csr_bank.mtval.$field (rst, w_en, port__w_wp_en, m_data, port__w_wp_data, w_data, x_data, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$28  = 0;
  reg [31:0] \$1 ;
  (* init = 32'd0 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:20" *)
  wire [31:0] _storage;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  input [31:0] m_data;
  wire [31:0] m_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire m_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  wire [31:0] port__m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:33" *)
  wire port__m_wp_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:35" *)
  input [31:0] port__w_wp_data;
  wire [31:0] port__w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:36" *)
  input port__w_wp_en;
  wire port__w_wp_en;
  (* init = 32'd0 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:30" *)
  wire [31:0] port__x_rp_data;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:29" *)
  input [31:0] w_data;
  wire [31:0] w_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  input w_en;
  wire w_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:30" *)
  output [31:0] x_data;
  reg [31:0] x_data = 32'd0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:20" *)
  always @(posedge clk)
    x_data <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$28 ) begin end
    \$1  = x_data;
    if (w_en) begin
      \$1  = w_data;
    end
    if (port__w_wp_en) begin
      \$1  = port__w_wp_data;
    end
    if (rst) begin
      \$1  = 32'd0;
    end
  end
  assign _storage = x_data;
  assign port__x_rp_data = x_data;
  assign port__m_wp_data = m_data;
  assign port__m_wp_rdy = 1'h1;
  assign m_rdy = 1'h1;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:189" *)
(* generator = "Amaranth" *)
module \minerva_cpu.exception.csr_bank.mtvec (rst, port__w_wp_en, m_wp_rdy, m_wp_data, w_wp_data, x_rp_data, \port__x_rp_data$8 , clk);
  wire \$1 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire m_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:131" *)
  input [31:0] m_wp_data;
  wire [31:0] m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:133" *)
  wire m_wp_err;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:132" *)
  output m_wp_rdy;
  wire m_wp_rdy;
  (* enum_base_type = "MTVEC.Mode" *)
  (* enum_value_00 = "DIRECT" *)
  (* enum_value_01 = "VECTORED" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:68" *)
  wire [1:0] port__m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  wire [29:0] \port__m_wp_data$9 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:33" *)
  wire port__m_wp_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:33" *)
  wire \port__m_wp_rdy$14 ;
  (* enum_base_type = "MTVEC.Mode" *)
  (* enum_value_00 = "DIRECT" *)
  (* enum_value_01 = "VECTORED" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:68" *)
  wire [1:0] port__w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:35" *)
  wire [29:0] \port__w_wp_data$10 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:36" *)
  input port__w_wp_en;
  wire port__w_wp_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:36" *)
  wire \port__w_wp_en$11 ;
  (* enum_base_type = "MTVEC.Mode" *)
  (* enum_value_00 = "DIRECT" *)
  (* enum_value_01 = "VECTORED" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:68" *)
  wire [1:0] port__x_rp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  output [29:0] \port__x_rp_data$8 ;
  wire [29:0] \port__x_rp_data$8 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:135" *)
  input [31:0] w_wp_data;
  wire [31:0] w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:136" *)
  wire w_wp_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:24" *)
  wire [29:0] x_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:129" *)
  output [31:0] x_rp_data;
  wire [31:0] x_rp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:199" *)
  \minerva_cpu.exception.csr_bank.mtvec.base  base (
    .clk(clk),
    .m_data(m_wp_data[31:2]),
    .port__w_wp_data(w_wp_data[31:2]),
    .port__w_wp_en(port__w_wp_en),
    .rst(rst),
    .x_data(\port__x_rp_data$8 )
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:199" *)
  \minerva_cpu.exception.csr_bank.mtvec.mode  mode (
    .clk(clk),
    .m_data(m_wp_data[1:0]),
    .port__w_wp_data(w_wp_data[1:0]),
    .port__w_wp_en(port__w_wp_en),
    .rst(rst),
    .x_data(port__x_rp_data)
  );
  assign port__m_wp_data = m_wp_data[1:0];
  assign port__w_wp_data = w_wp_data[1:0];
  assign w_wp_en = port__w_wp_en;
  assign \port__m_wp_data$9  = m_wp_data[31:2];
  assign \port__w_wp_data$10  = w_wp_data[31:2];
  assign \port__w_wp_en$11  = port__w_wp_en;
  assign port__m_wp_rdy = 1'h0;
  assign \port__m_wp_rdy$14  = 1'h1;
  assign m_wp_err = 1'h0;
  assign m_rdy = 1'h0;
  assign x_data = \port__x_rp_data$8 ;
  assign x_rp_data[31:2] = \port__x_rp_data$8 ;
  assign x_rp_data[1:0] = port__x_rp_data;
  assign \$1  = 1'h0;
  assign m_wp_rdy = 1'h1;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:46" *)
(* generator = "Amaranth" *)
module \minerva_cpu.exception.csr_bank.mtvec.base (rst, port__w_wp_en, m_data, port__w_wp_data, x_data, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$29  = 0;
  reg [29:0] \$1 ;
  (* init = 30'h00000000 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:20" *)
  wire [29:0] _storage;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  input [29:0] m_data;
  wire [29:0] m_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire m_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:32" *)
  wire [29:0] port__m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:33" *)
  wire port__m_wp_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:35" *)
  input [29:0] port__w_wp_data;
  wire [29:0] port__w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:36" *)
  input port__w_wp_en;
  wire port__w_wp_en;
  (* init = 30'h00000000 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:30" *)
  wire [29:0] port__x_rp_data;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:29" *)
  wire [29:0] w_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  wire w_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:30" *)
  output [29:0] x_data;
  reg [29:0] x_data = 30'h00000000;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:20" *)
  always @(posedge clk)
    x_data <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$29 ) begin end
    \$1  = x_data;
    if (port__w_wp_en) begin
      \$1  = port__w_wp_data;
    end
    if (rst) begin
      \$1  = 30'h00000000;
    end
  end
  assign _storage = x_data;
  assign port__x_rp_data = x_data;
  assign port__m_wp_data = m_data;
  assign port__m_wp_rdy = 1'h1;
  assign m_rdy = 1'h1;
  assign w_en = 1'h0;
  assign w_data = 30'h00000000;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:46" *)
(* generator = "Amaranth" *)
module \minerva_cpu.exception.csr_bank.mtvec.mode (rst, port__w_wp_en, m_data, port__w_wp_data, x_data, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$30  = 0;
  reg [1:0] \$1 ;
  (* enum_base_type = "MTVEC.Mode" *)
  (* enum_value_00 = "DIRECT" *)
  (* enum_value_01 = "VECTORED" *)
  (* init = 2'h0 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:20" *)
  wire [1:0] _storage;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* enum_base_type = "MTVEC.Mode" *)
  (* enum_value_00 = "DIRECT" *)
  (* enum_value_01 = "VECTORED" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:68" *)
  input [1:0] m_data;
  wire [1:0] m_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:27" *)
  wire m_rdy;
  (* enum_base_type = "MTVEC.Mode" *)
  (* enum_value_00 = "DIRECT" *)
  (* enum_value_01 = "VECTORED" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:68" *)
  wire [1:0] port__m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:33" *)
  wire port__m_wp_rdy;
  (* enum_base_type = "MTVEC.Mode" *)
  (* enum_value_00 = "DIRECT" *)
  (* enum_value_01 = "VECTORED" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:68" *)
  input [1:0] port__w_wp_data;
  wire [1:0] port__w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:36" *)
  input port__w_wp_en;
  wire port__w_wp_en;
  (* enum_base_type = "MTVEC.Mode" *)
  (* enum_value_00 = "DIRECT" *)
  (* enum_value_01 = "VECTORED" *)
  (* init = 2'h0 *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:68" *)
  wire [1:0] port__x_rp_data;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* enum_base_type = "MTVEC.Mode" *)
  (* enum_value_00 = "DIRECT" *)
  (* enum_value_01 = "VECTORED" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:68" *)
  wire [1:0] w_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:30" *)
  wire w_en;
  (* enum_base_type = "MTVEC.Mode" *)
  (* enum_value_00 = "DIRECT" *)
  (* enum_value_01 = "VECTORED" *)
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/reg.py:68" *)
  output [1:0] x_data;
  reg [1:0] x_data = 2'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/csr/action.py:20" *)
  always @(posedge clk)
    x_data <= \$1 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$30 ) begin end
    \$1  = x_data;
    if (port__w_wp_en) begin
      \$1  = port__w_wp_data;
    end
    if (rst) begin
      \$1  = 2'h0;
    end
  end
  assign _storage = x_data;
  assign port__x_rp_data = x_data;
  assign port__m_wp_data = m_data;
  assign port__m_wp_rdy = 1'h0;
  assign m_rdy = 1'h0;
  assign w_en = 1'h0;
  assign w_data = 2'h0;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:32" *)
(* generator = "Amaranth" *)
module \minerva_cpu.f (rst, valid, sink__ready, \valid$7 , source__ready, \valid$5 , \valid$9 , m_trap, sink__payload, \sink__payload$8 , sink__valid, source__valid, d_branch_taken, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$31  = 0;
  wire \$1 ;
  wire \$10 ;
  wire \$11 ;
  wire \$12 ;
  wire \$13 ;
  wire \$14 ;
  wire \$15 ;
  wire \$16 ;
  wire [1:0] \$17 ;
  reg \$18 ;
  wire \$2 ;
  wire \$3 ;
  wire \$4 ;
  wire \$5 ;
  wire \$6 ;
  wire \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/predict.py:15" *)
  input d_branch_taken;
  wire d_branch_taken;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:206" *)
  input m_trap;
  wire m_trap;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:16" *)
  wire ready;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  input [201:0] sink__payload;
  wire [201:0] sink__payload;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  input [247:0] \sink__payload$8 ;
  wire [247:0] \sink__payload$8 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$8.branch_predict_taken ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$8.branch_taken ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload$8.branch_target ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$8.bypass_m ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$8.compare ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$8.condition_met ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload$8.csr_result ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$8.csr_we ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$8.divide ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$8.ebreak ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$8.ecall ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [29:0] \sink__payload$8.fetch_badaddr ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$8.fetch_error ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [2:0] \sink__payload$8.funct3 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$8.illegal ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload$8.instruction ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$8.load ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$8.loadstore_misaligned ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$8.mret ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$8.multiply ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload$8.pc ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [4:0] \sink__payload$8.rd ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$8.rd_we ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload$8.result ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$8.shift ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload$8.store ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload$8.store_data ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.adder_sub ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.auipc ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.branch ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.branch_predict_taken ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload.branch_target ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.bypass_m ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.bypass_x ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.compare ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.csr_clear ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.csr_fmt_i ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.csr_re ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.csr_set ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.csr_we ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.direction ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.divide ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.ebreak ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.ecall ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.fence_i ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [29:0] \sink__payload.fetch_badaddr ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.fetch_error ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [2:0] \sink__payload.funct3 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.illegal ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload.immediate ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload.instruction ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.jump ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.load ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.logic ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.lui ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.mret ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.multiply ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload.pc ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [4:0] \sink__payload.rd ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.rd_we ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [4:0] \sink__payload.rs1 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.rs1_re ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.rs2_re ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.sext ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.shift ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.store ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:16" *)
  output sink__ready;
  wire sink__ready;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:49" *)
  input sink__valid;
  wire sink__valid;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:50" *)
  input source__ready;
  wire source__ready;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:49" *)
  output source__valid;
  reg source__valid = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:15" *)
  output valid;
  wire valid;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:15" *)
  input \valid$5 ;
  wire \valid$5 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:15" *)
  input \valid$7 ;
  wire \valid$7 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:15" *)
  input \valid$9 ;
  wire \valid$9 ;
  assign \$1  = sink__payload[193] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:506" *) \valid$5 ;
  assign \$3  = d_branch_taken & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:577" *) \valid$7 ;
  assign \$4  = \$2  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:26" *) \$3 ;
  assign \$5  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:579" *) \sink__payload$8 [212];
  assign \$6  = \sink__payload$8 [213] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:579" *) \$5 ;
  assign \$7  = \$6  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:579" *) \valid$9 ;
  assign \$8  = \$4  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:26" *) \$7 ;
  assign \$9  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:582" *) \sink__payload$8 [213];
  assign \$10  = \$9  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:582" *) \sink__payload$8 [212];
  assign \$11  = \$10  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:582" *) \valid$9 ;
  assign \$12  = \$8  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:26" *) \$11 ;
  assign \$13  = m_trap | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:584" *) \sink__payload$8 [247];
  assign \$14  = \$13  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:584" *) \valid$9 ;
  assign \$15  = \$12  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:26" *) \$14 ;
  assign \$16  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:36" *) \$15 ;
  assign valid = sink__valid & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:36" *) \$16 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:49" *)
  always @(posedge clk)
    source__valid <= \$18 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$31 ) begin end
    \$18  = source__valid;
    if (\$17 [0]) begin
      \$18  = valid;
    end else if (source__ready) begin
      \$18  = 1'h0;
    end
    if (rst) begin
      \$18  = 1'h0;
    end
  end
  assign ready = \$17 [0];
  assign sink__ready = \$17 [0];
  assign \sink__payload.pc  = sink__payload[31:0];
  assign \sink__payload.instruction  = sink__payload[63:32];
  assign \sink__payload.fetch_error  = sink__payload[64];
  assign \sink__payload.fetch_badaddr  = sink__payload[94:65];
  assign \sink__payload.illegal  = sink__payload[95];
  assign \sink__payload.rd  = sink__payload[100:96];
  assign \sink__payload.rs1  = sink__payload[105:101];
  assign \sink__payload.rd_we  = sink__payload[106];
  assign \sink__payload.rs1_re  = sink__payload[107];
  assign \sink__payload.rs2_re  = sink__payload[108];
  assign \sink__payload.immediate  = sink__payload[140:109];
  assign \sink__payload.bypass_x  = sink__payload[141];
  assign \sink__payload.bypass_m  = sink__payload[142];
  assign \sink__payload.funct3  = sink__payload[145:143];
  assign \sink__payload.lui  = sink__payload[146];
  assign \sink__payload.auipc  = sink__payload[147];
  assign \sink__payload.load  = sink__payload[148];
  assign \sink__payload.store  = sink__payload[149];
  assign \sink__payload.adder_sub  = sink__payload[150];
  assign \sink__payload.logic  = sink__payload[151];
  assign \sink__payload.multiply  = sink__payload[152];
  assign \sink__payload.divide  = sink__payload[153];
  assign \sink__payload.shift  = sink__payload[154];
  assign \sink__payload.direction  = sink__payload[155];
  assign \sink__payload.sext  = sink__payload[156];
  assign \sink__payload.jump  = sink__payload[157];
  assign \sink__payload.compare  = sink__payload[158];
  assign \sink__payload.branch  = sink__payload[159];
  assign \sink__payload.branch_target  = sink__payload[191:160];
  assign \sink__payload.branch_predict_taken  = sink__payload[192];
  assign \sink__payload.fence_i  = sink__payload[193];
  assign \sink__payload.csr_re  = sink__payload[194];
  assign \sink__payload.csr_we  = sink__payload[195];
  assign \sink__payload.csr_fmt_i  = sink__payload[196];
  assign \sink__payload.csr_set  = sink__payload[197];
  assign \sink__payload.csr_clear  = sink__payload[198];
  assign \sink__payload.ecall  = sink__payload[199];
  assign \sink__payload.ebreak  = sink__payload[200];
  assign \sink__payload.mret  = sink__payload[201];
  assign \sink__payload$8.pc  = \sink__payload$8 [31:0];
  assign \sink__payload$8.instruction  = \sink__payload$8 [63:32];
  assign \sink__payload$8.fetch_error  = \sink__payload$8 [64];
  assign \sink__payload$8.fetch_badaddr  = \sink__payload$8 [94:65];
  assign \sink__payload$8.illegal  = \sink__payload$8 [95];
  assign \sink__payload$8.loadstore_misaligned  = \sink__payload$8 [96];
  assign \sink__payload$8.ecall  = \sink__payload$8 [97];
  assign \sink__payload$8.ebreak  = \sink__payload$8 [98];
  assign \sink__payload$8.rd  = \sink__payload$8 [103:99];
  assign \sink__payload$8.rd_we  = \sink__payload$8 [104];
  assign \sink__payload$8.bypass_m  = \sink__payload$8 [105];
  assign \sink__payload$8.funct3  = \sink__payload$8 [108:106];
  assign \sink__payload$8.result  = \sink__payload$8 [140:109];
  assign \sink__payload$8.shift  = \sink__payload$8 [141];
  assign \sink__payload$8.load  = \sink__payload$8 [142];
  assign \sink__payload$8.store  = \sink__payload$8 [143];
  assign \sink__payload$8.store_data  = \sink__payload$8 [175:144];
  assign \sink__payload$8.compare  = \sink__payload$8 [176];
  assign \sink__payload$8.multiply  = \sink__payload$8 [177];
  assign \sink__payload$8.divide  = \sink__payload$8 [178];
  assign \sink__payload$8.condition_met  = \sink__payload$8 [179];
  assign \sink__payload$8.branch_target  = \sink__payload$8 [211:180];
  assign \sink__payload$8.branch_taken  = \sink__payload$8 [212];
  assign \sink__payload$8.branch_predict_taken  = \sink__payload$8 [213];
  assign \sink__payload$8.csr_we  = \sink__payload$8 [214];
  assign \sink__payload$8.csr_result  = \sink__payload$8 [246:215];
  assign \sink__payload$8.mret  = \sink__payload$8 [247];
  assign \$2  = \$1 ;
  assign \$17  = { 1'h0, source__ready };
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:162" *)
(* generator = "Amaranth" *)
module \minerva_cpu.fetch (bus__ack, bus__err, clk, rst, a_flush, s1_ready, s2_valid, f_ready, ibus__adr, ibus__dat_w, ibus__sel, ibus__cyc, ibus__stb, ibus__we, ibus__cti, ibus__bte, f_pc, a_pc, f_busy, f_instruction, a_busy
, f_fetch_error, f_badaddr, bus__dat_r);
  reg \$auto$verilog_backend.cc:2355:dump_module$32  = 0;
  wire [29:0] \$1 ;
  reg \$10 ;
  reg \$11 ;
  reg [31:0] \$12 ;
  reg [29:0] \$13 ;
  reg \$14 ;
  reg [29:0] \$15 ;
  wire \$2 ;
  wire \$3 ;
  wire \$4 ;
  wire \$5 ;
  wire \$6 ;
  wire \$7 ;
  reg \$8 ;
  reg \$9 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  output a_busy;
  reg a_busy = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:138" *)
  input a_flush;
  wire a_flush;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:166" *)
  reg a_icache_select;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:137" *)
  input [31:0] a_pc;
  wire [31:0] a_pc;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:140" *)
  wire a_ready;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:141" *)
  wire a_valid;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:226" *)
  reg [31:0] bare_rdata = 32'd0;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  input bus__ack;
  wire bus__ack;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  wire [29:0] bus__adr;
  (* enum_base_type = "BurstTypeExt" *)
  (* enum_value_00 = "LINEAR" *)
  (* enum_value_01 = "WRAP_4" *)
  (* enum_value_10 = "WRAP_8" *)
  (* enum_value_11 = "WRAP_16" *)
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:138" *)
  wire [1:0] bus__bte;
  (* enum_base_type = "CycleType" *)
  (* enum_value_000 = "CLASSIC" *)
  (* enum_value_001 = "CONST_BURST" *)
  (* enum_value_010 = "INCR_BURST" *)
  (* enum_value_111 = "END_OF_BURST" *)
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:136" *)
  wire [2:0] bus__cti;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  wire bus__cyc;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  input [31:0] bus__dat_r;
  wire [31:0] bus__dat_r;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  wire [31:0] bus__dat_w;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:128" *)
  input bus__err;
  wire bus__err;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  wire [3:0] bus__sel;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  wire bus__stb;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  wire bus__we;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:92" *)
  wire bus_ack;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [28:0] bus_addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [4:0] \bus_addr.line ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [21:0] \bus_addr.tag ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [1:0] \bus_addr.word ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:93" *)
  wire [31:0] bus_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:91" *)
  wire bus_last;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:90" *)
  wire bus_req;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:147" *)
  output [29:0] f_badaddr;
  reg [29:0] f_badaddr = 30'h00000000;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:144" *)
  output f_busy;
  reg f_busy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:146" *)
  output f_fetch_error;
  reg f_fetch_error = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:192" *)
  reg f_flush = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:191" *)
  reg f_icache_select = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:145" *)
  output [31:0] f_instruction;
  reg [31:0] f_instruction;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:143" *)
  input [31:0] f_pc;
  wire [31:0] f_pc;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:148" *)
  input f_ready;
  wire f_ready;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:149" *)
  wire f_valid;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  wire ibus__ack;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  output [29:0] ibus__adr;
  wire [29:0] ibus__adr;
  (* enum_base_type = "BurstTypeExt" *)
  (* enum_value_00 = "LINEAR" *)
  (* enum_value_01 = "WRAP_4" *)
  (* enum_value_10 = "WRAP_8" *)
  (* enum_value_11 = "WRAP_16" *)
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:138" *)
  output [1:0] ibus__bte;
  wire [1:0] ibus__bte;
  (* enum_base_type = "CycleType" *)
  (* enum_value_000 = "CLASSIC" *)
  (* enum_value_001 = "CONST_BURST" *)
  (* enum_value_010 = "INCR_BURST" *)
  (* enum_value_111 = "END_OF_BURST" *)
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:136" *)
  output [2:0] ibus__cti;
  wire [2:0] ibus__cti;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  output ibus__cyc;
  wire ibus__cyc;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  wire [31:0] ibus__dat_r;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  output [31:0] ibus__dat_w;
  wire [31:0] ibus__dat_w;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:128" *)
  wire ibus__err;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  output [3:0] ibus__sel;
  wire [3:0] ibus__sel;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  output ibus__stb;
  wire ibus__stb;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  output ibus__we;
  wire ibus__we;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  wire port__ack;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  wire \port__ack$61 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  wire [29:0] port__adr;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  reg [29:0] \port__adr$65  = 30'h00000000;
  (* enum_base_type = "BurstTypeExt" *)
  (* enum_value_00 = "LINEAR" *)
  (* enum_value_01 = "WRAP_4" *)
  (* enum_value_10 = "WRAP_8" *)
  (* enum_value_11 = "WRAP_16" *)
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:138" *)
  wire [1:0] port__bte;
  (* enum_base_type = "CycleType" *)
  (* enum_value_000 = "CLASSIC" *)
  (* enum_value_001 = "CONST_BURST" *)
  (* enum_value_010 = "INCR_BURST" *)
  (* enum_value_111 = "END_OF_BURST" *)
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:136" *)
  wire [2:0] port__cti;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  wire port__cyc;
  (* init = 1'h0 *)
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  wire \port__cyc$50 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  wire [31:0] port__dat_r;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  wire [31:0] \port__dat_r$64 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:128" *)
  wire port__err;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:128" *)
  wire \port__err$62 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  wire [3:0] port__sel;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  wire [3:0] \port__sel$48 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  wire port__stb;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  reg \port__stb$63  = 1'h0;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [28:0] s1_addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [4:0] \s1_addr.line ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [21:0] \s1_addr.tag ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [1:0] \s1_addr.word ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:140" *)
  input s1_ready;
  wire s1_ready;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [28:0] s2_addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [4:0] \s2_addr.line ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [21:0] \s2_addr.tag ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [1:0] \s2_addr.word ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:86" *)
  wire s2_busy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:87" *)
  wire [31:0] s2_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [2:0] s2_op;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire \s2_op.evict ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire \s2_op.flush ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire \s2_op.read ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:149" *)
  input s2_valid;
  wire s2_valid;
  assign \$2  = ! (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ast.py:1317" *) \$1 ;
  assign port__cti = bus_last ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:219" *) 3'h7 : 3'h2;
  assign bus_ack = port__ack | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:221" *) port__err;
  assign \$3  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:234" *) a_icache_select;
  assign \$5  = \$4  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:234" *) s1_ready;
  assign \$6  = \port__ack$61  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:228" *) \port__err$62 ;
  assign \$7  = ibus__cyc & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:244" *) bus__err;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:191" *)
  always @(posedge clk)
    f_icache_select <= \$8 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:192" *)
  always @(posedge clk)
    f_flush <= \$9 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  always @(posedge clk)
    a_busy <= \$10 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  always @(posedge clk)
    \port__stb$63  <= \$11 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:226" *)
  always @(posedge clk)
    bare_rdata <= \$12 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  always @(posedge clk)
    \port__adr$65  <= \$13 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:146" *)
  always @(posedge clk)
    f_fetch_error <= \$14 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:147" *)
  always @(posedge clk)
    f_badaddr <= \$15 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:210" *)
  \minerva_cpu.fetch.ibus_arbiter  ibus_arbiter (
    .bus__ack(bus__ack),
    .bus__adr(ibus__adr),
    .bus__bte(ibus__bte),
    .bus__cti(ibus__cti),
    .bus__cyc(ibus__cyc),
    .bus__dat_w(ibus__dat_w),
    .bus__err(bus__err),
    .bus__sel(ibus__sel),
    .bus__stb(ibus__stb),
    .bus__we(ibus__we),
    .clk(clk),
    .\port$1682$0 (bus_addr),
    .port__ack(port__ack),
    .\port__ack$14 (\port__ack$61 ),
    .\port__adr$18 (\port__adr$65 ),
    .port__cti(port__cti),
    .port__cyc(port__cyc),
    .\port__cyc$5 (a_busy),
    .port__dat_r(bus__dat_r),
    .port__err(port__err),
    .\port__err$15 (\port__err$62 ),
    .\port__stb$27 (\port__stb$63 ),
    .rst(rst)
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:164" *)
  \minerva_cpu.fetch.icache  icache (
    .bus_ack(bus_ack),
    .bus_addr(bus_addr),
    .bus_data(bus__dat_r),
    .bus_last(bus_last),
    .bus_req(port__cyc),
    .clk(clk),
    .rst(rst),
    .s1_addr(a_pc[30:2]),
    .s1_ready(s1_ready),
    .s2_addr(f_pc[30:2]),
    .s2_busy(s2_busy),
    .s2_data(s2_data),
    .s2_op(s2_op),
    .s2_valid(s2_valid)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$32 ) begin end
    a_icache_select = 1'h0;
    if (\$2 ) begin
      a_icache_select = 1'h1;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$32 ) begin end
    (* full_case = 32'd1 *)
    if (f_icache_select) begin
      f_busy = s2_busy;
    end else begin
      f_busy = a_busy;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$32 ) begin end
    (* full_case = 32'd1 *)
    if (f_fetch_error) begin
      f_instruction = 32'd19;
    end else if (f_icache_select) begin
      f_instruction = s2_data;
    end else begin
      f_instruction = bare_rdata;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$32 ) begin end
    \$8  = f_icache_select;
    if (s1_ready) begin
      \$8  = a_icache_select;
    end
    if (rst) begin
      \$8  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$32 ) begin end
    \$9  = f_flush;
    if (s1_ready) begin
      \$9  = a_flush;
    end
    if (rst) begin
      \$9  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$32 ) begin end
    \$10  = a_busy;
    if (a_busy) begin
      if (\$6 ) begin
        \$10  = 1'h0;
      end
    end else if (\$5 ) begin
      \$10  = 1'h1;
    end
    if (rst) begin
      \$10  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$32 ) begin end
    \$11  = \port__stb$63 ;
    if (a_busy) begin
      if (\$6 ) begin
        \$11  = 1'h0;
      end
    end else if (\$5 ) begin
      \$11  = 1'h1;
    end
    if (rst) begin
      \$11  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$32 ) begin end
    \$12  = bare_rdata;
    if (a_busy) begin
      if (\$6 ) begin
        \$12  = bus__dat_r;
      end
    end
    if (rst) begin
      \$12  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$32 ) begin end
    \$13  = \port__adr$65 ;
    if (a_busy) begin
    end else if (\$5 ) begin
      \$13  = a_pc[31:2];
    end
    if (rst) begin
      \$13  = 30'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$32 ) begin end
    \$14  = f_fetch_error;
    if (\$7 ) begin
      \$14  = 1'h1;
    end else if (f_ready) begin
      \$14  = 1'h0;
    end
    if (rst) begin
      \$14  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$32 ) begin end
    \$15  = f_badaddr;
    if (\$7 ) begin
      \$15  = ibus__adr;
    end
    if (rst) begin
      \$15  = 30'h00000000;
    end
  end
  assign s1_addr = a_pc[30:2];
  assign a_ready = s1_ready;
  assign s2_addr = f_pc[30:2];
  assign f_valid = s2_valid;
  assign ibus__ack = bus__ack;
  assign bus__adr = ibus__adr;
  assign bus__bte = ibus__bte;
  assign bus__cti = ibus__cti;
  assign bus__cyc = ibus__cyc;
  assign ibus__dat_r = bus__dat_r;
  assign bus__dat_w = ibus__dat_w;
  assign ibus__err = bus__err;
  assign bus__sel = ibus__sel;
  assign bus__stb = ibus__stb;
  assign bus__we = ibus__we;
  assign bus_req = port__cyc;
  assign port__stb = port__cyc;
  assign port__adr = { 1'h0, bus_addr };
  assign port__sel = 4'hf;
  assign port__bte = 2'h1;
  assign bus_data = bus__dat_r;
  assign port__dat_r = bus__dat_r;
  assign \port__sel$48  = 4'hf;
  assign \port__cyc$50  = a_busy;
  assign a_valid = 1'h1;
  assign \port__dat_r$64  = bus__dat_r;
  assign \s1_addr.word  = a_pc[3:2];
  assign \s1_addr.line  = a_pc[8:4];
  assign \s1_addr.tag  = a_pc[30:9];
  assign \s2_addr.word  = f_pc[3:2];
  assign \s2_addr.line  = f_pc[8:4];
  assign \s2_addr.tag  = f_pc[30:9];
  assign \s2_op.read  = s2_op[0];
  assign \s2_op.flush  = s2_op[1];
  assign \s2_op.evict  = s2_op[2];
  assign \bus_addr.word  = bus_addr[1:0];
  assign \bus_addr.line  = bus_addr[6:2];
  assign \bus_addr.tag  = bus_addr[28:7];
  assign s2_op[1] = f_flush;
  assign s2_op[2] = 1'h0;
  assign s2_op[0] = f_icache_select;
  assign \$1 [26:0] = 27'h0000000;
  assign \$1 [29:27] = a_pc[31:29];
  assign \$4  = \$3 ;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:31" *)
(* generator = "Amaranth" *)
module \minerva_cpu.fetch.ibus_arbiter (bus__ack, bus__err, clk, rst, port__cti, port__ack, port__err, \port__ack$14 , \port__err$15 , bus__adr, bus__dat_w, bus__sel, bus__cyc, bus__stb, bus__we, bus__cti, bus__bte, \port__cyc$5 , \port__stb$27 , \port__adr$18 , port__cyc
, \port$1682$0 , port__dat_r);
  reg \$auto$verilog_backend.cc:2355:dump_module$33  = 0;
  wire \$1 ;
  wire [3:0] \$10 ;
  wire [3:0] \$11 ;
  wire [3:0] \$12 ;
  wire \$13 ;
  wire \$14 ;
  wire \$15 ;
  wire \$16 ;
  wire \$17 ;
  wire \$18 ;
  wire \$19 ;
  wire [2:0] \$2 ;
  wire \$20 ;
  wire \$21 ;
  wire [2:0] \$22 ;
  wire [2:0] \$23 ;
  wire [2:0] \$24 ;
  wire [1:0] \$25 ;
  wire [1:0] \$26 ;
  wire [1:0] \$27 ;
  reg [1:0] \$28 ;
  wire [2:0] \$3 ;
  wire [29:0] \$4 ;
  wire [29:0] \$5 ;
  wire [29:0] \$6 ;
  wire [31:0] \$7 ;
  wire [31:0] \$8 ;
  wire [31:0] \$9 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  input bus__ack;
  wire bus__ack;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  output [29:0] bus__adr;
  wire [29:0] bus__adr;
  (* enum_base_type = "BurstTypeExt" *)
  (* enum_value_00 = "LINEAR" *)
  (* enum_value_01 = "WRAP_4" *)
  (* enum_value_10 = "WRAP_8" *)
  (* enum_value_11 = "WRAP_16" *)
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:138" *)
  output [1:0] bus__bte;
  wire [1:0] bus__bte;
  (* enum_base_type = "CycleType" *)
  (* enum_value_000 = "CLASSIC" *)
  (* enum_value_001 = "CONST_BURST" *)
  (* enum_value_010 = "INCR_BURST" *)
  (* enum_value_111 = "END_OF_BURST" *)
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:136" *)
  output [2:0] bus__cti;
  wire [2:0] bus__cti;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  output bus__cyc;
  wire bus__cyc;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  wire [31:0] bus__dat_r;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  output [31:0] bus__dat_w;
  wire [31:0] bus__dat_w;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:128" *)
  input bus__err;
  wire bus__err;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  output [3:0] bus__sel;
  wire [3:0] bus__sel;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  output bus__stb;
  wire bus__stb;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  output bus__we;
  wire bus__we;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:36" *)
  wire [1:0] gnt;
  input [28:0] \port$1682$0 ;
  wire [28:0] \port$1682$0 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  output port__ack;
  wire port__ack;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  output \port__ack$14 ;
  wire \port__ack$14 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  wire [29:0] port__adr;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  input [29:0] \port__adr$18 ;
  wire [29:0] \port__adr$18 ;
  (* enum_base_type = "BurstTypeExt" *)
  (* enum_value_00 = "LINEAR" *)
  (* enum_value_01 = "WRAP_4" *)
  (* enum_value_10 = "WRAP_8" *)
  (* enum_value_11 = "WRAP_16" *)
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:138" *)
  wire [1:0] port__bte;
  (* enum_base_type = "BurstTypeExt" *)
  (* enum_value_00 = "LINEAR" *)
  (* enum_value_01 = "WRAP_4" *)
  (* enum_value_10 = "WRAP_8" *)
  (* enum_value_11 = "WRAP_16" *)
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:138" *)
  wire [1:0] \port__bte$36 ;
  (* enum_base_type = "CycleType" *)
  (* enum_value_000 = "CLASSIC" *)
  (* enum_value_001 = "CONST_BURST" *)
  (* enum_value_010 = "INCR_BURST" *)
  (* enum_value_111 = "END_OF_BURST" *)
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:136" *)
  input [2:0] port__cti;
  wire [2:0] port__cti;
  (* enum_base_type = "CycleType" *)
  (* enum_value_000 = "CLASSIC" *)
  (* enum_value_001 = "CONST_BURST" *)
  (* enum_value_010 = "INCR_BURST" *)
  (* enum_value_111 = "END_OF_BURST" *)
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:136" *)
  wire [2:0] \port__cti$33 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  input port__cyc;
  wire port__cyc;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  input \port__cyc$5 ;
  wire \port__cyc$5 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  input [31:0] port__dat_r;
  wire [31:0] port__dat_r;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  wire [31:0] \port__dat_r$13 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  wire [31:0] port__dat_w;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  wire [31:0] \port__dat_w$21 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:128" *)
  output port__err;
  wire port__err;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:128" *)
  output \port__err$15 ;
  wire \port__err$15 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  wire [3:0] port__sel;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  wire [3:0] \port__sel$24 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  wire port__stb;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  input \port__stb$27 ;
  wire \port__stb$27 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  wire port__we;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  wire \port__we$30 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:35" *)
  reg [1:0] req = 2'h0;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  assign \$1  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:38" *) bus__cyc;
  assign \$2  = - (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:42" *) req;
  assign \$3  = { 1'h0, req } & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:42" *) \$2 ;
  assign port__ack = bus__ack & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:65" *) \$3 [0];
  assign port__err = bus__err & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:66" *) \$3 [0];
  assign \port__ack$14  = bus__ack & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:65" *) \$3 [1];
  assign \port__err$15  = bus__err & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:66" *) \$3 [1];
  assign \$4  = \$3 [0] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:54" *) { 1'h0, \port$1682$0  } : 30'h00000000;
  assign \$6  = \$3 [1] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:54" *) \port__adr$18  : 30'h00000000;
  assign bus__adr = \$5  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:54" *) \$6 ;
  assign \$10  = \$3 [0] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:56" *) 4'hf : 4'h0;
  assign \$12  = \$3 [1] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:56" *) 4'hf : 4'h0;
  assign bus__sel = \$11  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:56" *) \$12 ;
  assign \$13  = \$3 [0] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:57" *) port__cyc : 1'h0;
  assign \$15  = \$3 [1] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:57" *) \port__cyc$5  : 1'h0;
  assign bus__cyc = \$14  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:57" *) \$15 ;
  assign \$16  = \$3 [0] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:58" *) port__cyc : 1'h0;
  assign \$18  = \$3 [1] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:58" *) \port__stb$27  : 1'h0;
  assign bus__stb = \$17  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:58" *) \$18 ;
  assign \$22  = \$3 [0] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:60" *) port__cti : 3'h0;
  assign \$25  = \$3 [0] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:61" *) 2'h1 : 2'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:35" *)
  always @(posedge clk)
    req <= \$28 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$33 ) begin end
    \$28  = req;
    if (\$1 ) begin
      \$28 [0] = port__cyc;
      \$28 [1] = \port__cyc$5 ;
    end
    if (rst) begin
      \$28  = 2'h0;
    end
  end
  assign gnt = \$3 [1:0];
  assign bus__dat_r = port__dat_r;
  assign \port__dat_r$13  = port__dat_r;
  assign port__adr = { 1'h0, \port$1682$0  };
  assign port__dat_w = 32'd0;
  assign \port__dat_w$21  = 32'd0;
  assign port__sel = 4'hf;
  assign \port__sel$24  = 4'hf;
  assign port__stb = port__cyc;
  assign port__we = 1'h0;
  assign \port__we$30  = 1'h0;
  assign \port__cti$33  = 3'h0;
  assign port__bte = 2'h1;
  assign \port__bte$36  = 2'h0;
  assign \$14  = \$13 ;
  assign \$5  = \$4 ;
  assign \$7  = 32'd0;
  assign \$8  = 32'd0;
  assign \$9  = 32'd0;
  assign bus__dat_w = 32'd0;
  assign \$11  = \$10 ;
  assign \$17  = \$16 ;
  assign \$19  = 1'h0;
  assign \$20  = 1'h0;
  assign \$21  = 1'h0;
  assign bus__we = 1'h0;
  assign \$23  = \$22 ;
  assign \$24  = 3'h0;
  assign bus__cti = \$22 ;
  assign \$26  = \$25 ;
  assign \$27  = 2'h0;
  assign bus__bte = \$25 ;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:99" *)
(* generator = "Amaranth" *)
module \minerva_cpu.fetch.icache (clk, rst, s1_ready, s2_valid, bus_ack, s2_data, s2_addr, s1_addr, s2_op, s2_busy, bus_req, bus_last, bus_addr, bus_data);
  reg \$auto$verilog_backend.cc:2355:dump_module$34  = 0;
  wire \$1 ;
  wire \$10 ;
  wire \$11 ;
  wire \$12 ;
  wire \$13 ;
  wire \$14 ;
  wire \$15 ;
  wire \$16 ;
  wire \$17 ;
  wire \$18 ;
  wire \$19 ;
  wire \$2 ;
  wire \$20 ;
  wire \$21 ;
  wire \$22 ;
  wire \$23 ;
  wire \$24 ;
  wire \$25 ;
  wire \$26 ;
  wire \$27 ;
  wire \$28 ;
  wire \$29 ;
  wire \$3 ;
  wire \$30 ;
  wire \$31 ;
  wire [5:0] \$32 ;
  wire [2:0] \$33 ;
  reg [6:0] \$34 ;
  reg [4:0] \$35 ;
  reg [2:0] \$36 ;
  reg [28:0] \$37 ;
  wire \$4 ;
  wire \$5 ;
  wire \$6 ;
  wire \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:92" *)
  input bus_ack;
  wire bus_ack;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  output [28:0] bus_addr;
  reg [28:0] bus_addr = 29'h00000000;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [4:0] \bus_addr.line ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [21:0] \bus_addr.tag ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [1:0] \bus_addr.word ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:93" *)
  input [31:0] bus_data;
  wire [31:0] bus_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:91" *)
  output bus_last;
  reg bus_last;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:90" *)
  output bus_req;
  reg bus_req;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:240" *)
  wire [6:0] dat_rp__addr;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:241" *)
  wire [31:0] dat_rp__data;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:401" *)
  reg [6:0] dat_wp__addr;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:402" *)
  reg [31:0] dat_wp__data;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:400" *)
  reg dat_wp__en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:130" *)
  wire flush_done;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:129" *)
  reg [4:0] flush_line = 5'h1f;
  (* src = "/usr/lib/python3.13/contextlib.py:148" *)
  reg [2:0] fsm_state = 3'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:101" *)
  reg [6:0] mem_rp_addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:101" *)
  wire [4:0] \mem_rp_addr.line ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:101" *)
  wire [1:0] \mem_rp_addr.word ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:103" *)
  reg [6:0] mem_rp_addr_saved = 7'h00;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:103" *)
  wire [4:0] \mem_rp_addr_saved.line ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:103" *)
  wire [1:0] \mem_rp_addr_saved.word ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  input [28:0] s1_addr;
  wire [28:0] s1_addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [4:0] \s1_addr.line ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [21:0] \s1_addr.tag ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [1:0] \s1_addr.word ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:81" *)
  input s1_ready;
  wire s1_ready;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  input [28:0] s2_addr;
  wire [28:0] s2_addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [4:0] \s2_addr.line ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [21:0] \s2_addr.tag ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [1:0] \s2_addr.word ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:86" *)
  output s2_busy;
  reg s2_busy;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:241" *)
  output [31:0] s2_data;
  wire [31:0] s2_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  input [2:0] s2_op;
  wire [2:0] s2_op;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire \s2_op.evict ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire \s2_op.flush ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire \s2_op.read ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:85" *)
  input s2_valid;
  wire s2_valid;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:240" *)
  wire [4:0] tag_rp__addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:22" *)
  wire [22:0] tag_rp__data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:22" *)
  wire [21:0] \tag_rp__data.tag ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:22" *)
  wire \tag_rp__data.valid ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:401" *)
  reg [4:0] tag_wp__addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:23" *)
  reg [22:0] tag_wp__data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:23" *)
  wire [21:0] \tag_wp__data.tag ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:23" *)
  wire \tag_wp__data.valid ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:400" *)
  reg tag_wp__en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:111" *)
  wire way_hit;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:112" *)
  wire [-1:0] way_lru;
  assign \$1  = tag_rp__data[21:0] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:119" *) s2_addr[28:7];
  assign way_hit = tag_rp__data[22] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:119" *) \$1 ;
  assign flush_done = ! (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:135" *) flush_line;
  assign \$2  = s2_op[1] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:139" *) s2_valid;
  assign \$3  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:139" *) flush_done;
  assign \$4  = \$2  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:139" *) \$3 ;
  assign \$5  = s2_op[2] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:141" *) s2_valid;
  assign \$7  = \$5  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:141" *) \$6 ;
  assign \$8  = s2_op[0] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:143" *) s2_valid;
  assign \$10  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:143" *) \$9 ;
  assign \$11  = \$8  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:143" *) \$10 ;
  assign \$12  = bus_addr[1:0] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:177" *) 2'h3;
  assign \$17  = ! (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_dsl.py:486" *) fsm_state;
  assign \$18  = fsm_state == (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_dsl.py:486" *) 1'h1;
  assign \$19  = fsm_state == (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h2;
  assign \$20  = fsm_state == (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h3;
  assign \$21  = fsm_state == (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h4;
  assign \$22  = s2_op[1] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:139" *) s2_valid;
  assign \$23  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:139" *) flush_done;
  assign \$24  = \$22  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:139" *) \$23 ;
  assign \$25  = s2_op[2] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:141" *) s2_valid;
  assign \$27  = \$25  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:141" *) \$26 ;
  assign \$28  = s2_op[0] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:143" *) s2_valid;
  assign \$30  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:143" *) \$29 ;
  assign \$31  = \$28  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:143" *) \$30 ;
  assign \$32  = flush_line - (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:163" *) 1'h1;
  assign \$33  = bus_addr[1:0] + (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:193" *) 1'h1;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:103" *)
  always @(posedge clk)
    mem_rp_addr_saved <= \$34 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:129" *)
  always @(posedge clk)
    flush_line <= \$35 ;
  (* src = "/usr/lib/python3.13/contextlib.py:148" *)
  always @(posedge clk)
    fsm_state <= \$36 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  always @(posedge clk)
    bus_addr <= \$37 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:115" *)
  \minerva_cpu.fetch.icache.way_0  way_0 (
    .clk(clk),
    .dat_rp__addr(mem_rp_addr),
    .dat_rp__data(s2_data),
    .dat_wp__addr(dat_wp__addr),
    .dat_wp__data(dat_wp__data),
    .dat_wp__en(dat_wp__en),
    .rst(rst),
    .tag_rp__data(tag_rp__data),
    .tag_wp__addr(tag_wp__addr),
    .tag_wp__data(tag_wp__data),
    .tag_wp__en(tag_wp__en)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$34 ) begin end
    (* full_case = 32'd1 *)
    if (s1_ready) begin
      mem_rp_addr = s1_addr[6:0];
    end else begin
      mem_rp_addr = mem_rp_addr_saved;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$34 ) begin end
    s2_busy = 1'h1;
    casez (fsm_state)
      3'h0:
          (* full_case = 32'd1 *)
          if (\$4 ) begin
          end else if (\$7 ) begin
          end else if (\$11 ) begin
          end else begin
            s2_busy = 1'h0;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$34 ) begin end
    tag_wp__addr = 5'h00;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          tag_wp__addr = flush_line;
      3'h2:
          tag_wp__addr = mem_rp_addr[6:2];
      3'h3:
          tag_wp__addr = bus_addr[6:2];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$34 ) begin end
    tag_wp__en = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          tag_wp__en = 1'h1;
      3'h2:
          tag_wp__en = way_hit;
      3'h3:
          tag_wp__en = \$14 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$34 ) begin end
    tag_wp__data = 23'h000000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          tag_wp__data = 23'h000000;
      3'h2:
          tag_wp__data = 23'h000000;
      3'h3:
          tag_wp__data = { bus_last, bus_addr[28:7] };
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$34 ) begin end
    bus_req = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          bus_req = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$34 ) begin end
    bus_last = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          bus_last = \$12 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$34 ) begin end
    dat_wp__addr = 7'h00;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          dat_wp__addr = bus_addr[6:0];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$34 ) begin end
    dat_wp__en = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          dat_wp__en = \$16 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$34 ) begin end
    dat_wp__data = 32'd0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          dat_wp__data = bus_data;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$34 ) begin end
    \$34  = mem_rp_addr_saved;
    if (s1_ready) begin
      \$34  = mem_rp_addr;
    end
    if (rst) begin
      \$34  = 7'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$34 ) begin end
    \$35  = flush_line;
    if (s1_ready) begin
      \$35  = 5'h1f;
    end
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          (* full_case = 32'd1 *)
          if (flush_done) begin
          end else begin
            \$35  = \$32 [4:0];
          end
    endcase
    if (rst) begin
      \$35  = 5'h1f;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$34 ) begin end
    \$36  = fsm_state;
    casez (fsm_state)
      3'h0:
          if (\$24 ) begin
            \$36  = 3'h1;
          end else if (\$27 ) begin
            \$36  = 3'h2;
          end else if (\$31 ) begin
            \$36  = 3'h3;
          end
      3'h1:
          if (flush_done) begin
            \$36  = 3'h4;
          end
      3'h2:
          \$36  = 3'h4;
      3'h3:
          if (bus_ack) begin
            if (bus_last) begin
              \$36  = 3'h4;
            end
          end
      3'h4:
          \$36  = 3'h0;
    endcase
    if (rst) begin
      \$36  = 3'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$34 ) begin end
    \$37  = bus_addr;
    casez (fsm_state)
      3'h0:
          if (\$24 ) begin
          end else if (\$27 ) begin
          end else if (\$31 ) begin
            \$37 [1:0] = 2'h0;
            \$37 [6:2] = s2_addr[6:2];
            \$37 [28:7] = s2_addr[28:7];
          end
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          if (bus_ack) begin
            (* full_case = 32'd1 *)
            if (bus_last) begin
            end else begin
              \$37 [1:0] = \$33 [1:0];
            end
          end
    endcase
    if (rst) begin
      \$37  = 29'h00000000;
    end
  end
  assign tag_rp__addr = mem_rp_addr[6:2];
  assign dat_rp__addr = mem_rp_addr;
  assign dat_rp__data = s2_data;
  assign \mem_rp_addr.word  = mem_rp_addr[1:0];
  assign \mem_rp_addr.line  = mem_rp_addr[6:2];
  assign \s1_addr.word  = s1_addr[1:0];
  assign \s1_addr.line  = s1_addr[6:2];
  assign \s1_addr.tag  = s1_addr[28:7];
  assign \mem_rp_addr_saved.word  = mem_rp_addr_saved[1:0];
  assign \mem_rp_addr_saved.line  = mem_rp_addr_saved[6:2];
  assign \tag_rp__data.tag  = tag_rp__data[21:0];
  assign \tag_rp__data.valid  = tag_rp__data[22];
  assign \s2_addr.word  = s2_addr[1:0];
  assign \s2_addr.line  = s2_addr[6:2];
  assign \s2_addr.tag  = s2_addr[28:7];
  assign \s2_op.read  = s2_op[0];
  assign \s2_op.flush  = s2_op[1];
  assign \s2_op.evict  = s2_op[2];
  assign \tag_wp__data.tag  = tag_wp__data[21:0];
  assign \tag_wp__data.valid  = tag_wp__data[22];
  assign \bus_addr.word  = bus_addr[1:0];
  assign \bus_addr.line  = bus_addr[6:2];
  assign \bus_addr.tag  = bus_addr[28:7];
  assign \$6  = way_hit;
  assign \$9  = way_hit;
  assign \$13  = 1'h1;
  assign \$14  = bus_ack;
  assign \$15  = 1'h1;
  assign \$16  = bus_ack;
  assign \$26  = way_hit;
  assign \$29  = way_hit;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:28" *)
(* generator = "Amaranth" *)
module \minerva_cpu.fetch.icache.way_0 (rst, tag_rp__data, dat_rp__data, dat_rp__addr, tag_wp__addr, tag_wp__en, tag_wp__data, dat_wp__addr, dat_wp__en, dat_wp__data, clk);
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:240" *)
  input [6:0] dat_rp__addr;
  wire [6:0] dat_rp__addr;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:241" *)
  output [31:0] dat_rp__data;
  wire [31:0] dat_rp__data;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:401" *)
  input [6:0] dat_wp__addr;
  wire [6:0] dat_wp__addr;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:402" *)
  input [31:0] dat_wp__data;
  wire [31:0] dat_wp__data;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:400" *)
  input dat_wp__en;
  wire dat_wp__en;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:240" *)
  wire [4:0] tag_rp__addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:22" *)
  output [22:0] tag_rp__data;
  wire [22:0] tag_rp__data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:22" *)
  wire [21:0] \tag_rp__data.tag ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:22" *)
  wire \tag_rp__data.valid ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:401" *)
  input [4:0] tag_wp__addr;
  wire [4:0] tag_wp__addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:23" *)
  input [22:0] tag_wp__data;
  wire [22:0] tag_wp__data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:23" *)
  wire [21:0] \tag_wp__data.tag ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:23" *)
  wire \tag_wp__data.valid ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:400" *)
  input tag_wp__en;
  wire tag_wp__en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:18" *)
  reg [31:0] dat_mem [127:0];
  initial begin
    dat_mem[0] = 32'd0;
    dat_mem[1] = 32'd0;
    dat_mem[2] = 32'd0;
    dat_mem[3] = 32'd0;
    dat_mem[4] = 32'd0;
    dat_mem[5] = 32'd0;
    dat_mem[6] = 32'd0;
    dat_mem[7] = 32'd0;
    dat_mem[8] = 32'd0;
    dat_mem[9] = 32'd0;
    dat_mem[10] = 32'd0;
    dat_mem[11] = 32'd0;
    dat_mem[12] = 32'd0;
    dat_mem[13] = 32'd0;
    dat_mem[14] = 32'd0;
    dat_mem[15] = 32'd0;
    dat_mem[16] = 32'd0;
    dat_mem[17] = 32'd0;
    dat_mem[18] = 32'd0;
    dat_mem[19] = 32'd0;
    dat_mem[20] = 32'd0;
    dat_mem[21] = 32'd0;
    dat_mem[22] = 32'd0;
    dat_mem[23] = 32'd0;
    dat_mem[24] = 32'd0;
    dat_mem[25] = 32'd0;
    dat_mem[26] = 32'd0;
    dat_mem[27] = 32'd0;
    dat_mem[28] = 32'd0;
    dat_mem[29] = 32'd0;
    dat_mem[30] = 32'd0;
    dat_mem[31] = 32'd0;
    dat_mem[32] = 32'd0;
    dat_mem[33] = 32'd0;
    dat_mem[34] = 32'd0;
    dat_mem[35] = 32'd0;
    dat_mem[36] = 32'd0;
    dat_mem[37] = 32'd0;
    dat_mem[38] = 32'd0;
    dat_mem[39] = 32'd0;
    dat_mem[40] = 32'd0;
    dat_mem[41] = 32'd0;
    dat_mem[42] = 32'd0;
    dat_mem[43] = 32'd0;
    dat_mem[44] = 32'd0;
    dat_mem[45] = 32'd0;
    dat_mem[46] = 32'd0;
    dat_mem[47] = 32'd0;
    dat_mem[48] = 32'd0;
    dat_mem[49] = 32'd0;
    dat_mem[50] = 32'd0;
    dat_mem[51] = 32'd0;
    dat_mem[52] = 32'd0;
    dat_mem[53] = 32'd0;
    dat_mem[54] = 32'd0;
    dat_mem[55] = 32'd0;
    dat_mem[56] = 32'd0;
    dat_mem[57] = 32'd0;
    dat_mem[58] = 32'd0;
    dat_mem[59] = 32'd0;
    dat_mem[60] = 32'd0;
    dat_mem[61] = 32'd0;
    dat_mem[62] = 32'd0;
    dat_mem[63] = 32'd0;
    dat_mem[64] = 32'd0;
    dat_mem[65] = 32'd0;
    dat_mem[66] = 32'd0;
    dat_mem[67] = 32'd0;
    dat_mem[68] = 32'd0;
    dat_mem[69] = 32'd0;
    dat_mem[70] = 32'd0;
    dat_mem[71] = 32'd0;
    dat_mem[72] = 32'd0;
    dat_mem[73] = 32'd0;
    dat_mem[74] = 32'd0;
    dat_mem[75] = 32'd0;
    dat_mem[76] = 32'd0;
    dat_mem[77] = 32'd0;
    dat_mem[78] = 32'd0;
    dat_mem[79] = 32'd0;
    dat_mem[80] = 32'd0;
    dat_mem[81] = 32'd0;
    dat_mem[82] = 32'd0;
    dat_mem[83] = 32'd0;
    dat_mem[84] = 32'd0;
    dat_mem[85] = 32'd0;
    dat_mem[86] = 32'd0;
    dat_mem[87] = 32'd0;
    dat_mem[88] = 32'd0;
    dat_mem[89] = 32'd0;
    dat_mem[90] = 32'd0;
    dat_mem[91] = 32'd0;
    dat_mem[92] = 32'd0;
    dat_mem[93] = 32'd0;
    dat_mem[94] = 32'd0;
    dat_mem[95] = 32'd0;
    dat_mem[96] = 32'd0;
    dat_mem[97] = 32'd0;
    dat_mem[98] = 32'd0;
    dat_mem[99] = 32'd0;
    dat_mem[100] = 32'd0;
    dat_mem[101] = 32'd0;
    dat_mem[102] = 32'd0;
    dat_mem[103] = 32'd0;
    dat_mem[104] = 32'd0;
    dat_mem[105] = 32'd0;
    dat_mem[106] = 32'd0;
    dat_mem[107] = 32'd0;
    dat_mem[108] = 32'd0;
    dat_mem[109] = 32'd0;
    dat_mem[110] = 32'd0;
    dat_mem[111] = 32'd0;
    dat_mem[112] = 32'd0;
    dat_mem[113] = 32'd0;
    dat_mem[114] = 32'd0;
    dat_mem[115] = 32'd0;
    dat_mem[116] = 32'd0;
    dat_mem[117] = 32'd0;
    dat_mem[118] = 32'd0;
    dat_mem[119] = 32'd0;
    dat_mem[120] = 32'd0;
    dat_mem[121] = 32'd0;
    dat_mem[122] = 32'd0;
    dat_mem[123] = 32'd0;
    dat_mem[124] = 32'd0;
    dat_mem[125] = 32'd0;
    dat_mem[126] = 32'd0;
    dat_mem[127] = 32'd0;
  end
  always @(posedge clk) begin
    if (dat_wp__en)
      dat_mem[dat_wp__addr] <= dat_wp__data;
  end
  reg [31:0] _0_;
  always @(posedge clk) begin
    _0_ <= dat_mem[dat_rp__addr];
  end
  assign dat_rp__data = _0_;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:15" *)
  reg [22:0] tag_mem [31:0];
  initial begin
    tag_mem[0] = 23'h000000;
    tag_mem[1] = 23'h000000;
    tag_mem[2] = 23'h000000;
    tag_mem[3] = 23'h000000;
    tag_mem[4] = 23'h000000;
    tag_mem[5] = 23'h000000;
    tag_mem[6] = 23'h000000;
    tag_mem[7] = 23'h000000;
    tag_mem[8] = 23'h000000;
    tag_mem[9] = 23'h000000;
    tag_mem[10] = 23'h000000;
    tag_mem[11] = 23'h000000;
    tag_mem[12] = 23'h000000;
    tag_mem[13] = 23'h000000;
    tag_mem[14] = 23'h000000;
    tag_mem[15] = 23'h000000;
    tag_mem[16] = 23'h000000;
    tag_mem[17] = 23'h000000;
    tag_mem[18] = 23'h000000;
    tag_mem[19] = 23'h000000;
    tag_mem[20] = 23'h000000;
    tag_mem[21] = 23'h000000;
    tag_mem[22] = 23'h000000;
    tag_mem[23] = 23'h000000;
    tag_mem[24] = 23'h000000;
    tag_mem[25] = 23'h000000;
    tag_mem[26] = 23'h000000;
    tag_mem[27] = 23'h000000;
    tag_mem[28] = 23'h000000;
    tag_mem[29] = 23'h000000;
    tag_mem[30] = 23'h000000;
    tag_mem[31] = 23'h000000;
  end
  always @(posedge clk) begin
    if (tag_wp__en)
      tag_mem[tag_wp__addr] <= tag_wp__data;
  end
  reg [22:0] _1_;
  always @(posedge clk) begin
    _1_ <= tag_mem[dat_rp__addr[6:2]];
  end
  assign tag_rp__data = _1_;
  assign tag_rp__addr = dat_rp__addr[6:2];
  assign \tag_rp__data.tag  = tag_rp__data[21:0];
  assign \tag_rp__data.valid  = tag_rp__data[22];
  assign \tag_wp__data.tag  = tag_wp__data[21:0];
  assign \tag_wp__data.valid  = tag_wp__data[22];
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:90" *)
(* generator = "Amaranth" *)
module \minerva_cpu.gprf (rst, x_wp_en, m_wp_en, w_wp_en, mem_rp1__en, d_rp1_rdy, d_rp2_rdy, x_rp1_data, x_rp2_data, x_wp_data, m_wp_data, w_wp_data, \port$1431$47 , x_wp_addr, x_wp_rdy, m_wp_addr, m_wp_rdy, w_wp_addr, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$35  = 0;
  wire \$1 ;
  wire \$2 ;
  reg \$3 ;
  reg [31:0] \$4 ;
  reg \$5 ;
  reg [31:0] \$6 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:71" *)
  wire d_ready;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:67" *)
  wire [4:0] d_rp1_addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:68" *)
  output d_rp1_rdy;
  wire d_rp1_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:69" *)
  wire [4:0] d_rp2_addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:70" *)
  output d_rp2_rdy;
  wire d_rp2_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:12" *)
  wire [4:0] d_rp_addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:12" *)
  wire [4:0] \d_rp_addr$2 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:15" *)
  wire [31:0] d_rp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:15" *)
  wire [31:0] \d_rp_data$62 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:13" *)
  wire d_rp_raw;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:13" *)
  wire \d_rp_raw$41 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:14" *)
  wire d_rp_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:14" *)
  wire \d_rp_rdy$42 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:22" *)
  input [4:0] m_wp_addr;
  wire [4:0] m_wp_addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:80" *)
  wire [4:0] \m_wp_addr$13 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:22" *)
  wire [4:0] \m_wp_addr$30 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:25" *)
  input [31:0] m_wp_data;
  wire [31:0] m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:83" *)
  wire [31:0] \m_wp_data$19 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:25" *)
  wire [31:0] \m_wp_data$33 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:23" *)
  input m_wp_en;
  wire m_wp_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:81" *)
  wire \m_wp_en$15 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:23" *)
  wire \m_wp_en$31 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:24" *)
  input m_wp_rdy;
  wire m_wp_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:82" *)
  wire \m_wp_rdy$17 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:24" *)
  wire \m_wp_rdy$32 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:240" *)
  wire [4:0] mem_rp1__addr;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:241" *)
  wire [31:0] mem_rp1__data;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:239" *)
  input mem_rp1__en;
  wire mem_rp1__en;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:240" *)
  wire [4:0] mem_rp2__addr;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:241" *)
  wire [31:0] mem_rp2__data;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:239" *)
  wire mem_rp2__en;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:401" *)
  wire [4:0] mem_wp__addr;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:402" *)
  wire [31:0] mem_wp__data;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:400" *)
  wire mem_wp__en;
  input [9:0] \port$1431$47 ;
  wire [9:0] \port$1431$47 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:401" *)
  input [4:0] w_wp_addr;
  wire [4:0] w_wp_addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:85" *)
  wire [4:0] \w_wp_addr$21 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:27" *)
  wire [4:0] \w_wp_addr$34 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:402" *)
  input [31:0] w_wp_data;
  wire [31:0] w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:87" *)
  wire [31:0] \w_wp_data$25 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:29" *)
  wire [31:0] \w_wp_data$36 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:400" *)
  input w_wp_en;
  wire w_wp_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:86" *)
  wire \w_wp_en$23 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:28" *)
  wire \w_wp_en$35 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:140" *)
  reg [31:0] x_bypass1_data = 32'd0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:139" *)
  reg x_bypass1_raw = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:142" *)
  reg [31:0] x_bypass2_data = 32'd0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:141" *)
  reg x_bypass2_raw = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:73" *)
  output [31:0] x_rp1_data;
  wire [31:0] x_rp1_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:74" *)
  output [31:0] x_rp2_data;
  wire [31:0] x_rp2_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:17" *)
  input [4:0] x_wp_addr;
  wire [4:0] x_wp_addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:17" *)
  wire [4:0] \x_wp_addr$26 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:75" *)
  wire [4:0] \x_wp_addr$5 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:20" *)
  input [31:0] x_wp_data;
  wire [31:0] x_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:78" *)
  wire [31:0] \x_wp_data$11 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:20" *)
  wire [31:0] \x_wp_data$29 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:18" *)
  input x_wp_en;
  wire x_wp_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:18" *)
  wire \x_wp_en$27 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:76" *)
  wire \x_wp_en$7 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:19" *)
  input x_wp_rdy;
  wire x_wp_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:19" *)
  wire \x_wp_rdy$28 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:77" *)
  wire \x_wp_rdy$9 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:122" *)
  reg [31:0] mem [31:0];
  initial begin
    mem[0] = 32'd0;
    mem[1] = 32'd0;
    mem[2] = 32'd0;
    mem[3] = 32'd0;
    mem[4] = 32'd0;
    mem[5] = 32'd0;
    mem[6] = 32'd0;
    mem[7] = 32'd0;
    mem[8] = 32'd0;
    mem[9] = 32'd0;
    mem[10] = 32'd0;
    mem[11] = 32'd0;
    mem[12] = 32'd0;
    mem[13] = 32'd0;
    mem[14] = 32'd0;
    mem[15] = 32'd0;
    mem[16] = 32'd0;
    mem[17] = 32'd0;
    mem[18] = 32'd0;
    mem[19] = 32'd0;
    mem[20] = 32'd0;
    mem[21] = 32'd0;
    mem[22] = 32'd0;
    mem[23] = 32'd0;
    mem[24] = 32'd0;
    mem[25] = 32'd0;
    mem[26] = 32'd0;
    mem[27] = 32'd0;
    mem[28] = 32'd0;
    mem[29] = 32'd0;
    mem[30] = 32'd0;
    mem[31] = 32'd0;
  end
  always @(posedge clk) begin
    if (w_wp_en)
      mem[w_wp_addr] <= w_wp_data;
  end
  reg [31:0] _0_;
  reg [31:0] _1_;
  always @(posedge clk) begin
    if (mem_rp1__en) begin
      _0_ <= mem[\port$1431$47 [9:5]];
    end
    if (mem_rp1__en) begin
      _1_ <= mem[\port$1431$47 [4:0]];
    end
  end
  assign mem_rp2__data = _0_;
  assign mem_rp1__data = _1_;
  assign d_rp2_rdy = \$2  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:119" *) \d_rp_rdy$42 ;
  assign x_rp1_data = x_bypass1_raw ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:153" *) x_bypass1_data : mem_rp1__data;
  assign x_rp2_data = x_bypass2_raw ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:154" *) x_bypass2_data : mem_rp2__data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:139" *)
  always @(posedge clk)
    x_bypass1_raw <= \$3 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:140" *)
  always @(posedge clk)
    x_bypass1_data <= \$4 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:141" *)
  always @(posedge clk)
    x_bypass2_raw <= \$5 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:142" *)
  always @(posedge clk)
    x_bypass2_data <= \$6 ;
  assign \$1  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:118" *) d_rp_raw;
  assign d_rp1_rdy = \$1  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:118" *) d_rp_rdy;
  assign \$2  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:119" *) \d_rp_raw$41 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:92" *)
  \minerva_cpu.gprf.bypass1  bypass1 (
    .d_rp_addr(\port$1431$47 [4:0]),
    .d_rp_data(d_rp_data),
    .\d_rp_raw$12 (d_rp_raw),
    .\d_rp_rdy$13 (d_rp_rdy),
    .m_wp_addr(m_wp_addr),
    .m_wp_data(m_wp_data),
    .m_wp_en(m_wp_en),
    .m_wp_rdy(m_wp_rdy),
    .w_wp_addr(w_wp_addr),
    .w_wp_data(w_wp_data),
    .w_wp_en(w_wp_en),
    .x_wp_addr(x_wp_addr),
    .x_wp_data(x_wp_data),
    .x_wp_en(x_wp_en),
    .x_wp_rdy(x_wp_rdy)
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:93" *)
  \minerva_cpu.gprf.bypass2  bypass2 (
    .d_rp_addr(\port$1431$47 [9:5]),
    .d_rp_data(\d_rp_data$62 ),
    .\d_rp_raw$12 (\d_rp_raw$41 ),
    .\d_rp_rdy$13 (\d_rp_rdy$42 ),
    .m_wp_addr(m_wp_addr),
    .m_wp_data(m_wp_data),
    .m_wp_en(m_wp_en),
    .m_wp_rdy(m_wp_rdy),
    .w_wp_addr(w_wp_addr),
    .w_wp_data(w_wp_data),
    .w_wp_en(w_wp_en),
    .x_wp_addr(x_wp_addr),
    .x_wp_data(x_wp_data),
    .x_wp_en(x_wp_en),
    .x_wp_rdy(x_wp_rdy)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$35 ) begin end
    \$3  = x_bypass1_raw;
    if (mem_rp1__en) begin
      \$3  = d_rp_raw;
    end
    if (rst) begin
      \$3  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$35 ) begin end
    \$4  = x_bypass1_data;
    if (mem_rp1__en) begin
      \$4  = d_rp_data;
    end
    if (rst) begin
      \$4  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$35 ) begin end
    \$5  = x_bypass2_raw;
    if (mem_rp1__en) begin
      \$5  = \d_rp_raw$41 ;
    end
    if (rst) begin
      \$5  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$35 ) begin end
    \$6  = x_bypass2_data;
    if (mem_rp1__en) begin
      \$6  = \d_rp_data$62 ;
    end
    if (rst) begin
      \$6  = 32'd0;
    end
  end
  assign d_rp_addr = \port$1431$47 [4:0];
  assign d_rp1_addr = \port$1431$47 [4:0];
  assign \d_rp_addr$2  = \port$1431$47 [9:5];
  assign d_rp2_addr = \port$1431$47 [9:5];
  assign \x_wp_addr$5  = x_wp_addr;
  assign \x_wp_en$7  = x_wp_en;
  assign \x_wp_rdy$9  = x_wp_rdy;
  assign \x_wp_data$11  = x_wp_data;
  assign \m_wp_addr$13  = m_wp_addr;
  assign \m_wp_en$15  = m_wp_en;
  assign \m_wp_rdy$17  = m_wp_rdy;
  assign \m_wp_data$19  = m_wp_data;
  assign \w_wp_addr$21  = w_wp_addr;
  assign \w_wp_en$23  = w_wp_en;
  assign \w_wp_data$25  = w_wp_data;
  assign \x_wp_addr$26  = x_wp_addr;
  assign \x_wp_en$27  = x_wp_en;
  assign \x_wp_rdy$28  = x_wp_rdy;
  assign \x_wp_data$29  = x_wp_data;
  assign \m_wp_addr$30  = m_wp_addr;
  assign \m_wp_en$31  = m_wp_en;
  assign \m_wp_rdy$32  = m_wp_rdy;
  assign \m_wp_data$33  = m_wp_data;
  assign \w_wp_addr$34  = w_wp_addr;
  assign \w_wp_en$35  = w_wp_en;
  assign \w_wp_data$36  = w_wp_data;
  assign mem_wp__addr = w_wp_addr;
  assign mem_wp__en = w_wp_en;
  assign mem_wp__data = w_wp_data;
  assign mem_rp1__addr = \port$1431$47 [4:0];
  assign d_ready = mem_rp1__en;
  assign mem_rp2__addr = \port$1431$47 [9:5];
  assign mem_rp2__en = mem_rp1__en;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:32" *)
(* generator = "Amaranth" *)
module \minerva_cpu.gprf.bypass1 (m_wp_en, w_wp_en, \d_rp_raw$12 , \d_rp_rdy$13 , d_rp_data, x_wp_data, m_wp_data, w_wp_data, d_rp_addr, x_wp_addr, x_wp_rdy, m_wp_addr, m_wp_rdy, w_wp_addr, x_wp_en);
  wire \$1 ;
  wire \$10 ;
  wire \$11 ;
  wire [31:0] \$12 ;
  wire [31:0] \$13 ;
  wire [31:0] \$14 ;
  wire [31:0] \$15 ;
  wire [31:0] \$16 ;
  wire \$2 ;
  wire \$3 ;
  wire \$4 ;
  wire \$5 ;
  wire \$6 ;
  wire \$7 ;
  wire [4:0] \$8 ;
  wire [4:0] \$9 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:12" *)
  input [4:0] d_rp_addr;
  wire [4:0] d_rp_addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:15" *)
  output [31:0] d_rp_data;
  wire [31:0] d_rp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:34" *)
  wire [3:0] d_rp_raw;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:13" *)
  output \d_rp_raw$12 ;
  wire \d_rp_raw$12 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:34" *)
  wire \d_rp_raw.d ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:34" *)
  wire \d_rp_raw.m ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:34" *)
  wire \d_rp_raw.w ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:34" *)
  wire \d_rp_raw.x ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:36" *)
  wire [3:0] d_rp_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:14" *)
  output \d_rp_rdy$13 ;
  wire \d_rp_rdy$13 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:36" *)
  wire \d_rp_rdy.d ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:36" *)
  wire \d_rp_rdy.m ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:36" *)
  wire \d_rp_rdy.w ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:36" *)
  wire \d_rp_rdy.x ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:35" *)
  wire [3:0] d_rp_sel;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:35" *)
  wire \d_rp_sel.d ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:35" *)
  wire \d_rp_sel.m ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:35" *)
  wire \d_rp_sel.w ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:35" *)
  wire \d_rp_sel.x ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:22" *)
  input [4:0] m_wp_addr;
  wire [4:0] m_wp_addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:25" *)
  input [31:0] m_wp_data;
  wire [31:0] m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:23" *)
  input m_wp_en;
  wire m_wp_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:24" *)
  input m_wp_rdy;
  wire m_wp_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:27" *)
  input [4:0] w_wp_addr;
  wire [4:0] w_wp_addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:29" *)
  input [31:0] w_wp_data;
  wire [31:0] w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:28" *)
  input w_wp_en;
  wire w_wp_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:17" *)
  input [4:0] x_wp_addr;
  wire [4:0] x_wp_addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:20" *)
  input [31:0] x_wp_data;
  wire [31:0] x_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:18" *)
  input x_wp_en;
  wire x_wp_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:19" *)
  input x_wp_rdy;
  wire x_wp_rdy;
  assign \$1  = ! (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:39" *) d_rp_addr;
  assign \$2  = d_rp_addr == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:40" *) x_wp_addr;
  assign \$3  = x_wp_en & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:40" *) \$2 ;
  assign \$4  = d_rp_addr == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:41" *) m_wp_addr;
  assign \$5  = m_wp_en & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:41" *) \$4 ;
  assign \$6  = d_rp_addr == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:42" *) w_wp_addr;
  assign \$7  = w_wp_en & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:42" *) \$6 ;
  assign \$8  = - (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:44" *) d_rp_raw;
  assign \$9  = { 1'h0, d_rp_raw } & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:44" *) \$8 ;
  assign \$10  = \$9 [1] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:47" *) x_wp_rdy;
  assign \$11  = \$9 [2] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:48" *) m_wp_rdy;
  assign \d_rp_raw$12  = | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:58" *) d_rp_raw;
  assign \d_rp_rdy$13  = | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:59" *) d_rp_rdy;
  assign \$12  = \$9 [1] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:53" *) x_wp_data : 32'd0;
  assign \$14  = \$9 [2] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:54" *) m_wp_data : 32'd0;
  assign \$15  = \$13  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:54" *) \$14 ;
  assign \$16  = \$9 [3] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:55" *) w_wp_data : 32'd0;
  assign d_rp_data = \$15  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:55" *) \$16 ;
  assign d_rp_sel = \$9 [3:0];
  assign \d_rp_raw.d  = d_rp_raw[0];
  assign \d_rp_raw.x  = d_rp_raw[1];
  assign \d_rp_raw.m  = d_rp_raw[2];
  assign \d_rp_raw.w  = d_rp_raw[3];
  assign \d_rp_sel.d  = \$9 [0];
  assign \d_rp_sel.x  = \$9 [1];
  assign \d_rp_sel.m  = \$9 [2];
  assign \d_rp_sel.w  = \$9 [3];
  assign \d_rp_rdy.d  = d_rp_rdy[0];
  assign \d_rp_rdy.x  = d_rp_rdy[1];
  assign \d_rp_rdy.m  = d_rp_rdy[2];
  assign \d_rp_rdy.w  = d_rp_rdy[3];
  assign d_rp_rdy[3] = \$9 [3];
  assign d_rp_rdy[2] = \$11 ;
  assign d_rp_rdy[1] = \$10 ;
  assign d_rp_rdy[0] = \$9 [0];
  assign d_rp_raw[3] = \$7 ;
  assign d_rp_raw[2] = \$5 ;
  assign d_rp_raw[1] = \$3 ;
  assign d_rp_raw[0] = \$1 ;
  assign \$13  = \$12 ;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:32" *)
(* generator = "Amaranth" *)
module \minerva_cpu.gprf.bypass2 (m_wp_en, w_wp_en, \d_rp_raw$12 , \d_rp_rdy$13 , d_rp_data, x_wp_data, m_wp_data, w_wp_data, d_rp_addr, x_wp_addr, x_wp_rdy, m_wp_addr, m_wp_rdy, w_wp_addr, x_wp_en);
  wire \$1 ;
  wire \$10 ;
  wire \$11 ;
  wire [31:0] \$12 ;
  wire [31:0] \$13 ;
  wire [31:0] \$14 ;
  wire [31:0] \$15 ;
  wire [31:0] \$16 ;
  wire \$2 ;
  wire \$3 ;
  wire \$4 ;
  wire \$5 ;
  wire \$6 ;
  wire \$7 ;
  wire [4:0] \$8 ;
  wire [4:0] \$9 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:12" *)
  input [4:0] d_rp_addr;
  wire [4:0] d_rp_addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:15" *)
  output [31:0] d_rp_data;
  wire [31:0] d_rp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:34" *)
  wire [3:0] d_rp_raw;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:13" *)
  output \d_rp_raw$12 ;
  wire \d_rp_raw$12 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:34" *)
  wire \d_rp_raw.d ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:34" *)
  wire \d_rp_raw.m ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:34" *)
  wire \d_rp_raw.w ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:34" *)
  wire \d_rp_raw.x ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:36" *)
  wire [3:0] d_rp_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:14" *)
  output \d_rp_rdy$13 ;
  wire \d_rp_rdy$13 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:36" *)
  wire \d_rp_rdy.d ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:36" *)
  wire \d_rp_rdy.m ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:36" *)
  wire \d_rp_rdy.w ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:36" *)
  wire \d_rp_rdy.x ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:35" *)
  wire [3:0] d_rp_sel;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:35" *)
  wire \d_rp_sel.d ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:35" *)
  wire \d_rp_sel.m ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:35" *)
  wire \d_rp_sel.w ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:35" *)
  wire \d_rp_sel.x ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:22" *)
  input [4:0] m_wp_addr;
  wire [4:0] m_wp_addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:25" *)
  input [31:0] m_wp_data;
  wire [31:0] m_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:23" *)
  input m_wp_en;
  wire m_wp_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:24" *)
  input m_wp_rdy;
  wire m_wp_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:27" *)
  input [4:0] w_wp_addr;
  wire [4:0] w_wp_addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:29" *)
  input [31:0] w_wp_data;
  wire [31:0] w_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:28" *)
  input w_wp_en;
  wire w_wp_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:17" *)
  input [4:0] x_wp_addr;
  wire [4:0] x_wp_addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:20" *)
  input [31:0] x_wp_data;
  wire [31:0] x_wp_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:18" *)
  input x_wp_en;
  wire x_wp_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:19" *)
  input x_wp_rdy;
  wire x_wp_rdy;
  assign \$1  = ! (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:39" *) d_rp_addr;
  assign \$2  = d_rp_addr == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:40" *) x_wp_addr;
  assign \$3  = x_wp_en & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:40" *) \$2 ;
  assign \$4  = d_rp_addr == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:41" *) m_wp_addr;
  assign \$5  = m_wp_en & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:41" *) \$4 ;
  assign \$6  = d_rp_addr == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:42" *) w_wp_addr;
  assign \$7  = w_wp_en & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:42" *) \$6 ;
  assign \$8  = - (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:44" *) d_rp_raw;
  assign \$9  = { 1'h0, d_rp_raw } & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:44" *) \$8 ;
  assign \$10  = \$9 [1] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:47" *) x_wp_rdy;
  assign \$11  = \$9 [2] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:48" *) m_wp_rdy;
  assign \d_rp_raw$12  = | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:58" *) d_rp_raw;
  assign \d_rp_rdy$13  = | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:59" *) d_rp_rdy;
  assign \$12  = \$9 [1] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:53" *) x_wp_data : 32'd0;
  assign \$14  = \$9 [2] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:54" *) m_wp_data : 32'd0;
  assign \$15  = \$13  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:54" *) \$14 ;
  assign \$16  = \$9 [3] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:55" *) w_wp_data : 32'd0;
  assign d_rp_data = \$15  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/gpr.py:55" *) \$16 ;
  assign d_rp_sel = \$9 [3:0];
  assign \d_rp_raw.d  = d_rp_raw[0];
  assign \d_rp_raw.x  = d_rp_raw[1];
  assign \d_rp_raw.m  = d_rp_raw[2];
  assign \d_rp_raw.w  = d_rp_raw[3];
  assign \d_rp_sel.d  = \$9 [0];
  assign \d_rp_sel.x  = \$9 [1];
  assign \d_rp_sel.m  = \$9 [2];
  assign \d_rp_sel.w  = \$9 [3];
  assign \d_rp_rdy.d  = d_rp_rdy[0];
  assign \d_rp_rdy.x  = d_rp_rdy[1];
  assign \d_rp_rdy.m  = d_rp_rdy[2];
  assign \d_rp_rdy.w  = d_rp_rdy[3];
  assign d_rp_rdy[3] = \$9 [3];
  assign d_rp_rdy[2] = \$11 ;
  assign d_rp_rdy[1] = \$10 ;
  assign d_rp_rdy[0] = \$9 [0];
  assign d_rp_raw[3] = \$7 ;
  assign d_rp_raw[2] = \$5 ;
  assign d_rp_raw[1] = \$3 ;
  assign d_rp_raw[0] = \$1 ;
  assign \$13  = \$12 ;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:221" *)
(* generator = "Amaranth" *)
module \minerva_cpu.loadstore (bus__ack, bus__err, clk, rst, x_valid, s1_ready, s2_valid, m_ready, dbus__adr, dbus__dat_w, dbus__sel, dbus__cyc, dbus__stb, dbus__we, dbus__cti, dbus__bte, \port$1433$148 , x_fence_i, \port$1435$142 , x_mask, x_store_data
, x_addr, x_busy, m_busy, m_load_data, m_load_error, m_store_error, m_badaddr, bus__dat_r);
  reg \$auto$verilog_backend.cc:2355:dump_module$36  = 0;
  wire [29:0] \$1 ;
  wire \$10 ;
  wire \$11 ;
  wire \$12 ;
  wire \$13 ;
  wire \$14 ;
  wire \$15 ;
  wire \$16 ;
  wire \$17 ;
  wire \$18 ;
  reg \$19 ;
  wire \$2 ;
  reg [31:0] \$20 ;
  reg \$21 ;
  reg [29:0] \$22 ;
  reg [3:0] \$23 ;
  reg [31:0] \$24 ;
  reg \$25 ;
  reg \$26 ;
  reg [31:0] \$27 ;
  reg [29:0] \$28 ;
  reg [3:0] \$29 ;
  wire \$3 ;
  reg \$30 ;
  reg [31:0] \$31 ;
  reg \$32 ;
  reg \$33 ;
  reg [29:0] \$34 ;
  wire \$4 ;
  wire \$5 ;
  wire \$6 ;
  wire \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:310" *)
  reg [31:0] bare_rdata = 32'd0;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  input bus__ack;
  wire bus__ack;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  wire [29:0] bus__adr;
  (* enum_base_type = "BurstTypeExt" *)
  (* enum_value_00 = "LINEAR" *)
  (* enum_value_01 = "WRAP_4" *)
  (* enum_value_10 = "WRAP_8" *)
  (* enum_value_11 = "WRAP_16" *)
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:138" *)
  wire [1:0] bus__bte;
  (* enum_base_type = "CycleType" *)
  (* enum_value_000 = "CLASSIC" *)
  (* enum_value_001 = "CONST_BURST" *)
  (* enum_value_010 = "INCR_BURST" *)
  (* enum_value_111 = "END_OF_BURST" *)
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:136" *)
  wire [2:0] bus__cti;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  wire bus__cyc;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  input [31:0] bus__dat_r;
  wire [31:0] bus__dat_r;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  wire [31:0] bus__dat_w;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:128" *)
  input bus__err;
  wire bus__err;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  wire [3:0] bus__sel;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  wire bus__stb;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  wire bus__we;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:92" *)
  wire bus_ack;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [28:0] bus_addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [4:0] \bus_addr.line ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [21:0] \bus_addr.tag ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [1:0] \bus_addr.word ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:93" *)
  wire [31:0] bus_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:91" *)
  wire bus_last;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:90" *)
  wire bus_req;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  wire dbus__ack;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  output [29:0] dbus__adr;
  wire [29:0] dbus__adr;
  (* enum_base_type = "BurstTypeExt" *)
  (* enum_value_00 = "LINEAR" *)
  (* enum_value_01 = "WRAP_4" *)
  (* enum_value_10 = "WRAP_8" *)
  (* enum_value_11 = "WRAP_16" *)
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:138" *)
  output [1:0] dbus__bte;
  wire [1:0] dbus__bte;
  (* enum_base_type = "CycleType" *)
  (* enum_value_000 = "CLASSIC" *)
  (* enum_value_001 = "CONST_BURST" *)
  (* enum_value_010 = "INCR_BURST" *)
  (* enum_value_111 = "END_OF_BURST" *)
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:136" *)
  output [2:0] dbus__cti;
  wire [2:0] dbus__cti;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  output dbus__cyc;
  wire dbus__cyc;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  wire [31:0] dbus__dat_r;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  output [31:0] dbus__dat_w;
  wire [31:0] dbus__dat_w;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:128" *)
  wire dbus__err;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  output [3:0] dbus__sel;
  wire [3:0] dbus__sel;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  output dbus__stb;
  wire dbus__stb;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  output dbus__we;
  wire dbus__we;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:251" *)
  reg [31:0] m_addr = 32'd0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:199" *)
  output [29:0] m_badaddr;
  reg [29:0] m_badaddr = 30'h00000000;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:195" *)
  output m_busy;
  reg m_busy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:250" *)
  reg m_dcache_select = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:194" *)
  wire m_flush;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:192" *)
  wire m_load;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:196" *)
  output [31:0] m_load_data;
  reg [31:0] m_load_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:197" *)
  output m_load_error;
  reg m_load_error = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:200" *)
  input m_ready;
  wire m_ready;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:193" *)
  wire m_store;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:198" *)
  output m_store_error;
  reg m_store_error = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:201" *)
  wire m_valid;
  input [1:0] \port$1433$148 ;
  wire [1:0] \port$1433$148 ;
  input [1:0] \port$1435$142 ;
  wire [1:0] \port$1435$142 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  wire port__ack;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  wire \port__ack$59 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  wire \port__ack$80 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  wire [29:0] port__adr;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  reg [29:0] \port__adr$75  = 30'h00000000;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  reg [29:0] \port__adr$84  = 30'h00000000;
  (* enum_base_type = "BurstTypeExt" *)
  (* enum_value_00 = "LINEAR" *)
  (* enum_value_01 = "WRAP_4" *)
  (* enum_value_10 = "WRAP_8" *)
  (* enum_value_11 = "WRAP_16" *)
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:138" *)
  wire [1:0] port__bte;
  (* enum_base_type = "CycleType" *)
  (* enum_value_000 = "CLASSIC" *)
  (* enum_value_001 = "CONST_BURST" *)
  (* enum_value_010 = "INCR_BURST" *)
  (* enum_value_111 = "END_OF_BURST" *)
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:136" *)
  wire [2:0] port__cti;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  wire port__cyc;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  wire \port__cyc$49 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  reg \port__cyc$66  = 1'h0;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  wire [31:0] port__dat_r;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  wire [31:0] \port__dat_r$83 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  reg [31:0] port__dat_w = 32'd0;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  reg [31:0] \port__dat_w$87  = 32'd0;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:128" *)
  wire port__err;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:128" *)
  wire \port__err$60 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:128" *)
  wire \port__err$81 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  wire [3:0] port__sel;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  reg [3:0] \port__sel$77  = 4'h0;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  reg [3:0] \port__sel$85  = 4'h0;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  reg port__stb = 1'h0;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  wire \port__stb$51 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  reg \port__stb$82  = 1'h0;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  wire port__we;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  reg \port__we$86  = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:154" *)
  reg r_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:150" *)
  wire [65:0] r_op;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:150" *)
  wire [29:0] \r_op.addr ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:150" *)
  wire [31:0] \r_op.data ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:150" *)
  wire [3:0] \r_op.mask ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:155" *)
  wire r_rdy;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [28:0] s1_addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [4:0] \s1_addr.line ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [21:0] \s1_addr.tag ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [1:0] \s1_addr.word ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:189" *)
  input s1_ready;
  wire s1_ready;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [28:0] s2_addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [4:0] \s2_addr.line ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [21:0] \s2_addr.tag ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [1:0] \s2_addr.word ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:86" *)
  wire s2_busy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:87" *)
  wire [31:0] s2_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [2:0] s2_op;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire \s2_op.evict ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire \s2_op.flush ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire \s2_op.read ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:201" *)
  input s2_valid;
  wire s2_valid;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:151" *)
  wire w_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:150" *)
  wire [65:0] w_op;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:150" *)
  wire [29:0] \w_op.addr ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:150" *)
  wire [31:0] \w_op.data ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:150" *)
  wire [3:0] \w_op.mask ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:152" *)
  wire w_rdy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:182" *)
  input [31:0] x_addr;
  wire [31:0] x_addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:188" *)
  output x_busy;
  reg x_busy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:225" *)
  reg x_dcache_select;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:185" *)
  input x_fence_i;
  wire x_fence_i;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:184" *)
  wire x_load;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:183" *)
  input [3:0] x_mask;
  wire [3:0] x_mask;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:189" *)
  wire x_ready;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:186" *)
  wire x_store;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:187" *)
  input [31:0] x_store_data;
  wire [31:0] x_store_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:190" *)
  input x_valid;
  wire x_valid;
  assign \$2  = ! (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ast.py:1317" *) \$1 ;
  assign \$3  = \port$1435$142 [0] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:263" *) m_dcache_select;
  assign \$4  = \port$1435$142 [1] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:264" *) m_dcache_select;
  assign \$5  = \port$1433$148 [1] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:271" *) x_valid;
  assign \$6  = \$5  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:271" *) x_dcache_select;
  assign w_en = \$6  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:271" *) s1_ready;
  assign \$7  = port__ack | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:286" *) port__err;
  assign port__cti = bus_last ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:303" *) 3'h7 : 3'h2;
  assign bus_ack = \port__ack$59  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:305" *) \port__err$60 ;
  assign \$8  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:343" *) w_rdy;
  assign \$9  = \port$1433$148 [1] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:343" *) \$8 ;
  assign \$10  = port__ack | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:286" *) port__err;
  assign \$11  = \port$1433$148 [0] | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:318" *) \port$1433$148 [1];
  assign \$12  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:318" *) x_dcache_select;
  assign \$13  = \$11  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:318" *) \$12 ;
  assign \$14  = \$13  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:318" *) x_valid;
  assign \$15  = \$14  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:318" *) s1_ready;
  assign \$16  = \port__ack$80  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:312" *) \port__err$81 ;
  assign \$17  = dbus__cyc & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:328" *) bus__err;
  assign \$18  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:330" *) dbus__we;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:250" *)
  always @(posedge clk)
    m_dcache_select <= \$19 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:251" *)
  always @(posedge clk)
    m_addr <= \$20 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  always @(posedge clk)
    port__stb <= \$21 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  always @(posedge clk)
    \port__adr$75  <= \$22 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  always @(posedge clk)
    \port__sel$77  <= \$23 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  always @(posedge clk)
    port__dat_w <= \$24 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  always @(posedge clk)
    \port__cyc$66  <= \$25 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  always @(posedge clk)
    \port__stb$82  <= \$26 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:310" *)
  always @(posedge clk)
    bare_rdata <= \$27 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  always @(posedge clk)
    \port__adr$84  <= \$28 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  always @(posedge clk)
    \port__sel$85  <= \$29 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  always @(posedge clk)
    \port__we$86  <= \$30 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  always @(posedge clk)
    \port__dat_w$87  <= \$31 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:197" *)
  always @(posedge clk)
    m_load_error <= \$32 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:198" *)
  always @(posedge clk)
    m_store_error <= \$33 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:199" *)
  always @(posedge clk)
    m_badaddr <= \$34 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:277" *)
  \minerva_cpu.loadstore.dbus_arbiter  dbus_arbiter (
    .bus__ack(bus__ack),
    .bus__adr(dbus__adr),
    .bus__bte(dbus__bte),
    .bus__cti(dbus__cti),
    .bus__cyc(dbus__cyc),
    .bus__dat_w(dbus__dat_w),
    .bus__err(bus__err),
    .bus__sel(dbus__sel),
    .bus__stb(dbus__stb),
    .bus__we(dbus__we),
    .clk(clk),
    .\port$1747$0 (bus_addr),
    .port__ack(port__ack),
    .\port__ack$15 (\port__ack$59 ),
    .\port__ack$18 (\port__ack$80 ),
    .port__adr(\port__adr$75 ),
    .\port__adr$23 (\port__adr$84 ),
    .\port__cti$42 (port__cti),
    .port__cyc(port__cyc),
    .\port__cyc$5 (\port__cyc$49 ),
    .\port__cyc$6 (\port__cyc$66 ),
    .port__dat_r(bus__dat_r),
    .port__dat_w(port__dat_w),
    .\port__dat_w$27 (\port__dat_w$87 ),
    .port__err(port__err),
    .\port__err$16 (\port__err$60 ),
    .\port__err$19 (\port__err$81 ),
    .port__sel(\port__sel$77 ),
    .\port__sel$31 (\port__sel$85 ),
    .port__stb(port__stb),
    .\port__stb$35 (\port__stb$82 ),
    .\port__we$39 (\port__we$86 ),
    .rst(rst)
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:223" *)
  \minerva_cpu.loadstore.dcache  dcache (
    .bus_ack(bus_ack),
    .bus_addr(bus_addr),
    .bus_data(bus__dat_r),
    .bus_last(bus_last),
    .bus_req(\port__cyc$49 ),
    .clk(clk),
    .rst(rst),
    .s1_addr(x_addr[30:2]),
    .s1_ready(s1_ready),
    .s2_addr(m_addr[30:2]),
    .s2_busy(s2_busy),
    .s2_data(s2_data),
    .s2_op(s2_op),
    .s2_valid(s2_valid)
  );
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:269" *)
  \minerva_cpu.loadstore.wrbuf  wrbuf (
    .clk(clk),
    .r_en(r_en),
    .r_op(r_op),
    .r_rdy(port__cyc),
    .rst(rst),
    .w_data(w_op),
    .w_en(w_en),
    .w_rdy(w_rdy)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$36 ) begin end
    x_dcache_select = 1'h0;
    if (\$2 ) begin
      x_dcache_select = 1'h1;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$36 ) begin end
    r_en = 1'h0;
    if (port__stb) begin
      if (\$7 ) begin
        r_en = 1'h1;
      end
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$36 ) begin end
    (* full_case = 32'd1 *)
    if (x_fence_i) begin
      x_busy = port__cyc;
    end else if (x_dcache_select) begin
      x_busy = \$9 ;
    end else begin
      x_busy = \port__cyc$66 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$36 ) begin end
    (* full_case = 32'd1 *)
    if (m_dcache_select) begin
      m_busy = s2_busy;
    end else begin
      m_busy = \port__cyc$66 ;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$36 ) begin end
    (* full_case = 32'd1 *)
    if (m_load_error) begin
      m_load_data = 32'd0;
    end else if (m_dcache_select) begin
      m_load_data = s2_data;
    end else begin
      m_load_data = bare_rdata;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$36 ) begin end
    \$19  = m_dcache_select;
    if (s1_ready) begin
      \$19  = x_dcache_select;
    end
    if (rst) begin
      \$19  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$36 ) begin end
    \$20  = m_addr;
    if (s1_ready) begin
      \$20  = x_addr;
    end
    if (rst) begin
      \$20  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$36 ) begin end
    \$21  = port__stb;
    if (port__stb) begin
      if (\$10 ) begin
        \$21  = 1'h0;
      end
    end else if (port__cyc) begin
      \$21  = 1'h1;
    end
    if (rst) begin
      \$21  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$36 ) begin end
    \$22  = \port__adr$75 ;
    if (port__stb) begin
    end else if (port__cyc) begin
      \$22  = r_op[29:0];
    end
    if (rst) begin
      \$22  = 30'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$36 ) begin end
    \$23  = \port__sel$77 ;
    if (port__stb) begin
    end else if (port__cyc) begin
      \$23  = r_op[33:30];
    end
    if (rst) begin
      \$23  = 4'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$36 ) begin end
    \$24  = port__dat_w;
    if (port__stb) begin
    end else if (port__cyc) begin
      \$24  = r_op[65:34];
    end
    if (rst) begin
      \$24  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$36 ) begin end
    \$25  = \port__cyc$66 ;
    if (\port__cyc$66 ) begin
      if (\$16 ) begin
        \$25  = 1'h0;
      end
    end else if (\$15 ) begin
      \$25  = 1'h1;
    end
    if (rst) begin
      \$25  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$36 ) begin end
    \$26  = \port__stb$82 ;
    if (\port__cyc$66 ) begin
      if (\$16 ) begin
        \$26  = 1'h0;
      end
    end else if (\$15 ) begin
      \$26  = 1'h1;
    end
    if (rst) begin
      \$26  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$36 ) begin end
    \$27  = bare_rdata;
    if (\port__cyc$66 ) begin
      if (\$16 ) begin
        \$27  = bus__dat_r;
      end
    end
    if (rst) begin
      \$27  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$36 ) begin end
    \$28  = \port__adr$84 ;
    if (\port__cyc$66 ) begin
    end else if (\$15 ) begin
      \$28  = x_addr[31:2];
    end
    if (rst) begin
      \$28  = 30'h00000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$36 ) begin end
    \$29  = \port__sel$85 ;
    if (\port__cyc$66 ) begin
    end else if (\$15 ) begin
      \$29  = x_mask;
    end
    if (rst) begin
      \$29  = 4'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$36 ) begin end
    \$30  = \port__we$86 ;
    if (\port__cyc$66 ) begin
    end else if (\$15 ) begin
      \$30  = \port$1433$148 [1];
    end
    if (rst) begin
      \$30  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$36 ) begin end
    \$31  = \port__dat_w$87 ;
    if (\port__cyc$66 ) begin
    end else if (\$15 ) begin
      \$31  = x_store_data;
    end
    if (rst) begin
      \$31  = 32'd0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$36 ) begin end
    \$32  = m_load_error;
    if (\$17 ) begin
      \$32  = \$18 ;
    end else if (m_ready) begin
      \$32  = 1'h0;
    end
    if (rst) begin
      \$32  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$36 ) begin end
    \$33  = m_store_error;
    if (\$17 ) begin
      \$33  = dbus__we;
    end else if (m_ready) begin
      \$33  = 1'h0;
    end
    if (rst) begin
      \$33  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$36 ) begin end
    \$34  = m_badaddr;
    if (\$17 ) begin
      \$34  = dbus__adr;
    end
    if (rst) begin
      \$34  = 30'h00000000;
    end
  end
  assign s1_addr = x_addr[30:2];
  assign x_ready = s1_ready;
  assign s2_addr = m_addr[30:2];
  assign m_load = \port$1435$142 [0];
  assign m_store = \port$1435$142 [1];
  assign m_flush = 1'h0;
  assign m_valid = s2_valid;
  assign x_store = \port$1433$148 [1];
  assign dbus__ack = bus__ack;
  assign bus__adr = dbus__adr;
  assign bus__bte = dbus__bte;
  assign bus__cti = dbus__cti;
  assign bus__cyc = dbus__cyc;
  assign dbus__dat_r = bus__dat_r;
  assign bus__dat_w = dbus__dat_w;
  assign dbus__err = bus__err;
  assign bus__sel = dbus__sel;
  assign bus__stb = dbus__stb;
  assign bus__we = dbus__we;
  assign r_rdy = port__cyc;
  assign port__we = 1'h1;
  assign bus_req = \port__cyc$49 ;
  assign \port__stb$51  = \port__cyc$49 ;
  assign port__adr = { 1'h0, bus_addr };
  assign port__sel = 4'hf;
  assign port__bte = 2'h1;
  assign bus_data = bus__dat_r;
  assign port__dat_r = bus__dat_r;
  assign x_load = \port$1433$148 [0];
  assign \port__dat_r$83  = bus__dat_r;
  assign \s1_addr.word  = x_addr[3:2];
  assign \s1_addr.line  = x_addr[8:4];
  assign \s1_addr.tag  = x_addr[30:9];
  assign \s2_addr.word  = m_addr[3:2];
  assign \s2_addr.line  = m_addr[8:4];
  assign \s2_addr.tag  = m_addr[30:9];
  assign \s2_op.read  = s2_op[0];
  assign \s2_op.flush  = s2_op[1];
  assign \s2_op.evict  = s2_op[2];
  assign \w_op.addr  = w_op[29:0];
  assign \w_op.mask  = w_op[33:30];
  assign \w_op.data  = w_op[65:34];
  assign \bus_addr.word  = bus_addr[1:0];
  assign \bus_addr.line  = bus_addr[6:2];
  assign \bus_addr.tag  = bus_addr[28:7];
  assign \r_op.addr  = r_op[29:0];
  assign \r_op.mask  = r_op[33:30];
  assign \r_op.data  = r_op[65:34];
  assign w_op[65:34] = x_store_data;
  assign w_op[33:30] = x_mask;
  assign w_op[29:0] = x_addr[31:2];
  assign s2_op[1] = 1'h0;
  assign s2_op[2] = \$4 ;
  assign s2_op[0] = \$3 ;
  assign \$1 [26:0] = 27'h0000000;
  assign \$1 [29:27] = x_addr[31:29];
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:31" *)
(* generator = "Amaranth" *)
module \minerva_cpu.loadstore.dbus_arbiter (bus__ack, bus__err, clk, rst, \port__cti$42 , port__ack, port__err, \port__ack$15 , \port__err$16 , \port__ack$18 , \port__err$19 , bus__adr, bus__dat_w, bus__sel, bus__cyc, bus__stb, bus__we, bus__cti, bus__bte, port__stb, port__adr
, port__sel, port__dat_w, \port__cyc$6 , \port__stb$35 , \port__adr$23 , \port__sel$31 , \port__we$39 , \port__dat_w$27 , \port__cyc$5 , \port$1747$0 , port__cyc, port__dat_r);
  reg \$auto$verilog_backend.cc:2355:dump_module$37  = 0;
  wire \$1 ;
  wire [31:0] \$10 ;
  wire [31:0] \$11 ;
  wire [31:0] \$12 ;
  wire [31:0] \$13 ;
  wire [3:0] \$14 ;
  wire [3:0] \$15 ;
  wire [3:0] \$16 ;
  wire [3:0] \$17 ;
  wire [3:0] \$18 ;
  wire \$19 ;
  wire [3:0] \$2 ;
  wire \$20 ;
  wire \$21 ;
  wire \$22 ;
  wire \$23 ;
  wire \$24 ;
  wire \$25 ;
  wire \$26 ;
  wire \$27 ;
  wire \$28 ;
  wire \$29 ;
  wire [3:0] \$3 ;
  wire \$30 ;
  wire \$31 ;
  wire \$32 ;
  wire \$33 ;
  wire [2:0] \$34 ;
  wire [2:0] \$35 ;
  wire [2:0] \$36 ;
  wire [2:0] \$37 ;
  wire [2:0] \$38 ;
  wire [1:0] \$39 ;
  wire [29:0] \$4 ;
  wire [1:0] \$40 ;
  wire [1:0] \$41 ;
  wire [1:0] \$42 ;
  wire [1:0] \$43 ;
  reg [2:0] \$44 ;
  wire [29:0] \$5 ;
  wire [29:0] \$6 ;
  wire [29:0] \$7 ;
  wire [29:0] \$8 ;
  wire [31:0] \$9 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  input bus__ack;
  wire bus__ack;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  output [29:0] bus__adr;
  wire [29:0] bus__adr;
  (* enum_base_type = "BurstTypeExt" *)
  (* enum_value_00 = "LINEAR" *)
  (* enum_value_01 = "WRAP_4" *)
  (* enum_value_10 = "WRAP_8" *)
  (* enum_value_11 = "WRAP_16" *)
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:138" *)
  output [1:0] bus__bte;
  wire [1:0] bus__bte;
  (* enum_base_type = "CycleType" *)
  (* enum_value_000 = "CLASSIC" *)
  (* enum_value_001 = "CONST_BURST" *)
  (* enum_value_010 = "INCR_BURST" *)
  (* enum_value_111 = "END_OF_BURST" *)
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:136" *)
  output [2:0] bus__cti;
  wire [2:0] bus__cti;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  output bus__cyc;
  wire bus__cyc;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  wire [31:0] bus__dat_r;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  output [31:0] bus__dat_w;
  wire [31:0] bus__dat_w;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:128" *)
  input bus__err;
  wire bus__err;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  output [3:0] bus__sel;
  wire [3:0] bus__sel;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  output bus__stb;
  wire bus__stb;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  output bus__we;
  wire bus__we;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:36" *)
  wire [2:0] gnt;
  input [28:0] \port$1747$0 ;
  wire [28:0] \port$1747$0 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  output port__ack;
  wire port__ack;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  output \port__ack$15 ;
  wire \port__ack$15 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:125" *)
  output \port__ack$18 ;
  wire \port__ack$18 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  input [29:0] port__adr;
  wire [29:0] port__adr;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  wire [29:0] \port__adr$22 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:118" *)
  input [29:0] \port__adr$23 ;
  wire [29:0] \port__adr$23 ;
  (* enum_base_type = "BurstTypeExt" *)
  (* enum_value_00 = "LINEAR" *)
  (* enum_value_01 = "WRAP_4" *)
  (* enum_value_10 = "WRAP_8" *)
  (* enum_value_11 = "WRAP_16" *)
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:138" *)
  wire [1:0] port__bte;
  (* enum_base_type = "BurstTypeExt" *)
  (* enum_value_00 = "LINEAR" *)
  (* enum_value_01 = "WRAP_4" *)
  (* enum_value_10 = "WRAP_8" *)
  (* enum_value_11 = "WRAP_16" *)
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:138" *)
  wire [1:0] \port__bte$46 ;
  (* enum_base_type = "BurstTypeExt" *)
  (* enum_value_00 = "LINEAR" *)
  (* enum_value_01 = "WRAP_4" *)
  (* enum_value_10 = "WRAP_8" *)
  (* enum_value_11 = "WRAP_16" *)
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:138" *)
  wire [1:0] \port__bte$47 ;
  (* enum_base_type = "CycleType" *)
  (* enum_value_000 = "CLASSIC" *)
  (* enum_value_001 = "CONST_BURST" *)
  (* enum_value_010 = "INCR_BURST" *)
  (* enum_value_111 = "END_OF_BURST" *)
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:136" *)
  wire [2:0] port__cti;
  (* enum_base_type = "CycleType" *)
  (* enum_value_000 = "CLASSIC" *)
  (* enum_value_001 = "CONST_BURST" *)
  (* enum_value_010 = "INCR_BURST" *)
  (* enum_value_111 = "END_OF_BURST" *)
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:136" *)
  input [2:0] \port__cti$42 ;
  wire [2:0] \port__cti$42 ;
  (* enum_base_type = "CycleType" *)
  (* enum_value_000 = "CLASSIC" *)
  (* enum_value_001 = "CONST_BURST" *)
  (* enum_value_010 = "INCR_BURST" *)
  (* enum_value_111 = "END_OF_BURST" *)
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:136" *)
  wire [2:0] \port__cti$43 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  input port__cyc;
  wire port__cyc;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  input \port__cyc$5 ;
  wire \port__cyc$5 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:122" *)
  input \port__cyc$6 ;
  wire \port__cyc$6 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  input [31:0] port__dat_r;
  wire [31:0] port__dat_r;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  wire [31:0] \port__dat_r$14 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:120" *)
  wire [31:0] \port__dat_r$17 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  input [31:0] port__dat_w;
  wire [31:0] port__dat_w;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  wire [31:0] \port__dat_w$26 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:119" *)
  input [31:0] \port__dat_w$27 ;
  wire [31:0] \port__dat_w$27 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:128" *)
  output port__err;
  wire port__err;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:128" *)
  output \port__err$16 ;
  wire \port__err$16 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:128" *)
  output \port__err$19 ;
  wire \port__err$19 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  input [3:0] port__sel;
  wire [3:0] port__sel;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  wire [3:0] \port__sel$30 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:121" *)
  input [3:0] \port__sel$31 ;
  wire [3:0] \port__sel$31 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  input port__stb;
  wire port__stb;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  wire \port__stb$34 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:123" *)
  input \port__stb$35 ;
  wire \port__stb$35 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  wire port__we;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  wire \port__we$38 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth_soc/wishbone/bus.py:124" *)
  input \port__we$39 ;
  wire \port__we$39 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:35" *)
  reg [2:0] req = 3'h0;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:35" *)
  always @(posedge clk)
    req <= \$44 ;
  assign \$1  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:38" *) bus__cyc;
  assign \$2  = - (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:42" *) req;
  assign \$3  = { 1'h0, req } & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:42" *) \$2 ;
  assign port__ack = bus__ack & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:65" *) \$3 [0];
  assign port__err = bus__err & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:66" *) \$3 [0];
  assign \port__ack$15  = bus__ack & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:65" *) \$3 [1];
  assign \port__err$16  = bus__err & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:66" *) \$3 [1];
  assign \port__ack$18  = bus__ack & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:65" *) \$3 [2];
  assign \port__err$19  = bus__err & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:66" *) \$3 [2];
  assign \$4  = \$3 [0] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:54" *) port__adr : 30'h00000000;
  assign \$6  = \$3 [1] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:54" *) { 1'h0, \port$1747$0  } : 30'h00000000;
  assign \$7  = \$5  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:54" *) \$6 ;
  assign \$8  = \$3 [2] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:54" *) \port__adr$23  : 30'h00000000;
  assign bus__adr = \$7  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:54" *) \$8 ;
  assign \$9  = \$3 [0] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:55" *) port__dat_w : 32'd0;
  assign \$13  = \$3 [2] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:55" *) \port__dat_w$27  : 32'd0;
  assign bus__dat_w = \$12  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:55" *) \$13 ;
  assign \$14  = \$3 [0] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:56" *) port__sel : 4'h0;
  assign \$16  = \$3 [1] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:56" *) 4'hf : 4'h0;
  assign \$17  = \$15  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:56" *) \$16 ;
  assign \$18  = \$3 [2] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:56" *) \port__sel$31  : 4'h0;
  assign bus__sel = \$17  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:56" *) \$18 ;
  assign \$19  = \$3 [0] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:57" *) port__cyc : 1'h0;
  assign \$21  = \$3 [1] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:57" *) \port__cyc$5  : 1'h0;
  assign \$22  = \$20  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:57" *) \$21 ;
  assign \$23  = \$3 [2] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:57" *) \port__cyc$6  : 1'h0;
  assign bus__cyc = \$22  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:57" *) \$23 ;
  assign \$24  = \$3 [0] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:58" *) port__stb : 1'h0;
  assign \$26  = \$3 [1] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:58" *) \port__cyc$5  : 1'h0;
  assign \$27  = \$25  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:58" *) \$26 ;
  assign \$28  = \$3 [2] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:58" *) \port__stb$35  : 1'h0;
  assign bus__stb = \$27  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:58" *) \$28 ;
  assign \$29  = \$3 [0] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:59" *) 1'h1 : 1'h0;
  assign \$33  = \$3 [2] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:59" *) \port__we$39  : 1'h0;
  assign bus__we = \$32  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:59" *) \$33 ;
  assign \$36  = \$3 [1] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:60" *) \port__cti$42  : 3'h0;
  assign \$41  = \$3 [1] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/arbiter.py:61" *) 2'h1 : 2'h0;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$37 ) begin end
    \$44  = req;
    if (\$1 ) begin
      \$44 [0] = port__cyc;
      \$44 [1] = \port__cyc$5 ;
      \$44 [2] = \port__cyc$6 ;
    end
    if (rst) begin
      \$44  = 3'h0;
    end
  end
  assign gnt = \$3 [2:0];
  assign bus__dat_r = port__dat_r;
  assign \port__dat_r$14  = port__dat_r;
  assign \port__dat_r$17  = port__dat_r;
  assign \port__adr$22  = { 1'h0, \port$1747$0  };
  assign \port__dat_w$26  = 32'd0;
  assign \port__sel$30  = 4'hf;
  assign \port__stb$34  = \port__cyc$5 ;
  assign port__we = 1'h1;
  assign \port__we$38  = 1'h0;
  assign port__cti = 3'h0;
  assign \port__cti$43  = 3'h0;
  assign port__bte = 2'h0;
  assign \port__bte$46  = 2'h1;
  assign \port__bte$47  = 2'h0;
  assign \$20  = \$19 ;
  assign \$5  = \$4 ;
  assign \$10  = \$9 ;
  assign \$11  = 32'd0;
  assign \$12  = \$9 ;
  assign \$15  = \$14 ;
  assign \$25  = \$24 ;
  assign \$30  = \$29 ;
  assign \$31  = 1'h0;
  assign \$32  = \$29 ;
  assign \$34  = 3'h0;
  assign \$35  = 3'h0;
  assign \$37  = \$36 ;
  assign \$38  = 3'h0;
  assign bus__cti = \$36 ;
  assign \$39  = 2'h0;
  assign \$40  = 2'h0;
  assign \$42  = \$41 ;
  assign \$43  = 2'h0;
  assign bus__bte = \$41 ;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:99" *)
(* generator = "Amaranth" *)
module \minerva_cpu.loadstore.dcache (clk, rst, s1_ready, s2_valid, bus_ack, s2_data, s1_addr, s2_op, s2_addr, s2_busy, bus_req, bus_last, bus_addr, bus_data);
  reg \$auto$verilog_backend.cc:2355:dump_module$38  = 0;
  wire \$1 ;
  wire \$10 ;
  wire \$11 ;
  wire \$12 ;
  wire \$13 ;
  wire \$14 ;
  wire \$15 ;
  wire \$16 ;
  wire \$17 ;
  wire \$18 ;
  wire \$19 ;
  wire \$2 ;
  wire \$20 ;
  wire \$21 ;
  wire \$22 ;
  wire \$23 ;
  wire \$24 ;
  wire \$25 ;
  wire \$26 ;
  wire \$27 ;
  wire \$28 ;
  wire \$29 ;
  wire \$3 ;
  wire \$30 ;
  wire \$31 ;
  wire [5:0] \$32 ;
  wire [2:0] \$33 ;
  reg [6:0] \$34 ;
  reg [4:0] \$35 ;
  reg [2:0] \$36 ;
  reg [28:0] \$37 ;
  wire \$4 ;
  wire \$5 ;
  wire \$6 ;
  wire \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:92" *)
  input bus_ack;
  wire bus_ack;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  output [28:0] bus_addr;
  reg [28:0] bus_addr = 29'h00000000;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [4:0] \bus_addr.line ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [21:0] \bus_addr.tag ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [1:0] \bus_addr.word ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:93" *)
  input [31:0] bus_data;
  wire [31:0] bus_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:91" *)
  output bus_last;
  reg bus_last;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:90" *)
  output bus_req;
  reg bus_req;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:240" *)
  wire [6:0] dat_rp__addr;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:241" *)
  wire [31:0] dat_rp__data;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:401" *)
  reg [6:0] dat_wp__addr;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:402" *)
  reg [31:0] dat_wp__data;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:400" *)
  reg dat_wp__en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:130" *)
  wire flush_done;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:129" *)
  reg [4:0] flush_line = 5'h1f;
  (* src = "/usr/lib/python3.13/contextlib.py:148" *)
  reg [2:0] fsm_state = 3'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:101" *)
  reg [6:0] mem_rp_addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:101" *)
  wire [4:0] \mem_rp_addr.line ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:101" *)
  wire [1:0] \mem_rp_addr.word ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:103" *)
  reg [6:0] mem_rp_addr_saved = 7'h00;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:103" *)
  wire [4:0] \mem_rp_addr_saved.line ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:103" *)
  wire [1:0] \mem_rp_addr_saved.word ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  input [28:0] s1_addr;
  wire [28:0] s1_addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [4:0] \s1_addr.line ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [21:0] \s1_addr.tag ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [1:0] \s1_addr.word ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:81" *)
  input s1_ready;
  wire s1_ready;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  input [28:0] s2_addr;
  wire [28:0] s2_addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [4:0] \s2_addr.line ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [21:0] \s2_addr.tag ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire [1:0] \s2_addr.word ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:86" *)
  output s2_busy;
  reg s2_busy;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:241" *)
  output [31:0] s2_data;
  wire [31:0] s2_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  input [2:0] s2_op;
  wire [2:0] s2_op;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire \s2_op.evict ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire \s2_op.flush ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  wire \s2_op.read ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:85" *)
  input s2_valid;
  wire s2_valid;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:240" *)
  wire [4:0] tag_rp__addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:22" *)
  wire [22:0] tag_rp__data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:22" *)
  wire [21:0] \tag_rp__data.tag ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:22" *)
  wire \tag_rp__data.valid ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:401" *)
  reg [4:0] tag_wp__addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:23" *)
  reg [22:0] tag_wp__data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:23" *)
  wire [21:0] \tag_wp__data.tag ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:23" *)
  wire \tag_wp__data.valid ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:400" *)
  reg tag_wp__en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:111" *)
  wire way_hit;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:112" *)
  wire [-1:0] way_lru;
  assign \$1  = tag_rp__data[21:0] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:119" *) s2_addr[28:7];
  assign way_hit = tag_rp__data[22] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:119" *) \$1 ;
  assign flush_done = ! (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:135" *) flush_line;
  assign \$2  = s2_op[1] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:139" *) s2_valid;
  assign \$3  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:139" *) flush_done;
  assign \$4  = \$2  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:139" *) \$3 ;
  assign \$5  = s2_op[2] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:141" *) s2_valid;
  assign \$7  = \$5  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:141" *) \$6 ;
  assign \$8  = s2_op[0] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:143" *) s2_valid;
  assign \$10  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:143" *) \$9 ;
  assign \$11  = \$8  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:143" *) \$10 ;
  assign \$12  = bus_addr[1:0] == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:177" *) 2'h3;
  assign \$17  = ! (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_dsl.py:486" *) fsm_state;
  assign \$18  = fsm_state == (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_dsl.py:486" *) 1'h1;
  assign \$19  = fsm_state == (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h2;
  assign \$20  = fsm_state == (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_dsl.py:486" *) 2'h3;
  assign \$21  = fsm_state == (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_dsl.py:486" *) 3'h4;
  assign \$22  = s2_op[1] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:139" *) s2_valid;
  assign \$23  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:139" *) flush_done;
  assign \$24  = \$22  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:139" *) \$23 ;
  assign \$25  = s2_op[2] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:141" *) s2_valid;
  assign \$27  = \$25  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:141" *) \$26 ;
  assign \$28  = s2_op[0] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:143" *) s2_valid;
  assign \$30  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:143" *) \$29 ;
  assign \$31  = \$28  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:143" *) \$30 ;
  assign \$32  = flush_line - (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:163" *) 1'h1;
  assign \$33  = bus_addr[1:0] + (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:193" *) 1'h1;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:103" *)
  always @(posedge clk)
    mem_rp_addr_saved <= \$34 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:129" *)
  always @(posedge clk)
    flush_line <= \$35 ;
  (* src = "/usr/lib/python3.13/contextlib.py:148" *)
  always @(posedge clk)
    fsm_state <= \$36 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:79" *)
  always @(posedge clk)
    bus_addr <= \$37 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:115" *)
  \minerva_cpu.loadstore.dcache.way_0  way_0 (
    .clk(clk),
    .dat_rp__addr(mem_rp_addr),
    .dat_rp__data(s2_data),
    .dat_wp__addr(dat_wp__addr),
    .dat_wp__data(dat_wp__data),
    .dat_wp__en(dat_wp__en),
    .rst(rst),
    .tag_rp__data(tag_rp__data),
    .tag_wp__addr(tag_wp__addr),
    .tag_wp__data(tag_wp__data),
    .tag_wp__en(tag_wp__en)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$38 ) begin end
    (* full_case = 32'd1 *)
    if (s1_ready) begin
      mem_rp_addr = s1_addr[6:0];
    end else begin
      mem_rp_addr = mem_rp_addr_saved;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$38 ) begin end
    s2_busy = 1'h1;
    casez (fsm_state)
      3'h0:
          (* full_case = 32'd1 *)
          if (\$4 ) begin
          end else if (\$7 ) begin
          end else if (\$11 ) begin
          end else begin
            s2_busy = 1'h0;
          end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$38 ) begin end
    tag_wp__addr = 5'h00;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          tag_wp__addr = flush_line;
      3'h2:
          tag_wp__addr = mem_rp_addr[6:2];
      3'h3:
          tag_wp__addr = bus_addr[6:2];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$38 ) begin end
    tag_wp__en = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          tag_wp__en = 1'h1;
      3'h2:
          tag_wp__en = way_hit;
      3'h3:
          tag_wp__en = \$14 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$38 ) begin end
    tag_wp__data = 23'h000000;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          tag_wp__data = 23'h000000;
      3'h2:
          tag_wp__data = 23'h000000;
      3'h3:
          tag_wp__data = { bus_last, bus_addr[28:7] };
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$38 ) begin end
    bus_req = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          bus_req = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$38 ) begin end
    bus_last = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          bus_last = \$12 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$38 ) begin end
    dat_wp__addr = 7'h00;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          dat_wp__addr = bus_addr[6:0];
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$38 ) begin end
    dat_wp__en = 1'h0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          dat_wp__en = \$16 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$38 ) begin end
    dat_wp__data = 32'd0;
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          dat_wp__data = bus_data;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$38 ) begin end
    \$34  = mem_rp_addr_saved;
    if (s1_ready) begin
      \$34  = mem_rp_addr;
    end
    if (rst) begin
      \$34  = 7'h00;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$38 ) begin end
    \$35  = flush_line;
    if (s1_ready) begin
      \$35  = 5'h1f;
    end
    casez (fsm_state)
      3'h0:
          /* empty */;
      3'h1:
          (* full_case = 32'd1 *)
          if (flush_done) begin
          end else begin
            \$35  = \$32 [4:0];
          end
    endcase
    if (rst) begin
      \$35  = 5'h1f;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$38 ) begin end
    \$36  = fsm_state;
    casez (fsm_state)
      3'h0:
          if (\$24 ) begin
            \$36  = 3'h1;
          end else if (\$27 ) begin
            \$36  = 3'h2;
          end else if (\$31 ) begin
            \$36  = 3'h3;
          end
      3'h1:
          if (flush_done) begin
            \$36  = 3'h4;
          end
      3'h2:
          \$36  = 3'h4;
      3'h3:
          if (bus_ack) begin
            if (bus_last) begin
              \$36  = 3'h4;
            end
          end
      3'h4:
          \$36  = 3'h0;
    endcase
    if (rst) begin
      \$36  = 3'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$38 ) begin end
    \$37  = bus_addr;
    casez (fsm_state)
      3'h0:
          if (\$24 ) begin
          end else if (\$27 ) begin
          end else if (\$31 ) begin
            \$37 [1:0] = 2'h0;
            \$37 [6:2] = s2_addr[6:2];
            \$37 [28:7] = s2_addr[28:7];
          end
      3'h1:
          /* empty */;
      3'h2:
          /* empty */;
      3'h3:
          if (bus_ack) begin
            (* full_case = 32'd1 *)
            if (bus_last) begin
            end else begin
              \$37 [1:0] = \$33 [1:0];
            end
          end
    endcase
    if (rst) begin
      \$37  = 29'h00000000;
    end
  end
  assign tag_rp__addr = mem_rp_addr[6:2];
  assign dat_rp__addr = mem_rp_addr;
  assign dat_rp__data = s2_data;
  assign \mem_rp_addr.word  = mem_rp_addr[1:0];
  assign \mem_rp_addr.line  = mem_rp_addr[6:2];
  assign \s1_addr.word  = s1_addr[1:0];
  assign \s1_addr.line  = s1_addr[6:2];
  assign \s1_addr.tag  = s1_addr[28:7];
  assign \mem_rp_addr_saved.word  = mem_rp_addr_saved[1:0];
  assign \mem_rp_addr_saved.line  = mem_rp_addr_saved[6:2];
  assign \tag_rp__data.tag  = tag_rp__data[21:0];
  assign \tag_rp__data.valid  = tag_rp__data[22];
  assign \s2_addr.word  = s2_addr[1:0];
  assign \s2_addr.line  = s2_addr[6:2];
  assign \s2_addr.tag  = s2_addr[28:7];
  assign \s2_op.read  = s2_op[0];
  assign \s2_op.flush  = s2_op[1];
  assign \s2_op.evict  = s2_op[2];
  assign \tag_wp__data.tag  = tag_wp__data[21:0];
  assign \tag_wp__data.valid  = tag_wp__data[22];
  assign \bus_addr.word  = bus_addr[1:0];
  assign \bus_addr.line  = bus_addr[6:2];
  assign \bus_addr.tag  = bus_addr[28:7];
  assign \$6  = way_hit;
  assign \$9  = way_hit;
  assign \$13  = 1'h1;
  assign \$14  = bus_ack;
  assign \$15  = 1'h1;
  assign \$16  = bus_ack;
  assign \$26  = way_hit;
  assign \$29  = way_hit;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:28" *)
(* generator = "Amaranth" *)
module \minerva_cpu.loadstore.dcache.way_0 (rst, tag_rp__data, dat_rp__data, dat_rp__addr, tag_wp__addr, tag_wp__en, tag_wp__data, dat_wp__addr, dat_wp__en, dat_wp__data, clk);
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:240" *)
  input [6:0] dat_rp__addr;
  wire [6:0] dat_rp__addr;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:241" *)
  output [31:0] dat_rp__data;
  wire [31:0] dat_rp__data;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:401" *)
  input [6:0] dat_wp__addr;
  wire [6:0] dat_wp__addr;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:402" *)
  input [31:0] dat_wp__data;
  wire [31:0] dat_wp__data;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:400" *)
  input dat_wp__en;
  wire dat_wp__en;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:240" *)
  wire [4:0] tag_rp__addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:22" *)
  output [22:0] tag_rp__data;
  wire [22:0] tag_rp__data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:22" *)
  wire [21:0] \tag_rp__data.tag ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:22" *)
  wire \tag_rp__data.valid ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:401" *)
  input [4:0] tag_wp__addr;
  wire [4:0] tag_wp__addr;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:23" *)
  input [22:0] tag_wp__data;
  wire [22:0] tag_wp__data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:23" *)
  wire [21:0] \tag_wp__data.tag ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:23" *)
  wire \tag_wp__data.valid ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:400" *)
  input tag_wp__en;
  wire tag_wp__en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:18" *)
  reg [31:0] dat_mem [127:0];
  initial begin
    dat_mem[0] = 32'd0;
    dat_mem[1] = 32'd0;
    dat_mem[2] = 32'd0;
    dat_mem[3] = 32'd0;
    dat_mem[4] = 32'd0;
    dat_mem[5] = 32'd0;
    dat_mem[6] = 32'd0;
    dat_mem[7] = 32'd0;
    dat_mem[8] = 32'd0;
    dat_mem[9] = 32'd0;
    dat_mem[10] = 32'd0;
    dat_mem[11] = 32'd0;
    dat_mem[12] = 32'd0;
    dat_mem[13] = 32'd0;
    dat_mem[14] = 32'd0;
    dat_mem[15] = 32'd0;
    dat_mem[16] = 32'd0;
    dat_mem[17] = 32'd0;
    dat_mem[18] = 32'd0;
    dat_mem[19] = 32'd0;
    dat_mem[20] = 32'd0;
    dat_mem[21] = 32'd0;
    dat_mem[22] = 32'd0;
    dat_mem[23] = 32'd0;
    dat_mem[24] = 32'd0;
    dat_mem[25] = 32'd0;
    dat_mem[26] = 32'd0;
    dat_mem[27] = 32'd0;
    dat_mem[28] = 32'd0;
    dat_mem[29] = 32'd0;
    dat_mem[30] = 32'd0;
    dat_mem[31] = 32'd0;
    dat_mem[32] = 32'd0;
    dat_mem[33] = 32'd0;
    dat_mem[34] = 32'd0;
    dat_mem[35] = 32'd0;
    dat_mem[36] = 32'd0;
    dat_mem[37] = 32'd0;
    dat_mem[38] = 32'd0;
    dat_mem[39] = 32'd0;
    dat_mem[40] = 32'd0;
    dat_mem[41] = 32'd0;
    dat_mem[42] = 32'd0;
    dat_mem[43] = 32'd0;
    dat_mem[44] = 32'd0;
    dat_mem[45] = 32'd0;
    dat_mem[46] = 32'd0;
    dat_mem[47] = 32'd0;
    dat_mem[48] = 32'd0;
    dat_mem[49] = 32'd0;
    dat_mem[50] = 32'd0;
    dat_mem[51] = 32'd0;
    dat_mem[52] = 32'd0;
    dat_mem[53] = 32'd0;
    dat_mem[54] = 32'd0;
    dat_mem[55] = 32'd0;
    dat_mem[56] = 32'd0;
    dat_mem[57] = 32'd0;
    dat_mem[58] = 32'd0;
    dat_mem[59] = 32'd0;
    dat_mem[60] = 32'd0;
    dat_mem[61] = 32'd0;
    dat_mem[62] = 32'd0;
    dat_mem[63] = 32'd0;
    dat_mem[64] = 32'd0;
    dat_mem[65] = 32'd0;
    dat_mem[66] = 32'd0;
    dat_mem[67] = 32'd0;
    dat_mem[68] = 32'd0;
    dat_mem[69] = 32'd0;
    dat_mem[70] = 32'd0;
    dat_mem[71] = 32'd0;
    dat_mem[72] = 32'd0;
    dat_mem[73] = 32'd0;
    dat_mem[74] = 32'd0;
    dat_mem[75] = 32'd0;
    dat_mem[76] = 32'd0;
    dat_mem[77] = 32'd0;
    dat_mem[78] = 32'd0;
    dat_mem[79] = 32'd0;
    dat_mem[80] = 32'd0;
    dat_mem[81] = 32'd0;
    dat_mem[82] = 32'd0;
    dat_mem[83] = 32'd0;
    dat_mem[84] = 32'd0;
    dat_mem[85] = 32'd0;
    dat_mem[86] = 32'd0;
    dat_mem[87] = 32'd0;
    dat_mem[88] = 32'd0;
    dat_mem[89] = 32'd0;
    dat_mem[90] = 32'd0;
    dat_mem[91] = 32'd0;
    dat_mem[92] = 32'd0;
    dat_mem[93] = 32'd0;
    dat_mem[94] = 32'd0;
    dat_mem[95] = 32'd0;
    dat_mem[96] = 32'd0;
    dat_mem[97] = 32'd0;
    dat_mem[98] = 32'd0;
    dat_mem[99] = 32'd0;
    dat_mem[100] = 32'd0;
    dat_mem[101] = 32'd0;
    dat_mem[102] = 32'd0;
    dat_mem[103] = 32'd0;
    dat_mem[104] = 32'd0;
    dat_mem[105] = 32'd0;
    dat_mem[106] = 32'd0;
    dat_mem[107] = 32'd0;
    dat_mem[108] = 32'd0;
    dat_mem[109] = 32'd0;
    dat_mem[110] = 32'd0;
    dat_mem[111] = 32'd0;
    dat_mem[112] = 32'd0;
    dat_mem[113] = 32'd0;
    dat_mem[114] = 32'd0;
    dat_mem[115] = 32'd0;
    dat_mem[116] = 32'd0;
    dat_mem[117] = 32'd0;
    dat_mem[118] = 32'd0;
    dat_mem[119] = 32'd0;
    dat_mem[120] = 32'd0;
    dat_mem[121] = 32'd0;
    dat_mem[122] = 32'd0;
    dat_mem[123] = 32'd0;
    dat_mem[124] = 32'd0;
    dat_mem[125] = 32'd0;
    dat_mem[126] = 32'd0;
    dat_mem[127] = 32'd0;
  end
  always @(posedge clk) begin
    if (dat_wp__en)
      dat_mem[dat_wp__addr] <= dat_wp__data;
  end
  reg [31:0] _0_;
  always @(posedge clk) begin
    _0_ <= dat_mem[dat_rp__addr];
  end
  assign dat_rp__data = _0_;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/cache.py:15" *)
  reg [22:0] tag_mem [31:0];
  initial begin
    tag_mem[0] = 23'h000000;
    tag_mem[1] = 23'h000000;
    tag_mem[2] = 23'h000000;
    tag_mem[3] = 23'h000000;
    tag_mem[4] = 23'h000000;
    tag_mem[5] = 23'h000000;
    tag_mem[6] = 23'h000000;
    tag_mem[7] = 23'h000000;
    tag_mem[8] = 23'h000000;
    tag_mem[9] = 23'h000000;
    tag_mem[10] = 23'h000000;
    tag_mem[11] = 23'h000000;
    tag_mem[12] = 23'h000000;
    tag_mem[13] = 23'h000000;
    tag_mem[14] = 23'h000000;
    tag_mem[15] = 23'h000000;
    tag_mem[16] = 23'h000000;
    tag_mem[17] = 23'h000000;
    tag_mem[18] = 23'h000000;
    tag_mem[19] = 23'h000000;
    tag_mem[20] = 23'h000000;
    tag_mem[21] = 23'h000000;
    tag_mem[22] = 23'h000000;
    tag_mem[23] = 23'h000000;
    tag_mem[24] = 23'h000000;
    tag_mem[25] = 23'h000000;
    tag_mem[26] = 23'h000000;
    tag_mem[27] = 23'h000000;
    tag_mem[28] = 23'h000000;
    tag_mem[29] = 23'h000000;
    tag_mem[30] = 23'h000000;
    tag_mem[31] = 23'h000000;
  end
  always @(posedge clk) begin
    if (tag_wp__en)
      tag_mem[tag_wp__addr] <= tag_wp__data;
  end
  reg [22:0] _1_;
  always @(posedge clk) begin
    _1_ <= tag_mem[dat_rp__addr[6:2]];
  end
  assign tag_rp__data = _1_;
  assign tag_rp__addr = dat_rp__addr[6:2];
  assign \tag_rp__data.tag  = tag_rp__data[21:0];
  assign \tag_rp__data.valid  = tag_rp__data[22];
  assign \tag_wp__data.tag  = tag_wp__data[21:0];
  assign \tag_wp__data.valid  = tag_wp__data[22];
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:162" *)
(* generator = "Amaranth" *)
module \minerva_cpu.loadstore.wrbuf (rst, w_en, w_rdy, r_op, w_data, r_en, r_rdy, clk);
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:92" *)
  wire [65:0] r_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:154" *)
  input r_en;
  wire r_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:154" *)
  wire \r_en$7 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:92" *)
  output [65:0] r_op;
  wire [65:0] r_op;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:150" *)
  wire [29:0] \r_op.addr ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:150" *)
  wire [31:0] \r_op.data ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:150" *)
  wire [3:0] \r_op.mask ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:93" *)
  output r_rdy;
  wire r_rdy;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:93" *)
  wire \r_rdy$9 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:150" *)
  input [65:0] w_data;
  wire [65:0] w_data;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:151" *)
  input w_en;
  wire w_en;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:151" *)
  wire \w_en$3 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:150" *)
  wire [65:0] w_op;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:150" *)
  wire [29:0] \w_op.addr ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:150" *)
  wire [31:0] \w_op.data ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:150" *)
  wire [3:0] \w_op.mask ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:88" *)
  output w_rdy;
  wire w_rdy;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:88" *)
  wire \w_rdy$1 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:164" *)
  \minerva_cpu.loadstore.wrbuf.fifo  fifo (
    .clk(clk),
    .r_data(r_op),
    .r_en(r_en),
    .r_rdy(r_rdy),
    .rst(rst),
    .w_en(w_en),
    .w_port__data(w_data),
    .w_rdy(w_rdy)
  );
  assign \w_rdy$1  = w_rdy;
  assign \w_en$3  = w_en;
  assign w_op = w_data;
  assign \r_en$7  = r_en;
  assign \r_rdy$9  = r_rdy;
  assign r_data = r_op;
  assign \w_op.addr  = w_data[29:0];
  assign \w_op.mask  = w_data[33:30];
  assign \w_op.data  = w_data[65:34];
  assign \r_op.addr  = r_op[29:0];
  assign \r_op.mask  = r_op[33:30];
  assign \r_op.data  = r_op[65:34];
endmodule

(* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:242" *)
(* generator = "Amaranth" *)
module \minerva_cpu.loadstore.wrbuf.fifo (rst, w_en, w_rdy, r_data, w_port__data, r_en, r_rdy, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$39  = 0;
  wire \$1 ;
  wire \$10 ;
  wire [3:0] \$11 ;
  wire [3:0] \$12 ;
  wire \$13 ;
  wire \$14 ;
  wire \$15 ;
  wire \$16 ;
  wire \$17 ;
  wire \$18 ;
  wire [3:0] \$19 ;
  wire \$2 ;
  wire \$20 ;
  wire \$21 ;
  wire \$22 ;
  wire \$23 ;
  wire \$24 ;
  wire \$25 ;
  wire [3:0] \$26 ;
  wire \$27 ;
  wire \$28 ;
  wire \$29 ;
  wire \$3 ;
  reg [2:0] \$30 ;
  reg [2:0] \$31 ;
  reg [2:0] \$32 ;
  reg \$33 ;
  wire \$4 ;
  wire [3:0] \$5 ;
  wire [3:0] \$6 ;
  wire \$7 ;
  wire \$8 ;
  wire \$9 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* init = 3'h0 *)
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:293" *)
  wire [2:0] consume;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:279" *)
  reg [2:0] inner_level = 3'h0;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:280" *)
  wire inner_r_rdy;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:239" *)
  wire [3:0] level;
  (* init = 3'h0 *)
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:292" *)
  wire [2:0] produce;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:241" *)
  output [65:0] r_data;
  wire [65:0] r_data;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:94" *)
  input r_en;
  wire r_en;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:95" *)
  wire [3:0] r_level;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:240" *)
  reg [2:0] r_port__addr = 3'h0;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:241" *)
  wire [65:0] r_port__data;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:239" *)
  wire r_port__en;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:93" *)
  output r_rdy;
  reg r_rdy = 1'h0;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:87" *)
  wire [65:0] w_data;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:89" *)
  input w_en;
  wire w_en;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:90" *)
  wire [3:0] w_level;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:401" *)
  reg [2:0] w_port__addr = 3'h0;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:87" *)
  input [65:0] w_port__data;
  wire [65:0] w_port__data;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/memory.py:400" *)
  wire w_port__en;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:88" *)
  output w_rdy;
  wire w_rdy;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:289" *)
  reg [65:0] storage [6:0];
  initial begin
    storage[0] = 66'h00000000000000000;
    storage[1] = 66'h00000000000000000;
    storage[2] = 66'h00000000000000000;
    storage[3] = 66'h00000000000000000;
    storage[4] = 66'h00000000000000000;
    storage[5] = 66'h00000000000000000;
    storage[6] = 66'h00000000000000000;
  end
  always @(posedge clk) begin
    if (w_port__en)
      storage[w_port__addr] <= w_port__data;
  end
  reg [65:0] _0_;
  always @(posedge clk) begin
    if (r_port__en) begin
      _0_ <= storage[r_port__addr];
    end
  end
  assign r_data = _0_;
  assign w_rdy = inner_level != (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:283" *) 3'h7;
  assign inner_r_rdy = | (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:284" *) inner_level;
  assign w_port__en = w_rdy & (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$1  = ~ (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$2  = \$1  | (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign r_port__en = inner_r_rdy & (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:287" *) \$2 ;
  assign w_level = inner_level + (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:322" *) r_rdy;
  assign \$3  = w_rdy & (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$4  = w_port__addr == (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:118" *) 3'h6;
  assign \$5  = w_port__addr + (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:118" *) 1'h1;
  assign \$6  = \$4  ? (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:118" *) 4'h0 : \$5 ;
  assign \$7  = ~ (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$8  = \$7  | (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$9  = inner_r_rdy & (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:287" *) \$8 ;
  assign \$10  = r_port__addr == (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:118" *) 3'h6;
  assign \$11  = r_port__addr + (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:118" *) 1'h1;
  assign \$12  = \$10  ? (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:118" *) 4'h0 : \$11 ;
  assign \$13  = w_rdy & (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$14  = ~ (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$15  = \$14  | (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$16  = inner_r_rdy & (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:287" *) \$15 ;
  assign \$17  = ~ (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:311" *) \$16 ;
  assign \$18  = \$13  & (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:311" *) \$17 ;
  assign \$19  = inner_level + (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:312" *) 1'h1;
  assign \$20  = ~ (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$21  = \$20  | (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$22  = inner_r_rdy & (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:287" *) \$21 ;
  assign \$23  = w_rdy & (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:250" *) w_en;
  assign \$24  = ~ (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:313" *) \$23 ;
  assign \$25  = \$22  & (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:313" *) \$24 ;
  assign \$26  = inner_level - (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:314" *) 1'h1;
  assign \$27  = ~ (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:287" *) r_rdy;
  assign \$28  = \$27  | (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:287" *) r_en;
  assign \$29  = inner_r_rdy & (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:287" *) \$28 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:292" *)
  always @(posedge clk)
    w_port__addr <= \$30 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:293" *)
  always @(posedge clk)
    r_port__addr <= \$31 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:279" *)
  always @(posedge clk)
    inner_level <= \$32 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/fifo.py:93" *)
  always @(posedge clk)
    r_rdy <= \$33 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$39 ) begin end
    \$30  = w_port__addr;
    if (\$3 ) begin
      \$30  = \$6 [2:0];
    end
    if (rst) begin
      \$30  = 3'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$39 ) begin end
    \$31  = r_port__addr;
    if (\$9 ) begin
      \$31  = \$12 [2:0];
    end
    if (rst) begin
      \$31  = 3'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$39 ) begin end
    \$32  = inner_level;
    if (\$18 ) begin
      \$32  = \$19 [2:0];
    end
    if (\$25 ) begin
      \$32  = \$26 [2:0];
    end
    if (rst) begin
      \$32  = 3'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$39 ) begin end
    \$33  = r_rdy;
    if (\$29 ) begin
      \$33  = 1'h1;
    end else if (r_en) begin
      \$33  = 1'h0;
    end
    if (rst) begin
      \$33  = 1'h0;
    end
  end
  assign level = w_level;
  assign r_level = w_level;
  assign produce = w_port__addr;
  assign w_data = w_port__data;
  assign consume = r_port__addr;
  assign r_port__data = r_data;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/logic.py:18" *)
(* generator = "Amaranth" *)
module \minerva_cpu.logic$316 (src1, src2, result, op);
  reg \$auto$verilog_backend.cc:2355:dump_module$40  = 0;
  wire [31:0] \$1 ;
  wire [31:0] \$2 ;
  wire [31:0] \$3 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/logic.py:12" *)
  input [2:0] op;
  wire [2:0] op;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/logic.py:15" *)
  output [31:0] result;
  reg [31:0] result;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/logic.py:13" *)
  input [31:0] src1;
  wire [31:0] src1;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/logic.py:14" *)
  input [31:0] src2;
  wire [31:0] src2;
  assign \$1  = src1 ^ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/logic.py:22" *) src2;
  assign \$2  = src1 | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/logic.py:24" *) src2;
  assign \$3  = src1 & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/logic.py:26" *) src2;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$40 ) begin end
    result = 32'd0;
    casez (op)
      3'h4:
          result = \$1 ;
      3'h6:
          result = \$2 ;
      3'h7:
          result = \$3 ;
    endcase
  end
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:32" *)
(* generator = "Amaranth" *)
module \minerva_cpu.m (rst, valid, sink__ready, sink__valid, source__valid, f_busy, a_busy, x_busy, \m_busy$9 , m_busy, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$41  = 0;
  wire [1:0] \$1 ;
  wire \$2 ;
  wire \$3 ;
  wire \$4 ;
  wire \$5 ;
  wire \$6 ;
  wire \$7 ;
  reg \$8 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:139" *)
  input a_busy;
  wire a_busy;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:144" *)
  input f_busy;
  wire f_busy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/divider.py:18" *)
  input m_busy;
  wire m_busy;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:195" *)
  input \m_busy$9 ;
  wire \m_busy$9 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:16" *)
  wire ready;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:16" *)
  output sink__ready;
  wire sink__ready;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:49" *)
  input sink__valid;
  wire sink__valid;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:50" *)
  wire source__ready;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:49" *)
  output source__valid;
  reg source__valid = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:15" *)
  output valid;
  wire valid;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/loadstore.py:188" *)
  input x_busy;
  wire x_busy;
  assign \$3  = \$2  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:29" *) f_busy;
  assign \$4  = \$3  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:29" *) m_busy;
  assign \$5  = \$4  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:29" *) x_busy;
  assign \$6  = \$5  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:29" *) \m_busy$9 ;
  assign \$7  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:46" *) \$6 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:49" *)
  always @(posedge clk)
    source__valid <= \$8 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$41 ) begin end
    (* full_case = 32'd1 *)
    if (sink__ready) begin
      \$8  = \$1 [0];
    end else if (1'h1) begin
      \$8  = 1'h0;
    end
    if (rst) begin
      \$8  = 1'h0;
    end
  end
  assign ready = sink__ready;
  assign source__ready = 1'h1;
  assign valid = \$1 [0];
  assign \$1  = { 1'h0, sink__valid };
  assign \$2  = a_busy;
  assign sink__ready = \$7 ;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:24" *)
(* generator = "Amaranth" *)
module \minerva_cpu.multiplier (rst, d_ready, x_ready, m_ready, \x_src1$5 , \x_src2$8 , d_op, w_result, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$42  = 0;
  wire \$1 ;
  reg [31:0] \$10 ;
  wire \$2 ;
  wire \$3 ;
  wire \$4 ;
  reg \$5 ;
  reg \$6 ;
  reg \$7 ;
  reg \$8 ;
  reg [65:0] \$9 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:26" *)
  wire d_low;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:12" *)
  input [2:0] d_op;
  wire [2:0] d_op;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:13" *)
  input d_ready;
  wire d_ready;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:27" *)
  wire d_src1_signed;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:28" *)
  wire d_src2_signed;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:57" *)
  reg m_low = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:58" *)
  reg [65:0] m_prod = 66'h00000000000000000;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:19" *)
  input m_ready;
  wire m_ready;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:66" *)
  reg [31:0] m_result;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:21" *)
  output [31:0] w_result;
  reg [31:0] w_result = 32'd0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:36" *)
  reg x_low = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:49" *)
  wire [65:0] x_prod;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:17" *)
  input x_ready;
  wire x_ready;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:47" *)
  wire [32:0] x_src1;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:15" *)
  input [31:0] \x_src1$5 ;
  wire [31:0] \x_src1$5 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:37" *)
  reg x_src1_signed = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:48" *)
  wire [32:0] x_src2;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:16" *)
  input [31:0] \x_src2$8 ;
  wire [31:0] \x_src2$8 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:38" *)
  reg x_src2_signed = 1'h0;
  assign d_low = ! (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:31" *) d_op;
  assign \$1  = d_op == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:32" *) 1'h1;
  assign \$2  = d_op == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:32" *) 2'h2;
  assign d_src1_signed = \$1  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:32" *) \$2 ;
  assign d_src2_signed = d_op == (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:33" *) 1'h1;
  assign \$3  = x_src1_signed & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:52" *) \x_src1$5 [31];
  assign \$4  = x_src2_signed & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:53" *) \x_src2$8 [31];
  assign x_prod = $signed({ \$3 , \x_src1$5  }) * (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:54" *) $signed({ \$4 , \x_src2$8  });
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:36" *)
  always @(posedge clk)
    x_low <= \$5 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:37" *)
  always @(posedge clk)
    x_src1_signed <= \$6 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:38" *)
  always @(posedge clk)
    x_src2_signed <= \$7 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:57" *)
  always @(posedge clk)
    m_low <= \$8 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:58" *)
  always @(posedge clk)
    m_prod <= \$9 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/multiplier.py:21" *)
  always @(posedge clk)
    w_result <= \$10 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$42 ) begin end
    (* full_case = 32'd1 *)
    if (m_low) begin
      m_result = m_prod[31:0];
    end else begin
      m_result = m_prod[63:32];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$42 ) begin end
    \$5  = x_low;
    if (d_ready) begin
      \$5  = d_low;
    end
    if (rst) begin
      \$5  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$42 ) begin end
    \$6  = x_src1_signed;
    if (d_ready) begin
      \$6  = d_src1_signed;
    end
    if (rst) begin
      \$6  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$42 ) begin end
    \$7  = x_src2_signed;
    if (d_ready) begin
      \$7  = d_src2_signed;
    end
    if (rst) begin
      \$7  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$42 ) begin end
    \$8  = m_low;
    if (x_ready) begin
      \$8  = x_low;
    end
    if (rst) begin
      \$8  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$42 ) begin end
    \$9  = m_prod;
    if (x_ready) begin
      \$9  = x_prod;
    end
    if (rst) begin
      \$9  = 66'h00000000000000000;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$42 ) begin end
    \$10  = w_result;
    if (m_ready) begin
      \$10  = m_result;
    end
    if (rst) begin
      \$10  = 32'd0;
    end
  end
  assign x_src1 = { \$3 , \x_src1$5  };
  assign x_src2 = { \$4 , \x_src2$8  };
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:40" *)
(* generator = "Amaranth" *)
module \minerva_cpu.pc_sel (x_valid, m_valid, m_exception, d_branch_target, f_pc, d_pc, x_pc, x_fence_i, \port$1435$180 , m_mret, a_pc, x_mtvec_base, x_mepc_base, d_branch_predict_taken, d_valid);
  reg \$auto$verilog_backend.cc:2355:dump_module$43  = 0;
  wire \$1 ;
  wire \$2 ;
  wire \$3 ;
  wire \$4 ;
  wire \$5 ;
  wire \$6 ;
  wire \$7 ;
  wire [30:0] \$8 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:17" *)
  output [31:0] a_pc;
  wire [31:0] a_pc;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:44" *)
  reg [29:0] a_pc4;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:22" *)
  input d_branch_predict_taken;
  wire d_branch_predict_taken;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:23" *)
  input [31:0] d_branch_target;
  wire [31:0] d_branch_target;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:21" *)
  input [31:0] d_pc;
  wire [31:0] d_pc;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:24" *)
  input d_valid;
  wire d_valid;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:19" *)
  input [31:0] f_pc;
  wire [31:0] f_pc;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:32" *)
  wire m_branch_predict_taken;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:33" *)
  wire m_branch_taken;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:34" *)
  wire [31:0] m_branch_target;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:35" *)
  input m_exception;
  wire m_exception;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:36" *)
  input m_mret;
  wire m_mret;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:43" *)
  reg [29:0] m_pc4_a;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:42" *)
  reg m_sel;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:37" *)
  input m_valid;
  wire m_valid;
  input [33:0] \port$1435$180 ;
  wire [33:0] \port$1435$180 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:27" *)
  input x_fence_i;
  wire x_fence_i;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:29" *)
  input [29:0] x_mepc_base;
  wire [29:0] x_mepc_base;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:28" *)
  input [29:0] x_mtvec_base;
  wire [29:0] x_mtvec_base;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:26" *)
  input [31:0] x_pc;
  wire [31:0] x_pc;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:30" *)
  input x_valid;
  wire x_valid;
  assign \$2  = \port$1435$180 [33] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:53" *) \$1 ;
  assign \$3  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:55" *) \port$1435$180 [33];
  assign \$4  = \$3  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:55" *) \port$1435$180 [32];
  assign \$5  = m_sel & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:60" *) m_valid;
  assign \$6  = x_fence_i & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:62" *) x_valid;
  assign \$7  = d_branch_predict_taken & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:64" *) d_valid;
  assign \$8  = f_pc[31:2] + (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:67" *) 1'h1;
  assign \$1  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/fetch.py:53" *) \port$1435$180 [32];
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$43 ) begin end
    m_pc4_a = 30'h00000000;
    if (m_exception) begin
      m_pc4_a = x_mtvec_base;
    end else if (m_mret) begin
      m_pc4_a = x_mepc_base;
    end else if (\$2 ) begin
      m_pc4_a = x_pc[31:2];
    end else if (\$4 ) begin
      m_pc4_a = \port$1435$180 [31:2];
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$43 ) begin end
    m_sel = 1'h1;
    (* full_case = 32'd1 *)
    if (m_exception) begin
    end else if (m_mret) begin
    end else if (\$2 ) begin
    end else if (\$4 ) begin
    end else begin
      m_sel = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$43 ) begin end
    (* full_case = 32'd1 *)
    if (\$5 ) begin
      a_pc4 = m_pc4_a;
    end else if (\$6 ) begin
      a_pc4 = d_pc[31:2];
    end else if (\$7 ) begin
      a_pc4 = d_branch_target[31:2];
    end else begin
      a_pc4 = \$8 [29:0];
    end
  end
  assign m_branch_predict_taken = \port$1435$180 [33];
  assign m_branch_taken = \port$1435$180 [32];
  assign m_branch_target = \port$1435$180 [31:0];
  assign a_pc[31:2] = a_pc4;
  assign a_pc[1:0] = 2'h0;
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/predict.py:19" *)
(* generator = "Amaranth" *)
module \minerva_cpu.predict (d_branch, d_jump, d_branch_target, d_pc, d_offset, d_branch_taken, d_rs1_re);
  reg \$auto$verilog_backend.cc:2355:dump_module$44  = 0;
  wire \$1 ;
  wire \$2 ;
  wire [33:0] \$3 ;
  wire \$4 ;
  wire \$5 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/predict.py:10" *)
  input d_branch;
  wire d_branch;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/predict.py:15" *)
  output d_branch_taken;
  reg d_branch_taken;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/predict.py:16" *)
  output [31:0] d_branch_target;
  wire [31:0] d_branch_target;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/predict.py:21" *)
  wire d_fetch_misaligned;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/predict.py:11" *)
  input d_jump;
  wire d_jump;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/predict.py:12" *)
  input [31:0] d_offset;
  wire [31:0] d_offset;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/predict.py:13" *)
  input [31:0] d_pc;
  wire [31:0] d_pc;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/predict.py:14" *)
  input d_rs1_re;
  wire d_rs1_re;
  assign \$4  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/predict.py:36" *) d_rs1_re;
  assign \$5  = d_jump & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/predict.py:36" *) \$4 ;
  assign \$1  = | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/predict.py:23" *) d_pc[1:0];
  assign \$2  = | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/predict.py:23" *) d_offset[1:0];
  assign d_fetch_misaligned = \$1  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/predict.py:23" *) \$2 ;
  assign \$3  = $signed({ 1'h0, d_pc }) + (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/predict.py:24" *) $signed(d_offset);
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$44 ) begin end
    (* full_case = 32'd1 *)
    if (d_fetch_misaligned) begin
      d_branch_taken = 1'h0;
    end else if (d_branch) begin
      d_branch_taken = d_offset[31];
    end else begin
      d_branch_taken = \$5 ;
    end
  end
  assign d_branch_target = \$3 [31:0];
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/shifter.py:19" *)
(* generator = "Amaranth" *)
module \minerva_cpu.shifter (rst, x_ready, m_result, x_src1, x_shamt, \port$1433$155 , clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$45  = 0;
  wire \$1 ;
  wire [63:0] \$2 ;
  reg \$3 ;
  reg [31:0] \$4 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/shifter.py:23" *)
  reg m_direction = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/shifter.py:16" *)
  output [31:0] m_result;
  wire [31:0] m_result;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/shifter.py:24" *)
  reg [31:0] \m_result$7  = 32'd0;
  input [1:0] \port$1433$155 ;
  wire [1:0] \port$1433$155 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/shifter.py:10" *)
  wire x_direction;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/shifter.py:22" *)
  wire x_filler;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/shifter.py:21" *)
  wire [31:0] x_operand;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/shifter.py:14" *)
  input x_ready;
  wire x_ready;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/shifter.py:11" *)
  wire x_sext;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/shifter.py:12" *)
  input [4:0] x_shamt;
  wire [4:0] x_shamt;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/shifter.py:13" *)
  input [31:0] x_src1;
  wire [31:0] x_src1;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/shifter.py:23" *)
  always @(posedge clk)
    m_direction <= \$3 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/shifter.py:24" *)
  always @(posedge clk)
    \m_result$7  <= \$4 ;
  assign x_operand = \port$1433$155 [0] ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/shifter.py:28" *) x_src1 : { x_src1[0], x_src1[1], x_src1[2], x_src1[3], x_src1[4], x_src1[5], x_src1[6], x_src1[7], x_src1[8], x_src1[9], x_src1[10], x_src1[11], x_src1[12], x_src1[13], x_src1[14], x_src1[15], x_src1[16], x_src1[17], x_src1[18], x_src1[19], x_src1[20], x_src1[21], x_src1[22], x_src1[23], x_src1[24], x_src1[25], x_src1[26], x_src1[27], x_src1[28], x_src1[29], x_src1[30], x_src1[31] };
  assign \$1  = \port$1433$155 [0] & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/shifter.py:29" *) \port$1433$155 [1];
  assign x_filler = \$1  ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/shifter.py:29" *) x_src1[31] : 1'h0;
  assign m_result = m_direction ? (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/shifter.py:38" *) \m_result$7  : { \m_result$7 [0], \m_result$7 [1], \m_result$7 [2], \m_result$7 [3], \m_result$7 [4], \m_result$7 [5], \m_result$7 [6], \m_result$7 [7], \m_result$7 [8], \m_result$7 [9], \m_result$7 [10], \m_result$7 [11], \m_result$7 [12], \m_result$7 [13], \m_result$7 [14], \m_result$7 [15], \m_result$7 [16], \m_result$7 [17], \m_result$7 [18], \m_result$7 [19], \m_result$7 [20], \m_result$7 [21], \m_result$7 [22], \m_result$7 [23], \m_result$7 [24], \m_result$7 [25], \m_result$7 [26], \m_result$7 [27], \m_result$7 [28], \m_result$7 [29], \m_result$7 [30], \m_result$7 [31] };
  assign \$2  = { x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_filler, x_operand } >> (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/shifter.py:35" *) x_shamt;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$45 ) begin end
    \$3  = m_direction;
    if (x_ready) begin
      \$3  = \port$1433$155 [0];
    end
    if (rst) begin
      \$3  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$45 ) begin end
    \$4  = \m_result$7 ;
    if (x_ready) begin
      \$4  = \$2 [31:0];
    end
    if (rst) begin
      \$4  = 32'd0;
    end
  end
  assign x_direction = \port$1433$155 [0];
  assign x_sext = \port$1433$155 [1];
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:32" *)
(* generator = "Amaranth" *)
module \minerva_cpu.w (sink__valid, valid);
  wire [1:0] \$1 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:16" *)
  wire ready;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:50" *)
  wire sink__ready;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:49" *)
  input sink__valid;
  wire sink__valid;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:15" *)
  output valid;
  wire valid;
  assign sink__ready = 1'h1;
  assign ready = 1'h1;
  assign valid = \$1 [0];
  assign \$1  = { 1'h0, sink__valid };
endmodule

(* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:32" *)
(* generator = "Amaranth" *)
module \minerva_cpu.x (rst, valid, sink__ready, \valid$5 , source__ready, m_trap, sink__payload, sink__valid, source__valid, clk);
  reg \$auto$verilog_backend.cc:2355:dump_module$46  = 0;
  wire \$1 ;
  reg \$10 ;
  wire \$2 ;
  wire \$3 ;
  wire \$4 ;
  wire \$5 ;
  wire \$6 ;
  wire \$7 ;
  wire \$8 ;
  wire [1:0] \$9 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/units/exception.py:206" *)
  input m_trap;
  wire m_trap;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:16" *)
  wire ready;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/hdl/_ir.py:283" *)
  input rst;
  wire rst;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  input [247:0] sink__payload;
  wire [247:0] sink__payload;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.branch_predict_taken ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.branch_taken ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload.branch_target ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.bypass_m ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.compare ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.condition_met ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload.csr_result ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.csr_we ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.divide ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.ebreak ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.ecall ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [29:0] \sink__payload.fetch_badaddr ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.fetch_error ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [2:0] \sink__payload.funct3 ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.illegal ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload.instruction ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.load ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.loadstore_misaligned ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.mret ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.multiply ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload.pc ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [4:0] \sink__payload.rd ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.rd_we ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload.result ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.shift ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire \sink__payload.store ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:23" *)
  wire [31:0] \sink__payload.store_data ;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:16" *)
  output sink__ready;
  wire sink__ready;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:49" *)
  input sink__valid;
  wire sink__valid;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:50" *)
  input source__ready;
  wire source__ready;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:49" *)
  output source__valid;
  reg source__valid = 1'h0;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:15" *)
  output valid;
  wire valid;
  (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:15" *)
  input \valid$5 ;
  wire \valid$5 ;
  assign \$1  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:582" *) sink__payload[213];
  assign \$2  = \$1  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:582" *) sink__payload[212];
  assign \$3  = \$2  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:582" *) \valid$5 ;
  assign \$5  = m_trap | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:584" *) sink__payload[247];
  assign \$6  = \$5  & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/core.py:584" *) \valid$5 ;
  assign \$7  = \$4  | (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:26" *) \$6 ;
  assign \$8  = ~ (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:36" *) \$7 ;
  assign valid = sink__valid & (* src = "/home/micko/src/litex/pythondata-cpu-minerva/pythondata_cpu_minerva/sources/minerva/stage.py:36" *) \$8 ;
  (* src = "/home/micko/.cache/pipx/b4c348cc0b3498e/lib/python3.13/site-packages/amaranth/lib/stream.py:49" *)
  always @(posedge clk)
    source__valid <= \$10 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2355:dump_module$46 ) begin end
    \$10  = source__valid;
    if (\$9 [0]) begin
      \$10  = valid;
    end else if (source__ready) begin
      \$10  = 1'h0;
    end
    if (rst) begin
      \$10  = 1'h0;
    end
  end
  assign ready = \$9 [0];
  assign sink__ready = \$9 [0];
  assign \sink__payload.pc  = sink__payload[31:0];
  assign \sink__payload.instruction  = sink__payload[63:32];
  assign \sink__payload.fetch_error  = sink__payload[64];
  assign \sink__payload.fetch_badaddr  = sink__payload[94:65];
  assign \sink__payload.illegal  = sink__payload[95];
  assign \sink__payload.loadstore_misaligned  = sink__payload[96];
  assign \sink__payload.ecall  = sink__payload[97];
  assign \sink__payload.ebreak  = sink__payload[98];
  assign \sink__payload.rd  = sink__payload[103:99];
  assign \sink__payload.rd_we  = sink__payload[104];
  assign \sink__payload.bypass_m  = sink__payload[105];
  assign \sink__payload.funct3  = sink__payload[108:106];
  assign \sink__payload.result  = sink__payload[140:109];
  assign \sink__payload.shift  = sink__payload[141];
  assign \sink__payload.load  = sink__payload[142];
  assign \sink__payload.store  = sink__payload[143];
  assign \sink__payload.store_data  = sink__payload[175:144];
  assign \sink__payload.compare  = sink__payload[176];
  assign \sink__payload.multiply  = sink__payload[177];
  assign \sink__payload.divide  = sink__payload[178];
  assign \sink__payload.condition_met  = sink__payload[179];
  assign \sink__payload.branch_target  = sink__payload[211:180];
  assign \sink__payload.branch_taken  = sink__payload[212];
  assign \sink__payload.branch_predict_taken  = sink__payload[213];
  assign \sink__payload.csr_we  = sink__payload[214];
  assign \sink__payload.csr_result  = sink__payload[246:215];
  assign \sink__payload.mret  = sink__payload[247];
  assign \$4  = \$3 ;
  assign \$9  = { 1'h0, source__ready };
endmodule

