#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon May 23 09:35:35 2022
# Process ID: 2235
# Current directory: /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur
# Command line: vivado
# Log file: /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/vivado.log
# Journal file: /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.xpr
update_compile_order -fileset sources_1
launch_simulation
source Test_BR.tcl
close_sim
launch_simulation
source Test_BR.tcl
close_sim
launch_simulation
source Test_BR.tcl
close_sim
launch_simulation
source Test_BR.tcl
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source Test_BR.tcl
relaunch_sim
close_sim
launch_simulation
source Test_BR.tcl
close_sim
launch_simulation
source Test_BR.tcl
close_sim
launch_simulation
source Test_BR.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sim_1/new/Test_BMD.vhd w ]
add_files -fileset sim_1 /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sim_1/new/Test_BMD.vhd
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
close_sim
launch_simulation
source Test_BR.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Test_BMD [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_simulation
source Test_BMD.tcl
close_sim
launch_simulation
source Test_BMD.tcl
close_sim
launch_simulation
source Test_BMD.tcl
close_sim
launch_simulation
source Test_BMD.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sim_1/new/Test_CD.vhd w ]
add_files -fileset sim_1 /home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sim_1/new/Test_CD.vhd
update_compile_order -fileset sim_1
close_sim
close_sim
