
<html>
<head>
  <title>Mehrdad's Publications</title>
  <link href="../resource/styles.css" type="text/css" rel="stylesheet" />
  <script src='../lib/app.js' async='async'></script>
</head>
<body id="PublicationsBody" dir="ltr">
<h1><b>Publications:<small><sup>1,2</sup></small></b></h1>
<br />
<b><h2><a href="https://patents.google.com/?inventor=reshadi&status=GRANT">Patents</a>: </h2></b><ol><li><p><span class="pubName">"Html streaming", </span><span class="pubAuthor">H. Kolam, S. Jaiswal, <u>M. Reshadi, </u>A. Anand, </span> 1/8/2015, <a href="https://patents.google.com/patent/US9998521B2/">(google)</a> </p></li><li><p><span class="pubName">"Placeholders for dynamic components in HTML streaming", </span><span class="pubAuthor">H. Kolam, S. Jaiswal, <u>M. Reshadi, </u></span> 1/8/2015, <a href="https://patents.google.com/patent/US9813480B2/en">(google)</a> </p></li><li><p><span class="pubName">"Collection management in document object model virtualization", </span><span class="pubAuthor"><u>M. Reshadi, </u>B. Kennedy, </span> 11/8/2013, <a href="https://patents.google.com/patent/US9953014B1">(google)</a> </p></li><li><p><span class="pubName">"Smart hierarchical cache using HTML5 storage APIs", </span><span class="pubAuthor">A. Anand, <u>M. Reshadi, </u>H. Kolam, B. Du, A. Akella, </span> 11/1/2013, <a href="https://patents.google.com/patent/US9531829B1/en">(google)</a> </p></li><li><p><span class="pubName">"Pre-processing of scripts in web browsers", </span><span class="pubAuthor">M. Weber, <u>M. Reshadi, </u>C. Cascaval, </span> 8/16/2012, <a href="https://patents.google.com/patent/EP2885703B1/">(google)</a> </p></li><li><p><span class="pubName">"Speculative resource prefetching via sandboxed execution", </span><span class="pubAuthor"><u>M. Reshadi, </u>M. Weber, </span> 8/16/2012, <a href="https://patents.google.com/patent/US9898445B2/en">(google)</a> </p></li><li><p><span class="pubName">"On-Line Behavioral Analysis Engine in Mobile Device with Multiple Analyzer Model Providers", </span><span class="pubAuthor">R. Gupta, M. Bapst, <u>M. Reshadi, </u>S. Kumar,, </span> 8/15/2012, <a href="https://patents.google.com/patent/US9747440B2/en">(google)</a> </p></li><li><p><span class="pubName">"Html5 i-frame extension", </span><span class="pubAuthor"><u>M. Reshadi, </u>C. Cascaval, </span> 3/30/2012, <a href="https://patents.google.com/patent/US9372836B2/en">(google)</a> </p></li><li><p><span class="pubName">"Reducing web browsing overheads with external code certification", </span><span class="pubAuthor">L. Ceze, C. Cascaval, <u>M. Reshadi, </u></span> 1/26/2012, <a href="https://patents.google.com/patent/US9819687B2/en">(google)</a> </p></li><li><p><span class="pubName">"Encoding labels in values to capture information flows", </span><span class="pubAuthor">C. Kerschbaumer, <u>M. Reshadi, </u></span> 11/7/2011, <a href="https://patents.google.com/patent/US8898780B2/en">(google)</a> </p></li><li><p><span class="pubName">"Web browsing enhanced by cloud computing", </span><span class="pubAuthor">B. Khorashadi, <u>M. Reshadi, </u>S. M. Das, </span> 7/27/2011, <a href="https://patents.google.com/patent/US9146909B2/en">(google)</a> </p></li><li><p><span class="pubName">"Hardware support for hashtables in dynamic languages", </span><span class="pubAuthor">L. Ceze, <u>M. Reshadi, </u>T. Sartorius, </span> 5/27/2011, <a href="https://patents.google.com/patent/US9063749B2/en">(google)</a> </p></li><li><p><span class="pubName">"Concurrent parsing and processing of html and javascript", </span><span class="pubAuthor">C. Vick, B. Wang, <u>M. Reshadi, </u></span> 5/12/2011, <a href="https://patents.google.com/patent/US8413047B2/en">(google)</a> </p></li><li><p><span class="pubName">"Method and apparatus for optimized execution using resource utilization maps", </span><span class="pubAuthor"><u>M. Reshadi, </u>B. Salamat, C. Cascaval, S. Fowler, A. Ermolinskiy, B. Rychlik, </span> 4/8/2011, <a href="https://patents.google.com/patent/US9804893B2/en">(google)</a> </p></li><li><p><span class="pubName">"Execution of dynamic languages via metadata extraction", </span><span class="pubAuthor">C. Cascaval, <u>M. Reshadi, </u></span> 1/12/2010, <a href="https://patents.google.com/patent/US9003380B2/en">(google)</a> </p></li><li><p><span class="pubName">"Retargetable Instruction Set Simulators", </span><span class="pubAuthor">N. Dutt, <u>M. Reshadi, </u></span> 6/1/2004, <a href="https://patents.google.com/patent/US8621444B2/en">(google)</a> </p></li></ol><b><h2>Book Chapters: </h2></b><ol><li><p><span class="pubAuthor">B. Gorjiara, <u>M. Reshadi, </u>D. Gajski, </span><span class="pubName">"Chapter 13: GNR: A Formal Language for Specification, Compilation, and Synthesis of Custom Embedded Processors", </span><span class="pubAuthor">P. Mishra, N. Dutt, </span><span class="bookName">Processor Description Languages: Applications and Methodologies, </span><span class="bookPublisher"> Morgan Kaufmann ISBN: 978-0-12-374287-2, </span><span class="puDate">June 2008. </span><a href="http://www.elsevier.com/wps/find/bookdescription.cws_home/714503/description">Elsevier</a> <a href="http://www.amazon.com/exec/obidos/tg/detail/-/0123742870">amazon</a> </p></li><li><p><span class="pubAuthor">B. Gorjiara, <u>M. Reshadi, </u>D. Gajski, </span><span class="pubName">"Chapter 2 Low-Power Design with NISC Technology", </span><span class="pubAuthor">J. Henkel, S. Parameswaran, </span><span class="bookName">Designing Embedded Processors: A Low Power Perspective, </span><span class="bookPublisher"> Springer ISBN: 978-1-4020-5868-4, </span><span class="puDate">April 2007. </span><a href="http://www.springer.com/west/home?SGWID=4-102-22-173713741-0">springer</a> <a href="http://www.amazon.com/Designing-Embedded-Processors-Power-Perspective/dp/1402058683/sr=1-1/qid=1169158319/ref=sr_1_1/103-7610279-3363012">amazon</a> </p></li></ol><b><h2>Journal Papers: </h2></b><ol><li><p><span class="pubAuthor"><u>M. Reshadi, </u>P. Mishra, N. Dutt, </span><span class="pubName">"Hybrid Compiled Simulation: An Efficient Technique for Instruction-Set Architecture Simulation", </span><span class="pubMedia"> ACM Transactions on Embedded Computing Systems (TECS) Volume 8, Issue 3, pages 20:1-20:27, </span><span class="puDate">April 2009. </span><a href="journal/reshadi-acm-tecs09-HybridSim.pdf">(pdf)</a> <a href="http://portal.acm.org/citation.cfm?id=1509288.1509292">(acm)</a> </p></li><li><p><span class="pubAuthor">B. Gorjiara, <u>M. Reshadi, </u>D. Gajski, </span><span class="pubName">"Merged Dictionary Code Compression for FPGA Implementation of Custom Microcoded PEs", </span><span class="pubMedia"> ACM Transactions on Reconfigurable Technology and Systems Volume 1, Issue 2, pages 11:1-11:21, </span><span class="puDate">June 2008. </span><a href="journal/gorjiara-trets08-ControllerOpt.pdf">(pdf)},	</a> <a href="http://portal.acm.org/citation.cfm?id=1371579.1371583">(acm)</a> </p></li><li><p><span class="pubAuthor"><u>M. Reshadi, </u>B. Gorjiara, N. Dutt, </span><span class="pubName">"Generic Processor Modeling for Automatically Generating Very Fast Cycle-Accurate Simulators", </span><span class="pubMedia"> IEEE Transactions on Computer Aided Design (TCAD) Volume 25, Issue 12, pages 2904-2918, </span><span class="puDate">December 2006. </span><a href="journal/reshadi-ieee-tcad06-rcpn.pdf">(pdf)</a> <a href="http://ieeexplore.ieee.org/search/srchabstract.jsp?arnumber=4014549&amp;isnumber=4014513&amp;punumber=43&amp;k2dockey=4014549@ieeejrns">(ieee)</a> </p></li><li><p><span class="pubAuthor"><u>M. Reshadi, </u>P. Mishra, N. Dutt, </span><span class="pubName">"A Retargetable Framework for Instruction-Set Architecture Simulation", </span><span class="pubMedia"> ACM Transactions on Embedded Computing Systems (TECS) Volume 5, Issue 2, pages 431-452, </span><span class="puDate">May 2006. </span><a href="journal/reshadi-acm-tecs03-riss.pdf">(pdf)</a> <a href="http://doi.acm.org/10.1145/1151074.1151083">(acm)</a> </p></li></ol><b><h2>Conference Papaers: </h2></b><ol><li><p><span class="pubAuthor">P. Ahammad, R. Gaunker, B. Kennedy, <u>M. Reshadi, </u></span><span class="pubName">"A flexible platform for QoE-driven delivery of image-rich web applications", </span><span class="pubMedia"> IEEE International Conference on Multimedia and Expo (ICME) , </span><span class="puDate">July 2015. </span><a href="https://ieeexplore.ieee.org/abstract/document/7177516/">(ieee)</a> </p></li><li><p><span class="pubAuthor">A. Anand, <u>M. Reshadi, </u>B. Du, H. Kolam, S. Jaiswal, A. Akella, </span><span class="pubName">"A case for application-managed cache for browser", </span><span class="pubMedia"> IEEE International Conference on Multimedia and Expo (ICME) , </span><span class="puDate">July 2015. </span><a href="https://ieeexplore.ieee.org/abstract/document/7177455/">(ieee)</a> </p></li><li><p><span class="pubAuthor">B. Robatmili, C. Cascaval, <u>M. Reshadi, </u>M. Kedlaya, S. Fowler, V. Bhavsar, M. Weber, B. Hardekopf, </span><span class="pubName">"MuscalietJS: Rethinking Layered Dynamic Web Runtimes", </span><span class="pubMedia"> ACM SIGPLAN/SIGOPS international conference on Virtual execution environments , </span><span class="puDate">March 2014. </span><a href="conference/VEE14-final52.pdf">(pdf)</a> </p></li><li><p><span class="pubAuthor">M. Kedlaya, J. Roesch, B. Robatmili, <u>M. Reshadi, </u>B. Hardekopf, </span><span class="pubName">"Improved type specialization for dynamic scripting languages", </span><span class="pubMedia"> Proceedings of the 9th symposium on Dynamic languages , </span><span class="puDate">October 2013. </span><a href="conference/kedlaya13improved.pdf">(pdf)</a> <a href="https://dl.acm.org/citation.cfm?id=2508177">(acm)</a> </p></li><li><p><span class="pubAuthor">C. Cascaval, S. Fowler, P. Montesinos, W. Piekarski, <u>M. Reshadi, </u>B. Robatmili, M. Weber, V. Bhavsar, </span><span class="pubName">"ZOOMM: a parallel web browser engine for multicore mobile devices", </span><span class="pubMedia"> Proceedings of ACM SIGPLAN symposium on Principles and practice of parallel programming , </span><span class="puDate">August 2013. </span><a href="conference/cascaval-ppopp-2013.pdf">(pdf)</a> <a href="https://dl.acm.org/citation.cfm?id=2442543">(acm)</a> </p></li><li><p><span class="pubAuthor">C. Cascaval, <u>M. Reshadi, </u></span><span class="pubName">"Multidimensional dynamic behavior in mobile computing", </span><span class="pubMedia"> IEEE International Symposium on Workload Characterization (IISWC)  , </span><span class="puDate">November 2012. </span><a href="https://ieeexplore.ieee.org/abstract/document/6402912/">(ieee)</a> </p></li><li><p><span class="pubAuthor"><u>M. Reshadi, </u>B. Gorjiara, D. Gajski, </span><span class="pubName">"C-Based Design Flow: A Case Study on G.729A for Voice over Internet Protocol (VoIP)", </span><span class="pubMedia"> Design Automation Conference (DAC) , </span><span class="puDate">June 2008. </span><a href="conference/reshadi-dac08-voip.pdf">(pdf)</a> </p></li><li><p><span class="pubAuthor"><u>M. Reshadi, </u>D. Gajski, </span><span class="pubName">"Interrupt and Low-level Programming Support for Expanding the Application Domain of Statically-scheduled Horizontally-microcoded Architectures in Embedded Systems", </span><span class="pubMedia"> Design Automation and Test in Europe (DATE) , </span><span class="puDate">April 2007. </span><a href="conference/reshadi-date07-interrupt-lowlevel.pdf">(pdf)</a> <a href="http://ieeexplore.ieee.org/search/srchabstract.jsp?arnumber=4211993&amp;isnumber=4211749&amp;punumber=4211748&amp;k2dockey=4211993@ieeecnfs&amp;query=%28%28reshadi%29%3Cin%3Emetadata%29&amp;pos=0">(ieee)</a> <a href="http://portal.acm.org/citation.cfm?id=1266658&amp;coll=Portal&amp;dl=ACM&amp;CFID=22293405&amp;CFTOKEN=94588983">(acm)</a> </p></li><li><p><span class="pubAuthor">B. Gorjiara, <u>M. Reshadi, </u>P. Chandraiah, D. Gajski, </span><span class="pubName">"Generic Netlist Representation for System and PE Level Design Exploration", </span><span class="pubMedia"> International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS) , </span><span class="puDate">October 2006. </span><a href="conference/gorjiara-codes-isss06-gnr.pdf">(pdf)</a> <a href="http://doi.acm.org/10.1145/1176254.1176323">(acm)</a> </p></li><li><p><span class="pubAuthor">B. Gorjiara, <u>M. Reshadi, </u>D. Gajski, </span><span class="pubName">"Generic Architecture Description for Retargetable Compilation and Synthesis of Application-Specific Pipelined IPs", </span><span class="pubMedia"> International Conference on Computer Design (ICCD) , </span><span class="puDate">October 2006. </span><a href="conference/gorjiara-iccd06-gnr.pdf">(pdf)</a> </p></li><li><p><span class="pubAuthor">J. Trajkovic, <u>M. Reshadi, </u>B. Gorjiara, D. Gajski, </span><span class="pubName">"A Graph Based Algorithm for Data Path Optimization in Custom Processors", </span><span class="pubMedia">9th Euromicro Conference on Digital System Design , </span><span class="puDate">September 2006. </span><a href="conference/jtrajkovic-dsd06.pdf">(pdf)</a> </p></li><li><p><span class="pubAuthor">B. Gorjiara, <u>M. Reshadi, </u>D. Gajski, </span><span class="pubName">"Designing a Custom Architecture for DCT Using NISC Technology", </span><span class="pubMedia"> Asia and South Pacific Design Automation Conference (ASPDAC) Design Contest, </span><span class="puDate">January 2006. </span><a href="conference/gorjiara-aspdac06-nisc.pdf">(pdf)</a> <a href="http://www.gorjiara.com/projects/NISC/customDCT"><b>Download DCTs code < /b></a> </p></li><li><p><span class="pubAuthor"><u>M. Reshadi, </u>B. Gorjiara, D. Gajski, </span><span class="pubName">"Utilizing Horizontal and Vertical Parallelism Using a No-Instruction-Set Compiler and Custom Datapaths", </span><span class="pubMedia"> International Conference on Computer Design (ICCD) pages 69-76, </span><span class="puDate">October 2005. </span><a href="conference/reshadi-iccd05-nisc.pdf">(pdf)</a> <a href="http://dx.doi.org/10.1109/ICCD.2005.112">(ieee)</a> <a href="http://portal.acm.org/citation.cfm?id=1097519&amp;coll=GUIDE&amp;dl=GUIDE&amp;CFID=49050087&amp;CFTOKEN=46069491">(acm)</a> </p></li><li><p><span class="pubAuthor"><u>M. Reshadi, </u>D. Gajski, </span><span class="pubName">"A Cycle-Accurate Compilation Algorithm for Custom Pipelined Datapaths", </span><span class="pubMedia"> International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS) pages 21-26, </span><span class="puDate">September 2005. </span><a href="conference/reshadi-codes-isss05-nisc.pdf">(pdf)</a> <a href="http://doi.acm.org/10.1145/1084834.1084845">(acm)</a> </p></li><li><p><span class="pubAuthor"><u>M. Reshadi, </u>P. Mishra, </span><span class="pubName">"Memory Access Optimizations in Instruction-Set Simulators", </span><span class="pubMedia"> International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS) pages 237-242, </span><span class="puDate">September 2005. </span><a href="conference/reshadi-isss05-MemAccOpt.pdf">(pdf)</a> <a href="conference/reshadi-isss05-MemAccOpt.ppt">(slides)</a> <a href="http://doi.acm.org/10.1145/1084834.1084895">(acm)</a> </p></li><li><p><span class="pubAuthor"><u>M. Reshadi, </u>N. Dutt, </span><span class="pubName">"Generic Pipelined Processor Modeling and High Performance Cycle-Accurate Simulator Generation", </span><span class="pubMedia"> Design Automation and Test in Europe (DATE) pages 786-791, </span><span class="puDate">March 2005. </span><a href="conference/reshadi-date05-rcpn.pdf">(pdf)</a> <a href="http://dx.doi.org/10.1109/DATE.2005.166">(ieee)</a> <a href="http://portal.acm.org/citation.cfm?id=1049216&amp;coll=GUIDE&amp;dl=GUIDE&amp;CFID=49050087&amp;CFTOKEN=46069491">(acm)</a> </p></li><li><p><span class="pubAuthor">B. Gorjiara, P. Chou, N. Bagherzadeh, D. Jensen, <u>M. Reshadi, </u></span><span class="pubName">"Fast and Efficient Voltage Scheduling by Evolutionary Slack Distribution", </span><span class="pubMedia"> Asia and South Pacific Design Automation Conference (ASPDAC) pages 659-662, </span><span class="puDate">January 2004. </span><a href="conference/gorjiara-aspdac04-vs.pdf">(pdf)</a> <a href="http://ieeexplore.ieee.org/search/srchabstract.jsp?arnumber=1337674&amp;isnumber=29505&amp;punumber=9284&amp;k2dockey=1337674@ieeecnfs">(ieee)</a> <a href="http://portal.acm.org/citation.cfm?id=1015269&amp;coll=GUIDE&amp;dl=GUIDE&amp;CFID=49050087&amp;CFTOKEN=46069491">(acm)</a> </p></li><li><p><span class="pubAuthor"><u>M. Reshadi, </u>N. Dutt, </span><span class="pubName">"Reducing Compilation Time Overhead in Compiled Simulators", </span><span class="pubMedia"> International Conference on Computer Design (ICCD) pages 151-153, </span><span class="puDate">October 2003. </span><a href="conference/reshadi-iccd03-hybrid_cs.pdf">(pdf)</a> <a href="conference/reshadi-iccd03-hybrid_cs.ppt">(slides)</a> <a href="http://dx.doi.org/10.1109/ICCD.2003.1240888">(ieee)</a> <a href="http://portal.acm.org/citation.cfm?id=946513&amp;coll=GUIDE&amp;dl=GUIDE&amp;CFID=49050087&amp;CFTOKEN=46069491">(acm)</a> </p></li><li><p><span class="pubAuthor"><u>M. Reshadi, </u>N. Bansal, P. Mishra, N. Dutt, </span><span class="pubName">"An Efficient Retargetable Framework for Instruction-Set Simulation", </span><span class="pubMedia"> International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS) pages 13-18, </span><span class="puDate">October 2003. </span><a href="conference/reshadi-isss03-riss.pdf">(pdf)</a> <a href="conference/reshadi-isss03-riss.ppt">(slides)</a> <a href="http://doi.acm.org/10.1145/944645.944649">(acm)</a> <a href="http://ieeexplore.ieee.org/search/srchabstract.jsp?arnumber=1275249&amp;isnumber=28532&amp;punumber=8991&amp;k2dockey=1275249@ieeecnfs">(ieee)</a> <a ><br/><b><font color: "red" > Best Paper Award </font></b></a> </p></li><li><p><span class="pubAuthor"><u>M. Reshadi, </u>P. Mishra, N. Dutt, </span><span class="pubName">"Instruction Set Compiled Simulation: A Technique for Fast and Flexible Instruction Set Simulation", </span><span class="pubMedia"> Design Automation Conference (DAC) pages 758-763, </span><span class="puDate">June 2003. </span><a href="conference/reshadi-dac03-iscs.pdf">(pdf)</a> <a href="conference/reshadi-dac03-iscs.ppt">(slides)</a> <a href="http://doi.acm.org/10.1145/775832.776026">(acm)</a> <a href="http://dx.doi.org/10.1109/DAC.2003.1219121">(ieee)</a> </p></li><li><p><span class="pubAuthor">S. Gupta, <u>M. Reshadi, </u>N. Savoiu, N. Dutt, R. Guota, A. Nicolau, </span><span class="pubName">"Dynamic Common Sub-Expression Elimination during Scheduling in High-Level Synthesis", </span><span class="pubMedia"> International Symposium on System Synthesis (ISSS) pages 261-266, </span><span class="puDate">October 2002. </span><a href="conference/gupta-isss02.pdf">(pdf)</a> <a href="http://doi.acm.org/10.1145/581199.581256">(acm)</a> <a href="http://ieeexplore.ieee.org/search/srchabstract.jsp?arnumber=1227188&amp;isnumber=27546&amp;punumber=8702&amp;k2dockey=1227188@ieeecnfs">(ieee)</a> </p></li><li><p><span class="pubAuthor">D. Rahmati, A. Salimi, <u>M. Reshadi, </u>Z. Navabi, </span><span class="pubName">"Handling Complex VHDL Semantics with an OO Intermediate Format", </span><span class="pubMedia"> IEEE Canadian Conference on Electrical and Computer Engineering (CCECE) pages 1273-1278, </span><span class="puDate">May 2001. </span><a href="conference/rahmati-ccece01.pdf">(pdf)</a> <a href="http://ieeexplore.ieee.org/search/srchabstract.jsp?arnumber=933625&amp;isnumber=20197&amp;punumber=7425&amp;k2dockey=933625@ieeecnfs">(ieee)</a> </p></li><li><p><span class="pubAuthor">B. Gorjiara, <u>M. Reshadi, </u>M. Fakhraie, </span><span class="pubName">"GeReDiF: Using XML as a Structured Data Format in Grid Applications", </span><span class="pubMedia"> IEEE International Symposium on Cluster Computing and the Grid (CCGrid) , </span><span class="puDate">May 2001. </span><a href="conference/gorjiara-ccgrid01-poster.pdf">(poster-pdf)</a> <a href="conference/gorjiara-ccgrid01.pdf">(pdf)</a> </p></li><li><p><span class="pubAuthor"><u>M. Reshadi, </u>B. Gorjiara, Z. Navabi, </span><span class="pubName">"Portability and Security, All in CHIRE File System", </span><span class="pubMedia"> Hardware Description Languages Conference (HDLCon) , </span><span class="puDate">February 2001. </span><a href="conference/reshadi-hdlcon01-chire.pdf">(pdf)</a> </p></li><li><p><span class="pubAuthor"><u>M. Reshadi, </u>A. Gharehbaghi, Z. Navabi, </span><span class="pubName">"AIRE/CE: A Revision Towards CAD Tool Integration", </span><span class="pubMedia"> International Conference on Microelectronics (ICM) pages 277-280, </span><span class="puDate">November 2000. </span><a href="conference/reshadi-icm00-aire.pdf">(pdf)</a> <a href="http://ieeexplore.ieee.org/search/srchabstract.jsp?arnumber=916460&amp;isnumber=19798&amp;punumber=7324&amp;k2dockey=916460@ieeecnfs">(ieee)</a> </p></li><li><p><span class="pubAuthor"><u>M. Reshadi, </u>B. Gorjiara, Z. Navabi, </span><span class="pubName">"HDML: Compiled VHDL in XML", </span><span class="pubMedia"> VHDL International Users Forum (VIUF) pages 69-74, </span><span class="puDate">October 2000. </span><a href="conference/reshadi-viuf00-hdml.pdf">(pdf)</a> <a href="http://dx.doi.org/10.1109/VIUF.2000.890270">(ieee)</a> <a href="http://portal.acm.org/citation.cfm?id=834263&amp;coll=GUIDE&amp;dl=GUIDE&amp;CFID=49050087&amp;CFTOKEN=46069491">(acm)</a> </p></li><li><p><span class="pubAuthor"><u>M. Reshadi, </u>A. Gharehbaghi, Z. Navabi, </span><span class="pubName">"Intermediate Format Standardization: Ambiguities, Deficiencies, Portability issues, Documentation and Improvements", </span><span class="pubMedia"> Hardware Description Languages Conference (HDLCon) , </span><span class="puDate">March 2000. </span><a href="conference/gharehbaghi-hdlcon00.pdf">(pdf)</a> </p></li></ol><b><h2>Technical Reports: </h2></b><ol><li><p><span class="pubAuthor">B. Gorjiara, <u>M. Reshadi, </u>D. Gajski, </span><span class="pubName">"NISC Communication Interface", </span><span class="pubMedia"> Center for Embedded Computer Systems TR 06-05, </span><span class="puDate">March 2006. </span><a href="report/TR06-05.pdf">(pdf)</a> </p></li><li><p><span class="pubAuthor"><u>M. Reshadi, </u>B. Gorjiara, D. Gajski, </span><span class="pubName">"NISC Technology and Preliminary Results", </span><span class="pubMedia"> Center for Embedded Computer Systems TR 05-11, </span><span class="puDate">August 2005. </span><a href="report/TR05-11.pdf">(pdf)</a> </p></li><li><p><span class="pubAuthor"><u>M. Reshadi, </u>D. Gajski, </span><span class="pubName">"NISC Modeling and Compilation", </span><span class="pubMedia"> Center for Embedded Computer Systems TR 04-33, </span><span class="puDate">December 2004. </span><a href="report/TR04-33.pdf">(pdf)</a> </p></li><li><p><span class="pubAuthor"><u>M. Reshadi, </u>D. Gajski, </span><span class="pubName">"NISC Application and Advantages", </span><span class="pubMedia"> Center for Embedded Computer Systems TR 04-12, </span><span class="puDate">May 2004. </span><a href="report/TR04-12.pdf">(pdf)</a> </p></li><li><p><span class="pubAuthor"><u>M. Reshadi, </u>D. Gajski, </span><span class="pubName">"NISC Modeling and Simulation", </span><span class="pubMedia"> Center for Embedded Computer Systems TR 04-08, </span><span class="puDate">March 2004. </span><a href="report/TR04-08.pdf">(pdf)</a> </p></li><li><p><span class="pubAuthor"><u>M. Reshadi, </u>N. Dutt, </span><span class="pubName">"RCPN: Reduced Colored Petri Nets for Efficient Modeling of Pipelined Processors and Generation of Very Fast Cycle-Accurate Simulators", </span><span class="pubMedia"> Center for Embedded Computer Systems TR 03-48, </span><span class="puDate">December 2003. </span></p></li><li><p><span class="pubAuthor"><u>M. Reshadi, </u>P. Mishra, N. Bansal, N. Dutt, </span><span class="pubName">"ReXsim: A Retargetable Framework for Instruction-Set Architecture Simulation", </span><span class="pubMedia"> Center for Embedded Computer Systems TR 03-05, </span><span class="puDate">February 2003. </span><a href="report/TR03-05.pdf">(pdf)</a> </p></li><li><p><span class="pubAuthor">B. Gorjiara, F. Kuester, P. Chou, <u>M. Reshadi, </u></span><span class="pubName">"GX-GUI: A General Extensible Technique for 2-D Interaction with VR Applications", </span><span class="pubMedia"> Center for Embedded Computer Systems TR 03-46, </span><span class="puDate">January 2003. </span></p></li></ol><b><h2>Thesis: </h2></b><ol><li><p><span class="pubAuthor"><u>M. Reshadi, </u></span><span class="pubName">"No-Instruction-Set-Computer (NISC) Technology Modeling and Compilation", </span><span class="pubMedia">Ph.D. Dissertation, School of Information and Computer Science, University of California, Irvine , </span><span class="puDate">September 2007. </span><a href="thesis/MehrdadReshadi-Dissertation.pdf">(pdf)</a> <a href="thesis/MehrdadReshadi-Dissertation.doc">(doc)</a> </p></li></ol>
  <p>
  <small>
    <sup>1</sup>
    I always try to follow this
    <a href="../misc/bs.html">lesson.</a>
    <br/>
    <sup>2</sup>
Disclaimer: Some of the papers in this page are covered by copyright. 
Permission to make digital/hard copy of all or part of this paper for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage. 
To copy otherwise, to republish, to post on servers, or to redistribute to lists requires prior specific permission from the corresponding publishers.
  </small>
  </p>
</body>
</html>
