INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Afroditi' on host 'desktop-ii5sp0k' (Windows NT_amd64 version 6.2) on Fri Jul 16 00:45:56 +0300 2021
INFO: [HLS 200-10] In directory 'C:/Users/Afroditi/Documents/8thSemester/dvlsi/HLS_Bonus/svm'
INFO: [HLS 200-10] Opening project 'C:/Users/Afroditi/Documents/8thSemester/dvlsi/HLS_Bonus/svm/hls2-svm'.
INFO: [HLS 200-10] Adding design file 'svm.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'hls2-svm/testing_set.csv' to the project
INFO: [HLS 200-10] Adding test bench file 'svm_test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'svm.h' to the project
INFO: [HLS 200-10] Adding test bench file 'hls2-svm/annotation.csv' to the project
INFO: [HLS 200-10] Opening solution 'C:/Users/Afroditi/Documents/8thSemester/dvlsi/HLS_Bonus/svm/hls2-svm/solution4'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'svm.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 101.879 ; gain = 46.328
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 101.879 ; gain = 46.328
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 107.785 ; gain = 52.234
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 113.906 ; gain = 58.355
INFO: [XFORM 203-101] Partitioning array 'x' (svm.cpp:11) in dimension 1 with a cyclic factor 9.
INFO: [XFORM 203-101] Partitioning array 'SupVec'  in dimension 2 with a cyclic factor 9.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 140.230 ; gain = 84.680
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 140.230 ; gain = 84.680
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'svm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.549 seconds; current allocated memory: 91.161 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.456 seconds; current allocated memory: 92.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'svm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/class_hw' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'svm/x_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'svm' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'svm_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'svm_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fsub_32ns_32ns_32_5_full_dsp_1' to 'svm_fsub_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fmul_32ns_32ns_32_4_max_dsp_1' to 'svm_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_fpext_32ns_64_1_1' to 'svm_fpext_32ns_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dadd_64ns_64ns_64_5_full_dsp_1' to 'svm_dadd_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dmul_64ns_64ns_64_6_max_dsp_1' to 'svm_dmul_64ns_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dcmp_64ns_64ns_1_1_1' to 'svm_dcmp_64ns_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'svm_dexp_64ns_64ns_64_18_full_dsp_1' to 'svm_dexp_64ns_64nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'svm_dadd_64ns_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dcmp_64ns_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dexp_64ns_64nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_dmul_64ns_64ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fmul_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fpext_32ns_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'svm_fsub_32ns_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'svm'.
INFO: [HLS 200-111]  Elapsed time: 1.175 seconds; current allocated memory: 93.881 MB.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_SupVec_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'svm_Co_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 150.129 ; gain = 94.578
INFO: [SYSC 207-301] Generating SystemC RTL for svm.
INFO: [VHDL 208-304] Generating VHDL RTL for svm.
INFO: [VLOG 209-307] Generating Verilog RTL for svm.
INFO: [HLS 200-112] Total elapsed time: 28.869 seconds; peak allocated memory: 93.881 MB.
