{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710341982666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710341982666 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2013 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2013 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710341982666 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710341982666 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710341982666 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710341982666 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710341982666 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710341982666 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710341982666 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710341982666 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710341982666 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710341982666 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710341982666 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710341982666 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710341982666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 13 22:59:42 2024 " "Processing started: Wed Mar 13 22:59:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710341982666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710341982666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog Lab4_2 -c Lab4_2 --vector_source=D:/Users/USER/Desktop/code/Digital_Systems/Lab4/output_files/Waveform.vwf --testbench_file=D:/Users/USER/Desktop/code/Digital_Systems/Lab4/simulation/qsim/Waveform.vwf.vt " "Command: quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog Lab4_2 -c Lab4_2 --vector_source=D:/Users/USER/Desktop/code/Digital_Systems/Lab4/output_files/Waveform.vwf --testbench_file=D:/Users/USER/Desktop/code/Digital_Systems/Lab4/simulation/qsim/Waveform.vwf.vt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710341982666 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "HEX0 7 8 " "Bus port \"HEX0\" specified in vector source file has width of 7, which does not match width 8 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "Quartus II" 0 -1 1710341982942 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "HEX0 7 8 " "Bus port \"HEX0\" specified in vector source file has width of 7, which does not match width 8 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "Quartus II" 0 -1 1710341982942 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "HEX1 7 8 " "Bus port \"HEX1\" specified in vector source file has width of 7, which does not match width 8 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "Quartus II" 0 -1 1710341982942 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "LEDG 4 10 " "Bus port \"LEDG\" specified in vector source file has width of 4, which does not match width 10 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "Quartus II" 0 -1 1710341982943 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "KEY 2 3 " "Bus port \"KEY\" specified in vector source file has width of 2, which does not match width 3 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "Quartus II" 0 -1 1710341982943 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "SW 6 10 " "Bus port \"SW\" specified in vector source file has width of 6, which does not match width 10 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "Quartus II" 0 -1 1710341982943 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "HEX0 7 8 " "Bus port \"HEX0\" specified in vector source file has width of 7, which does not match width 8 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "Quartus II" 0 -1 1710341982943 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "HEX1 7 8 " "Bus port \"HEX1\" specified in vector source file has width of 7, which does not match width 8 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "Quartus II" 0 -1 1710341982943 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "KEY 2 3 " "Bus port \"KEY\" specified in vector source file has width of 2, which does not match width 3 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "Quartus II" 0 -1 1710341982943 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "LEDG 4 10 " "Bus port \"LEDG\" specified in vector source file has width of 4, which does not match width 10 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "Quartus II" 0 -1 1710341982943 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "SW 6 10 " "Bus port \"SW\" specified in vector source file has width of 6, which does not match width 10 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "Quartus II" 0 -1 1710341982943 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "KEY 2 3 " "Bus port \"KEY\" specified in vector source file has width of 2, which does not match width 3 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "Quartus II" 0 -1 1710341982943 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "SW 6 10 " "Bus port \"SW\" specified in vector source file has width of 6, which does not match width 10 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "Quartus II" 0 -1 1710341982943 ""}
{ "Info" "ITBO_DONE_VT_GENERATION" "D:/Users/USER/Desktop/code/Digital_Systems/Lab4/simulation/qsim/Waveform.vwf.vt " "Generated Verilog Test Bench File D:/Users/USER/Desktop/code/Digital_Systems/Lab4/simulation/qsim/Waveform.vwf.vt for simulation" {  } {  } 0 201000 "Generated Verilog Test Bench File %1!s! for simulation" 0 0 "Quartus II" 0 -1 1710341982943 ""}
{ "Error" "EQEXE_ERROR_COUNT" "EDA Netlist Writer 13 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was unsuccessful. 13 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4556 " "Peak virtual memory: 4556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710341983004 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 13 22:59:43 2024 " "Processing ended: Wed Mar 13 22:59:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710341983004 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710341983004 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710341983004 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710341983004 ""}
