Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Mar  5 13:51:25 2025
| Host         : v78-g111b-w0023 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    18          
LUTAR-1    Warning           LUT drives async reset alert   2           
TIMING-18  Warning           Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (6)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: div/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.197        0.000                      0                  140        0.112        0.000                      0                  140        4.020        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             7.486        0.000                      0                  136        0.112        0.000                      0                  136        4.020        0.000                       0                    64  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk            sys_clk                  7.197        0.000                      0                    4        0.585        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.486ns  (required time - arrival time)
  Source:                 div/cntr/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cntr/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 0.840ns (34.865%)  route 1.569ns (65.135%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.722     5.325    div/cntr/out_reg[0]_0
    SLICE_X4Y89          FDRE                                         r  div/cntr/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.419     5.744 r  div/cntr/out_reg[4]/Q
                         net (fo=4, routed)           0.718     6.462    div/cntr/out[4]
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.297     6.759 r  div/cntr/out[8]_i_2/O
                         net (fo=3, routed)           0.511     7.270    div/cntr/out[8]_i_2_n_0
    SLICE_X5Y89          LUT2 (Prop_lut2_I0_O)        0.124     7.394 r  div/cntr/out[6]_i_1/O
                         net (fo=1, routed)           0.340     7.734    div/cntr/out[6]_i_1_n_0
    SLICE_X5Y89          FDRE                                         r  div/cntr/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.601    15.024    div/cntr/out_reg[0]_0
    SLICE_X5Y89          FDRE                                         r  div/cntr/out_reg[6]/C
                         clock pessimism              0.279    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X5Y89          FDRE (Setup_fdre_C_D)       -0.047    15.220    div/cntr/out_reg[6]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                          -7.734    
  -------------------------------------------------------------------
                         slack                                  7.486    

Slack (MET) :             7.563ns  (required time - arrival time)
  Source:                 div/cntr/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 1.075ns (44.224%)  route 1.356ns (55.776%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.722     5.325    div/cntr/out_reg[0]_0
    SLICE_X5Y89          FDRE                                         r  div/cntr/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.419     5.744 r  div/cntr/out_reg[8]/Q
                         net (fo=2, routed)           1.092     6.835    div/cntr/out[8]
    SLICE_X5Y89          LUT4 (Prop_lut4_I1_O)        0.329     7.164 r  div/cntr/clk_div_i_2/O
                         net (fo=1, routed)           0.264     7.429    div/cntr/clk_div_i_2_n_0
    SLICE_X5Y89          LUT4 (Prop_lut4_I0_O)        0.327     7.756 r  div/cntr/clk_div_i_1/O
                         net (fo=1, routed)           0.000     7.756    div/cntr_n_0
    SLICE_X5Y89          FDRE                                         r  div/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.601    15.024    div/out_reg[0]
    SLICE_X5Y89          FDRE                                         r  div/clk_div_reg/C
                         clock pessimism              0.301    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X5Y89          FDRE (Setup_fdre_C_D)        0.029    15.318    div/clk_div_reg
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -7.756    
  -------------------------------------------------------------------
                         slack                                  7.563    

Slack (MET) :             7.564ns  (required time - arrival time)
  Source:                 dbnc_reset/cs/out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbnc_reset/dt1/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.668ns (31.740%)  route 1.437ns (68.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.723     5.326    dbnc_reset/cs/clk_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  dbnc_reset/cs/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  dbnc_reset/cs/out_reg[1]/Q
                         net (fo=2, routed)           0.960     6.804    dbnc_reset/cs/out_reg[1]
    SLICE_X2Y90          LUT4 (Prop_lut4_I2_O)        0.150     6.954 r  dbnc_reset/cs/q_i_1__1/O
                         net (fo=1, routed)           0.476     7.430    dbnc_reset/dt1/q_reg_1
    SLICE_X1Y90          FDRE                                         r  dbnc_reset/dt1/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.603    15.026    dbnc_reset/dt1/clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  dbnc_reset/dt1/q_reg/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y90          FDRE (Setup_fdre_C_D)       -0.271    14.994    dbnc_reset/dt1/q_reg
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                          -7.430    
  -------------------------------------------------------------------
                         slack                                  7.564    

Slack (MET) :             7.681ns  (required time - arrival time)
  Source:                 div/cntr/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cntr/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.715ns (32.231%)  route 1.503ns (67.769%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.722     5.325    div/cntr/out_reg[0]_0
    SLICE_X5Y89          FDRE                                         r  div/cntr/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.419     5.744 r  div/cntr/out_reg[1]/Q
                         net (fo=7, routed)           0.935     6.679    div/cntr/out[1]
    SLICE_X4Y89          LUT5 (Prop_lut5_I2_O)        0.296     6.975 r  div/cntr/out[4]_i_1/O
                         net (fo=1, routed)           0.568     7.543    div/cntr/out[4]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  div/cntr/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.601    15.024    div/cntr/out_reg[0]_0
    SLICE_X4Y89          FDRE                                         r  div/cntr/out_reg[4]/C
                         clock pessimism              0.279    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y89          FDRE (Setup_fdre_C_D)       -0.043    15.224    div/cntr/out_reg[4]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                          -7.543    
  -------------------------------------------------------------------
                         slack                                  7.681    

Slack (MET) :             7.911ns  (required time - arrival time)
  Source:                 div/cntr/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cntr/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.840ns (40.697%)  route 1.224ns (59.303%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.722     5.325    div/cntr/out_reg[0]_0
    SLICE_X4Y89          FDRE                                         r  div/cntr/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.419     5.744 r  div/cntr/out_reg[4]/Q
                         net (fo=4, routed)           0.718     6.462    div/cntr/out[4]
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.297     6.759 r  div/cntr/out[8]_i_2/O
                         net (fo=3, routed)           0.506     7.265    div/cntr/out[8]_i_2_n_0
    SLICE_X5Y89          LUT3 (Prop_lut3_I0_O)        0.124     7.389 r  div/cntr/out[7]_i_1/O
                         net (fo=1, routed)           0.000     7.389    div/cntr/out[7]_i_1_n_0
    SLICE_X5Y89          FDRE                                         r  div/cntr/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.601    15.024    div/cntr/out_reg[0]_0
    SLICE_X5Y89          FDRE                                         r  div/cntr/out_reg[7]/C
                         clock pessimism              0.279    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X5Y89          FDRE (Setup_fdre_C_D)        0.032    15.299    div/cntr/out_reg[7]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -7.389    
  -------------------------------------------------------------------
                         slack                                  7.911    

Slack (MET) :             7.929ns  (required time - arrival time)
  Source:                 div/cntr/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cntr/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.865ns (41.407%)  route 1.224ns (58.593%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.722     5.325    div/cntr/out_reg[0]_0
    SLICE_X4Y89          FDRE                                         r  div/cntr/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.419     5.744 r  div/cntr/out_reg[4]/Q
                         net (fo=4, routed)           0.718     6.462    div/cntr/out[4]
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.297     6.759 r  div/cntr/out[8]_i_2/O
                         net (fo=3, routed)           0.506     7.265    div/cntr/out[8]_i_2_n_0
    SLICE_X5Y89          LUT4 (Prop_lut4_I1_O)        0.149     7.414 r  div/cntr/out[8]_i_1/O
                         net (fo=1, routed)           0.000     7.414    div/cntr/out[8]_i_1_n_0
    SLICE_X5Y89          FDRE                                         r  div/cntr/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.601    15.024    div/cntr/out_reg[0]_0
    SLICE_X5Y89          FDRE                                         r  div/cntr/out_reg[8]/C
                         clock pessimism              0.279    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X5Y89          FDRE (Setup_fdre_C_D)        0.075    15.342    div/cntr/out_reg[8]
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                  7.929    

Slack (MET) :             7.986ns  (required time - arrival time)
  Source:                 dbnc_reset/dt1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NUMBER_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.456ns (32.326%)  route 0.955ns (67.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.723     5.326    dbnc_reset/dt1/clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  dbnc_reset/dt1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  dbnc_reset/dt1/q_reg/Q
                         net (fo=53, routed)          0.955     6.736    reset_signal
    SLICE_X6Y88          FDRE                                         r  NUMBER_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.600    15.023    clk_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  NUMBER_reg[10]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X6Y88          FDRE (Setup_fdre_C_R)       -0.524    14.722    NUMBER_reg[10]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -6.736    
  -------------------------------------------------------------------
                         slack                                  7.986    

Slack (MET) :             7.986ns  (required time - arrival time)
  Source:                 dbnc_reset/dt1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NUMBER_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.456ns (32.326%)  route 0.955ns (67.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.723     5.326    dbnc_reset/dt1/clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  dbnc_reset/dt1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  dbnc_reset/dt1/q_reg/Q
                         net (fo=53, routed)          0.955     6.736    reset_signal
    SLICE_X6Y88          FDRE                                         r  NUMBER_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.600    15.023    clk_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  NUMBER_reg[6]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X6Y88          FDRE (Setup_fdre_C_R)       -0.524    14.722    NUMBER_reg[6]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -6.736    
  -------------------------------------------------------------------
                         slack                                  7.986    

Slack (MET) :             8.178ns  (required time - arrival time)
  Source:                 dbnc_reset/dt1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NUMBER_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.456ns (34.747%)  route 0.856ns (65.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.723     5.326    dbnc_reset/dt1/clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  dbnc_reset/dt1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  dbnc_reset/dt1/q_reg/Q
                         net (fo=53, routed)          0.856     6.638    reset_signal
    SLICE_X4Y87          FDRE                                         r  NUMBER_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.599    15.022    clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  NUMBER_reg[2]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X4Y87          FDRE (Setup_fdre_C_R)       -0.429    14.816    NUMBER_reg[2]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -6.638    
  -------------------------------------------------------------------
                         slack                                  8.178    

Slack (MET) :             8.197ns  (required time - arrival time)
  Source:                 AN_MASK_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN_MASK_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.419ns (28.633%)  route 1.044ns (71.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X0Y89          FDSE                                         r  AN_MASK_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDSE (Prop_fdse_C_Q)         0.419     5.745 r  AN_MASK_reg[4]/Q
                         net (fo=2, routed)           1.044     6.789    AN_MASK[4]
    SLICE_X1Y88          FDSE                                         r  AN_MASK_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.602    15.025    clk_IBUF_BUFG
    SLICE_X1Y88          FDSE                                         r  AN_MASK_reg[5]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y88          FDSE (Setup_fdse_C_D)       -0.278    14.986    AN_MASK_reg[5]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -6.789    
  -------------------------------------------------------------------
                         slack                                  8.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbnc/syn/new_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbnc/syn/last_signal_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.599     1.518    dbnc/syn/clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  dbnc/syn/new_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  dbnc/syn/new_signal_reg/Q
                         net (fo=1, routed)           0.103     1.762    dbnc/syn/new_signal_reg_n_0
    SLICE_X6Y85          SRL16E                                       r  dbnc/syn/last_signal_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.869     2.034    dbnc/syn/clk_IBUF_BUFG
    SLICE_X6Y85          SRL16E                                       r  dbnc/syn/last_signal_reg_srl2/CLK
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y85          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.650    dbnc/syn/last_signal_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 dbnc_reset/syn/new_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbnc_reset/syn/last_signal_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.265%)  route 0.178ns (55.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.601     1.520    dbnc_reset/syn/clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  dbnc_reset/syn/new_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  dbnc_reset/syn/new_signal_reg/Q
                         net (fo=1, routed)           0.178     1.839    dbnc_reset/syn/new_signal_reg_n_0
    SLICE_X2Y89          SRL16E                                       r  dbnc_reset/syn/last_signal_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.875     2.040    dbnc_reset/syn/clk_IBUF_BUFG
    SLICE_X2Y89          SRL16E                                       r  dbnc_reset/syn/last_signal_reg_srl2/CLK
                         clock pessimism             -0.479     1.560    
    SLICE_X2Y89          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.677    dbnc_reset/syn/last_signal_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 div/cntr/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/cntr/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.187%)  route 0.104ns (35.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.601     1.520    div/cntr/out_reg[0]_0
    SLICE_X5Y89          FDRE                                         r  div/cntr/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  div/cntr/out_reg[0]/Q
                         net (fo=8, routed)           0.104     1.765    div/cntr/out[0]
    SLICE_X4Y89          LUT6 (Prop_lut6_I2_O)        0.045     1.810 r  div/cntr/out[5]_i_1/O
                         net (fo=1, routed)           0.000     1.810    div/cntr/out[5]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  div/cntr/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.872     2.037    div/cntr/out_reg[0]_0
    SLICE_X4Y89          FDRE                                         r  div/cntr/out_reg[5]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.092     1.625    div/cntr/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 NUMBER_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NUMBER_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.186%)  route 0.124ns (46.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  NUMBER_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  NUMBER_reg[7]/Q
                         net (fo=2, routed)           0.124     1.785    NUMBER[7]
    SLICE_X3Y87          FDRE                                         r  NUMBER_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  NUMBER_reg[11]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.070     1.590    NUMBER_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 AN_MASK_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN_MASK_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.082%)  route 0.130ns (47.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.602     1.521    clk_IBUF_BUFG
    SLICE_X0Y89          FDSE                                         r  AN_MASK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDSE (Prop_fdse_C_Q)         0.141     1.662 r  AN_MASK_reg[3]/Q
                         net (fo=2, routed)           0.130     1.792    AN_MASK[3]
    SLICE_X0Y89          FDSE                                         r  AN_MASK_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X0Y89          FDSE                                         r  AN_MASK_reg[4]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y89          FDSE (Hold_fdse_C_D)         0.075     1.596    AN_MASK_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 NUMBER_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NUMBER_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.564%)  route 0.136ns (51.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.602     1.521    clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  NUMBER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  NUMBER_reg[0]/Q
                         net (fo=2, routed)           0.136     1.785    NUMBER[0]
    SLICE_X0Y89          FDRE                                         r  NUMBER_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  NUMBER_reg[4]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.023     1.544    NUMBER_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 NUMBER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NUMBER_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.816%)  route 0.188ns (57.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  NUMBER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  NUMBER_reg[3]/Q
                         net (fo=2, routed)           0.188     1.850    NUMBER[3]
    SLICE_X3Y87          FDRE                                         r  NUMBER_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  NUMBER_reg[7]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.070     1.605    NUMBER_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 NUMBER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NUMBER_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.820%)  route 0.174ns (55.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  NUMBER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  NUMBER_reg[2]/Q
                         net (fo=2, routed)           0.174     1.834    NUMBER[2]
    SLICE_X6Y88          FDRE                                         r  NUMBER_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  NUMBER_reg[6]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X6Y88          FDRE (Hold_fdre_C_D)         0.052     1.588    NUMBER_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 NUMBER_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NUMBER_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.602     1.521    clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  NUMBER_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  NUMBER_reg[5]/Q
                         net (fo=2, routed)           0.135     1.784    NUMBER[5]
    SLICE_X1Y88          FDRE                                         r  NUMBER_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  NUMBER_reg[9]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.017     1.538    NUMBER_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 NUMBER_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NUMBER_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.258%)  route 0.185ns (56.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  NUMBER_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  NUMBER_reg[13]/Q
                         net (fo=2, routed)           0.185     1.846    NUMBER[13]
    SLICE_X1Y87          FDRE                                         r  NUMBER_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  NUMBER_reg[17]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.066     1.599    NUMBER_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X0Y89     AN_MASK_reg[0]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X0Y89     AN_MASK_reg[1]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X0Y89     AN_MASK_reg[2]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X0Y89     AN_MASK_reg[3]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X0Y89     AN_MASK_reg[4]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X1Y88     AN_MASK_reg[5]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X1Y88     AN_MASK_reg[6]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X1Y88     AN_MASK_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y89     NUMBER_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y85     dbnc/syn/last_signal_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y85     dbnc/syn/last_signal_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y89     dbnc_reset/syn/last_signal_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y89     dbnc_reset/syn/last_signal_reg_srl2/CLK
Low Pulse Width   Slow    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X0Y89     AN_MASK_reg[0]/C
Low Pulse Width   Fast    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X0Y89     AN_MASK_reg[0]/C
Low Pulse Width   Slow    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X0Y89     AN_MASK_reg[1]/C
Low Pulse Width   Fast    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X0Y89     AN_MASK_reg[1]/C
Low Pulse Width   Slow    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X0Y89     AN_MASK_reg[2]/C
Low Pulse Width   Fast    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X0Y89     AN_MASK_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y85     dbnc/syn/last_signal_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y85     dbnc/syn/last_signal_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y89     dbnc_reset/syn/last_signal_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y89     dbnc_reset/syn/last_signal_reg_srl2/CLK
High Pulse Width  Slow    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X0Y89     AN_MASK_reg[0]/C
High Pulse Width  Fast    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X0Y89     AN_MASK_reg[0]/C
High Pulse Width  Slow    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X0Y89     AN_MASK_reg[1]/C
High Pulse Width  Fast    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X0Y89     AN_MASK_reg[1]/C
High Pulse Width  Slow    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X0Y89     AN_MASK_reg[2]/C
High Pulse Width  Fast    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X0Y89     AN_MASK_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.585ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.197ns  (required time - arrival time)
  Source:                 dbnc/dt1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbnc/cs/out_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.341ns  (logic 0.642ns (27.429%)  route 1.699ns (72.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.720     5.323    dbnc/dt1/clk_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  dbnc/dt1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  dbnc/dt1/q_reg/Q
                         net (fo=2, routed)           1.085     6.926    dbnc/dt1/q_reg_0
    SLICE_X6Y87          LUT2 (Prop_lut2_I0_O)        0.124     7.050 f  dbnc/dt1/out[1]_i_2/O
                         net (fo=2, routed)           0.613     7.663    dbnc/cs/AR[0]
    SLICE_X7Y87          FDCE                                         f  dbnc/cs/out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.599    15.022    dbnc/cs/clk_IBUF_BUFG
    SLICE_X7Y87          FDCE                                         r  dbnc/cs/out_reg[0]/C
                         clock pessimism              0.279    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X7Y87          FDCE (Recov_fdce_C_CLR)     -0.405    14.860    dbnc/cs/out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                  7.197    

Slack (MET) :             7.197ns  (required time - arrival time)
  Source:                 dbnc/dt1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbnc/cs/out_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.341ns  (logic 0.642ns (27.429%)  route 1.699ns (72.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.720     5.323    dbnc/dt1/clk_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  dbnc/dt1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  dbnc/dt1/q_reg/Q
                         net (fo=2, routed)           1.085     6.926    dbnc/dt1/q_reg_0
    SLICE_X6Y87          LUT2 (Prop_lut2_I0_O)        0.124     7.050 f  dbnc/dt1/out[1]_i_2/O
                         net (fo=2, routed)           0.613     7.663    dbnc/cs/AR[0]
    SLICE_X7Y87          FDCE                                         f  dbnc/cs/out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.599    15.022    dbnc/cs/clk_IBUF_BUFG
    SLICE_X7Y87          FDCE                                         r  dbnc/cs/out_reg[1]/C
                         clock pessimism              0.279    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X7Y87          FDCE (Recov_fdce_C_CLR)     -0.405    14.860    dbnc/cs/out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                  7.197    

Slack (MET) :             7.662ns  (required time - arrival time)
  Source:                 dbnc_reset/syn/tr2/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbnc_reset/cs/out_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.773ns (39.467%)  route 1.186ns (60.533%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.723     5.326    dbnc_reset/syn/tr2/clk_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  dbnc_reset/syn/tr2/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.478     5.804 r  dbnc_reset/syn/tr2/q_reg/Q
                         net (fo=2, routed)           0.609     6.413    dbnc_reset/dt1/out_sync
    SLICE_X2Y90          LUT2 (Prop_lut2_I1_O)        0.295     6.708 f  dbnc_reset/dt1/out[1]_i_2__0/O
                         net (fo=2, routed)           0.576     7.284    dbnc_reset/cs/AR[0]
    SLICE_X2Y90          FDCE                                         f  dbnc_reset/cs/out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.603    15.026    dbnc_reset/cs/clk_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  dbnc_reset/cs/out_reg[0]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y90          FDCE (Recov_fdce_C_CLR)     -0.319    14.946    dbnc_reset/cs/out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                          -7.284    
  -------------------------------------------------------------------
                         slack                                  7.662    

Slack (MET) :             7.662ns  (required time - arrival time)
  Source:                 dbnc_reset/syn/tr2/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbnc_reset/cs/out_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.773ns (39.467%)  route 1.186ns (60.533%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.723     5.326    dbnc_reset/syn/tr2/clk_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  dbnc_reset/syn/tr2/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.478     5.804 r  dbnc_reset/syn/tr2/q_reg/Q
                         net (fo=2, routed)           0.609     6.413    dbnc_reset/dt1/out_sync
    SLICE_X2Y90          LUT2 (Prop_lut2_I1_O)        0.295     6.708 f  dbnc_reset/dt1/out[1]_i_2__0/O
                         net (fo=2, routed)           0.576     7.284    dbnc_reset/cs/AR[0]
    SLICE_X2Y90          FDCE                                         f  dbnc_reset/cs/out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.603    15.026    dbnc_reset/cs/clk_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  dbnc_reset/cs/out_reg[1]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y90          FDCE (Recov_fdce_C_CLR)     -0.319    14.946    dbnc_reset/cs/out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                          -7.284    
  -------------------------------------------------------------------
                         slack                                  7.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 dbnc_reset/dt1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbnc_reset/cs/out_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.186ns (34.819%)  route 0.348ns (65.181%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.603     1.522    dbnc_reset/dt1/clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  dbnc_reset/dt1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  dbnc_reset/dt1/q_reg/Q
                         net (fo=53, routed)          0.169     1.832    dbnc_reset/dt1/q_reg_0
    SLICE_X2Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.877 f  dbnc_reset/dt1/out[1]_i_2__0/O
                         net (fo=2, routed)           0.179     2.057    dbnc_reset/cs/AR[0]
    SLICE_X2Y90          FDCE                                         f  dbnc_reset/cs/out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.876     2.041    dbnc_reset/cs/clk_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  dbnc_reset/cs/out_reg[0]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y90          FDCE (Remov_fdce_C_CLR)     -0.067     1.471    dbnc_reset/cs/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 dbnc_reset/dt1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbnc_reset/cs/out_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.186ns (34.819%)  route 0.348ns (65.181%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.603     1.522    dbnc_reset/dt1/clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  dbnc_reset/dt1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  dbnc_reset/dt1/q_reg/Q
                         net (fo=53, routed)          0.169     1.832    dbnc_reset/dt1/q_reg_0
    SLICE_X2Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.877 f  dbnc_reset/dt1/out[1]_i_2__0/O
                         net (fo=2, routed)           0.179     2.057    dbnc_reset/cs/AR[0]
    SLICE_X2Y90          FDCE                                         f  dbnc_reset/cs/out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.876     2.041    dbnc_reset/cs/clk_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  dbnc_reset/cs/out_reg[1]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y90          FDCE (Remov_fdce_C_CLR)     -0.067     1.471    dbnc_reset/cs/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 dbnc/syn/tr2/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbnc/cs/out_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.246ns (42.612%)  route 0.331ns (57.388%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.599     1.518    dbnc/syn/tr2/clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  dbnc/syn/tr2/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.148     1.666 r  dbnc/syn/tr2/q_reg/Q
                         net (fo=3, routed)           0.127     1.793    dbnc/dt1/out_sync
    SLICE_X6Y87          LUT2 (Prop_lut2_I1_O)        0.098     1.891 f  dbnc/dt1/out[1]_i_2/O
                         net (fo=2, routed)           0.204     2.096    dbnc/cs/AR[0]
    SLICE_X7Y87          FDCE                                         f  dbnc/cs/out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.870     2.035    dbnc/cs/clk_IBUF_BUFG
    SLICE_X7Y87          FDCE                                         r  dbnc/cs/out_reg[0]/C
                         clock pessimism             -0.500     1.534    
    SLICE_X7Y87          FDCE (Remov_fdce_C_CLR)     -0.092     1.442    dbnc/cs/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 dbnc/syn/tr2/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbnc/cs/out_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.246ns (42.612%)  route 0.331ns (57.388%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.599     1.518    dbnc/syn/tr2/clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  dbnc/syn/tr2/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.148     1.666 r  dbnc/syn/tr2/q_reg/Q
                         net (fo=3, routed)           0.127     1.793    dbnc/dt1/out_sync
    SLICE_X6Y87          LUT2 (Prop_lut2_I1_O)        0.098     1.891 f  dbnc/dt1/out[1]_i_2/O
                         net (fo=2, routed)           0.204     2.096    dbnc/cs/AR[0]
    SLICE_X7Y87          FDCE                                         f  dbnc/cs/out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.870     2.035    dbnc/cs/clk_IBUF_BUFG
    SLICE_X7Y87          FDCE                                         r  dbnc/cs/out_reg[1]/C
                         clock pessimism             -0.500     1.534    
    SLICE_X7Y87          FDCE (Remov_fdce_C_CLR)     -0.092     1.442    dbnc/cs/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.653    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led/AN_REG_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.256ns  (logic 4.098ns (44.268%)  route 5.159ns (55.732%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE                         0.000     0.000 r  led/AN_REG_reg[6]/C
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led/AN_REG_reg[6]/Q
                         net (fo=1, routed)           0.502     0.958    led/AN_REG[6]
    SLICE_X4Y88          LUT2 (Prop_lut2_I0_O)        0.124     1.082 r  led/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.657     5.739    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     9.256 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.256    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/AN_REG_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.463ns  (logic 4.268ns (57.193%)  route 3.195ns (42.807%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  led/AN_REG_reg[7]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  led/AN_REG_reg[7]/Q
                         net (fo=1, routed)           0.283     0.702    led/AN_REG[7]
    SLICE_X0Y88          LUT2 (Prop_lut2_I0_O)        0.296     0.998 r  led/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.912     3.910    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553     7.463 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.463    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/AN_REG_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.206ns  (logic 4.154ns (57.654%)  route 3.051ns (42.346%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  led/AN_REG_reg[2]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led/AN_REG_reg[2]/Q
                         net (fo=1, routed)           0.265     0.721    led/AN_REG[2]
    SLICE_X1Y88          LUT2 (Prop_lut2_I0_O)        0.124     0.845 r  led/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.787     3.631    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     7.206 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.206    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/AN_REG_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.161ns  (logic 4.132ns (57.700%)  route 3.029ns (42.300%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  led/AN_REG_reg[3]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led/AN_REG_reg[3]/Q
                         net (fo=1, routed)           0.588     1.044    led/AN_REG[3]
    SLICE_X0Y89          LUT2 (Prop_lut2_I0_O)        0.124     1.168 r  led/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.441     3.609    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     7.161 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.161    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/AN_REG_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.127ns  (logic 4.116ns (57.744%)  route 3.012ns (42.256%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE                         0.000     0.000 r  led/AN_REG_reg[1]/C
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led/AN_REG_reg[1]/Q
                         net (fo=1, routed)           0.938     1.394    led/AN_REG[1]
    SLICE_X0Y90          LUT2 (Prop_lut2_I0_O)        0.124     1.518 r  led/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.073     3.592    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     7.127 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.127    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/AN_REG_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.078ns  (logic 4.270ns (60.326%)  route 2.808ns (39.674%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  led/AN_REG_reg[5]/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  led/AN_REG_reg[5]/Q
                         net (fo=1, routed)           0.647     1.066    led/AN_REG[5]
    SLICE_X0Y88          LUT2 (Prop_lut2_I0_O)        0.299     1.365 r  led/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.161     3.526    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552     7.078 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.078    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/SEG_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.045ns  (logic 4.073ns (57.820%)  route 2.972ns (42.180%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDSE                         0.000     0.000 r  led/SEG_reg[1]/C
    SLICE_X2Y88          FDSE (Prop_fdse_C_Q)         0.518     0.518 r  led/SEG_reg[1]/Q
                         net (fo=1, routed)           2.972     3.490    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.045 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.045    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/SEG_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.007ns  (logic 4.095ns (58.443%)  route 2.912ns (41.557%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDSE                         0.000     0.000 r  led/SEG_reg[0]/C
    SLICE_X2Y88          FDSE (Prop_fdse_C_Q)         0.518     0.518 r  led/SEG_reg[0]/Q
                         net (fo=1, routed)           2.912     3.430    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.007 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.007    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/SEG_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.786ns  (logic 4.216ns (62.126%)  route 2.570ns (37.874%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDSE                         0.000     0.000 r  led/SEG_reg[5]/C
    SLICE_X2Y88          FDSE (Prop_fdse_C_Q)         0.478     0.478 r  led/SEG_reg[5]/Q
                         net (fo=1, routed)           2.570     3.048    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.738     6.786 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.786    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/AN_REG_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.682ns  (logic 4.116ns (61.595%)  route 2.566ns (38.405%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  led/AN_REG_reg[0]/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  led/AN_REG_reg[0]/Q
                         net (fo=1, routed)           0.502     0.958    led/AN_REG[0]
    SLICE_X0Y90          LUT2 (Prop_lut2_I0_O)        0.124     1.082 r  led/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.064     3.146    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536     6.682 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.682    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led/cntr/out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led/cntr/out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.186ns (47.614%)  route 0.205ns (52.386%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE                         0.000     0.000 r  led/cntr/out_reg[0]/C
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  led/cntr/out_reg[0]/Q
                         net (fo=19, routed)          0.205     0.346    led/cntr/out_reg_n_0_[0]
    SLICE_X3Y88          LUT1 (Prop_lut1_I0_O)        0.045     0.391 r  led/cntr/out[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.391    led/cntr/out[0]_i_1__2_n_0
    SLICE_X3Y88          FDCE                                         r  led/cntr/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/cntr/out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led/AN_REG_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.186ns (46.746%)  route 0.212ns (53.254%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE                         0.000     0.000 r  led/cntr/out_reg[2]/C
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  led/cntr/out_reg[2]/Q
                         net (fo=13, routed)          0.212     0.353    led/cntr/out_reg_n_0_[2]
    SLICE_X4Y88          LUT3 (Prop_lut3_I2_O)        0.045     0.398 r  led/cntr/AN_REG[6]_i_1/O
                         net (fo=1, routed)           0.000     0.398    led/cntr_n_1
    SLICE_X4Y88          FDRE                                         r  led/AN_REG_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/cntr/out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led/AN_REG_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.186ns (43.254%)  route 0.244ns (56.746%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE                         0.000     0.000 r  led/cntr/out_reg[2]/C
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  led/cntr/out_reg[2]/Q
                         net (fo=13, routed)          0.244     0.385    led/cntr/out_reg_n_0_[2]
    SLICE_X3Y90          LUT3 (Prop_lut3_I0_O)        0.045     0.430 r  led/cntr/AN_REG[1]_i_1/O
                         net (fo=1, routed)           0.000     0.430    led/cntr_n_6
    SLICE_X3Y90          FDRE                                         r  led/AN_REG_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/cntr/out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led/AN_REG_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.184ns (40.546%)  route 0.270ns (59.454%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE                         0.000     0.000 r  led/cntr/out_reg[2]/C
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  led/cntr/out_reg[2]/Q
                         net (fo=13, routed)          0.270     0.411    led/cntr/out_reg_n_0_[2]
    SLICE_X0Y88          LUT3 (Prop_lut3_I2_O)        0.043     0.454 r  led/cntr/AN_REG[7]_i_2/O
                         net (fo=1, routed)           0.000     0.454    led/cntr_n_0
    SLICE_X0Y88          FDRE                                         r  led/AN_REG_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/cntr/out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led/AN_REG_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.456ns  (logic 0.186ns (40.807%)  route 0.270ns (59.193%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE                         0.000     0.000 r  led/cntr/out_reg[2]/C
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  led/cntr/out_reg[2]/Q
                         net (fo=13, routed)          0.270     0.411    led/cntr/out_reg_n_0_[2]
    SLICE_X0Y88          LUT3 (Prop_lut3_I0_O)        0.045     0.456 r  led/cntr/AN_REG[3]_i_1/O
                         net (fo=1, routed)           0.000     0.456    led/cntr_n_4
    SLICE_X0Y88          FDRE                                         r  led/AN_REG_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/cntr/out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led/AN_REG_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.464ns  (logic 0.183ns (39.463%)  route 0.281ns (60.537%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE                         0.000     0.000 r  led/cntr/out_reg[2]/C
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  led/cntr/out_reg[2]/Q
                         net (fo=13, routed)          0.281     0.422    led/cntr/out_reg_n_0_[2]
    SLICE_X0Y88          LUT3 (Prop_lut3_I2_O)        0.042     0.464 r  led/cntr/AN_REG[4]_i_1/O
                         net (fo=1, routed)           0.000     0.464    led/cntr_n_3
    SLICE_X0Y88          FDRE                                         r  led/AN_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/cntr/out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led/AN_REG_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.467ns  (logic 0.186ns (39.852%)  route 0.281ns (60.148%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE                         0.000     0.000 r  led/cntr/out_reg[2]/C
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  led/cntr/out_reg[2]/Q
                         net (fo=13, routed)          0.281     0.422    led/cntr/out_reg_n_0_[2]
    SLICE_X0Y88          LUT3 (Prop_lut3_I0_O)        0.045     0.467 r  led/cntr/AN_REG[2]_i_1/O
                         net (fo=1, routed)           0.000     0.467    led/cntr_n_5
    SLICE_X0Y88          FDRE                                         r  led/AN_REG_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/cntr/out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led/AN_REG_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.503ns  (logic 0.186ns (36.971%)  route 0.317ns (63.029%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE                         0.000     0.000 r  led/cntr/out_reg[2]/C
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  led/cntr/out_reg[2]/Q
                         net (fo=13, routed)          0.317     0.458    led/cntr/out_reg_n_0_[2]
    SLICE_X0Y90          LUT3 (Prop_lut3_I0_O)        0.045     0.503 r  led/cntr/AN_REG[0]_i_1/O
                         net (fo=1, routed)           0.000     0.503    led/cntr_n_7
    SLICE_X0Y90          FDRE                                         r  led/AN_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/cntr/out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led/AN_REG_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.504ns  (logic 0.187ns (37.096%)  route 0.317ns (62.904%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE                         0.000     0.000 r  led/cntr/out_reg[2]/C
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  led/cntr/out_reg[2]/Q
                         net (fo=13, routed)          0.317     0.458    led/cntr/out_reg_n_0_[2]
    SLICE_X0Y90          LUT3 (Prop_lut3_I2_O)        0.046     0.504 r  led/cntr/AN_REG[5]_i_1/O
                         net (fo=1, routed)           0.000     0.504    led/cntr_n_2
    SLICE_X0Y90          FDRE                                         r  led/AN_REG_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/cntr/out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led/cntr/out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.520ns  (logic 0.189ns (36.350%)  route 0.331ns (63.650%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE                         0.000     0.000 r  led/cntr/out_reg[2]/C
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  led/cntr/out_reg[2]/Q
                         net (fo=13, routed)          0.212     0.353    led/cntr/out_reg_n_0_[2]
    SLICE_X4Y88          LUT3 (Prop_lut3_I2_O)        0.048     0.401 r  led/cntr/out[2]_i_1__0/O
                         net (fo=1, routed)           0.119     0.520    led/cntr/out[2]_i_1__0_n_0
    SLICE_X3Y88          FDCE                                         r  led/cntr/out_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AN_MASK_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.576ns  (logic 4.098ns (42.789%)  route 5.479ns (57.211%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.722     5.325    clk_IBUF_BUFG
    SLICE_X1Y88          FDSE                                         r  AN_MASK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDSE (Prop_fdse_C_Q)         0.456     5.781 r  AN_MASK_reg[6]/Q
                         net (fo=2, routed)           0.822     6.602    led/Q[6]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.124     6.726 r  led/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.657    11.383    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    14.901 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.901    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AN_MASK_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.230ns  (logic 4.154ns (50.476%)  route 4.076ns (49.524%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X0Y89          FDSE                                         r  AN_MASK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDSE (Prop_fdse_C_Q)         0.456     5.782 r  AN_MASK_reg[2]/Q
                         net (fo=2, routed)           1.289     7.071    led/Q[2]
    SLICE_X1Y88          LUT2 (Prop_lut2_I1_O)        0.124     7.195 r  led/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.787     9.982    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.556 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.556    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AN_MASK_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.478ns  (logic 4.133ns (55.272%)  route 3.345ns (44.728%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.722     5.325    clk_IBUF_BUFG
    SLICE_X1Y88          FDSE                                         r  AN_MASK_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDSE (Prop_fdse_C_Q)         0.456     5.781 r  AN_MASK_reg[7]/Q
                         net (fo=1, routed)           0.433     6.214    led/Q[7]
    SLICE_X0Y88          LUT2 (Prop_lut2_I1_O)        0.124     6.338 r  led/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.912     9.250    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553    12.803 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.803    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AN_MASK_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.383ns  (logic 4.132ns (55.966%)  route 3.251ns (44.034%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X0Y89          FDSE                                         r  AN_MASK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDSE (Prop_fdse_C_Q)         0.456     5.782 r  AN_MASK_reg[3]/Q
                         net (fo=2, routed)           0.810     6.592    led/Q[3]
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.124     6.716 r  led/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.441     9.157    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    12.709 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.709    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AN_MASK_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.024ns  (logic 4.268ns (60.765%)  route 2.756ns (39.235%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X0Y89          FDSE                                         r  AN_MASK_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDSE (Prop_fdse_C_Q)         0.419     5.745 r  AN_MASK_reg[4]/Q
                         net (fo=2, routed)           1.042     6.787    led/Q[4]
    SLICE_X1Y88          LUT2 (Prop_lut2_I1_O)        0.299     7.086 r  led/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.713     8.799    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.550    12.349 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.349    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AN_MASK_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.975ns  (logic 4.132ns (59.238%)  route 2.843ns (40.762%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.722     5.325    clk_IBUF_BUFG
    SLICE_X1Y88          FDSE                                         r  AN_MASK_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDSE (Prop_fdse_C_Q)         0.456     5.781 r  AN_MASK_reg[5]/Q
                         net (fo=2, routed)           0.682     6.463    led/Q[5]
    SLICE_X0Y88          LUT2 (Prop_lut2_I1_O)        0.124     6.587 r  led/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.161     8.748    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552    12.299 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.299    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AN_MASK_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.633ns  (logic 4.116ns (62.048%)  route 2.517ns (37.952%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X0Y89          FDSE                                         r  AN_MASK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDSE (Prop_fdse_C_Q)         0.456     5.782 r  AN_MASK_reg[0]/Q
                         net (fo=2, routed)           0.453     6.235    led/Q[0]
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.124     6.359 r  led/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.064     8.423    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536    11.958 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.958    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AN_MASK_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.503ns  (logic 4.116ns (63.285%)  route 2.388ns (36.715%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X0Y89          FDSE                                         r  AN_MASK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDSE (Prop_fdse_C_Q)         0.456     5.782 r  AN_MASK_reg[1]/Q
                         net (fo=2, routed)           0.314     6.096    led/Q[1]
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.124     6.220 r  led/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.073     8.293    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    11.829 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.829    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NUMBER_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/SEG_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.546ns  (logic 1.232ns (34.743%)  route 2.314ns (65.257%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  NUMBER_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.419     5.745 r  NUMBER_reg[24]/Q
                         net (fo=2, routed)           1.282     7.026    led/cntr/SEG_reg[6]_i_2_0[24]
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.297     7.323 r  led/cntr/SEG[6]_i_9/O
                         net (fo=1, routed)           0.000     7.323    led/cntr/SEG[6]_i_9_n_0
    SLICE_X1Y89          MUXF7 (Prop_muxf7_I1_O)      0.217     7.540 r  led/cntr/SEG_reg[6]_i_3/O
                         net (fo=7, routed)           1.032     8.573    led/cntr/sel0[0]
    SLICE_X2Y88          LUT4 (Prop_lut4_I3_O)        0.299     8.872 r  led/cntr/SEG[4]_i_1/O
                         net (fo=1, routed)           0.000     8.872    led/SEG[4]
    SLICE_X2Y88          FDSE                                         r  led/SEG_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NUMBER_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/SEG_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.409ns  (logic 1.118ns (32.794%)  route 2.291ns (67.206%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.721     5.324    clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  NUMBER_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  NUMBER_reg[15]/Q
                         net (fo=2, routed)           1.240     7.019    led/cntr/SEG_reg[6]_i_2_0[15]
    SLICE_X2Y87          LUT6 (Prop_lut6_I0_O)        0.124     7.143 r  led/cntr/SEG[6]_i_6/O
                         net (fo=1, routed)           0.000     7.143    led/cntr/SEG[6]_i_6_n_0
    SLICE_X2Y87          MUXF7 (Prop_muxf7_I0_O)      0.209     7.352 r  led/cntr/SEG_reg[6]_i_2/O
                         net (fo=7, routed)           1.051     8.404    led/cntr/sel0[3]
    SLICE_X2Y88          LUT4 (Prop_lut4_I0_O)        0.329     8.733 r  led/cntr/SEG[6]_i_1/O
                         net (fo=1, routed)           0.000     8.733    led/SEG[6]
    SLICE_X2Y88          FDSE                                         r  led/SEG_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbnc_reset/dt1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/SEG_reg[0]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.141ns (32.065%)  route 0.299ns (67.935%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.603     1.522    dbnc_reset/dt1/clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  dbnc_reset/dt1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  dbnc_reset/dt1/q_reg/Q
                         net (fo=53, routed)          0.299     1.962    led/SS[0]
    SLICE_X2Y88          FDSE                                         r  led/SEG_reg[0]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbnc_reset/dt1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/SEG_reg[1]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.141ns (32.065%)  route 0.299ns (67.935%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.603     1.522    dbnc_reset/dt1/clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  dbnc_reset/dt1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  dbnc_reset/dt1/q_reg/Q
                         net (fo=53, routed)          0.299     1.962    led/SS[0]
    SLICE_X2Y88          FDSE                                         r  led/SEG_reg[1]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbnc_reset/dt1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/SEG_reg[2]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.141ns (32.065%)  route 0.299ns (67.935%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.603     1.522    dbnc_reset/dt1/clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  dbnc_reset/dt1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  dbnc_reset/dt1/q_reg/Q
                         net (fo=53, routed)          0.299     1.962    led/SS[0]
    SLICE_X2Y88          FDSE                                         r  led/SEG_reg[2]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbnc_reset/dt1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/SEG_reg[3]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.141ns (32.065%)  route 0.299ns (67.935%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.603     1.522    dbnc_reset/dt1/clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  dbnc_reset/dt1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  dbnc_reset/dt1/q_reg/Q
                         net (fo=53, routed)          0.299     1.962    led/SS[0]
    SLICE_X2Y88          FDSE                                         r  led/SEG_reg[3]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbnc_reset/dt1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/SEG_reg[4]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.141ns (32.065%)  route 0.299ns (67.935%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.603     1.522    dbnc_reset/dt1/clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  dbnc_reset/dt1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  dbnc_reset/dt1/q_reg/Q
                         net (fo=53, routed)          0.299     1.962    led/SS[0]
    SLICE_X2Y88          FDSE                                         r  led/SEG_reg[4]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbnc_reset/dt1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/SEG_reg[5]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.141ns (32.065%)  route 0.299ns (67.935%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.603     1.522    dbnc_reset/dt1/clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  dbnc_reset/dt1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  dbnc_reset/dt1/q_reg/Q
                         net (fo=53, routed)          0.299     1.962    led/SS[0]
    SLICE_X2Y88          FDSE                                         r  led/SEG_reg[5]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbnc_reset/dt1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/SEG_reg[6]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.141ns (32.065%)  route 0.299ns (67.935%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.603     1.522    dbnc_reset/dt1/clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  dbnc_reset/dt1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  dbnc_reset/dt1/q_reg/Q
                         net (fo=53, routed)          0.299     1.962    led/SS[0]
    SLICE_X2Y88          FDSE                                         r  led/SEG_reg[6]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbnc_reset/dt1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/cntr/out_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.141ns (32.065%)  route 0.299ns (67.935%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.603     1.522    dbnc_reset/dt1/clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  dbnc_reset/dt1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  dbnc_reset/dt1/q_reg/Q
                         net (fo=53, routed)          0.299     1.962    led/cntr/SS[0]
    SLICE_X3Y88          FDCE                                         f  led/cntr/out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbnc_reset/dt1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/cntr/out_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.141ns (32.065%)  route 0.299ns (67.935%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.603     1.522    dbnc_reset/dt1/clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  dbnc_reset/dt1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  dbnc_reset/dt1/q_reg/Q
                         net (fo=53, routed)          0.299     1.962    led/cntr/SS[0]
    SLICE_X3Y88          FDCE                                         f  led/cntr/out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbnc_reset/dt1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led/cntr/out_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.141ns (32.065%)  route 0.299ns (67.935%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.603     1.522    dbnc_reset/dt1/clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  dbnc_reset/dt1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  dbnc_reset/dt1/q_reg/Q
                         net (fo=53, routed)          0.299     1.962    led/cntr/SS[0]
    SLICE_X3Y88          FDCE                                         f  led/cntr/out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SWITCHES[3]
                            (input port)
  Destination:            NUMBER_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.834ns  (logic 1.477ns (52.122%)  route 1.357ns (47.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SWITCHES[3] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  SWITCHES_IBUF[3]_inst/O
                         net (fo=1, routed)           1.357     2.834    SWITCHES_IBUF[3]
    SLICE_X0Y87          FDRE                                         r  NUMBER_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.601     5.024    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  NUMBER_reg[3]/C

Slack:                    inf
  Source:                 SWITCHES[0]
                            (input port)
  Destination:            NUMBER_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.769ns  (logic 1.478ns (53.367%)  route 1.291ns (46.633%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SWITCHES[0] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SWITCHES_IBUF[0]_inst/O
                         net (fo=1, routed)           1.291     2.769    SWITCHES_IBUF[0]
    SLICE_X0Y89          FDRE                                         r  NUMBER_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.603     5.026    clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  NUMBER_reg[0]/C

Slack:                    inf
  Source:                 SWITCHES[1]
                            (input port)
  Destination:            NUMBER_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.622ns  (logic 1.480ns (56.434%)  route 1.142ns (43.566%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SWITCHES[1] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SWITCHES_IBUF[1]_inst/O
                         net (fo=1, routed)           1.142     2.622    SWITCHES_IBUF[1]
    SLICE_X1Y88          FDRE                                         r  NUMBER_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.602     5.025    clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  NUMBER_reg[1]/C

Slack:                    inf
  Source:                 button_reset_in
                            (input port)
  Destination:            dbnc_reset/syn/new_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.562ns  (logic 1.486ns (57.992%)  route 1.076ns (42.008%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  button_reset_in (IN)
                         net (fo=0)                   0.000     0.000    button_reset_in
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  button_reset_in_IBUF_inst/O
                         net (fo=1, routed)           1.076     2.562    dbnc_reset/syn/button_reset_in_IBUF
    SLICE_X4Y89          FDRE                                         r  dbnc_reset/syn/new_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.601     5.024    dbnc_reset/syn/clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  dbnc_reset/syn/new_signal_reg/C

Slack:                    inf
  Source:                 button_in
                            (input port)
  Destination:            dbnc/syn/new_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.538ns  (logic 1.477ns (58.175%)  route 1.062ns (41.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  button_in (IN)
                         net (fo=0)                   0.000     0.000    button_in
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  button_in_IBUF_inst/O
                         net (fo=1, routed)           1.062     2.538    dbnc/syn/button_in_IBUF
    SLICE_X4Y84          FDRE                                         r  dbnc/syn/new_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.597     5.020    dbnc/syn/clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  dbnc/syn/new_signal_reg/C

Slack:                    inf
  Source:                 SWITCHES[2]
                            (input port)
  Destination:            NUMBER_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.394ns  (logic 1.485ns (62.030%)  route 0.909ns (37.970%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SWITCHES[2] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  SWITCHES_IBUF[2]_inst/O
                         net (fo=1, routed)           0.909     2.394    SWITCHES_IBUF[2]
    SLICE_X4Y87          FDRE                                         r  NUMBER_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.599     5.022    clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  NUMBER_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SWITCHES[2]
                            (input port)
  Destination:            NUMBER_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.613ns  (logic 0.253ns (41.259%)  route 0.360ns (58.741%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SWITCHES[2] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SWITCHES_IBUF[2]_inst/O
                         net (fo=1, routed)           0.360     0.613    SWITCHES_IBUF[2]
    SLICE_X4Y87          FDRE                                         r  NUMBER_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  NUMBER_reg[2]/C

Slack:                    inf
  Source:                 button_in
                            (input port)
  Destination:            dbnc/syn/new_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.655ns  (logic 0.244ns (37.320%)  route 0.411ns (62.680%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  button_in (IN)
                         net (fo=0)                   0.000     0.000    button_in
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  button_in_IBUF_inst/O
                         net (fo=1, routed)           0.411     0.655    dbnc/syn/button_in_IBUF
    SLICE_X4Y84          FDRE                                         r  dbnc/syn/new_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.868     2.033    dbnc/syn/clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  dbnc/syn/new_signal_reg/C

Slack:                    inf
  Source:                 button_reset_in
                            (input port)
  Destination:            dbnc_reset/syn/new_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.254ns (37.409%)  route 0.424ns (62.591%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  button_reset_in (IN)
                         net (fo=0)                   0.000     0.000    button_reset_in
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  button_reset_in_IBUF_inst/O
                         net (fo=1, routed)           0.424     0.678    dbnc_reset/syn/button_reset_in_IBUF
    SLICE_X4Y89          FDRE                                         r  dbnc_reset/syn/new_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.872     2.037    dbnc_reset/syn/clk_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  dbnc_reset/syn/new_signal_reg/C

Slack:                    inf
  Source:                 SWITCHES[1]
                            (input port)
  Destination:            NUMBER_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.689ns  (logic 0.247ns (35.930%)  route 0.441ns (64.070%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SWITCHES[1] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SWITCHES_IBUF[1]_inst/O
                         net (fo=1, routed)           0.441     0.689    SWITCHES_IBUF[1]
    SLICE_X1Y88          FDRE                                         r  NUMBER_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  NUMBER_reg[1]/C

Slack:                    inf
  Source:                 SWITCHES[0]
                            (input port)
  Destination:            NUMBER_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.245ns (32.313%)  route 0.514ns (67.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SWITCHES[0] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SWITCHES_IBUF[0]_inst/O
                         net (fo=1, routed)           0.514     0.760    SWITCHES_IBUF[0]
    SLICE_X0Y89          FDRE                                         r  NUMBER_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  NUMBER_reg[0]/C

Slack:                    inf
  Source:                 SWITCHES[3]
                            (input port)
  Destination:            NUMBER_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.245ns (30.555%)  route 0.557ns (69.445%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SWITCHES[3] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SWITCHES_IBUF[3]_inst/O
                         net (fo=1, routed)           0.557     0.802    SWITCHES_IBUF[3]
    SLICE_X0Y87          FDRE                                         r  NUMBER_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  NUMBER_reg[3]/C





