<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>data_mover_ctrl</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">8</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXIS_CLK.ASSOCIATED_BUSIF">M_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXIS_CLK.ASSOCIATED_RESET">m_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CLK.ASSOCIATED_BUSIF">S_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CLK.ASSOCIATED_RESET">s_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S_AXI.S_AXI_REG.OFFSET_BASE_PARAM">C_S_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S_AXI.S_AXI_REG.OFFSET_HIGH_PARAM">C_S_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>data_mover_ctrl_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>677ddf71</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>data_mover_ctrl_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>677ddf71</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>389e458a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>1141cc1c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXIS_TDATA_WIDTH&apos;)) - 1)">103</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">104</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH" spirit:order="5" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH" spirit:order="6" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_876e3d57</spirit:name>
      <spirit:enumeration>104</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/data_mover_ctrl_v1_0_S_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/data_mover_ctrl_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0bc68fbb</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/data_mover_ctrl_v1_0_S_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/data_mover_ctrl_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/data_mover_ctrl_v1_0/data/data_mover_ctrl.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/data_mover_ctrl_v1_0/data/data_mover_ctrl.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/data_mover_ctrl_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/data_mover_ctrl_v1_0/src/data_mover_ctrl.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/data_mover_ctrl_v1_0/src/data_mover_ctrl.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/data_mover_ctrl_v1_0/src/data_mover_ctrl_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/data_mover_ctrl_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_1141cc1c</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Controller for AXI Data Mover</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_M_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_876e3d57" spirit:order="3">104</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="5">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_ADDR_WIDTH" spirit:order="6">5</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_BASEADDR" spirit:order="7" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_HIGHADDR" spirit:order="8" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">data_mover_ctrl_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>data_mover_ctrl_v1.0</xilinx:displayName>
      <xilinx:coreRevision>17</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2024-06-19T14:25:37Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1fbd4f56_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37be60ff_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21ad2187_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7adba317_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4af0d4d_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b096b28_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a86d810_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5aedc824_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c9a32a9_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30f60756_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b2242ab_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@548d57f8_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@db4d88f_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2154bd20_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50c735bf_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bfede11_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39d6ea1e_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4db74146_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35b50968_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1871e9f1_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d5253c_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6892fe7d_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ba236fe_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e675958_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ae2a414_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@701c87fc_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f914e9e_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29402e13_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e88c42e_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c7d2e7c_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2259cfa_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a5cc0ad_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c11d121_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@201204a1_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33949c39_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f4805b7_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2707608f_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1776fe93_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6971aa9e_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e25ec8b_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6020d4f4_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@139e1cdc_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6fef5f1a_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c2911d2_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5dca91e4_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17fe1838_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b73c0dc_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a2432f7_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ddf709c_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@390ccb53_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19579ea_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d917a01_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bcf9a9d_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a90f996_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5162cf19_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@633c2919_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23d7850b_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8db55d_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46c3296c_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64a43097_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53945a0c_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fb41dc2_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5cb4d5d4_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9d1867a_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f840bbc_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3eff4d63_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@771d43d_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23a4641f_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d11baa_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@543679bd_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2128e1e4_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34d9312a_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@217c2e2a_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2702c621_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9080482_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24cb74d8_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4eb631a4_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9ba409_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60ab496_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6cb02041_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26a25c4a_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d67f9ae_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20ec24d9_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@604e46c4_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e9e9f5d_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4335fe09_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49cb1230_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37fac912_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75d32429_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74fd5bec_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@fc1f6ad_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42cc0ada_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54b98455_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c1bec60_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c961e30_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@434a4a34_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51fd285b_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32e34c83_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@267bfb56_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d2028f5_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fbf0b89_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3710a7a3_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@da106c4_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@703de5e0_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d365c9_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b5ef10f_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@401126d1_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39f60186_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22a65d74_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@781e4c0_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@410885e1_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@84d5f60_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1449a657_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b0b2955_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@bd4980f_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@768a8465_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f3e385d_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50514a5e_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@702d4ed8_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39b05797_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@460bbd0c_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c05cf75_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c9d7833_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69c4f622_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@444561c4_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25e7cd6_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56262068_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12edd7ff_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2acab12c_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d920b7f_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43d4c454_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@336032cc_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1fcee28_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2050c73b_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ece31f1_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54729ba5_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12f12c18_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f9ed993_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61353e9d_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e894fae_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5853b729_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ed7c867_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17353418_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c144151_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73021a9d_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f6f1b0d_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b890c18_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2acac651_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fd27fa5_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2df27cc2_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7833110d_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@717ba8d2_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56b756f2_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16800035_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26a02b27_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8d9c447_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b98bc74_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f55a140_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f43142d_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44250e18_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f4063c3_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e34e693_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14bf779e_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@409a277d_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43b6774_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d556679_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b4c7620_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4600df15_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2138636c_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49b50525_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@479dec7a_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b38dddc_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29763ed0_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a1576f9_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5932b1f5_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@91dd2f_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c8babdc_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3721086_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d1541cd_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66540999_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52e73ad8_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75911511_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@795cbad0_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5634cadf_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69239ecc_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@487bb325_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@427ad58f_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e820c46_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41211b2e_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ad8d63a_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32c9378b_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6cf6e285_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d91f113_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b4f69e0_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25f7400b_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2185d14c_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a2f81d_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6078d533_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bc61616_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f3e9d59_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4df24fa4_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e6dfeaa_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a178f98_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17c151cd_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@533d3ff_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3656fe2b_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5742be74_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8f66bf1_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35a449b4_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73ff4fcf_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a34c107_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@96d43f5_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24276737_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@369bb43b_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d1b9b80_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3451e5c5_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c2a79f4_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1dcc2774_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6595c7d4_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7939a28e_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7214d315_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20a5f2ed_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23b9f435_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b38115b_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@be6d69f_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d6410a1_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1134a10a_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6cd91fef_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c85bcdd_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1552f1cf_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a09268f_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c88d85d_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42bad283_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d225899_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ee0db64_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78813e3a_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c9ce93b_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16539848_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c47c4bc_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c803773_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52762ba_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@439a970c_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@705aae72_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@270ba230_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c298335_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10584eb8_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68812511_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b2ae5_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1493ad18_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15be6d24_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1faff43e_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5770c582_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6437f294_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a186f03_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78f556a4_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a0ff268_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8a04d98_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@518b54a9_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26c9b255_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@220f0030_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2462bddb_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c0e4d01_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58ae0792_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42ec991a_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59ee2d72_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c266c6c_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4845f67f_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ae98053_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44c32679_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20ae72ee_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@564ea790_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@571a93dd_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d81e623_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23229a71_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2199b964_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60d6b929_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f326104_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50b5c98b_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ca8acd8_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@213d6b0a_ARCHIVE_LOCATION">/home/wei/git/ip_repo/data_mover_ctrl_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="d329ffb4"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="c30980da"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="38b0be24"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="78246b0e"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="08971059"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="bfdc3210"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
