report_utilization|1.0|ulp_psreset_gate_pr_data_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_data_0_synth_1/ulp_psreset_gate_pr_data_0_utilization_synth.rpt||
report_utilization|1.0|ulp_psreset_gate_pr_ddrmem_1_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_ddrmem_1_0_synth_1/ulp_psreset_gate_pr_ddrmem_1_0_utilization_synth.rpt||
report_utilization|1.0|ulp_psreset_gate_pr_kernel_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel_0_synth_1/ulp_psreset_gate_pr_kernel_0_utilization_synth.rpt||
report_utilization|1.0|ulp_psreset_gate_pr_kernel2_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_kernel2_0_synth_1/ulp_psreset_gate_pr_kernel2_0_utilization_synth.rpt||
report_utilization|1.0|ulp_ii_level0_wire_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0_utilization_synth.rpt||
report_utilization|1.0|ulp_axi_bram_ctrl_0_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_0_synth_1/ulp_axi_bram_ctrl_0_0_utilization_synth.rpt||
report_utilization|1.0|ulp_axi_bram_ctrl_0_bram_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_bram_ctrl_0_bram_0_synth_1/ulp_axi_bram_ctrl_0_bram_0_utilization_synth.rpt||
report_utilization|1.0|ulp_axi_vip_0_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_0_synth_1/ulp_axi_vip_0_0_utilization_synth.rpt||
report_utilization|1.0|ulp_axi_vip_0_p_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_0_p_0_synth_1/ulp_axi_vip_0_p_0_utilization_synth.rpt||
report_utilization|1.0|ulp_ddr1_clk_bufg_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_bufg_0_synth_1/ulp_ddr1_clk_bufg_0_utilization_synth.rpt||
report_utilization|1.0|ulp_ddr1_clk_ibufds_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddr1_clk_ibufds_0_synth_1/ulp_ddr1_clk_ibufds_0_utilization_synth.rpt||
report_utilization|1.0|ulp_ddrmem_1_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_ddrmem_1_0_synth_1/ulp_ddrmem_1_0_utilization_synth.rpt||
report_utilization|1.0|ulp_psreset_ddrmem_n_1_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_ddrmem_n_1_0_synth_1/ulp_psreset_ddrmem_n_1_0_utilization_synth.rpt||
report_utilization|1.0|ulp_regslice_periph_null_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_periph_null_0_synth_1/ulp_regslice_periph_null_0_utilization_synth.rpt||
report_utilization|1.0|ulp_user_debug_bridge_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0_utilization_synth.rpt||
report_utilization|1.0|ulp_debug_bridge_xsdbm_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0_utilization_synth.rpt||
report_utilization|1.0|ulp_fpga_dna_module_0_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_fpga_dna_module_0_0_synth_1/ulp_fpga_dna_module_0_0_utilization_synth.rpt||
report_utilization|1.0|ulp_axi_protocol_convert_0_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_protocol_convert_0_0_synth_1/ulp_axi_protocol_convert_0_0_utilization_synth.rpt||
report_utilization|1.0|ulp_axi_cdc_data_static_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static_0_synth_1/ulp_axi_cdc_data_static_0_utilization_synth.rpt||
report_utilization|1.0|ulp_axi_cdc_data_static1_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_cdc_data_static1_0_synth_1/ulp_axi_cdc_data_static1_0_utilization_synth.rpt||
report_utilization|1.0|ulp_axi_gpio_null_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0_utilization_synth.rpt||
report_utilization|1.0|ulp_axi_vip_ctrl_mgntpf_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_mgntpf_0_synth_1/ulp_axi_vip_ctrl_mgntpf_0_utilization_synth.rpt||
report_utilization|1.0|ulp_axi_vip_ctrl_userpf_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0_utilization_synth.rpt||
report_utilization|1.0|ulp_axi_vip_data_static_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static_0_synth_1/ulp_axi_vip_data_static_0_utilization_synth.rpt||
report_utilization|1.0|ulp_axi_vip_data_static1_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_static1_0_synth_1/ulp_axi_vip_data_static1_0_utilization_synth.rpt||
report_utilization|1.0|ulp_freq_counter_0_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_freq_counter_0_0_synth_1/ulp_freq_counter_0_0_utilization_synth.rpt||
report_utilization|1.0|ulp_regslice_control_mgntpf_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_mgntpf_0_synth_1/ulp_regslice_control_mgntpf_0_utilization_synth.rpt||
report_utilization|1.0|ulp_regslice_control_userpf_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0_utilization_synth.rpt||
report_utilization|1.0|ulp_regslice_data_static_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static_0_synth_1/ulp_regslice_data_static_0_utilization_synth.rpt||
report_utilization|1.0|ulp_regslice_data_static1_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_regslice_data_static1_0_synth_1/ulp_regslice_data_static1_0_utilization_synth.rpt||
report_utilization|1.0|ulp_logic_reset_op_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_logic_reset_op_0_synth_1/ulp_logic_reset_op_0_utilization_synth.rpt||
report_utilization|1.0|ulp_psreset_gate_pr_control_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_psreset_gate_pr_control_0_synth_1/ulp_psreset_gate_pr_control_0_utilization_synth.rpt||
report_utilization|1.0|ulp_xbar_3_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_3_synth_1/ulp_xbar_3_utilization_synth.rpt||
report_utilization|1.0|ulp_xbar_2_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_2_synth_1/ulp_xbar_2_utilization_synth.rpt||
report_utilization|1.0|ulp_s02_regslice_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s02_regslice_0_synth_1/ulp_s02_regslice_0_utilization_synth.rpt||
report_utilization|1.0|ulp_s03_regslice_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_regslice_0_synth_1/ulp_s03_regslice_0_utilization_synth.rpt||
report_utilization|1.0|ulp_auto_us_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_0_synth_1/ulp_auto_us_0_utilization_synth.rpt||
report_utilization|1.0|ulp_auto_rs_w_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_rs_w_0_synth_1/ulp_auto_rs_w_0_utilization_synth.rpt||
report_utilization|1.0|ulp_auto_cc_2_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_2_synth_1/ulp_auto_cc_2_utilization_synth.rpt||
report_utilization|1.0|ulp_s03_mmu_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s03_mmu_0_synth_1/ulp_s03_mmu_0_utilization_synth.rpt||
report_utilization|1.0|bd_0349_lut_buffer_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0_utilization_synth.rpt||
report_utilization|1.0|bd_9997_bs_switch_1_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0_utilization_synth.rpt||
report_utilization|1.0|bd_9997_axi_jtag_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0_utilization_synth.rpt||
report_utilization|1.0|ulp_s01_regslice_2_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_2_synth_1/ulp_s01_regslice_2_utilization_synth.rpt||
report_utilization|1.0|ulp_s00_regslice_21_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_21_synth_1/ulp_s00_regslice_21_utilization_synth.rpt||
report_utilization|1.0|ulp_xbar_4_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_4_synth_1/ulp_xbar_4_utilization_synth.rpt||
report_utilization|1.0|ulp_xbar_5_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_xbar_5_synth_1/ulp_xbar_5_utilization_synth.rpt||
report_utilization|1.0|bd_0349_xsdbm_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0_utilization_synth.rpt||
report_utilization|1.0|bd_9997_bsip_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0_utilization_synth.rpt||
report_utilization|1.0|ulp_krnl_ro_rtl_1_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_krnl_ro_rtl_1_0_synth_1/ulp_krnl_ro_rtl_1_0_utilization_synth.rpt||
report_utilization|1.0|ulp_s00_regslice_20_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_20_synth_1/ulp_s00_regslice_20_utilization_synth.rpt||
report_utilization|1.0|ulp_auto_us_cc_df_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_us_cc_df_0_synth_1/ulp_auto_us_cc_df_0_utilization_synth.rpt||
report_utilization|1.0|ulp_s01_regslice_1_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s01_regslice_1_synth_1/ulp_s01_regslice_1_utilization_synth.rpt||
report_utilization|1.0|ulp_s00_regslice_19_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_19_synth_1/ulp_s00_regslice_19_utilization_synth.rpt||
report_utilization|1.0|ulp_auto_cc_1_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_1_synth_1/ulp_auto_cc_1_utilization_synth.rpt||
report_utilization|1.0|ulp_auto_cc_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0_utilization_synth.rpt||
report_utilization|1.0|ulp_s00_regslice_22_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_22_synth_1/ulp_s00_regslice_22_utilization_synth.rpt||
report_utilization|1.0|ulp_m00_regslice_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0_utilization_synth.rpt||
report_utilization|1.0|ulp_m01_regslice_0_synth_1_synth_report_utilization_0|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0_utilization_synth.rpt||
kernel_service|1.0|impl_1_kernel_service|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/kernel_service.json||0eaf6554-fc63-4cb0-8f88-6704345f3a70
kernel_service|1.0|impl_1_kernel_service|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/kernel_service.pb||0eaf6554-fc63-4cb0-8f88-6704345f3a70
system_diagram_plus|1.0|impl_1_system_diagram|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/system_diagram.json||0eaf6554-fc63-4cb0-8f88-6704345f3a70
report_timing_summary|1.0|impl_report_timing_summary_route_design_summary|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/hw_bb_locked_timing_summary_routed.rpt||0eaf6554-fc63-4cb0-8f88-6704345f3a70
report_timing_summary|1.0|impl_report_timing_summary_route_design_summary|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/hw_bb_locked_timing_summary_routed.rpx||0eaf6554-fc63-4cb0-8f88-6704345f3a70
report_timing_summary_concise|1.0|impl_report_timing_summary_route_design_summary|/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/link/vivado/vpl/prj/prj.runs/impl_1/hw_bb_locked_timing_summary_routed.rpv||0eaf6554-fc63-4cb0-8f88-6704345f3a70
