Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/top_ecc.v" Line 1. Module top_ecc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/encrypt_x.v" Line 1. Module encrypt_x doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/encrypt_y.v" Line 1. Module encrypt_y doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/encrypt_x.v" Line 1. Module encrypt_x doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/encrypt_y.v" Line 1. Module encrypt_y doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/decrypt.v" Line 1. Module decrypt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/decrypt.v" Line 1. Module decrypt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/ecc.v" Line 1. Module ecc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/multiplier.v" Line 1. Module multiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/mul_stage1.v" Line 1. Module mul_stage1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/mul_stage2.v" Line 1. Module mul_stage2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/divider.v" Line 1. Module divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/div_stage1.v" Line 1. Module div_stage1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/div_stage2.v" Line 1. Module div_stage2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/square.v" Line 1. Module square doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/combinational.v" Line 1. Module combinational doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/top_ecc.v" Line 1. Module top_ecc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/encrypt_x.v" Line 1. Module encrypt_x doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/encrypt_y.v" Line 1. Module encrypt_y doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/encrypt_x.v" Line 1. Module encrypt_x doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/encrypt_y.v" Line 1. Module encrypt_y doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/decrypt.v" Line 1. Module decrypt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/decrypt.v" Line 1. Module decrypt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/ecc.v" Line 1. Module ecc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/multiplier.v" Line 1. Module multiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/mul_stage1.v" Line 1. Module mul_stage1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/mul_stage2.v" Line 1. Module mul_stage2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/divider.v" Line 1. Module divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/div_stage1.v" Line 1. Module div_stage1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/div_stage2.v" Line 1. Module div_stage2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/square.v" Line 1. Module square doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/combinational.v" Line 1. Module combinational doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.encrypt_x
Compiling module xil_defaultlib.encrypt_y
Compiling module xil_defaultlib.decrypt
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mul_stage1
Compiling module xil_defaultlib.mul_stage2
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.div_stage1
Compiling module xil_defaultlib.div_stage2
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.square
Compiling module xil_defaultlib.combinational
Compiling module xil_defaultlib.ecc
Compiling module xil_defaultlib.top_ecc
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
