$date
	Tue Apr 22 13:45:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module FPCVT_tb $end
$var wire 1 ! S $end
$var wire 4 " F [3:0] $end
$var wire 3 # E [2:0] $end
$var reg 12 $ D [11:0] $end
$scope module uut $end
$var wire 12 % D [11:0] $end
$var reg 3 & E [2:0] $end
$var reg 4 ' F [3:0] $end
$var reg 1 ! S $end
$var reg 12 ( magnitude [11:0] $end
$scope function count_leading_zeroes_set_E $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
bx '
b0 &
b0 %
b0 $
b0 #
bx "
0!
$end
#10000
b111 #
b111 &
b11111111111 (
b11111111111 $
b11111111111 %
#20000
b1111 "
b1111 '
1!
b100000000000 $
b100000000000 %
#30000
b100000000001 $
b100000000001 %
#40000
b0 #
b0 &
b1 (
b111111111111 $
b111111111111 %
#50000
