Warning (10268): Verilog HDL information at traffic_light_controller.sv(582): always construct contains both blocking and non-blocking assignments File: /home/shm392/engr-ece/CME341/Lab_exam_2_2022/traffic_light/traffic_light_controller.sv Line: 582
Warning (10268): Verilog HDL information at traffic_light_controller.sv(595): always construct contains both blocking and non-blocking assignments File: /home/shm392/engr-ece/CME341/Lab_exam_2_2022/traffic_light/traffic_light_controller.sv Line: 595
Warning (10268): Verilog HDL information at traffic_light_controller.sv(608): always construct contains both blocking and non-blocking assignments File: /home/shm392/engr-ece/CME341/Lab_exam_2_2022/traffic_light/traffic_light_controller.sv Line: 608
Warning (10268): Verilog HDL information at traffic_light_controller.sv(621): always construct contains both blocking and non-blocking assignments File: /home/shm392/engr-ece/CME341/Lab_exam_2_2022/traffic_light/traffic_light_controller.sv Line: 621
