{"Source Block": ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@384:394@HdlStmAssign", "\n  assign up_status_extn_s = 9'hff;\n  assign rx_rst_done_extn_s = {up_status_extn_s[8:PCORE_NUM_OF_LANES], rx_rst_done_s};\n  assign rx_pll_locked_extn_s = {up_status_extn_s[8:PCORE_NUM_OF_LANES], rx_pll_locked_s};\n  assign tx_rst_done_extn_s = {up_status_extn_s[8:PCORE_NUM_OF_LANES], tx_rst_done_s};\n  assign tx_pll_locked_extn_s = {up_status_extn_s[8:PCORE_NUM_OF_LANES], tx_pll_locked_s};\n\n  assign up_drp_rdata_s =   up_drp_rdata_gt_s[15] | up_drp_rdata_gt_s[14] |\n                            up_drp_rdata_gt_s[13] | up_drp_rdata_gt_s[12] |\n                            up_drp_rdata_gt_s[11] | up_drp_rdata_gt_s[10] |\n                            up_drp_rdata_gt_s[ 9] | up_drp_rdata_gt_s[ 8] |\n"], "Clone Blocks": [["hdl/library/axi_jesd_gt/axi_jesd_gt.v@382:392", "\n  // drp is simply over-defined to avoid errors with singluar entries\n\n  assign up_status_extn_s = 9'hff;\n  assign rx_rst_done_extn_s = {up_status_extn_s[8:PCORE_NUM_OF_LANES], rx_rst_done_s};\n  assign rx_pll_locked_extn_s = {up_status_extn_s[8:PCORE_NUM_OF_LANES], rx_pll_locked_s};\n  assign tx_rst_done_extn_s = {up_status_extn_s[8:PCORE_NUM_OF_LANES], tx_rst_done_s};\n  assign tx_pll_locked_extn_s = {up_status_extn_s[8:PCORE_NUM_OF_LANES], tx_pll_locked_s};\n\n  assign up_drp_rdata_s =   up_drp_rdata_gt_s[15] | up_drp_rdata_gt_s[14] |\n                            up_drp_rdata_gt_s[13] | up_drp_rdata_gt_s[12] |\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@381:391", "  assign up_clk = axi_aclk;\n\n  // drp is simply over-defined to avoid errors with singluar entries\n\n  assign up_status_extn_s = 9'hff;\n  assign rx_rst_done_extn_s = {up_status_extn_s[8:PCORE_NUM_OF_LANES], rx_rst_done_s};\n  assign rx_pll_locked_extn_s = {up_status_extn_s[8:PCORE_NUM_OF_LANES], rx_pll_locked_s};\n  assign tx_rst_done_extn_s = {up_status_extn_s[8:PCORE_NUM_OF_LANES], tx_rst_done_s};\n  assign tx_pll_locked_extn_s = {up_status_extn_s[8:PCORE_NUM_OF_LANES], tx_pll_locked_s};\n\n  assign up_drp_rdata_s =   up_drp_rdata_gt_s[15] | up_drp_rdata_gt_s[14] |\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@383:393", "  // drp is simply over-defined to avoid errors with singluar entries\n\n  assign up_status_extn_s = 9'hff;\n  assign rx_rst_done_extn_s = {up_status_extn_s[8:PCORE_NUM_OF_LANES], rx_rst_done_s};\n  assign rx_pll_locked_extn_s = {up_status_extn_s[8:PCORE_NUM_OF_LANES], rx_pll_locked_s};\n  assign tx_rst_done_extn_s = {up_status_extn_s[8:PCORE_NUM_OF_LANES], tx_rst_done_s};\n  assign tx_pll_locked_extn_s = {up_status_extn_s[8:PCORE_NUM_OF_LANES], tx_pll_locked_s};\n\n  assign up_drp_rdata_s =   up_drp_rdata_gt_s[15] | up_drp_rdata_gt_s[14] |\n                            up_drp_rdata_gt_s[13] | up_drp_rdata_gt_s[12] |\n                            up_drp_rdata_gt_s[11] | up_drp_rdata_gt_s[10] |\n"]], "Diff Content": {"Delete": [[389, "  assign tx_pll_locked_extn_s = {up_status_extn_s[8:PCORE_NUM_OF_LANES], tx_pll_locked_s};\n"]], "Add": []}}