;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 100, -300
	SUB -4, <-20
	SUB -4, <-20
	SUB @121, 106
	SUB @121, 106
	MOV -1, <-20
	SUB -4, <-20
	SUB @127, 106
	JMP -1, @-20
	SUB <-127, 100
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	SUB @124, 100
	SUB @0, @912
	SUB @121, 106
	SLT <-30, -9
	SLT <-30, -9
	JMP <-27, @0
	SPL 700, <332
	ADD <-30, -9
	SPL 700, <332
	MOV -1, <-20
	SLT #72, @200
	MOV -1, <-20
	SUB 0, -0
	SUB -100, -600
	SUB -100, -600
	SUB @121, 106
	SUB 100, <-380
	CMP -4, <-20
	ADD <-30, -9
	SUB @12, @10
	MOV 10, 260
	ADD <-30, -9
	SUB 100, -300
	CMP @0, @2
	SLT <-30, -9
	DJN -1, @-20
	ADD <-30, -9
	SLT <-30, -9
	DJN -1, @-20
	SUB 100, 200
	JMP @72, #220
	JMP @72, #220
	JMP @72, #220
