Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,31
design__inferred_latch__count,0
design__instance__count,8095
design__instance__area,59091.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,15
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00048034332576207817
power__switching__total,0.00017065359861589968
power__leakage__total,6.12734751825883e-08
power__total,0.0006510582170449197
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.508346
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.508346
timing__hold__ws__corner:nom_tt_025C_1v80,0.312502
timing__setup__ws__corner:nom_tt_025C_1v80,1.33196
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.312502
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,1.33196
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,39
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,15
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.931736
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.931736
timing__hold__ws__corner:nom_ss_100C_1v60,0.856652
timing__setup__ws__corner:nom_ss_100C_1v60,-17.380774
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-922.972412
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,-17.380774
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.856652
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,71
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-17.380774
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,71
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,15
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.341943
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.341943
timing__hold__ws__corner:nom_ff_n40C_1v95,0.111162
timing__setup__ws__corner:nom_ff_n40C_1v95,8.869374
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.111162
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,8.869374
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,56
design__max_fanout_violation__count,15
design__max_cap_violation__count,0
clock__skew__worst_hold,0.950314
clock__skew__worst_setup,0.334061
timing__hold__ws,0.10908
timing__setup__ws,-17.9405
timing__hold__tns,0.0
timing__setup__tns,-957.394531
timing__hold__wns,0.0
timing__setup__wns,-17.9405
timing__hold_vio__count,0
timing__hold_r2r__ws,0.10908
timing__hold_r2r_vio__count,0
timing__setup_vio__count,213
timing__setup_r2r__ws,-17.9405
timing__setup_r2r_vio__count,213
design__die__bbox,0.0 0.0 334.88 225.76
design__core__bbox,2.76 2.72 332.12 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,75602.5
design__core__area,72564.6
design__instance__count__stdcell,8095
design__instance__area__stdcell,59091.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.814332
design__instance__utilization__stdcell,0.814332
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,140974
design__violations,0
design__instance__count__setup_buffer,33
design__instance__count__hold_buffer,67
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,7077
route__net__special,2
route__drc_errors__iter:1,4558
route__wirelength__iter:1,157333
route__drc_errors__iter:2,2856
route__wirelength__iter:2,155570
route__drc_errors__iter:3,2569
route__wirelength__iter:3,155164
route__drc_errors__iter:4,586
route__wirelength__iter:4,154795
route__drc_errors__iter:5,68
route__wirelength__iter:5,154728
route__drc_errors__iter:6,12
route__wirelength__iter:6,154751
route__drc_errors__iter:7,0
route__wirelength__iter:7,154761
route__drc_errors,0
route__wirelength,154761
route__vias,48833
route__vias__singlecut,48833
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,489.47
timing__unannotated_net__count__corner:nom_tt_025C_1v80,33
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,33
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,33
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,15
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.498071
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.498071
timing__hold__ws__corner:min_tt_025C_1v80,0.309594
timing__setup__ws__corner:min_tt_025C_1v80,1.672936
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.309594
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,1.672936
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,33
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,32
design__max_fanout_violation__count__corner:min_ss_100C_1v60,15
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.915195
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.915195
timing__hold__ws__corner:min_ss_100C_1v60,0.851625
timing__setup__ws__corner:min_ss_100C_1v60,-16.771523
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-884.920715
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,-16.771523
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.851625
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,71
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-16.771523
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,71
timing__unannotated_net__count__corner:min_ss_100C_1v60,33
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,15
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.334061
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.334061
timing__hold__ws__corner:min_ff_n40C_1v95,0.10908
timing__setup__ws__corner:min_ff_n40C_1v95,9.089765
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.10908
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,9.089765
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,33
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,15
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.521323
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.521323
timing__hold__ws__corner:max_tt_025C_1v80,0.316233
timing__setup__ws__corner:max_tt_025C_1v80,1.016034
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.316233
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,1.016034
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,33
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,56
design__max_fanout_violation__count__corner:max_ss_100C_1v60,15
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.950314
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.950314
timing__hold__ws__corner:max_ss_100C_1v60,0.862924
timing__setup__ws__corner:max_ss_100C_1v60,-17.9405
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-957.394531
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,-17.9405
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.862924
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,71
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-17.9405
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,71
timing__unannotated_net__count__corner:max_ss_100C_1v60,33
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,15
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.352676
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.352676
timing__hold__ws__corner:max_ff_n40C_1v95,0.113791
timing__setup__ws__corner:max_ff_n40C_1v95,8.651477
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.113791
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,8.651477
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,33
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,33
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79995
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000500622
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000759849
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000026557
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000759849
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000002470000000000000068222337501477881005484960041940212249755859375
ir__drop__worst,0.00005009999999999999805051775769726418729987926781177520751953125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
