v 20110115 2
C 40000 40000 0 0 0 title-B.sym
C 47900 46900 1 270 0 nmos-3.sym
{
T 48400 46300 5 10 0 0 270 0 1
device=NMOS_TRANSISTOR
}
C 47900 45600 1 270 1 nmos-3.sym
{
T 48400 46200 5 10 0 0 90 2 1
device=NMOS_TRANSISTOR
}
N 47900 46400 46600 46400 4
N 47900 46100 46600 46100 4
T 46200 46400 9 10 1 0 0 0 1
IN1
T 46200 46100 9 10 1 0 0 0 1
IN2
N 48700 46100 48700 46400 4
N 48700 46200 49500 46200 4
T 49600 46100 9 10 1 0 0 0 1
OUT
N 48100 47200 48100 46900 4
N 47700 45400 48100 45400 4
N 47700 45400 47700 47200 4
N 48100 45600 48100 45400 4
T 47300 47400 9 10 1 0 0 0 1
RSEL1
T 48000 47400 9 10 1 0 0 0 1
RSEL2
