-- -------------------------------------------------------------
-- 
-- File Name: C:\ultrazohm_sw\ip_cores\parallel_8_delay_compensation\hdlsrc\parallel_8_delay_compensation\parallel_8_sim_delay_compensation_src_MATLAB_Function.vhd
-- Created: 2022-11-23 13:00:21
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: parallel_8_sim_delay_compensation_src_MATLAB_Function
-- Source Path: parallel_8_delay_compensation/Delay_compensation/MATLAB Function
-- Hierarchy Level: 1
-- 
-- Delay compensation with a modell of a 6-Phase PMSM
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.parallel_8_sim_delay_compensation_src_Delay_compensation_pkg.ALL;

ENTITY parallel_8_sim_delay_compensation_src_MATLAB_Function IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb                               :   IN    std_logic;
        SampleTime_div_Ld                 :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        SampleTime_div_Lq                 :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        SampleTime_div_Lx                 :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        SampleTime_div_Ly                 :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        last_applied_optimal_voltage_d    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        last_applied_optimal_voltage_q    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        last_applied_optimal_voltage_x    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        last_applied_optimal_voltage_y    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        id_measured                       :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        iq_measured                       :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        ix_measured                       :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        iy_measured                       :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        psiPM                             :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        Lq                                :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        Ld                                :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        Rs                                :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        omega_el                          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        id_k_1                            :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        iq_k_1                            :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        ix_k_1                            :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        iy_k_1                            :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
        );
END parallel_8_sim_delay_compensation_src_MATLAB_Function;


ARCHITECTURE rtl OF parallel_8_sim_delay_compensation_src_MATLAB_Function IS

  -- Component Declarations
  COMPONENT parallel_8_sim_delay_compensation_src_nfp_mul_single
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          nfp_in1                         :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          nfp_in2                         :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          nfp_out                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  COMPONENT parallel_8_sim_delay_compensation_src_nfp_sub_single
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          nfp_in1                         :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          nfp_in2                         :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          nfp_out                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  COMPONENT parallel_8_sim_delay_compensation_src_nfp_add_single
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          nfp_in1                         :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          nfp_in2                         :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          nfp_out                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : parallel_8_sim_delay_compensation_src_nfp_mul_single
    USE ENTITY work.parallel_8_sim_delay_compensation_src_nfp_mul_single(rtl);

  FOR ALL : parallel_8_sim_delay_compensation_src_nfp_sub_single
    USE ENTITY work.parallel_8_sim_delay_compensation_src_nfp_sub_single(rtl);

  FOR ALL : parallel_8_sim_delay_compensation_src_nfp_add_single
    USE ENTITY work.parallel_8_sim_delay_compensation_src_nfp_add_single(rtl);

  -- Signals
  SIGNAL delayMatch2_reg                  : vector_of_std_logic_vector32(0 TO 17);  -- ufix32 [18]
  SIGNAL delayMatch2_reg_next             : vector_of_std_logic_vector32(0 TO 17);  -- ufix32 [18]
  SIGNAL SampleTime_div_Ld_1              : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL delayMatch_reg                   : vector_of_std_logic_vector32(0 TO 5);  -- ufix32 [6]
  SIGNAL delayMatch_reg_next              : vector_of_std_logic_vector32(0 TO 5);  -- ufix32 [6]
  SIGNAL last_applied_optimal_voltage_d_1 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL out0                             : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL out0_1                           : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL out0_2                           : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL reduced_reg                      : vector_of_std_logic_vector32(0 TO 5);  -- ufix32 [6]
  SIGNAL reduced_reg_next                 : vector_of_std_logic_vector32(0 TO 5);  -- ufix32 [6]
  SIGNAL iq_measured_1                    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL out0_3                           : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL out0_4                           : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL out0_5                           : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL delayMatch3_reg                  : vector_of_std_logic_vector32(0 TO 23);  -- ufix32 [24]
  SIGNAL delayMatch3_reg_next             : vector_of_std_logic_vector32(0 TO 23);  -- ufix32 [24]
  SIGNAL id_measured_1                    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL delayMatch8_reg                  : vector_of_std_logic_vector32(0 TO 23);  -- ufix32 [24]
  SIGNAL delayMatch8_reg_next             : vector_of_std_logic_vector32(0 TO 23);  -- ufix32 [24]
  SIGNAL SampleTime_div_Lq_1              : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL delayMatch5_reg                  : vector_of_std_logic_vector32(0 TO 5);  -- ufix32 [6]
  SIGNAL delayMatch5_reg_next             : vector_of_std_logic_vector32(0 TO 5);  -- ufix32 [6]
  SIGNAL last_applied_optimal_voltage_q_1 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL out0_6                           : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL out0_7                           : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL delayMatch7_reg                  : vector_of_std_logic_vector32(0 TO 5);  -- ufix32 [6]
  SIGNAL delayMatch7_reg_next             : vector_of_std_logic_vector32(0 TO 5);  -- ufix32 [6]
  SIGNAL out0_8                           : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL delayMatch6_reg                  : vector_of_std_logic_vector32(0 TO 11);  -- ufix32 [12]
  SIGNAL delayMatch6_reg_next             : vector_of_std_logic_vector32(0 TO 11);  -- ufix32 [12]
  SIGNAL omega_el_1                       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL delayMatch4_reg                  : vector_of_std_logic_vector32(0 TO 5);  -- ufix32 [6]
  SIGNAL delayMatch4_reg_next             : vector_of_std_logic_vector32(0 TO 5);  -- ufix32 [6]
  SIGNAL psiPM_1                          : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL out0_9                           : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL out0_10                          : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL out0_11                          : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL out0_12                          : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL out0_13                          : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL reduced_reg_1                    : vector_of_std_logic_vector32(0 TO 23);  -- ufix32 [24]
  SIGNAL reduced_reg_next_1               : vector_of_std_logic_vector32(0 TO 23);  -- ufix32 [24]
  SIGNAL iq_measured_2                    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL delayMatch11_reg                 : vector_of_std_logic_vector32(0 TO 11);  -- ufix32 [12]
  SIGNAL delayMatch11_reg_next            : vector_of_std_logic_vector32(0 TO 11);  -- ufix32 [12]
  SIGNAL SampleTime_div_Lx_1              : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL delayMatch10_reg                 : vector_of_std_logic_vector32(0 TO 5);  -- ufix32 [6]
  SIGNAL delayMatch10_reg_next            : vector_of_std_logic_vector32(0 TO 5);  -- ufix32 [6]
  SIGNAL last_applied_optimal_voltage_x_1 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL out0_14                          : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL out0_15                          : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL out0_16                          : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL delayMatch12_reg                 : vector_of_std_logic_vector32(0 TO 17);  -- ufix32 [18]
  SIGNAL delayMatch12_reg_next            : vector_of_std_logic_vector32(0 TO 17);  -- ufix32 [18]
  SIGNAL ix_measured_1                    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL delayMatch14_reg                 : vector_of_std_logic_vector32(0 TO 11);  -- ufix32 [12]
  SIGNAL delayMatch14_reg_next            : vector_of_std_logic_vector32(0 TO 11);  -- ufix32 [12]
  SIGNAL SampleTime_div_Ly_1              : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL delayMatch13_reg                 : vector_of_std_logic_vector32(0 TO 5);  -- ufix32 [6]
  SIGNAL delayMatch13_reg_next            : vector_of_std_logic_vector32(0 TO 5);  -- ufix32 [6]
  SIGNAL last_applied_optimal_voltage_y_1 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL out0_17                          : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL out0_18                          : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL out0_19                          : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL delayMatch15_reg                 : vector_of_std_logic_vector32(0 TO 17);  -- ufix32 [18]
  SIGNAL delayMatch15_reg_next            : vector_of_std_logic_vector32(0 TO 17);  -- ufix32 [18]
  SIGNAL iy_measured_1                    : std_logic_vector(31 DOWNTO 0);  -- ufix32

BEGIN
  u_nfp_mul_comp : parallel_8_sim_delay_compensation_src_nfp_mul_single
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => id_measured,  -- single
              nfp_in2 => Rs,  -- single
              nfp_out => out0  -- single
              );

  u_nfp_sub_comp : parallel_8_sim_delay_compensation_src_nfp_sub_single
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => last_applied_optimal_voltage_d_1,  -- single
              nfp_in2 => out0,  -- single
              nfp_out => out0_1  -- single
              );

  u_nfp_mul_comp_1 : parallel_8_sim_delay_compensation_src_nfp_mul_single
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => omega_el,  -- single
              nfp_in2 => Lq,  -- single
              nfp_out => out0_2  -- single
              );

  u_nfp_mul_comp_2 : parallel_8_sim_delay_compensation_src_nfp_mul_single
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => out0_2,  -- single
              nfp_in2 => iq_measured_1,  -- single
              nfp_out => out0_3  -- single
              );

  u_nfp_add_comp : parallel_8_sim_delay_compensation_src_nfp_add_single
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => out0_1,  -- single
              nfp_in2 => out0_3,  -- single
              nfp_out => out0_4  -- single
              );

  u_nfp_mul_comp_3 : parallel_8_sim_delay_compensation_src_nfp_mul_single
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => SampleTime_div_Ld_1,  -- single
              nfp_in2 => out0_4,  -- single
              nfp_out => out0_5  -- single
              );

  u_nfp_add_comp_1 : parallel_8_sim_delay_compensation_src_nfp_add_single
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => out0_5,  -- single
              nfp_in2 => id_measured_1,  -- single
              nfp_out => id_k_1  -- single
              );

  u_nfp_mul_comp_4 : parallel_8_sim_delay_compensation_src_nfp_mul_single
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => iq_measured,  -- single
              nfp_in2 => Rs,  -- single
              nfp_out => out0_6  -- single
              );

  u_nfp_sub_comp_1 : parallel_8_sim_delay_compensation_src_nfp_sub_single
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => last_applied_optimal_voltage_q_1,  -- single
              nfp_in2 => out0_6,  -- single
              nfp_out => out0_7  -- single
              );

  u_nfp_mul_comp_5 : parallel_8_sim_delay_compensation_src_nfp_mul_single
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => id_measured,  -- single
              nfp_in2 => Ld,  -- single
              nfp_out => out0_9  -- single
              );

  u_nfp_add_comp_2 : parallel_8_sim_delay_compensation_src_nfp_add_single
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => psiPM_1,  -- single
              nfp_in2 => out0_9,  -- single
              nfp_out => out0_10  -- single
              );

  u_nfp_mul_comp_6 : parallel_8_sim_delay_compensation_src_nfp_mul_single
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => omega_el_1,  -- single
              nfp_in2 => out0_10,  -- single
              nfp_out => out0_11  -- single
              );

  u_nfp_sub_comp_2 : parallel_8_sim_delay_compensation_src_nfp_sub_single
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => out0_8,  -- single
              nfp_in2 => out0_11,  -- single
              nfp_out => out0_12  -- single
              );

  u_nfp_mul_comp_7 : parallel_8_sim_delay_compensation_src_nfp_mul_single
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => SampleTime_div_Lq_1,  -- single
              nfp_in2 => out0_12,  -- single
              nfp_out => out0_13  -- single
              );

  u_nfp_add_comp_3 : parallel_8_sim_delay_compensation_src_nfp_add_single
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => out0_13,  -- single
              nfp_in2 => iq_measured_2,  -- single
              nfp_out => iq_k_1  -- single
              );

  u_nfp_mul_comp_8 : parallel_8_sim_delay_compensation_src_nfp_mul_single
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => ix_measured,  -- single
              nfp_in2 => Rs,  -- single
              nfp_out => out0_14  -- single
              );

  u_nfp_sub_comp_3 : parallel_8_sim_delay_compensation_src_nfp_sub_single
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => last_applied_optimal_voltage_x_1,  -- single
              nfp_in2 => out0_14,  -- single
              nfp_out => out0_15  -- single
              );

  u_nfp_mul_comp_9 : parallel_8_sim_delay_compensation_src_nfp_mul_single
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => SampleTime_div_Lx_1,  -- single
              nfp_in2 => out0_15,  -- single
              nfp_out => out0_16  -- single
              );

  u_nfp_add_comp_4 : parallel_8_sim_delay_compensation_src_nfp_add_single
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => out0_16,  -- single
              nfp_in2 => ix_measured_1,  -- single
              nfp_out => ix_k_1  -- single
              );

  u_nfp_mul_comp_10 : parallel_8_sim_delay_compensation_src_nfp_mul_single
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => iy_measured,  -- single
              nfp_in2 => Rs,  -- single
              nfp_out => out0_17  -- single
              );

  u_nfp_sub_comp_4 : parallel_8_sim_delay_compensation_src_nfp_sub_single
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => last_applied_optimal_voltage_y_1,  -- single
              nfp_in2 => out0_17,  -- single
              nfp_out => out0_18  -- single
              );

  u_nfp_mul_comp_11 : parallel_8_sim_delay_compensation_src_nfp_mul_single
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => SampleTime_div_Ly_1,  -- single
              nfp_in2 => out0_18,  -- single
              nfp_out => out0_19  -- single
              );

  u_nfp_add_comp_5 : parallel_8_sim_delay_compensation_src_nfp_add_single
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              nfp_in1 => out0_19,  -- single
              nfp_in2 => iy_measured_1,  -- single
              nfp_out => iy_k_1  -- single
              );

  delayMatch2_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        delayMatch2_reg(0) <= X"00000000";
        delayMatch2_reg(1) <= X"00000000";
        delayMatch2_reg(2) <= X"00000000";
        delayMatch2_reg(3) <= X"00000000";
        delayMatch2_reg(4) <= X"00000000";
        delayMatch2_reg(5) <= X"00000000";
        delayMatch2_reg(6) <= X"00000000";
        delayMatch2_reg(7) <= X"00000000";
        delayMatch2_reg(8) <= X"00000000";
        delayMatch2_reg(9) <= X"00000000";
        delayMatch2_reg(10) <= X"00000000";
        delayMatch2_reg(11) <= X"00000000";
        delayMatch2_reg(12) <= X"00000000";
        delayMatch2_reg(13) <= X"00000000";
        delayMatch2_reg(14) <= X"00000000";
        delayMatch2_reg(15) <= X"00000000";
        delayMatch2_reg(16) <= X"00000000";
        delayMatch2_reg(17) <= X"00000000";
      ELSIF enb = '1' THEN
        delayMatch2_reg(0) <= delayMatch2_reg_next(0);
        delayMatch2_reg(1) <= delayMatch2_reg_next(1);
        delayMatch2_reg(2) <= delayMatch2_reg_next(2);
        delayMatch2_reg(3) <= delayMatch2_reg_next(3);
        delayMatch2_reg(4) <= delayMatch2_reg_next(4);
        delayMatch2_reg(5) <= delayMatch2_reg_next(5);
        delayMatch2_reg(6) <= delayMatch2_reg_next(6);
        delayMatch2_reg(7) <= delayMatch2_reg_next(7);
        delayMatch2_reg(8) <= delayMatch2_reg_next(8);
        delayMatch2_reg(9) <= delayMatch2_reg_next(9);
        delayMatch2_reg(10) <= delayMatch2_reg_next(10);
        delayMatch2_reg(11) <= delayMatch2_reg_next(11);
        delayMatch2_reg(12) <= delayMatch2_reg_next(12);
        delayMatch2_reg(13) <= delayMatch2_reg_next(13);
        delayMatch2_reg(14) <= delayMatch2_reg_next(14);
        delayMatch2_reg(15) <= delayMatch2_reg_next(15);
        delayMatch2_reg(16) <= delayMatch2_reg_next(16);
        delayMatch2_reg(17) <= delayMatch2_reg_next(17);
      END IF;
    END IF;
  END PROCESS delayMatch2_process;

  SampleTime_div_Ld_1 <= delayMatch2_reg(17);
  delayMatch2_reg_next(0) <= SampleTime_div_Ld;
  delayMatch2_reg_next(1) <= delayMatch2_reg(0);
  delayMatch2_reg_next(2) <= delayMatch2_reg(1);
  delayMatch2_reg_next(3) <= delayMatch2_reg(2);
  delayMatch2_reg_next(4) <= delayMatch2_reg(3);
  delayMatch2_reg_next(5) <= delayMatch2_reg(4);
  delayMatch2_reg_next(6) <= delayMatch2_reg(5);
  delayMatch2_reg_next(7) <= delayMatch2_reg(6);
  delayMatch2_reg_next(8) <= delayMatch2_reg(7);
  delayMatch2_reg_next(9) <= delayMatch2_reg(8);
  delayMatch2_reg_next(10) <= delayMatch2_reg(9);
  delayMatch2_reg_next(11) <= delayMatch2_reg(10);
  delayMatch2_reg_next(12) <= delayMatch2_reg(11);
  delayMatch2_reg_next(13) <= delayMatch2_reg(12);
  delayMatch2_reg_next(14) <= delayMatch2_reg(13);
  delayMatch2_reg_next(15) <= delayMatch2_reg(14);
  delayMatch2_reg_next(16) <= delayMatch2_reg(15);
  delayMatch2_reg_next(17) <= delayMatch2_reg(16);

  delayMatch_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        delayMatch_reg(0) <= X"00000000";
        delayMatch_reg(1) <= X"00000000";
        delayMatch_reg(2) <= X"00000000";
        delayMatch_reg(3) <= X"00000000";
        delayMatch_reg(4) <= X"00000000";
        delayMatch_reg(5) <= X"00000000";
      ELSIF enb = '1' THEN
        delayMatch_reg(0) <= delayMatch_reg_next(0);
        delayMatch_reg(1) <= delayMatch_reg_next(1);
        delayMatch_reg(2) <= delayMatch_reg_next(2);
        delayMatch_reg(3) <= delayMatch_reg_next(3);
        delayMatch_reg(4) <= delayMatch_reg_next(4);
        delayMatch_reg(5) <= delayMatch_reg_next(5);
      END IF;
    END IF;
  END PROCESS delayMatch_process;

  last_applied_optimal_voltage_d_1 <= delayMatch_reg(5);
  delayMatch_reg_next(0) <= last_applied_optimal_voltage_d;
  delayMatch_reg_next(1) <= delayMatch_reg(0);
  delayMatch_reg_next(2) <= delayMatch_reg(1);
  delayMatch_reg_next(3) <= delayMatch_reg(2);
  delayMatch_reg_next(4) <= delayMatch_reg(3);
  delayMatch_reg_next(5) <= delayMatch_reg(4);

  reduced_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        reduced_reg(0) <= X"00000000";
        reduced_reg(1) <= X"00000000";
        reduced_reg(2) <= X"00000000";
        reduced_reg(3) <= X"00000000";
        reduced_reg(4) <= X"00000000";
        reduced_reg(5) <= X"00000000";
      ELSIF enb = '1' THEN
        reduced_reg(0) <= reduced_reg_next(0);
        reduced_reg(1) <= reduced_reg_next(1);
        reduced_reg(2) <= reduced_reg_next(2);
        reduced_reg(3) <= reduced_reg_next(3);
        reduced_reg(4) <= reduced_reg_next(4);
        reduced_reg(5) <= reduced_reg_next(5);
      END IF;
    END IF;
  END PROCESS reduced_process;

  iq_measured_1 <= reduced_reg(5);
  reduced_reg_next(0) <= iq_measured;
  reduced_reg_next(1) <= reduced_reg(0);
  reduced_reg_next(2) <= reduced_reg(1);
  reduced_reg_next(3) <= reduced_reg(2);
  reduced_reg_next(4) <= reduced_reg(3);
  reduced_reg_next(5) <= reduced_reg(4);

  delayMatch3_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        delayMatch3_reg(0) <= X"00000000";
        delayMatch3_reg(1) <= X"00000000";
        delayMatch3_reg(2) <= X"00000000";
        delayMatch3_reg(3) <= X"00000000";
        delayMatch3_reg(4) <= X"00000000";
        delayMatch3_reg(5) <= X"00000000";
        delayMatch3_reg(6) <= X"00000000";
        delayMatch3_reg(7) <= X"00000000";
        delayMatch3_reg(8) <= X"00000000";
        delayMatch3_reg(9) <= X"00000000";
        delayMatch3_reg(10) <= X"00000000";
        delayMatch3_reg(11) <= X"00000000";
        delayMatch3_reg(12) <= X"00000000";
        delayMatch3_reg(13) <= X"00000000";
        delayMatch3_reg(14) <= X"00000000";
        delayMatch3_reg(15) <= X"00000000";
        delayMatch3_reg(16) <= X"00000000";
        delayMatch3_reg(17) <= X"00000000";
        delayMatch3_reg(18) <= X"00000000";
        delayMatch3_reg(19) <= X"00000000";
        delayMatch3_reg(20) <= X"00000000";
        delayMatch3_reg(21) <= X"00000000";
        delayMatch3_reg(22) <= X"00000000";
        delayMatch3_reg(23) <= X"00000000";
      ELSIF enb = '1' THEN
        delayMatch3_reg(0) <= delayMatch3_reg_next(0);
        delayMatch3_reg(1) <= delayMatch3_reg_next(1);
        delayMatch3_reg(2) <= delayMatch3_reg_next(2);
        delayMatch3_reg(3) <= delayMatch3_reg_next(3);
        delayMatch3_reg(4) <= delayMatch3_reg_next(4);
        delayMatch3_reg(5) <= delayMatch3_reg_next(5);
        delayMatch3_reg(6) <= delayMatch3_reg_next(6);
        delayMatch3_reg(7) <= delayMatch3_reg_next(7);
        delayMatch3_reg(8) <= delayMatch3_reg_next(8);
        delayMatch3_reg(9) <= delayMatch3_reg_next(9);
        delayMatch3_reg(10) <= delayMatch3_reg_next(10);
        delayMatch3_reg(11) <= delayMatch3_reg_next(11);
        delayMatch3_reg(12) <= delayMatch3_reg_next(12);
        delayMatch3_reg(13) <= delayMatch3_reg_next(13);
        delayMatch3_reg(14) <= delayMatch3_reg_next(14);
        delayMatch3_reg(15) <= delayMatch3_reg_next(15);
        delayMatch3_reg(16) <= delayMatch3_reg_next(16);
        delayMatch3_reg(17) <= delayMatch3_reg_next(17);
        delayMatch3_reg(18) <= delayMatch3_reg_next(18);
        delayMatch3_reg(19) <= delayMatch3_reg_next(19);
        delayMatch3_reg(20) <= delayMatch3_reg_next(20);
        delayMatch3_reg(21) <= delayMatch3_reg_next(21);
        delayMatch3_reg(22) <= delayMatch3_reg_next(22);
        delayMatch3_reg(23) <= delayMatch3_reg_next(23);
      END IF;
    END IF;
  END PROCESS delayMatch3_process;

  id_measured_1 <= delayMatch3_reg(23);
  delayMatch3_reg_next(0) <= id_measured;
  delayMatch3_reg_next(1) <= delayMatch3_reg(0);
  delayMatch3_reg_next(2) <= delayMatch3_reg(1);
  delayMatch3_reg_next(3) <= delayMatch3_reg(2);
  delayMatch3_reg_next(4) <= delayMatch3_reg(3);
  delayMatch3_reg_next(5) <= delayMatch3_reg(4);
  delayMatch3_reg_next(6) <= delayMatch3_reg(5);
  delayMatch3_reg_next(7) <= delayMatch3_reg(6);
  delayMatch3_reg_next(8) <= delayMatch3_reg(7);
  delayMatch3_reg_next(9) <= delayMatch3_reg(8);
  delayMatch3_reg_next(10) <= delayMatch3_reg(9);
  delayMatch3_reg_next(11) <= delayMatch3_reg(10);
  delayMatch3_reg_next(12) <= delayMatch3_reg(11);
  delayMatch3_reg_next(13) <= delayMatch3_reg(12);
  delayMatch3_reg_next(14) <= delayMatch3_reg(13);
  delayMatch3_reg_next(15) <= delayMatch3_reg(14);
  delayMatch3_reg_next(16) <= delayMatch3_reg(15);
  delayMatch3_reg_next(17) <= delayMatch3_reg(16);
  delayMatch3_reg_next(18) <= delayMatch3_reg(17);
  delayMatch3_reg_next(19) <= delayMatch3_reg(18);
  delayMatch3_reg_next(20) <= delayMatch3_reg(19);
  delayMatch3_reg_next(21) <= delayMatch3_reg(20);
  delayMatch3_reg_next(22) <= delayMatch3_reg(21);
  delayMatch3_reg_next(23) <= delayMatch3_reg(22);

  delayMatch8_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        delayMatch8_reg(0) <= X"00000000";
        delayMatch8_reg(1) <= X"00000000";
        delayMatch8_reg(2) <= X"00000000";
        delayMatch8_reg(3) <= X"00000000";
        delayMatch8_reg(4) <= X"00000000";
        delayMatch8_reg(5) <= X"00000000";
        delayMatch8_reg(6) <= X"00000000";
        delayMatch8_reg(7) <= X"00000000";
        delayMatch8_reg(8) <= X"00000000";
        delayMatch8_reg(9) <= X"00000000";
        delayMatch8_reg(10) <= X"00000000";
        delayMatch8_reg(11) <= X"00000000";
        delayMatch8_reg(12) <= X"00000000";
        delayMatch8_reg(13) <= X"00000000";
        delayMatch8_reg(14) <= X"00000000";
        delayMatch8_reg(15) <= X"00000000";
        delayMatch8_reg(16) <= X"00000000";
        delayMatch8_reg(17) <= X"00000000";
        delayMatch8_reg(18) <= X"00000000";
        delayMatch8_reg(19) <= X"00000000";
        delayMatch8_reg(20) <= X"00000000";
        delayMatch8_reg(21) <= X"00000000";
        delayMatch8_reg(22) <= X"00000000";
        delayMatch8_reg(23) <= X"00000000";
      ELSIF enb = '1' THEN
        delayMatch8_reg(0) <= delayMatch8_reg_next(0);
        delayMatch8_reg(1) <= delayMatch8_reg_next(1);
        delayMatch8_reg(2) <= delayMatch8_reg_next(2);
        delayMatch8_reg(3) <= delayMatch8_reg_next(3);
        delayMatch8_reg(4) <= delayMatch8_reg_next(4);
        delayMatch8_reg(5) <= delayMatch8_reg_next(5);
        delayMatch8_reg(6) <= delayMatch8_reg_next(6);
        delayMatch8_reg(7) <= delayMatch8_reg_next(7);
        delayMatch8_reg(8) <= delayMatch8_reg_next(8);
        delayMatch8_reg(9) <= delayMatch8_reg_next(9);
        delayMatch8_reg(10) <= delayMatch8_reg_next(10);
        delayMatch8_reg(11) <= delayMatch8_reg_next(11);
        delayMatch8_reg(12) <= delayMatch8_reg_next(12);
        delayMatch8_reg(13) <= delayMatch8_reg_next(13);
        delayMatch8_reg(14) <= delayMatch8_reg_next(14);
        delayMatch8_reg(15) <= delayMatch8_reg_next(15);
        delayMatch8_reg(16) <= delayMatch8_reg_next(16);
        delayMatch8_reg(17) <= delayMatch8_reg_next(17);
        delayMatch8_reg(18) <= delayMatch8_reg_next(18);
        delayMatch8_reg(19) <= delayMatch8_reg_next(19);
        delayMatch8_reg(20) <= delayMatch8_reg_next(20);
        delayMatch8_reg(21) <= delayMatch8_reg_next(21);
        delayMatch8_reg(22) <= delayMatch8_reg_next(22);
        delayMatch8_reg(23) <= delayMatch8_reg_next(23);
      END IF;
    END IF;
  END PROCESS delayMatch8_process;

  SampleTime_div_Lq_1 <= delayMatch8_reg(23);
  delayMatch8_reg_next(0) <= SampleTime_div_Lq;
  delayMatch8_reg_next(1) <= delayMatch8_reg(0);
  delayMatch8_reg_next(2) <= delayMatch8_reg(1);
  delayMatch8_reg_next(3) <= delayMatch8_reg(2);
  delayMatch8_reg_next(4) <= delayMatch8_reg(3);
  delayMatch8_reg_next(5) <= delayMatch8_reg(4);
  delayMatch8_reg_next(6) <= delayMatch8_reg(5);
  delayMatch8_reg_next(7) <= delayMatch8_reg(6);
  delayMatch8_reg_next(8) <= delayMatch8_reg(7);
  delayMatch8_reg_next(9) <= delayMatch8_reg(8);
  delayMatch8_reg_next(10) <= delayMatch8_reg(9);
  delayMatch8_reg_next(11) <= delayMatch8_reg(10);
  delayMatch8_reg_next(12) <= delayMatch8_reg(11);
  delayMatch8_reg_next(13) <= delayMatch8_reg(12);
  delayMatch8_reg_next(14) <= delayMatch8_reg(13);
  delayMatch8_reg_next(15) <= delayMatch8_reg(14);
  delayMatch8_reg_next(16) <= delayMatch8_reg(15);
  delayMatch8_reg_next(17) <= delayMatch8_reg(16);
  delayMatch8_reg_next(18) <= delayMatch8_reg(17);
  delayMatch8_reg_next(19) <= delayMatch8_reg(18);
  delayMatch8_reg_next(20) <= delayMatch8_reg(19);
  delayMatch8_reg_next(21) <= delayMatch8_reg(20);
  delayMatch8_reg_next(22) <= delayMatch8_reg(21);
  delayMatch8_reg_next(23) <= delayMatch8_reg(22);

  delayMatch5_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        delayMatch5_reg(0) <= X"00000000";
        delayMatch5_reg(1) <= X"00000000";
        delayMatch5_reg(2) <= X"00000000";
        delayMatch5_reg(3) <= X"00000000";
        delayMatch5_reg(4) <= X"00000000";
        delayMatch5_reg(5) <= X"00000000";
      ELSIF enb = '1' THEN
        delayMatch5_reg(0) <= delayMatch5_reg_next(0);
        delayMatch5_reg(1) <= delayMatch5_reg_next(1);
        delayMatch5_reg(2) <= delayMatch5_reg_next(2);
        delayMatch5_reg(3) <= delayMatch5_reg_next(3);
        delayMatch5_reg(4) <= delayMatch5_reg_next(4);
        delayMatch5_reg(5) <= delayMatch5_reg_next(5);
      END IF;
    END IF;
  END PROCESS delayMatch5_process;

  last_applied_optimal_voltage_q_1 <= delayMatch5_reg(5);
  delayMatch5_reg_next(0) <= last_applied_optimal_voltage_q;
  delayMatch5_reg_next(1) <= delayMatch5_reg(0);
  delayMatch5_reg_next(2) <= delayMatch5_reg(1);
  delayMatch5_reg_next(3) <= delayMatch5_reg(2);
  delayMatch5_reg_next(4) <= delayMatch5_reg(3);
  delayMatch5_reg_next(5) <= delayMatch5_reg(4);

  delayMatch7_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        delayMatch7_reg(0) <= X"00000000";
        delayMatch7_reg(1) <= X"00000000";
        delayMatch7_reg(2) <= X"00000000";
        delayMatch7_reg(3) <= X"00000000";
        delayMatch7_reg(4) <= X"00000000";
        delayMatch7_reg(5) <= X"00000000";
      ELSIF enb = '1' THEN
        delayMatch7_reg(0) <= delayMatch7_reg_next(0);
        delayMatch7_reg(1) <= delayMatch7_reg_next(1);
        delayMatch7_reg(2) <= delayMatch7_reg_next(2);
        delayMatch7_reg(3) <= delayMatch7_reg_next(3);
        delayMatch7_reg(4) <= delayMatch7_reg_next(4);
        delayMatch7_reg(5) <= delayMatch7_reg_next(5);
      END IF;
    END IF;
  END PROCESS delayMatch7_process;

  out0_8 <= delayMatch7_reg(5);
  delayMatch7_reg_next(0) <= out0_7;
  delayMatch7_reg_next(1) <= delayMatch7_reg(0);
  delayMatch7_reg_next(2) <= delayMatch7_reg(1);
  delayMatch7_reg_next(3) <= delayMatch7_reg(2);
  delayMatch7_reg_next(4) <= delayMatch7_reg(3);
  delayMatch7_reg_next(5) <= delayMatch7_reg(4);

  delayMatch6_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        delayMatch6_reg(0) <= X"00000000";
        delayMatch6_reg(1) <= X"00000000";
        delayMatch6_reg(2) <= X"00000000";
        delayMatch6_reg(3) <= X"00000000";
        delayMatch6_reg(4) <= X"00000000";
        delayMatch6_reg(5) <= X"00000000";
        delayMatch6_reg(6) <= X"00000000";
        delayMatch6_reg(7) <= X"00000000";
        delayMatch6_reg(8) <= X"00000000";
        delayMatch6_reg(9) <= X"00000000";
        delayMatch6_reg(10) <= X"00000000";
        delayMatch6_reg(11) <= X"00000000";
      ELSIF enb = '1' THEN
        delayMatch6_reg(0) <= delayMatch6_reg_next(0);
        delayMatch6_reg(1) <= delayMatch6_reg_next(1);
        delayMatch6_reg(2) <= delayMatch6_reg_next(2);
        delayMatch6_reg(3) <= delayMatch6_reg_next(3);
        delayMatch6_reg(4) <= delayMatch6_reg_next(4);
        delayMatch6_reg(5) <= delayMatch6_reg_next(5);
        delayMatch6_reg(6) <= delayMatch6_reg_next(6);
        delayMatch6_reg(7) <= delayMatch6_reg_next(7);
        delayMatch6_reg(8) <= delayMatch6_reg_next(8);
        delayMatch6_reg(9) <= delayMatch6_reg_next(9);
        delayMatch6_reg(10) <= delayMatch6_reg_next(10);
        delayMatch6_reg(11) <= delayMatch6_reg_next(11);
      END IF;
    END IF;
  END PROCESS delayMatch6_process;

  omega_el_1 <= delayMatch6_reg(11);
  delayMatch6_reg_next(0) <= omega_el;
  delayMatch6_reg_next(1) <= delayMatch6_reg(0);
  delayMatch6_reg_next(2) <= delayMatch6_reg(1);
  delayMatch6_reg_next(3) <= delayMatch6_reg(2);
  delayMatch6_reg_next(4) <= delayMatch6_reg(3);
  delayMatch6_reg_next(5) <= delayMatch6_reg(4);
  delayMatch6_reg_next(6) <= delayMatch6_reg(5);
  delayMatch6_reg_next(7) <= delayMatch6_reg(6);
  delayMatch6_reg_next(8) <= delayMatch6_reg(7);
  delayMatch6_reg_next(9) <= delayMatch6_reg(8);
  delayMatch6_reg_next(10) <= delayMatch6_reg(9);
  delayMatch6_reg_next(11) <= delayMatch6_reg(10);

  delayMatch4_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        delayMatch4_reg(0) <= X"00000000";
        delayMatch4_reg(1) <= X"00000000";
        delayMatch4_reg(2) <= X"00000000";
        delayMatch4_reg(3) <= X"00000000";
        delayMatch4_reg(4) <= X"00000000";
        delayMatch4_reg(5) <= X"00000000";
      ELSIF enb = '1' THEN
        delayMatch4_reg(0) <= delayMatch4_reg_next(0);
        delayMatch4_reg(1) <= delayMatch4_reg_next(1);
        delayMatch4_reg(2) <= delayMatch4_reg_next(2);
        delayMatch4_reg(3) <= delayMatch4_reg_next(3);
        delayMatch4_reg(4) <= delayMatch4_reg_next(4);
        delayMatch4_reg(5) <= delayMatch4_reg_next(5);
      END IF;
    END IF;
  END PROCESS delayMatch4_process;

  psiPM_1 <= delayMatch4_reg(5);
  delayMatch4_reg_next(0) <= psiPM;
  delayMatch4_reg_next(1) <= delayMatch4_reg(0);
  delayMatch4_reg_next(2) <= delayMatch4_reg(1);
  delayMatch4_reg_next(3) <= delayMatch4_reg(2);
  delayMatch4_reg_next(4) <= delayMatch4_reg(3);
  delayMatch4_reg_next(5) <= delayMatch4_reg(4);

  reduced_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        reduced_reg_1(0) <= X"00000000";
        reduced_reg_1(1) <= X"00000000";
        reduced_reg_1(2) <= X"00000000";
        reduced_reg_1(3) <= X"00000000";
        reduced_reg_1(4) <= X"00000000";
        reduced_reg_1(5) <= X"00000000";
        reduced_reg_1(6) <= X"00000000";
        reduced_reg_1(7) <= X"00000000";
        reduced_reg_1(8) <= X"00000000";
        reduced_reg_1(9) <= X"00000000";
        reduced_reg_1(10) <= X"00000000";
        reduced_reg_1(11) <= X"00000000";
        reduced_reg_1(12) <= X"00000000";
        reduced_reg_1(13) <= X"00000000";
        reduced_reg_1(14) <= X"00000000";
        reduced_reg_1(15) <= X"00000000";
        reduced_reg_1(16) <= X"00000000";
        reduced_reg_1(17) <= X"00000000";
        reduced_reg_1(18) <= X"00000000";
        reduced_reg_1(19) <= X"00000000";
        reduced_reg_1(20) <= X"00000000";
        reduced_reg_1(21) <= X"00000000";
        reduced_reg_1(22) <= X"00000000";
        reduced_reg_1(23) <= X"00000000";
      ELSIF enb = '1' THEN
        reduced_reg_1(0) <= reduced_reg_next_1(0);
        reduced_reg_1(1) <= reduced_reg_next_1(1);
        reduced_reg_1(2) <= reduced_reg_next_1(2);
        reduced_reg_1(3) <= reduced_reg_next_1(3);
        reduced_reg_1(4) <= reduced_reg_next_1(4);
        reduced_reg_1(5) <= reduced_reg_next_1(5);
        reduced_reg_1(6) <= reduced_reg_next_1(6);
        reduced_reg_1(7) <= reduced_reg_next_1(7);
        reduced_reg_1(8) <= reduced_reg_next_1(8);
        reduced_reg_1(9) <= reduced_reg_next_1(9);
        reduced_reg_1(10) <= reduced_reg_next_1(10);
        reduced_reg_1(11) <= reduced_reg_next_1(11);
        reduced_reg_1(12) <= reduced_reg_next_1(12);
        reduced_reg_1(13) <= reduced_reg_next_1(13);
        reduced_reg_1(14) <= reduced_reg_next_1(14);
        reduced_reg_1(15) <= reduced_reg_next_1(15);
        reduced_reg_1(16) <= reduced_reg_next_1(16);
        reduced_reg_1(17) <= reduced_reg_next_1(17);
        reduced_reg_1(18) <= reduced_reg_next_1(18);
        reduced_reg_1(19) <= reduced_reg_next_1(19);
        reduced_reg_1(20) <= reduced_reg_next_1(20);
        reduced_reg_1(21) <= reduced_reg_next_1(21);
        reduced_reg_1(22) <= reduced_reg_next_1(22);
        reduced_reg_1(23) <= reduced_reg_next_1(23);
      END IF;
    END IF;
  END PROCESS reduced_1_process;

  iq_measured_2 <= reduced_reg_1(23);
  reduced_reg_next_1(0) <= iq_measured_1;
  reduced_reg_next_1(1) <= reduced_reg_1(0);
  reduced_reg_next_1(2) <= reduced_reg_1(1);
  reduced_reg_next_1(3) <= reduced_reg_1(2);
  reduced_reg_next_1(4) <= reduced_reg_1(3);
  reduced_reg_next_1(5) <= reduced_reg_1(4);
  reduced_reg_next_1(6) <= reduced_reg_1(5);
  reduced_reg_next_1(7) <= reduced_reg_1(6);
  reduced_reg_next_1(8) <= reduced_reg_1(7);
  reduced_reg_next_1(9) <= reduced_reg_1(8);
  reduced_reg_next_1(10) <= reduced_reg_1(9);
  reduced_reg_next_1(11) <= reduced_reg_1(10);
  reduced_reg_next_1(12) <= reduced_reg_1(11);
  reduced_reg_next_1(13) <= reduced_reg_1(12);
  reduced_reg_next_1(14) <= reduced_reg_1(13);
  reduced_reg_next_1(15) <= reduced_reg_1(14);
  reduced_reg_next_1(16) <= reduced_reg_1(15);
  reduced_reg_next_1(17) <= reduced_reg_1(16);
  reduced_reg_next_1(18) <= reduced_reg_1(17);
  reduced_reg_next_1(19) <= reduced_reg_1(18);
  reduced_reg_next_1(20) <= reduced_reg_1(19);
  reduced_reg_next_1(21) <= reduced_reg_1(20);
  reduced_reg_next_1(22) <= reduced_reg_1(21);
  reduced_reg_next_1(23) <= reduced_reg_1(22);

  delayMatch11_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        delayMatch11_reg(0) <= X"00000000";
        delayMatch11_reg(1) <= X"00000000";
        delayMatch11_reg(2) <= X"00000000";
        delayMatch11_reg(3) <= X"00000000";
        delayMatch11_reg(4) <= X"00000000";
        delayMatch11_reg(5) <= X"00000000";
        delayMatch11_reg(6) <= X"00000000";
        delayMatch11_reg(7) <= X"00000000";
        delayMatch11_reg(8) <= X"00000000";
        delayMatch11_reg(9) <= X"00000000";
        delayMatch11_reg(10) <= X"00000000";
        delayMatch11_reg(11) <= X"00000000";
      ELSIF enb = '1' THEN
        delayMatch11_reg(0) <= delayMatch11_reg_next(0);
        delayMatch11_reg(1) <= delayMatch11_reg_next(1);
        delayMatch11_reg(2) <= delayMatch11_reg_next(2);
        delayMatch11_reg(3) <= delayMatch11_reg_next(3);
        delayMatch11_reg(4) <= delayMatch11_reg_next(4);
        delayMatch11_reg(5) <= delayMatch11_reg_next(5);
        delayMatch11_reg(6) <= delayMatch11_reg_next(6);
        delayMatch11_reg(7) <= delayMatch11_reg_next(7);
        delayMatch11_reg(8) <= delayMatch11_reg_next(8);
        delayMatch11_reg(9) <= delayMatch11_reg_next(9);
        delayMatch11_reg(10) <= delayMatch11_reg_next(10);
        delayMatch11_reg(11) <= delayMatch11_reg_next(11);
      END IF;
    END IF;
  END PROCESS delayMatch11_process;

  SampleTime_div_Lx_1 <= delayMatch11_reg(11);
  delayMatch11_reg_next(0) <= SampleTime_div_Lx;
  delayMatch11_reg_next(1) <= delayMatch11_reg(0);
  delayMatch11_reg_next(2) <= delayMatch11_reg(1);
  delayMatch11_reg_next(3) <= delayMatch11_reg(2);
  delayMatch11_reg_next(4) <= delayMatch11_reg(3);
  delayMatch11_reg_next(5) <= delayMatch11_reg(4);
  delayMatch11_reg_next(6) <= delayMatch11_reg(5);
  delayMatch11_reg_next(7) <= delayMatch11_reg(6);
  delayMatch11_reg_next(8) <= delayMatch11_reg(7);
  delayMatch11_reg_next(9) <= delayMatch11_reg(8);
  delayMatch11_reg_next(10) <= delayMatch11_reg(9);
  delayMatch11_reg_next(11) <= delayMatch11_reg(10);

  delayMatch10_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        delayMatch10_reg(0) <= X"00000000";
        delayMatch10_reg(1) <= X"00000000";
        delayMatch10_reg(2) <= X"00000000";
        delayMatch10_reg(3) <= X"00000000";
        delayMatch10_reg(4) <= X"00000000";
        delayMatch10_reg(5) <= X"00000000";
      ELSIF enb = '1' THEN
        delayMatch10_reg(0) <= delayMatch10_reg_next(0);
        delayMatch10_reg(1) <= delayMatch10_reg_next(1);
        delayMatch10_reg(2) <= delayMatch10_reg_next(2);
        delayMatch10_reg(3) <= delayMatch10_reg_next(3);
        delayMatch10_reg(4) <= delayMatch10_reg_next(4);
        delayMatch10_reg(5) <= delayMatch10_reg_next(5);
      END IF;
    END IF;
  END PROCESS delayMatch10_process;

  last_applied_optimal_voltage_x_1 <= delayMatch10_reg(5);
  delayMatch10_reg_next(0) <= last_applied_optimal_voltage_x;
  delayMatch10_reg_next(1) <= delayMatch10_reg(0);
  delayMatch10_reg_next(2) <= delayMatch10_reg(1);
  delayMatch10_reg_next(3) <= delayMatch10_reg(2);
  delayMatch10_reg_next(4) <= delayMatch10_reg(3);
  delayMatch10_reg_next(5) <= delayMatch10_reg(4);

  delayMatch12_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        delayMatch12_reg(0) <= X"00000000";
        delayMatch12_reg(1) <= X"00000000";
        delayMatch12_reg(2) <= X"00000000";
        delayMatch12_reg(3) <= X"00000000";
        delayMatch12_reg(4) <= X"00000000";
        delayMatch12_reg(5) <= X"00000000";
        delayMatch12_reg(6) <= X"00000000";
        delayMatch12_reg(7) <= X"00000000";
        delayMatch12_reg(8) <= X"00000000";
        delayMatch12_reg(9) <= X"00000000";
        delayMatch12_reg(10) <= X"00000000";
        delayMatch12_reg(11) <= X"00000000";
        delayMatch12_reg(12) <= X"00000000";
        delayMatch12_reg(13) <= X"00000000";
        delayMatch12_reg(14) <= X"00000000";
        delayMatch12_reg(15) <= X"00000000";
        delayMatch12_reg(16) <= X"00000000";
        delayMatch12_reg(17) <= X"00000000";
      ELSIF enb = '1' THEN
        delayMatch12_reg(0) <= delayMatch12_reg_next(0);
        delayMatch12_reg(1) <= delayMatch12_reg_next(1);
        delayMatch12_reg(2) <= delayMatch12_reg_next(2);
        delayMatch12_reg(3) <= delayMatch12_reg_next(3);
        delayMatch12_reg(4) <= delayMatch12_reg_next(4);
        delayMatch12_reg(5) <= delayMatch12_reg_next(5);
        delayMatch12_reg(6) <= delayMatch12_reg_next(6);
        delayMatch12_reg(7) <= delayMatch12_reg_next(7);
        delayMatch12_reg(8) <= delayMatch12_reg_next(8);
        delayMatch12_reg(9) <= delayMatch12_reg_next(9);
        delayMatch12_reg(10) <= delayMatch12_reg_next(10);
        delayMatch12_reg(11) <= delayMatch12_reg_next(11);
        delayMatch12_reg(12) <= delayMatch12_reg_next(12);
        delayMatch12_reg(13) <= delayMatch12_reg_next(13);
        delayMatch12_reg(14) <= delayMatch12_reg_next(14);
        delayMatch12_reg(15) <= delayMatch12_reg_next(15);
        delayMatch12_reg(16) <= delayMatch12_reg_next(16);
        delayMatch12_reg(17) <= delayMatch12_reg_next(17);
      END IF;
    END IF;
  END PROCESS delayMatch12_process;

  ix_measured_1 <= delayMatch12_reg(17);
  delayMatch12_reg_next(0) <= ix_measured;
  delayMatch12_reg_next(1) <= delayMatch12_reg(0);
  delayMatch12_reg_next(2) <= delayMatch12_reg(1);
  delayMatch12_reg_next(3) <= delayMatch12_reg(2);
  delayMatch12_reg_next(4) <= delayMatch12_reg(3);
  delayMatch12_reg_next(5) <= delayMatch12_reg(4);
  delayMatch12_reg_next(6) <= delayMatch12_reg(5);
  delayMatch12_reg_next(7) <= delayMatch12_reg(6);
  delayMatch12_reg_next(8) <= delayMatch12_reg(7);
  delayMatch12_reg_next(9) <= delayMatch12_reg(8);
  delayMatch12_reg_next(10) <= delayMatch12_reg(9);
  delayMatch12_reg_next(11) <= delayMatch12_reg(10);
  delayMatch12_reg_next(12) <= delayMatch12_reg(11);
  delayMatch12_reg_next(13) <= delayMatch12_reg(12);
  delayMatch12_reg_next(14) <= delayMatch12_reg(13);
  delayMatch12_reg_next(15) <= delayMatch12_reg(14);
  delayMatch12_reg_next(16) <= delayMatch12_reg(15);
  delayMatch12_reg_next(17) <= delayMatch12_reg(16);

  delayMatch14_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        delayMatch14_reg(0) <= X"00000000";
        delayMatch14_reg(1) <= X"00000000";
        delayMatch14_reg(2) <= X"00000000";
        delayMatch14_reg(3) <= X"00000000";
        delayMatch14_reg(4) <= X"00000000";
        delayMatch14_reg(5) <= X"00000000";
        delayMatch14_reg(6) <= X"00000000";
        delayMatch14_reg(7) <= X"00000000";
        delayMatch14_reg(8) <= X"00000000";
        delayMatch14_reg(9) <= X"00000000";
        delayMatch14_reg(10) <= X"00000000";
        delayMatch14_reg(11) <= X"00000000";
      ELSIF enb = '1' THEN
        delayMatch14_reg(0) <= delayMatch14_reg_next(0);
        delayMatch14_reg(1) <= delayMatch14_reg_next(1);
        delayMatch14_reg(2) <= delayMatch14_reg_next(2);
        delayMatch14_reg(3) <= delayMatch14_reg_next(3);
        delayMatch14_reg(4) <= delayMatch14_reg_next(4);
        delayMatch14_reg(5) <= delayMatch14_reg_next(5);
        delayMatch14_reg(6) <= delayMatch14_reg_next(6);
        delayMatch14_reg(7) <= delayMatch14_reg_next(7);
        delayMatch14_reg(8) <= delayMatch14_reg_next(8);
        delayMatch14_reg(9) <= delayMatch14_reg_next(9);
        delayMatch14_reg(10) <= delayMatch14_reg_next(10);
        delayMatch14_reg(11) <= delayMatch14_reg_next(11);
      END IF;
    END IF;
  END PROCESS delayMatch14_process;

  SampleTime_div_Ly_1 <= delayMatch14_reg(11);
  delayMatch14_reg_next(0) <= SampleTime_div_Ly;
  delayMatch14_reg_next(1) <= delayMatch14_reg(0);
  delayMatch14_reg_next(2) <= delayMatch14_reg(1);
  delayMatch14_reg_next(3) <= delayMatch14_reg(2);
  delayMatch14_reg_next(4) <= delayMatch14_reg(3);
  delayMatch14_reg_next(5) <= delayMatch14_reg(4);
  delayMatch14_reg_next(6) <= delayMatch14_reg(5);
  delayMatch14_reg_next(7) <= delayMatch14_reg(6);
  delayMatch14_reg_next(8) <= delayMatch14_reg(7);
  delayMatch14_reg_next(9) <= delayMatch14_reg(8);
  delayMatch14_reg_next(10) <= delayMatch14_reg(9);
  delayMatch14_reg_next(11) <= delayMatch14_reg(10);

  delayMatch13_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        delayMatch13_reg(0) <= X"00000000";
        delayMatch13_reg(1) <= X"00000000";
        delayMatch13_reg(2) <= X"00000000";
        delayMatch13_reg(3) <= X"00000000";
        delayMatch13_reg(4) <= X"00000000";
        delayMatch13_reg(5) <= X"00000000";
      ELSIF enb = '1' THEN
        delayMatch13_reg(0) <= delayMatch13_reg_next(0);
        delayMatch13_reg(1) <= delayMatch13_reg_next(1);
        delayMatch13_reg(2) <= delayMatch13_reg_next(2);
        delayMatch13_reg(3) <= delayMatch13_reg_next(3);
        delayMatch13_reg(4) <= delayMatch13_reg_next(4);
        delayMatch13_reg(5) <= delayMatch13_reg_next(5);
      END IF;
    END IF;
  END PROCESS delayMatch13_process;

  last_applied_optimal_voltage_y_1 <= delayMatch13_reg(5);
  delayMatch13_reg_next(0) <= last_applied_optimal_voltage_y;
  delayMatch13_reg_next(1) <= delayMatch13_reg(0);
  delayMatch13_reg_next(2) <= delayMatch13_reg(1);
  delayMatch13_reg_next(3) <= delayMatch13_reg(2);
  delayMatch13_reg_next(4) <= delayMatch13_reg(3);
  delayMatch13_reg_next(5) <= delayMatch13_reg(4);

  delayMatch15_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        delayMatch15_reg(0) <= X"00000000";
        delayMatch15_reg(1) <= X"00000000";
        delayMatch15_reg(2) <= X"00000000";
        delayMatch15_reg(3) <= X"00000000";
        delayMatch15_reg(4) <= X"00000000";
        delayMatch15_reg(5) <= X"00000000";
        delayMatch15_reg(6) <= X"00000000";
        delayMatch15_reg(7) <= X"00000000";
        delayMatch15_reg(8) <= X"00000000";
        delayMatch15_reg(9) <= X"00000000";
        delayMatch15_reg(10) <= X"00000000";
        delayMatch15_reg(11) <= X"00000000";
        delayMatch15_reg(12) <= X"00000000";
        delayMatch15_reg(13) <= X"00000000";
        delayMatch15_reg(14) <= X"00000000";
        delayMatch15_reg(15) <= X"00000000";
        delayMatch15_reg(16) <= X"00000000";
        delayMatch15_reg(17) <= X"00000000";
      ELSIF enb = '1' THEN
        delayMatch15_reg(0) <= delayMatch15_reg_next(0);
        delayMatch15_reg(1) <= delayMatch15_reg_next(1);
        delayMatch15_reg(2) <= delayMatch15_reg_next(2);
        delayMatch15_reg(3) <= delayMatch15_reg_next(3);
        delayMatch15_reg(4) <= delayMatch15_reg_next(4);
        delayMatch15_reg(5) <= delayMatch15_reg_next(5);
        delayMatch15_reg(6) <= delayMatch15_reg_next(6);
        delayMatch15_reg(7) <= delayMatch15_reg_next(7);
        delayMatch15_reg(8) <= delayMatch15_reg_next(8);
        delayMatch15_reg(9) <= delayMatch15_reg_next(9);
        delayMatch15_reg(10) <= delayMatch15_reg_next(10);
        delayMatch15_reg(11) <= delayMatch15_reg_next(11);
        delayMatch15_reg(12) <= delayMatch15_reg_next(12);
        delayMatch15_reg(13) <= delayMatch15_reg_next(13);
        delayMatch15_reg(14) <= delayMatch15_reg_next(14);
        delayMatch15_reg(15) <= delayMatch15_reg_next(15);
        delayMatch15_reg(16) <= delayMatch15_reg_next(16);
        delayMatch15_reg(17) <= delayMatch15_reg_next(17);
      END IF;
    END IF;
  END PROCESS delayMatch15_process;

  iy_measured_1 <= delayMatch15_reg(17);
  delayMatch15_reg_next(0) <= iy_measured;
  delayMatch15_reg_next(1) <= delayMatch15_reg(0);
  delayMatch15_reg_next(2) <= delayMatch15_reg(1);
  delayMatch15_reg_next(3) <= delayMatch15_reg(2);
  delayMatch15_reg_next(4) <= delayMatch15_reg(3);
  delayMatch15_reg_next(5) <= delayMatch15_reg(4);
  delayMatch15_reg_next(6) <= delayMatch15_reg(5);
  delayMatch15_reg_next(7) <= delayMatch15_reg(6);
  delayMatch15_reg_next(8) <= delayMatch15_reg(7);
  delayMatch15_reg_next(9) <= delayMatch15_reg(8);
  delayMatch15_reg_next(10) <= delayMatch15_reg(9);
  delayMatch15_reg_next(11) <= delayMatch15_reg(10);
  delayMatch15_reg_next(12) <= delayMatch15_reg(11);
  delayMatch15_reg_next(13) <= delayMatch15_reg(12);
  delayMatch15_reg_next(14) <= delayMatch15_reg(13);
  delayMatch15_reg_next(15) <= delayMatch15_reg(14);
  delayMatch15_reg_next(16) <= delayMatch15_reg(15);
  delayMatch15_reg_next(17) <= delayMatch15_reg(16);

END rtl;

