library ieee;
use ieee.std_logic_1164.all;


entity Diviseur_frequence is   port( 
	clkin : in std_logic;
	clkout : out std_logic);
end Diviseur_frequence ;


architecture div of Diviseur_frequence is
	signal cpt1 : integer:= 0;
	signal cpt2 : integer;
	signal state : integer:= 0;
begin
process (clkin)
begin
	if rising_edge(clkin) -- Si on resoit un front montant clkin
	then 
		cpt1 <= cpt1 + 1;
		if cpt1 = 25 and state = 0 then clkout <= '1'; state <= 1; end if;
		if cpt1 = 50 and state = 1 then clkout <= '0'; state <= 0; cpt1 <= 0; end if;
		--elsif cpt1 = 24 and state = 1 then clkout <= '0'; cpt1 <= 0; state <= 0; end if;
	end if;
end process;
end div;
	

