<def f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='246' type='bool llvm::TargetPassConfig::addIRTranslator()'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='244'>/// This method should install an IR translator pass, which converts from
  /// LLVM code to machine instructions with possibly generic opcodes.</doc>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='998' u='c' c='_ZN4llvm16TargetPassConfig17addCoreISelPassesEv'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='555' c='_ZN12_GLOBAL__N_117AArch64PassConfig15addIRTranslatorEv'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='1086' c='_ZN12_GLOBAL__N_113GCNPassConfig15addIRTranslatorEv'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='474' c='_ZN12_GLOBAL__N_113ARMPassConfig15addIRTranslatorEv'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='318' c='_ZN12_GLOBAL__N_114MipsPassConfig15addIRTranslatorEv'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='555' c='_ZN12_GLOBAL__N_113PPCPassConfig15addIRTranslatorEv'/>
<ovr f='llvm/llvm/lib/Target/RISCV/RISCVTargetMachine.cpp' l='161' c='_ZN12_GLOBAL__N_115RISCVPassConfig15addIRTranslatorEv'/>
<ovr f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='451' c='_ZN12_GLOBAL__N_113X86PassConfig15addIRTranslatorEv'/>
