read -sv run_verilog_mid/adder_32b_10_65_e4b5ed112fbd9d8a2d311995b85aebe8.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_65_e4b5ed112fbd9d8a2d311995b85aebe8_yosys.v
