{
  "Top": "multicycle_pipeline_ip",
  "RtlTop": "multicycle_pipeline_ip",
  "RtlPrefix": "",
  "RtlSubPrefix": "multicycle_pipeline_ip_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "start_pc": {
      "index": "0",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "start_pc",
          "usage": "data",
          "direction": "in"
        }]
    },
    "code_ram": {
      "index": "1",
      "direction": "in",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "code_ram",
          "usage": "data",
          "direction": "in"
        }]
    },
    "data_ram": {
      "index": "2",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "data_ram",
          "usage": "data",
          "direction": "inout"
        }]
    },
    "nb_instruction": {
      "index": "3",
      "direction": "out",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "nb_instruction",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "nb_instruction_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "nb_cycle": {
      "index": "4",
      "direction": "out",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "nb_cycle",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "nb_cycle_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "multicycle_pipeline_ip"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "0",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "multicycle_pipeline_ip",
    "Version": "1.0",
    "DisplayName": "Multicycle_pipeline_ip",
    "Revision": "2113725949",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_multicycle_pipeline_ip_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/..\/wb.cpp",
      "..\/..\/..\/..\/type.cpp",
      "..\/..\/..\/..\/print.cpp",
      "..\/..\/..\/..\/multicycle_pipeline_ip.cpp",
      "..\/..\/..\/..\/mem_access.cpp",
      "..\/..\/..\/..\/mem.cpp",
      "..\/..\/..\/..\/issue.cpp",
      "..\/..\/..\/..\/immediate.cpp",
      "..\/..\/..\/..\/fetch.cpp",
      "..\/..\/..\/..\/execute.cpp",
      "..\/..\/..\/..\/emulate.cpp",
      "..\/..\/..\/..\/disassemble.cpp",
      "..\/..\/..\/..\/decode.cpp",
      "..\/..\/..\/..\/compute.cpp"
    ],
    "TestBench": ["..\/..\/..\/..\/testbench_multicycle_pipeline_ip.cpp"],
    "Vhdl": [
      "impl\/vhdl\/multicycle_pipeline_ip_control_s_axi.vhd",
      "impl\/vhdl\/multicycle_pipeline_ip_flow_control_loop_delay_pipe.vhd",
      "impl\/vhdl\/multicycle_pipeline_ip_sparsemux_7_2_1_1_1.vhd",
      "impl\/vhdl\/multicycle_pipeline_ip_sparsemux_7_2_32_1_1.vhd",
      "impl\/vhdl\/multicycle_pipeline_ip_sparsemux_9_3_8_1_1.vhd",
      "impl\/vhdl\/multicycle_pipeline_ip_sparsemux_13_5_32_1_1.vhd",
      "impl\/vhdl\/multicycle_pipeline_ip_sparsemux_15_6_1_1_1.vhd",
      "impl\/vhdl\/multicycle_pipeline_ip_sparsemux_17_7_32_1_1.vhd",
      "impl\/vhdl\/multicycle_pipeline_ip_sparsemux_65_5_1_1_1.vhd",
      "impl\/vhdl\/multicycle_pipeline_ip_sparsemux_65_5_32_1_1.vhd",
      "impl\/vhdl\/multicycle_pipeline_ip.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/multicycle_pipeline_ip_control_s_axi.v",
      "impl\/verilog\/multicycle_pipeline_ip_flow_control_loop_delay_pipe.v",
      "impl\/verilog\/multicycle_pipeline_ip_sparsemux_7_2_1_1_1.v",
      "impl\/verilog\/multicycle_pipeline_ip_sparsemux_7_2_32_1_1.v",
      "impl\/verilog\/multicycle_pipeline_ip_sparsemux_9_3_8_1_1.v",
      "impl\/verilog\/multicycle_pipeline_ip_sparsemux_13_5_32_1_1.v",
      "impl\/verilog\/multicycle_pipeline_ip_sparsemux_15_6_1_1_1.v",
      "impl\/verilog\/multicycle_pipeline_ip_sparsemux_17_7_32_1_1.v",
      "impl\/verilog\/multicycle_pipeline_ip_sparsemux_65_5_1_1_1.v",
      "impl\/verilog\/multicycle_pipeline_ip_sparsemux_65_5_32_1_1.v",
      "impl\/verilog\/multicycle_pipeline_ip.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/multicycle_pipeline_ip_v1_0\/data\/multicycle_pipeline_ip.mdd",
      "impl\/misc\/drivers\/multicycle_pipeline_ip_v1_0\/data\/multicycle_pipeline_ip.tcl",
      "impl\/misc\/drivers\/multicycle_pipeline_ip_v1_0\/data\/multicycle_pipeline_ip.yaml",
      "impl\/misc\/drivers\/multicycle_pipeline_ip_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/multicycle_pipeline_ip_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/multicycle_pipeline_ip_v1_0\/src\/xmulticycle_pipeline_ip.c",
      "impl\/misc\/drivers\/multicycle_pipeline_ip_v1_0\/src\/xmulticycle_pipeline_ip.h",
      "impl\/misc\/drivers\/multicycle_pipeline_ip_v1_0\/src\/xmulticycle_pipeline_ip_hw.h",
      "impl\/misc\/drivers\/multicycle_pipeline_ip_v1_0\/src\/xmulticycle_pipeline_ip_linux.c",
      "impl\/misc\/drivers\/multicycle_pipeline_ip_v1_0\/src\/xmulticycle_pipeline_ip_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/multicycle_pipeline_ip.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "19",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "memories": {
        "code_ram": {
          "offset": "131072",
          "range": "131072"
        },
        "data_ram": {
          "offset": "262144",
          "range": "262144"
        }
      },
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "start_pc",
          "access": "W",
          "description": "Data signal of start_pc",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "start_pc",
              "access": "W",
              "description": "Bit 31 to 0 of start_pc"
            }]
        },
        {
          "offset": "0x18",
          "name": "nb_instruction",
          "access": "R",
          "description": "Data signal of nb_instruction",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "nb_instruction",
              "access": "R",
              "description": "Bit 31 to 0 of nb_instruction"
            }]
        },
        {
          "offset": "0x1c",
          "name": "nb_instruction_ctrl",
          "access": "R",
          "description": "Control signal of nb_instruction",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "nb_instruction_ap_vld",
              "access": "R",
              "description": "Control signal nb_instruction_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x28",
          "name": "nb_cycle",
          "access": "R",
          "description": "Data signal of nb_cycle",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "nb_cycle",
              "access": "R",
              "description": "Bit 31 to 0 of nb_cycle"
            }]
        },
        {
          "offset": "0x2c",
          "name": "nb_cycle_ctrl",
          "access": "R",
          "description": "Control signal of nb_cycle",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "nb_cycle_ap_vld",
              "access": "R",
              "description": "Control signal nb_cycle_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "start_pc"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "131072",
          "argName": "code_ram"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "262144",
          "argName": "data_ram"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "nb_instruction"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "nb_cycle"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "19"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "19"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "multicycle_pipeline_ip",
      "BindInstances": "nb_instruction nb_cycle and_ln36_fu_8566_p2 icmp_ln38_fu_8572_p2 and_ln36_1_fu_8578_p2 xor_ln17_fu_8584_p2 and_ln23_fu_8590_p2 shl_ln78_fu_8795_p2 shl_ln78_2_fu_8814_p2 shl_ln75_fu_8838_p2 shl_ln75_2_fu_8857_p2 icmp_ln30_fu_12458_p2 icmp_ln30_1_fu_12463_p2 icmp_ln30_2_fu_12468_p2 sparsemux_9_3_8_1_1_U5 h_fu_12515_p3 icmp_ln24_fu_9070_p2 result_23_fu_9182_p14 result_23_fu_9182_p10 result_23_fu_9182_p8 result_23_fu_9182_p6 icmp_ln18_fu_9100_p2 result_23_fu_9182_p4 result_23_fu_9182_p2 icmp_ln8_fu_9118_p2 icmp_ln8_1_fu_9124_p2 icmp_ln8_2_fu_9130_p2 icmp_ln8_3_fu_9136_p2 icmp_ln8_4_fu_9142_p2 icmp_ln8_5_fu_9148_p2 icmp_ln8_6_fu_9154_p2 or_ln8_fu_9160_p2 sparsemux_15_6_1_1_1_U1 shift_1_fu_9234_p3 rv2_1_fu_9242_p3 result_24_fu_12718_p16 and_ln46_fu_9250_p2 result_5_fu_9256_p2 result_6_fu_9262_p2 result_7_fu_9268_p3 result_8_fu_9280_p2 result_9_fu_12673_p2 result_10_fu_12681_p2 result_24_fu_12718_p6 result_12_fu_9286_p2 result_13_fu_12693_p2 result_24_fu_12718_p4 result_24_fu_12718_p2 sparsemux_17_7_32_1_1_U6 npc4_fu_9306_p2 result_18_fu_9316_p2 result_19_fu_9326_p2 result_25_fu_9404_p4 result_25_fu_9404_p10 icmp_ln79_fu_9348_p2 icmp_ln79_1_fu_9354_p2 icmp_ln79_2_fu_9360_p2 icmp_ln79_3_fu_9366_p2 sel_tmp23_fu_9372_p2 sel_tmp25_fu_9378_p2 sel_tmp26_fu_9384_p2 sparsemux_13_5_32_1_1_U2 j_b_target_pc_fu_9446_p2 add_ln122_fu_9460_p2 next_pc_fu_9476_p3 or_ln31_fu_9484_p2 add_ln31_fu_9490_p2 e_to_f_target_pc_1_fu_9496_p3 or_ln61_fu_9508_p2 or_ln61_1_fu_9514_p2 select_ln63_fu_12759_p3 e_to_m_value_fu_12836_p6 e_to_f_target_pc_3_fu_9520_p3 e_to_m_rd_1_fu_12772_p3 e_to_m_has_no_dest_1_fu_12780_p3 e_to_m_is_load_1_fu_9528_p3 e_to_m_is_store_1_fu_12788_p3 e_to_m_func3_1_fu_9536_p3 sel_tmp36_fu_12796_p2 sel_tmp37_fu_12802_p2 sparsemux_7_2_1_1_1_U7 e_to_m_address_1_fu_9544_p3 sparsemux_7_2_32_1_1_U8 or_ln115_fu_12855_p2 or_ln115_1_fu_12860_p2 and_ln115_fu_12866_p2 icmp_ln118_fu_9552_p2 xor_ln118_fu_12872_p2 or_ln118_fu_12878_p2 e_to_f_is_valid_fu_12883_p3 i_safe_is_full_fu_9558_p2 i_safe_pc_2_fu_9564_p3 i_safe_d_i_rd_2_fu_9572_p3 i_safe_d_i_func3_2_fu_9580_p3 tmp_fu_9737_p66 tmp_1_fu_9879_p66 i_safe_d_i_func7_2_fu_9604_p3 i_safe_d_i_type_2_fu_9612_p3 i_safe_d_i_imm_2_fu_9620_p3 i_safe_d_i_is_rs1_reg_2_fu_9628_p3 i_safe_d_i_is_rs2_reg_2_fu_9636_p3 i_safe_d_i_is_load_2_fu_9644_p3 i_safe_d_i_is_store_2_fu_12891_p3 i_safe_d_i_is_branch_2_fu_12898_p3 i_safe_d_i_is_jalr_2_fu_9652_p3 i_safe_d_i_is_jal_2_fu_9660_p3 i_safe_d_i_is_ret_2_fu_12905_p3 i_safe_d_i_is_lui_2_fu_9668_p3 i_safe_d_i_has_no_dest_2_fu_9676_p3 i_safe_d_i_is_r_type_2_fu_9684_p3 sparsemux_65_5_1_1_1_U3 is_locked_1_fu_9873_p2 sparsemux_65_5_1_1_1_U4 is_locked_2_fu_10015_p2 i_wait_3_fu_10021_p2 sparsemux_65_5_32_1_1_U9 sparsemux_65_5_32_1_1_U10 xor_ln86_fu_14461_p2 i_to_e_is_valid_fu_14466_p2 is_lui_fu_14480_p2 is_load_fu_14486_p2 is_store_fu_14492_p2 icmp_ln29_fu_14498_p2 or_ln48_fu_14522_p2 icmp_ln38_1_fu_14528_p2 icmp_ln39_fu_12085_p2 or_ln39_fu_14538_p2 or_ln39_1_fu_14544_p2 or_ln39_2_fu_14549_p2 or_ln39_3_fu_14554_p2 icmp_ln42_fu_14560_p2 xor_ln39_fu_14566_p2 d_i_is_rs2_reg_fu_14572_p2 d_i_is_ret_fu_14578_p2 icmp_ln51_fu_12091_p2 or_ln51_fu_14583_p2 d_i_has_no_dest_fu_14588_p2 d_i_is_r_type_2_fu_14594_p2 add_ln89_fu_12281_p2 d_to_f_is_valid_fu_12295_p2 or_ln55_fu_14671_p2 has_input_fu_14676_p2 pc_3_fu_12301_p3 pc_fu_12309_p3 d_ctrl_is_branch_1_fu_14691_p2 d_ctrl_is_jalr_1_fu_14697_p2 d_ctrl_is_jal_1_fu_14703_p2 f_to_f_next_pc_3_fu_14709_p2 f_to_f_next_pc_1_fu_14714_p3 f_to_d_pc_1_fu_14721_p3 f_to_d_instruction_1_fu_14728_p3 f_to_d_is_branch_fu_14735_p3 f_to_d_is_jalr_fu_14743_p3 f_to_d_is_jal_fu_14751_p3 or_ln75_fu_14758_p2 is_ctrl_fu_14764_p2 xor_ln77_fu_14770_p2 f_to_f_is_valid_fu_14776_p2 control_s_axi_U"
    },
    "Info": {"multicycle_pipeline_ip": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"multicycle_pipeline_ip": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=2 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "21.524"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_91_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "2",
            "PipelineDepth": "3"
          }],
        "Area": {
          "BRAM_18K": "192",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "68",
          "FF": "2368",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "6517",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "12",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-09-08 16:49:32 CEST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
