
*** Running vivado
    with args -log structure.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source structure.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source structure.tcl -notrace
Command: synth_design -top structure -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22148 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 396.332 ; gain = 98.344
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'structure' [E:/Vivado2017/Lab/7-segement/structure.v:22]
INFO: [Synth 8-638] synthesizing module 'top' [E:/Vivado2017/Lab/7-segement/top_module.v:23]
INFO: [Synth 8-638] synthesizing module 'cpu' [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/cpu.v:1]
	Parameter DIV_FACTOR bound to: 10000000 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/cpu.v:73]
INFO: [Synth 8-638] synthesizing module 'ila_0' [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/synth_1/.Xil/Vivado-21016-LAPTOP-NOGIVP3N/realtime/ila_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (1#1) [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/synth_1/.Xil/Vivado-21016-LAPTOP-NOGIVP3N/realtime/ila_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'data_path' [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/data_path.v:1]
INFO: [Synth 8-638] synthesizing module 'pc' [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/pc.v:23]
INFO: [Synth 8-256] done synthesizing module 'pc' (2#1) [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/pc.v:23]
INFO: [Synth 8-638] synthesizing module 'reg_group' [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/reg_group.v:23]
INFO: [Synth 8-638] synthesizing module 'register' [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/register.v:23]
INFO: [Synth 8-256] done synthesizing module 'register' (3#1) [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/register.v:23]
INFO: [Synth 8-226] default block is never used [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/reg_group.v:88]
INFO: [Synth 8-256] done synthesizing module 'reg_group' (4#1) [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/reg_group.v:23]
INFO: [Synth 8-638] synthesizing module 'alu_mux' [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/alu_mux.v:3]
INFO: [Synth 8-256] done synthesizing module 'alu_mux' (5#1) [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/alu_mux.v:3]
INFO: [Synth 8-638] synthesizing module 'alu' [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/alu.v:39]
INFO: [Synth 8-226] default block is never used [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/alu.v:52]
INFO: [Synth 8-256] done synthesizing module 'alu' (6#1) [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/alu.v:39]
INFO: [Synth 8-256] done synthesizing module 'data_path' (7#1) [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/data_path.v:1]
INFO: [Synth 8-638] synthesizing module 'control_unit' [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/control_unit.v:1]
INFO: [Synth 8-638] synthesizing module 'ir' [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/ir.v:1]
INFO: [Synth 8-256] done synthesizing module 'ir' (8#1) [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/ir.v:1]
INFO: [Synth 8-638] synthesizing module 'state_transition' [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/state_transition.v:23]
	Parameter Initial bound to: 5'b10000 
	Parameter Fetch bound to: 5'b10001 
	Parameter Decode bound to: 5'b10010 
	Parameter Execute_Movi bound to: 5'b00000 
	Parameter Execute_Mov bound to: 5'b00001 
	Parameter Execute_Addi bound to: 5'b00010 
	Parameter Execute_Add bound to: 5'b00011 
	Parameter Execute_Sub bound to: 5'b00100 
	Parameter Execute_Andi bound to: 5'b00101 
	Parameter Execute_And bound to: 5'b00110 
	Parameter Execute_Or bound to: 5'b00111 
	Parameter Execute_Not bound to: 5'b01000 
	Parameter Execute_Xor bound to: 5'b01001 
	Parameter Execute_Slli bound to: 5'b01010 
	Parameter Execute_Srli bound to: 5'b01011 
	Parameter Execute_Srai bound to: 5'b01100 
	Parameter Execute_Jump bound to: 5'b01101 
	Parameter Execute_Load bound to: 5'b01110 
	Parameter Execute_Store bound to: 5'b01111 
	Parameter Write_back bound to: 5'b10011 
INFO: [Synth 8-226] default block is never used [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/state_transition.v:90]
INFO: [Synth 8-226] default block is never used [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/state_transition.v:553]
INFO: [Synth 8-226] default block is never used [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/state_transition.v:591]
INFO: [Synth 8-256] done synthesizing module 'state_transition' (9#1) [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/state_transition.v:23]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (10#1) [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/control_unit.v:1]
INFO: [Synth 8-638] synthesizing module 'instruction_memory_module' [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/synth_1/.Xil/Vivado-21016-LAPTOP-NOGIVP3N/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (11#1) [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/synth_1/.Xil/Vivado-21016-LAPTOP-NOGIVP3N/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'instruction_memory_module' (12#1) [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-638] synthesizing module 'reg_group_mux' [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/new/reg_group_mux.v:23]
INFO: [Synth 8-256] done synthesizing module 'reg_group_mux' (13#1) [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/new/reg_group_mux.v:23]
INFO: [Synth 8-638] synthesizing module 'data_memory_module' [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/synth_1/.Xil/Vivado-21016-LAPTOP-NOGIVP3N/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_1' (14#1) [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/synth_1/.Xil/Vivado-21016-LAPTOP-NOGIVP3N/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'data_memory_module' (15#1) [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'data_memory1'. This will prevent further optimization [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/cpu.v:148]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'reg_group_mux1'. This will prevent further optimization [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/cpu.v:138]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'instruction_memory1'. This will prevent further optimization [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/cpu.v:127]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'control_unit1'. This will prevent further optimization [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/cpu.v:103]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'data_path1'. This will prevent further optimization [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/cpu.v:82]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'my_lia_debug'. This will prevent further optimization [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/cpu.v:73]
INFO: [Synth 8-256] done synthesizing module 'cpu' (16#1) [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/cpu.v:1]
INFO: [Synth 8-638] synthesizing module 'seven_segment_driver' [E:/Vivado2017/Lab/7-segement/seven_seg_driver.v:23]
INFO: [Synth 8-256] done synthesizing module 'seven_segment_driver' (17#1) [E:/Vivado2017/Lab/7-segement/seven_seg_driver.v:23]
INFO: [Synth 8-256] done synthesizing module 'top' (18#1) [E:/Vivado2017/Lab/7-segement/top_module.v:23]
INFO: [Synth 8-638] synthesizing module 'signal_process' [E:/Vivado2017/Lab/7-segement/signal_process.v:22]
INFO: [Synth 8-638] synthesizing module 'signal_unit' [E:/Vivado2017/Lab/7-segement/signal_unit.v:23]
INFO: [Synth 8-256] done synthesizing module 'signal_unit' (19#1) [E:/Vivado2017/Lab/7-segement/signal_unit.v:23]
INFO: [Synth 8-256] done synthesizing module 'signal_process' (20#1) [E:/Vivado2017/Lab/7-segement/signal_process.v:22]
INFO: [Synth 8-256] done synthesizing module 'structure' (21#1) [E:/Vivado2017/Lab/7-segement/structure.v:22]
WARNING: [Synth 8-3331] design signal_unit has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 448.379 ; gain = 150.391
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 448.379 ; gain = 150.391
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/synth_1/.Xil/Vivado-21016-LAPTOP-NOGIVP3N/dcp3/blk_mem_gen_0_in_context.xdc] for cell 'top1/cpu1/instruction_memory1/instruction_memory'
Finished Parsing XDC File [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/synth_1/.Xil/Vivado-21016-LAPTOP-NOGIVP3N/dcp3/blk_mem_gen_0_in_context.xdc] for cell 'top1/cpu1/instruction_memory1/instruction_memory'
Parsing XDC File [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/synth_1/.Xil/Vivado-21016-LAPTOP-NOGIVP3N/dcp4/ila_0_in_context.xdc] for cell 'top1/cpu1/my_lia_debug'
Finished Parsing XDC File [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/synth_1/.Xil/Vivado-21016-LAPTOP-NOGIVP3N/dcp4/ila_0_in_context.xdc] for cell 'top1/cpu1/my_lia_debug'
Parsing XDC File [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/synth_1/.Xil/Vivado-21016-LAPTOP-NOGIVP3N/dcp5/blk_mem_gen_1_in_context.xdc] for cell 'top1/cpu1/data_memory1/data_memory'
Finished Parsing XDC File [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/synth_1/.Xil/Vivado-21016-LAPTOP-NOGIVP3N/dcp5/blk_mem_gen_1_in_context.xdc] for cell 'top1/cpu1/data_memory1/data_memory'
Parsing XDC File [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/constrs_1/new/led_flowing_constrains.xdc]
Finished Parsing XDC File [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/constrs_1/new/led_flowing_constrains.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/constrs_1/new/led_flowing_constrains.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/structure_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/structure_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 815.766 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 815.766 ; gain = 517.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 815.766 ; gain = 517.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for top1/cpu1/data_memory1/data_memory. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top1/cpu1/instruction_memory1/instruction_memory. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top1/cpu1/my_lia_debug. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 815.766 ; gain = 517.777
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/alu.v:52]
INFO: [Synth 8-5544] ROM "en_group" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "en_data_mem" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_select" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_func" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "clk_slow" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'alu_out_reg' [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/alu.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'alu_func_reg' [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/imports/czy_2023.09.21/state_transition.v:247]
WARNING: [Synth 8-327] inferring latch for variable 'cd_reg' [E:/Vivado2017/Lab/7-segement/signal_unit.v:40]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 815.766 ; gain = 517.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 14    
	   2 Input      4 Bit        Muxes := 2     
	  21 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	  16 Input      2 Bit        Muxes := 1     
	  22 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 5     
	  24 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module register 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module reg_group 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
Module alu_mux 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Muxes : 
	  16 Input     16 Bit        Muxes := 1     
Module ir 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module state_transition 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 14    
	   2 Input      4 Bit        Muxes := 2     
	  21 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	  22 Input      2 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 5     
	  24 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module instruction_memory_module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reg_group_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module data_memory_module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module cpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module signal_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_slow" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3332] Sequential element (ir1/ir_out_reg[9]) is unused and will be removed from module control_unit.
WARNING: [Synth 8-3332] Sequential element (ir1/ir_out_reg[8]) is unused and will be removed from module control_unit.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 815.766 ; gain = 517.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------+------------------------------+---------------+----------------+
|Module Name      | RTL Object                   | Depth x Width | Implemented As | 
+-----------------+------------------------------+---------------+----------------+
|state_transition | alu_in_sel                   | 32x1          | LUT            | 
|control_unit     | state_transition1/alu_in_sel | 32x1          | LUT            | 
+-----------------+------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 815.766 ; gain = 517.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 834.312 ; gain = 536.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 843.816 ; gain = 545.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.srcs/sources_1/new/instruction_memory.v:30]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 843.816 ; gain = 545.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 843.816 ; gain = 545.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 843.816 ; gain = 545.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 843.816 ; gain = 545.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 843.816 ; gain = 545.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 843.816 ; gain = 545.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
|2     |blk_mem_gen_1 |         1|
|3     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |blk_mem_gen_1 |     1|
|3     |ila_0         |     1|
|4     |BUFG          |     1|
|5     |CARRY4        |    16|
|6     |LUT1          |    15|
|7     |LUT2          |    26|
|8     |LUT3          |    56|
|9     |LUT4          |    50|
|10    |LUT5          |    75|
|11    |LUT6          |   176|
|12    |FDCE          |   212|
|13    |FDPE          |     2|
|14    |LDC           |    20|
|15    |LDCP          |     8|
|16    |IBUF          |     3|
|17    |OBUF          |    20|
+------+--------------+------+

Report Instance Areas: 
+------+--------------------------+--------------------------+------+
|      |Instance                  |Module                    |Cells |
+------+--------------------------+--------------------------+------+
|1     |top                       |                          |   712|
|2     |  signal_process1         |signal_process            |    11|
|3     |    unit0                 |signal_unit               |     2|
|4     |    unit1                 |signal_unit_3             |     1|
|5     |    unit2                 |signal_unit_4             |     2|
|6     |    unit3                 |signal_unit_5             |     1|
|7     |    unit4                 |signal_unit_6             |     1|
|8     |    unit5                 |signal_unit_7             |     1|
|9     |    unit6                 |signal_unit_8             |     2|
|10    |    unit7                 |signal_unit_9             |     1|
|11    |  top1                    |top                       |   677|
|12    |    cpu1                  |cpu                       |   659|
|13    |      data_path1          |data_path                 |   428|
|14    |        alu1              |alu                       |    33|
|15    |        alu_mux1          |alu_mux                   |   228|
|16    |        pc1               |pc                        |    37|
|17    |        reg_group1        |reg_group                 |   130|
|18    |          reg0            |register                  |    16|
|19    |          reg1            |register_0                |    16|
|20    |          reg2            |register_1                |    17|
|21    |          reg3            |register_2                |    32|
|22    |      control_unit1       |control_unit              |    88|
|23    |        ir1               |ir                        |    24|
|24    |        state_transition1 |state_transition          |    64|
|25    |      instruction_memory1 |instruction_memory_module |    18|
|26    |      reg_group_mux1      |reg_group_mux             |    16|
|27    |      data_memory1        |data_memory_module        |    18|
+------+--------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 843.816 ; gain = 545.828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 843.816 ; gain = 178.441
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 843.816 ; gain = 545.828
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 8 inverter(s) to 8 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  LDC => LDCE: 20 instances
  LDCP => LDCP (inverted pins: G) (GND, LUT3, LUT3, LDCE, VCC): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 843.816 ; gain = 546.336
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'E:/Vivado2017/Lab/11.14_7segment_display/11.13_all_files.runs/synth_1/structure.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file structure_utilization_synth.rpt -pb structure_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 843.816 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec  1 16:33:56 2023...
