# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DELAYLINE_TEST.srcs/sources_1/new/CASCADE_DELAY.vhd" \
"../../../../DELAYLINE_TEST.srcs/sources_1/new/IDELAY_WRAPPER.vhd" \
"../../../../DELAYLINE_TEST.srcs/sources_1/new/Delays.vhd" \
"../../../../DELAYLINE_TEST.srcs/sources_1/ip/DSCH_TIMER/sim/DSCH_TIMER.vhd" \
"../../../../DELAYLINE_TEST.srcs/sources_1/new/bin_enc.vhd" \
"../../../../DELAYLINE_TEST.srcs/sources_1/new/EDGE_DETECT.vhd" \
"../../../../DELAYLINE_TEST.ip_user_files/bd/DELAYLINE/ip/DELAYLINE_Delays_0_0/sim/DELAYLINE_Delays_0_0.vhd" \
"../../../../DELAYLINE_TEST.ip_user_files/bd/DELAYLINE/ip/DELAYLINE_EDGE_DETECT_0_0/sim/DELAYLINE_EDGE_DETECT_0_0.vhd" \
"../../../../DELAYLINE_TEST.ip_user_files/bd/DELAYLINE/sim/DELAYLINE.vhd" \
"../../../../DELAYLINE_TEST.srcs/sources_1/bd/DELAYLINE/hdl/DELAYLINE_wrapper.vhd" \
"../../../../DELAYLINE_TEST.srcs/sim_1/new/DELAYLINE_TB.vhd" \

# Do not sort compile order
nosort
