// Seed: 2007495459
module module_0 (
    output tri0 id_0,
    input supply0 id_1,
    input tri0 id_2,
    output tri1 id_3,
    input wor id_4,
    input tri id_5,
    output wire id_6,
    input wand id_7,
    input tri1 id_8,
    input wand id_9,
    input tri0 id_10
);
  wand id_12 = 1;
  tri  id_13 = 1;
  wire id_14;
  id_15(
      1, id_2
  );
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    input uwire id_2,
    output supply1 id_3,
    input wand id_4,
    input wor id_5,
    output wire id_6,
    input wor id_7,
    input tri0 id_8,
    output wire id_9,
    input supply1 id_10,
    input tri id_11,
    output tri1 id_12,
    input wire id_13,
    output wor id_14
);
  wire id_16;
  module_0(
      id_6, id_10, id_2, id_3, id_5, id_2, id_14, id_4, id_0, id_11, id_2
  );
endmodule
