--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Program_Files\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3
-s 3 -n 3 -fastpaths -xml TEST_TOP.twx TEST_TOP.ncd -o TEST_TOP.twr
TEST_TOP.pcf -ucf test.ucf

Design file:              TEST_TOP.ncd
Physical constraint file: TEST_TOP.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1473 paths analyzed, 409 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.336ns.
--------------------------------------------------------------------------------

Paths for end point tx/bitTmr_9 (SLICE_X28Y38.C1), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx/bitTmr_0 (FF)
  Destination:          tx/bitTmr_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.294ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.262 - 0.269)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tx/bitTmr_0 to tx/bitTmr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y38.AQ      Tcko                  0.447   tx/bitTmr<2>
                                                       tx/bitTmr_0
    SLICE_X22Y36.A4      net (fanout=2)        0.872   tx/bitTmr<0>
    SLICE_X22Y36.COUT    Topcya                0.379   tx/Mcount_bitTmr_cy<3>
                                                       tx/Mcount_bitTmr_lut<0>_INV_0
                                                       tx/Mcount_bitTmr_cy<3>
    SLICE_X22Y37.CIN     net (fanout=1)        0.003   tx/Mcount_bitTmr_cy<3>
    SLICE_X22Y37.COUT    Tbyp                  0.076   tx/Mcount_bitTmr_cy<7>
                                                       tx/Mcount_bitTmr_cy<7>
    SLICE_X22Y38.CIN     net (fanout=1)        0.003   tx/Mcount_bitTmr_cy<7>
    SLICE_X22Y38.BMUX    Tcinb                 0.292   tx/Mcount_bitTmr_cy<11>
                                                       tx/Mcount_bitTmr_cy<11>
    SLICE_X28Y38.C1      net (fanout=1)        0.881   tx/Result<9>
    SLICE_X28Y38.CLK     Tas                   0.341   tx/bitTmr<10>
                                                       tx/bitTmr_9_rstpot
                                                       tx/bitTmr_9
    -------------------------------------------------  ---------------------------
    Total                                      3.294ns (1.535ns logic, 1.759ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx/bitTmr_2 (FF)
  Destination:          tx/bitTmr_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.165ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.262 - 0.269)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tx/bitTmr_2 to tx/bitTmr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y38.DQ      Tcko                  0.447   tx/bitTmr<2>
                                                       tx/bitTmr_2
    SLICE_X22Y36.C2      net (fanout=2)        0.845   tx/bitTmr<2>
    SLICE_X22Y36.COUT    Topcyc                0.277   tx/Mcount_bitTmr_cy<3>
                                                       tx/bitTmr<2>_rt
                                                       tx/Mcount_bitTmr_cy<3>
    SLICE_X22Y37.CIN     net (fanout=1)        0.003   tx/Mcount_bitTmr_cy<3>
    SLICE_X22Y37.COUT    Tbyp                  0.076   tx/Mcount_bitTmr_cy<7>
                                                       tx/Mcount_bitTmr_cy<7>
    SLICE_X22Y38.CIN     net (fanout=1)        0.003   tx/Mcount_bitTmr_cy<7>
    SLICE_X22Y38.BMUX    Tcinb                 0.292   tx/Mcount_bitTmr_cy<11>
                                                       tx/Mcount_bitTmr_cy<11>
    SLICE_X28Y38.C1      net (fanout=1)        0.881   tx/Result<9>
    SLICE_X28Y38.CLK     Tas                   0.341   tx/bitTmr<10>
                                                       tx/bitTmr_9_rstpot
                                                       tx/bitTmr_9
    -------------------------------------------------  ---------------------------
    Total                                      3.165ns (1.433ns logic, 1.732ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx/bitTmr_1 (FF)
  Destination:          tx/bitTmr_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.118ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.262 - 0.269)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tx/bitTmr_1 to tx/bitTmr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y38.CQ      Tcko                  0.447   tx/bitTmr<2>
                                                       tx/bitTmr_1
    SLICE_X22Y36.B4      net (fanout=2)        0.695   tx/bitTmr<1>
    SLICE_X22Y36.COUT    Topcyb                0.380   tx/Mcount_bitTmr_cy<3>
                                                       tx/bitTmr<1>_rt
                                                       tx/Mcount_bitTmr_cy<3>
    SLICE_X22Y37.CIN     net (fanout=1)        0.003   tx/Mcount_bitTmr_cy<3>
    SLICE_X22Y37.COUT    Tbyp                  0.076   tx/Mcount_bitTmr_cy<7>
                                                       tx/Mcount_bitTmr_cy<7>
    SLICE_X22Y38.CIN     net (fanout=1)        0.003   tx/Mcount_bitTmr_cy<7>
    SLICE_X22Y38.BMUX    Tcinb                 0.292   tx/Mcount_bitTmr_cy<11>
                                                       tx/Mcount_bitTmr_cy<11>
    SLICE_X28Y38.C1      net (fanout=1)        0.881   tx/Result<9>
    SLICE_X28Y38.CLK     Tas                   0.341   tx/bitTmr<10>
                                                       tx/bitTmr_9_rstpot
                                                       tx/bitTmr_9
    -------------------------------------------------  ---------------------------
    Total                                      3.118ns (1.536ns logic, 1.582ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point tx/bitTmr_9 (SLICE_X28Y38.C3), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx/bitTmr_8 (FF)
  Destination:          tx/bitTmr_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.193ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tx/bitTmr_8 to tx/bitTmr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y38.BQ      Tcko                  0.408   tx/bitTmr<10>
                                                       tx/bitTmr_8
    SLICE_X25Y38.B3      net (fanout=2)        0.698   tx/bitTmr<8>
    SLICE_X25Y38.B       Tilo                  0.259   tx/txState_FSM_FFd2
                                                       tx/bitDone<13>2
    SLICE_X23Y38.D5      net (fanout=4)        0.414   tx/bitDone<13>1
    SLICE_X23Y38.D       Tilo                  0.259   tx/bitTmr<13>
                                                       tx/bitDone_01
    SLICE_X28Y38.C3      net (fanout=13)       0.814   tx/bitDone_0
    SLICE_X28Y38.CLK     Tas                   0.341   tx/bitTmr<10>
                                                       tx/bitTmr_9_rstpot
                                                       tx/bitTmr_9
    -------------------------------------------------  ---------------------------
    Total                                      3.193ns (1.267ns logic, 1.926ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx/bitTmr_3 (FF)
  Destination:          tx/bitTmr_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.187ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.262 - 0.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tx/bitTmr_3 to tx/bitTmr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y36.AQ      Tcko                  0.391   tx/bitTmr<6>
                                                       tx/bitTmr_3
    SLICE_X25Y38.B4      net (fanout=2)        0.709   tx/bitTmr<3>
    SLICE_X25Y38.B       Tilo                  0.259   tx/txState_FSM_FFd2
                                                       tx/bitDone<13>2
    SLICE_X23Y38.D5      net (fanout=4)        0.414   tx/bitDone<13>1
    SLICE_X23Y38.D       Tilo                  0.259   tx/bitTmr<13>
                                                       tx/bitDone_01
    SLICE_X28Y38.C3      net (fanout=13)       0.814   tx/bitDone_0
    SLICE_X28Y38.CLK     Tas                   0.341   tx/bitTmr<10>
                                                       tx/bitTmr_9_rstpot
                                                       tx/bitTmr_9
    -------------------------------------------------  ---------------------------
    Total                                      3.187ns (1.250ns logic, 1.937ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx/bitTmr_1 (FF)
  Destination:          tx/bitTmr_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.167ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.262 - 0.269)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tx/bitTmr_1 to tx/bitTmr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y38.CQ      Tcko                  0.447   tx/bitTmr<2>
                                                       tx/bitTmr_1
    SLICE_X25Y38.B2      net (fanout=2)        0.633   tx/bitTmr<1>
    SLICE_X25Y38.B       Tilo                  0.259   tx/txState_FSM_FFd2
                                                       tx/bitDone<13>2
    SLICE_X23Y38.D5      net (fanout=4)        0.414   tx/bitDone<13>1
    SLICE_X23Y38.D       Tilo                  0.259   tx/bitTmr<13>
                                                       tx/bitDone_01
    SLICE_X28Y38.C3      net (fanout=13)       0.814   tx/bitDone_0
    SLICE_X28Y38.CLK     Tas                   0.341   tx/bitTmr<10>
                                                       tx/bitTmr_9_rstpot
                                                       tx/bitTmr_9
    -------------------------------------------------  ---------------------------
    Total                                      3.167ns (1.306ns logic, 1.861ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point rx/bitTmr_4 (SLICE_X22Y43.C1), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rx/bitTmr_6 (FF)
  Destination:          rx/bitTmr_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.152ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.250 - 0.259)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rx/bitTmr_6 to rx/bitTmr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.AQ      Tcko                  0.391   rx/bitTmr<8>
                                                       rx/bitTmr_6
    SLICE_X20Y42.B1      net (fanout=5)        0.738   rx/bitTmr<6>
    SLICE_X20Y42.B       Tilo                  0.205   rx/bitTmr<1>
                                                       rx/PWR_10_o_bitTmr[10]_equal_15_o<10>_SW0
    SLICE_X25Y42.B5      net (fanout=10)       0.449   N2
    SLICE_X25Y42.B       Tilo                  0.259   rx/bitTmr<10>
                                                       rx/PWR_10_o_bitTmr[10]_equal_15_o<10>
    SLICE_X22Y43.C1      net (fanout=4)        0.821   rx/PWR_10_o_bitTmr[10]_equal_15_o
    SLICE_X22Y43.CLK     Tas                   0.289   rx/bitTmr<5>
                                                       rx/Mmux_bitTmr[10]_GND_10_o_mux_19_OUT6
                                                       rx/bitTmr_4
    -------------------------------------------------  ---------------------------
    Total                                      3.152ns (1.144ns logic, 2.008ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rx/bitTmr_7 (FF)
  Destination:          rx/bitTmr_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.032ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.250 - 0.259)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rx/bitTmr_7 to rx/bitTmr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.BQ      Tcko                  0.391   rx/bitTmr<8>
                                                       rx/bitTmr_7
    SLICE_X20Y42.B4      net (fanout=4)        0.618   rx/bitTmr<7>
    SLICE_X20Y42.B       Tilo                  0.205   rx/bitTmr<1>
                                                       rx/PWR_10_o_bitTmr[10]_equal_15_o<10>_SW0
    SLICE_X25Y42.B5      net (fanout=10)       0.449   N2
    SLICE_X25Y42.B       Tilo                  0.259   rx/bitTmr<10>
                                                       rx/PWR_10_o_bitTmr[10]_equal_15_o<10>
    SLICE_X22Y43.C1      net (fanout=4)        0.821   rx/PWR_10_o_bitTmr[10]_equal_15_o
    SLICE_X22Y43.CLK     Tas                   0.289   rx/bitTmr<5>
                                                       rx/Mmux_bitTmr[10]_GND_10_o_mux_19_OUT6
                                                       rx/bitTmr_4
    -------------------------------------------------  ---------------------------
    Total                                      3.032ns (1.144ns logic, 1.888ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rx/bitTmr_10 (FF)
  Destination:          rx/bitTmr_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.972ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.250 - 0.266)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rx/bitTmr_10 to rx/bitTmr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y42.CQ      Tcko                  0.391   rx/bitTmr<10>
                                                       rx/bitTmr_10
    SLICE_X20Y42.B3      net (fanout=2)        0.558   rx/bitTmr<10>
    SLICE_X20Y42.B       Tilo                  0.205   rx/bitTmr<1>
                                                       rx/PWR_10_o_bitTmr[10]_equal_15_o<10>_SW0
    SLICE_X25Y42.B5      net (fanout=10)       0.449   N2
    SLICE_X25Y42.B       Tilo                  0.259   rx/bitTmr<10>
                                                       rx/PWR_10_o_bitTmr[10]_equal_15_o<10>
    SLICE_X22Y43.C1      net (fanout=4)        0.821   rx/PWR_10_o_bitTmr[10]_equal_15_o
    SLICE_X22Y43.CLK     Tas                   0.289   rx/bitTmr<5>
                                                       rx/Mmux_bitTmr[10]_GND_10_o_mux_19_OUT6
                                                       rx/bitTmr_4
    -------------------------------------------------  ---------------------------
    Total                                      2.972ns (1.144ns logic, 1.828ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point control/curState_FSM_FFd1 (SLICE_X21Y41.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               control/curState_FSM_FFd1 (FF)
  Destination:          control/curState_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: control/curState_FSM_FFd1 to control/curState_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y41.AQ      Tcko                  0.198   control/curState_FSM_FFd2
                                                       control/curState_FSM_FFd1
    SLICE_X21Y41.A6      net (fanout=2)        0.023   control/curState_FSM_FFd1
    SLICE_X21Y41.CLK     Tah         (-Th)    -0.215   control/curState_FSM_FFd2
                                                       control/curState_FSM_FFd1-In1
                                                       control/curState_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point rx/bitTmr_9 (SLICE_X25Y42.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rx/bitTmr_9 (FF)
  Destination:          rx/bitTmr_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rx/bitTmr_9 to rx/bitTmr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y42.AQ      Tcko                  0.198   rx/bitTmr<10>
                                                       rx/bitTmr_9
    SLICE_X25Y42.A6      net (fanout=3)        0.027   rx/bitTmr<9>
    SLICE_X25Y42.CLK     Tah         (-Th)    -0.215   rx/bitTmr<10>
                                                       rx/Mmux_bitTmr[10]_GND_10_o_mux_19_OUT111
                                                       rx/bitTmr_9
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point rx/bitTmr_0 (SLICE_X20Y42.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rx/bitTmr_0 (FF)
  Destination:          rx/bitTmr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rx/bitTmr_0 to rx/bitTmr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y42.AQ      Tcko                  0.200   rx/bitTmr<1>
                                                       rx/bitTmr_0
    SLICE_X20Y42.A6      net (fanout=12)       0.054   rx/bitTmr<0>
    SLICE_X20Y42.CLK     Tah         (-Th)    -0.190   rx/bitTmr<1>
                                                       rx/Mmux_bitTmr[10]_GND_10_o_mux_19_OUT12
                                                       rx/bitTmr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.390ns logic, 0.054ns route)
                                                       (87.8% logic, 12.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: tx/bitIndex<3>/CLK
  Logical resource: tx/bitIndex_0/CK
  Location pin: SLICE_X24Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: tx/bitIndex<3>/CLK
  Logical resource: tx/bitIndex_1/CK
  Location pin: SLICE_X24Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.336|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1473 paths, 0 nets, and 499 connections

Design statistics:
   Minimum period:   3.336ns{1}   (Maximum frequency: 299.760MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 14 14:24:51 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 173 MB



