#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-sverilog' '+vc' '-Mupdate' '-line' '-full64' '-kdb' '-lca' '-nc' '-debug_access+all+reverse' '+warn=noTFIPC' '+warn=noDEBUG_DEP' '+warn=noENUMASSIGN' '+warn=noLCA_FEATURES_ENABLED' '+define+CLOCK_PERIOD=100.0' 'test/pipeline_test.sv' 'test/pipeline_print.c' 'test/mem.sv' 'verilog/pipeline.sv' 'verilog/regfile.sv' 'verilog/icache.sv' 'verilog/mult.sv' 'verilog/mult_stage.sv' '-o' 'simv'  -static_dbgen_only -daidir=$1 2>&1
