
---------- Begin Simulation Statistics ----------
final_tick                                57723702500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 205521                       # Simulator instruction rate (inst/s)
host_mem_usage                                4436544                       # Number of bytes of host memory used
host_op_rate                                   342413                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    95.15                       # Real time elapsed on the host
host_tick_rate                              606667780                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    19555028                       # Number of instructions simulated
sim_ops                                      32580213                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057724                       # Number of seconds simulated
sim_ticks                                 57723702500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               85                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     85                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000001                       # Number of instructions committed
system.cpu0.committedOps                     14509368                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             11.544739                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1920441                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1871002                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       365550                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    7295814                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        28449                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       95477426                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.086620                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2313331                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          252                       # TLB misses on write requests
system.cpu0.numCycles                       115447405                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               1997      0.01%      0.01% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                4979363     34.32%     34.33% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    36      0.00%     34.33% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1447      0.01%     34.34% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd              1090392      7.52%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  112      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1140      0.01%     41.87% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     41.87% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1367      0.01%     41.88% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     41.88% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1866      0.01%     41.89% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                 1287      0.01%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 426      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                2      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::MemRead                 42409      0.29%     42.19% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               389289      2.68%     44.88% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead          1092474      7.53%     52.40% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         6905749     47.60%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                14509368                       # Class of committed instruction
system.cpu0.tickCycles                       19969979                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   40                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     80                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    9555027                       # Number of instructions committed
system.cpu1.committedOps                     18070845                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             12.082373                       # CPI: cycles per instruction
system.cpu1.discardedOps                      3338715                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2390736                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        31509                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1753704                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1204                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       84376915                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.082765                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    3182437                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          222                       # TLB misses on write requests
system.cpu1.numCycles                       115447405                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              37251      0.21%      0.21% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               14187579     78.51%     78.72% # Class of committed instruction
system.cpu1.op_class_0::IntMult                 38956      0.22%     78.93% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1365      0.01%     78.94% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                23822      0.13%     79.07% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     79.07% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  160      0.00%     79.07% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     79.07% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     79.07% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     79.07% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     79.07% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     79.07% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   946      0.01%     79.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     79.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1027      0.01%     79.08% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     79.08% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 26376      0.15%     79.23% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc               108472      0.60%     79.83% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.83% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.83% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 446      0.00%     79.83% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.83% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.83% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.83% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.83% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.83% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.83% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.83% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.83% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     79.83% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.83% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.83% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.83% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.83% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.83% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.83% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.83% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.83% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.83% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.83% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.83% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.83% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.83% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.83% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.83% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.83% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.83% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1956358     10.83%     90.66% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1589079      8.79%     99.45% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            62302      0.34%     99.80% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           36694      0.20%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                18070845                       # Class of committed instruction
system.cpu1.tickCycles                       31070490                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   39                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1317188                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2635418                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3080287                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1252                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6160640                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1252                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             365912                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       957485                       # Transaction distribution
system.membus.trans_dist::CleanEvict           359703                       # Transaction distribution
system.membus.trans_dist::ReadExReq            952318                       # Transaction distribution
system.membus.trans_dist::ReadExResp           952318                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        365912                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3953648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3953648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3953648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    145645760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    145645760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               145645760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1318230                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1318230    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1318230                       # Request fanout histogram
system.membus.reqLayer4.occupancy          6867697500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              11.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6944802500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  57723702500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2302147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2302147                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2302147                       # number of overall hits
system.cpu0.icache.overall_hits::total        2302147                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        11117                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11117                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        11117                       # number of overall misses
system.cpu0.icache.overall_misses::total        11117                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    274240500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    274240500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    274240500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    274240500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2313264                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2313264                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2313264                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2313264                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004806                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004806                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004806                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004806                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 24668.570658                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 24668.570658                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 24668.570658                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 24668.570658                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11101                       # number of writebacks
system.cpu0.icache.writebacks::total            11101                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11117                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11117                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11117                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11117                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    263123500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    263123500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    263123500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    263123500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.004806                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004806                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.004806                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004806                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23668.570658                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23668.570658                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23668.570658                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23668.570658                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11101                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2302147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2302147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        11117                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11117                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    274240500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    274240500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2313264                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2313264                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004806                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004806                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 24668.570658                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 24668.570658                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11117                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11117                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    263123500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    263123500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.004806                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004806                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23668.570658                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23668.570658                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57723702500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999763                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2313264                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11117                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           208.083476                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999763                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         18517229                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        18517229                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57723702500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57723702500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57723702500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57723702500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57723702500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57723702500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7320147                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7320147                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7320147                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7320147                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1465696                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1465696                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1465696                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1465696                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  99146026500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  99146026500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  99146026500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  99146026500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      8785843                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      8785843                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      8785843                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      8785843                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.166825                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.166825                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.166825                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.166825                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 67644.331771                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 67644.331771                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 67644.331771                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67644.331771                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       912930                       # number of writebacks
system.cpu0.dcache.writebacks::total           912930                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       546118                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       546118                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       546118                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       546118                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       919578                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       919578                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       919578                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       919578                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  78381478500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  78381478500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  78381478500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  78381478500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.104666                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.104666                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.104666                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.104666                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 85236.356785                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85236.356785                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 85236.356785                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85236.356785                       # average overall mshr miss latency
system.cpu0.dcache.replacements                919561                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1495639                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1495639                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         9372                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9372                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    326776500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    326776500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1505011                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1505011                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.006227                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006227                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 34867.317542                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34867.317542                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          334                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          334                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         9038                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9038                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    303745500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    303745500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.006005                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006005                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 33607.601239                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 33607.601239                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5824508                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5824508                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1456324                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1456324                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  98819250000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  98819250000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.200022                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.200022                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67855.264351                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67855.264351                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       545784                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       545784                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       910540                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       910540                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  78077733000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  78077733000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 85748.822677                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 85748.822677                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57723702500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999778                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8239724                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           919577                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.960342                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999778                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         71206321                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        71206321                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57723702500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  57723702500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57723702500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1642695                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1642695                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1642695                       # number of overall hits
system.cpu1.icache.overall_hits::total        1642695                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1539689                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1539689                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1539689                       # number of overall misses
system.cpu1.icache.overall_misses::total      1539689                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  43334534000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  43334534000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  43334534000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  43334534000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3182384                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3182384                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3182384                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3182384                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.483816                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.483816                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.483816                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.483816                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 28144.991618                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 28144.991618                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 28144.991618                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 28144.991618                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1539672                       # number of writebacks
system.cpu1.icache.writebacks::total          1539672                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1539689                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1539689                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1539689                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1539689                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  41794846000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  41794846000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  41794846000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  41794846000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.483816                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.483816                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.483816                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.483816                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 27144.992268                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 27144.992268                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 27144.992268                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 27144.992268                       # average overall mshr miss latency
system.cpu1.icache.replacements               1539672                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1642695                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1642695                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1539689                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1539689                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  43334534000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  43334534000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3182384                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3182384                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.483816                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.483816                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 28144.991618                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 28144.991618                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1539689                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1539689                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  41794846000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  41794846000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.483816                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.483816                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 27144.992268                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 27144.992268                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57723702500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999753                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3182383                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1539688                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.066901                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999753                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         26998760                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        26998760                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57723702500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57723702500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57723702500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57723702500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57723702500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57723702500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3254456                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3254456                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3254456                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3254456                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       692889                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        692889                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       692889                       # number of overall misses
system.cpu1.dcache.overall_misses::total       692889                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  19476017500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19476017500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  19476017500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19476017500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      3947345                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3947345                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      3947345                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3947345                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.175533                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.175533                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.175533                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.175533                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 28108.423571                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28108.423571                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 28108.423571                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28108.423571                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       364092                       # number of writebacks
system.cpu1.dcache.writebacks::total           364092                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        82920                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        82920                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        82920                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        82920                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       609969                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       609969                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       609969                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       609969                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  15611752500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  15611752500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  15611752500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  15611752500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.154526                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.154526                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.154526                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.154526                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 25594.337581                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 25594.337581                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 25594.337581                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 25594.337581                       # average overall mshr miss latency
system.cpu1.dcache.replacements                609953                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1876520                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1876520                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       445636                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       445636                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  10883802500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10883802500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2322156                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2322156                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.191906                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.191906                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 24423.077355                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 24423.077355                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        17278                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        17278                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       428358                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       428358                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  10027449500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10027449500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.184466                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.184466                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 23409.039869                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23409.039869                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1377936                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1377936                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       247253                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       247253                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   8592215000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   8592215000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1625189                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1625189                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.152138                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.152138                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 34750.700699                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 34750.700699                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        65642                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        65642                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       181611                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       181611                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   5584303000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   5584303000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.111748                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.111748                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 30748.704649                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 30748.704649                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57723702500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999768                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3864425                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           609969                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.335445                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999768                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         32188729                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        32188729                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57723702500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  57723702500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57723702500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9346                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                7718                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1233940                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              511118                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1762122                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9346                       # number of overall hits
system.l2.overall_hits::.cpu0.data               7718                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1233940                       # number of overall hits
system.l2.overall_hits::.cpu1.data             511118                       # number of overall hits
system.l2.overall_hits::total                 1762122                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1771                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            911860                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst            305749                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             98851                       # number of demand (read+write) misses
system.l2.demand_misses::total                1318231                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1771                       # number of overall misses
system.l2.overall_misses::.cpu0.data           911860                       # number of overall misses
system.l2.overall_misses::.cpu1.inst           305749                       # number of overall misses
system.l2.overall_misses::.cpu1.data            98851                       # number of overall misses
system.l2.overall_misses::total               1318231                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    142871500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  76883888500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst  26464392000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   9048973000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     112540125000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    142871500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  76883888500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst  26464392000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   9048973000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    112540125000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11117                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          919578                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1539689                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          609969                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3080353                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11117                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         919578                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1539689                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         609969                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3080353                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.159306                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.991607                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.198578                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.162059                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.427948                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.159306                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.991607                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.198578                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.162059                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.427948                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80672.783738                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84315.452482                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86555.939676                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 91541.542321                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85372.081980                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80672.783738                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84315.452482                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86555.939676                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 91541.542321                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85372.081980                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              957485                       # number of writebacks
system.l2.writebacks::total                    957485                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1771                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       911860                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst       305749                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        98851                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1318231                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1771                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       911860                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst       305749                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        98851                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1318231                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    125161500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  67765298500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst  23406902000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   8060463000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  99357825000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    125161500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  67765298500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst  23406902000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   8060463000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  99357825000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.159306                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.991607                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.198578                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.162059                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.427948                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.159306                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.991607                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.198578                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.162059                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.427948                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70672.783738                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 74315.463448                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76555.939676                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 81541.542321                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75372.089565                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70672.783738                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 74315.463448                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76555.939676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 81541.542321                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75372.089565                       # average overall mshr miss latency
system.l2.replacements                        1317852                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1277022                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1277022                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1277022                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1277022                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1550773                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1550773                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1550773                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1550773                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          588                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           588                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             1413                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           138419                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                139832                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         909127                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          43192                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              952319                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  76661516000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   3840991000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   80502507000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       910540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       181611                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1092151                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.998448                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.237827                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.871966                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84324.319924                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 88928.296907                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84533.131230                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       909127                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        43192                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         952319                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  67570256000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3409071000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  70979327000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.998448                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.237827                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.871966                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 74324.330924                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 78928.296907                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74533.141731                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9346                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1233940                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1243286                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1771                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst       305749                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           307520                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    142871500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst  26464392000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  26607263500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11117                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1539689                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1550806                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.159306                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.198578                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.198297                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80672.783738                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86555.939676                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86522.058728                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1771                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst       305749                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       307520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    125161500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst  23406902000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  23532063500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.159306                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.198578                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.198297                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70672.783738                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76555.939676                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76522.058728                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         6305                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       372699                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            379004                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2733                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        55659                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           58392                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    222372500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   5207982000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5430354500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         9038                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       428358                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        437396                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.302390                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.129936                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.133499                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 81365.715331                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 93569.449685                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92998.261748                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2733                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        55659                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        58392                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    195042500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   4651392000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4846434500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.302390                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.129936                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.133499                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 71365.715331                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 83569.449685                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82998.261748                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  57723702500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.503178                       # Cycle average of tags in use
system.l2.tags.total_refs                     6160051                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1318876                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.670682                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.020108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.700878                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      736.837385                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      122.079414                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      133.865392                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.027363                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002638                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.719568                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.119218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.130728                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999515                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          203                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          624                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  50603996                       # Number of tag accesses
system.l2.tags.data_accesses                 50603996                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57723702500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        113344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      58358976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst      19567936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       6326464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           84366720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       113344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst     19567936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      19681280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     61279040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        61279040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1771                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         911859                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst         305749                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          98851                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1318230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       957485                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             957485                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1963561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1011005418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        338993085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        109599068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1461561133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1963561                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    338993085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        340956646                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1061592333                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1061592333                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1061592333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1963561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1011005418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       338993085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       109599068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2523153465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    957449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1771.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    911846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples    305749.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     95247.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000149739250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        59606                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        59606                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3418769                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             899546                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1318230                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     957485                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1318230                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   957485                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3617                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    36                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            180609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             60326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             64815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             59907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             59809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             66223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             79019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             77180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             59928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             76556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            60154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            84404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           114323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            82379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            62963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           126018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             59194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             59356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             59289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             59250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             59765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             59190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            59198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            60216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            59316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            59197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            59266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            59243                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.90                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  20371915500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6573065000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             45020909250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15496.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34246.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1097389                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  856287                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1318230                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               957485                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  692028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  487283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  128028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  34315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  58167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  60354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  60928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  60290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  60288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  60424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  60403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  64062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  66836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  61851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  63376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  63817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  60537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  60196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  59761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       318357                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    456.742487                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   266.298301                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   403.866461                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        86306     27.11%     27.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        68307     21.46%     48.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        22537      7.08%     55.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        16703      5.25%     60.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10229      3.21%     64.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9707      3.05%     67.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9291      2.92%     70.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8272      2.60%     72.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        87005     27.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       318357                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        59606                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.054961                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.694482                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      6.792521                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          59514     99.85%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            23      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            23      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           10      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           14      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            2      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            5      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         59606                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        59606                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.062628                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.057477                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.433037                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            58129     97.52%     97.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              400      0.67%     98.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              257      0.43%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              506      0.85%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              269      0.45%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               45      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         59606                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               84135232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  231488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                61275456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                84366720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             61279040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1457.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1061.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1461.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1061.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   57723664000                       # Total gap between requests
system.mem_ctrls.avgGap                      25365.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       113344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     58358144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst     19567936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      6095808                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     61275456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1963560.809357299935                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1010991004.951562166214                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 338993085.206202745438                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 105603205.199805051088                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1061530244.010248661041                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1771                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       911859                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst       305749                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        98851                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       957485                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     52531500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  30171148250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst  10794108000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   4003121500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1448771761500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29662.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     33087.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35303.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     40496.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1513101.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1162463400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            617841180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          4760416500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2478904920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4556326320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      25896800310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        358069920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        39830822550                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        690.025428                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    684454250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1927380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  55111868250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1110669840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            590323635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4625920320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2518874460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4556326320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      25775611470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        460123680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        39637849725                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        686.682385                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    935355750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1927380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  54860966750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  57723702500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1988201                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2234507                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1550773                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          612859                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1092151                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1092150                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1550806                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       437396                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        33335                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2758716                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      4619049                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1829891                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9240991                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1421952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    117280448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    197079040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     62339904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              378121344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1317852                       # Total snoops (count)
system.tol2bus.snoopTraffic                  61279040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4398205                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000285                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016870                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4396953     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1252      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4398205                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5908115000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         915052800                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        2309566930                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1386562577                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16687975                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  57723702500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
