#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x120c690 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x120c820 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x11fd2d0 .functor NOT 1, L_0x126c6d0, C4<0>, C4<0>, C4<0>;
L_0x126c4b0 .functor XOR 2, L_0x126c350, L_0x126c410, C4<00>, C4<00>;
L_0x126c5c0 .functor XOR 2, L_0x126c4b0, L_0x126c520, C4<00>, C4<00>;
v0x1263400_0 .net *"_ivl_10", 1 0, L_0x126c520;  1 drivers
v0x1263500_0 .net *"_ivl_12", 1 0, L_0x126c5c0;  1 drivers
v0x12635e0_0 .net *"_ivl_2", 1 0, L_0x1266720;  1 drivers
v0x12636a0_0 .net *"_ivl_4", 1 0, L_0x126c350;  1 drivers
v0x1263780_0 .net *"_ivl_6", 1 0, L_0x126c410;  1 drivers
v0x12638b0_0 .net *"_ivl_8", 1 0, L_0x126c4b0;  1 drivers
v0x1263990_0 .net "a", 0 0, v0x125d9c0_0;  1 drivers
v0x1263a30_0 .net "b", 0 0, v0x125da60_0;  1 drivers
v0x1263ad0_0 .net "c", 0 0, v0x125db00_0;  1 drivers
v0x1263b70_0 .var "clk", 0 0;
v0x1263c10_0 .net "d", 0 0, v0x125dc40_0;  1 drivers
v0x1263cb0_0 .net "out_pos_dut", 0 0, L_0x126bf60;  1 drivers
v0x1263d50_0 .net "out_pos_ref", 0 0, L_0x1265280;  1 drivers
v0x1263df0_0 .net "out_sop_dut", 0 0, L_0x1269e00;  1 drivers
v0x1263e90_0 .net "out_sop_ref", 0 0, L_0x1238170;  1 drivers
v0x1263f30_0 .var/2u "stats1", 223 0;
v0x1263fd0_0 .var/2u "strobe", 0 0;
v0x1264070_0 .net "tb_match", 0 0, L_0x126c6d0;  1 drivers
v0x1264140_0 .net "tb_mismatch", 0 0, L_0x11fd2d0;  1 drivers
v0x12641e0_0 .net "wavedrom_enable", 0 0, v0x125df10_0;  1 drivers
v0x12642b0_0 .net "wavedrom_title", 511 0, v0x125dfb0_0;  1 drivers
L_0x1266720 .concat [ 1 1 0 0], L_0x1265280, L_0x1238170;
L_0x126c350 .concat [ 1 1 0 0], L_0x1265280, L_0x1238170;
L_0x126c410 .concat [ 1 1 0 0], L_0x126bf60, L_0x1269e00;
L_0x126c520 .concat [ 1 1 0 0], L_0x1265280, L_0x1238170;
L_0x126c6d0 .cmp/eeq 2, L_0x1266720, L_0x126c5c0;
S_0x120c9b0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x120c820;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x11fd6b0 .functor AND 1, v0x125db00_0, v0x125dc40_0, C4<1>, C4<1>;
L_0x11fda90 .functor NOT 1, v0x125d9c0_0, C4<0>, C4<0>, C4<0>;
L_0x11fde70 .functor NOT 1, v0x125da60_0, C4<0>, C4<0>, C4<0>;
L_0x11fe0f0 .functor AND 1, L_0x11fda90, L_0x11fde70, C4<1>, C4<1>;
L_0x1217220 .functor AND 1, L_0x11fe0f0, v0x125db00_0, C4<1>, C4<1>;
L_0x1238170 .functor OR 1, L_0x11fd6b0, L_0x1217220, C4<0>, C4<0>;
L_0x1264700 .functor NOT 1, v0x125da60_0, C4<0>, C4<0>, C4<0>;
L_0x1264770 .functor OR 1, L_0x1264700, v0x125dc40_0, C4<0>, C4<0>;
L_0x1264880 .functor AND 1, v0x125db00_0, L_0x1264770, C4<1>, C4<1>;
L_0x1264940 .functor NOT 1, v0x125d9c0_0, C4<0>, C4<0>, C4<0>;
L_0x1264a10 .functor OR 1, L_0x1264940, v0x125da60_0, C4<0>, C4<0>;
L_0x1264a80 .functor AND 1, L_0x1264880, L_0x1264a10, C4<1>, C4<1>;
L_0x1264c00 .functor NOT 1, v0x125da60_0, C4<0>, C4<0>, C4<0>;
L_0x1264c70 .functor OR 1, L_0x1264c00, v0x125dc40_0, C4<0>, C4<0>;
L_0x1264b90 .functor AND 1, v0x125db00_0, L_0x1264c70, C4<1>, C4<1>;
L_0x1264e00 .functor NOT 1, v0x125d9c0_0, C4<0>, C4<0>, C4<0>;
L_0x1264f00 .functor OR 1, L_0x1264e00, v0x125dc40_0, C4<0>, C4<0>;
L_0x1264fc0 .functor AND 1, L_0x1264b90, L_0x1264f00, C4<1>, C4<1>;
L_0x1265170 .functor XNOR 1, L_0x1264a80, L_0x1264fc0, C4<0>, C4<0>;
v0x11fcc00_0 .net *"_ivl_0", 0 0, L_0x11fd6b0;  1 drivers
v0x11fd000_0 .net *"_ivl_12", 0 0, L_0x1264700;  1 drivers
v0x11fd3e0_0 .net *"_ivl_14", 0 0, L_0x1264770;  1 drivers
v0x11fd7c0_0 .net *"_ivl_16", 0 0, L_0x1264880;  1 drivers
v0x11fdba0_0 .net *"_ivl_18", 0 0, L_0x1264940;  1 drivers
v0x11fdf80_0 .net *"_ivl_2", 0 0, L_0x11fda90;  1 drivers
v0x11fe200_0 .net *"_ivl_20", 0 0, L_0x1264a10;  1 drivers
v0x125bf30_0 .net *"_ivl_24", 0 0, L_0x1264c00;  1 drivers
v0x125c010_0 .net *"_ivl_26", 0 0, L_0x1264c70;  1 drivers
v0x125c0f0_0 .net *"_ivl_28", 0 0, L_0x1264b90;  1 drivers
v0x125c1d0_0 .net *"_ivl_30", 0 0, L_0x1264e00;  1 drivers
v0x125c2b0_0 .net *"_ivl_32", 0 0, L_0x1264f00;  1 drivers
v0x125c390_0 .net *"_ivl_36", 0 0, L_0x1265170;  1 drivers
L_0x7f5f42526018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x125c450_0 .net *"_ivl_38", 0 0, L_0x7f5f42526018;  1 drivers
v0x125c530_0 .net *"_ivl_4", 0 0, L_0x11fde70;  1 drivers
v0x125c610_0 .net *"_ivl_6", 0 0, L_0x11fe0f0;  1 drivers
v0x125c6f0_0 .net *"_ivl_8", 0 0, L_0x1217220;  1 drivers
v0x125c7d0_0 .net "a", 0 0, v0x125d9c0_0;  alias, 1 drivers
v0x125c890_0 .net "b", 0 0, v0x125da60_0;  alias, 1 drivers
v0x125c950_0 .net "c", 0 0, v0x125db00_0;  alias, 1 drivers
v0x125ca10_0 .net "d", 0 0, v0x125dc40_0;  alias, 1 drivers
v0x125cad0_0 .net "out_pos", 0 0, L_0x1265280;  alias, 1 drivers
v0x125cb90_0 .net "out_sop", 0 0, L_0x1238170;  alias, 1 drivers
v0x125cc50_0 .net "pos0", 0 0, L_0x1264a80;  1 drivers
v0x125cd10_0 .net "pos1", 0 0, L_0x1264fc0;  1 drivers
L_0x1265280 .functor MUXZ 1, L_0x7f5f42526018, L_0x1264a80, L_0x1265170, C4<>;
S_0x125ce90 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x120c820;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x125d9c0_0 .var "a", 0 0;
v0x125da60_0 .var "b", 0 0;
v0x125db00_0 .var "c", 0 0;
v0x125dba0_0 .net "clk", 0 0, v0x1263b70_0;  1 drivers
v0x125dc40_0 .var "d", 0 0;
v0x125dd30_0 .var/2u "fail", 0 0;
v0x125ddd0_0 .var/2u "fail1", 0 0;
v0x125de70_0 .net "tb_match", 0 0, L_0x126c6d0;  alias, 1 drivers
v0x125df10_0 .var "wavedrom_enable", 0 0;
v0x125dfb0_0 .var "wavedrom_title", 511 0;
E_0x120b000/0 .event negedge, v0x125dba0_0;
E_0x120b000/1 .event posedge, v0x125dba0_0;
E_0x120b000 .event/or E_0x120b000/0, E_0x120b000/1;
S_0x125d1c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x125ce90;
 .timescale -12 -12;
v0x125d400_0 .var/2s "i", 31 0;
E_0x120aea0 .event posedge, v0x125dba0_0;
S_0x125d500 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x125ce90;
 .timescale -12 -12;
v0x125d700_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x125d7e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x125ce90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x125e190 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x120c820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1265430 .functor NOT 1, v0x125da60_0, C4<0>, C4<0>, C4<0>;
L_0x12655d0 .functor AND 1, v0x125d9c0_0, L_0x1265430, C4<1>, C4<1>;
L_0x12656b0 .functor NOT 1, v0x125db00_0, C4<0>, C4<0>, C4<0>;
L_0x1265830 .functor AND 1, L_0x12655d0, L_0x12656b0, C4<1>, C4<1>;
L_0x1265970 .functor NOT 1, v0x125dc40_0, C4<0>, C4<0>, C4<0>;
L_0x1265af0 .functor AND 1, L_0x1265830, L_0x1265970, C4<1>, C4<1>;
L_0x1265c40 .functor NOT 1, v0x125d9c0_0, C4<0>, C4<0>, C4<0>;
L_0x1265dc0 .functor AND 1, L_0x1265c40, v0x125da60_0, C4<1>, C4<1>;
L_0x1265ed0 .functor NOT 1, v0x125db00_0, C4<0>, C4<0>, C4<0>;
L_0x1265f40 .functor AND 1, L_0x1265dc0, L_0x1265ed0, C4<1>, C4<1>;
L_0x12660b0 .functor NOT 1, v0x125dc40_0, C4<0>, C4<0>, C4<0>;
L_0x1266120 .functor AND 1, L_0x1265f40, L_0x12660b0, C4<1>, C4<1>;
L_0x1266250 .functor OR 1, L_0x1265af0, L_0x1266120, C4<0>, C4<0>;
L_0x1266360 .functor NOT 1, v0x125d9c0_0, C4<0>, C4<0>, C4<0>;
L_0x12661e0 .functor NOT 1, v0x125da60_0, C4<0>, C4<0>, C4<0>;
L_0x1266450 .functor AND 1, L_0x1266360, L_0x12661e0, C4<1>, C4<1>;
L_0x12665f0 .functor AND 1, L_0x1266450, v0x125db00_0, C4<1>, C4<1>;
L_0x12666b0 .functor NOT 1, v0x125dc40_0, C4<0>, C4<0>, C4<0>;
L_0x12667c0 .functor AND 1, L_0x12665f0, L_0x12666b0, C4<1>, C4<1>;
L_0x12668d0 .functor OR 1, L_0x1266250, L_0x12667c0, C4<0>, C4<0>;
L_0x1266a90 .functor NOT 1, v0x125d9c0_0, C4<0>, C4<0>, C4<0>;
L_0x1266b00 .functor NOT 1, v0x125da60_0, C4<0>, C4<0>, C4<0>;
L_0x1266c30 .functor AND 1, L_0x1266a90, L_0x1266b00, C4<1>, C4<1>;
L_0x1266d40 .functor NOT 1, v0x125db00_0, C4<0>, C4<0>, C4<0>;
L_0x1266e80 .functor AND 1, L_0x1266c30, L_0x1266d40, C4<1>, C4<1>;
L_0x1266f90 .functor AND 1, L_0x1266e80, v0x125dc40_0, C4<1>, C4<1>;
L_0x1267130 .functor OR 1, L_0x12668d0, L_0x1266f90, C4<0>, C4<0>;
L_0x1267240 .functor NOT 1, v0x125d9c0_0, C4<0>, C4<0>, C4<0>;
L_0x12673a0 .functor NOT 1, v0x125da60_0, C4<0>, C4<0>, C4<0>;
L_0x1267410 .functor AND 1, L_0x1267240, L_0x12673a0, C4<1>, C4<1>;
L_0x1267620 .functor AND 1, L_0x1267410, v0x125dc40_0, C4<1>, C4<1>;
L_0x12676e0 .functor AND 1, L_0x1267620, v0x125dc40_0, C4<1>, C4<1>;
L_0x12678b0 .functor OR 1, L_0x1267130, L_0x12676e0, C4<0>, C4<0>;
L_0x12679c0 .functor AND 1, v0x125d9c0_0, v0x125da60_0, C4<1>, C4<1>;
L_0x1267b50 .functor AND 1, L_0x12679c0, v0x125db00_0, C4<1>, C4<1>;
L_0x1267c10 .functor NOT 1, v0x125dc40_0, C4<0>, C4<0>, C4<0>;
L_0x1267db0 .functor AND 1, L_0x1267b50, L_0x1267c10, C4<1>, C4<1>;
L_0x1267ec0 .functor OR 1, L_0x12678b0, L_0x1267db0, C4<0>, C4<0>;
L_0x1267c80 .functor NOT 1, v0x125d9c0_0, C4<0>, C4<0>, C4<0>;
L_0x1267cf0 .functor AND 1, L_0x1267c80, v0x125da60_0, C4<1>, C4<1>;
L_0x1268120 .functor AND 1, L_0x1267cf0, v0x125dc40_0, C4<1>, C4<1>;
L_0x12681e0 .functor AND 1, L_0x1268120, v0x125dc40_0, C4<1>, C4<1>;
L_0x1268400 .functor OR 1, L_0x1267ec0, L_0x12681e0, C4<0>, C4<0>;
L_0x1268510 .functor NOT 1, v0x125da60_0, C4<0>, C4<0>, C4<0>;
L_0x12686f0 .functor AND 1, v0x125d9c0_0, L_0x1268510, C4<1>, C4<1>;
L_0x12687b0 .functor AND 1, L_0x12686f0, v0x125dc40_0, C4<1>, C4<1>;
L_0x12689f0 .functor AND 1, L_0x12687b0, v0x125dc40_0, C4<1>, C4<1>;
L_0x1268ab0 .functor OR 1, L_0x1268400, L_0x12689f0, C4<0>, C4<0>;
L_0x1268d50 .functor NOT 1, v0x125d9c0_0, C4<0>, C4<0>, C4<0>;
L_0x1268dc0 .functor AND 1, L_0x1268d50, v0x125db00_0, C4<1>, C4<1>;
L_0x1269020 .functor AND 1, L_0x1268dc0, v0x125dc40_0, C4<1>, C4<1>;
L_0x12690e0 .functor AND 1, L_0x1269020, v0x125dc40_0, C4<1>, C4<1>;
L_0x1269350 .functor OR 1, L_0x1268ab0, L_0x12690e0, C4<0>, C4<0>;
L_0x1269460 .functor AND 1, v0x125d9c0_0, v0x125da60_0, C4<1>, C4<1>;
L_0x1269ab0 .functor AND 1, L_0x1269460, v0x125dc40_0, C4<1>, C4<1>;
L_0x1269b70 .functor AND 1, L_0x1269ab0, v0x125dc40_0, C4<1>, C4<1>;
L_0x1269e00 .functor OR 1, L_0x1269350, L_0x1269b70, C4<0>, C4<0>;
L_0x1269f60 .functor NOT 1, v0x125d9c0_0, C4<0>, C4<0>, C4<0>;
L_0x126a1b0 .functor NOT 1, v0x125da60_0, C4<0>, C4<0>, C4<0>;
L_0x126a220 .functor OR 1, L_0x1269f60, L_0x126a1b0, C4<0>, C4<0>;
L_0x126a520 .functor NOT 1, v0x125db00_0, C4<0>, C4<0>, C4<0>;
L_0x126a590 .functor OR 1, L_0x126a220, L_0x126a520, C4<0>, C4<0>;
L_0x126a8a0 .functor OR 1, v0x125d9c0_0, v0x125da60_0, C4<0>, C4<0>;
L_0x126a910 .functor NOT 1, v0x125db00_0, C4<0>, C4<0>, C4<0>;
L_0x126ab90 .functor OR 1, L_0x126a8a0, L_0x126a910, C4<0>, C4<0>;
L_0x126aca0 .functor AND 1, L_0x126a590, L_0x126ab90, C4<1>, C4<1>;
L_0x126afd0 .functor NOT 1, v0x125d9c0_0, C4<0>, C4<0>, C4<0>;
L_0x126b040 .functor OR 1, L_0x126afd0, v0x125da60_0, C4<0>, C4<0>;
L_0x126b330 .functor OR 1, L_0x126b040, v0x125dc40_0, C4<0>, C4<0>;
L_0x126b3f0 .functor AND 1, L_0x126aca0, L_0x126b330, C4<1>, C4<1>;
L_0x126b740 .functor OR 1, v0x125d9c0_0, v0x125db00_0, C4<0>, C4<0>;
L_0x126b7b0 .functor OR 1, L_0x126b740, v0x125dc40_0, C4<0>, C4<0>;
L_0x126bac0 .functor AND 1, L_0x126b3f0, L_0x126b7b0, C4<1>, C4<1>;
L_0x126bbd0 .functor OR 1, v0x125d9c0_0, v0x125da60_0, C4<0>, C4<0>;
L_0x126bea0 .functor OR 1, L_0x126bbd0, v0x125dc40_0, C4<0>, C4<0>;
L_0x126bf60 .functor AND 1, L_0x126bac0, L_0x126bea0, C4<1>, C4<1>;
v0x125e350_0 .net *"_ivl_0", 0 0, L_0x1265430;  1 drivers
v0x125e430_0 .net *"_ivl_10", 0 0, L_0x1265af0;  1 drivers
v0x125e510_0 .net *"_ivl_100", 0 0, L_0x1269020;  1 drivers
v0x125e600_0 .net *"_ivl_102", 0 0, L_0x12690e0;  1 drivers
v0x125e6e0_0 .net *"_ivl_104", 0 0, L_0x1269350;  1 drivers
v0x125e810_0 .net *"_ivl_106", 0 0, L_0x1269460;  1 drivers
v0x125e8f0_0 .net *"_ivl_108", 0 0, L_0x1269ab0;  1 drivers
v0x125e9d0_0 .net *"_ivl_110", 0 0, L_0x1269b70;  1 drivers
v0x125eab0_0 .net *"_ivl_114", 0 0, L_0x1269f60;  1 drivers
v0x125ec20_0 .net *"_ivl_116", 0 0, L_0x126a1b0;  1 drivers
v0x125ed00_0 .net *"_ivl_118", 0 0, L_0x126a220;  1 drivers
v0x125ede0_0 .net *"_ivl_12", 0 0, L_0x1265c40;  1 drivers
v0x125eec0_0 .net *"_ivl_120", 0 0, L_0x126a520;  1 drivers
v0x125efa0_0 .net *"_ivl_122", 0 0, L_0x126a590;  1 drivers
v0x125f080_0 .net *"_ivl_124", 0 0, L_0x126a8a0;  1 drivers
v0x125f160_0 .net *"_ivl_126", 0 0, L_0x126a910;  1 drivers
v0x125f240_0 .net *"_ivl_128", 0 0, L_0x126ab90;  1 drivers
v0x125f430_0 .net *"_ivl_130", 0 0, L_0x126aca0;  1 drivers
v0x125f510_0 .net *"_ivl_132", 0 0, L_0x126afd0;  1 drivers
v0x125f5f0_0 .net *"_ivl_134", 0 0, L_0x126b040;  1 drivers
v0x125f6d0_0 .net *"_ivl_136", 0 0, L_0x126b330;  1 drivers
v0x125f7b0_0 .net *"_ivl_138", 0 0, L_0x126b3f0;  1 drivers
v0x125f890_0 .net *"_ivl_14", 0 0, L_0x1265dc0;  1 drivers
v0x125f970_0 .net *"_ivl_140", 0 0, L_0x126b740;  1 drivers
v0x125fa50_0 .net *"_ivl_142", 0 0, L_0x126b7b0;  1 drivers
v0x125fb30_0 .net *"_ivl_144", 0 0, L_0x126bac0;  1 drivers
v0x125fc10_0 .net *"_ivl_146", 0 0, L_0x126bbd0;  1 drivers
v0x125fcf0_0 .net *"_ivl_148", 0 0, L_0x126bea0;  1 drivers
v0x125fdd0_0 .net *"_ivl_16", 0 0, L_0x1265ed0;  1 drivers
v0x125feb0_0 .net *"_ivl_18", 0 0, L_0x1265f40;  1 drivers
v0x125ff90_0 .net *"_ivl_2", 0 0, L_0x12655d0;  1 drivers
v0x1260070_0 .net *"_ivl_20", 0 0, L_0x12660b0;  1 drivers
v0x1260150_0 .net *"_ivl_22", 0 0, L_0x1266120;  1 drivers
v0x1260440_0 .net *"_ivl_24", 0 0, L_0x1266250;  1 drivers
v0x1260520_0 .net *"_ivl_26", 0 0, L_0x1266360;  1 drivers
v0x1260600_0 .net *"_ivl_28", 0 0, L_0x12661e0;  1 drivers
v0x12606e0_0 .net *"_ivl_30", 0 0, L_0x1266450;  1 drivers
v0x12607c0_0 .net *"_ivl_32", 0 0, L_0x12665f0;  1 drivers
v0x12608a0_0 .net *"_ivl_34", 0 0, L_0x12666b0;  1 drivers
v0x1260980_0 .net *"_ivl_36", 0 0, L_0x12667c0;  1 drivers
v0x1260a60_0 .net *"_ivl_38", 0 0, L_0x12668d0;  1 drivers
v0x1260b40_0 .net *"_ivl_4", 0 0, L_0x12656b0;  1 drivers
v0x1260c20_0 .net *"_ivl_40", 0 0, L_0x1266a90;  1 drivers
v0x1260d00_0 .net *"_ivl_42", 0 0, L_0x1266b00;  1 drivers
v0x1260de0_0 .net *"_ivl_44", 0 0, L_0x1266c30;  1 drivers
v0x1260ec0_0 .net *"_ivl_46", 0 0, L_0x1266d40;  1 drivers
v0x1260fa0_0 .net *"_ivl_48", 0 0, L_0x1266e80;  1 drivers
v0x1261080_0 .net *"_ivl_50", 0 0, L_0x1266f90;  1 drivers
v0x1261160_0 .net *"_ivl_52", 0 0, L_0x1267130;  1 drivers
v0x1261240_0 .net *"_ivl_54", 0 0, L_0x1267240;  1 drivers
v0x1261320_0 .net *"_ivl_56", 0 0, L_0x12673a0;  1 drivers
v0x1261400_0 .net *"_ivl_58", 0 0, L_0x1267410;  1 drivers
v0x12614e0_0 .net *"_ivl_6", 0 0, L_0x1265830;  1 drivers
v0x12615c0_0 .net *"_ivl_60", 0 0, L_0x1267620;  1 drivers
v0x12616a0_0 .net *"_ivl_62", 0 0, L_0x12676e0;  1 drivers
v0x1261780_0 .net *"_ivl_64", 0 0, L_0x12678b0;  1 drivers
v0x1261860_0 .net *"_ivl_66", 0 0, L_0x12679c0;  1 drivers
v0x1261940_0 .net *"_ivl_68", 0 0, L_0x1267b50;  1 drivers
v0x1261a20_0 .net *"_ivl_70", 0 0, L_0x1267c10;  1 drivers
v0x1261b00_0 .net *"_ivl_72", 0 0, L_0x1267db0;  1 drivers
v0x1261be0_0 .net *"_ivl_74", 0 0, L_0x1267ec0;  1 drivers
v0x1261cc0_0 .net *"_ivl_76", 0 0, L_0x1267c80;  1 drivers
v0x1261da0_0 .net *"_ivl_78", 0 0, L_0x1267cf0;  1 drivers
v0x1261e80_0 .net *"_ivl_8", 0 0, L_0x1265970;  1 drivers
v0x1261f60_0 .net *"_ivl_80", 0 0, L_0x1268120;  1 drivers
v0x1262450_0 .net *"_ivl_82", 0 0, L_0x12681e0;  1 drivers
v0x1262530_0 .net *"_ivl_84", 0 0, L_0x1268400;  1 drivers
v0x1262610_0 .net *"_ivl_86", 0 0, L_0x1268510;  1 drivers
v0x12626f0_0 .net *"_ivl_88", 0 0, L_0x12686f0;  1 drivers
v0x12627d0_0 .net *"_ivl_90", 0 0, L_0x12687b0;  1 drivers
v0x12628b0_0 .net *"_ivl_92", 0 0, L_0x12689f0;  1 drivers
v0x1262990_0 .net *"_ivl_94", 0 0, L_0x1268ab0;  1 drivers
v0x1262a70_0 .net *"_ivl_96", 0 0, L_0x1268d50;  1 drivers
v0x1262b50_0 .net *"_ivl_98", 0 0, L_0x1268dc0;  1 drivers
v0x1262c30_0 .net "a", 0 0, v0x125d9c0_0;  alias, 1 drivers
v0x1262cd0_0 .net "b", 0 0, v0x125da60_0;  alias, 1 drivers
v0x1262dc0_0 .net "c", 0 0, v0x125db00_0;  alias, 1 drivers
v0x1262eb0_0 .net "d", 0 0, v0x125dc40_0;  alias, 1 drivers
v0x1262fa0_0 .net "out_pos", 0 0, L_0x126bf60;  alias, 1 drivers
v0x1263060_0 .net "out_sop", 0 0, L_0x1269e00;  alias, 1 drivers
S_0x12631e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x120c820;
 .timescale -12 -12;
E_0x11f29f0 .event anyedge, v0x1263fd0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1263fd0_0;
    %nor/r;
    %assign/vec4 v0x1263fd0_0, 0;
    %wait E_0x11f29f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x125ce90;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x125dd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x125ddd0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x125ce90;
T_4 ;
    %wait E_0x120b000;
    %load/vec4 v0x125de70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x125dd30_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x125ce90;
T_5 ;
    %wait E_0x120aea0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x125dc40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125db00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125da60_0, 0;
    %assign/vec4 v0x125d9c0_0, 0;
    %wait E_0x120aea0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x125dc40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125db00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125da60_0, 0;
    %assign/vec4 v0x125d9c0_0, 0;
    %wait E_0x120aea0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x125dc40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125db00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125da60_0, 0;
    %assign/vec4 v0x125d9c0_0, 0;
    %wait E_0x120aea0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x125dc40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125db00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125da60_0, 0;
    %assign/vec4 v0x125d9c0_0, 0;
    %wait E_0x120aea0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x125dc40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125db00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125da60_0, 0;
    %assign/vec4 v0x125d9c0_0, 0;
    %wait E_0x120aea0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x125dc40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125db00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125da60_0, 0;
    %assign/vec4 v0x125d9c0_0, 0;
    %wait E_0x120aea0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x125dc40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125db00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125da60_0, 0;
    %assign/vec4 v0x125d9c0_0, 0;
    %wait E_0x120aea0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x125dc40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125db00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125da60_0, 0;
    %assign/vec4 v0x125d9c0_0, 0;
    %wait E_0x120aea0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x125dc40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125db00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125da60_0, 0;
    %assign/vec4 v0x125d9c0_0, 0;
    %wait E_0x120aea0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x125dc40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125db00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125da60_0, 0;
    %assign/vec4 v0x125d9c0_0, 0;
    %wait E_0x120aea0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x125dc40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125db00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125da60_0, 0;
    %assign/vec4 v0x125d9c0_0, 0;
    %wait E_0x120aea0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x125dc40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125db00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125da60_0, 0;
    %assign/vec4 v0x125d9c0_0, 0;
    %wait E_0x120aea0;
    %load/vec4 v0x125dd30_0;
    %store/vec4 v0x125ddd0_0, 0, 1;
    %fork t_1, S_0x125d1c0;
    %jmp t_0;
    .scope S_0x125d1c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x125d400_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x125d400_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x120aea0;
    %load/vec4 v0x125d400_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x125dc40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125db00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125da60_0, 0;
    %assign/vec4 v0x125d9c0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x125d400_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x125d400_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x125ce90;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x120b000;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x125dc40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125db00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125da60_0, 0;
    %assign/vec4 v0x125d9c0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x125dd30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x125ddd0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x120c820;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1263b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1263fd0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x120c820;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1263b70_0;
    %inv;
    %store/vec4 v0x1263b70_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x120c820;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x125dba0_0, v0x1264140_0, v0x1263990_0, v0x1263a30_0, v0x1263ad0_0, v0x1263c10_0, v0x1263e90_0, v0x1263df0_0, v0x1263d50_0, v0x1263cb0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x120c820;
T_9 ;
    %load/vec4 v0x1263f30_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1263f30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1263f30_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1263f30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1263f30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1263f30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1263f30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1263f30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1263f30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1263f30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x120c820;
T_10 ;
    %wait E_0x120b000;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1263f30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1263f30_0, 4, 32;
    %load/vec4 v0x1264070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1263f30_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1263f30_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1263f30_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1263f30_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1263e90_0;
    %load/vec4 v0x1263e90_0;
    %load/vec4 v0x1263df0_0;
    %xor;
    %load/vec4 v0x1263e90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1263f30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1263f30_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1263f30_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1263f30_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1263d50_0;
    %load/vec4 v0x1263d50_0;
    %load/vec4 v0x1263cb0_0;
    %xor;
    %load/vec4 v0x1263d50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1263f30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1263f30_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1263f30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1263f30_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/ece241_2013_q2/iter0/response47/top_module.sv";
