<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="47" />
   <irq preferredWidth="34" />
   <name preferredWidth="296" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="291" />
   <clocksource preferredWidth="289" />
   <frequency preferredWidth="275" />
  </columns>
 </clocktable>
 <window width="1366" height="738" x="0" y="0" />
 <library
   expandedCategories="Library/Peripherals,Library/Clock and Reset,Library/Peripherals/Microcontroller Peripherals,Library/Interface Protocols/Ethernet,Library,Library/Interface Protocols,Project" />
 <hdlexample language="VERILOG" />
 <generation path="_PROJECT_NAME_" simulation="NONE" />
</preferences>
