

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_11.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   62 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   20 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,1,1,1,4,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          8,8,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    4 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_pascal_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   61 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         2 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      82 # L1 Hit Latency
-gpgpu_smem_latency                    24 # smem Latency
-gpgpu_cache:dl1PrefL1 S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    1 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   61 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,4,4,4,0,0,4,4,8 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    8 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          32:32:32:32 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:256:64,16:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=8:RCD=16:RAS=37:RP=16:RC=52: CL=16:WL=6:CDLR=7:WR=16:nbkgrp=4:CCDL=4:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    6 # Major compute capability version number
-gpgpu_compute_capability_minor                    1 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1417.0:1417.0:1417.0:2500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     8 # minimal delay between activation of rows in different banks
RCD                                    16 # row to column delay
RAS                                    37 # time needed to activate row
RP                                     16 # time needed to precharge (deactivate) row
RC                                     52 # row cycle time
CDLR                                    7 # switching from write to read (changes tWTR)
WR                                     16 # last data-in to row precharge
CL                                     16 # CAS latency
WL                                      6 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1417000000.000000:1417000000.000000:1417000000.000000:2500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000070571630205:0.00000000070571630205:0.00000000070571630205:0.00000000040000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
b8c38afe4d49da7e6f639616878429e3  /home/aman/gpu-rodinia/cuda/bfs/a.out
Extracting PTX file and ptxas options    1: a.1.sm_52.ptx -arch=sm_52
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/aman/gpu-rodinia/cuda/bfs/a.out
self exe links to: /home/aman/gpu-rodinia/cuda/bfs/a.out
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/aman/gpu-rodinia/cuda/bfs/a.out
Running md5sum using "md5sum /home/aman/gpu-rodinia/cuda/bfs/a.out "
self exe links to: /home/aman/gpu-rodinia/cuda/bfs/a.out
Extracting specific PTX file named a.1.sm_52.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x562bf02d0f9e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing a.1.sm_52.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file a.1.sm_52.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from a.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=356
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=18, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x562bf02d0dc3, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff970..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff968..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff960..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff958..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff950..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcf3ffa00..

GPGPU-Sim PTX: cudaLaunch for 0x0x562bf02d0dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (a.1.sm_52.ptx:43) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (a.1.sm_52.ptx:50) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (a.1.sm_52.ptx:60) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x158 (a.1.sm_52.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (a.1.sm_52.ptx:93) add.s64 %rd31, %rd31, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1d0 (a.1.sm_52.ptx:97) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 10954
gpu_sim_insn = 1245360
gpu_ipc =     113.6900
gpu_tot_sim_cycle = 10954
gpu_tot_sim_insn = 1245360
gpu_tot_ipc =     113.6900
gpu_tot_issued_cta = 128
gpu_occupancy = 55.9623% 
gpu_tot_occupancy = 55.9623% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1923
partiton_level_parallism_total  =       0.1923
partiton_level_parallism_util =       3.9091
partiton_level_parallism_util_total  =       3.9091
L2_BW  =       8.7219 GB/Sec
L2_BW_total  =       8.7219 GB/Sec
gpu_total_sim_rate=622680

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
218, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 
gpgpu_n_tot_thrd_icount = 1316704
gpgpu_n_tot_w_icount = 41147
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2090
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:27316	W0_Idle:17845	W0_Scoreboard:22615	W1:187	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
single_issue_nums: WS0:9385	WS1:9218	WS2:9218	WS3:9216	
dual_issue_nums: WS0:521	WS1:511	WS2:511	WS3:512	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16720 {8:2090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83600 {40:2090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
maxmflatency = 258 
max_icnt2mem_latency = 15 
maxmrqlatency = 1 
max_icnt2sh_latency = 8 
averagemflatency = 136 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 7 
mrq_lat_table:2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2105 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1631 	476 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2105 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5996         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2/1 = 2.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none        3942    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2570    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       258       141       137       139         0         0         0         0         0         0         0         0
dram[1]:        136         0         0         0       143       136       138       137         0         0         0       136       136       136         0         0
dram[2]:          0         0         0         0         0       137       137       139       136         0         0         0         0       136         0       136
dram[3]:        258         0         0         0       138       138       138       139         0         0         0         0         0         0         0         0
dram[4]:        136         0         0         0       140       139       138       137       136         0       136         0         0         0         0         0
dram[5]:          0         0         0         0       139       136       140       137         0         0       136         0         0         0         0         0
dram[6]:          0         0         0         0       139       137       138       138         0       136         0         0       136         0         0         0
dram[7]:          0         0         0         0       142       144       138       137         0         0       136         0         0         0         0         0
dram[8]:          0         0         0       136       144       139       139       137         0         0         0         0       136         0       136         0
dram[9]:          0         0         0       136       139       139       143       138       136       136         0       136         0         0         0         0
dram[10]:          0         0         0         0       139       137       140       139       136         0         0         0         0         0         0         0
dram[11]:          0         0         0         0       137       137       138       138         0         0       136         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19325 n_nop=19323 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001035
n_activity=52 dram_eff=0.03846
bk0: 0a 19325i bk1: 0a 19326i bk2: 0a 19326i bk3: 0a 19326i bk4: 1a 19309i bk5: 0a 19324i bk6: 0a 19324i bk7: 0a 19324i bk8: 0a 19324i bk9: 0a 19325i bk10: 0a 19325i bk11: 0a 19325i bk12: 0a 19325i bk13: 0a 19325i bk14: 0a 19325i bk15: 0a 19325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000103 
total_CMD = 19325 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 19307 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19325 
n_nop = 19323 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19325 n_nop=19325 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19325i bk1: 0a 19325i bk2: 0a 19325i bk3: 0a 19325i bk4: 0a 19325i bk5: 0a 19325i bk6: 0a 19325i bk7: 0a 19325i bk8: 0a 19325i bk9: 0a 19325i bk10: 0a 19325i bk11: 0a 19325i bk12: 0a 19325i bk13: 0a 19325i bk14: 0a 19325i bk15: 0a 19325i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19325 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19325 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19325 
n_nop = 19325 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19325 n_nop=19325 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19325i bk1: 0a 19325i bk2: 0a 19325i bk3: 0a 19325i bk4: 0a 19325i bk5: 0a 19325i bk6: 0a 19325i bk7: 0a 19325i bk8: 0a 19325i bk9: 0a 19325i bk10: 0a 19325i bk11: 0a 19325i bk12: 0a 19325i bk13: 0a 19325i bk14: 0a 19325i bk15: 0a 19325i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19325 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19325 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19325 
n_nop = 19325 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19325 n_nop=19323 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001035
n_activity=52 dram_eff=0.03846
bk0: 1a 19309i bk1: 0a 19325i bk2: 0a 19325i bk3: 0a 19325i bk4: 0a 19325i bk5: 0a 19325i bk6: 0a 19325i bk7: 0a 19325i bk8: 0a 19325i bk9: 0a 19325i bk10: 0a 19325i bk11: 0a 19325i bk12: 0a 19325i bk13: 0a 19325i bk14: 0a 19325i bk15: 0a 19325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000103 
total_CMD = 19325 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 19307 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19325 
n_nop = 19323 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19325 n_nop=19325 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19325i bk1: 0a 19325i bk2: 0a 19325i bk3: 0a 19325i bk4: 0a 19325i bk5: 0a 19325i bk6: 0a 19325i bk7: 0a 19325i bk8: 0a 19325i bk9: 0a 19325i bk10: 0a 19325i bk11: 0a 19325i bk12: 0a 19325i bk13: 0a 19325i bk14: 0a 19325i bk15: 0a 19325i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19325 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19325 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19325 
n_nop = 19325 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19325 n_nop=19325 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19325i bk1: 0a 19325i bk2: 0a 19325i bk3: 0a 19325i bk4: 0a 19325i bk5: 0a 19325i bk6: 0a 19325i bk7: 0a 19325i bk8: 0a 19325i bk9: 0a 19325i bk10: 0a 19325i bk11: 0a 19325i bk12: 0a 19325i bk13: 0a 19325i bk14: 0a 19325i bk15: 0a 19325i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19325 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19325 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19325 
n_nop = 19325 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19325 n_nop=19325 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19325i bk1: 0a 19325i bk2: 0a 19325i bk3: 0a 19325i bk4: 0a 19325i bk5: 0a 19325i bk6: 0a 19325i bk7: 0a 19325i bk8: 0a 19325i bk9: 0a 19325i bk10: 0a 19325i bk11: 0a 19325i bk12: 0a 19325i bk13: 0a 19325i bk14: 0a 19325i bk15: 0a 19325i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19325 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19325 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19325 
n_nop = 19325 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19325 n_nop=19325 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19325i bk1: 0a 19325i bk2: 0a 19325i bk3: 0a 19325i bk4: 0a 19325i bk5: 0a 19325i bk6: 0a 19325i bk7: 0a 19325i bk8: 0a 19325i bk9: 0a 19325i bk10: 0a 19325i bk11: 0a 19325i bk12: 0a 19325i bk13: 0a 19325i bk14: 0a 19325i bk15: 0a 19325i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19325 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19325 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19325 
n_nop = 19325 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19325 n_nop=19325 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19325i bk1: 0a 19325i bk2: 0a 19325i bk3: 0a 19325i bk4: 0a 19325i bk5: 0a 19325i bk6: 0a 19325i bk7: 0a 19325i bk8: 0a 19325i bk9: 0a 19325i bk10: 0a 19325i bk11: 0a 19325i bk12: 0a 19325i bk13: 0a 19325i bk14: 0a 19325i bk15: 0a 19325i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19325 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19325 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19325 
n_nop = 19325 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19325 n_nop=19325 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19325i bk1: 0a 19325i bk2: 0a 19325i bk3: 0a 19325i bk4: 0a 19325i bk5: 0a 19325i bk6: 0a 19325i bk7: 0a 19325i bk8: 0a 19325i bk9: 0a 19325i bk10: 0a 19325i bk11: 0a 19325i bk12: 0a 19325i bk13: 0a 19325i bk14: 0a 19325i bk15: 0a 19325i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19325 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19325 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19325 
n_nop = 19325 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19325 n_nop=19325 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19325i bk1: 0a 19325i bk2: 0a 19325i bk3: 0a 19325i bk4: 0a 19325i bk5: 0a 19325i bk6: 0a 19325i bk7: 0a 19325i bk8: 0a 19325i bk9: 0a 19325i bk10: 0a 19325i bk11: 0a 19325i bk12: 0a 19325i bk13: 0a 19325i bk14: 0a 19325i bk15: 0a 19325i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19325 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19325 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19325 
n_nop = 19325 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=19325 n_nop=19325 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 19325i bk1: 0a 19325i bk2: 0a 19325i bk3: 0a 19325i bk4: 0a 19325i bk5: 0a 19325i bk6: 0a 19325i bk7: 0a 19325i bk8: 0a 19325i bk9: 0a 19325i bk10: 0a 19325i bk11: 0a 19325i bk12: 0a 19325i bk13: 0a 19325i bk14: 0a 19325i bk15: 0a 19325i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 19325 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 19325 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19325 
n_nop = 19325 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 100, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 89, Miss = 1, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 67, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 65, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 78, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 93, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 92, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 118, Miss = 1, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 98, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 73, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 61, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 105, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 108, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 101, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 117, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 69, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 85, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 62, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 103, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 85, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 93, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 88, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 80, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 77, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2107
L2_total_cache_misses = 2
L2_total_cache_miss_rate = 0.0009
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2088
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2107
icnt_total_pkts_simt_to_mem=2107
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.17181
	minimum = 5
	maximum = 13
Network latency average = 5.17181
	minimum = 5
	maximum = 13
Slowest packet = 364
Flit latency average = 5.17181
	minimum = 5
	maximum = 13
Slowest flit = 364
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00739807
	minimum = 0.00556874 (at node 38)
	maximum = 0.0112288 (at node 0)
Accepted packet rate average = 0.00739807
	minimum = 0.00556874 (at node 38)
	maximum = 0.0112288 (at node 0)
Injected flit rate average = 0.00739807
	minimum = 0.00556874 (at node 38)
	maximum = 0.0112288 (at node 0)
Accepted flit rate average= 0.00739807
	minimum = 0.00556874 (at node 38)
	maximum = 0.0112288 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.17181 (1 samples)
	minimum = 5 (1 samples)
	maximum = 13 (1 samples)
Network latency average = 5.17181 (1 samples)
	minimum = 5 (1 samples)
	maximum = 13 (1 samples)
Flit latency average = 5.17181 (1 samples)
	minimum = 5 (1 samples)
	maximum = 13 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00739807 (1 samples)
	minimum = 0.00556874 (1 samples)
	maximum = 0.0112288 (1 samples)
Accepted packet rate average = 0.00739807 (1 samples)
	minimum = 0.00556874 (1 samples)
	maximum = 0.0112288 (1 samples)
Injected flit rate average = 0.00739807 (1 samples)
	minimum = 0.00556874 (1 samples)
	maximum = 0.0112288 (1 samples)
Accepted flit rate average = 0.00739807 (1 samples)
	minimum = 0.00556874 (1 samples)
	maximum = 0.0112288 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 622680 (inst/sec)
gpgpu_simulation_rate = 5477 (cycle/sec)
gpgpu_silicon_slowdown = 258718x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff9a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff9a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff998..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff990..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcf3ff98c..

GPGPU-Sim PTX: cudaLaunch for 0x0x562bf02d0f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x230 (a.1.sm_52.ptx:128) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (a.1.sm_52.ptx:150) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x260 (a.1.sm_52.ptx:135) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (a.1.sm_52.ptx:150) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5803
gpu_sim_insn = 1114192
gpu_ipc =     192.0028
gpu_tot_sim_cycle = 16757
gpu_tot_sim_insn = 2359552
gpu_tot_ipc =     140.8099
gpu_tot_issued_cta = 256
gpu_occupancy = 71.3703% 
gpu_tot_occupancy = 62.1099% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3584
partiton_level_parallism_total  =       0.2499
partiton_level_parallism_util =       4.9173
partiton_level_parallism_util_total  =       4.3524
L2_BW  =      16.2529 GB/Sec
L2_BW_total  =      11.3299 GB/Sec
gpu_total_sim_rate=589888

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
237, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 51, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 
gpgpu_n_tot_thrd_icount = 2499168
gpgpu_n_tot_w_icount = 78099
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4138
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43767	W0_Idle:20905	W0_Scoreboard:39162	W1:275	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
single_issue_nums: WS0:17624	WS1:17449	WS2:17433	WS3:17431	
dual_issue_nums: WS0:1026	WS1:1020	WS2:1017	WS3:1018	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33104 {8:4138,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165520 {40:4138,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
maxmflatency = 258 
max_icnt2mem_latency = 16 
maxmrqlatency = 1 
max_icnt2sh_latency = 8 
averagemflatency = 136 
avg_icnt2mem_latency = 8 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 8 
mrq_lat_table:2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4185 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3241 	944 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4185 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5996         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2/1 = 2.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none        4078    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2570    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       258       141       137       139       139       141       138       139         0         0         0         0
dram[1]:        136         0         0         0       143       136       138       137       145       138       137       139       136       136         0         0
dram[2]:          0         0         0         0         0       137       137       139       141       141       139       136         0       136         0       136
dram[3]:        258         0         0         0       138       138       138       139       141       138       137       138         0         0         0         0
dram[4]:        136         0         0         0       140       139       138       137       138       140       139       137         0         0         0         0
dram[5]:          0         0         0         0       139       136       140       137       139       138       137       139         0         0         0         0
dram[6]:          0         0         0         0       139       137       138       138       140       138       136       137       136         0         0         0
dram[7]:          0         0         0         0       142       144       138       137       141       144       138       137         0         0         0         0
dram[8]:          0         0         0       136       144       139       139       137       139       139       137       136       136         0       136         0
dram[9]:          0         0         0       136       139       139       143       138       137       139       138       138         0         0         0         0
dram[10]:          0         0         0         0       139       137       140       139       138       138       139       138         0         0         0         0
dram[11]:          0         0         0         0       137       137       138       138       139       145       141       139         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=29562 n_nop=29560 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.765e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 29562i bk1: 0a 29563i bk2: 0a 29563i bk3: 0a 29563i bk4: 1a 29546i bk5: 0a 29561i bk6: 0a 29561i bk7: 0a 29561i bk8: 0a 29561i bk9: 0a 29562i bk10: 0a 29562i bk11: 0a 29562i bk12: 0a 29562i bk13: 0a 29562i bk14: 0a 29562i bk15: 0a 29562i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000068 
total_CMD = 29562 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 29544 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29562 
n_nop = 29560 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000034 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=29562 n_nop=29562 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29562i bk1: 0a 29562i bk2: 0a 29562i bk3: 0a 29562i bk4: 0a 29562i bk5: 0a 29562i bk6: 0a 29562i bk7: 0a 29562i bk8: 0a 29562i bk9: 0a 29562i bk10: 0a 29562i bk11: 0a 29562i bk12: 0a 29562i bk13: 0a 29562i bk14: 0a 29562i bk15: 0a 29562i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29562 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29562 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29562 
n_nop = 29562 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=29562 n_nop=29562 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29562i bk1: 0a 29562i bk2: 0a 29562i bk3: 0a 29562i bk4: 0a 29562i bk5: 0a 29562i bk6: 0a 29562i bk7: 0a 29562i bk8: 0a 29562i bk9: 0a 29562i bk10: 0a 29562i bk11: 0a 29562i bk12: 0a 29562i bk13: 0a 29562i bk14: 0a 29562i bk15: 0a 29562i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29562 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29562 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29562 
n_nop = 29562 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=29562 n_nop=29560 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.765e-05
n_activity=52 dram_eff=0.03846
bk0: 1a 29546i bk1: 0a 29562i bk2: 0a 29562i bk3: 0a 29562i bk4: 0a 29562i bk5: 0a 29562i bk6: 0a 29562i bk7: 0a 29562i bk8: 0a 29562i bk9: 0a 29562i bk10: 0a 29562i bk11: 0a 29562i bk12: 0a 29562i bk13: 0a 29562i bk14: 0a 29562i bk15: 0a 29562i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000068 
total_CMD = 29562 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 29544 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29562 
n_nop = 29560 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000034 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=29562 n_nop=29562 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29562i bk1: 0a 29562i bk2: 0a 29562i bk3: 0a 29562i bk4: 0a 29562i bk5: 0a 29562i bk6: 0a 29562i bk7: 0a 29562i bk8: 0a 29562i bk9: 0a 29562i bk10: 0a 29562i bk11: 0a 29562i bk12: 0a 29562i bk13: 0a 29562i bk14: 0a 29562i bk15: 0a 29562i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29562 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29562 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29562 
n_nop = 29562 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=29562 n_nop=29562 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29562i bk1: 0a 29562i bk2: 0a 29562i bk3: 0a 29562i bk4: 0a 29562i bk5: 0a 29562i bk6: 0a 29562i bk7: 0a 29562i bk8: 0a 29562i bk9: 0a 29562i bk10: 0a 29562i bk11: 0a 29562i bk12: 0a 29562i bk13: 0a 29562i bk14: 0a 29562i bk15: 0a 29562i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29562 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29562 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29562 
n_nop = 29562 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=29562 n_nop=29562 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29562i bk1: 0a 29562i bk2: 0a 29562i bk3: 0a 29562i bk4: 0a 29562i bk5: 0a 29562i bk6: 0a 29562i bk7: 0a 29562i bk8: 0a 29562i bk9: 0a 29562i bk10: 0a 29562i bk11: 0a 29562i bk12: 0a 29562i bk13: 0a 29562i bk14: 0a 29562i bk15: 0a 29562i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29562 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29562 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29562 
n_nop = 29562 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=29562 n_nop=29562 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29562i bk1: 0a 29562i bk2: 0a 29562i bk3: 0a 29562i bk4: 0a 29562i bk5: 0a 29562i bk6: 0a 29562i bk7: 0a 29562i bk8: 0a 29562i bk9: 0a 29562i bk10: 0a 29562i bk11: 0a 29562i bk12: 0a 29562i bk13: 0a 29562i bk14: 0a 29562i bk15: 0a 29562i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29562 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29562 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29562 
n_nop = 29562 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=29562 n_nop=29562 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29562i bk1: 0a 29562i bk2: 0a 29562i bk3: 0a 29562i bk4: 0a 29562i bk5: 0a 29562i bk6: 0a 29562i bk7: 0a 29562i bk8: 0a 29562i bk9: 0a 29562i bk10: 0a 29562i bk11: 0a 29562i bk12: 0a 29562i bk13: 0a 29562i bk14: 0a 29562i bk15: 0a 29562i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29562 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29562 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29562 
n_nop = 29562 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=29562 n_nop=29562 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29562i bk1: 0a 29562i bk2: 0a 29562i bk3: 0a 29562i bk4: 0a 29562i bk5: 0a 29562i bk6: 0a 29562i bk7: 0a 29562i bk8: 0a 29562i bk9: 0a 29562i bk10: 0a 29562i bk11: 0a 29562i bk12: 0a 29562i bk13: 0a 29562i bk14: 0a 29562i bk15: 0a 29562i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29562 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29562 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29562 
n_nop = 29562 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=29562 n_nop=29562 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29562i bk1: 0a 29562i bk2: 0a 29562i bk3: 0a 29562i bk4: 0a 29562i bk5: 0a 29562i bk6: 0a 29562i bk7: 0a 29562i bk8: 0a 29562i bk9: 0a 29562i bk10: 0a 29562i bk11: 0a 29562i bk12: 0a 29562i bk13: 0a 29562i bk14: 0a 29562i bk15: 0a 29562i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29562 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29562 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29562 
n_nop = 29562 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=29562 n_nop=29562 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29562i bk1: 0a 29562i bk2: 0a 29562i bk3: 0a 29562i bk4: 0a 29562i bk5: 0a 29562i bk6: 0a 29562i bk7: 0a 29562i bk8: 0a 29562i bk9: 0a 29562i bk10: 0a 29562i bk11: 0a 29562i bk12: 0a 29562i bk13: 0a 29562i bk14: 0a 29562i bk15: 0a 29562i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29562 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29562 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29562 
n_nop = 29562 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 176, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 182, Miss = 1, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 150, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 150, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 173, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 168, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 210, Miss = 1, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 202, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 138, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 138, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 197, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 199, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 183, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 193, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 182, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 170, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 205, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 150, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 194, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 180, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 160, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 143, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4187
L2_total_cache_misses = 2
L2_total_cache_miss_rate = 0.0005
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4136
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4187
icnt_total_pkts_simt_to_mem=4187
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.18534
	minimum = 5
	maximum = 14
Network latency average = 5.18534
	minimum = 5
	maximum = 14
Slowest packet = 4482
Flit latency average = 5.18534
	minimum = 5
	maximum = 14
Slowest flit = 4482
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.013786
	minimum = 0.0110288 (at node 2)
	maximum = 0.0213683 (at node 43)
Accepted packet rate average = 0.013786
	minimum = 0.0110288 (at node 2)
	maximum = 0.0213683 (at node 43)
Injected flit rate average = 0.013786
	minimum = 0.0110288 (at node 2)
	maximum = 0.0213683 (at node 43)
Accepted flit rate average= 0.013786
	minimum = 0.0110288 (at node 2)
	maximum = 0.0213683 (at node 43)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.17857 (2 samples)
	minimum = 5 (2 samples)
	maximum = 13.5 (2 samples)
Network latency average = 5.17857 (2 samples)
	minimum = 5 (2 samples)
	maximum = 13.5 (2 samples)
Flit latency average = 5.17857 (2 samples)
	minimum = 5 (2 samples)
	maximum = 13.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.010592 (2 samples)
	minimum = 0.00829876 (2 samples)
	maximum = 0.0162985 (2 samples)
Accepted packet rate average = 0.010592 (2 samples)
	minimum = 0.00829876 (2 samples)
	maximum = 0.0162985 (2 samples)
Injected flit rate average = 0.010592 (2 samples)
	minimum = 0.00829876 (2 samples)
	maximum = 0.0162985 (2 samples)
Accepted flit rate average = 0.010592 (2 samples)
	minimum = 0.00829876 (2 samples)
	maximum = 0.0162985 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 589888 (inst/sec)
gpgpu_simulation_rate = 4189 (cycle/sec)
gpgpu_silicon_slowdown = 338266x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff970..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff968..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff960..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff958..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff950..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcf3ffa00..

GPGPU-Sim PTX: cudaLaunch for 0x0x562bf02d0dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 12837
gpu_sim_insn = 1246360
gpu_ipc =      97.0912
gpu_tot_sim_cycle = 29594
gpu_tot_sim_insn = 3605912
gpu_tot_ipc =     121.8460
gpu_tot_issued_cta = 384
gpu_occupancy = 28.5461% 
gpu_tot_occupancy = 43.4013% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1888
partiton_level_parallism_total  =       0.2234
partiton_level_parallism_util =       2.6121
partiton_level_parallism_util_total  =       3.4979
L2_BW  =       8.5623 GB/Sec
L2_BW_total  =      10.1294 GB/Sec
gpu_total_sim_rate=515130

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 384, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
279, 82, 82, 82, 82, 82, 82, 82, 269, 82, 82, 82, 93, 82, 82, 82, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 61, 
gpgpu_n_tot_thrd_icount = 3849824
gpgpu_n_tot_w_icount = 120307
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6458
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:72052	W0_Idle:125817	W0_Scoreboard:89689	W1:1523	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
single_issue_nums: WS0:27351	WS1:27045	WS2:26732	WS3:26785	
dual_issue_nums: WS0:1569	WS1:1555	WS2:1534	WS3:1539	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51664 {8:6458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258320 {40:6458,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
maxmflatency = 258 
max_icnt2mem_latency = 16 
maxmrqlatency = 1 
max_icnt2sh_latency = 9 
averagemflatency = 136 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 7 
mrq_lat_table:3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6608 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5277 	1315 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6601 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5996         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 3/1 = 3.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 3
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none        6953    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none       24952    none      none      none      none      none      none      none      none  
dram[3]:       2570    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0       136         0         0       258       141       145       144       139       141       138       139       136       136       136       136
dram[1]:        136         0         0         0       143       136       138       137       145       138       137       139       136       136         0         0
dram[2]:        136       136         0         0         0       138       138       258       141       141       139       136         0       136         0       136
dram[3]:        258         0         0       136       138       143       147       144       141       138       137       138       136         0         0       136
dram[4]:        136         0         0         0       143       139       144       145       138       140       139       137       136       136         0         0
dram[5]:          0         0         0       136       139       136       143       145       139       138       137       139       136       136         0         0
dram[6]:          0         0         0         0       139       137       145       147       140       138       136       137       136         0         0       136
dram[7]:          0       136         0       136       142       144       146       139       141       144       138       137       136       136         0         0
dram[8]:          0       136       136       136       144       144       139       137       139       139       137       136       136       136       136       136
dram[9]:          0         0       136       136       140       139       145       146       137       139       138       138       136       136         0         0
dram[10]:          0       136         0         0       139       137       147       147       138       138       139       138       136         0       136       136
dram[11]:          0         0         0       136       137       137       138       138       139       145       141       139       136         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52209 n_nop=52207 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.831e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 52209i bk1: 0a 52210i bk2: 0a 52210i bk3: 0a 52210i bk4: 1a 52193i bk5: 0a 52208i bk6: 0a 52208i bk7: 0a 52208i bk8: 0a 52208i bk9: 0a 52209i bk10: 0a 52209i bk11: 0a 52209i bk12: 0a 52209i bk13: 0a 52209i bk14: 0a 52209i bk15: 0a 52209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000038 
total_CMD = 52209 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 52191 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52209 
n_nop = 52207 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000019 
Either_Row_CoL_Bus_Util = 0.000038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52209 n_nop=52209 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 52209i bk1: 0a 52209i bk2: 0a 52209i bk3: 0a 52209i bk4: 0a 52209i bk5: 0a 52209i bk6: 0a 52209i bk7: 0a 52209i bk8: 0a 52209i bk9: 0a 52209i bk10: 0a 52209i bk11: 0a 52209i bk12: 0a 52209i bk13: 0a 52209i bk14: 0a 52209i bk15: 0a 52209i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 52209 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 52209 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52209 
n_nop = 52209 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52209 n_nop=52207 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.831e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 52209i bk1: 0a 52210i bk2: 0a 52210i bk3: 0a 52210i bk4: 0a 52210i bk5: 0a 52210i bk6: 0a 52210i bk7: 1a 52193i bk8: 0a 52208i bk9: 0a 52208i bk10: 0a 52208i bk11: 0a 52208i bk12: 0a 52208i bk13: 0a 52208i bk14: 0a 52208i bk15: 0a 52209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000038 
total_CMD = 52209 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 52191 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52209 
n_nop = 52207 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000019 
Either_Row_CoL_Bus_Util = 0.000038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52209 n_nop=52207 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.831e-05
n_activity=52 dram_eff=0.03846
bk0: 1a 52193i bk1: 0a 52209i bk2: 0a 52209i bk3: 0a 52209i bk4: 0a 52209i bk5: 0a 52209i bk6: 0a 52209i bk7: 0a 52209i bk8: 0a 52209i bk9: 0a 52209i bk10: 0a 52209i bk11: 0a 52209i bk12: 0a 52209i bk13: 0a 52209i bk14: 0a 52209i bk15: 0a 52209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000038 
total_CMD = 52209 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 52191 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52209 
n_nop = 52207 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000019 
Either_Row_CoL_Bus_Util = 0.000038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52209 n_nop=52209 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 52209i bk1: 0a 52209i bk2: 0a 52209i bk3: 0a 52209i bk4: 0a 52209i bk5: 0a 52209i bk6: 0a 52209i bk7: 0a 52209i bk8: 0a 52209i bk9: 0a 52209i bk10: 0a 52209i bk11: 0a 52209i bk12: 0a 52209i bk13: 0a 52209i bk14: 0a 52209i bk15: 0a 52209i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 52209 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 52209 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52209 
n_nop = 52209 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52209 n_nop=52209 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 52209i bk1: 0a 52209i bk2: 0a 52209i bk3: 0a 52209i bk4: 0a 52209i bk5: 0a 52209i bk6: 0a 52209i bk7: 0a 52209i bk8: 0a 52209i bk9: 0a 52209i bk10: 0a 52209i bk11: 0a 52209i bk12: 0a 52209i bk13: 0a 52209i bk14: 0a 52209i bk15: 0a 52209i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 52209 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 52209 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52209 
n_nop = 52209 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52209 n_nop=52209 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 52209i bk1: 0a 52209i bk2: 0a 52209i bk3: 0a 52209i bk4: 0a 52209i bk5: 0a 52209i bk6: 0a 52209i bk7: 0a 52209i bk8: 0a 52209i bk9: 0a 52209i bk10: 0a 52209i bk11: 0a 52209i bk12: 0a 52209i bk13: 0a 52209i bk14: 0a 52209i bk15: 0a 52209i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 52209 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 52209 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52209 
n_nop = 52209 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52209 n_nop=52209 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 52209i bk1: 0a 52209i bk2: 0a 52209i bk3: 0a 52209i bk4: 0a 52209i bk5: 0a 52209i bk6: 0a 52209i bk7: 0a 52209i bk8: 0a 52209i bk9: 0a 52209i bk10: 0a 52209i bk11: 0a 52209i bk12: 0a 52209i bk13: 0a 52209i bk14: 0a 52209i bk15: 0a 52209i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 52209 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 52209 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52209 
n_nop = 52209 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52209 n_nop=52209 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 52209i bk1: 0a 52209i bk2: 0a 52209i bk3: 0a 52209i bk4: 0a 52209i bk5: 0a 52209i bk6: 0a 52209i bk7: 0a 52209i bk8: 0a 52209i bk9: 0a 52209i bk10: 0a 52209i bk11: 0a 52209i bk12: 0a 52209i bk13: 0a 52209i bk14: 0a 52209i bk15: 0a 52209i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 52209 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 52209 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52209 
n_nop = 52209 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52209 n_nop=52209 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 52209i bk1: 0a 52209i bk2: 0a 52209i bk3: 0a 52209i bk4: 0a 52209i bk5: 0a 52209i bk6: 0a 52209i bk7: 0a 52209i bk8: 0a 52209i bk9: 0a 52209i bk10: 0a 52209i bk11: 0a 52209i bk12: 0a 52209i bk13: 0a 52209i bk14: 0a 52209i bk15: 0a 52209i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 52209 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 52209 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52209 
n_nop = 52209 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52209 n_nop=52209 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 52209i bk1: 0a 52209i bk2: 0a 52209i bk3: 0a 52209i bk4: 0a 52209i bk5: 0a 52209i bk6: 0a 52209i bk7: 0a 52209i bk8: 0a 52209i bk9: 0a 52209i bk10: 0a 52209i bk11: 0a 52209i bk12: 0a 52209i bk13: 0a 52209i bk14: 0a 52209i bk15: 0a 52209i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 52209 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 52209 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52209 
n_nop = 52209 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52209 n_nop=52209 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 52209i bk1: 0a 52209i bk2: 0a 52209i bk3: 0a 52209i bk4: 0a 52209i bk5: 0a 52209i bk6: 0a 52209i bk7: 0a 52209i bk8: 0a 52209i bk9: 0a 52209i bk10: 0a 52209i bk11: 0a 52209i bk12: 0a 52209i bk13: 0a 52209i bk14: 0a 52209i bk15: 0a 52209i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 52209 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 52209 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52209 
n_nop = 52209 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 284, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 281, Miss = 1, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 233, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 246, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 256, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 297, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 267, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 336, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 317, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 213, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 204, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 316, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 273, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 307, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 308, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 295, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 272, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 254, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 350, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 251, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 296, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 275, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 254, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 226, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6611
L2_total_cache_misses = 3
L2_total_cache_miss_rate = 0.0005
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6455
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 153
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6611
icnt_total_pkts_simt_to_mem=6611
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.22133
	minimum = 5
	maximum = 14
Network latency average = 5.22133
	minimum = 5
	maximum = 14
Slowest packet = 11470
Flit latency average = 5.22133
	minimum = 5
	maximum = 14
Slowest flit = 11470
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00726266
	minimum = 0.00498559 (at node 1)
	maximum = 0.0112955 (at node 46)
Accepted packet rate average = 0.00726266
	minimum = 0.00498559 (at node 1)
	maximum = 0.0112955 (at node 46)
Injected flit rate average = 0.00726266
	minimum = 0.00498559 (at node 1)
	maximum = 0.0112955 (at node 46)
Accepted flit rate average= 0.00726266
	minimum = 0.00498559 (at node 1)
	maximum = 0.0112955 (at node 46)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.19282 (3 samples)
	minimum = 5 (3 samples)
	maximum = 13.6667 (3 samples)
Network latency average = 5.19282 (3 samples)
	minimum = 5 (3 samples)
	maximum = 13.6667 (3 samples)
Flit latency average = 5.19282 (3 samples)
	minimum = 5 (3 samples)
	maximum = 13.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00948223 (3 samples)
	minimum = 0.00719437 (3 samples)
	maximum = 0.0146308 (3 samples)
Accepted packet rate average = 0.00948223 (3 samples)
	minimum = 0.00719437 (3 samples)
	maximum = 0.0146308 (3 samples)
Injected flit rate average = 0.00948223 (3 samples)
	minimum = 0.00719437 (3 samples)
	maximum = 0.0146308 (3 samples)
Accepted flit rate average = 0.00948223 (3 samples)
	minimum = 0.00719437 (3 samples)
	maximum = 0.0146308 (3 samples)
Injected packet size average = 1 (3 samples)
Accepted packet size average = 1 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 515130 (inst/sec)
gpgpu_simulation_rate = 4227 (cycle/sec)
gpgpu_silicon_slowdown = 335225x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff9a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff9a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff998..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff990..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcf3ff98c..

GPGPU-Sim PTX: cudaLaunch for 0x0x562bf02d0f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 5830
gpu_sim_insn = 1114592
gpu_ipc =     191.1822
gpu_tot_sim_cycle = 35424
gpu_tot_sim_insn = 4720504
gpu_tot_ipc =     133.2572
gpu_tot_issued_cta = 512
gpu_occupancy = 66.7188% 
gpu_tot_occupancy = 47.2266% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3828
partiton_level_parallism_total  =       0.2496
partiton_level_parallism_util =       4.3937
partiton_level_parallism_util_total  =       3.6877
L2_BW  =      17.3598 GB/Sec
L2_BW_total  =      11.3194 GB/Sec
gpu_total_sim_rate=590063

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
317, 120, 120, 120, 120, 120, 120, 120, 307, 120, 120, 120, 131, 131, 120, 120, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 91, 79, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 
gpgpu_n_tot_thrd_icount = 5045664
gpgpu_n_tot_w_icount = 157677
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8506
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:89112	W0_Idle:135885	W0_Scoreboard:106089	W1:2007	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
single_issue_nums: WS0:35682	WS1:35401	WS2:35020	WS3:35128	
dual_issue_nums: WS0:2072	WS1:2062	WS2:2042	WS3:2047	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68048 {8:8506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340240 {40:8506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
maxmflatency = 258 
max_icnt2mem_latency = 17 
maxmrqlatency = 1 
max_icnt2sh_latency = 9 
averagemflatency = 136 
avg_icnt2mem_latency = 8 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 7 
mrq_lat_table:3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8840 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7054 	1756 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8833 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5996         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 3/1 = 3.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 3
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none        6953    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none       25361    none      none      none      none      none      none      none      none  
dram[3]:       2570    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0       136         0         0       258       141       145       144       139       141       138       139       136       136       136       136
dram[1]:        136         0         0         0       143       136       138       137       146       146       137       139       136       136         0         0
dram[2]:        136       136         0         0         0       138       138       258       141       141       139       136         0       136         0       136
dram[3]:        258         0         0       136       138       143       147       144       141       139       138       138       136         0         0       136
dram[4]:        136         0         0         0       143       139       144       145       139       146       139       137       136       136         0         0
dram[5]:          0         0         0       136       139       136       143       145       146       145       137       146       136       136         0         0
dram[6]:          0         0         0         0       139       137       145       147       141       139       136       137       136         0         0       136
dram[7]:          0       136         0       136       142       144       146       139       145       144       146       138       136       136         0         0
dram[8]:          0       136       136       136       144       144       139       137       139       146       146       145       136       136       136       136
dram[9]:          0         0       136       136       140       139       145       146       139       140       138       138       136       136         0         0
dram[10]:          0       136         0         0       139       137       147       147       138       138       139       140       136         0       136       136
dram[11]:          0         0         0       136       137       137       138       138       145       145       141       139       136         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=62494 n_nop=62492 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.2e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 62494i bk1: 0a 62495i bk2: 0a 62495i bk3: 0a 62495i bk4: 1a 62478i bk5: 0a 62493i bk6: 0a 62493i bk7: 0a 62493i bk8: 0a 62493i bk9: 0a 62494i bk10: 0a 62494i bk11: 0a 62494i bk12: 0a 62494i bk13: 0a 62494i bk14: 0a 62494i bk15: 0a 62494i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000032 
total_CMD = 62494 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 62476 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62494 
n_nop = 62492 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=62494 n_nop=62494 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 62494i bk1: 0a 62494i bk2: 0a 62494i bk3: 0a 62494i bk4: 0a 62494i bk5: 0a 62494i bk6: 0a 62494i bk7: 0a 62494i bk8: 0a 62494i bk9: 0a 62494i bk10: 0a 62494i bk11: 0a 62494i bk12: 0a 62494i bk13: 0a 62494i bk14: 0a 62494i bk15: 0a 62494i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 62494 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 62494 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62494 
n_nop = 62494 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=62494 n_nop=62492 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.2e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 62494i bk1: 0a 62495i bk2: 0a 62495i bk3: 0a 62495i bk4: 0a 62495i bk5: 0a 62495i bk6: 0a 62495i bk7: 1a 62478i bk8: 0a 62493i bk9: 0a 62493i bk10: 0a 62493i bk11: 0a 62493i bk12: 0a 62493i bk13: 0a 62493i bk14: 0a 62493i bk15: 0a 62494i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000032 
total_CMD = 62494 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 62476 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62494 
n_nop = 62492 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=62494 n_nop=62492 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.2e-05
n_activity=52 dram_eff=0.03846
bk0: 1a 62478i bk1: 0a 62494i bk2: 0a 62494i bk3: 0a 62494i bk4: 0a 62494i bk5: 0a 62494i bk6: 0a 62494i bk7: 0a 62494i bk8: 0a 62494i bk9: 0a 62494i bk10: 0a 62494i bk11: 0a 62494i bk12: 0a 62494i bk13: 0a 62494i bk14: 0a 62494i bk15: 0a 62494i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000032 
total_CMD = 62494 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 62476 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62494 
n_nop = 62492 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=62494 n_nop=62494 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 62494i bk1: 0a 62494i bk2: 0a 62494i bk3: 0a 62494i bk4: 0a 62494i bk5: 0a 62494i bk6: 0a 62494i bk7: 0a 62494i bk8: 0a 62494i bk9: 0a 62494i bk10: 0a 62494i bk11: 0a 62494i bk12: 0a 62494i bk13: 0a 62494i bk14: 0a 62494i bk15: 0a 62494i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 62494 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 62494 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62494 
n_nop = 62494 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=62494 n_nop=62494 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 62494i bk1: 0a 62494i bk2: 0a 62494i bk3: 0a 62494i bk4: 0a 62494i bk5: 0a 62494i bk6: 0a 62494i bk7: 0a 62494i bk8: 0a 62494i bk9: 0a 62494i bk10: 0a 62494i bk11: 0a 62494i bk12: 0a 62494i bk13: 0a 62494i bk14: 0a 62494i bk15: 0a 62494i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 62494 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 62494 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62494 
n_nop = 62494 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=62494 n_nop=62494 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 62494i bk1: 0a 62494i bk2: 0a 62494i bk3: 0a 62494i bk4: 0a 62494i bk5: 0a 62494i bk6: 0a 62494i bk7: 0a 62494i bk8: 0a 62494i bk9: 0a 62494i bk10: 0a 62494i bk11: 0a 62494i bk12: 0a 62494i bk13: 0a 62494i bk14: 0a 62494i bk15: 0a 62494i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 62494 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 62494 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62494 
n_nop = 62494 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=62494 n_nop=62494 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 62494i bk1: 0a 62494i bk2: 0a 62494i bk3: 0a 62494i bk4: 0a 62494i bk5: 0a 62494i bk6: 0a 62494i bk7: 0a 62494i bk8: 0a 62494i bk9: 0a 62494i bk10: 0a 62494i bk11: 0a 62494i bk12: 0a 62494i bk13: 0a 62494i bk14: 0a 62494i bk15: 0a 62494i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 62494 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 62494 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62494 
n_nop = 62494 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=62494 n_nop=62494 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 62494i bk1: 0a 62494i bk2: 0a 62494i bk3: 0a 62494i bk4: 0a 62494i bk5: 0a 62494i bk6: 0a 62494i bk7: 0a 62494i bk8: 0a 62494i bk9: 0a 62494i bk10: 0a 62494i bk11: 0a 62494i bk12: 0a 62494i bk13: 0a 62494i bk14: 0a 62494i bk15: 0a 62494i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 62494 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 62494 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62494 
n_nop = 62494 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=62494 n_nop=62494 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 62494i bk1: 0a 62494i bk2: 0a 62494i bk3: 0a 62494i bk4: 0a 62494i bk5: 0a 62494i bk6: 0a 62494i bk7: 0a 62494i bk8: 0a 62494i bk9: 0a 62494i bk10: 0a 62494i bk11: 0a 62494i bk12: 0a 62494i bk13: 0a 62494i bk14: 0a 62494i bk15: 0a 62494i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 62494 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 62494 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62494 
n_nop = 62494 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=62494 n_nop=62494 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 62494i bk1: 0a 62494i bk2: 0a 62494i bk3: 0a 62494i bk4: 0a 62494i bk5: 0a 62494i bk6: 0a 62494i bk7: 0a 62494i bk8: 0a 62494i bk9: 0a 62494i bk10: 0a 62494i bk11: 0a 62494i bk12: 0a 62494i bk13: 0a 62494i bk14: 0a 62494i bk15: 0a 62494i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 62494 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 62494 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62494 
n_nop = 62494 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=62494 n_nop=62494 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 62494i bk1: 0a 62494i bk2: 0a 62494i bk3: 0a 62494i bk4: 0a 62494i bk5: 0a 62494i bk6: 0a 62494i bk7: 0a 62494i bk8: 0a 62494i bk9: 0a 62494i bk10: 0a 62494i bk11: 0a 62494i bk12: 0a 62494i bk13: 0a 62494i bk14: 0a 62494i bk15: 0a 62494i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 62494 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 62494 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 62494 
n_nop = 62494 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 365, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 379, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 316, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 335, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 357, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 380, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 348, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 434, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 429, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 282, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 285, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 416, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 340, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 446, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 379, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 424, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 373, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 374, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 456, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 319, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 402, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 374, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 335, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 295, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8843
L2_total_cache_misses = 3
L2_total_cache_miss_rate = 0.0003
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8503
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 337
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8843
icnt_total_pkts_simt_to_mem=8843
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.20677
	minimum = 5
	maximum = 15
Network latency average = 5.20677
	minimum = 5
	maximum = 15
Slowest packet = 16180
Flit latency average = 5.20677
	minimum = 5
	maximum = 15
Slowest flit = 16180
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0147249
	minimum = 0.0109777 (at node 22)
	maximum = 0.0238422 (at node 41)
Accepted packet rate average = 0.0147249
	minimum = 0.0109777 (at node 22)
	maximum = 0.0238422 (at node 41)
Injected flit rate average = 0.0147249
	minimum = 0.0109777 (at node 22)
	maximum = 0.0238422 (at node 41)
Accepted flit rate average= 0.0147249
	minimum = 0.0109777 (at node 22)
	maximum = 0.0238422 (at node 41)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.19631 (4 samples)
	minimum = 5 (4 samples)
	maximum = 14 (4 samples)
Network latency average = 5.19631 (4 samples)
	minimum = 5 (4 samples)
	maximum = 14 (4 samples)
Flit latency average = 5.19631 (4 samples)
	minimum = 5 (4 samples)
	maximum = 14 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0107929 (4 samples)
	minimum = 0.0081402 (4 samples)
	maximum = 0.0169337 (4 samples)
Accepted packet rate average = 0.0107929 (4 samples)
	minimum = 0.0081402 (4 samples)
	maximum = 0.0169337 (4 samples)
Injected flit rate average = 0.0107929 (4 samples)
	minimum = 0.0081402 (4 samples)
	maximum = 0.0169337 (4 samples)
Accepted flit rate average = 0.0107929 (4 samples)
	minimum = 0.0081402 (4 samples)
	maximum = 0.0169337 (4 samples)
Injected packet size average = 1 (4 samples)
Accepted packet size average = 1 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 590063 (inst/sec)
gpgpu_simulation_rate = 4428 (cycle/sec)
gpgpu_silicon_slowdown = 320009x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff970..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff968..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff960..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff958..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff950..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcf3ffa00..

GPGPU-Sim PTX: cudaLaunch for 0x0x562bf02d0dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 14672
gpu_sim_insn = 1252440
gpu_ipc =      85.3626
gpu_tot_sim_cycle = 50096
gpu_tot_sim_insn = 5972944
gpu_tot_ipc =     119.2300
gpu_tot_issued_cta = 640
gpu_occupancy = 12.2626% 
gpu_tot_occupancy = 27.3827% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2980
partiton_level_parallism_total  =       0.2638
partiton_level_parallism_util =       1.8370
partiton_level_parallism_util_total  =       2.7658
L2_BW  =      13.5117 GB/Sec
L2_BW_total  =      11.9615 GB/Sec
gpu_total_sim_rate=497745

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 640, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
338, 141, 141, 141, 141, 141, 141, 141, 328, 141, 141, 141, 152, 152, 141, 141, 101, 101, 101, 101, 101, 101, 101, 101, 101, 101, 101, 101, 101, 101, 101, 101, 101, 101, 101, 101, 101, 101, 101, 101, 101, 101, 101, 101, 101, 101, 101, 112, 100, 101, 101, 101, 101, 101, 101, 101, 101, 101, 101, 101, 101, 101, 101, 101, 
gpgpu_n_tot_thrd_icount = 6597088
gpgpu_n_tot_w_icount = 206159
gpgpu_n_stall_shd_mem = 45
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12236
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 45
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:118122	W0_Idle:501002	W0_Scoreboard:296127	W1:9353	W2:198	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
single_issue_nums: WS0:46633	WS1:46637	WS2:45314	WS3:46219	
dual_issue_nums: WS0:2690	WS1:2698	WS2:2618	WS3:2672	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 97888 {8:12236,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 489440 {40:12236,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
maxmflatency = 259 
max_icnt2mem_latency = 21 
maxmrqlatency = 1 
max_icnt2sh_latency = 9 
averagemflatency = 136 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 7 
mrq_lat_table:9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13206 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	10900 	2253 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	13203 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5996         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan       inf      -nan      -nan      -nan       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 9/1 = 9.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         0         1         0         1         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 9
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none       16750    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none        2706    none      none      none       17992    none       37240    none      none      none      none      none      none      none      none  
dram[3]:       4610    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none       26192    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none       19806    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none        2028    none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none        5430    none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0       136       136       136       258       141       146       150       139       141       138       139       136       136       136       136
dram[1]:        136       136       137       136       143       137       150       137       146       146       137       139       137       136       136       136
dram[2]:        136       258       137       136       136       259       150       258       141       141       139       136       136       136       136       136
dram[3]:        258       136       136       136       138       143       147       144       141       139       138       138       136       136       136       136
dram[4]:        136       136       136       136       143       146       150       258       139       146       139       137       136       136       136       138
dram[5]:        136       136       136       136       139       136       144       146       146       145       137       146       137       136         0       136
dram[6]:        137       136       136       136       145       138       146       147       141       139       136       137       136       136       136       136
dram[7]:          0       136       136       136       142       258       149       148       145       144       146       138       136       136       136       136
dram[8]:        136       137       136       137       144       144       140       150       139       146       146       145       136       136       136       136
dram[9]:        136         0       138       136       140       139       150       146       139       140       138       138       136       137       258       136
dram[10]:        136       136       136       136       139       137       147       147       138       138       139       140       136       136       136       136
dram[11]:        136       136       137       137       258       138       139       141       145       145       141       139       136       136         0       137
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=88378 n_nop=88376 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.263e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 88378i bk1: 0a 88379i bk2: 0a 88379i bk3: 0a 88379i bk4: 1a 88362i bk5: 0a 88377i bk6: 0a 88377i bk7: 0a 88377i bk8: 0a 88377i bk9: 0a 88378i bk10: 0a 88378i bk11: 0a 88378i bk12: 0a 88378i bk13: 0a 88378i bk14: 0a 88378i bk15: 0a 88378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000023 
total_CMD = 88378 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 88360 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88378 
n_nop = 88376 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000011 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=88378 n_nop=88378 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88378i bk1: 0a 88378i bk2: 0a 88378i bk3: 0a 88378i bk4: 0a 88378i bk5: 0a 88378i bk6: 0a 88378i bk7: 0a 88378i bk8: 0a 88378i bk9: 0a 88378i bk10: 0a 88378i bk11: 0a 88378i bk12: 0a 88378i bk13: 0a 88378i bk14: 0a 88378i bk15: 0a 88378i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88378 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88378 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88378 
n_nop = 88378 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=88378 n_nop=88372 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.789e-05
n_activity=156 dram_eff=0.03846
bk0: 0a 88379i bk1: 1a 88363i bk2: 0a 88378i bk3: 0a 88379i bk4: 0a 88379i bk5: 1a 88362i bk6: 0a 88377i bk7: 1a 88360i bk8: 0a 88375i bk9: 0a 88377i bk10: 0a 88377i bk11: 0a 88378i bk12: 0a 88378i bk13: 0a 88378i bk14: 0a 88378i bk15: 0a 88379i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000068 
total_CMD = 88378 
util_bw = 6 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 88324 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88378 
n_nop = 88372 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000034 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=88378 n_nop=88376 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.263e-05
n_activity=52 dram_eff=0.03846
bk0: 1a 88362i bk1: 0a 88378i bk2: 0a 88378i bk3: 0a 88378i bk4: 0a 88378i bk5: 0a 88378i bk6: 0a 88378i bk7: 0a 88378i bk8: 0a 88378i bk9: 0a 88378i bk10: 0a 88378i bk11: 0a 88378i bk12: 0a 88378i bk13: 0a 88378i bk14: 0a 88378i bk15: 0a 88378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000023 
total_CMD = 88378 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 88360 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88378 
n_nop = 88376 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000011 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=88378 n_nop=88376 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.263e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 88378i bk1: 0a 88379i bk2: 0a 88379i bk3: 0a 88379i bk4: 0a 88379i bk5: 0a 88379i bk6: 0a 88379i bk7: 1a 88362i bk8: 0a 88377i bk9: 0a 88377i bk10: 0a 88377i bk11: 0a 88377i bk12: 0a 88377i bk13: 0a 88377i bk14: 0a 88377i bk15: 0a 88378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000023 
total_CMD = 88378 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 88360 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88378 
n_nop = 88376 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000011 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=88378 n_nop=88378 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88378i bk1: 0a 88378i bk2: 0a 88378i bk3: 0a 88378i bk4: 0a 88378i bk5: 0a 88378i bk6: 0a 88378i bk7: 0a 88378i bk8: 0a 88378i bk9: 0a 88378i bk10: 0a 88378i bk11: 0a 88378i bk12: 0a 88378i bk13: 0a 88378i bk14: 0a 88378i bk15: 0a 88378i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88378 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88378 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88378 
n_nop = 88378 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=88378 n_nop=88378 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88378i bk1: 0a 88378i bk2: 0a 88378i bk3: 0a 88378i bk4: 0a 88378i bk5: 0a 88378i bk6: 0a 88378i bk7: 0a 88378i bk8: 0a 88378i bk9: 0a 88378i bk10: 0a 88378i bk11: 0a 88378i bk12: 0a 88378i bk13: 0a 88378i bk14: 0a 88378i bk15: 0a 88378i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88378 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88378 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88378 
n_nop = 88378 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=88378 n_nop=88376 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.263e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 88378i bk1: 0a 88379i bk2: 0a 88379i bk3: 0a 88379i bk4: 0a 88379i bk5: 1a 88362i bk6: 0a 88377i bk7: 0a 88377i bk8: 0a 88377i bk9: 0a 88377i bk10: 0a 88377i bk11: 0a 88378i bk12: 0a 88378i bk13: 0a 88378i bk14: 0a 88378i bk15: 0a 88378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000023 
total_CMD = 88378 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 88360 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88378 
n_nop = 88376 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000011 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=88378 n_nop=88378 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88378i bk1: 0a 88378i bk2: 0a 88378i bk3: 0a 88378i bk4: 0a 88378i bk5: 0a 88378i bk6: 0a 88378i bk7: 0a 88378i bk8: 0a 88378i bk9: 0a 88378i bk10: 0a 88378i bk11: 0a 88378i bk12: 0a 88378i bk13: 0a 88378i bk14: 0a 88378i bk15: 0a 88378i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88378 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88378 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88378 
n_nop = 88378 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=88378 n_nop=88376 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.263e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 88377i bk1: 0a 88378i bk2: 0a 88378i bk3: 0a 88378i bk4: 0a 88378i bk5: 0a 88378i bk6: 0a 88378i bk7: 0a 88378i bk8: 0a 88378i bk9: 0a 88378i bk10: 0a 88378i bk11: 0a 88378i bk12: 0a 88378i bk13: 0a 88379i bk14: 1a 88362i bk15: 0a 88377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000023 
total_CMD = 88378 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 88360 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88378 
n_nop = 88376 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000011 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=88378 n_nop=88378 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 88378i bk1: 0a 88378i bk2: 0a 88378i bk3: 0a 88378i bk4: 0a 88378i bk5: 0a 88378i bk6: 0a 88378i bk7: 0a 88378i bk8: 0a 88378i bk9: 0a 88378i bk10: 0a 88378i bk11: 0a 88378i bk12: 0a 88378i bk13: 0a 88378i bk14: 0a 88378i bk15: 0a 88378i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 88378 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 88378 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88378 
n_nop = 88378 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=88378 n_nop=88376 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.263e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 88378i bk1: 0a 88379i bk2: 0a 88379i bk3: 0a 88379i bk4: 1a 88362i bk5: 0a 88377i bk6: 0a 88377i bk7: 0a 88377i bk8: 0a 88377i bk9: 0a 88378i bk10: 0a 88378i bk11: 0a 88378i bk12: 0a 88378i bk13: 0a 88378i bk14: 0a 88378i bk15: 0a 88378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000023 
total_CMD = 88378 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 88360 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 88378 
n_nop = 88376 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000011 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 590, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 513, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 495, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 465, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 546, Miss = 2, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 572, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 522, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 597, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 640, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 423, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 423, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 597, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 503, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 666, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 614, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 589, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 554, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 560, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 651, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 480, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 595, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 567, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 528, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 525, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 13215
L2_total_cache_misses = 9
L2_total_cache_miss_rate = 0.0007
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 979
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12236
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13215
icnt_total_pkts_simt_to_mem=13215
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.14742
	minimum = 5
	maximum = 19
Network latency average = 5.14742
	minimum = 5
	maximum = 19
Slowest packet = 20736
Flit latency average = 5.14742
	minimum = 5
	maximum = 19
Slowest flit = 20736
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0114609
	minimum = 0.00436205 (at node 0)
	maximum = 0.0188795 (at node 15)
Accepted packet rate average = 0.0114609
	minimum = 0.00436205 (at node 0)
	maximum = 0.0188795 (at node 15)
Injected flit rate average = 0.0114609
	minimum = 0.00436205 (at node 0)
	maximum = 0.0188795 (at node 15)
Accepted flit rate average= 0.0114609
	minimum = 0.00436205 (at node 0)
	maximum = 0.0188795 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.18653 (5 samples)
	minimum = 5 (5 samples)
	maximum = 15 (5 samples)
Network latency average = 5.18653 (5 samples)
	minimum = 5 (5 samples)
	maximum = 15 (5 samples)
Flit latency average = 5.18653 (5 samples)
	minimum = 5 (5 samples)
	maximum = 15 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0109265 (5 samples)
	minimum = 0.00738457 (5 samples)
	maximum = 0.0173228 (5 samples)
Accepted packet rate average = 0.0109265 (5 samples)
	minimum = 0.00738457 (5 samples)
	maximum = 0.0173228 (5 samples)
Injected flit rate average = 0.0109265 (5 samples)
	minimum = 0.00738457 (5 samples)
	maximum = 0.0173228 (5 samples)
Accepted flit rate average = 0.0109265 (5 samples)
	minimum = 0.00738457 (5 samples)
	maximum = 0.0173228 (5 samples)
Injected packet size average = 1 (5 samples)
Accepted packet size average = 1 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 497745 (inst/sec)
gpgpu_simulation_rate = 4174 (cycle/sec)
gpgpu_silicon_slowdown = 339482x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff9a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff9a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff998..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff990..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcf3ff98c..

GPGPU-Sim PTX: cudaLaunch for 0x0x562bf02d0f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 5956
gpu_sim_insn = 1117092
gpu_ipc =     187.5574
gpu_tot_sim_cycle = 56052
gpu_tot_sim_insn = 7090036
gpu_tot_ipc =     126.4903
gpu_tot_issued_cta = 768
gpu_occupancy = 61.2724% 
gpu_tot_occupancy = 29.9473% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5238
partiton_level_parallism_total  =       0.2914
partiton_level_parallism_util =       4.6429
partiton_level_parallism_util_total  =       2.9972
L2_BW  =      23.7531 GB/Sec
L2_BW_total  =      13.2144 GB/Sec
gpu_total_sim_rate=506431

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
387, 190, 179, 190, 179, 190, 179, 190, 377, 190, 179, 179, 190, 189, 179, 189, 120, 120, 120, 120, 120, 120, 131, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 131, 120, 120, 120, 120, 120, 120, 120, 120, 142, 119, 120, 120, 131, 120, 120, 120, 120, 120, 131, 120, 131, 120, 131, 120, 120, 
gpgpu_n_tot_thrd_icount = 7871072
gpgpu_n_tot_w_icount = 245971
gpgpu_n_stall_shd_mem = 45
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14284
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 45
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:135468	W0_Idle:517718	W0_Scoreboard:315280	W1:11982	W2:506	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
single_issue_nums: WS0:55570	WS1:55578	WS2:54291	WS3:55122	
dual_issue_nums: WS0:3198	WS1:3204	WS2:3128	WS3:3175	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114272 {8:14284,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 571360 {40:14284,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
maxmflatency = 259 
max_icnt2mem_latency = 31 
maxmrqlatency = 1 
max_icnt2sh_latency = 9 
averagemflatency = 136 
avg_icnt2mem_latency = 8 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 7 
mrq_lat_table:9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16326 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	12968 	3089 	278 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	16323 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5996         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan       inf      -nan      -nan      -nan       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 9/1 = 9.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         0         1         0         1         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 9
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none       16886    none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none        2706    none      none      none       18944    none       38603    none      none      none      none      none      none      none      none  
dram[3]:       4610    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none       26874    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none       20486    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none        2028    none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none        5566    none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0       136       136       136       258       141       146       150       159       154       150       140       136       137       136       136
dram[1]:        136       136       137       136       143       137       150       137       148       146       145       145       147       138       136       136
dram[2]:        136       258       137       136       136       259       150       258       160       159       160       138       138       140       136       136
dram[3]:        258       136       136       136       138       143       147       144       159       154       143       154       136       138       136       136
dram[4]:        136       136       136       136       143       146       150       258       154       159       160       139       136       138       136       138
dram[5]:        136       136       136       136       139       136       144       146       159       154       143       160       137       141         0       136
dram[6]:        137       136       136       136       145       138       154       147       154       155       141       155       139       142       136       136
dram[7]:          0       136       136       136       142       258       149       148       155       154       155       150       137       137       136       136
dram[8]:        136       137       136       137       144       144       140       150       154       159       157       145       137       138       136       136
dram[9]:        136         0       138       136       140       139       150       146       154       160       141       148       138       137       258       136
dram[10]:        136       136       136       136       140       137       147       147       155       154       145       140       146       137       136       136
dram[11]:        136       136       137       137       258       138       139       141       145       154       147       158       136       141         0       137
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=98885 n_nop=98883 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.023e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 98885i bk1: 0a 98886i bk2: 0a 98886i bk3: 0a 98886i bk4: 1a 98869i bk5: 0a 98884i bk6: 0a 98884i bk7: 0a 98884i bk8: 0a 98884i bk9: 0a 98885i bk10: 0a 98885i bk11: 0a 98885i bk12: 0a 98885i bk13: 0a 98885i bk14: 0a 98885i bk15: 0a 98885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000020 
total_CMD = 98885 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 98867 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98885 
n_nop = 98883 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=98885 n_nop=98885 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 98885i bk1: 0a 98885i bk2: 0a 98885i bk3: 0a 98885i bk4: 0a 98885i bk5: 0a 98885i bk6: 0a 98885i bk7: 0a 98885i bk8: 0a 98885i bk9: 0a 98885i bk10: 0a 98885i bk11: 0a 98885i bk12: 0a 98885i bk13: 0a 98885i bk14: 0a 98885i bk15: 0a 98885i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 98885 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 98885 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98885 
n_nop = 98885 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=98885 n_nop=98879 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.068e-05
n_activity=156 dram_eff=0.03846
bk0: 0a 98886i bk1: 1a 98870i bk2: 0a 98885i bk3: 0a 98886i bk4: 0a 98886i bk5: 1a 98869i bk6: 0a 98884i bk7: 1a 98867i bk8: 0a 98882i bk9: 0a 98884i bk10: 0a 98884i bk11: 0a 98885i bk12: 0a 98885i bk13: 0a 98885i bk14: 0a 98885i bk15: 0a 98886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000061 
total_CMD = 98885 
util_bw = 6 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 98831 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98885 
n_nop = 98879 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=98885 n_nop=98883 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.023e-05
n_activity=52 dram_eff=0.03846
bk0: 1a 98869i bk1: 0a 98885i bk2: 0a 98885i bk3: 0a 98885i bk4: 0a 98885i bk5: 0a 98885i bk6: 0a 98885i bk7: 0a 98885i bk8: 0a 98885i bk9: 0a 98885i bk10: 0a 98885i bk11: 0a 98885i bk12: 0a 98885i bk13: 0a 98885i bk14: 0a 98885i bk15: 0a 98885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000020 
total_CMD = 98885 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 98867 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98885 
n_nop = 98883 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=98885 n_nop=98883 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.023e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 98885i bk1: 0a 98886i bk2: 0a 98886i bk3: 0a 98886i bk4: 0a 98886i bk5: 0a 98886i bk6: 0a 98886i bk7: 1a 98869i bk8: 0a 98884i bk9: 0a 98884i bk10: 0a 98884i bk11: 0a 98884i bk12: 0a 98884i bk13: 0a 98884i bk14: 0a 98884i bk15: 0a 98885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000020 
total_CMD = 98885 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 98867 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98885 
n_nop = 98883 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=98885 n_nop=98885 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 98885i bk1: 0a 98885i bk2: 0a 98885i bk3: 0a 98885i bk4: 0a 98885i bk5: 0a 98885i bk6: 0a 98885i bk7: 0a 98885i bk8: 0a 98885i bk9: 0a 98885i bk10: 0a 98885i bk11: 0a 98885i bk12: 0a 98885i bk13: 0a 98885i bk14: 0a 98885i bk15: 0a 98885i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 98885 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 98885 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98885 
n_nop = 98885 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=98885 n_nop=98885 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 98885i bk1: 0a 98885i bk2: 0a 98885i bk3: 0a 98885i bk4: 0a 98885i bk5: 0a 98885i bk6: 0a 98885i bk7: 0a 98885i bk8: 0a 98885i bk9: 0a 98885i bk10: 0a 98885i bk11: 0a 98885i bk12: 0a 98885i bk13: 0a 98885i bk14: 0a 98885i bk15: 0a 98885i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 98885 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 98885 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98885 
n_nop = 98885 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=98885 n_nop=98883 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.023e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 98885i bk1: 0a 98886i bk2: 0a 98886i bk3: 0a 98886i bk4: 0a 98886i bk5: 1a 98869i bk6: 0a 98884i bk7: 0a 98884i bk8: 0a 98884i bk9: 0a 98884i bk10: 0a 98884i bk11: 0a 98885i bk12: 0a 98885i bk13: 0a 98885i bk14: 0a 98885i bk15: 0a 98885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000020 
total_CMD = 98885 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 98867 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98885 
n_nop = 98883 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=98885 n_nop=98885 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 98885i bk1: 0a 98885i bk2: 0a 98885i bk3: 0a 98885i bk4: 0a 98885i bk5: 0a 98885i bk6: 0a 98885i bk7: 0a 98885i bk8: 0a 98885i bk9: 0a 98885i bk10: 0a 98885i bk11: 0a 98885i bk12: 0a 98885i bk13: 0a 98885i bk14: 0a 98885i bk15: 0a 98885i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 98885 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 98885 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98885 
n_nop = 98885 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=98885 n_nop=98883 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.023e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 98884i bk1: 0a 98885i bk2: 0a 98885i bk3: 0a 98885i bk4: 0a 98885i bk5: 0a 98885i bk6: 0a 98885i bk7: 0a 98885i bk8: 0a 98885i bk9: 0a 98885i bk10: 0a 98885i bk11: 0a 98885i bk12: 0a 98885i bk13: 0a 98886i bk14: 1a 98869i bk15: 0a 98884i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000020 
total_CMD = 98885 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 98867 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98885 
n_nop = 98883 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=98885 n_nop=98885 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 98885i bk1: 0a 98885i bk2: 0a 98885i bk3: 0a 98885i bk4: 0a 98885i bk5: 0a 98885i bk6: 0a 98885i bk7: 0a 98885i bk8: 0a 98885i bk9: 0a 98885i bk10: 0a 98885i bk11: 0a 98885i bk12: 0a 98885i bk13: 0a 98885i bk14: 0a 98885i bk15: 0a 98885i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 98885 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 98885 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98885 
n_nop = 98885 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=98885 n_nop=98883 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.023e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 98885i bk1: 0a 98886i bk2: 0a 98886i bk3: 0a 98886i bk4: 1a 98869i bk5: 0a 98884i bk6: 0a 98884i bk7: 0a 98884i bk8: 0a 98884i bk9: 0a 98885i bk10: 0a 98885i bk11: 0a 98885i bk12: 0a 98885i bk13: 0a 98885i bk14: 0a 98885i bk15: 0a 98885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000020 
total_CMD = 98885 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 98867 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 98885 
n_nop = 98883 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 714, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 637, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 611, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 572, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 681, Miss = 2, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 679, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 637, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 727, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 785, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 503, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 531, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 723, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 591, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1057, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 724, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 747, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 682, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 690, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 789, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 575, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 728, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 703, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 637, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 612, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 16335
L2_total_cache_misses = 9
L2_total_cache_miss_rate = 0.0006
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14284
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16335
icnt_total_pkts_simt_to_mem=16335
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.85577
	minimum = 5
	maximum = 29
Network latency average = 5.85577
	minimum = 5
	maximum = 29
Slowest packet = 29765
Flit latency average = 5.85577
	minimum = 5
	maximum = 29
Slowest flit = 29765
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0201478
	minimum = 0.0134318 (at node 22)
	maximum = 0.0656481 (at node 41)
Accepted packet rate average = 0.0201478
	minimum = 0.0134318 (at node 22)
	maximum = 0.0656481 (at node 41)
Injected flit rate average = 0.0201478
	minimum = 0.0134318 (at node 22)
	maximum = 0.0656481 (at node 41)
Accepted flit rate average= 0.0201478
	minimum = 0.0134318 (at node 22)
	maximum = 0.0656481 (at node 41)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.29807 (6 samples)
	minimum = 5 (6 samples)
	maximum = 17.3333 (6 samples)
Network latency average = 5.29807 (6 samples)
	minimum = 5 (6 samples)
	maximum = 17.3333 (6 samples)
Flit latency average = 5.29807 (6 samples)
	minimum = 5 (6 samples)
	maximum = 17.3333 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0124634 (6 samples)
	minimum = 0.00839245 (6 samples)
	maximum = 0.025377 (6 samples)
Accepted packet rate average = 0.0124634 (6 samples)
	minimum = 0.00839245 (6 samples)
	maximum = 0.025377 (6 samples)
Injected flit rate average = 0.0124634 (6 samples)
	minimum = 0.00839245 (6 samples)
	maximum = 0.025377 (6 samples)
Accepted flit rate average = 0.0124634 (6 samples)
	minimum = 0.00839245 (6 samples)
	maximum = 0.025377 (6 samples)
Injected packet size average = 1 (6 samples)
Accepted packet size average = 1 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 506431 (inst/sec)
gpgpu_simulation_rate = 4003 (cycle/sec)
gpgpu_silicon_slowdown = 353984x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff970..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff968..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff960..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff958..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff950..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcf3ffa00..

GPGPU-Sim PTX: cudaLaunch for 0x0x562bf02d0dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 15758
gpu_sim_insn = 1290400
gpu_ipc =      81.8886
gpu_tot_sim_cycle = 71810
gpu_tot_sim_insn = 8380436
gpu_tot_ipc =     116.7029
gpu_tot_issued_cta = 896
gpu_occupancy = 15.5556% 
gpu_tot_occupancy = 23.6638% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.0440
partiton_level_parallism_total  =       0.4566
partiton_level_parallism_util =       2.5450
partiton_level_parallism_util_total  =       2.7519
L2_BW  =      47.3381 GB/Sec
L2_BW_total  =      20.7025 GB/Sec
gpu_total_sim_rate=441075

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 896, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
429, 353, 221, 463, 221, 232, 221, 232, 584, 232, 221, 221, 232, 231, 221, 231, 141, 141, 141, 141, 141, 141, 337, 141, 141, 141, 141, 141, 141, 141, 141, 349, 141, 141, 327, 371, 141, 141, 152, 141, 141, 141, 141, 305, 349, 141, 141, 327, 140, 394, 141, 152, 141, 141, 141, 141, 141, 152, 141, 152, 141, 152, 141, 141, 
gpgpu_n_tot_thrd_icount = 10604928
gpgpu_n_tot_w_icount = 331404
gpgpu_n_stall_shd_mem = 957
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26761
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 957
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:165510	W0_Idle:748251	W0_Scoreboard:904628	W1:53059	W2:3808	W3:105	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
single_issue_nums: WS0:74017	WS1:75294	WS2:74298	WS3:73441	
dual_issue_nums: WS0:4273	WS1:4359	WS2:4297	WS3:4248	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 214088 {8:26761,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1070440 {40:26761,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
maxmflatency = 268 
max_icnt2mem_latency = 31 
maxmrqlatency = 9 
max_icnt2sh_latency = 10 
averagemflatency = 136 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 7 
mrq_lat_table:51 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32739 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27530 	4781 	475 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	32736 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5894         0         0         0      5996         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5921         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      6204         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      6142         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0      6002         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6005         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5849         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000      -nan       inf      -nan  1.000000       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan 
dram[1]:  1.000000      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan       inf      -nan      -nan  1.000000       inf      -nan       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan      -nan       inf      -nan       inf      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan       inf 
dram[4]:      -nan      -nan      -nan       inf  2.000000      -nan      -nan       inf      -nan       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan       inf  3.000000      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.000000      -nan      -nan       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf 
dram[8]:      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan 
dram[10]:       inf      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 52/8 = 6.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         0         1         0         1         1         1         0         0         0         0         0         0         1         0         0 
dram[1]:         1         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         2         0         0         1         2         0         1         0         1         0         0         0         0         0         0 
dram[3]:         1         0         0         0         1         0         1         0         0         1         0         0         0         0         0         1 
dram[4]:         0         0         0         1         2         0         0         1         0         1         1         1         0         0         0         0 
dram[5]:         0         0         1         3         0         0         2         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         1         0         0         0         0         0         0         0 
dram[7]:         3         0         0         1         0         1         0         0         0         0         0         0         0         0         0         1 
dram[8]:         0         0         0         0         0         1         0         0         1         1         0         0         0         0         0         0 
dram[9]:         1         0         0         0         0         0         0         1         0         0         0         0         0         0         1         0 
dram[10]:         1         0         0         1         0         0         0         0         0         0         1         0         0         0         0         0 
dram[11]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 52
min_bank_accesses = 0!
chip skew: 7/1 = 7.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       7202    none       11554    none       29825     27222     34381    none      none      none      none      none      none        9376    none      none  
dram[1]:      20806    none       11289    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none        4681    none      none        9104     17665    none       61090    none       45332    none      none      none      none      none      none  
dram[3]:      14275    none      none      none       21649    none       62923    none      none       40947    none      none      none      none      none        8284
dram[4]:     none      none      none       11956     13487    none      none       48247    none       42060     25137     34323    none      none      none      none  
dram[5]:     none      none       16179      4164    none      none       22805    none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none       52229    none       90124    none      none      none      none      none      none      none  
dram[7]:       5791    none      none       10055    none       30875    none      none      none      none      none      none      none      none      none        6515
dram[8]:     none      none      none      none      none       14983    none      none       45624     68113    none      none      none      none      none      none  
dram[9]:      11414    none      none      none      none      none      none       57153    none      none      none      none      none      none       14006    none  
dram[10]:      15101    none      none        9106    none      none      none      none      none      none       20705    none      none      none      none      none  
dram[11]:     none      none      none      none       13191    none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        267       140       258       137       258       258       258       151       159       154       150       140       138       258       137       137
dram[1]:        258       139       259       137       150       137       151       151       148       146       145       145       147       138       138       139
dram[2]:        146       258       137       139       258       259       156       258       160       258       160       138       138       140       137       138
dram[3]:        258       138       138       139       258       148       258       156       159       258       143       154       137       140       137       258
dram[4]:        137       138       138       258       258       146       154       258       154       258       258       262       138       138       137       143
dram[5]:        139       137       258       268       154       154       259       156       159       154       143       160       137       141       138       140
dram[6]:        139       137       137       138       149       138       258       156       258       155       141       155       140       142       137       136
dram[7]:        267       137       137       258       153       258       149       156       155       154       155       150       137       137       137       258
dram[8]:        137       137       137       137       147       258       156       154       258       259       157       145       137       138       137       138
dram[9]:        258       138       138       137       145       147       156       258       154       160       141       148       138       138       258       137
dram[10]:        258       137       137       258       154       145       155       149       155       154       258       140       146       137       137       137
dram[11]:        137       138       137       138       258       149       156       150       145       154       147       158       137       141       136       139
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=126685 n_nop=126670 n_act=7 n_pre=1 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001105
n_activity=355 dram_eff=0.03944
bk0: 2a 126636i bk1: 0a 126683i bk2: 1a 126668i bk3: 0a 126684i bk4: 1a 126670i bk5: 1a 126668i bk6: 1a 126667i bk7: 0a 126682i bk8: 0a 126684i bk9: 0a 126685i bk10: 0a 126685i bk11: 0a 126685i bk12: 0a 126687i bk13: 1a 126670i bk14: 0a 126685i bk15: 0a 126686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000111 
total_CMD = 126685 
util_bw = 14 
Wasted_Col = 112 
Wasted_Row = 16 
Idle = 126543 

BW Util Bottlenecks: 
RCDc_limit = 112 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126685 
n_nop = 126670 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 7 
Row_Bus_Util =  0.000063 
CoL_Bus_Util = 0.000055 
Either_Row_CoL_Bus_Util = 0.000118 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=126685 n_nop=126681 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.157e-05
n_activity=104 dram_eff=0.03846
bk0: 1a 126669i bk1: 0a 126685i bk2: 1a 126668i bk3: 0a 126683i bk4: 0a 126684i bk5: 0a 126685i bk6: 0a 126685i bk7: 0a 126685i bk8: 0a 126685i bk9: 0a 126685i bk10: 0a 126685i bk11: 0a 126685i bk12: 0a 126685i bk13: 0a 126685i bk14: 0a 126686i bk15: 0a 126686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000032 
total_CMD = 126685 
util_bw = 4 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 126649 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126685 
n_nop = 126681 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=126685 n_nop=126673 n_act=5 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001105
n_activity=288 dram_eff=0.04861
bk0: 0a 126687i bk1: 2a 126671i bk2: 0a 126686i bk3: 0a 126687i bk4: 1a 126670i bk5: 2a 126668i bk6: 0a 126683i bk7: 1a 126666i bk8: 0a 126681i bk9: 1a 126667i bk10: 0a 126682i bk11: 0a 126685i bk12: 0a 126685i bk13: 0a 126685i bk14: 0a 126685i bk15: 0a 126687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000111 
total_CMD = 126685 
util_bw = 14 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 126591 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126685 
n_nop = 126673 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 7 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.000055 
Either_Row_CoL_Bus_Util = 0.000095 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=126685 n_nop=126675 n_act=5 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.894e-05
n_activity=239 dram_eff=0.04184
bk0: 1a 126668i bk1: 0a 126684i bk2: 0a 126685i bk3: 0a 126685i bk4: 1a 126668i bk5: 0a 126684i bk6: 1a 126668i bk7: 0a 126683i bk8: 0a 126686i bk9: 1a 126669i bk10: 0a 126684i bk11: 0a 126685i bk12: 0a 126686i bk13: 0a 126686i bk14: 0a 126686i bk15: 1a 126669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000079 
total_CMD = 126685 
util_bw = 10 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 126595 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126685 
n_nop = 126675 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 5 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.000039 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=126685 n_nop=126672 n_act=6 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001105
n_activity=282 dram_eff=0.04965
bk0: 0a 126686i bk1: 0a 126688i bk2: 0a 126688i bk3: 1a 126671i bk4: 2a 126669i bk5: 0a 126685i bk6: 0a 126685i bk7: 1a 126669i bk8: 0a 126684i bk9: 1a 126668i bk10: 1a 126666i bk11: 1a 126663i bk12: 0a 126682i bk13: 0a 126683i bk14: 0a 126683i bk15: 0a 126686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.127660
Bank_Level_Parallism_Col = 1.089888
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.089888 

BW Util details:
bwutil = 0.000111 
total_CMD = 126685 
util_bw = 14 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 126585 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126685 
n_nop = 126672 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 7 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000055 
Either_Row_CoL_Bus_Util = 0.000103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=126685 n_nop=126674 n_act=4 n_pre=1 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.472e-05
n_activity=237 dram_eff=0.05063
bk0: 0a 126686i bk1: 0a 126687i bk2: 1a 126670i bk3: 3a 126633i bk4: 0a 126683i bk5: 0a 126684i bk6: 2a 126668i bk7: 0a 126683i bk8: 0a 126685i bk9: 0a 126685i bk10: 0a 126685i bk11: 0a 126685i bk12: 0a 126685i bk13: 0a 126685i bk14: 0a 126685i bk15: 0a 126685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000095 
total_CMD = 126685 
util_bw = 12 
Wasted_Col = 66 
Wasted_Row = 16 
Idle = 126591 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126685 
n_nop = 126674 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 1 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 6 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.000047 
Either_Row_CoL_Bus_Util = 0.000087 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000118404
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=126685 n_nop=126681 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.157e-05
n_activity=87 dram_eff=0.04598
bk0: 0a 126684i bk1: 0a 126686i bk2: 0a 126686i bk3: 0a 126686i bk4: 0a 126687i bk5: 0a 126687i bk6: 1a 126670i bk7: 0a 126685i bk8: 1a 126668i bk9: 0a 126683i bk10: 0a 126684i bk11: 0a 126684i bk12: 0a 126684i bk13: 0a 126684i bk14: 0a 126684i bk15: 0a 126684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000032 
total_CMD = 126685 
util_bw = 4 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 126649 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126685 
n_nop = 126681 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000016 
Either_Row_CoL_Bus_Util = 0.000032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=126685 n_nop=126673 n_act=5 n_pre=1 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.472e-05
n_activity=272 dram_eff=0.04412
bk0: 3a 126633i bk1: 0a 126685i bk2: 0a 126685i bk3: 1a 126669i bk4: 0a 126684i bk5: 1a 126668i bk6: 0a 126683i bk7: 0a 126684i bk8: 0a 126684i bk9: 0a 126684i bk10: 0a 126684i bk11: 0a 126686i bk12: 0a 126686i bk13: 0a 126686i bk14: 0a 126686i bk15: 1a 126670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000095 
total_CMD = 126685 
util_bw = 12 
Wasted_Col = 82 
Wasted_Row = 16 
Idle = 126575 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126685 
n_nop = 126673 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 1 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 6 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000047 
Either_Row_CoL_Bus_Util = 0.000095 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.89359e-06
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=126685 n_nop=126679 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.736e-05
n_activity=128 dram_eff=0.04688
bk0: 0a 126684i bk1: 0a 126687i bk2: 0a 126687i bk3: 0a 126687i bk4: 0a 126687i bk5: 1a 126670i bk6: 0a 126685i bk7: 0a 126685i bk8: 1a 126668i bk9: 1a 126667i bk10: 0a 126683i bk11: 0a 126684i bk12: 0a 126684i bk13: 0a 126684i bk14: 0a 126684i bk15: 0a 126684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000047 
total_CMD = 126685 
util_bw = 6 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 126631 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126685 
n_nop = 126679 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=126685 n_nop=126679 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.736e-05
n_activity=156 dram_eff=0.03846
bk0: 1a 126669i bk1: 0a 126685i bk2: 0a 126685i bk3: 0a 126685i bk4: 0a 126685i bk5: 0a 126685i bk6: 0a 126685i bk7: 1a 126668i bk8: 0a 126683i bk9: 0a 126685i bk10: 0a 126685i bk11: 0a 126685i bk12: 0a 126685i bk13: 0a 126686i bk14: 1a 126669i bk15: 0a 126684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000047 
total_CMD = 126685 
util_bw = 6 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 126631 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126685 
n_nop = 126679 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=126685 n_nop=126679 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.736e-05
n_activity=156 dram_eff=0.03846
bk0: 1a 126668i bk1: 0a 126685i bk2: 0a 126686i bk3: 1a 126669i bk4: 0a 126684i bk5: 0a 126685i bk6: 0a 126686i bk7: 0a 126686i bk8: 0a 126686i bk9: 0a 126686i bk10: 1a 126669i bk11: 0a 126684i bk12: 0a 126684i bk13: 0a 126684i bk14: 0a 126684i bk15: 0a 126684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000047 
total_CMD = 126685 
util_bw = 6 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 126631 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126685 
n_nop = 126679 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=126685 n_nop=126683 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.579e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 126685i bk1: 0a 126686i bk2: 0a 126686i bk3: 0a 126686i bk4: 1a 126669i bk5: 0a 126684i bk6: 0a 126684i bk7: 0a 126684i bk8: 0a 126684i bk9: 0a 126685i bk10: 0a 126685i bk11: 0a 126685i bk12: 0a 126685i bk13: 0a 126685i bk14: 0a 126685i bk15: 0a 126685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000016 
total_CMD = 126685 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 126667 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126685 
n_nop = 126683 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000008 
Either_Row_CoL_Bus_Util = 0.000016 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1422, Miss = 3, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1364, Miss = 4, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1409, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1150, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1531, Miss = 6, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1357, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1340, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1418, Miss = 3, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1717, Miss = 6, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1160, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1222, Miss = 4, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1307, Miss = 2, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1100, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1683, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1346, Miss = 3, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1357, Miss = 3, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1435, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1333, Miss = 2, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1514, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1261, Miss = 2, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1372, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1374, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1458, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1156, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 32786
L2_total_cache_misses = 52
L2_total_cache_miss_rate = 0.0016
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 26709
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 50
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6025
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26761
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=32786
icnt_total_pkts_simt_to_mem=32786
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.15406
	minimum = 5
	maximum = 25
Network latency average = 5.15406
	minimum = 5
	maximum = 25
Slowest packet = 35976
Flit latency average = 5.15406
	minimum = 5
	maximum = 25
Slowest flit = 35976
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.040153
	minimum = 0.0262089 (at node 11)
	maximum = 0.0591446 (at node 36)
Accepted packet rate average = 0.040153
	minimum = 0.0262089 (at node 11)
	maximum = 0.0591446 (at node 36)
Injected flit rate average = 0.040153
	minimum = 0.0262089 (at node 11)
	maximum = 0.0591446 (at node 36)
Accepted flit rate average= 0.040153
	minimum = 0.0262089 (at node 11)
	maximum = 0.0591446 (at node 36)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.2775 (7 samples)
	minimum = 5 (7 samples)
	maximum = 18.4286 (7 samples)
Network latency average = 5.2775 (7 samples)
	minimum = 5 (7 samples)
	maximum = 18.4286 (7 samples)
Flit latency average = 5.2775 (7 samples)
	minimum = 5 (7 samples)
	maximum = 18.4286 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.016419 (7 samples)
	minimum = 0.0109377 (7 samples)
	maximum = 0.030201 (7 samples)
Accepted packet rate average = 0.016419 (7 samples)
	minimum = 0.0109377 (7 samples)
	maximum = 0.030201 (7 samples)
Injected flit rate average = 0.016419 (7 samples)
	minimum = 0.0109377 (7 samples)
	maximum = 0.030201 (7 samples)
Accepted flit rate average = 0.016419 (7 samples)
	minimum = 0.0109377 (7 samples)
	maximum = 0.030201 (7 samples)
Injected packet size average = 1 (7 samples)
Accepted packet size average = 1 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 441075 (inst/sec)
gpgpu_simulation_rate = 3779 (cycle/sec)
gpgpu_silicon_slowdown = 374966x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff9a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff9a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff998..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff990..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcf3ff98c..

GPGPU-Sim PTX: cudaLaunch for 0x0x562bf02d0f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 6819
gpu_sim_insn = 1132352
gpu_ipc =     166.0584
gpu_tot_sim_cycle = 78629
gpu_tot_sim_insn = 9512788
gpu_tot_ipc =     120.9832
gpu_tot_issued_cta = 1024
gpu_occupancy = 58.1702% 
gpu_tot_occupancy = 26.4740% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.0007
partiton_level_parallism_total  =       0.5038
partiton_level_parallism_util =       4.4140
partiton_level_parallism_util_total  =       2.9428
L2_BW  =      45.3772 GB/Sec
L2_BW_total  =      22.8424 GB/Sec
gpu_total_sim_rate=452989

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
478, 402, 259, 512, 259, 292, 281, 281, 644, 292, 281, 259, 281, 268, 259, 280, 160, 160, 171, 171, 160, 171, 356, 160, 171, 160, 160, 171, 171, 160, 160, 368, 160, 171, 346, 390, 160, 171, 182, 171, 171, 171, 160, 335, 379, 160, 171, 357, 170, 424, 171, 171, 171, 160, 171, 160, 160, 171, 171, 182, 171, 171, 171, 160, 
gpgpu_n_tot_thrd_icount = 12204864
gpgpu_n_tot_w_icount = 381402
gpgpu_n_stall_shd_mem = 957
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28809
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 957
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:184485	W0_Idle:808259	W0_Scoreboard:966784	W1:61034	W2:7625	W3:1128	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
single_issue_nums: WS0:85437	WS1:86825	WS2:85657	WS3:85103	
dual_issue_nums: WS0:4777	WS1:4857	WS2:4804	WS3:4752	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 230472 {8:28809,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1152360 {40:28809,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
maxmflatency = 1040 
max_icnt2mem_latency = 911 
maxmrqlatency = 9 
max_icnt2sh_latency = 12 
averagemflatency = 166 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 7 
mrq_lat_table:51 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	35138 	3037 	1398 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28320 	5291 	655 	291 	636 	1620 	2117 	680 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	39513 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5894         0         0         0      5996         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5921         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      6204         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      6142         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0      6002         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6005         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5849         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000      -nan       inf      -nan  1.000000       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan 
dram[1]:  1.000000      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan       inf      -nan      -nan  1.000000       inf      -nan       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:       inf      -nan      -nan      -nan       inf      -nan       inf      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan       inf 
dram[4]:      -nan      -nan      -nan       inf  2.000000      -nan      -nan       inf      -nan       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan       inf  3.000000      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.000000      -nan      -nan       inf      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf 
dram[8]:      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan 
dram[10]:       inf      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 52/8 = 6.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         0         1         0         1         1         1         0         0         0         0         0         0         1         0         0 
dram[1]:         1         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         2         0         0         1         2         0         1         0         1         0         0         0         0         0         0 
dram[3]:         1         0         0         0         1         0         1         0         0         1         0         0         0         0         0         1 
dram[4]:         0         0         0         1         2         0         0         1         0         1         1         1         0         0         0         0 
dram[5]:         0         0         1         3         0         0         2         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         1         0         0         0         0         0         0         0 
dram[7]:         3         0         0         1         0         1         0         0         0         0         0         0         0         0         0         1 
dram[8]:         0         0         0         0         0         1         0         0         1         1         0         0         0         0         0         0 
dram[9]:         1         0         0         0         0         0         0         1         0         0         0         0         0         0         1         0 
dram[10]:         1         0         0         1         0         0         0         0         0         0         1         0         0         0         0         0 
dram[11]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 52
min_bank_accesses = 0!
chip skew: 7/1 = 7.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       7202    none       11554    none       31188     30938     42723    none      none      none      none      none      none       17652    none      none  
dram[1]:      20806    none       11289    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none        4681    none      none        9104     19878    none       79046    none       74134    none      none      none      none      none      none  
dram[3]:      14275    none      none      none       22932    none       85670    none      none       78708    none      none      none      none      none        8284
dram[4]:     none      none      none       11956     14557    none      none       60467    none       73726     45344     65640    none      none      none      none  
dram[5]:     none      none       16179      4164    none      none       28385    none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none       67992    none      642729    none      none      none      none      none      none      none  
dram[7]:       5791    none      none       10055    none       34527    none      none      none      none      none      none      none      none      none        6515
dram[8]:     none      none      none      none      none       16966    none      none       78714    130188    none      none      none      none      none      none  
dram[9]:      11414    none      none      none      none      none      none       72662    none      none      none      none      none      none       14006    none  
dram[10]:      15101    none      none        9106    none      none      none      none      none      none       42299    none      none      none      none      none  
dram[11]:     none      none      none      none       14151    none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        267       140       258       137       258       373       526       878      1040      1040       639      1040       752       811       137       137
dram[1]:        258       139       259       137       275       260       878       815       816      1040      1015      1019       834       834       138       139
dram[2]:        146       258       137       139       258       773       878       815      1019      1019      1019       878       883       582       137       138
dram[3]:        258       138       138       139       258       358       833       819      1040      1040       833       750       880       680       137       258
dram[4]:        137       138       138       258       258       815       815       625      1040       893       953       833       653       764       137       143
dram[5]:        139       137       258       268       370       427       526       771       925       946       833       925       763       792       138       140
dram[6]:        139       137       137       138       396       260       749       703      1039       953       696       883       604       732       137       136
dram[7]:        267       137       137       258       410       313       596       746      1040      1019       775       465       880       653       137       258
dram[8]:        137       137       137       137       350       363       815       815      1040      1040       833       764       564       586       137       138
dram[9]:        258       138       138       137       334       323       815       773      1019       960      1040      1012       834       875       258       137
dram[10]:        258       137       137       258       456       331       761       671      1039      1040       759      1019       732       745       137       137
dram[11]:        137       138       137       138       258       470       652       755       704       598      1040       921       727       880       136       139
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=138714 n_nop=138699 n_act=7 n_pre=1 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001009
n_activity=355 dram_eff=0.03944
bk0: 2a 138665i bk1: 0a 138712i bk2: 1a 138697i bk3: 0a 138713i bk4: 1a 138699i bk5: 1a 138697i bk6: 1a 138696i bk7: 0a 138711i bk8: 0a 138713i bk9: 0a 138714i bk10: 0a 138714i bk11: 0a 138714i bk12: 0a 138716i bk13: 1a 138699i bk14: 0a 138714i bk15: 0a 138715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000101 
total_CMD = 138714 
util_bw = 14 
Wasted_Col = 112 
Wasted_Row = 16 
Idle = 138572 

BW Util Bottlenecks: 
RCDc_limit = 112 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 138714 
n_nop = 138699 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 7 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.000050 
Either_Row_CoL_Bus_Util = 0.000108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=138714 n_nop=138710 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.884e-05
n_activity=104 dram_eff=0.03846
bk0: 1a 138698i bk1: 0a 138714i bk2: 1a 138697i bk3: 0a 138712i bk4: 0a 138713i bk5: 0a 138714i bk6: 0a 138714i bk7: 0a 138714i bk8: 0a 138714i bk9: 0a 138714i bk10: 0a 138714i bk11: 0a 138714i bk12: 0a 138714i bk13: 0a 138714i bk14: 0a 138715i bk15: 0a 138715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000029 
total_CMD = 138714 
util_bw = 4 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 138678 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 138714 
n_nop = 138710 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000014 
Either_Row_CoL_Bus_Util = 0.000029 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=138714 n_nop=138702 n_act=5 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001009
n_activity=288 dram_eff=0.04861
bk0: 0a 138716i bk1: 2a 138700i bk2: 0a 138715i bk3: 0a 138716i bk4: 1a 138699i bk5: 2a 138697i bk6: 0a 138712i bk7: 1a 138695i bk8: 0a 138710i bk9: 1a 138696i bk10: 0a 138711i bk11: 0a 138714i bk12: 0a 138714i bk13: 0a 138714i bk14: 0a 138714i bk15: 0a 138716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000101 
total_CMD = 138714 
util_bw = 14 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 138620 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 138714 
n_nop = 138702 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 7 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000050 
Either_Row_CoL_Bus_Util = 0.000087 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=138714 n_nop=138704 n_act=5 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.209e-05
n_activity=239 dram_eff=0.04184
bk0: 1a 138697i bk1: 0a 138713i bk2: 0a 138714i bk3: 0a 138714i bk4: 1a 138697i bk5: 0a 138713i bk6: 1a 138697i bk7: 0a 138712i bk8: 0a 138715i bk9: 1a 138698i bk10: 0a 138713i bk11: 0a 138714i bk12: 0a 138715i bk13: 0a 138715i bk14: 0a 138715i bk15: 1a 138698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000072 
total_CMD = 138714 
util_bw = 10 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 138624 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 138714 
n_nop = 138704 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 5 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000036 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=138714 n_nop=138701 n_act=6 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001009
n_activity=282 dram_eff=0.04965
bk0: 0a 138715i bk1: 0a 138717i bk2: 0a 138717i bk3: 1a 138700i bk4: 2a 138698i bk5: 0a 138714i bk6: 0a 138714i bk7: 1a 138698i bk8: 0a 138713i bk9: 1a 138697i bk10: 1a 138695i bk11: 1a 138692i bk12: 0a 138711i bk13: 0a 138712i bk14: 0a 138712i bk15: 0a 138715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.127660
Bank_Level_Parallism_Col = 1.089888
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.089888 

BW Util details:
bwutil = 0.000101 
total_CMD = 138714 
util_bw = 14 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 138614 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 138714 
n_nop = 138701 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 7 
Row_Bus_Util =  0.000043 
CoL_Bus_Util = 0.000050 
Either_Row_CoL_Bus_Util = 0.000094 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=138714 n_nop=138703 n_act=4 n_pre=1 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.651e-05
n_activity=237 dram_eff=0.05063
bk0: 0a 138715i bk1: 0a 138716i bk2: 1a 138699i bk3: 3a 138662i bk4: 0a 138712i bk5: 0a 138713i bk6: 2a 138697i bk7: 0a 138712i bk8: 0a 138714i bk9: 0a 138714i bk10: 0a 138714i bk11: 0a 138714i bk12: 0a 138714i bk13: 0a 138714i bk14: 0a 138714i bk15: 0a 138714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000087 
total_CMD = 138714 
util_bw = 12 
Wasted_Col = 66 
Wasted_Row = 16 
Idle = 138620 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 138714 
n_nop = 138703 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 1 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 6 
Row_Bus_Util =  0.000036 
CoL_Bus_Util = 0.000043 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000108136
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=138714 n_nop=138710 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.884e-05
n_activity=87 dram_eff=0.04598
bk0: 0a 138713i bk1: 0a 138715i bk2: 0a 138715i bk3: 0a 138715i bk4: 0a 138716i bk5: 0a 138716i bk6: 1a 138699i bk7: 0a 138714i bk8: 1a 138697i bk9: 0a 138712i bk10: 0a 138713i bk11: 0a 138713i bk12: 0a 138713i bk13: 0a 138713i bk14: 0a 138713i bk15: 0a 138713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000029 
total_CMD = 138714 
util_bw = 4 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 138678 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 138714 
n_nop = 138710 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000014 
Either_Row_CoL_Bus_Util = 0.000029 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=138714 n_nop=138702 n_act=5 n_pre=1 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.651e-05
n_activity=272 dram_eff=0.04412
bk0: 3a 138662i bk1: 0a 138714i bk2: 0a 138714i bk3: 1a 138698i bk4: 0a 138713i bk5: 1a 138697i bk6: 0a 138712i bk7: 0a 138713i bk8: 0a 138713i bk9: 0a 138713i bk10: 0a 138713i bk11: 0a 138715i bk12: 0a 138715i bk13: 0a 138715i bk14: 0a 138715i bk15: 1a 138699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000087 
total_CMD = 138714 
util_bw = 12 
Wasted_Col = 82 
Wasted_Row = 16 
Idle = 138604 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 138714 
n_nop = 138702 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 1 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 6 
Row_Bus_Util =  0.000043 
CoL_Bus_Util = 0.000043 
Either_Row_CoL_Bus_Util = 0.000087 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.20908e-06
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=138714 n_nop=138708 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.325e-05
n_activity=128 dram_eff=0.04688
bk0: 0a 138713i bk1: 0a 138716i bk2: 0a 138716i bk3: 0a 138716i bk4: 0a 138716i bk5: 1a 138699i bk6: 0a 138714i bk7: 0a 138714i bk8: 1a 138697i bk9: 1a 138696i bk10: 0a 138712i bk11: 0a 138713i bk12: 0a 138713i bk13: 0a 138713i bk14: 0a 138713i bk15: 0a 138713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000043 
total_CMD = 138714 
util_bw = 6 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 138660 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 138714 
n_nop = 138708 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000022 
Either_Row_CoL_Bus_Util = 0.000043 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=138714 n_nop=138708 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.325e-05
n_activity=156 dram_eff=0.03846
bk0: 1a 138698i bk1: 0a 138714i bk2: 0a 138714i bk3: 0a 138714i bk4: 0a 138714i bk5: 0a 138714i bk6: 0a 138714i bk7: 1a 138697i bk8: 0a 138712i bk9: 0a 138714i bk10: 0a 138714i bk11: 0a 138714i bk12: 0a 138714i bk13: 0a 138715i bk14: 1a 138698i bk15: 0a 138713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000043 
total_CMD = 138714 
util_bw = 6 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 138660 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 138714 
n_nop = 138708 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000022 
Either_Row_CoL_Bus_Util = 0.000043 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=138714 n_nop=138708 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.325e-05
n_activity=156 dram_eff=0.03846
bk0: 1a 138697i bk1: 0a 138714i bk2: 0a 138715i bk3: 1a 138698i bk4: 0a 138713i bk5: 0a 138714i bk6: 0a 138715i bk7: 0a 138715i bk8: 0a 138715i bk9: 0a 138715i bk10: 1a 138698i bk11: 0a 138713i bk12: 0a 138713i bk13: 0a 138713i bk14: 0a 138713i bk15: 0a 138713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000043 
total_CMD = 138714 
util_bw = 6 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 138660 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 138714 
n_nop = 138708 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000022 
Either_Row_CoL_Bus_Util = 0.000043 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=138714 n_nop=138712 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.442e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 138714i bk1: 0a 138715i bk2: 0a 138715i bk3: 0a 138715i bk4: 1a 138698i bk5: 0a 138713i bk6: 0a 138713i bk7: 0a 138713i bk8: 0a 138713i bk9: 0a 138714i bk10: 0a 138714i bk11: 0a 138714i bk12: 0a 138714i bk13: 0a 138714i bk14: 0a 138714i bk15: 0a 138714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000014 
total_CMD = 138714 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 138696 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 138714 
n_nop = 138712 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000007 
Either_Row_CoL_Bus_Util = 0.000014 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1665, Miss = 3, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1624, Miss = 4, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1639, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1350, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1785, Miss = 6, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1578, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1568, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1681, Miss = 3, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2027, Miss = 6, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1334, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1424, Miss = 4, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1546, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1295, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 3104, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1541, Miss = 3, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1625, Miss = 3, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1685, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1580, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1777, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1470, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1634, Miss = 2, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1642, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1702, Miss = 1, Miss_rate = 0.001, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1334, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 39610
L2_total_cache_misses = 52
L2_total_cache_miss_rate = 0.0013
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28757
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 50
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10801
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28809
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=39610
icnt_total_pkts_simt_to_mem=39610
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 118.939
	minimum = 5
	maximum = 909
Network latency average = 111.202
	minimum = 5
	maximum = 833
Slowest packet = 68761
Flit latency average = 111.202
	minimum = 5
	maximum = 833
Slowest flit = 73128
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0384897
	minimum = 0.0255169 (at node 37)
	maximum = 0.208388 (at node 41)
Accepted packet rate average = 0.0384897
	minimum = 0.0255169 (at node 37)
	maximum = 0.208388 (at node 41)
Injected flit rate average = 0.0384897
	minimum = 0.0255169 (at node 37)
	maximum = 0.208388 (at node 41)
Accepted flit rate average= 0.0384897
	minimum = 0.0255169 (at node 37)
	maximum = 0.208388 (at node 41)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.4851 (8 samples)
	minimum = 5 (8 samples)
	maximum = 129.75 (8 samples)
Network latency average = 18.5181 (8 samples)
	minimum = 5 (8 samples)
	maximum = 120.25 (8 samples)
Flit latency average = 18.5181 (8 samples)
	minimum = 5 (8 samples)
	maximum = 120.25 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0191779 (8 samples)
	minimum = 0.0127601 (8 samples)
	maximum = 0.0524744 (8 samples)
Accepted packet rate average = 0.0191779 (8 samples)
	minimum = 0.0127601 (8 samples)
	maximum = 0.0524744 (8 samples)
Injected flit rate average = 0.0191779 (8 samples)
	minimum = 0.0127601 (8 samples)
	maximum = 0.0524744 (8 samples)
Accepted flit rate average = 0.0191779 (8 samples)
	minimum = 0.0127601 (8 samples)
	maximum = 0.0524744 (8 samples)
Injected packet size average = 1 (8 samples)
Accepted packet size average = 1 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 452989 (inst/sec)
gpgpu_simulation_rate = 3744 (cycle/sec)
gpgpu_silicon_slowdown = 378472x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff970..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff968..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff960..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff958..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff950..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcf3ffa00..

GPGPU-Sim PTX: cudaLaunch for 0x0x562bf02d0dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 22535
gpu_sim_insn = 1510919
gpu_ipc =      67.0477
gpu_tot_sim_cycle = 101164
gpu_tot_sim_insn = 11023707
gpu_tot_ipc =     108.9687
gpu_tot_issued_cta = 1152
gpu_occupancy = 33.4322% 
gpu_tot_occupancy = 29.0773% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.7213
partiton_level_parallism_total  =       1.2205
partiton_level_parallism_util =       6.7362
partiton_level_parallism_util_total  =       4.7655
L2_BW  =     168.7376 GB/Sec
L2_BW_total  =      55.3416 GB/Sec
gpu_total_sim_rate=380127

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1152, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
499, 423, 280, 533, 280, 466, 445, 377, 818, 313, 302, 280, 520, 288, 280, 377, 181, 181, 477, 377, 455, 554, 377, 378, 356, 181, 181, 312, 312, 301, 181, 553, 181, 334, 575, 685, 367, 345, 203, 192, 192, 379, 181, 565, 521, 324, 467, 488, 400, 588, 379, 291, 412, 401, 192, 181, 456, 192, 434, 423, 368, 313, 192, 181, 
gpgpu_n_tot_thrd_icount = 20075008
gpgpu_n_tot_w_icount = 627344
gpgpu_n_stall_shd_mem = 20294
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 90174
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 20294
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:217177	W0_Idle:999175	W0_Scoreboard:1897945	W1:205866	W2:54474	W3:11704	W4:2319	W5:641	W6:84	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
single_issue_nums: WS0:139059	WS1:142608	WS2:140255	WS3:140684	
dual_issue_nums: WS0:7994	WS1:8212	WS2:8064	WS3:8099	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 721392 {8:90174,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3606960 {40:90174,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
maxmflatency = 1040 
max_icnt2mem_latency = 911 
maxmrqlatency = 19 
max_icnt2sh_latency = 76 
averagemflatency = 155 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 8 
mrq_lat_table:375 	2 	11 	21 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	118648 	3386 	1398 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	60853 	35237 	12941 	7052 	2901 	1688 	2117 	680 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	95116 	24648 	3263 	380 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	112 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         2         0         1         0         0         0         1         1         0         0         0         1         0         0 
dram[1]:         1         2         0         0         1         5         0         0         0         1         0         0         0         2         0         0 
dram[2]:         5         3         0         0         5         7         2         1         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         2         0         0         1         0         0         0         0         4         0         0         0         0 
dram[4]:         0         0         2         0         2         1         0         0         0         0         6         1         1         3         0         0 
dram[5]:         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         1         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         2         0         2         0         0         0         0         0         0         0         0         3         0         0         0         0 
dram[8]:         1         0         0         0         1         2         8         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         2         3         0         0         0         4         2         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5894         0     12250         0      5996         0         0      5896      6051      5939         0         0         0      6191         0         0 
dram[1]:      5921      6113         0         0      5926      6007         0         0         0      6163         0         0         0      7231         0         0 
dram[2]:      6304      5969         0         0      6759     12436      5871      5862         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0      6035         0         0      6332         0         0         0         0      6266         0         0         0         0 
dram[4]:         0         0      5912         0      6142     12773         0         0         0         0     10116      5938      6450      6268         0         0 
dram[5]:         0         0         0      6002         0         0         0         0         0         0         0         0         0      9646         0         0 
dram[6]:      5975      5884         0     11601         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6005         0      5979         0         0         0         0         0         0         0         0      5860         0         0         0         0 
dram[8]:      5958         0         0         0     12394     12623      8911         0         0         0         0         0         0         0         0         0 
dram[9]:      5849         0      6039         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0      5972      6000         0         0         0      6010      6009         0         0         0      5969         0      5998         0         0 
dram[11]:         0         0         0         0         0         0      6430         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.333333      -nan  3.000000       inf  2.000000       inf       inf  2.000000  3.000000  1.500000       inf      -nan       inf  4.000000       inf       inf 
dram[1]:  1.000000  4.000000       inf       inf  2.000000  9.000000      -nan       inf       inf  3.000000       inf       inf      -nan  4.000000      -nan      -nan 
dram[2]:  7.000000  5.000000      -nan       inf  3.333333 10.000000  4.000000  4.000000       inf       inf      -nan      -nan       inf       inf       inf       inf 
dram[3]:       inf      -nan      -nan  3.000000       inf       inf  3.000000      -nan       inf       inf      -nan  5.000000      -nan      -nan       inf       inf 
dram[4]:      -nan       inf  5.000000       inf  2.000000  2.000000       inf       inf      -nan       inf  7.000000  4.000000  1.333333  4.000000      -nan      -nan 
dram[5]:      -nan       inf       inf  3.000000      -nan       inf       inf       inf      -nan      -nan       inf       inf       inf  1.000000       inf       inf 
dram[6]:  5.000000  4.000000       inf  3.000000      -nan      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan       inf       inf 
dram[7]:  2.333333      -nan 10.000000       inf      -nan       inf       inf       inf      -nan      -nan       inf  5.000000      -nan      -nan       inf       inf 
dram[8]:  2.000000      -nan      -nan      -nan  2.000000  3.000000  9.000000       inf       inf       inf      -nan      -nan      -nan       inf       inf      -nan 
dram[9]:  2.000000       inf  3.000000       inf      -nan       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf 
dram[10]:       inf  6.000000  5.000000       inf       inf      -nan  2.666667  2.000000       inf       inf       inf  2.000000      -nan  1.000000       inf       inf 
dram[11]:      -nan      -nan       inf      -nan       inf       inf  2.000000       inf      -nan      -nan      -nan      -nan       inf       inf      -nan       inf 
average row locality = 420/67 = 6.268657
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         3         1         4         1         4         2         3         3         3         0         4         4         2         1 
dram[1]:         3         4         1         2         2         9         0         1         2         3         2         2         0         4         0         0 
dram[2]:         7         5         0         1        10        10         4         4         4         3         0         0         8         2         2         2 
dram[3]:         2         0         0         3         1         4         3         0         3         3         0         5         0         0         3         2 
dram[4]:         0         2         5         3         4         2         1         1         0         1         7         4         4         8         0         0 
dram[5]:         0         4         3         3         0         1         5         4         0         0         1         1         1         1         1         4 
dram[6]:         5         4         2         3         0         0         4         3         2         4         1         0         0         0         1         1 
dram[7]:         7         0        10         2         0         2         1         3         0         0         2         5         0         0         4         2 
dram[8]:         2         0         0         0         2         3         9         3         1         3         0         0         0         2         1         0 
dram[9]:         2         2         3         2         0         1         1         4         1         2         2         2         1         1         3         1 
dram[10]:         3         6         5         3         4         0         8         4         2         2         5         2         0         1         2         1 
dram[11]:         0         0         2         0         2         3         2         1         0         0         0         0         2         1         0         1 
total dram reads = 420
min_bank_accesses = 0!
chip skew: 62/14 = 4.43
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      18612    none       21767     72727     21046     93083     22671     85591     54620     45047     50553    none       26398     19384     26016     60619
dram[1]:      31375     14479     66921     36572     53318     10746    none       71091     57779     42828     72692     52372    none       31834    none      none  
dram[2]:      12490     12937    none       81974      7663     11010     29670     39079     32033     46171    none      none       10684     45344     23903     21851
dram[3]:      35791    none      none       26966     81157     29916     44817    none       43608     49219    none       27441    none      none       19454     20833
dram[4]:     none       37722     16511     25421     19011     46253    138638    129788    none      143214     20140     40912     22175     13350    none      none  
dram[5]:     none       25547     25041     23031    none       63455     26377     32186    none      none       73876    113641    115505     84839     66557     18427
dram[6]:      15340     17093     35960     25883    none      none       29871     47323    359725     38182     73060    none      none      none       57880     54373
dram[7]:       8949    none        8923     35457    none       50661    123186     44635    none      none       88415     18021    none      none       17458     25789
dram[8]:      48177    none      none      none       56342     24000     12983     35955    162136     81513    none      none      none       48382     41543    none  
dram[9]:      37339     28748     22243     24568    none       68918    127531     35533    132234     70321     56786     77915    105757    144020     25166     33944
dram[10]:      24309     12404     17198     21100     28368    none       18484     24941     82952     68171     21582     90736    none       92902     30993     47071
dram[11]:     none      none       40654    none       31037     24636     51610    131615    none      none      none      none       47388    101201    none       53641
maximum mf latency per bank:
dram[0]:        272       248       268       258       279       373       526       878      1040      1040       639      1040       752       811       260       260
dram[1]:        293       295       259       258       275       272       878       815       816      1040      1015      1019       834       834       268       211
dram[2]:        267       272       240       264       267       773       878       815      1019      1019      1019       878       883       582       268       262
dram[3]:        258       216       246       273       258       358       833       819      1040      1040       833       750       880       680       258       258
dram[4]:        219       265       282       258       269       815       815       625      1040       893       953       833       653       764       234       257
dram[5]:        240       260       258       268       370       427       526       771       925       946       833       925       763       792       258       268
dram[6]:        269       272       260       267       396       260       749       703      1039       953       696       883       604       732       262       265
dram[7]:        272       271       268       258       410       313       596       746      1040      1019       775       465       880       653       260       264
dram[8]:        268       248       258       256       350       363       815       815      1040      1040       833       764       564       586       264       270
dram[9]:        258       258       277       268       334       323       815       773      1019       960      1040      1012       834       875       258       266
dram[10]:        258       271       275       258       456       331       761       671      1039      1040       759      1019       732       745       279       261
dram[11]:        230       265       268       224       258       470       652       755       704       598      1040       921       727       880       261       260
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=178471 n_nop=178400 n_act=23 n_pre=9 n_ref_event=0 n_req=39 n_rd=39 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000437
n_activity=1279 dram_eff=0.06099
bk0: 4a 178355i bk1: 0a 178466i bk2: 3a 178418i bk3: 1a 178451i bk4: 4a 178421i bk5: 1a 178455i bk6: 4a 178451i bk7: 2a 178454i bk8: 3a 178425i bk9: 3a 178390i bk10: 3a 178452i bk11: 0a 178469i bk12: 4a 178453i bk13: 4a 178423i bk14: 2a 178452i bk15: 1a 178456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.717949
Row_Buffer_Locality_read = 0.717949
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.054307
Bank_Level_Parallism_Col = 1.023256
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005168 

BW Util details:
bwutil = 0.000437 
total_CMD = 178471 
util_bw = 78 
Wasted_Col = 362 
Wasted_Row = 124 
Idle = 177907 

BW Util Bottlenecks: 
RCDc_limit = 361 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178471 
n_nop = 178400 
Read = 39 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 23 
n_pre = 9 
n_ref = 0 
n_req = 39 
total_req = 39 

Dual Bus Interface Util: 
issued_total_row = 32 
issued_total_col = 39 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000398 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000235332
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=178471 n_nop=178410 n_act=19 n_pre=7 n_ref_event=0 n_req=35 n_rd=35 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003922
n_activity=971 dram_eff=0.07209
bk0: 3a 178393i bk1: 4a 178409i bk2: 1a 178455i bk3: 2a 178452i bk4: 2a 178421i bk5: 9a 178415i bk6: 0a 178469i bk7: 1a 178453i bk8: 2a 178453i bk9: 3a 178422i bk10: 2a 178452i bk11: 2a 178451i bk12: 0a 178472i bk13: 4a 178422i bk14: 0a 178470i bk15: 0a 178473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771429
Row_Buffer_Locality_read = 0.771429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.109813
Bank_Level_Parallism_Col = 1.069841
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.069841 

BW Util details:
bwutil = 0.000392 
total_CMD = 178471 
util_bw = 70 
Wasted_Col = 288 
Wasted_Row = 96 
Idle = 178017 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178471 
n_nop = 178410 
Read = 35 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 19 
n_pre = 7 
n_ref = 0 
n_req = 35 
total_req = 35 

Dual Bus Interface Util: 
issued_total_row = 26 
issued_total_col = 35 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.000196 
Either_Row_CoL_Bus_Util = 0.000342 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000414633
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=178471 n_nop=178382 n_act=20 n_pre=7 n_ref_event=0 n_req=62 n_rd=62 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006948
n_activity=1246 dram_eff=0.09952
bk0: 7a 178424i bk1: 5a 178422i bk2: 0a 178470i bk3: 1a 178458i bk4: 10a 178389i bk5: 10a 178415i bk6: 4a 178418i bk7: 4a 178417i bk8: 4a 178446i bk9: 3a 178450i bk10: 0a 178468i bk11: 0a 178471i bk12: 8a 178450i bk13: 2a 178456i bk14: 2a 178455i bk15: 2a 178455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870968
Row_Buffer_Locality_read = 0.870968
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.081761
Bank_Level_Parallism_Col = 1.035135
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.035135 

BW Util details:
bwutil = 0.000695 
total_CMD = 178471 
util_bw = 124 
Wasted_Col = 314 
Wasted_Row = 85 
Idle = 177948 

BW Util Bottlenecks: 
RCDc_limit = 307 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178471 
n_nop = 178382 
Read = 62 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 7 
n_ref = 0 
n_req = 62 
total_req = 62 

Dual Bus Interface Util: 
issued_total_row = 27 
issued_total_col = 62 
Row_Bus_Util =  0.000151 
CoL_Bus_Util = 0.000347 
Either_Row_CoL_Bus_Util = 0.000499 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000123269
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=178471 n_nop=178426 n_act=13 n_pre=3 n_ref_event=0 n_req=29 n_rd=29 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000325
n_activity=830 dram_eff=0.06988
bk0: 2a 178452i bk1: 0a 178473i bk2: 0a 178474i bk3: 3a 178425i bk4: 1a 178455i bk5: 4a 178446i bk6: 3a 178421i bk7: 0a 178468i bk8: 3a 178452i bk9: 3a 178450i bk10: 0a 178470i bk11: 5a 178421i bk12: 0a 178468i bk13: 0a 178470i bk14: 3a 178455i bk15: 2a 178453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896552
Row_Buffer_Locality_read = 0.896552
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000325 
total_CMD = 178471 
util_bw = 58 
Wasted_Col = 218 
Wasted_Row = 48 
Idle = 178147 

BW Util Bottlenecks: 
RCDc_limit = 208 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178471 
n_nop = 178426 
Read = 29 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 3 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 29 
Row_Bus_Util =  0.000090 
CoL_Bus_Util = 0.000162 
Either_Row_CoL_Bus_Util = 0.000252 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000285761
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=178471 n_nop=178397 n_act=22 n_pre=10 n_ref_event=0 n_req=42 n_rd=42 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004707
n_activity=1232 dram_eff=0.06818
bk0: 0a 178472i bk1: 2a 178448i bk2: 5a 178416i bk3: 3a 178455i bk4: 4a 178420i bk5: 2a 178421i bk6: 1a 178454i bk7: 1a 178453i bk8: 0a 178471i bk9: 1a 178457i bk10: 7a 178423i bk11: 4a 178420i bk12: 4a 178355i bk13: 8a 178380i bk14: 0a 178462i bk15: 0a 178470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.738095
Row_Buffer_Locality_read = 0.738095
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.085821
Bank_Level_Parallism_Col = 1.051213
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.051213 

BW Util details:
bwutil = 0.000471 
total_CMD = 178471 
util_bw = 84 
Wasted_Col = 338 
Wasted_Row = 146 
Idle = 177903 

BW Util Bottlenecks: 
RCDc_limit = 344 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178471 
n_nop = 178397 
Read = 42 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 22 
n_pre = 10 
n_ref = 0 
n_req = 42 
total_req = 42 

Dual Bus Interface Util: 
issued_total_row = 32 
issued_total_col = 42 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.000235 
Either_Row_CoL_Bus_Util = 0.000415 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000784441
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=178471 n_nop=178428 n_act=13 n_pre=1 n_ref_event=0 n_req=29 n_rd=29 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000325
n_activity=738 dram_eff=0.07859
bk0: 0a 178471i bk1: 4a 178449i bk2: 3a 178451i bk3: 3a 178418i bk4: 0a 178470i bk5: 1a 178454i bk6: 5a 178453i bk7: 4a 178450i bk8: 0a 178470i bk9: 0a 178472i bk10: 1a 178456i bk11: 1a 178455i bk12: 1a 178455i bk13: 1a 178455i bk14: 1a 178454i bk15: 4a 178451i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931035
Row_Buffer_Locality_read = 0.931035
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011236
Bank_Level_Parallism_Col = 1.012605
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012605 

BW Util details:
bwutil = 0.000325 
total_CMD = 178471 
util_bw = 58 
Wasted_Col = 214 
Wasted_Row = 16 
Idle = 178183 

BW Util Bottlenecks: 
RCDc_limit = 202 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178471 
n_nop = 178428 
Read = 29 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 1 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 29 
Row_Bus_Util =  0.000078 
CoL_Bus_Util = 0.000162 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000296967
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=178471 n_nop=178424 n_act=14 n_pre=3 n_ref_event=0 n_req=30 n_rd=30 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003362
n_activity=729 dram_eff=0.0823
bk0: 5a 178421i bk1: 4a 178419i bk2: 2a 178449i bk3: 3a 178417i bk4: 0a 178468i bk5: 0a 178470i bk6: 4a 178455i bk7: 3a 178454i bk8: 2a 178454i bk9: 4a 178450i bk10: 1a 178454i bk11: 0a 178470i bk12: 0a 178471i bk13: 0a 178474i bk14: 1a 178452i bk15: 1a 178457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.059406
Bank_Level_Parallism_Col = 1.041152
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.041152 

BW Util details:
bwutil = 0.000336 
total_CMD = 178471 
util_bw = 60 
Wasted_Col = 218 
Wasted_Row = 48 
Idle = 178145 

BW Util Bottlenecks: 
RCDc_limit = 218 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178471 
n_nop = 178424 
Read = 30 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 3 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 30 
Row_Bus_Util =  0.000095 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000263 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000296967
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=178471 n_nop=178413 n_act=15 n_pre=5 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004258
n_activity=912 dram_eff=0.08333
bk0: 7a 178352i bk1: 0a 178470i bk2: 10a 178413i bk3: 2a 178453i bk4: 0a 178469i bk5: 2a 178453i bk6: 1a 178452i bk7: 3a 178449i bk8: 0a 178469i bk9: 0a 178470i bk10: 2a 178454i bk11: 5a 178418i bk12: 0a 178471i bk13: 0a 178471i bk14: 4a 178456i bk15: 2a 178457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868421
Row_Buffer_Locality_read = 0.868421
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.075419
Bank_Level_Parallism_Col = 1.032491
Bank_Level_Parallism_Ready = 1.026316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.032491 

BW Util details:
bwutil = 0.000426 
total_CMD = 178471 
util_bw = 76 
Wasted_Col = 244 
Wasted_Row = 66 
Idle = 178085 

BW Util Bottlenecks: 
RCDc_limit = 237 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178471 
n_nop = 178413 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 15 
n_pre = 5 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 38 
Row_Bus_Util =  0.000112 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000325 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000572 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000571521
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=178471 n_nop=178428 n_act=13 n_pre=4 n_ref_event=0 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002914
n_activity=764 dram_eff=0.06806
bk0: 2a 178420i bk1: 0a 178469i bk2: 0a 178475i bk3: 0a 178477i bk4: 2a 178427i bk5: 3a 178424i bk6: 9a 178412i bk7: 3a 178447i bk8: 1a 178451i bk9: 3a 178450i bk10: 0a 178467i bk11: 0a 178469i bk12: 0a 178472i bk13: 2a 178452i bk14: 1a 178453i bk15: 0a 178469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009585
Bank_Level_Parallism_Col = 1.008439
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008439 

BW Util details:
bwutil = 0.000291 
total_CMD = 178471 
util_bw = 52 
Wasted_Col = 217 
Wasted_Row = 62 
Idle = 178140 

BW Util Bottlenecks: 
RCDc_limit = 206 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178471 
n_nop = 178428 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 4 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 26 
Row_Bus_Util =  0.000095 
CoL_Bus_Util = 0.000146 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000330586
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=178471 n_nop=178426 n_act=16 n_pre=1 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003138
n_activity=763 dram_eff=0.07339
bk0: 2a 178455i bk1: 2a 178455i bk2: 3a 178416i bk3: 2a 178453i bk4: 0a 178470i bk5: 1a 178454i bk6: 1a 178454i bk7: 4a 178452i bk8: 1a 178452i bk9: 2a 178453i bk10: 2a 178456i bk11: 2a 178451i bk12: 1a 178454i bk13: 1a 178455i bk14: 3a 178456i bk15: 1a 178455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.072165
Bank_Level_Parallism_Col = 1.041985
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.041985 

BW Util details:
bwutil = 0.000314 
total_CMD = 178471 
util_bw = 56 
Wasted_Col = 242 
Wasted_Row = 16 
Idle = 178157 

BW Util Bottlenecks: 
RCDc_limit = 248 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178471 
n_nop = 178426 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 1 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 28 
Row_Bus_Util =  0.000095 
CoL_Bus_Util = 0.000157 
Either_Row_CoL_Bus_Util = 0.000252 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.96504e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=178471 n_nop=178395 n_act=21 n_pre=7 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005379
n_activity=900 dram_eff=0.1067
bk0: 3a 178453i bk1: 6a 178420i bk2: 5a 178407i bk3: 3a 178452i bk4: 4a 178447i bk5: 0a 178471i bk6: 8a 178353i bk7: 4a 178375i bk8: 2a 178444i bk9: 2a 178452i bk10: 5a 178450i bk11: 2a 178452i bk12: 0a 178471i bk13: 1a 178457i bk14: 2a 178452i bk15: 1a 178454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812500
Row_Buffer_Locality_read = 0.812500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.339806
Bank_Level_Parallism_Col = 1.140401
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111748 

BW Util details:
bwutil = 0.000538 
total_CMD = 178471 
util_bw = 96 
Wasted_Col = 296 
Wasted_Row = 46 
Idle = 178033 

BW Util Bottlenecks: 
RCDc_limit = 307 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178471 
n_nop = 178395 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 21 
n_pre = 7 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 48 
Row_Bus_Util =  0.000157 
CoL_Bus_Util = 0.000269 
Either_Row_CoL_Bus_Util = 0.000426 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00072841
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=178471 n_nop=178449 n_act=8 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001569
n_activity=357 dram_eff=0.07843
bk0: 0a 178470i bk1: 0a 178471i bk2: 2a 178451i bk3: 0a 178470i bk4: 2a 178453i bk5: 3a 178449i bk6: 2a 178452i bk7: 1a 178454i bk8: 0a 178469i bk9: 0a 178472i bk10: 0a 178472i bk11: 0a 178473i bk12: 2a 178449i bk13: 1a 178456i bk14: 0a 178470i bk15: 1a 178454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.223077
Bank_Level_Parallism_Col = 1.185484
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.185484 

BW Util details:
bwutil = 0.000157 
total_CMD = 178471 
util_bw = 28 
Wasted_Col = 110 
Wasted_Row = 0 
Idle = 178333 

BW Util Bottlenecks: 
RCDc_limit = 121 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 178471 
n_nop = 178449 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 14 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000078 
Either_Row_CoL_Bus_Util = 0.000123 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000252142

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5074, Miss = 16, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 5329, Miss = 23, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 5324, Miss = 19, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4577, Miss = 16, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 5663, Miss = 37, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4794, Miss = 25, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5101, Miss = 13, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 5232, Miss = 16, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6197, Miss = 34, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4379, Miss = 8, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4773, Miss = 13, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5036, Miss = 16, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 4463, Miss = 8, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 6698, Miss = 22, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4895, Miss = 20, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5272, Miss = 18, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 5363, Miss = 11, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 5193, Miss = 15, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 5591, Miss = 14, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4655, Miss = 14, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 5408, Miss = 28, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5222, Miss = 20, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4999, Miss = 12, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4231, Miss = 2, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 123469
L2_total_cache_misses = 420
L2_total_cache_miss_rate = 0.0034
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 89754
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 322
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 98
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33295
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 90174
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.051
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=123469
icnt_total_pkts_simt_to_mem=123469
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.94668
	minimum = 5
	maximum = 139
Network latency average = 9.92031
	minimum = 5
	maximum = 121
Slowest packet = 110111
Flit latency average = 9.92031
	minimum = 5
	maximum = 121
Slowest flit = 110961
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.143126
	minimum = 0.109075 (at node 6)
	maximum = 0.187531 (at node 19)
Accepted packet rate average = 0.143126
	minimum = 0.109075 (at node 6)
	maximum = 0.187531 (at node 19)
Injected flit rate average = 0.143126
	minimum = 0.109075 (at node 6)
	maximum = 0.187531 (at node 19)
Accepted flit rate average= 0.143126
	minimum = 0.109075 (at node 6)
	maximum = 0.187531 (at node 19)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.4253 (9 samples)
	minimum = 5 (9 samples)
	maximum = 130.778 (9 samples)
Network latency average = 17.5628 (9 samples)
	minimum = 5 (9 samples)
	maximum = 120.333 (9 samples)
Flit latency average = 17.5628 (9 samples)
	minimum = 5 (9 samples)
	maximum = 120.333 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0329499 (9 samples)
	minimum = 0.0234617 (9 samples)
	maximum = 0.0674806 (9 samples)
Accepted packet rate average = 0.0329499 (9 samples)
	minimum = 0.0234617 (9 samples)
	maximum = 0.0674806 (9 samples)
Injected flit rate average = 0.0329499 (9 samples)
	minimum = 0.0234617 (9 samples)
	maximum = 0.0674806 (9 samples)
Accepted flit rate average = 0.0329499 (9 samples)
	minimum = 0.0234617 (9 samples)
	maximum = 0.0674806 (9 samples)
Injected packet size average = 1 (9 samples)
Accepted packet size average = 1 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 29 sec (29 sec)
gpgpu_simulation_rate = 380127 (inst/sec)
gpgpu_simulation_rate = 3488 (cycle/sec)
gpgpu_silicon_slowdown = 406250x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff9a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff9a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff998..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff990..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcf3ff98c..

GPGPU-Sim PTX: cudaLaunch for 0x0x562bf02d0f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 7758
gpu_sim_insn = 1211812
gpu_ipc =     156.2016
gpu_tot_sim_cycle = 108922
gpu_tot_sim_insn = 12235519
gpu_tot_ipc =     112.3329
gpu_tot_issued_cta = 1280
gpu_occupancy = 73.6372% 
gpu_tot_occupancy = 32.3155% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.3106
partiton_level_parallism_total  =       1.2269
partiton_level_parallism_util =       4.0754
partiton_level_parallism_util_total  =       4.7049
L2_BW  =      59.4300 GB/Sec
L2_BW_total  =      55.6328 GB/Sec
gpu_total_sim_rate=382359

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1280, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
529, 453, 310, 563, 310, 496, 475, 407, 848, 343, 332, 310, 549, 318, 310, 407, 211, 211, 507, 407, 485, 584, 407, 408, 386, 211, 211, 342, 342, 331, 211, 583, 211, 364, 605, 715, 397, 375, 233, 222, 222, 409, 211, 595, 551, 354, 497, 518, 430, 618, 409, 321, 442, 431, 222, 211, 486, 222, 464, 453, 398, 343, 222, 211, 
gpgpu_n_tot_thrd_icount = 21969216
gpgpu_n_tot_w_icount = 686538
gpgpu_n_stall_shd_mem = 20294
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 92222
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 20294
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:240974	W0_Idle:1120210	W0_Scoreboard:1986650	W1:206592	W2:56553	W3:14938	W4:6785	W5:5063	W6:3065	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
single_issue_nums: WS0:152855	WS1:156398	WS2:154048	WS3:154461	
dual_issue_nums: WS0:8498	WS1:8719	WS2:8564	WS3:8607	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 737776 {8:92222,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3688880 {40:92222,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
maxmflatency = 1854 
max_icnt2mem_latency = 1725 
maxmrqlatency = 19 
max_icnt2sh_latency = 76 
averagemflatency = 182 
avg_icnt2mem_latency = 59 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 8 
mrq_lat_table:375 	2 	11 	21 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	121280 	5481 	5680 	1196 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	61584 	35912 	13084 	7392 	3650 	2618 	4561 	3988 	848 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	105134 	24798 	3263 	380 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	114 	3 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         2         0         1         0         0         0         1         1         0         0         0         1         0         0 
dram[1]:         1         2         0         0         1         5         0         0         0         1         0         0         0         2         0         0 
dram[2]:         5         3         0         0         5         7         2         1         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         2         0         0         1         0         0         0         0         4         0         0         0         0 
dram[4]:         0         0         2         0         2         1         0         0         0         0         6         1         1         3         0         0 
dram[5]:         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         1         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         2         0         2         0         0         0         0         0         0         0         0         3         0         0         0         0 
dram[8]:         1         0         0         0         1         2         8         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         2         3         0         0         0         4         2         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5894         0     12250         0      5996         0         0      5896      6051      5939         0         0         0      6191         0         0 
dram[1]:      5921      6113         0         0      5926      6007         0         0         0      6163         0         0         0      7231         0         0 
dram[2]:      6304      5969         0         0      6759     12436      5871      5862         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0      6035         0         0      6332         0         0         0         0      6266         0         0         0         0 
dram[4]:         0         0      5912         0      6142     12773         0         0         0         0     10116      5938      6450      6268         0         0 
dram[5]:         0         0         0      6002         0         0         0         0         0         0         0         0         0      9646         0         0 
dram[6]:      5975      5884         0     11601         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6005         0      5979         0         0         0         0         0         0         0         0      5860         0         0         0         0 
dram[8]:      5958         0         0         0     12394     12623      8911         0         0         0         0         0         0         0         0         0 
dram[9]:      5849         0      6039         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0      5972      6000         0         0         0      6010      6009         0         0         0      5969         0      5998         0         0 
dram[11]:         0         0         0         0         0         0      6430         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.333333      -nan  3.000000       inf  2.000000       inf       inf  2.000000  3.000000  1.500000       inf      -nan       inf  4.000000       inf       inf 
dram[1]:  1.000000  4.000000       inf       inf  2.000000  9.000000      -nan       inf       inf  3.000000       inf       inf      -nan  4.000000      -nan      -nan 
dram[2]:  7.000000  5.000000      -nan       inf  3.333333 10.000000  4.000000  4.000000       inf       inf      -nan      -nan       inf       inf       inf       inf 
dram[3]:       inf      -nan      -nan  3.000000       inf       inf  3.000000      -nan       inf       inf      -nan  5.000000      -nan      -nan       inf       inf 
dram[4]:      -nan       inf  5.000000       inf  2.000000  2.000000       inf       inf      -nan       inf  7.000000  4.000000  1.333333  4.000000      -nan      -nan 
dram[5]:      -nan       inf       inf  3.000000      -nan       inf       inf       inf      -nan      -nan       inf       inf       inf  1.000000       inf       inf 
dram[6]:  5.000000  4.000000       inf  3.000000      -nan      -nan       inf       inf       inf       inf       inf      -nan      -nan      -nan       inf       inf 
dram[7]:  2.333333      -nan 10.000000       inf      -nan       inf       inf       inf      -nan      -nan       inf  5.000000      -nan      -nan       inf       inf 
dram[8]:  2.000000      -nan      -nan      -nan  2.000000  3.000000  9.000000       inf       inf       inf      -nan      -nan      -nan       inf       inf      -nan 
dram[9]:  2.000000       inf  3.000000       inf      -nan       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf       inf 
dram[10]:       inf  6.000000  5.000000       inf       inf      -nan  2.666667  2.000000       inf       inf       inf  2.000000      -nan  1.000000       inf       inf 
dram[11]:      -nan      -nan       inf      -nan       inf       inf  2.000000       inf      -nan      -nan      -nan      -nan       inf       inf      -nan       inf 
average row locality = 420/67 = 6.268657
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         3         1         4         1         4         2         3         3         3         0         4         4         2         1 
dram[1]:         3         4         1         2         2         9         0         1         2         3         2         2         0         4         0         0 
dram[2]:         7         5         0         1        10        10         4         4         4         3         0         0         8         2         2         2 
dram[3]:         2         0         0         3         1         4         3         0         3         3         0         5         0         0         3         2 
dram[4]:         0         2         5         3         4         2         1         1         0         1         7         4         4         8         0         0 
dram[5]:         0         4         3         3         0         1         5         4         0         0         1         1         1         1         1         4 
dram[6]:         5         4         2         3         0         0         4         3         2         4         1         0         0         0         1         1 
dram[7]:         7         0        10         2         0         2         1         3         0         0         2         5         0         0         4         2 
dram[8]:         2         0         0         0         2         3         9         3         1         3         0         0         0         2         1         0 
dram[9]:         2         2         3         2         0         1         1         4         1         2         2         2         1         1         3         1 
dram[10]:         3         6         5         3         4         0         8         4         2         2         5         2         0         1         2         1 
dram[11]:         0         0         2         0         2         3         2         1         0         0         0         0         2         1         0         1 
total dram reads = 420
min_bank_accesses = 0!
chip skew: 62/14 = 4.43
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      18612    none       21767     72727     21859    100691     27301    116849     83572     63079     64736    none       33881     26003     26016     60619
dram[1]:      31375     14479     66921     36572     55358     11070    none       90400     93425     65452    102566     79977    none       39784    none      none  
dram[2]:      12490     12937    none       81974      7663     12183     36917     49991     47629     70781    none      none       12834     57982     23903     21851
dram[3]:      35791    none      none       26966     84775     30958     60338    none       65006     71326    none       37896    none      none       19454     20833
dram[4]:     none       37722     16511     25421     19944     49394    179180    159669    none      228106     27024     58891     29429     16911    none      none  
dram[5]:     none       25547     25041     23031    none       68969     31734     41476    none      none      113057    167779    143071    111392     66557     18427
dram[6]:      15340     17093     35960     25883    none      none       39725     61199   1122561     56957     92928    none      none      none       57880     54373
dram[7]:       8949    none        8923     35457    none       54258    153903     55156    none      none      131344     24306    none      none       17458     25789
dram[8]:      48177    none      none      none       58875     25033     16252     44379    229479    130361    none      none      none       60535     41543    none  
dram[9]:      37339     28748     22243     24568    none       75553    168950     45767    200730    107499     79431    112227    129700    177499     25166     33944
dram[10]:      24309     12404     17198     21100     30515    none       23481     32211    120142    100076     30760    136366    none      115793     30993     47071
dram[11]:     none      none       40654    none       31631     27088     66095    164186    none      none      none      none       62219    129087    none       53641
maximum mf latency per bank:
dram[0]:        272       248       268       258       279       564      1016      1600      1820      1740      1259      1809       815      1280       260       260
dram[1]:        293       295       259       258       443       332      1600       874      1823      1823      1748      1249      1611       920       268       211
dram[2]:        267       272       240       264       267       912      1564       991      1822      1822      1780      1600      1611      1332       268       262
dram[3]:        258       216       246       273       258       358       993      1237      1853      1823       982      1854      1611      1332       258       258
dram[4]:        219       265       282       258       269      1520      1563      1578      1822      1854      1822      1259      1332      1262       234       257
dram[5]:        240       260       258       268       565       714       761       942      1774      1853      1259      1822       831      1611       258       268
dram[6]:        269       272       260       267       757       333      1320      1233      1854      1820      1854      1611      1006      1223       262       265
dram[7]:        272       271       268       258       553       570      1520      1520      1850      1854      1772      1069      1611       975       260       264
dram[8]:        268       248       258       256       354       363      1125      1563      1823      1854      1772      1854       841      1611       264       270
dram[9]:        258       258       277       268       646       539      1564      1067      1854      1777      1822      1748       846      1600       258       266
dram[10]:        258       271       275       258       793       763       854       993      1854      1764      1175      1600      1332      1332       279       261
dram[11]:        230       265       268       224       258       882       991      1052      1854      1823      1854      1779      1332      1611       261       260
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=192157 n_nop=192086 n_act=23 n_pre=9 n_ref_event=0 n_req=39 n_rd=39 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004059
n_activity=1279 dram_eff=0.06099
bk0: 4a 192041i bk1: 0a 192152i bk2: 3a 192104i bk3: 1a 192137i bk4: 4a 192107i bk5: 1a 192141i bk6: 4a 192137i bk7: 2a 192140i bk8: 3a 192111i bk9: 3a 192076i bk10: 3a 192138i bk11: 0a 192155i bk12: 4a 192139i bk13: 4a 192109i bk14: 2a 192138i bk15: 1a 192142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.717949
Row_Buffer_Locality_read = 0.717949
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.054307
Bank_Level_Parallism_Col = 1.023256
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005168 

BW Util details:
bwutil = 0.000406 
total_CMD = 192157 
util_bw = 78 
Wasted_Col = 362 
Wasted_Row = 124 
Idle = 191593 

BW Util Bottlenecks: 
RCDc_limit = 361 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 192157 
n_nop = 192086 
Read = 39 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 23 
n_pre = 9 
n_ref = 0 
n_req = 39 
total_req = 39 

Dual Bus Interface Util: 
issued_total_row = 32 
issued_total_col = 39 
Row_Bus_Util =  0.000167 
CoL_Bus_Util = 0.000203 
Either_Row_CoL_Bus_Util = 0.000369 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000218571
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=192157 n_nop=192096 n_act=19 n_pre=7 n_ref_event=0 n_req=35 n_rd=35 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003643
n_activity=971 dram_eff=0.07209
bk0: 3a 192079i bk1: 4a 192095i bk2: 1a 192141i bk3: 2a 192138i bk4: 2a 192107i bk5: 9a 192101i bk6: 0a 192155i bk7: 1a 192139i bk8: 2a 192139i bk9: 3a 192108i bk10: 2a 192138i bk11: 2a 192137i bk12: 0a 192158i bk13: 4a 192108i bk14: 0a 192156i bk15: 0a 192159i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771429
Row_Buffer_Locality_read = 0.771429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.109813
Bank_Level_Parallism_Col = 1.069841
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.069841 

BW Util details:
bwutil = 0.000364 
total_CMD = 192157 
util_bw = 70 
Wasted_Col = 288 
Wasted_Row = 96 
Idle = 191703 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 192157 
n_nop = 192096 
Read = 35 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 19 
n_pre = 7 
n_ref = 0 
n_req = 35 
total_req = 35 

Dual Bus Interface Util: 
issued_total_row = 26 
issued_total_col = 35 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.000182 
Either_Row_CoL_Bus_Util = 0.000317 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000385102
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=192157 n_nop=192068 n_act=20 n_pre=7 n_ref_event=0 n_req=62 n_rd=62 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006453
n_activity=1246 dram_eff=0.09952
bk0: 7a 192110i bk1: 5a 192108i bk2: 0a 192156i bk3: 1a 192144i bk4: 10a 192075i bk5: 10a 192101i bk6: 4a 192104i bk7: 4a 192103i bk8: 4a 192132i bk9: 3a 192136i bk10: 0a 192154i bk11: 0a 192157i bk12: 8a 192136i bk13: 2a 192142i bk14: 2a 192141i bk15: 2a 192141i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870968
Row_Buffer_Locality_read = 0.870968
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.081761
Bank_Level_Parallism_Col = 1.035135
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.035135 

BW Util details:
bwutil = 0.000645 
total_CMD = 192157 
util_bw = 124 
Wasted_Col = 314 
Wasted_Row = 85 
Idle = 191634 

BW Util Bottlenecks: 
RCDc_limit = 307 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 192157 
n_nop = 192068 
Read = 62 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 7 
n_ref = 0 
n_req = 62 
total_req = 62 

Dual Bus Interface Util: 
issued_total_row = 27 
issued_total_col = 62 
Row_Bus_Util =  0.000141 
CoL_Bus_Util = 0.000323 
Either_Row_CoL_Bus_Util = 0.000463 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00011449
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=192157 n_nop=192112 n_act=13 n_pre=3 n_ref_event=0 n_req=29 n_rd=29 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003018
n_activity=830 dram_eff=0.06988
bk0: 2a 192138i bk1: 0a 192159i bk2: 0a 192160i bk3: 3a 192111i bk4: 1a 192141i bk5: 4a 192132i bk6: 3a 192107i bk7: 0a 192154i bk8: 3a 192138i bk9: 3a 192136i bk10: 0a 192156i bk11: 5a 192107i bk12: 0a 192154i bk13: 0a 192156i bk14: 3a 192141i bk15: 2a 192139i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896552
Row_Buffer_Locality_read = 0.896552
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000302 
total_CMD = 192157 
util_bw = 58 
Wasted_Col = 218 
Wasted_Row = 48 
Idle = 191833 

BW Util Bottlenecks: 
RCDc_limit = 208 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 192157 
n_nop = 192112 
Read = 29 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 3 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 29 
Row_Bus_Util =  0.000083 
CoL_Bus_Util = 0.000151 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000265408
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=192157 n_nop=192083 n_act=22 n_pre=10 n_ref_event=0 n_req=42 n_rd=42 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004371
n_activity=1232 dram_eff=0.06818
bk0: 0a 192158i bk1: 2a 192134i bk2: 5a 192102i bk3: 3a 192141i bk4: 4a 192106i bk5: 2a 192107i bk6: 1a 192140i bk7: 1a 192139i bk8: 0a 192157i bk9: 1a 192143i bk10: 7a 192109i bk11: 4a 192106i bk12: 4a 192041i bk13: 8a 192066i bk14: 0a 192148i bk15: 0a 192156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.738095
Row_Buffer_Locality_read = 0.738095
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.085821
Bank_Level_Parallism_Col = 1.051213
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.051213 

BW Util details:
bwutil = 0.000437 
total_CMD = 192157 
util_bw = 84 
Wasted_Col = 338 
Wasted_Row = 146 
Idle = 191589 

BW Util Bottlenecks: 
RCDc_limit = 344 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 192157 
n_nop = 192083 
Read = 42 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 22 
n_pre = 10 
n_ref = 0 
n_req = 42 
total_req = 42 

Dual Bus Interface Util: 
issued_total_row = 32 
issued_total_col = 42 
Row_Bus_Util =  0.000167 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000385 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000728571
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=192157 n_nop=192114 n_act=13 n_pre=1 n_ref_event=0 n_req=29 n_rd=29 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003018
n_activity=738 dram_eff=0.07859
bk0: 0a 192157i bk1: 4a 192135i bk2: 3a 192137i bk3: 3a 192104i bk4: 0a 192156i bk5: 1a 192140i bk6: 5a 192139i bk7: 4a 192136i bk8: 0a 192156i bk9: 0a 192158i bk10: 1a 192142i bk11: 1a 192141i bk12: 1a 192141i bk13: 1a 192141i bk14: 1a 192140i bk15: 4a 192137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931035
Row_Buffer_Locality_read = 0.931035
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011236
Bank_Level_Parallism_Col = 1.012605
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012605 

BW Util details:
bwutil = 0.000302 
total_CMD = 192157 
util_bw = 58 
Wasted_Col = 214 
Wasted_Row = 16 
Idle = 191869 

BW Util Bottlenecks: 
RCDc_limit = 202 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 192157 
n_nop = 192114 
Read = 29 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 1 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 29 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.000151 
Either_Row_CoL_Bus_Util = 0.000224 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000275816
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=192157 n_nop=192110 n_act=14 n_pre=3 n_ref_event=0 n_req=30 n_rd=30 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003122
n_activity=729 dram_eff=0.0823
bk0: 5a 192107i bk1: 4a 192105i bk2: 2a 192135i bk3: 3a 192103i bk4: 0a 192154i bk5: 0a 192156i bk6: 4a 192141i bk7: 3a 192140i bk8: 2a 192140i bk9: 4a 192136i bk10: 1a 192140i bk11: 0a 192156i bk12: 0a 192157i bk13: 0a 192160i bk14: 1a 192138i bk15: 1a 192143i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.059406
Bank_Level_Parallism_Col = 1.041152
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.041152 

BW Util details:
bwutil = 0.000312 
total_CMD = 192157 
util_bw = 60 
Wasted_Col = 218 
Wasted_Row = 48 
Idle = 191831 

BW Util Bottlenecks: 
RCDc_limit = 218 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 192157 
n_nop = 192110 
Read = 30 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 3 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 30 
Row_Bus_Util =  0.000088 
CoL_Bus_Util = 0.000156 
Either_Row_CoL_Bus_Util = 0.000245 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000275816
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=192157 n_nop=192099 n_act=15 n_pre=5 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003955
n_activity=912 dram_eff=0.08333
bk0: 7a 192038i bk1: 0a 192156i bk2: 10a 192099i bk3: 2a 192139i bk4: 0a 192155i bk5: 2a 192139i bk6: 1a 192138i bk7: 3a 192135i bk8: 0a 192155i bk9: 0a 192156i bk10: 2a 192140i bk11: 5a 192104i bk12: 0a 192157i bk13: 0a 192157i bk14: 4a 192142i bk15: 2a 192143i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868421
Row_Buffer_Locality_read = 0.868421
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.075419
Bank_Level_Parallism_Col = 1.032491
Bank_Level_Parallism_Ready = 1.026316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.032491 

BW Util details:
bwutil = 0.000396 
total_CMD = 192157 
util_bw = 76 
Wasted_Col = 244 
Wasted_Row = 66 
Idle = 191771 

BW Util Bottlenecks: 
RCDc_limit = 237 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 192157 
n_nop = 192099 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 15 
n_pre = 5 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 38 
Row_Bus_Util =  0.000104 
CoL_Bus_Util = 0.000198 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000530816
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=192157 n_nop=192114 n_act=13 n_pre=4 n_ref_event=0 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002706
n_activity=764 dram_eff=0.06806
bk0: 2a 192106i bk1: 0a 192155i bk2: 0a 192161i bk3: 0a 192163i bk4: 2a 192113i bk5: 3a 192110i bk6: 9a 192098i bk7: 3a 192133i bk8: 1a 192137i bk9: 3a 192136i bk10: 0a 192153i bk11: 0a 192155i bk12: 0a 192158i bk13: 2a 192138i bk14: 1a 192139i bk15: 0a 192155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009585
Bank_Level_Parallism_Col = 1.008439
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008439 

BW Util details:
bwutil = 0.000271 
total_CMD = 192157 
util_bw = 52 
Wasted_Col = 217 
Wasted_Row = 62 
Idle = 191826 

BW Util Bottlenecks: 
RCDc_limit = 206 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 192157 
n_nop = 192114 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 4 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 26 
Row_Bus_Util =  0.000088 
CoL_Bus_Util = 0.000135 
Either_Row_CoL_Bus_Util = 0.000224 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000307041
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=192157 n_nop=192112 n_act=16 n_pre=1 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002914
n_activity=763 dram_eff=0.07339
bk0: 2a 192141i bk1: 2a 192141i bk2: 3a 192102i bk3: 2a 192139i bk4: 0a 192156i bk5: 1a 192140i bk6: 1a 192140i bk7: 4a 192138i bk8: 1a 192138i bk9: 2a 192139i bk10: 2a 192142i bk11: 2a 192137i bk12: 1a 192140i bk13: 1a 192141i bk14: 3a 192142i bk15: 1a 192141i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.072165
Bank_Level_Parallism_Col = 1.041985
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.041985 

BW Util details:
bwutil = 0.000291 
total_CMD = 192157 
util_bw = 56 
Wasted_Col = 242 
Wasted_Row = 16 
Idle = 191843 

BW Util Bottlenecks: 
RCDc_limit = 248 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 192157 
n_nop = 192112 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 1 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 28 
Row_Bus_Util =  0.000088 
CoL_Bus_Util = 0.000146 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.32652e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=192157 n_nop=192081 n_act=21 n_pre=7 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004996
n_activity=900 dram_eff=0.1067
bk0: 3a 192139i bk1: 6a 192106i bk2: 5a 192093i bk3: 3a 192138i bk4: 4a 192133i bk5: 0a 192157i bk6: 8a 192039i bk7: 4a 192061i bk8: 2a 192130i bk9: 2a 192138i bk10: 5a 192136i bk11: 2a 192138i bk12: 0a 192157i bk13: 1a 192143i bk14: 2a 192138i bk15: 1a 192140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812500
Row_Buffer_Locality_read = 0.812500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.339806
Bank_Level_Parallism_Col = 1.140401
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111748 

BW Util details:
bwutil = 0.000500 
total_CMD = 192157 
util_bw = 96 
Wasted_Col = 296 
Wasted_Row = 46 
Idle = 191719 

BW Util Bottlenecks: 
RCDc_limit = 307 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 192157 
n_nop = 192081 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 21 
n_pre = 7 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 48 
Row_Bus_Util =  0.000146 
CoL_Bus_Util = 0.000250 
Either_Row_CoL_Bus_Util = 0.000396 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00067653
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=192157 n_nop=192135 n_act=8 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001457
n_activity=357 dram_eff=0.07843
bk0: 0a 192156i bk1: 0a 192157i bk2: 2a 192137i bk3: 0a 192156i bk4: 2a 192139i bk5: 3a 192135i bk6: 2a 192138i bk7: 1a 192140i bk8: 0a 192155i bk9: 0a 192158i bk10: 0a 192158i bk11: 0a 192159i bk12: 2a 192135i bk13: 1a 192142i bk14: 0a 192156i bk15: 1a 192140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.223077
Bank_Level_Parallism_Col = 1.185484
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.185484 

BW Util details:
bwutil = 0.000146 
total_CMD = 192157 
util_bw = 28 
Wasted_Col = 110 
Wasted_Row = 0 
Idle = 192019 

BW Util Bottlenecks: 
RCDc_limit = 121 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 192157 
n_nop = 192135 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 14 
Row_Bus_Util =  0.000042 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000234184

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5457, Miss = 16, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 5671, Miss = 23, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 5678, Miss = 19, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4854, Miss = 16, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 6046, Miss = 37, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 5095, Miss = 25, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5431, Miss = 13, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 5619, Miss = 16, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6636, Miss = 34, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4628, Miss = 8, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 5069, Miss = 13, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5378, Miss = 16, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 4747, Miss = 8, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 9069, Miss = 22, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 5182, Miss = 20, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5652, Miss = 18, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 5719, Miss = 11, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 5539, Miss = 15, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 5978, Miss = 14, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4965, Miss = 14, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 5785, Miss = 28, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5605, Miss = 20, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 5340, Miss = 12, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4494, Miss = 2, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 133637
L2_total_cache_misses = 420
L2_total_cache_miss_rate = 0.0031
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 91802
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 322
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 98
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 41415
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 92222
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.051
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=133637
icnt_total_pkts_simt_to_mem=133637
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 234.525
	minimum = 5
	maximum = 1723
Network latency average = 166.645
	minimum = 5
	maximum = 1511
Slowest packet = 250161
Flit latency average = 166.645
	minimum = 5
	maximum = 1511
Slowest flit = 257400
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0504095
	minimum = 0.0320959 (at node 37)
	maximum = 0.30562 (at node 41)
Accepted packet rate average = 0.0504095
	minimum = 0.0320959 (at node 37)
	maximum = 0.30562 (at node 41)
Injected flit rate average = 0.0504095
	minimum = 0.0320959 (at node 37)
	maximum = 0.30562 (at node 41)
Accepted flit rate average= 0.0504095
	minimum = 0.0320959 (at node 37)
	maximum = 0.30562 (at node 41)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 40.0352 (10 samples)
	minimum = 5 (10 samples)
	maximum = 290 (10 samples)
Network latency average = 32.471 (10 samples)
	minimum = 5 (10 samples)
	maximum = 259.4 (10 samples)
Flit latency average = 32.471 (10 samples)
	minimum = 5 (10 samples)
	maximum = 259.4 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0346959 (10 samples)
	minimum = 0.0243251 (10 samples)
	maximum = 0.0912946 (10 samples)
Accepted packet rate average = 0.0346959 (10 samples)
	minimum = 0.0243251 (10 samples)
	maximum = 0.0912946 (10 samples)
Injected flit rate average = 0.0346959 (10 samples)
	minimum = 0.0243251 (10 samples)
	maximum = 0.0912946 (10 samples)
Accepted flit rate average = 0.0346959 (10 samples)
	minimum = 0.0243251 (10 samples)
	maximum = 0.0912946 (10 samples)
Injected packet size average = 1 (10 samples)
Accepted packet size average = 1 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 32 sec (32 sec)
gpgpu_simulation_rate = 382359 (inst/sec)
gpgpu_simulation_rate = 3403 (cycle/sec)
gpgpu_silicon_slowdown = 416397x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff970..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff968..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff960..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff958..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff950..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcf3ffa00..

GPGPU-Sim PTX: cudaLaunch for 0x0x562bf02d0dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 43834
gpu_sim_insn = 2569542
gpu_ipc =      58.6198
gpu_tot_sim_cycle = 152756
gpu_tot_sim_insn = 14805061
gpu_tot_ipc =      96.9197
gpu_tot_issued_cta = 1408
gpu_occupancy = 72.3021% 
gpu_tot_occupancy = 50.6237% 
max_total_param_size = 0
gpu_stall_dramfull = 1693
gpu_stall_icnt2sh    = 3783
partiton_level_parallism =       8.3934
partiton_level_parallism_total  =       3.2834
partiton_level_parallism_util =      11.5730
partiton_level_parallism_util_total  =       8.3322
L2_BW  =     380.5911 GB/Sec
L2_BW_total  =     148.8810 GB/Sec
gpu_total_sim_rate=269182

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1408, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
933, 758, 572, 824, 572, 713, 648, 646, 1065, 506, 582, 505, 777, 645, 494, 668, 440, 472, 790, 713, 768, 911, 646, 658, 625, 495, 517, 648, 625, 636, 549, 922, 417, 581, 844, 932, 714, 768, 517, 451, 440, 627, 451, 934, 759, 594, 682, 737, 748, 869, 705, 584, 793, 694, 441, 463, 782, 408, 749, 716, 650, 584, 386, 474, 
gpgpu_n_tot_thrd_icount = 37248480
gpgpu_n_tot_w_icount = 1164015
gpgpu_n_stall_shd_mem = 262210
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 362545
gpgpu_n_mem_write_global = 139009
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 250109
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:329650	W0_Idle:1287042	W0_Scoreboard:4655362	W1:315912	W2:140200	W3:89613	W4:69063	W5:51894	W6:30308	W7:19290	W8:9838	W9:4523	W10:2071	W11:909	W12:241	W13:0	W14:10	W15:63	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
single_issue_nums: WS0:260568	WS1:261748	WS2:260937	WS3:263176	
dual_issue_nums: WS0:14617	WS1:14758	WS2:14633	WS3:14785	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2900360 {8:362545,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5560360 {40:139009,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14501800 {40:362545,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1112072 {8:139009,}
maxmflatency = 1854 
max_icnt2mem_latency = 1725 
maxmrqlatency = 55 
max_icnt2sh_latency = 531 
averagemflatency = 378 
avg_icnt2mem_latency = 216 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 37 
mrq_lat_table:3033 	34 	44 	176 	332 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	222966 	119884 	153289 	5415 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	88781 	69160 	29213 	23498 	22722 	50741 	166801 	49790 	848 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	182932 	144156 	73173 	36881 	22602 	27964 	13655 	191 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	153 	15 	30 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        11         4         8         7        13         4         4         3         6        11        11         6        10         6         5         8 
dram[1]:        12        12        10        12         4         7         5         7         3         5         5        11         3         4         4         5 
dram[2]:        16        14         8         3        10         9         4         7        14        11         0         4        11         5         3         8 
dram[3]:        12         8         7         8         0         0         8         5        10        15         9        10         3         0         0         4 
dram[4]:         7        13         3        10         9         7         9         4         7        10         6         9         8         6         1         4 
dram[5]:         8         0         6         2         5        11        22        17         0         0         5         2         1         2         6         8 
dram[6]:         8        13         6         5         5         4        10         7         4        10         3         3         5         5         9         3 
dram[7]:        14         4        10         7         6         6         9         5         6         3         8         3         5         0         6        12 
dram[8]:        10         5         0         2         2         6         8        10         4         9         0         3         5         8         6         5 
dram[9]:         5         6         4        13         6         3         7        19         2         3        21         5         3         6         5         3 
dram[10]:        13         8        16        13         8         6        10        12         4         6        17         4         3         2         5         4 
dram[11]:         3         0         0         0         0         7         4         6         0         2         3         0         0         1         0         6 
maximum service time to same row:
dram[0]:      6139      8430     12250     14188     14511      6538      5975     11336      6051      5939     10736      6006      7103      6191     10144      7311 
dram[1]:      9336      7665     14908     19865      8367      8039      7254      9217      6128      9823     10726      7287      5971     10143     14179     11852 
dram[2]:      9697      9345     14148     22112      9652     12436     13126     16387      7513      7333         0     15375     21216     21365      9605     17412 
dram[3]:      6376      6857     14299     12973         0         0     10827      6332      6189      6703      7839     11791      7257     28435         0      7967 
dram[4]:      6476     13284     22074      6501     10333     12773     20981      9732     14223     16293     10116     17212      8092      6268     28482     17497 
dram[5]:      6607         0      6463      6002     12239     16206     10028      6448         0         0      7065      7135      5989     21296     10281     12892 
dram[6]:      6956     11688      6407     12667     18526     20749     15030      6172      5947      6815      7236     10809     15509     11697      6177     16921 
dram[7]:      7080     11696      9784     12377     16590     13582      6490      7717      7459      6976      6312      6386     13734         0      6585      6422 
dram[8]:      5958      7161      7511     28869     12394     16643      8911     11010     13818      6855      7363      8758      8600      7057      8751      9962 
dram[9]:      5849     22433      6039     12529     12867     22332      6403     20368      7549      6034     15446      6057     22106      7969      6185     14286 
dram[10]:     10181      5972     10507     11446      7858      6311      6010      6009      7152      6832     10945      5969      6218      9926      6133     10529 
dram[11]:      6337         0         0      7123         0     14022      8540      8887     22517      8907      6196         0         0      6323         0      7804 
average row accesses per activate:
dram[0]:  2.350000  2.000000  2.400000  2.200000  5.000000  1.909091  1.875000  2.111111  1.833333  4.800000  5.333333  4.000000  3.142857  2.700000  2.750000  9.000000 
dram[1]:  2.750000  2.769231  4.000000  9.666667  1.818182  3.285714  2.083333  2.888889  1.875000  2.000000  2.200000 14.000000  3.000000  3.000000  2.750000  3.200000 
dram[2]:  5.600000  4.833333  2.307692  2.750000  3.545455  5.125000  2.166667  2.083333  4.142857  7.000000       inf  1.600000  5.333333  2.666667  2.000000  2.625000 
dram[3]:  2.923077  5.750000  4.400000  3.222222       inf       inf  2.444444  4.500000  2.000000  3.300000  3.200000  2.777778  4.000000  4.000000       inf  2.400000 
dram[4]:  4.666667  4.200000  3.200000 14.000000  3.375000  2.555556  6.000000  2.000000  3.600000  3.400000  3.333333  4.666667  2.250000  3.000000  3.000000  3.666667 
dram[5]:  6.000000       inf 13.000000  2.666667  1.750000  4.750000  6.400000 19.000000       inf       inf  7.000000  6.000000  3.000000  1.428571  2.625000  2.555556 
dram[6]:  3.666667  3.500000  2.125000  2.100000  2.000000  2.000000  4.000000  2.500000  1.777778  4.250000  4.000000  1.750000  3.250000  2.800000  2.833333  2.400000 
dram[7]:  2.476191  2.142857  4.727273  3.600000  2.500000  4.250000 10.000000  2.000000  1.866667  1.555556  2.500000  2.000000  3.666667       inf  2.625000  8.000000 
dram[8]:  4.500000  2.166667  4.000000  3.000000  1.400000  3.000000  2.666667  2.050000  2.666667  7.000000  2.000000  2.000000  2.600000 14.000000  1.866667  1.857143 
dram[9]:  3.875000  5.666667  1.750000  3.555556  2.375000  3.500000  2.750000  7.000000  7.000000  2.800000  5.142857  2.684211  2.666667  3.333333  2.100000  1.833333 
dram[10]:  3.285714  5.500000  4.625000  6.000000  2.454545  2.222222  2.000000  1.843750  5.000000  3.500000  4.800000  1.857143  1.600000  1.571429  2.200000  1.687500 
dram[11]:  3.000000       inf       inf  2.000000       inf  3.750000  1.833333  4.000000  1.000000  2.000000  5.000000      -nan       inf  2.000000       inf  3.000000 
average row locality = 3629/1240 = 2.926613
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        47        22        24        21        35        21        15        19        22        48        16        24        22        27        10         9 
dram[1]:        33        36        27        27        20        23        24        24        30        24        11        14         9        15        10        15 
dram[2]:        28        29        29        11        39        41        13        24        29        14         6         8        32        16        14        21 
dram[3]:        38        23        22        27         4         6        22         9        26        33        16        25         4         4         8        12 
dram[4]:        14        21        16        14        27        23        16        15        18        17        10        14        36        30         3        10 
dram[5]:        18        13        13         8        19        19        32        19         4         1         7         6         3        10        21        23 
dram[6]:        33        35        16        21         6         5        32        25        16        17         4         7        12        14        17        12 
dram[7]:        51        15        50        18        15        17        10        20        28        14        25        20        11         4        21        24 
dram[8]:        18        13         4         6        14        27        40        40         8        14         2         6        13        14        28        13 
dram[9]:        25        17        28        32        17         7        11        27         7        13        36        51         8        10        21        11 
dram[10]:        23        22        37        30        26        18        43        54         5        21        24        26        24        11        31        27 
dram[11]:         9        12         3         2         4        15        11        12         1         6         5         0         2         2         6        12 
total dram reads = 3577
min_bank_accesses = 0!
chip skew: 422/102 = 4.14
number of total write accesses:
dram[0]:         0         0         0         3         0         0         0         0         0         0         0         0         0         0         3         0 
dram[1]:         0         0         4         4         0         0         4         8         0         0         0         0         0         0         3         3 
dram[2]:         0         0         3         0         0         0         0         4         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         5         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         8        12         0         0         0         0         0         0         0         3 
dram[5]:         0         0         0         0         7         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         2         0         8         4         0         0         0         0         0         0         4         0         0         0 
dram[7]:         4         0         6         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         4         0         0         0         0         0         0         0         0 
dram[9]:        18         0         0         0         5         0         0         4         0         4         0         0         0         0         0         0 
dram[10]:         0         0         0         0         4         7         4        16         0         0         0         0         0         0         8         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 176
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      15812     33969     33993     29451     19915     36533     42137     39912     62313     23719    100419     63174     61566     35105     48904     74273
dram[1]:      29372     21264     31164     23762     49528     35223     30348     19986     40696     46623    170871     74473    152881     97641     46246     28135
dram[2]:      35499     26447     26188     76723     20423     21086     64791     32870     46625     98055    342431    191337     30551     73636     47407     32690
dram[3]:      22610     37412     42021     26036    163681    144586     32153     68265     43488     39749     90737     54157    317628    350149     80034     55493
dram[4]:      68855     69452     60288     72318     28335     35930     38709     41629     96365     87192    167917    193484     49929     63210    218822     49394
dram[5]:      40068     73600     52224     89403     27031     28939     25975     44408    280729   1062571    147886    175383    433123     94795     28230     38793
dram[6]:      26309     27935     39670     38384     58028     72338     22690     28738    203933     68535    179275    153766     60942     75190     41260     52350
dram[7]:      16256     61972     12636     34215     46885     51477     75604     36837     37786     90329     64973     48894     79418    196585     32287     25748
dram[8]:      50027     74313    152290    154539     62483     28610     19442     18672    157297    120730    490621    232069     64650     88796     19239     53012
dram[9]:      18002     43663     26743     18497     38984     89334     69795     28901    141337     67196     34870     29492    147826    150440     37545     39975
dram[10]:      45623     43842     28774     25707     30527     33015     19679     10103    305133     60246     53701     77491     66394    122592     20713     29882
dram[11]:      68887     60003    227218    372424    130081     47872     58316     68447   1038155    177488    262176    none      567949    551900    125119     54996
maximum mf latency per bank:
dram[0]:        908       916       866       929       879       861      1016      1600      1820      1740      1259      1809       919      1280       827       859
dram[1]:       1082       976      1024      1013      1015       984      1600       938      1823      1823      1748      1249      1611      1004       961      1006
dram[2]:        981       994      1028      1001       979       969      1564       998      1822      1822      1780      1600      1611      1332      1029       960
dram[3]:        911       873       894       862       843       858       993      1237      1853      1823       982      1854      1611      1332       837       874
dram[4]:       1314      1318      1357      1261      1300      1520      1563      1578      1822      1854      1822      1324      1405      1373      1286      1289
dram[5]:        847       862       809       844       909       850       827       942      1774      1853      1259      1822       841      1611       877       825
dram[6]:        846       885       959       830       846       871      1320      1233      1854      1820      1854      1611      1006      1223       832       867
dram[7]:        867       876       817       834       940       857      1520      1520      1850      1854      1772      1069      1611       975       878       831
dram[8]:        851       884       863       864       898       924      1125      1563      1823      1854      1772      1854       858      1611       928       873
dram[9]:        973       839       960       904       908       843      1564      1067      1854      1777      1822      1748       847      1600       904       847
dram[10]:       1009       969       987      1022      1014       987       980       993      1854      1764      1175      1600      1332      1332      1005      1024
dram[11]:        918       824       825       830       809       882       991      1052      1854      1823      1854      1779      1332      1611       818       864
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=269492 n_nop=268818 n_act=152 n_pre=136 n_ref_event=0 n_req=384 n_rd=382 n_rd_L2_A=0 n_write=0 n_wr_bk=6 bw_util=0.002879
n_activity=9155 dram_eff=0.08476
bk0: 47a 268780i bk1: 22a 269092i bk2: 24a 269120i bk3: 21a 269086i bk4: 35a 269247i bk5: 21a 269105i bk6: 15a 269183i bk7: 19a 269181i bk8: 22a 269072i bk9: 48a 269110i bk10: 16a 269340i bk11: 24a 269283i bk12: 22a 269229i bk13: 27a 269105i bk14: 10a 269305i bk15: 9a 269436i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638021
Row_Buffer_Locality_read = 0.641361
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.163594
Bank_Level_Parallism_Col = 1.078639
Bank_Level_Parallism_Ready = 1.010283
write_to_read_ratio_blp_rw_average = 0.016459
GrpLevelPara = 1.065106 

BW Util details:
bwutil = 0.002879 
total_CMD = 269492 
util_bw = 776 
Wasted_Col = 2352 
Wasted_Row = 1777 
Idle = 264587 

BW Util Bottlenecks: 
RCDc_limit = 2292 
RCDWRc_limit = 17 
WTRc_limit = 4 
RTWc_limit = 14 
CCDLc_limit = 214 
rwq = 0 
CCDLc_limit_alone = 214 
WTRc_limit_alone = 4 
RTWc_limit_alone = 14 

Commands details: 
total_CMD = 269492 
n_nop = 268818 
Read = 382 
Write = 0 
L2_Alloc = 0 
L2_WB = 6 
n_act = 152 
n_pre = 136 
n_ref = 0 
n_req = 384 
total_req = 388 

Dual Bus Interface Util: 
issued_total_row = 288 
issued_total_col = 388 
Row_Bus_Util =  0.001069 
CoL_Bus_Util = 0.001440 
Either_Row_CoL_Bus_Util = 0.002501 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.002967 
queue_avg = 0.005878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00587773
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=269492 n_nop=268866 n_act=138 n_pre=122 n_ref_event=0 n_req=350 n_rd=342 n_rd_L2_A=0 n_write=0 n_wr_bk=26 bw_util=0.002731
n_activity=8219 dram_eff=0.08955
bk0: 33a 269080i bk1: 36a 269014i bk2: 27a 269213i bk3: 27a 269343i bk4: 20a 269107i bk5: 23a 269222i bk6: 24a 269049i bk7: 24a 269098i bk8: 30a 268908i bk9: 24a 268976i bk10: 11a 269281i bk11: 14a 269423i bk12: 9a 269417i bk13: 15a 269311i bk14: 10a 269369i bk15: 15a 269321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642857
Row_Buffer_Locality_read = 0.654971
Row_Buffer_Locality_write = 0.125000
Bank_Level_Parallism = 1.185796
Bank_Level_Parallism_Col = 1.088791
Bank_Level_Parallism_Ready = 1.021563
write_to_read_ratio_blp_rw_average = 0.063078
GrpLevelPara = 1.063881 

BW Util details:
bwutil = 0.002731 
total_CMD = 269492 
util_bw = 736 
Wasted_Col = 2112 
Wasted_Row = 1551 
Idle = 265093 

BW Util Bottlenecks: 
RCDc_limit = 1996 
RCDWRc_limit = 61 
WTRc_limit = 23 
RTWc_limit = 31 
CCDLc_limit = 202 
rwq = 0 
CCDLc_limit_alone = 200 
WTRc_limit_alone = 23 
RTWc_limit_alone = 29 

Commands details: 
total_CMD = 269492 
n_nop = 268866 
Read = 342 
Write = 0 
L2_Alloc = 0 
L2_WB = 26 
n_act = 138 
n_pre = 122 
n_ref = 0 
n_req = 350 
total_req = 368 

Dual Bus Interface Util: 
issued_total_row = 260 
issued_total_col = 368 
Row_Bus_Util =  0.000965 
CoL_Bus_Util = 0.001366 
Either_Row_CoL_Bus_Util = 0.002323 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003195 
queue_avg = 0.005121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00512075
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=269492 n_nop=268908 n_act=120 n_pre=104 n_ref_event=0 n_req=356 n_rd=354 n_rd_L2_A=0 n_write=0 n_wr_bk=7 bw_util=0.002679
n_activity=7529 dram_eff=0.0959
bk0: 28a 269284i bk1: 29a 269251i bk2: 29a 269003i bk3: 11a 269321i bk4: 39a 269110i bk5: 41a 269183i bk6: 13a 269264i bk7: 24a 269045i bk8: 29a 269209i bk9: 14a 269383i bk10: 6a 269470i bk11: 8a 269355i bk12: 32a 269268i bk13: 16a 269269i bk14: 14a 269243i bk15: 21a 269186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.702247
Row_Buffer_Locality_read = 0.706215
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.137553
Bank_Level_Parallism_Col = 1.073096
Bank_Level_Parallism_Ready = 1.016575
write_to_read_ratio_blp_rw_average = 0.020696
GrpLevelPara = 1.060766 

BW Util details:
bwutil = 0.002679 
total_CMD = 269492 
util_bw = 722 
Wasted_Col = 1894 
Wasted_Row = 1346 
Idle = 265530 

BW Util Bottlenecks: 
RCDc_limit = 1796 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 12 
CCDLc_limit = 190 
rwq = 0 
CCDLc_limit_alone = 190 
WTRc_limit_alone = 0 
RTWc_limit_alone = 12 

Commands details: 
total_CMD = 269492 
n_nop = 268908 
Read = 354 
Write = 0 
L2_Alloc = 0 
L2_WB = 7 
n_act = 120 
n_pre = 104 
n_ref = 0 
n_req = 356 
total_req = 361 

Dual Bus Interface Util: 
issued_total_row = 224 
issued_total_col = 361 
Row_Bus_Util =  0.000831 
CoL_Bus_Util = 0.001340 
Either_Row_CoL_Bus_Util = 0.002167 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.001712 
queue_avg = 0.004460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00446024
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=269492 n_nop=269023 n_act=101 n_pre=85 n_ref_event=0 n_req=281 n_rd=279 n_rd_L2_A=0 n_write=0 n_wr_bk=5 bw_util=0.002108
n_activity=6294 dram_eff=0.09024
bk0: 38a 269043i bk1: 23a 269302i bk2: 22a 269284i bk3: 27a 269133i bk4: 4a 269458i bk5: 6a 269466i bk6: 22a 269181i bk7: 9a 269408i bk8: 26a 269044i bk9: 33a 269114i bk10: 16a 269291i bk11: 25a 269160i bk12: 4a 269417i bk13: 4a 269469i bk14: 8a 269484i bk15: 12a 269312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.693950
Row_Buffer_Locality_read = 0.695341
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.141876
Bank_Level_Parallism_Col = 1.066310
Bank_Level_Parallism_Ready = 1.013986
write_to_read_ratio_blp_rw_average = 0.011765
GrpLevelPara = 1.057754 

BW Util details:
bwutil = 0.002108 
total_CMD = 269492 
util_bw = 568 
Wasted_Col = 1581 
Wasted_Row = 1085 
Idle = 266258 

BW Util Bottlenecks: 
RCDc_limit = 1516 
RCDWRc_limit = 9 
WTRc_limit = 5 
RTWc_limit = 7 
CCDLc_limit = 143 
rwq = 0 
CCDLc_limit_alone = 143 
WTRc_limit_alone = 5 
RTWc_limit_alone = 7 

Commands details: 
total_CMD = 269492 
n_nop = 269023 
Read = 279 
Write = 0 
L2_Alloc = 0 
L2_WB = 5 
n_act = 101 
n_pre = 85 
n_ref = 0 
n_req = 281 
total_req = 284 

Dual Bus Interface Util: 
issued_total_row = 186 
issued_total_col = 284 
Row_Bus_Util =  0.000690 
CoL_Bus_Util = 0.001054 
Either_Row_CoL_Bus_Util = 0.001740 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.002132 
queue_avg = 0.003896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00389622
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=269492 n_nop=268994 n_act=104 n_pre=88 n_ref_event=0 n_req=290 n_rd=284 n_rd_L2_A=0 n_write=0 n_wr_bk=23 bw_util=0.002278
n_activity=6104 dram_eff=0.1006
bk0: 14a 269358i bk1: 21a 269271i bk2: 16a 269290i bk3: 14a 269431i bk4: 27a 269243i bk5: 23a 269142i bk6: 16a 269331i bk7: 15a 269083i bk8: 18a 269281i bk9: 17a 269298i bk10: 10a 269375i bk11: 14a 269378i bk12: 36a 268926i bk13: 30a 269106i bk14: 3a 269416i bk15: 10a 269332i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.693103
Row_Buffer_Locality_read = 0.704225
Row_Buffer_Locality_write = 0.166667
Bank_Level_Parallism = 1.175776
Bank_Level_Parallism_Col = 1.095829
Bank_Level_Parallism_Ready = 1.032573
write_to_read_ratio_blp_rw_average = 0.083913
GrpLevelPara = 1.078947 

BW Util details:
bwutil = 0.002278 
total_CMD = 269492 
util_bw = 614 
Wasted_Col = 1678 
Wasted_Row = 1096 
Idle = 266104 

BW Util Bottlenecks: 
RCDc_limit = 1505 
RCDWRc_limit = 41 
WTRc_limit = 40 
RTWc_limit = 79 
CCDLc_limit = 185 
rwq = 0 
CCDLc_limit_alone = 183 
WTRc_limit_alone = 40 
RTWc_limit_alone = 77 

Commands details: 
total_CMD = 269492 
n_nop = 268994 
Read = 284 
Write = 0 
L2_Alloc = 0 
L2_WB = 23 
n_act = 104 
n_pre = 88 
n_ref = 0 
n_req = 290 
total_req = 307 

Dual Bus Interface Util: 
issued_total_row = 192 
issued_total_col = 307 
Row_Bus_Util =  0.000712 
CoL_Bus_Util = 0.001139 
Either_Row_CoL_Bus_Util = 0.001848 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.002008 
queue_avg = 0.003863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00386282
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=269492 n_nop=269146 n_act=70 n_pre=54 n_ref_event=0 n_req=218 n_rd=216 n_rd_L2_A=0 n_write=0 n_wr_bk=7 bw_util=0.001655
n_activity=4492 dram_eff=0.09929
bk0: 18a 269344i bk1: 13a 269447i bk2: 13a 269427i bk3: 8a 269360i bk4: 19a 269077i bk5: 19a 269315i bk6: 32a 269261i bk7: 19a 269421i bk8: 4a 269462i bk9: 1a 269473i bk10: 7a 269449i bk11: 6a 269448i bk12: 3a 269464i bk13: 10a 269298i bk14: 21a 269189i bk15: 23a 269131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.743119
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.148668
Bank_Level_Parallism_Col = 1.069717
Bank_Level_Parallism_Ready = 1.008969
write_to_read_ratio_blp_rw_average = 0.034132
GrpLevelPara = 1.057371 

BW Util details:
bwutil = 0.001655 
total_CMD = 269492 
util_bw = 446 
Wasted_Col = 1136 
Wasted_Row = 695 
Idle = 267215 

BW Util Bottlenecks: 
RCDc_limit = 1033 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 12 
CCDLc_limit = 149 
rwq = 0 
CCDLc_limit_alone = 149 
WTRc_limit_alone = 0 
RTWc_limit_alone = 12 

Commands details: 
total_CMD = 269492 
n_nop = 269146 
Read = 216 
Write = 0 
L2_Alloc = 0 
L2_WB = 7 
n_act = 70 
n_pre = 54 
n_ref = 0 
n_req = 218 
total_req = 223 

Dual Bus Interface Util: 
issued_total_row = 124 
issued_total_col = 223 
Row_Bus_Util =  0.000460 
CoL_Bus_Util = 0.000827 
Either_Row_CoL_Bus_Util = 0.001284 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.002890 
queue_avg = 0.003362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00336188
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=269492 n_nop=268995 n_act=112 n_pre=96 n_ref_event=0 n_req=277 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=18 bw_util=0.002152
n_activity=6613 dram_eff=0.08771
bk0: 33a 269161i bk1: 35a 269113i bk2: 16a 269180i bk3: 21a 269101i bk4: 6a 269314i bk5: 5a 269381i bk6: 32a 269188i bk7: 25a 269127i bk8: 16a 269168i bk9: 17a 269320i bk10: 4a 269426i bk11: 7a 269364i bk12: 12a 269330i bk13: 14a 269348i bk14: 17a 269257i bk15: 12a 269302i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638989
Row_Buffer_Locality_read = 0.650735
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.162361
Bank_Level_Parallism_Col = 1.071152
Bank_Level_Parallism_Ready = 1.010309
write_to_read_ratio_blp_rw_average = 0.055905
GrpLevelPara = 1.058567 

BW Util details:
bwutil = 0.002152 
total_CMD = 269492 
util_bw = 580 
Wasted_Col = 1772 
Wasted_Row = 1231 
Idle = 265909 

BW Util Bottlenecks: 
RCDc_limit = 1653 
RCDWRc_limit = 42 
WTRc_limit = 27 
RTWc_limit = 39 
CCDLc_limit = 149 
rwq = 0 
CCDLc_limit_alone = 145 
WTRc_limit_alone = 27 
RTWc_limit_alone = 35 

Commands details: 
total_CMD = 269492 
n_nop = 268995 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 18 
n_act = 112 
n_pre = 96 
n_ref = 0 
n_req = 277 
total_req = 290 

Dual Bus Interface Util: 
issued_total_row = 208 
issued_total_col = 290 
Row_Bus_Util =  0.000772 
CoL_Bus_Util = 0.001076 
Either_Row_CoL_Bus_Util = 0.001844 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.002012 
queue_avg = 0.004156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00415597
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=269492 n_nop=268880 n_act=138 n_pre=122 n_ref_event=0 n_req=346 n_rd=343 n_rd_L2_A=0 n_write=0 n_wr_bk=10 bw_util=0.00262
n_activity=8127 dram_eff=0.08687
bk0: 51a 268726i bk1: 15a 269212i bk2: 50a 269028i bk3: 18a 269266i bk4: 15a 269256i bk5: 17a 269326i bk6: 10a 269445i bk7: 20a 269097i bk8: 28a 268953i bk9: 14a 269179i bk10: 25a 269115i bk11: 20a 269119i bk12: 11a 269357i bk13: 4a 269469i bk14: 21a 269218i bk15: 24a 269362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.644509
Row_Buffer_Locality_read = 0.647230
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 1.164905
Bank_Level_Parallism_Col = 1.071679
Bank_Level_Parallism_Ready = 1.019774
write_to_read_ratio_blp_rw_average = 0.016946
GrpLevelPara = 1.050253 

BW Util details:
bwutil = 0.002620 
total_CMD = 269492 
util_bw = 706 
Wasted_Col = 2209 
Wasted_Row = 1546 
Idle = 265031 

BW Util Bottlenecks: 
RCDc_limit = 2089 
RCDWRc_limit = 16 
WTRc_limit = 50 
RTWc_limit = 19 
CCDLc_limit = 221 
rwq = 0 
CCDLc_limit_alone = 215 
WTRc_limit_alone = 44 
RTWc_limit_alone = 19 

Commands details: 
total_CMD = 269492 
n_nop = 268880 
Read = 343 
Write = 0 
L2_Alloc = 0 
L2_WB = 10 
n_act = 138 
n_pre = 122 
n_ref = 0 
n_req = 346 
total_req = 353 

Dual Bus Interface Util: 
issued_total_row = 260 
issued_total_col = 353 
Row_Bus_Util =  0.000965 
CoL_Bus_Util = 0.001310 
Either_Row_CoL_Bus_Util = 0.002271 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.001634 
queue_avg = 0.006241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00624137
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=269492 n_nop=269013 n_act=116 n_pre=100 n_ref_event=0 n_req=261 n_rd=260 n_rd_L2_A=0 n_write=0 n_wr_bk=4 bw_util=0.001959
n_activity=6767 dram_eff=0.07803
bk0: 18a 269310i bk1: 13a 269263i bk2: 4a 269468i bk3: 6a 269419i bk4: 14a 269158i bk5: 27a 269162i bk6: 40a 268925i bk7: 40a 268749i bk8: 8a 269340i bk9: 14a 269376i bk10: 2a 269456i bk11: 6a 269411i bk12: 13a 269322i bk13: 14a 269440i bk14: 28a 268962i bk15: 13a 269256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.601533
Row_Buffer_Locality_read = 0.603846
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.155934
Bank_Level_Parallism_Col = 1.082969
Bank_Level_Parallism_Ready = 1.015094
write_to_read_ratio_blp_rw_average = 0.014556
GrpLevelPara = 1.079088 

BW Util details:
bwutil = 0.001959 
total_CMD = 269492 
util_bw = 528 
Wasted_Col = 1802 
Wasted_Row = 1284 
Idle = 265878 

BW Util Bottlenecks: 
RCDc_limit = 1774 
RCDWRc_limit = 8 
WTRc_limit = 0 
RTWc_limit = 12 
CCDLc_limit = 135 
rwq = 0 
CCDLc_limit_alone = 133 
WTRc_limit_alone = 0 
RTWc_limit_alone = 10 

Commands details: 
total_CMD = 269492 
n_nop = 269013 
Read = 260 
Write = 0 
L2_Alloc = 0 
L2_WB = 4 
n_act = 116 
n_pre = 100 
n_ref = 0 
n_req = 261 
total_req = 264 

Dual Bus Interface Util: 
issued_total_row = 216 
issued_total_col = 264 
Row_Bus_Util =  0.000802 
CoL_Bus_Util = 0.000980 
Either_Row_CoL_Bus_Util = 0.001777 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.002088 
queue_avg = 0.005154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00515414
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=269492 n_nop=268912 n_act=123 n_pre=107 n_ref_event=0 n_req=331 n_rd=321 n_rd_L2_A=0 n_write=0 n_wr_bk=31 bw_util=0.002612
n_activity=7674 dram_eff=0.09174
bk0: 25a 269078i bk1: 17a 269360i bk2: 28a 268894i bk3: 32a 269159i bk4: 17a 269160i bk5: 7a 269374i bk6: 11a 269339i bk7: 27a 269289i bk8: 7a 269440i bk9: 13a 269307i bk10: 36a 269233i bk11: 51a 268789i bk12: 8a 269353i bk13: 10a 269363i bk14: 21a 269100i bk15: 11a 269268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.673716
Row_Buffer_Locality_read = 0.679128
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.175231
Bank_Level_Parallism_Col = 1.110216
Bank_Level_Parallism_Ready = 1.019718
write_to_read_ratio_blp_rw_average = 0.072135
GrpLevelPara = 1.101314 

BW Util details:
bwutil = 0.002612 
total_CMD = 269492 
util_bw = 704 
Wasted_Col = 1990 
Wasted_Row = 1404 
Idle = 265394 

BW Util Bottlenecks: 
RCDc_limit = 1789 
RCDWRc_limit = 39 
WTRc_limit = 70 
RTWc_limit = 64 
CCDLc_limit = 191 
rwq = 0 
CCDLc_limit_alone = 191 
WTRc_limit_alone = 70 
RTWc_limit_alone = 64 

Commands details: 
total_CMD = 269492 
n_nop = 268912 
Read = 321 
Write = 0 
L2_Alloc = 0 
L2_WB = 31 
n_act = 123 
n_pre = 107 
n_ref = 0 
n_req = 331 
total_req = 352 

Dual Bus Interface Util: 
issued_total_row = 230 
issued_total_col = 352 
Row_Bus_Util =  0.000853 
CoL_Bus_Util = 0.001306 
Either_Row_CoL_Bus_Util = 0.002152 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003448 
queue_avg = 0.006794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00679426
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=269492 n_nop=268668 n_act=191 n_pre=175 n_ref_event=0 n_req=433 n_rd=422 n_rd_L2_A=0 n_write=0 n_wr_bk=39 bw_util=0.003421
n_activity=10464 dram_eff=0.08811
bk0: 23a 269200i bk1: 22a 269320i bk2: 37a 269168i bk3: 30a 269279i bk4: 26a 269079i bk5: 18a 269153i bk6: 43a 268694i bk7: 54a 268229i bk8: 5a 269386i bk9: 21a 269254i bk10: 24a 269300i bk11: 26a 268990i bk12: 24a 268966i bk13: 11a 269256i bk14: 31a 268908i bk15: 27a 268919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.591224
Row_Buffer_Locality_read = 0.601896
Row_Buffer_Locality_write = 0.181818
Bank_Level_Parallism = 1.230269
Bank_Level_Parallism_Col = 1.098923
Bank_Level_Parallism_Ready = 1.019438
write_to_read_ratio_blp_rw_average = 0.083794
GrpLevelPara = 1.076811 

BW Util details:
bwutil = 0.003421 
total_CMD = 269492 
util_bw = 922 
Wasted_Col = 2952 
Wasted_Row = 2059 
Idle = 263559 

BW Util Bottlenecks: 
RCDc_limit = 2764 
RCDWRc_limit = 73 
WTRc_limit = 12 
RTWc_limit = 119 
CCDLc_limit = 276 
rwq = 0 
CCDLc_limit_alone = 274 
WTRc_limit_alone = 12 
RTWc_limit_alone = 117 

Commands details: 
total_CMD = 269492 
n_nop = 268668 
Read = 422 
Write = 0 
L2_Alloc = 0 
L2_WB = 39 
n_act = 191 
n_pre = 175 
n_ref = 0 
n_req = 433 
total_req = 461 

Dual Bus Interface Util: 
issued_total_row = 366 
issued_total_col = 461 
Row_Bus_Util =  0.001358 
CoL_Bus_Util = 0.001711 
Either_Row_CoL_Bus_Util = 0.003058 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.003641 
queue_avg = 0.006342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00634156
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=269492 n_nop=269327 n_act=39 n_pre=24 n_ref_event=0 n_req=102 n_rd=102 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000757
n_activity=2246 dram_eff=0.09083
bk0: 9a 269362i bk1: 12a 269447i bk2: 3a 269468i bk3: 2a 269474i bk4: 4a 269476i bk5: 15a 269339i bk6: 11a 269295i bk7: 12a 269371i bk8: 1a 269463i bk9: 6a 269370i bk10: 5a 269431i bk11: 0a 269493i bk12: 2a 269472i bk13: 2a 269449i bk14: 6a 269471i bk15: 12a 269345i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735294
Row_Buffer_Locality_read = 0.735294
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.198020
Bank_Level_Parallism_Col = 1.113043
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.101449 

BW Util details:
bwutil = 0.000757 
total_CMD = 269492 
util_bw = 204 
Wasted_Col = 585 
Wasted_Row = 289 
Idle = 268414 

BW Util Bottlenecks: 
RCDc_limit = 596 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 269492 
n_nop = 269327 
Read = 102 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 24 
n_ref = 0 
n_req = 102 
total_req = 102 

Dual Bus Interface Util: 
issued_total_row = 63 
issued_total_col = 102 
Row_Bus_Util =  0.000234 
CoL_Bus_Util = 0.000378 
Either_Row_CoL_Bus_Util = 0.000612 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00122082

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21008, Miss = 172, Miss_rate = 0.008, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[1]: Access = 21819, Miss = 228, Miss_rate = 0.010, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[2]: Access = 22550, Miss = 239, Miss_rate = 0.011, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 18319, Miss = 163, Miss_rate = 0.009, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 22827, Miss = 204, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 19646, Miss = 158, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 21953, Miss = 177, Miss_rate = 0.008, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[7]: Access = 20998, Miss = 117, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 24543, Miss = 171, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 17515, Miss = 139, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 20125, Miss = 90, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 19860, Miss = 136, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 18927, Miss = 111, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 24120, Miss = 175, Miss_rate = 0.007, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[14]: Access = 19214, Miss = 125, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 21061, Miss = 237, Miss_rate = 0.011, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[16]: Access = 21145, Miss = 137, Miss_rate = 0.006, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 21487, Miss = 123, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 22201, Miss = 431, Miss_rate = 0.019, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[19]: Access = 19591, Miss = 81, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 21498, Miss = 319, Miss_rate = 0.015, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[21]: Access = 22668, Miss = 162, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 21221, Miss = 73, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 17258, Miss = 29, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 501554
L2_total_cache_misses = 3997
L2_total_cache_miss_rate = 0.0080
L2_total_cache_pending_hits = 157
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 358812
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1749
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1828
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 138588
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 400
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 362545
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 139009
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.136
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=501554
icnt_total_pkts_simt_to_mem=501554
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 158.896
	minimum = 5
	maximum = 724
Network latency average = 61.196
	minimum = 5
	maximum = 235
Slowest packet = 278540
Flit latency average = 61.196
	minimum = 5
	maximum = 235
Slowest flit = 590430
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.322824
	minimum = 0.255076 (at node 14)
	maximum = 0.408519 (at node 36)
Accepted packet rate average = 0.322824
	minimum = 0.255076 (at node 14)
	maximum = 0.408519 (at node 36)
Injected flit rate average = 0.322824
	minimum = 0.255076 (at node 14)
	maximum = 0.408519 (at node 36)
Accepted flit rate average= 0.322824
	minimum = 0.255076 (at node 14)
	maximum = 0.408519 (at node 36)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 50.8408 (11 samples)
	minimum = 5 (11 samples)
	maximum = 329.455 (11 samples)
Network latency average = 35.0823 (11 samples)
	minimum = 5 (11 samples)
	maximum = 257.182 (11 samples)
Flit latency average = 35.0823 (11 samples)
	minimum = 5 (11 samples)
	maximum = 257.182 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.0608893 (11 samples)
	minimum = 0.0453025 (11 samples)
	maximum = 0.120133 (11 samples)
Accepted packet rate average = 0.0608893 (11 samples)
	minimum = 0.0453025 (11 samples)
	maximum = 0.120133 (11 samples)
Injected flit rate average = 0.0608893 (11 samples)
	minimum = 0.0453025 (11 samples)
	maximum = 0.120133 (11 samples)
Accepted flit rate average = 0.0608893 (11 samples)
	minimum = 0.0453025 (11 samples)
	maximum = 0.120133 (11 samples)
Injected packet size average = 1 (11 samples)
Accepted packet size average = 1 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 55 sec (55 sec)
gpgpu_simulation_rate = 269182 (inst/sec)
gpgpu_simulation_rate = 2777 (cycle/sec)
gpgpu_silicon_slowdown = 510262x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff9a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff9a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff998..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff990..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcf3ff98c..

GPGPU-Sim PTX: cudaLaunch for 0x0x562bf02d0f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 7786
gpu_sim_insn = 1431682
gpu_ipc =     183.8790
gpu_tot_sim_cycle = 160542
gpu_tot_sim_insn = 16236743
gpu_tot_ipc =     101.1370
gpu_tot_issued_cta = 1536
gpu_occupancy = 75.4995% 
gpu_tot_occupancy = 51.5850% 
max_total_param_size = 0
gpu_stall_dramfull = 1693
gpu_stall_icnt2sh    = 3783
partiton_level_parallism =       1.3152
partiton_level_parallism_total  =       3.1879
partiton_level_parallism_util =       4.0764
partiton_level_parallism_util_total  =       8.1617
L2_BW  =      59.6356 GB/Sec
L2_BW_total  =     144.5527 GB/Sec
gpu_total_sim_rate=279943

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1536, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
993, 818, 632, 884, 632, 773, 708, 706, 1125, 566, 642, 565, 837, 704, 554, 728, 470, 502, 820, 743, 798, 941, 676, 688, 655, 525, 547, 678, 655, 666, 579, 952, 447, 611, 874, 962, 744, 798, 547, 481, 470, 657, 481, 964, 789, 624, 712, 767, 778, 899, 735, 614, 823, 724, 471, 493, 812, 438, 779, 746, 680, 614, 416, 504, 
gpgpu_n_tot_thrd_icount = 39149024
gpgpu_n_tot_w_icount = 1223407
gpgpu_n_stall_shd_mem = 262210
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 364593
gpgpu_n_mem_write_global = 147201
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 250109
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:354578	W0_Idle:1421369	W0_Scoreboard:4735345	W1:315912	W2:140200	W3:89613	W4:69085	W5:51894	W6:30352	W7:19356	W8:9915	W9:4842	W10:2522	W11:1800	W12:1517	W13:2266	W14:2507	W15:3253	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
single_issue_nums: WS0:274410	WS1:275584	WS2:274773	WS3:277018	
dual_issue_nums: WS0:15120	WS1:15264	WS2:15139	WS3:15288	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2916744 {8:364593,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888040 {40:147201,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14583720 {40:364593,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177608 {8:147201,}
maxmflatency = 1883 
max_icnt2mem_latency = 1754 
maxmrqlatency = 55 
max_icnt2sh_latency = 531 
averagemflatency = 380 
avg_icnt2mem_latency = 222 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 37 
mrq_lat_table:3043 	34 	44 	176 	332 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	225779 	121858 	157479 	6678 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	89503 	69833 	29546 	24064 	23251 	51747 	168943 	53043 	1864 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	193073 	144255 	73173 	36881 	22602 	27964 	13655 	191 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	155 	16 	33 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        11         4         8         7        13         4         4         3         6        11        11         6        10         6         5         8 
dram[1]:        12        12        10        12         4         7         5         7         3         5         5        11         3         4         4         5 
dram[2]:        16        14         8         3        10         9         4         7        14        11         0         4        11         5         3         8 
dram[3]:        12         8         7         8         0         0         8         5        10        15         9        10         3         0         0         4 
dram[4]:         7        13         3        10         9         7         9         4         7        10         6         9         8         6         1         4 
dram[5]:         8         0         6         2         5        11        22        17         0         0         5         2         1         2         6         8 
dram[6]:         8        13         6         5         5         4        10         7         4        10         3         3         5         5         9         3 
dram[7]:        14         4        10         7         6         6         9         5         6         3         8         3         5         0         6        12 
dram[8]:        10         5         0         2         2         6         8        10         4         9         0         3         5         8         6         5 
dram[9]:         5         6         4        13         6         3         7        19         2         5        21         5         3         6         5         3 
dram[10]:        13         8        16        13         8         6        10        12         4         6        17         4         3         2         5         4 
dram[11]:         3         0         0         0         0         7         4         6         0         2         3         0         0         1         0         6 
maximum service time to same row:
dram[0]:      6139      8430     12250     14188     14511      6538      5975     11336      6051      5939     10736      6006      7103      6191     10144      7311 
dram[1]:      9336      7665     14908     19865      8367      8039      7254      9217      6128      9823     10726      7287      5971     10143     14179     11852 
dram[2]:      9697      9345     14148     22112      9652     12436     13126     16387      7513      7333         0     15375     21216     21365      9605     17412 
dram[3]:      6376      6857     14299     12973         0         0     10827      6332      6189      6703      7839     11791      7257     28435         0      7967 
dram[4]:      6476     13284     22074      6501     10333     12773     20981      9732     14223     16293     10116     17212      8092      6268     28482     17497 
dram[5]:      6607         0      6463      6002     12239     16206     10028      6448         0         0      7065      7135      5989     21296     10281     12892 
dram[6]:      6956     11688      6407     12667     18526     20749     15030      6172      5947      6815      7236     10809     15509     11697      6177     16921 
dram[7]:      7080     11696      9784     12377     16590     13582      6490      7717      7459      6976      6312      6386     13734         0      6585      6422 
dram[8]:      5958      7161      7511     28869     12394     16643      8911     11010     13818      6855      7363      8758      8600      7057      8751      9962 
dram[9]:      5849     22433      6039     12529     12867     22332      6403     20368      7549      6034     15446      6057     22106      7969      6185     14286 
dram[10]:     10181      5972     10507     11446      7858      6311      6010      6009      7152      6832     10945      5969      6218      9926      6133     10529 
dram[11]:      6337         0         0      7123         0     14022      8540      8887     22517      8907      6196         0         0      6323         0      7804 
average row accesses per activate:
dram[0]:  2.350000  2.000000  2.400000  2.200000  5.000000  1.909091  1.875000  2.111111  1.833333  4.800000  5.333333  4.000000  3.142857  2.700000  2.750000  9.000000 
dram[1]:  2.750000  2.769231  4.000000  9.666667  1.818182  3.285714  2.083333  2.888889  1.875000  2.000000  2.200000 14.000000  3.000000  3.000000  2.750000  3.200000 
dram[2]:  5.600000  4.833333  2.307692  2.750000  3.545455  5.125000  2.166667  2.166667  4.142857  7.000000       inf  1.600000  5.333333  2.666667  2.000000  2.625000 
dram[3]:  2.923077  5.750000  4.400000  3.222222       inf       inf  2.444444  4.500000  2.000000  3.300000  3.200000  2.777778  4.000000  4.000000       inf  2.400000 
dram[4]:  4.666667  4.200000  3.200000 14.000000  3.375000  2.555556  6.333333  1.900000  3.600000  3.400000  3.333333  4.666667  2.250000  3.000000  3.000000  3.666667 
dram[5]:  6.000000       inf 13.000000  2.666667  1.750000  5.000000  6.400000 19.000000       inf       inf  7.000000  6.000000  3.000000  1.428571  2.625000  2.555556 
dram[6]:  3.666667  3.500000  2.125000  2.100000  2.000000  2.000000  4.000000  2.500000  1.777778  4.250000  4.000000  1.750000  3.250000  2.800000  2.833333  2.400000 
dram[7]:  2.476191  2.142857  4.727273  3.600000  2.500000  4.250000 10.000000  2.000000  1.866667  1.555556  2.500000  2.000000  3.666667       inf  2.625000  8.000000 
dram[8]:  4.500000  2.166667  4.000000  3.000000  1.400000  3.000000  2.666667  2.050000  2.666667  7.000000  2.000000  2.000000  2.600000 14.000000  1.866667  1.857143 
dram[9]:  3.875000  5.666667  1.750000  3.555556  2.500000  3.500000  2.750000  7.250000  7.000000  3.000000  5.142857  2.684211  2.666667  3.333333  2.100000  1.833333 
dram[10]:  3.285714  5.500000  4.625000  6.000000  2.454545  2.222222  2.000000  1.843750  5.000000  3.500000  4.800000  1.857143  1.600000  1.571429  2.200000  1.687500 
dram[11]:  3.000000       inf       inf  2.000000       inf  3.750000  1.833333  4.000000  1.000000  2.000000  5.000000      -nan       inf  2.000000       inf  3.000000 
average row locality = 3639/1242 = 2.929952
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        47        22        24        21        35        21        15        19        22        48        16        24        22        27        10         9 
dram[1]:        33        36        27        27        20        23        24        24        30        24        11        14         9        15        10        15 
dram[2]:        28        29        29        11        39        41        13        24        29        14         6         8        32        16        14        21 
dram[3]:        38        23        22        27         4         6        22         9        26        33        16        25         4         4         8        12 
dram[4]:        14        21        16        14        27        23        16        15        18        17        10        14        36        30         3        10 
dram[5]:        18        13        13         8        19        19        32        19         4         1         7         6         3        10        21        23 
dram[6]:        33        35        16        21         6         5        32        25        16        17         4         7        12        14        17        12 
dram[7]:        51        15        50        18        15        17        10        20        28        14        25        20        11         4        21        24 
dram[8]:        18        13         4         6        14        27        40        40         8        14         2         6        13        14        28        13 
dram[9]:        25        17        28        32        17         7        11        27         7        17        36        51         8        10        21        11 
dram[10]:        23        22        37        30        26        18        43        54         5        21        24        26        24        11        31        27 
dram[11]:         9        12         3         2         4        15        11        12         1         6         5         0         2         2         6        12 
total dram reads = 3581
min_bank_accesses = 0!
chip skew: 422/102 = 4.14
number of total write accesses:
dram[0]:         0         0         0         3         0         0         0         0         0         0         0         0         0         0         3         0 
dram[1]:         0         0         4         4         0         0         4         8         0         0         0         0         0         0         3         3 
dram[2]:         0         0         3         0         0         0         0         8         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         5         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0        12        16         0         0         0         0         0         0         0         3 
dram[5]:         0         0         0         0         7         4         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         2         0         8         4         0         0         0         0         0         0         4         0         0         0 
dram[7]:         4         0         6         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         4         0         0         0         0         0         0         0         0 
dram[9]:        18         0         0         0         9         0         0         8         0         4         0         0         0         0         0         0 
dram[10]:         0         0         0         0         4         7         4        16         0         0         0         0         0         0         8         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 200
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      15812     33969     33993     29451     20003     36911     43370     42984     66983     25257    103038     65198     63111     35994     48904     74273
dram[1]:      29372     21264     31164     23762     49742     35309     31590     20628     42714     49344    176456     78498    155955     99885     46246     28135
dram[2]:      35499     26447     26188     76723     20423     21396     66136     29892     48526    102954    354453    198173     31063     75242     47407     32690
dram[3]:      22610     37412     42021     26036    164615    145150     33678     71373     45894     42141     94698     56272    325061    358354     80034     55493
dram[4]:      68855     69452     60288     72318     28465     36138     34670     37005     99226     92104    172217    198809     50665     64205    218822     49394
dram[5]:      40068     73600     52224     89403     27177     24156     26851     46412    303273   1128921    153021    183829    443575     97209     28230     38793
dram[6]:      26309     27935     39670     38384     58657     72630     23986     30563    304248     73563    184147    159048     62226     76834     41260     52350
dram[7]:      16256     61972     12636     34215     47259     51963     78208     38502     40880     96394     68310     50451     80359    200383     32287     25748
dram[8]:      50027     74313    152290    154539     62875     28720     20149     19178    167889    130830    507222    238588     65815     90612     19239     53012
dram[9]:      18002     43663     26743     18497     33144     90276     73495     26657    151347     57731     36077     30922    150815    153346     37545     39975
dram[10]:      45623     43842     28774     25707     30789     33212     20544     10526    322237     64144     55639     80871     68041    124934     20713     29882
dram[11]:      68887     60003    227218    372424    130369     48375     61387     70934   1099678    189359    274087    none      582494    565214    125119     54996
maximum mf latency per bank:
dram[0]:        908       916       866       929       879       861      1231      1600      1876      1881      1259      1809      1530      1280       827       859
dram[1]:       1082       976      1024      1013      1015       984      1600      1440      1843      1843      1748      1249      1611      1259       961      1006
dram[2]:        981       994      1028      1001       979      1209      1564       998      1842      1842      1780      1600      1611      1332      1029       960
dram[3]:        911       873       894       862       843       858       993      1237      1870      1845      1881      1871      1611      1332       837       874
dram[4]:       1314      1318      1357      1261      1300      1520      1563      1578      1833      1871      1822      1512      1405      1373      1286      1289
dram[5]:        847       862       809       844       909       850       881       991      1881      1870      1259      1822       935      1611       877       825
dram[6]:        846       885       959       830      1210       871      1320      1256      1879      1840      1871      1831      1512      1223       832       867
dram[7]:        867       876       817       834       940      1197      1520      1520      1880      1880      1824      1069      1611      1530       878       831
dram[8]:        851       884       863       864       898       924      1125      1563      1845      1870      1831      1871       858      1611       928       873
dram[9]:        973       839       960       904       908       843      1564      1093      1881      1830      1822      1881      1235      1600       904       847
dram[10]:       1009       969       987      1022      1014       987       980       993      1870      1880      1512      1883      1332      1332      1005      1024
dram[11]:        918       824       825       830       809      1210       991      1052      1871      1881      1881      1779      1332      1611       818       864
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=283228 n_nop=282554 n_act=152 n_pre=136 n_ref_event=0 n_req=384 n_rd=382 n_rd_L2_A=0 n_write=0 n_wr_bk=6 bw_util=0.00274
n_activity=9155 dram_eff=0.08476
bk0: 47a 282516i bk1: 22a 282828i bk2: 24a 282856i bk3: 21a 282822i bk4: 35a 282983i bk5: 21a 282841i bk6: 15a 282919i bk7: 19a 282917i bk8: 22a 282808i bk9: 48a 282846i bk10: 16a 283076i bk11: 24a 283019i bk12: 22a 282965i bk13: 27a 282841i bk14: 10a 283041i bk15: 9a 283172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638021
Row_Buffer_Locality_read = 0.641361
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.163594
Bank_Level_Parallism_Col = 1.078639
Bank_Level_Parallism_Ready = 1.010283
write_to_read_ratio_blp_rw_average = 0.016459
GrpLevelPara = 1.065106 

BW Util details:
bwutil = 0.002740 
total_CMD = 283228 
util_bw = 776 
Wasted_Col = 2352 
Wasted_Row = 1777 
Idle = 278323 

BW Util Bottlenecks: 
RCDc_limit = 2292 
RCDWRc_limit = 17 
WTRc_limit = 4 
RTWc_limit = 14 
CCDLc_limit = 214 
rwq = 0 
CCDLc_limit_alone = 214 
WTRc_limit_alone = 4 
RTWc_limit_alone = 14 

Commands details: 
total_CMD = 283228 
n_nop = 282554 
Read = 382 
Write = 0 
L2_Alloc = 0 
L2_WB = 6 
n_act = 152 
n_pre = 136 
n_ref = 0 
n_req = 384 
total_req = 388 

Dual Bus Interface Util: 
issued_total_row = 288 
issued_total_col = 388 
Row_Bus_Util =  0.001017 
CoL_Bus_Util = 0.001370 
Either_Row_CoL_Bus_Util = 0.002380 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.002967 
queue_avg = 0.005593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00559267
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=283228 n_nop=282602 n_act=138 n_pre=122 n_ref_event=0 n_req=350 n_rd=342 n_rd_L2_A=0 n_write=0 n_wr_bk=26 bw_util=0.002599
n_activity=8219 dram_eff=0.08955
bk0: 33a 282816i bk1: 36a 282750i bk2: 27a 282949i bk3: 27a 283079i bk4: 20a 282843i bk5: 23a 282958i bk6: 24a 282785i bk7: 24a 282834i bk8: 30a 282644i bk9: 24a 282712i bk10: 11a 283017i bk11: 14a 283159i bk12: 9a 283153i bk13: 15a 283047i bk14: 10a 283105i bk15: 15a 283057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642857
Row_Buffer_Locality_read = 0.654971
Row_Buffer_Locality_write = 0.125000
Bank_Level_Parallism = 1.185796
Bank_Level_Parallism_Col = 1.088791
Bank_Level_Parallism_Ready = 1.021563
write_to_read_ratio_blp_rw_average = 0.063078
GrpLevelPara = 1.063881 

BW Util details:
bwutil = 0.002599 
total_CMD = 283228 
util_bw = 736 
Wasted_Col = 2112 
Wasted_Row = 1551 
Idle = 278829 

BW Util Bottlenecks: 
RCDc_limit = 1996 
RCDWRc_limit = 61 
WTRc_limit = 23 
RTWc_limit = 31 
CCDLc_limit = 202 
rwq = 0 
CCDLc_limit_alone = 200 
WTRc_limit_alone = 23 
RTWc_limit_alone = 29 

Commands details: 
total_CMD = 283228 
n_nop = 282602 
Read = 342 
Write = 0 
L2_Alloc = 0 
L2_WB = 26 
n_act = 138 
n_pre = 122 
n_ref = 0 
n_req = 350 
total_req = 368 

Dual Bus Interface Util: 
issued_total_row = 260 
issued_total_col = 368 
Row_Bus_Util =  0.000918 
CoL_Bus_Util = 0.001299 
Either_Row_CoL_Bus_Util = 0.002210 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003195 
queue_avg = 0.004872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0048724
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=283228 n_nop=282640 n_act=120 n_pre=104 n_ref_event=0 n_req=357 n_rd=354 n_rd_L2_A=0 n_write=0 n_wr_bk=11 bw_util=0.002577
n_activity=7556 dram_eff=0.09661
bk0: 28a 283020i bk1: 29a 282987i bk2: 29a 282739i bk3: 11a 283057i bk4: 39a 282846i bk5: 41a 282919i bk6: 13a 283000i bk7: 24a 282769i bk8: 29a 282945i bk9: 14a 283119i bk10: 6a 283206i bk11: 8a 283091i bk12: 32a 283004i bk13: 16a 283005i bk14: 14a 282979i bk15: 21a 282922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.703081
Row_Buffer_Locality_read = 0.706215
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 1.137077
Bank_Level_Parallism_Col = 1.072680
Bank_Level_Parallism_Ready = 1.016393
write_to_read_ratio_blp_rw_average = 0.026270
GrpLevelPara = 1.060420 

BW Util details:
bwutil = 0.002577 
total_CMD = 283228 
util_bw = 730 
Wasted_Col = 1900 
Wasted_Row = 1346 
Idle = 279252 

BW Util Bottlenecks: 
RCDc_limit = 1796 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 12 
CCDLc_limit = 196 
rwq = 0 
CCDLc_limit_alone = 196 
WTRc_limit_alone = 0 
RTWc_limit_alone = 12 

Commands details: 
total_CMD = 283228 
n_nop = 282640 
Read = 354 
Write = 0 
L2_Alloc = 0 
L2_WB = 11 
n_act = 120 
n_pre = 104 
n_ref = 0 
n_req = 357 
total_req = 365 

Dual Bus Interface Util: 
issued_total_row = 224 
issued_total_col = 365 
Row_Bus_Util =  0.000791 
CoL_Bus_Util = 0.001289 
Either_Row_CoL_Bus_Util = 0.002076 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.001701 
queue_avg = 0.004244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00424393
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=283228 n_nop=282759 n_act=101 n_pre=85 n_ref_event=0 n_req=281 n_rd=279 n_rd_L2_A=0 n_write=0 n_wr_bk=5 bw_util=0.002005
n_activity=6294 dram_eff=0.09024
bk0: 38a 282779i bk1: 23a 283038i bk2: 22a 283020i bk3: 27a 282869i bk4: 4a 283194i bk5: 6a 283202i bk6: 22a 282917i bk7: 9a 283144i bk8: 26a 282780i bk9: 33a 282850i bk10: 16a 283027i bk11: 25a 282896i bk12: 4a 283153i bk13: 4a 283205i bk14: 8a 283220i bk15: 12a 283048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.693950
Row_Buffer_Locality_read = 0.695341
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.141876
Bank_Level_Parallism_Col = 1.066310
Bank_Level_Parallism_Ready = 1.013986
write_to_read_ratio_blp_rw_average = 0.011765
GrpLevelPara = 1.057754 

BW Util details:
bwutil = 0.002005 
total_CMD = 283228 
util_bw = 568 
Wasted_Col = 1581 
Wasted_Row = 1085 
Idle = 279994 

BW Util Bottlenecks: 
RCDc_limit = 1516 
RCDWRc_limit = 9 
WTRc_limit = 5 
RTWc_limit = 7 
CCDLc_limit = 143 
rwq = 0 
CCDLc_limit_alone = 143 
WTRc_limit_alone = 5 
RTWc_limit_alone = 7 

Commands details: 
total_CMD = 283228 
n_nop = 282759 
Read = 279 
Write = 0 
L2_Alloc = 0 
L2_WB = 5 
n_act = 101 
n_pre = 85 
n_ref = 0 
n_req = 281 
total_req = 284 

Dual Bus Interface Util: 
issued_total_row = 186 
issued_total_col = 284 
Row_Bus_Util =  0.000657 
CoL_Bus_Util = 0.001003 
Either_Row_CoL_Bus_Util = 0.001656 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.002132 
queue_avg = 0.003707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00370726
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=283228 n_nop=282720 n_act=105 n_pre=89 n_ref_event=0 n_req=292 n_rd=284 n_rd_L2_A=0 n_write=0 n_wr_bk=31 bw_util=0.002224
n_activity=6199 dram_eff=0.1016
bk0: 14a 283094i bk1: 21a 283007i bk2: 16a 283027i bk3: 14a 283168i bk4: 27a 282980i bk5: 23a 282879i bk6: 16a 283056i bk7: 15a 282782i bk8: 18a 283016i bk9: 17a 283033i bk10: 10a 283110i bk11: 14a 283113i bk12: 36a 282661i bk13: 30a 282841i bk14: 3a 283152i bk15: 10a 283068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.691781
Row_Buffer_Locality_read = 0.704225
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 1.173036
Bank_Level_Parallism_Col = 1.094238
Bank_Level_Parallism_Ready = 1.031746
write_to_read_ratio_blp_rw_average = 0.099121
GrpLevelPara = 1.077637 

BW Util details:
bwutil = 0.002224 
total_CMD = 283228 
util_bw = 630 
Wasted_Col = 1699 
Wasted_Row = 1112 
Idle = 279787 

BW Util Bottlenecks: 
RCDc_limit = 1505 
RCDWRc_limit = 50 
WTRc_limit = 40 
RTWc_limit = 79 
CCDLc_limit = 197 
rwq = 0 
CCDLc_limit_alone = 195 
WTRc_limit_alone = 40 
RTWc_limit_alone = 77 

Commands details: 
total_CMD = 283228 
n_nop = 282720 
Read = 284 
Write = 0 
L2_Alloc = 0 
L2_WB = 31 
n_act = 105 
n_pre = 89 
n_ref = 0 
n_req = 292 
total_req = 315 

Dual Bus Interface Util: 
issued_total_row = 194 
issued_total_col = 315 
Row_Bus_Util =  0.000685 
CoL_Bus_Util = 0.001112 
Either_Row_CoL_Bus_Util = 0.001794 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.001969 
queue_avg = 0.003675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00367548
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=283228 n_nop=282878 n_act=70 n_pre=54 n_ref_event=0 n_req=219 n_rd=216 n_rd_L2_A=0 n_write=0 n_wr_bk=11 bw_util=0.001603
n_activity=4519 dram_eff=0.1005
bk0: 18a 283080i bk1: 13a 283183i bk2: 13a 283163i bk3: 8a 283096i bk4: 19a 282813i bk5: 19a 283039i bk6: 32a 282997i bk7: 19a 283157i bk8: 4a 283198i bk9: 1a 283209i bk10: 7a 283185i bk11: 6a 283184i bk12: 3a 283200i bk13: 10a 283034i bk14: 21a 282925i bk15: 23a 282867i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.744292
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 1.147770
Bank_Level_Parallism_Col = 1.069065
Bank_Level_Parallism_Ready = 1.008811
write_to_read_ratio_blp_rw_average = 0.043165
GrpLevelPara = 1.056835 

BW Util details:
bwutil = 0.001603 
total_CMD = 283228 
util_bw = 454 
Wasted_Col = 1142 
Wasted_Row = 695 
Idle = 280937 

BW Util Bottlenecks: 
RCDc_limit = 1033 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 12 
CCDLc_limit = 155 
rwq = 0 
CCDLc_limit_alone = 155 
WTRc_limit_alone = 0 
RTWc_limit_alone = 12 

Commands details: 
total_CMD = 283228 
n_nop = 282878 
Read = 216 
Write = 0 
L2_Alloc = 0 
L2_WB = 11 
n_act = 70 
n_pre = 54 
n_ref = 0 
n_req = 219 
total_req = 227 

Dual Bus Interface Util: 
issued_total_row = 124 
issued_total_col = 227 
Row_Bus_Util =  0.000438 
CoL_Bus_Util = 0.000801 
Either_Row_CoL_Bus_Util = 0.001236 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.002857 
queue_avg = 0.003199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00319884
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=283228 n_nop=282731 n_act=112 n_pre=96 n_ref_event=0 n_req=277 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=18 bw_util=0.002048
n_activity=6613 dram_eff=0.08771
bk0: 33a 282897i bk1: 35a 282849i bk2: 16a 282916i bk3: 21a 282837i bk4: 6a 283050i bk5: 5a 283117i bk6: 32a 282924i bk7: 25a 282863i bk8: 16a 282904i bk9: 17a 283056i bk10: 4a 283162i bk11: 7a 283100i bk12: 12a 283066i bk13: 14a 283084i bk14: 17a 282993i bk15: 12a 283038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.638989
Row_Buffer_Locality_read = 0.650735
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.162361
Bank_Level_Parallism_Col = 1.071152
Bank_Level_Parallism_Ready = 1.010309
write_to_read_ratio_blp_rw_average = 0.055905
GrpLevelPara = 1.058567 

BW Util details:
bwutil = 0.002048 
total_CMD = 283228 
util_bw = 580 
Wasted_Col = 1772 
Wasted_Row = 1231 
Idle = 279645 

BW Util Bottlenecks: 
RCDc_limit = 1653 
RCDWRc_limit = 42 
WTRc_limit = 27 
RTWc_limit = 39 
CCDLc_limit = 149 
rwq = 0 
CCDLc_limit_alone = 145 
WTRc_limit_alone = 27 
RTWc_limit_alone = 35 

Commands details: 
total_CMD = 283228 
n_nop = 282731 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 18 
n_act = 112 
n_pre = 96 
n_ref = 0 
n_req = 277 
total_req = 290 

Dual Bus Interface Util: 
issued_total_row = 208 
issued_total_col = 290 
Row_Bus_Util =  0.000734 
CoL_Bus_Util = 0.001024 
Either_Row_CoL_Bus_Util = 0.001755 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.002012 
queue_avg = 0.003954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00395441
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=283228 n_nop=282616 n_act=138 n_pre=122 n_ref_event=0 n_req=346 n_rd=343 n_rd_L2_A=0 n_write=0 n_wr_bk=10 bw_util=0.002493
n_activity=8127 dram_eff=0.08687
bk0: 51a 282462i bk1: 15a 282948i bk2: 50a 282764i bk3: 18a 283002i bk4: 15a 282992i bk5: 17a 283062i bk6: 10a 283181i bk7: 20a 282833i bk8: 28a 282689i bk9: 14a 282915i bk10: 25a 282851i bk11: 20a 282855i bk12: 11a 283093i bk13: 4a 283205i bk14: 21a 282954i bk15: 24a 283098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.644509
Row_Buffer_Locality_read = 0.647230
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 1.164905
Bank_Level_Parallism_Col = 1.071679
Bank_Level_Parallism_Ready = 1.019774
write_to_read_ratio_blp_rw_average = 0.016946
GrpLevelPara = 1.050253 

BW Util details:
bwutil = 0.002493 
total_CMD = 283228 
util_bw = 706 
Wasted_Col = 2209 
Wasted_Row = 1546 
Idle = 278767 

BW Util Bottlenecks: 
RCDc_limit = 2089 
RCDWRc_limit = 16 
WTRc_limit = 50 
RTWc_limit = 19 
CCDLc_limit = 221 
rwq = 0 
CCDLc_limit_alone = 215 
WTRc_limit_alone = 44 
RTWc_limit_alone = 19 

Commands details: 
total_CMD = 283228 
n_nop = 282616 
Read = 343 
Write = 0 
L2_Alloc = 0 
L2_WB = 10 
n_act = 138 
n_pre = 122 
n_ref = 0 
n_req = 346 
total_req = 353 

Dual Bus Interface Util: 
issued_total_row = 260 
issued_total_col = 353 
Row_Bus_Util =  0.000918 
CoL_Bus_Util = 0.001246 
Either_Row_CoL_Bus_Util = 0.002161 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.001634 
queue_avg = 0.005939 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00593868
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=283228 n_nop=282749 n_act=116 n_pre=100 n_ref_event=0 n_req=261 n_rd=260 n_rd_L2_A=0 n_write=0 n_wr_bk=4 bw_util=0.001864
n_activity=6767 dram_eff=0.07803
bk0: 18a 283046i bk1: 13a 282999i bk2: 4a 283204i bk3: 6a 283155i bk4: 14a 282894i bk5: 27a 282898i bk6: 40a 282661i bk7: 40a 282485i bk8: 8a 283076i bk9: 14a 283112i bk10: 2a 283192i bk11: 6a 283147i bk12: 13a 283058i bk13: 14a 283176i bk14: 28a 282698i bk15: 13a 282992i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.601533
Row_Buffer_Locality_read = 0.603846
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.155934
Bank_Level_Parallism_Col = 1.082969
Bank_Level_Parallism_Ready = 1.015094
write_to_read_ratio_blp_rw_average = 0.014556
GrpLevelPara = 1.079088 

BW Util details:
bwutil = 0.001864 
total_CMD = 283228 
util_bw = 528 
Wasted_Col = 1802 
Wasted_Row = 1284 
Idle = 279614 

BW Util Bottlenecks: 
RCDc_limit = 1774 
RCDWRc_limit = 8 
WTRc_limit = 0 
RTWc_limit = 12 
CCDLc_limit = 135 
rwq = 0 
CCDLc_limit_alone = 133 
WTRc_limit_alone = 0 
RTWc_limit_alone = 10 

Commands details: 
total_CMD = 283228 
n_nop = 282749 
Read = 260 
Write = 0 
L2_Alloc = 0 
L2_WB = 4 
n_act = 116 
n_pre = 100 
n_ref = 0 
n_req = 261 
total_req = 264 

Dual Bus Interface Util: 
issued_total_row = 216 
issued_total_col = 264 
Row_Bus_Util =  0.000763 
CoL_Bus_Util = 0.000932 
Either_Row_CoL_Bus_Util = 0.001691 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.002088 
queue_avg = 0.004904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00490418
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=283228 n_nop=282634 n_act=124 n_pre=108 n_ref_event=0 n_req=337 n_rd=325 n_rd_L2_A=0 n_write=0 n_wr_bk=39 bw_util=0.00257
n_activity=7828 dram_eff=0.093
bk0: 25a 282814i bk1: 17a 283096i bk2: 28a 282630i bk3: 32a 282895i bk4: 17a 282884i bk5: 7a 283110i bk6: 11a 283075i bk7: 27a 283013i bk8: 7a 283176i bk9: 17a 283008i bk10: 36a 282969i bk11: 51a 282525i bk12: 8a 283089i bk13: 10a 283099i bk14: 21a 282836i bk15: 11a 283004i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.676558
Row_Buffer_Locality_read = 0.680000
Row_Buffer_Locality_write = 0.583333
Bank_Level_Parallism = 1.172353
Bank_Level_Parallism_Col = 1.108018
Bank_Level_Parallism_Ready = 1.019074
write_to_read_ratio_blp_rw_average = 0.081498
GrpLevelPara = 1.099294 

BW Util details:
bwutil = 0.002570 
total_CMD = 283228 
util_bw = 728 
Wasted_Col = 2020 
Wasted_Row = 1420 
Idle = 279060 

BW Util Bottlenecks: 
RCDc_limit = 1805 
RCDWRc_limit = 39 
WTRc_limit = 70 
RTWc_limit = 64 
CCDLc_limit = 205 
rwq = 0 
CCDLc_limit_alone = 205 
WTRc_limit_alone = 70 
RTWc_limit_alone = 64 

Commands details: 
total_CMD = 283228 
n_nop = 282634 
Read = 325 
Write = 0 
L2_Alloc = 0 
L2_WB = 39 
n_act = 124 
n_pre = 108 
n_ref = 0 
n_req = 337 
total_req = 364 

Dual Bus Interface Util: 
issued_total_row = 232 
issued_total_col = 364 
Row_Bus_Util =  0.000819 
CoL_Bus_Util = 0.001285 
Either_Row_CoL_Bus_Util = 0.002097 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003367 
queue_avg = 0.006465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00646476
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=283228 n_nop=282404 n_act=191 n_pre=175 n_ref_event=0 n_req=433 n_rd=422 n_rd_L2_A=0 n_write=0 n_wr_bk=39 bw_util=0.003255
n_activity=10464 dram_eff=0.08811
bk0: 23a 282936i bk1: 22a 283056i bk2: 37a 282904i bk3: 30a 283015i bk4: 26a 282815i bk5: 18a 282889i bk6: 43a 282430i bk7: 54a 281965i bk8: 5a 283122i bk9: 21a 282990i bk10: 24a 283036i bk11: 26a 282726i bk12: 24a 282702i bk13: 11a 282992i bk14: 31a 282644i bk15: 27a 282655i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.591224
Row_Buffer_Locality_read = 0.601896
Row_Buffer_Locality_write = 0.181818
Bank_Level_Parallism = 1.230269
Bank_Level_Parallism_Col = 1.098923
Bank_Level_Parallism_Ready = 1.019438
write_to_read_ratio_blp_rw_average = 0.083794
GrpLevelPara = 1.076811 

BW Util details:
bwutil = 0.003255 
total_CMD = 283228 
util_bw = 922 
Wasted_Col = 2952 
Wasted_Row = 2059 
Idle = 277295 

BW Util Bottlenecks: 
RCDc_limit = 2764 
RCDWRc_limit = 73 
WTRc_limit = 12 
RTWc_limit = 119 
CCDLc_limit = 276 
rwq = 0 
CCDLc_limit_alone = 274 
WTRc_limit_alone = 12 
RTWc_limit_alone = 117 

Commands details: 
total_CMD = 283228 
n_nop = 282404 
Read = 422 
Write = 0 
L2_Alloc = 0 
L2_WB = 39 
n_act = 191 
n_pre = 175 
n_ref = 0 
n_req = 433 
total_req = 461 

Dual Bus Interface Util: 
issued_total_row = 366 
issued_total_col = 461 
Row_Bus_Util =  0.001292 
CoL_Bus_Util = 0.001628 
Either_Row_CoL_Bus_Util = 0.002909 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.003641 
queue_avg = 0.006034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00603401
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=283228 n_nop=283063 n_act=39 n_pre=24 n_ref_event=0 n_req=102 n_rd=102 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007203
n_activity=2246 dram_eff=0.09083
bk0: 9a 283098i bk1: 12a 283183i bk2: 3a 283204i bk3: 2a 283210i bk4: 4a 283212i bk5: 15a 283075i bk6: 11a 283031i bk7: 12a 283107i bk8: 1a 283199i bk9: 6a 283106i bk10: 5a 283167i bk11: 0a 283229i bk12: 2a 283208i bk13: 2a 283185i bk14: 6a 283207i bk15: 12a 283081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735294
Row_Buffer_Locality_read = 0.735294
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.198020
Bank_Level_Parallism_Col = 1.113043
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.101449 

BW Util details:
bwutil = 0.000720 
total_CMD = 283228 
util_bw = 204 
Wasted_Col = 585 
Wasted_Row = 289 
Idle = 282150 

BW Util Bottlenecks: 
RCDc_limit = 596 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 283228 
n_nop = 283063 
Read = 102 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 24 
n_ref = 0 
n_req = 102 
total_req = 102 

Dual Bus Interface Util: 
issued_total_row = 63 
issued_total_col = 102 
Row_Bus_Util =  0.000222 
CoL_Bus_Util = 0.000360 
Either_Row_CoL_Bus_Util = 0.000583 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00116161

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21392, Miss = 172, Miss_rate = 0.008, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[1]: Access = 22167, Miss = 228, Miss_rate = 0.010, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[2]: Access = 22906, Miss = 243, Miss_rate = 0.011, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 18599, Miss = 163, Miss_rate = 0.009, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 23211, Miss = 212, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 19950, Miss = 158, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 22285, Miss = 177, Miss_rate = 0.008, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[7]: Access = 21386, Miss = 117, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 24983, Miss = 183, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 17767, Miss = 151, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 20425, Miss = 98, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 20204, Miss = 136, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 19215, Miss = 119, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 26512, Miss = 175, Miss_rate = 0.007, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[14]: Access = 19502, Miss = 125, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 21445, Miss = 237, Miss_rate = 0.011, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[16]: Access = 21501, Miss = 141, Miss_rate = 0.007, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 21835, Miss = 123, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 22589, Miss = 451, Miss_rate = 0.020, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[19]: Access = 19903, Miss = 81, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 21878, Miss = 323, Miss_rate = 0.015, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[21]: Access = 23052, Miss = 166, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 21565, Miss = 73, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 17522, Miss = 29, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 511794
L2_total_cache_misses = 4081
L2_total_cache_miss_rate = 0.0080
L2_total_cache_pending_hits = 157
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 360856
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1749
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1832
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 146700
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 460
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 364593
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147201
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.132
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=511794
icnt_total_pkts_simt_to_mem=511794
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 238.354
	minimum = 5
	maximum = 1752
Network latency average = 168.425
	minimum = 5
	maximum = 1545
Slowest packet = 1006134
Flit latency average = 168.425
	minimum = 5
	maximum = 1545
Slowest flit = 1013145
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0505839
	minimum = 0.0323658 (at node 37)
	maximum = 0.307218 (at node 41)
Accepted packet rate average = 0.0505839
	minimum = 0.0323658 (at node 37)
	maximum = 0.307218 (at node 41)
Injected flit rate average = 0.0505839
	minimum = 0.0323658 (at node 37)
	maximum = 0.307218 (at node 41)
Accepted flit rate average= 0.0505839
	minimum = 0.0323658 (at node 37)
	maximum = 0.307218 (at node 41)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 66.4669 (12 samples)
	minimum = 5 (12 samples)
	maximum = 448 (12 samples)
Network latency average = 46.1942 (12 samples)
	minimum = 5 (12 samples)
	maximum = 364.5 (12 samples)
Flit latency average = 46.1942 (12 samples)
	minimum = 5 (12 samples)
	maximum = 364.5 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.0600305 (12 samples)
	minimum = 0.0442244 (12 samples)
	maximum = 0.135724 (12 samples)
Accepted packet rate average = 0.0600305 (12 samples)
	minimum = 0.0442244 (12 samples)
	maximum = 0.135724 (12 samples)
Injected flit rate average = 0.0600305 (12 samples)
	minimum = 0.0442244 (12 samples)
	maximum = 0.135724 (12 samples)
Accepted flit rate average = 0.0600305 (12 samples)
	minimum = 0.0442244 (12 samples)
	maximum = 0.135724 (12 samples)
Injected packet size average = 1 (12 samples)
Accepted packet size average = 1 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 58 sec (58 sec)
gpgpu_simulation_rate = 279943 (inst/sec)
gpgpu_simulation_rate = 2767 (cycle/sec)
gpgpu_silicon_slowdown = 512106x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff970..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff968..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff960..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff958..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff950..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcf3ffa00..

GPGPU-Sim PTX: cudaLaunch for 0x0x562bf02d0dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 67071
gpu_sim_insn = 4557217
gpu_ipc =      67.9462
gpu_tot_sim_cycle = 227613
gpu_tot_sim_insn = 20793960
gpu_tot_ipc =      91.3566
gpu_tot_issued_cta = 1664
gpu_occupancy = 86.5316% 
gpu_tot_occupancy = 66.7125% 
max_total_param_size = 0
gpu_stall_dramfull = 11371
gpu_stall_icnt2sh    = 12620
partiton_level_parallism =      10.4534
partiton_level_parallism_total  =       5.3289
partiton_level_parallism_util =      11.8096
partiton_level_parallism_util_total  =       9.9358
L2_BW  =     474.0010 GB/Sec
L2_BW_total  =     241.6317 GB/Sec
gpu_total_sim_rate=207939

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1664, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1244, 1124, 882, 1135, 872, 1013, 958, 967, 1398, 882, 1002, 760, 1088, 943, 892, 1077, 1006, 1049, 1322, 1246, 1389, 1499, 1179, 1223, 1158, 1017, 1061, 1225, 1157, 1136, 1159, 1367, 731, 840, 1114, 1169, 1006, 994, 787, 754, 699, 930, 666, 1226, 1084, 941, 1007, 1029, 1029, 1139, 964, 799, 1118, 1008, 722, 700, 1063, 711, 1041, 1052, 942, 898, 678, 755, 
gpgpu_n_tot_thrd_icount = 55585056
gpgpu_n_tot_w_icount = 1737033
gpgpu_n_stall_shd_mem = 1284457
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 935693
gpgpu_n_mem_write_global = 277224
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 805487
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2654819	W0_Idle:1526183	W0_Scoreboard:7696900	W1:392777	W2:190586	W3:134712	W4:108893	W5:83480	W6:55612	W7:38435	W8:23365	W9:17078	W10:13950	W11:14836	W12:16631	W13:20632	W14:20844	W15:24064	W16:21898	W17:18393	W18:13859	W19:8132	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
single_issue_nums: WS0:390950	WS1:390813	WS2:391318	WS3:394690	
dual_issue_nums: WS0:21095	WS1:21145	WS2:21101	WS3:21290	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7485544 {8:935693,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11088960 {40:277224,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37427720 {40:935693,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2217792 {8:277224,}
maxmflatency = 1883 
max_icnt2mem_latency = 1754 
maxmrqlatency = 93 
max_icnt2sh_latency = 531 
averagemflatency = 560 
avg_icnt2mem_latency = 389 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 45 
mrq_lat_table:15634 	204 	249 	1924 	4568 	253 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	319709 	192741 	646524 	53943 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	107096 	92377 	43825 	42412 	50536 	88253 	233415 	553114 	1889 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	305592 	429395 	206594 	101766 	57264 	50906 	61011 	389 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	183 	35 	110 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        11         8        12        12        24         6        10        26         7        28        18        19        10        13         9        16 
dram[1]:        12        14        13        13         6        11         7         9        15        12         7        11         8        13        12        14 
dram[2]:        16        14         9        10        15        17         5         8        14        11         9        14        11        15         6         8 
dram[3]:        12         8         8        14         8        12        11         7        10        15         9        10         5         5        12        13 
dram[4]:         9        13         9        10        20         8        15        12         7        10         8         9        13         9         5         5 
dram[5]:         9        20        10         7         8        12        22        17         8         7         5         5        10         8         7        12 
dram[6]:        11        13        11        11        17        37        11        16        10        10         8         5        11        10         9         6 
dram[7]:        14         9        17        10        14         8         9         7         6        11         9         7         7         6         8        12 
dram[8]:        10        10         9        10        12        12        10        10         5         9         8         7        10         8         7         8 
dram[9]:        13         6        10        13        17        15         9        19         8         7        21        13        19        10        10         9 
dram[10]:        13        12        17        13         9         6        16        12         4        12        17         8         7         7         7        11 
dram[11]:        10        16         9        30        18         7         8         6         6         8        11         0         8         6        10        17 
maximum service time to same row:
dram[0]:      6139     11597     16062     14188     14511      6538      5975     11336      6051      5939     10966     18346      7103      6191     26040      8111 
dram[1]:      9336      7665     14908     19865      8367      9689      7970      9217      6128      9823     10726      7287      5971     10143     14958     11852 
dram[2]:      9697      9345     14148     22112      9652     12436     13126     16387      7513      7333      6630     15375     21216     21365      9605     17412 
dram[3]:      6376      7655     14299     12973     18761     31273     10827      6332      6189      6703      8629     11791     13164     32705     37947      8650 
dram[4]:      6476     13284     22074      7709     10333     14185     20981     12159     14223     16293     10116     17212      8092      7902     28482     17497 
dram[5]:     14075      8767      6463     10008     12239     22189     10028     11087      8471      7216      7065     18951     19729     21296     10281     12892 
dram[6]:      6956     11688      7044     12667     18526     27278     15030      6172      5947      6815      7236     10809     15509     13852      6177     16921 
dram[7]:      7080     11696      9784     12377     16590     13582      6490      7717      7459      8698      6312      6386     13734      6222      6585      6422 
dram[8]:      6454      7438     21628     29833     12394     16643      8911     11010     13818      6855     23518     19566      8600     17476      8751      9962 
dram[9]:      6532     22433      6039     12529     12867     22332      6403     20368     32612      6034     15446      6057     22106      8831      6185     14286 
dram[10]:     10181      7884     10507     11446      7858      6311      6010      6009      7152      6832     10945      5969      6218      9926      6133     10529 
dram[11]:     20299      9008     20972     31131     50719     14022      8540      8887     22517      8907     23181     14941     16041      6474      7186     20591 
average row accesses per activate:
dram[0]:  2.815789  2.785714  4.285714  3.021277  5.000000  2.312500  2.974359  3.514286  2.607143  3.229508  6.545455  3.454545  3.085106  3.381818  3.000000  3.416667 
dram[1]:  2.494253  2.768116  4.315790  4.720000  2.690476  3.043478  2.371428  2.740000  2.876543  3.283019  2.851852  4.666667  2.528302  2.886364  3.933333  3.815789 
dram[2]:  2.662162  3.243243  2.384615  3.081967  3.250000  3.316667  2.180556  2.454545  2.721519  3.169492  2.551724  3.375000  3.575758  3.380000  2.605263  3.304348 
dram[3]:  3.014925  3.224490  2.926829  3.155555  3.777778  4.750000  3.135135  3.115385  2.140625  2.444444  2.325000  2.408163  3.000000  6.000000 13.000000  3.133333 
dram[4]:  2.694444  2.890625  2.904762  3.444444  3.617647  2.843750  3.125000  2.833333  2.578947  2.474576  2.225000  2.974359  2.734694  2.810811  3.062500  3.400000 
dram[5]:  3.133333  3.892857  2.911765  2.523809  2.757576  3.653846  3.111111  3.666667  3.235294  4.307693  2.571429  3.000000  3.384615  2.631579  3.096774  3.000000 
dram[6]:  2.666667  2.825397  2.978723  2.761905  3.280000  4.500000  2.693333  3.016949  2.363636  2.415094  2.478261  2.000000  4.285714  3.529412  2.820895  2.133333 
dram[7]:  2.806452  2.590909  3.454545  2.545455  2.918919  2.538461  3.166667  2.224138  2.146342  2.806452  2.389831  2.265306  2.880000  3.440000  2.484848  2.840909 
dram[8]:  2.761905  2.952381  4.625000  3.800000  2.647059  3.342105  2.550725  2.321429  2.041667  2.588235  4.000000  3.200000  3.117647  2.894737  2.402597  2.720000 
dram[9]:  2.790323  2.707317  2.615385  3.275862  3.588235  3.333333  2.180000  3.354167  4.166667  2.285714  2.927536  3.261539  6.777778  3.105263  3.210526  3.263158 
dram[10]:  3.157895  3.122449  3.084746  3.790698  2.670886  2.632653  2.143939  2.276423  2.230769  3.380000  2.793103  2.108108  2.250000  2.785714  2.457831  2.681818 
dram[11]:  2.900000  3.416667  7.166667  6.000000 16.000000  2.095238  2.358974  3.000000  1.869565  2.750000  4.000000  6.000000  4.545455  2.269231  2.850000  3.000000 
average row locality = 22839/7962 = 2.868500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       214       116        88       133       123       106       113       116       146       197        72        76       145       186        39        75 
dram[1]:       215       191       157       112       221       138       157       133       233       174        74        55       133       127        57       142 
dram[2]:       196       240       175       184       178       195       146       235       214       187        72       134       118       169        98       152 
dram[3]:       201       156       119       134        32        33       115        81       137       132        92       118        26        29        26        94 
dram[4]:       191       184       122       121       121        91       115        75       147       146        89       116       134       104        47        66 
dram[5]:       139       105        96        52        86        91       109        64        55        56        36        18        44        50        95        83 
dram[6]:       190       178       131       110        77        94       201       176       156       128        57        56        58        57       189        63 
dram[7]:       171       111       187       139       106       125        90       121        88        87       140       111       138        86       160       124 
dram[8]:       116        62        36        37        88       124       173       192        49        88        12        16       106        55       184       136 
dram[9]:       153       110       136       190       114        75       107       157        24        91       201       211        61        59       183        62 
dram[10]:       120       153       179       162       202       118       273       271        58       168       162       156       144       117       196       232 
dram[11]:        29        82        42        65        32        82        89        57        43        66        28         6        49        58        56        75 
total dram reads = 22413
bank skew: 273/6 = 45.50
chip skew: 2711/859 = 3.16
number of total write accesses:
dram[0]:         0         4         8        35         8        20        12        25         0         0         0         0         0         0        11        25 
dram[1]:         8         0        28        20        20         8        32        16         0         0        12         4         4         0         7        11 
dram[2]:         4         0        43        16        15        16        44        32         4         0         8         4         0         0         4         0 
dram[3]:         4         8         4        23         8        19         4         0         0         0         4         0         4         4         0         0 
dram[4]:        11         4         0        11         8         0        40        39         0         0         0         0         0         0         7         7 
dram[5]:         5        12        11         4        19        16        12         8         0         0         0         0         0         0         4         4 
dram[6]:         8         0        29        18        20        20         4         8         0         0         0         0         8         9         0         4 
dram[7]:        12        12        10         4         8        24        20        26         0         0         4         0        19         0        11         4 
dram[8]:         0         0         4         4         8        12        12        12         0         0         0         0         0         0         4         0 
dram[9]:        67         4         0         0        29        19         8        16         4        20         4         4         0         0         0         0 
dram[10]:         0         0        12         4        32        35        29        32         0         4         0         0         0         0        31        14 
dram[11]:         0         0         4         4         0        24        12         0         0         0         0         0         4         4         4         0 
total dram writes = 1574
min_bank_accesses = 0!
chip skew: 193/56 = 3.45
average mf latency per bank:
dram[0]:      12138     20931     27294     14613     15947     19556     18094     15806     28737     17628    104206     91707     43231     24265     40090     21880
dram[1]:      14111     13856     15745     18658     12770     16675     13792     14006     15658     20822     97812     64377     44647     54631     31246     12489
dram[2]:      16166     10821     13032     14814     14066     14269     13936     11247     20000     22384    112315     50515     37373     35465     23117     16503
dram[3]:      13541     15855     23391     16820     54489     52047     18931     24463     25938     28840     63922     52526    192491    177481     83923     23919
dram[4]:      15149     22848     25381     25218     18828     30945     17273     30698     36117     31154     76324    101325     62088     81277     43616     31403
dram[5]:      17134     26933     18696     39699     23920     17668     21805     35118     64446     58851    118305    235783    134490     91019     20799     32617
dram[6]:      15080     17312     15981     19927     25218     18207     11239     12163     48098     27943     51775     88700     66138     75786     13130     31704
dram[7]:      15962     24136     12803     15045     20837     19389     22200     15835     37476     44006     45055     31957     23784     42169     14290     17233
dram[8]:      24956     46138     45390     70551     29169     18193     12076     11956     80133     54567    370232    375940     33036     95283     10689     16638
dram[9]:      11715     22057     18337     11922     20059     22600     19404     15896    108540     32884     29640     28786     85819    112952     14295     26492
dram[10]:      28342     20367     16090     15237     11669     17367      9319      6907     73886     22455     34384     49022     50792     48671     11579     11455
dram[11]:      65989     27547     50246     36586     51825     23632     20082     43114     71303     49448    193011    858917    102608     81315     40192     29330
maximum mf latency per bank:
dram[0]:       1188      1115      1122      1069      1047      1086      1231      1600      1876      1881      1259      1809      1530      1280      1057      1031
dram[1]:       1337      1424      1310      1353      1355      1329      1600      1440      1843      1843      1748      1356      1611      1357      1390      1367
dram[2]:       1347      1328      1431      1399      1368      1439      1564      1446      1842      1842      1780      1600      1611      1379      1369      1345
dram[3]:       1103      1104      1080      1063      1072      1101      1156      1237      1870      1845      1881      1871      1611      1332      1027      1089
dram[4]:       1723      1739      1660      1592      1699      1673      1713      1637      1833      1871      1822      1680      1657      1680      1661      1666
dram[5]:       1070      1172      1024      1056      1061      1097      1045      1075      1881      1870      1259      1822      1084      1611      1007      1022
dram[6]:       1073      1033      1054      1105      1210      1160      1320      1256      1879      1840      1871      1831      1512      1223      1098      1065
dram[7]:       1047      1048      1191      1035      1057      1197      1520      1520      1880      1880      1824      1069      1611      1530      1082      1025
dram[8]:       1082      1055      1033      1083      1043      1053      1125      1563      1845      1870      1831      1871      1090      1611      1071      1086
dram[9]:       1054      1067      1044      1060      1066      1141      1564      1093      1881      1830      1822      1881      1235      1600      1054      1040
dram[10]:       1264      1244      1270      1240      1189      1234      1188      1223      1870      1880      1512      1883      1332      1332      1140      1232
dram[11]:        996      1106      1050      1046      1096      1210      1035      1100      1871      1881      1881      1779      1332      1611      1018      1059
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=401559 n_nop=398222 n_act=636 n_pre=620 n_ref_event=0 n_req=1984 n_rd=1945 n_rd_L2_A=0 n_write=0 n_wr_bk=148 bw_util=0.01042
n_activity=38279 dram_eff=0.1094
bk0: 214a 398758i bk1: 116a 399975i bk2: 88a 400696i bk3: 133a 399618i bk4: 123a 400512i bk5: 106a 399787i bk6: 113a 400055i bk7: 116a 400067i bk8: 146a 399490i bk9: 197a 399211i bk10: 72a 401004i bk11: 76a 400747i bk12: 145a 399813i bk13: 186a 399437i bk14: 39a 400905i bk15: 75a 400479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.685988
Row_Buffer_Locality_read = 0.694602
Row_Buffer_Locality_write = 0.256410
Bank_Level_Parallism = 1.191213
Bank_Level_Parallism_Col = 1.102646
Bank_Level_Parallism_Ready = 1.020000
write_to_read_ratio_blp_rw_average = 0.068191
GrpLevelPara = 1.083447 

BW Util details:
bwutil = 0.010424 
total_CMD = 401559 
util_bw = 4186 
Wasted_Col = 10709 
Wasted_Row = 7677 
Idle = 378987 

BW Util Bottlenecks: 
RCDc_limit = 9222 
RCDWRc_limit = 223 
WTRc_limit = 312 
RTWc_limit = 414 
CCDLc_limit = 1676 
rwq = 0 
CCDLc_limit_alone = 1646 
WTRc_limit_alone = 296 
RTWc_limit_alone = 400 

Commands details: 
total_CMD = 401559 
n_nop = 398222 
Read = 1945 
Write = 0 
L2_Alloc = 0 
L2_WB = 148 
n_act = 636 
n_pre = 620 
n_ref = 0 
n_req = 1984 
total_req = 2093 

Dual Bus Interface Util: 
issued_total_row = 1256 
issued_total_col = 2093 
Row_Bus_Util =  0.003128 
CoL_Bus_Util = 0.005212 
Either_Row_CoL_Bus_Util = 0.008310 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.003596 
queue_avg = 0.037962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.037962
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=401559 n_nop=397487 n_act=805 n_pre=789 n_ref_event=0 n_req=2364 n_rd=2319 n_rd_L2_A=0 n_write=0 n_wr_bk=170 bw_util=0.0124
n_activity=44339 dram_eff=0.1123
bk0: 215a 398381i bk1: 191a 399018i bk2: 157a 399822i bk3: 112a 400460i bk4: 221a 398147i bk5: 138a 399734i bk6: 157a 398722i bk7: 133a 399536i bk8: 233a 398378i bk9: 174a 399319i bk10: 74a 400359i bk11: 55a 401018i bk12: 133a 399562i bk13: 127a 399889i bk14: 57a 400963i bk15: 142a 400166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.664975
Row_Buffer_Locality_read = 0.671841
Row_Buffer_Locality_write = 0.311111
Bank_Level_Parallism = 1.259470
Bank_Level_Parallism_Col = 1.145394
Bank_Level_Parallism_Ready = 1.022718
write_to_read_ratio_blp_rw_average = 0.063705
GrpLevelPara = 1.112344 

BW Util details:
bwutil = 0.012397 
total_CMD = 401559 
util_bw = 4978 
Wasted_Col = 13090 
Wasted_Row = 9173 
Idle = 374318 

BW Util Bottlenecks: 
RCDc_limit = 11570 
RCDWRc_limit = 242 
WTRc_limit = 568 
RTWc_limit = 527 
CCDLc_limit = 2190 
rwq = 0 
CCDLc_limit_alone = 2156 
WTRc_limit_alone = 550 
RTWc_limit_alone = 511 

Commands details: 
total_CMD = 401559 
n_nop = 397487 
Read = 2319 
Write = 0 
L2_Alloc = 0 
L2_WB = 170 
n_act = 805 
n_pre = 789 
n_ref = 0 
n_req = 2364 
total_req = 2489 

Dual Bus Interface Util: 
issued_total_row = 1594 
issued_total_col = 2489 
Row_Bus_Util =  0.003970 
CoL_Bus_Util = 0.006198 
Either_Row_CoL_Bus_Util = 0.010140 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.002701 
queue_avg = 0.058758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0587585
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=401559 n_nop=396789 n_act=962 n_pre=946 n_ref_event=0 n_req=2741 n_rd=2693 n_rd_L2_A=0 n_write=0 n_wr_bk=190 bw_util=0.01436
n_activity=50245 dram_eff=0.1148
bk0: 196a 398720i bk1: 240a 398731i bk2: 175a 398443i bk3: 184a 399091i bk4: 178a 399219i bk5: 195a 399077i bk6: 146a 398667i bk7: 235a 397712i bk8: 214a 398443i bk9: 187a 399121i bk10: 72a 400258i bk11: 134a 400015i bk12: 118a 400260i bk13: 169a 399593i bk14: 98a 400201i bk15: 152a 399850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.654141
Row_Buffer_Locality_read = 0.661716
Row_Buffer_Locality_write = 0.229167
Bank_Level_Parallism = 1.285770
Bank_Level_Parallism_Col = 1.151859
Bank_Level_Parallism_Ready = 1.023497
write_to_read_ratio_blp_rw_average = 0.056907
GrpLevelPara = 1.125449 

BW Util details:
bwutil = 0.014359 
total_CMD = 401559 
util_bw = 5766 
Wasted_Col = 15243 
Wasted_Row = 10643 
Idle = 369907 

BW Util Bottlenecks: 
RCDc_limit = 13679 
RCDWRc_limit = 276 
WTRc_limit = 494 
RTWc_limit = 462 
CCDLc_limit = 2532 
rwq = 0 
CCDLc_limit_alone = 2514 
WTRc_limit_alone = 486 
RTWc_limit_alone = 452 

Commands details: 
total_CMD = 401559 
n_nop = 396789 
Read = 2693 
Write = 0 
L2_Alloc = 0 
L2_WB = 190 
n_act = 962 
n_pre = 946 
n_ref = 0 
n_req = 2741 
total_req = 2883 

Dual Bus Interface Util: 
issued_total_row = 1908 
issued_total_col = 2883 
Row_Bus_Util =  0.004751 
CoL_Bus_Util = 0.007180 
Either_Row_CoL_Bus_Util = 0.011879 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.004403 
queue_avg = 0.068381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.068381
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=401559 n_nop=398873 n_act=550 n_pre=534 n_ref_event=0 n_req=1548 n_rd=1525 n_rd_L2_A=0 n_write=0 n_wr_bk=82 bw_util=0.008004
n_activity=33345 dram_eff=0.09639
bk0: 201a 399078i bk1: 156a 399596i bk2: 119a 399972i bk3: 134a 399668i bk4: 32a 401075i bk5: 33a 401153i bk6: 115a 400218i bk7: 81a 400629i bk8: 137a 399339i bk9: 132a 399547i bk10: 92a 400002i bk11: 118a 399767i bk12: 26a 401127i bk13: 29a 401383i bk14: 26a 401501i bk15: 94a 400558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.654393
Row_Buffer_Locality_read = 0.660328
Row_Buffer_Locality_write = 0.260870
Bank_Level_Parallism = 1.149577
Bank_Level_Parallism_Col = 1.080241
Bank_Level_Parallism_Ready = 1.009876
write_to_read_ratio_blp_rw_average = 0.043099
GrpLevelPara = 1.064375 

BW Util details:
bwutil = 0.008004 
total_CMD = 401559 
util_bw = 3214 
Wasted_Col = 9110 
Wasted_Row = 7032 
Idle = 382203 

BW Util Bottlenecks: 
RCDc_limit = 8145 
RCDWRc_limit = 130 
WTRc_limit = 127 
RTWc_limit = 174 
CCDLc_limit = 1290 
rwq = 0 
CCDLc_limit_alone = 1264 
WTRc_limit_alone = 119 
RTWc_limit_alone = 156 

Commands details: 
total_CMD = 401559 
n_nop = 398873 
Read = 1525 
Write = 0 
L2_Alloc = 0 
L2_WB = 82 
n_act = 550 
n_pre = 534 
n_ref = 0 
n_req = 1548 
total_req = 1607 

Dual Bus Interface Util: 
issued_total_row = 1084 
issued_total_col = 1607 
Row_Bus_Util =  0.002699 
CoL_Bus_Util = 0.004002 
Either_Row_CoL_Bus_Util = 0.006689 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.001862 
queue_avg = 0.032369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0323688
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=401559 n_nop=398230 n_act=682 n_pre=666 n_ref_event=0 n_req=1902 n_rd=1869 n_rd_L2_A=0 n_write=0 n_wr_bk=127 bw_util=0.009941
n_activity=38384 dram_eff=0.104
bk0: 191a 398953i bk1: 184a 399021i bk2: 122a 399897i bk3: 121a 400067i bk4: 121a 400220i bk5: 91a 400342i bk6: 115a 399951i bk7: 75a 400214i bk8: 147a 399457i bk9: 146a 399345i bk10: 89a 400069i bk11: 116a 400087i bk12: 134a 399689i bk13: 104a 400106i bk14: 47a 400905i bk15: 66a 400806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.649316
Row_Buffer_Locality_read = 0.658641
Row_Buffer_Locality_write = 0.121212
Bank_Level_Parallism = 1.195218
Bank_Level_Parallism_Col = 1.100660
Bank_Level_Parallism_Ready = 1.022920
write_to_read_ratio_blp_rw_average = 0.062286
GrpLevelPara = 1.087097 

BW Util details:
bwutil = 0.009941 
total_CMD = 401559 
util_bw = 3992 
Wasted_Col = 11240 
Wasted_Row = 8206 
Idle = 378121 

BW Util Bottlenecks: 
RCDc_limit = 9932 
RCDWRc_limit = 231 
WTRc_limit = 191 
RTWc_limit = 363 
CCDLc_limit = 1648 
rwq = 0 
CCDLc_limit_alone = 1646 
WTRc_limit_alone = 191 
RTWc_limit_alone = 361 

Commands details: 
total_CMD = 401559 
n_nop = 398230 
Read = 1869 
Write = 0 
L2_Alloc = 0 
L2_WB = 127 
n_act = 682 
n_pre = 666 
n_ref = 0 
n_req = 1902 
total_req = 1996 

Dual Bus Interface Util: 
issued_total_row = 1348 
issued_total_col = 1996 
Row_Bus_Util =  0.003357 
CoL_Bus_Util = 0.004971 
Either_Row_CoL_Bus_Util = 0.008290 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.004506 
queue_avg = 0.043077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0430771
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=401559 n_nop=399513 n_act=396 n_pre=380 n_ref_event=0 n_req=1205 n_rd=1179 n_rd_L2_A=0 n_write=0 n_wr_bk=95 bw_util=0.006345
n_activity=25097 dram_eff=0.1015
bk0: 139a 399804i bk1: 105a 400380i bk2: 96a 400210i bk3: 52a 400694i bk4: 86a 400262i bk5: 91a 400490i bk6: 109a 400065i bk7: 64a 400798i bk8: 55a 400838i bk9: 56a 401020i bk10: 36a 401010i bk11: 18a 401336i bk12: 44a 401105i bk13: 50a 400916i bk14: 95a 400419i bk15: 83a 400492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.682988
Row_Buffer_Locality_read = 0.692960
Row_Buffer_Locality_write = 0.230769
Bank_Level_Parallism = 1.160496
Bank_Level_Parallism_Col = 1.092097
Bank_Level_Parallism_Ready = 1.010955
write_to_read_ratio_blp_rw_average = 0.071342
GrpLevelPara = 1.082174 

BW Util details:
bwutil = 0.006345 
total_CMD = 401559 
util_bw = 2548 
Wasted_Col = 6756 
Wasted_Row = 5061 
Idle = 387194 

BW Util Bottlenecks: 
RCDc_limit = 5769 
RCDWRc_limit = 163 
WTRc_limit = 176 
RTWc_limit = 255 
CCDLc_limit = 1055 
rwq = 0 
CCDLc_limit_alone = 1033 
WTRc_limit_alone = 166 
RTWc_limit_alone = 243 

Commands details: 
total_CMD = 401559 
n_nop = 399513 
Read = 1179 
Write = 0 
L2_Alloc = 0 
L2_WB = 95 
n_act = 396 
n_pre = 380 
n_ref = 0 
n_req = 1205 
total_req = 1274 

Dual Bus Interface Util: 
issued_total_row = 776 
issued_total_col = 1274 
Row_Bus_Util =  0.001932 
CoL_Bus_Util = 0.003173 
Either_Row_CoL_Bus_Util = 0.005095 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.001955 
queue_avg = 0.026631 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0266312
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=401559 n_nop=398104 n_act=715 n_pre=699 n_ref_event=0 n_req=1957 n_rd=1921 n_rd_L2_A=0 n_write=0 n_wr_bk=128 bw_util=0.01021
n_activity=40272 dram_eff=0.1018
bk0: 190a 398863i bk1: 178a 399228i bk2: 131a 399603i bk3: 110a 399881i bk4: 77a 400432i bk5: 94a 400658i bk6: 201a 398835i bk7: 176a 399319i bk8: 156a 399005i bk9: 128a 399492i bk10: 57a 400568i bk11: 56a 400527i bk12: 58a 400971i bk13: 57a 400930i bk14: 189a 399086i bk15: 63a 400425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640777
Row_Buffer_Locality_read = 0.649662
Row_Buffer_Locality_write = 0.166667
Bank_Level_Parallism = 1.211510
Bank_Level_Parallism_Col = 1.108093
Bank_Level_Parallism_Ready = 1.022330
write_to_read_ratio_blp_rw_average = 0.059596
GrpLevelPara = 1.086176 

BW Util details:
bwutil = 0.010205 
total_CMD = 401559 
util_bw = 4098 
Wasted_Col = 11636 
Wasted_Row = 8557 
Idle = 377268 

BW Util Bottlenecks: 
RCDc_limit = 10412 
RCDWRc_limit = 223 
WTRc_limit = 222 
RTWc_limit = 415 
CCDLc_limit = 1688 
rwq = 0 
CCDLc_limit_alone = 1646 
WTRc_limit_alone = 210 
RTWc_limit_alone = 385 

Commands details: 
total_CMD = 401559 
n_nop = 398104 
Read = 1921 
Write = 0 
L2_Alloc = 0 
L2_WB = 128 
n_act = 715 
n_pre = 699 
n_ref = 0 
n_req = 1957 
total_req = 2049 

Dual Bus Interface Util: 
issued_total_row = 1414 
issued_total_col = 2049 
Row_Bus_Util =  0.003521 
CoL_Bus_Util = 0.005103 
Either_Row_CoL_Bus_Util = 0.008604 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.002315 
queue_avg = 0.043789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0437893
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=401559 n_nop=397903 n_act=773 n_pre=757 n_ref_event=0 n_req=2028 n_rd=1984 n_rd_L2_A=0 n_write=0 n_wr_bk=154 bw_util=0.01065
n_activity=42243 dram_eff=0.1012
bk0: 171a 399204i bk1: 111a 399841i bk2: 187a 399365i bk3: 139a 399427i bk4: 106a 400062i bk5: 125a 399551i bk6: 90a 400240i bk7: 121a 399271i bk8: 88a 400031i bk9: 87a 400408i bk10: 140a 399403i bk11: 111a 399788i bk12: 138a 399571i bk13: 86a 400547i bk14: 160a 399106i bk15: 124a 399846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.626233
Row_Buffer_Locality_read = 0.635585
Row_Buffer_Locality_write = 0.204545
Bank_Level_Parallism = 1.236523
Bank_Level_Parallism_Col = 1.133222
Bank_Level_Parallism_Ready = 1.030190
write_to_read_ratio_blp_rw_average = 0.064167
GrpLevelPara = 1.102746 

BW Util details:
bwutil = 0.010648 
total_CMD = 401559 
util_bw = 4276 
Wasted_Col = 12338 
Wasted_Row = 9005 
Idle = 375940 

BW Util Bottlenecks: 
RCDc_limit = 11142 
RCDWRc_limit = 268 
WTRc_limit = 407 
RTWc_limit = 398 
CCDLc_limit = 1824 
rwq = 0 
CCDLc_limit_alone = 1768 
WTRc_limit_alone = 354 
RTWc_limit_alone = 395 

Commands details: 
total_CMD = 401559 
n_nop = 397903 
Read = 1984 
Write = 0 
L2_Alloc = 0 
L2_WB = 154 
n_act = 773 
n_pre = 757 
n_ref = 0 
n_req = 2028 
total_req = 2138 

Dual Bus Interface Util: 
issued_total_row = 1530 
issued_total_col = 2138 
Row_Bus_Util =  0.003810 
CoL_Bus_Util = 0.005324 
Either_Row_CoL_Bus_Util = 0.009105 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.003282 
queue_avg = 0.048391 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0483914
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=401559 n_nop=398924 n_act=564 n_pre=548 n_ref_event=0 n_req=1488 n_rd=1474 n_rd_L2_A=0 n_write=0 n_wr_bk=56 bw_util=0.00762
n_activity=32892 dram_eff=0.09303
bk0: 116a 399915i bk1: 62a 400680i bk2: 36a 401199i bk3: 37a 401216i bk4: 88a 400273i bk5: 124a 400127i bk6: 173a 399001i bk7: 192a 398419i bk8: 49a 400556i bk9: 88a 400233i bk10: 12a 401404i bk11: 16a 401416i bk12: 106a 400373i bk13: 55a 400888i bk14: 184a 398713i bk15: 136a 399698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.629032
Row_Buffer_Locality_read = 0.634328
Row_Buffer_Locality_write = 0.071429
Bank_Level_Parallism = 1.181710
Bank_Level_Parallism_Col = 1.097785
Bank_Level_Parallism_Ready = 1.017532
write_to_read_ratio_blp_rw_average = 0.037435
GrpLevelPara = 1.085654 

BW Util details:
bwutil = 0.007620 
total_CMD = 401559 
util_bw = 3060 
Wasted_Col = 9111 
Wasted_Row = 6960 
Idle = 382428 

BW Util Bottlenecks: 
RCDc_limit = 8398 
RCDWRc_limit = 94 
WTRc_limit = 62 
RTWc_limit = 195 
CCDLc_limit = 1202 
rwq = 0 
CCDLc_limit_alone = 1200 
WTRc_limit_alone = 62 
RTWc_limit_alone = 193 

Commands details: 
total_CMD = 401559 
n_nop = 398924 
Read = 1474 
Write = 0 
L2_Alloc = 0 
L2_WB = 56 
n_act = 564 
n_pre = 548 
n_ref = 0 
n_req = 1488 
total_req = 1530 

Dual Bus Interface Util: 
issued_total_row = 1112 
issued_total_col = 1530 
Row_Bus_Util =  0.002769 
CoL_Bus_Util = 0.003810 
Either_Row_CoL_Bus_Util = 0.006562 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.002657 
queue_avg = 0.032020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0320202
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=401559 n_nop=398132 n_act=670 n_pre=654 n_ref_event=0 n_req=1982 n_rd=1934 n_rd_L2_A=0 n_write=0 n_wr_bk=175 bw_util=0.0105
n_activity=39704 dram_eff=0.1062
bk0: 153a 398847i bk1: 110a 399990i bk2: 136a 399595i bk3: 190a 399343i bk4: 114a 399974i bk5: 75a 400484i bk6: 107a 399649i bk7: 157a 399623i bk8: 24a 401276i bk9: 91a 400057i bk10: 201a 398972i bk11: 211a 399037i bk12: 61a 401069i bk13: 59a 400835i bk14: 183a 399432i bk15: 62a 400849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.669526
Row_Buffer_Locality_read = 0.678387
Row_Buffer_Locality_write = 0.312500
Bank_Level_Parallism = 1.199665
Bank_Level_Parallism_Col = 1.119331
Bank_Level_Parallism_Ready = 1.021688
write_to_read_ratio_blp_rw_average = 0.068426
GrpLevelPara = 1.098681 

BW Util details:
bwutil = 0.010504 
total_CMD = 401559 
util_bw = 4218 
Wasted_Col = 11238 
Wasted_Row = 8185 
Idle = 377918 

BW Util Bottlenecks: 
RCDc_limit = 9686 
RCDWRc_limit = 248 
WTRc_limit = 381 
RTWc_limit = 438 
CCDLc_limit = 1779 
rwq = 0 
CCDLc_limit_alone = 1713 
WTRc_limit_alone = 337 
RTWc_limit_alone = 416 

Commands details: 
total_CMD = 401559 
n_nop = 398132 
Read = 1934 
Write = 0 
L2_Alloc = 0 
L2_WB = 175 
n_act = 670 
n_pre = 654 
n_ref = 0 
n_req = 1982 
total_req = 2109 

Dual Bus Interface Util: 
issued_total_row = 1324 
issued_total_col = 2109 
Row_Bus_Util =  0.003297 
CoL_Bus_Util = 0.005252 
Either_Row_CoL_Bus_Util = 0.008534 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001751 
queue_avg = 0.042965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.042965
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=401559 n_nop=396551 n_act=1071 n_pre=1055 n_ref_event=0 n_req=2767 n_rd=2711 n_rd_L2_A=0 n_write=0 n_wr_bk=193 bw_util=0.01446
n_activity=53681 dram_eff=0.1082
bk0: 120a 400023i bk1: 153a 399699i bk2: 179a 399238i bk3: 162a 399838i bk4: 202a 398454i bk5: 118a 399574i bk6: 273a 396561i bk7: 271a 396619i bk8: 58a 400352i bk9: 168a 399569i bk10: 162a 399365i bk11: 156a 398895i bk12: 144a 399212i bk13: 117a 400010i bk14: 196a 398305i bk15: 232a 398195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617998
Row_Buffer_Locality_read = 0.627444
Row_Buffer_Locality_write = 0.160714
Bank_Level_Parallism = 1.312394
Bank_Level_Parallism_Col = 1.159191
Bank_Level_Parallism_Ready = 1.023248
write_to_read_ratio_blp_rw_average = 0.066247
GrpLevelPara = 1.132668 

BW Util details:
bwutil = 0.014464 
total_CMD = 401559 
util_bw = 5808 
Wasted_Col = 16509 
Wasted_Row = 11392 
Idle = 367850 

BW Util Bottlenecks: 
RCDc_limit = 15174 
RCDWRc_limit = 365 
WTRc_limit = 432 
RTWc_limit = 682 
CCDLc_limit = 2385 
rwq = 0 
CCDLc_limit_alone = 2336 
WTRc_limit_alone = 415 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 401559 
n_nop = 396551 
Read = 2711 
Write = 0 
L2_Alloc = 0 
L2_WB = 193 
n_act = 1071 
n_pre = 1055 
n_ref = 0 
n_req = 2767 
total_req = 2904 

Dual Bus Interface Util: 
issued_total_row = 2126 
issued_total_col = 2904 
Row_Bus_Util =  0.005294 
CoL_Bus_Util = 0.007232 
Either_Row_CoL_Bus_Util = 0.012471 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.004393 
queue_avg = 0.066444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0664435
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=401559 n_nop=400057 n_act=302 n_pre=286 n_ref_event=0 n_req=873 n_rd=859 n_rd_L2_A=0 n_write=0 n_wr_bk=56 bw_util=0.004557
n_activity=19354 dram_eff=0.09455
bk0: 29a 401156i bk1: 82a 400659i bk2: 42a 401295i bk3: 65a 401139i bk4: 32a 401497i bk5: 82a 400058i bk6: 89a 400072i bk7: 57a 400799i bk8: 43a 400727i bk9: 66a 400609i bk10: 28a 401246i bk11: 6a 401532i bk12: 49a 401090i bk13: 58a 400624i bk14: 56a 400734i bk15: 75a 400652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.667812
Row_Buffer_Locality_read = 0.677532
Row_Buffer_Locality_write = 0.071429
Bank_Level_Parallism = 1.146039
Bank_Level_Parallism_Col = 1.079086
Bank_Level_Parallism_Ready = 1.007642
write_to_read_ratio_blp_rw_average = 0.053025
GrpLevelPara = 1.069056 

BW Util details:
bwutil = 0.004557 
total_CMD = 401559 
util_bw = 1830 
Wasted_Col = 5047 
Wasted_Row = 3771 
Idle = 390911 

BW Util Bottlenecks: 
RCDc_limit = 4467 
RCDWRc_limit = 107 
WTRc_limit = 94 
RTWc_limit = 105 
CCDLc_limit = 711 
rwq = 0 
CCDLc_limit_alone = 711 
WTRc_limit_alone = 94 
RTWc_limit_alone = 105 

Commands details: 
total_CMD = 401559 
n_nop = 400057 
Read = 859 
Write = 0 
L2_Alloc = 0 
L2_WB = 56 
n_act = 302 
n_pre = 286 
n_ref = 0 
n_req = 873 
total_req = 915 

Dual Bus Interface Util: 
issued_total_row = 588 
issued_total_col = 915 
Row_Bus_Util =  0.001464 
CoL_Bus_Util = 0.002279 
Either_Row_CoL_Bus_Util = 0.003740 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.000666 
queue_avg = 0.018466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0184655

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53933, Miss = 978, Miss_rate = 0.018, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[1]: Access = 51614, Miss = 1141, Miss_rate = 0.022, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[2]: Access = 57233, Miss = 2074, Miss_rate = 0.036, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[3]: Access = 42983, Miss = 977, Miss_rate = 0.023, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[4]: Access = 57098, Miss = 1964, Miss_rate = 0.034, Pending_hits = 241, Reservation_fails = 0
L2_cache_bank[5]: Access = 46252, Miss = 1452, Miss_rate = 0.031, Pending_hits = 95, Reservation_fails = 0
L2_cache_bank[6]: Access = 52425, Miss = 838, Miss_rate = 0.016, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[7]: Access = 51994, Miss = 888, Miss_rate = 0.017, Pending_hits = 63, Reservation_fails = 0
L2_cache_bank[8]: Access = 60557, Miss = 1098, Miss_rate = 0.018, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[9]: Access = 41272, Miss = 897, Miss_rate = 0.022, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[10]: Access = 48966, Miss = 421, Miss_rate = 0.009, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[11]: Access = 47268, Miss = 830, Miss_rate = 0.018, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[12]: Access = 46177, Miss = 868, Miss_rate = 0.019, Pending_hits = 80, Reservation_fails = 0
L2_cache_bank[13]: Access = 54300, Miss = 1153, Miss_rate = 0.021, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[14]: Access = 44871, Miss = 702, Miss_rate = 0.016, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[15]: Access = 50374, Miss = 1617, Miss_rate = 0.032, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[16]: Access = 50400, Miss = 797, Miss_rate = 0.016, Pending_hits = 62, Reservation_fails = 0
L2_cache_bank[17]: Access = 49824, Miss = 712, Miss_rate = 0.014, Pending_hits = 74, Reservation_fails = 0
L2_cache_bank[18]: Access = 53409, Miss = 2180, Miss_rate = 0.041, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[19]: Access = 49381, Miss = 648, Miss_rate = 0.013, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[20]: Access = 52308, Miss = 1817, Miss_rate = 0.035, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[21]: Access = 56321, Miss = 1287, Miss_rate = 0.023, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[22]: Access = 51729, Miss = 837, Miss_rate = 0.016, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[23]: Access = 42228, Miss = 136, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1212917
L2_total_cache_misses = 26312
L2_total_cache_miss_rate = 0.0217
L2_total_cache_pending_hits = 2457
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 910846
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2434
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8346
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 14067
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 273302
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 234
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3665
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 935693
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277224
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.217
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1212917
icnt_total_pkts_simt_to_mem=1212917
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 278.434
	minimum = 5
	maximum = 1022
Network latency average = 70.2711
	minimum = 5
	maximum = 372
Slowest packet = 1027645
Flit latency average = 70.2711
	minimum = 5
	maximum = 372
Slowest flit = 1954517
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.402056
	minimum = 0.319348 (at node 5)
	maximum = 0.530393 (at node 36)
Accepted packet rate average = 0.402056
	minimum = 0.319348 (at node 5)
	maximum = 0.530393 (at node 36)
Injected flit rate average = 0.402056
	minimum = 0.319348 (at node 5)
	maximum = 0.530393 (at node 36)
Accepted flit rate average= 0.402056
	minimum = 0.319348 (at node 5)
	maximum = 0.530393 (at node 36)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 82.7721 (13 samples)
	minimum = 5 (13 samples)
	maximum = 492.154 (13 samples)
Network latency average = 48.0463 (13 samples)
	minimum = 5 (13 samples)
	maximum = 365.077 (13 samples)
Flit latency average = 48.0463 (13 samples)
	minimum = 5 (13 samples)
	maximum = 365.077 (13 samples)
Fragmentation average = 0 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0 (13 samples)
Injected packet rate average = 0.0863401 (13 samples)
	minimum = 0.0653878 (13 samples)
	maximum = 0.166083 (13 samples)
Accepted packet rate average = 0.0863401 (13 samples)
	minimum = 0.0653878 (13 samples)
	maximum = 0.166083 (13 samples)
Injected flit rate average = 0.0863401 (13 samples)
	minimum = 0.0653878 (13 samples)
	maximum = 0.166083 (13 samples)
Accepted flit rate average = 0.0863401 (13 samples)
	minimum = 0.0653878 (13 samples)
	maximum = 0.166083 (13 samples)
Injected packet size average = 1 (13 samples)
Accepted packet size average = 1 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 40 sec (100 sec)
gpgpu_simulation_rate = 207939 (inst/sec)
gpgpu_simulation_rate = 2276 (cycle/sec)
gpgpu_silicon_slowdown = 622583x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff9a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff9a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff998..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff990..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcf3ff98c..

GPGPU-Sim PTX: cudaLaunch for 0x0x562bf02d0f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 7825
gpu_sim_insn = 1323702
gpu_ipc =     169.1632
gpu_tot_sim_cycle = 235438
gpu_tot_sim_insn = 22117662
gpu_tot_ipc =      93.9426
gpu_tot_issued_cta = 1792
gpu_occupancy = 74.4034% 
gpu_tot_occupancy = 66.8812% 
max_total_param_size = 0
gpu_stall_dramfull = 11371
gpu_stall_icnt2sh    = 12620
partiton_level_parallism =       1.3086
partiton_level_parallism_total  =       5.1952
partiton_level_parallism_util =       3.9891
partiton_level_parallism_util_total  =       9.8133
L2_BW  =      59.3383 GB/Sec
L2_BW_total  =     235.5730 GB/Sec
gpu_total_sim_rate=214734

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1792, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1274, 1154, 912, 1165, 902, 1043, 988, 997, 1428, 912, 1032, 790, 1118, 973, 922, 1107, 1036, 1079, 1352, 1276, 1419, 1529, 1209, 1253, 1188, 1047, 1091, 1255, 1187, 1166, 1189, 1397, 761, 870, 1144, 1199, 1036, 1024, 817, 784, 729, 960, 696, 1256, 1114, 971, 1037, 1059, 1059, 1169, 994, 829, 1148, 1038, 752, 730, 1093, 741, 1071, 1082, 972, 928, 707, 785, 
gpgpu_n_tot_thrd_icount = 57485600
gpgpu_n_tot_w_icount = 1796425
gpgpu_n_stall_shd_mem = 1284457
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 937741
gpgpu_n_mem_write_global = 285416
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 805487
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2679607	W0_Idle:1668044	W0_Scoreboard:7776398	W1:392777	W2:190608	W3:134723	W4:109058	W5:84019	W6:56624	W7:40107	W8:25994	W9:20103	W10:17217	W11:17927	W12:19348	W13:22458	W14:22054	W15:24801	W16:22228	W17:18569	W18:13936	W19:8154	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
single_issue_nums: WS0:404790	WS1:404647	WS2:405154	WS3:408526	
dual_issue_nums: WS0:21599	WS1:21652	WS2:21607	WS3:21796	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7501928 {8:937741,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11416640 {40:285416,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37509640 {40:937741,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2283328 {8:285416,}
maxmflatency = 1956 
max_icnt2mem_latency = 1783 
maxmrqlatency = 93 
max_icnt2sh_latency = 531 
averagemflatency = 560 
avg_icnt2mem_latency = 390 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 45 
mrq_lat_table:15676 	207 	254 	1930 	4584 	253 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	322463 	194802 	650559 	55333 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	107846 	92956 	44194 	42807 	51228 	89302 	235557 	556304 	2963 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	314080 	430069 	207558 	101880 	57264 	50906 	61011 	389 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	185 	36 	113 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        11         8        12        12        24         6        10        26         7        28        18        19        10        13         9        16 
dram[1]:        12        14        13        13         6        11        10         9        15        12         7        15         8        13        12        14 
dram[2]:        16        14         9        10        15        17         5         8        14        11         9        14        11        15         6         8 
dram[3]:        12         8         8        14         8        12        11         7        10        15         9        10         5         5        12        13 
dram[4]:         9        13         9        10        20         8        15        12         7        10         8         9        13         9         5         5 
dram[5]:         9        20        10         7         8        12        22        17         8         7         5         5        10         8         7        12 
dram[6]:        11        13        11        11        17        37        11        16        10        10         8         5        11        10         9         6 
dram[7]:        14         9        17        10        14         8         9         7         6        11         9         7         7         6         8        12 
dram[8]:        10        10         9        10        12        12        10        10         5         9         8         7        10         8         7         8 
dram[9]:        13         6        10        13        17        15         9        19         8         7        21        13        19        10        10         9 
dram[10]:        13        12        17        13         9         6        16        12         4        12        17         8         7         7         7        11 
dram[11]:        10        16         9        30        18         7         8         6         6         8        11         0         8         6        10        17 
maximum service time to same row:
dram[0]:      6139     11597     16062     14188     14511      6538      5975     11336      6051      5939     10966     18346      7103      6191     26040      8111 
dram[1]:      9336      7665     14908     19865      8367      9689      7970      9217      6128      9823     10726      7287      5971     10143     14958     11852 
dram[2]:      9697      9345     14148     22112      9652     12436     13126     16387      7513      7333      6630     15375     21216     21365      9605     17412 
dram[3]:      6376      7655     14299     12973     18761     31273     10827      6332      6189      6703      8629     11791     13164     32705     37947      8650 
dram[4]:      6476     13284     22074      7709     10333     14185     20981     12159     14223     16293     10116     17212      8092      7902     28482     17497 
dram[5]:     14075      8767      6463     10008     12239     22189     10028     11087      8471      7216      7065     18951     19729     21296     10281     12892 
dram[6]:      6956     11688      7044     12667     18526     27278     15030      6172      5947      6815      7236     10809     15509     13852      6177     16921 
dram[7]:      7080     11696      9784     12377     16590     13582      6490      7717      7459      8698      6312      6386     13734      6222      6585      6422 
dram[8]:      6454      7438     21628     29833     12394     16643      8911     11010     13818      6855     23518     19566      8600     17476      8751      9962 
dram[9]:      6532     22433      6039     12529     12867     22332      6403     20368     32612      6034     15446      6057     22106      8831      6185     14286 
dram[10]:     10181      7884     10507     11446      7858      6311      6010      6009      7152      6832     10945      5969      6218      9926      6133     10529 
dram[11]:     20299      9008     20972     31131     50719     14022      8540      8887     22517      8907     23181     14941     16041      6474      7186     20591 
average row accesses per activate:
dram[0]:  2.815789  2.785714  4.285714  3.021277  5.000000  2.312500  3.000000  3.444444  2.607143  3.229508  6.545455  3.454545  3.085106  3.381818  3.000000  3.416667 
dram[1]:  2.494253  2.768116  4.315790  4.720000  2.690476  3.043478  2.352113  2.740000  2.876543  3.283019  3.178571  4.615385  2.528302  2.886364  3.933333  3.815789 
dram[2]:  2.662162  3.243243  2.384615  3.081967  3.250000  3.316667  2.180556  2.440000  2.737500  3.169492  2.733333  3.390244  3.575758  3.380000  2.605263  3.304348 
dram[3]:  3.014925  3.224490  2.926829  3.155555  3.777778  4.750000  3.135135  3.115385  2.140625  2.444444  2.365854  2.408163  3.000000  6.000000 13.000000  3.133333 
dram[4]:  2.694444  2.890625  2.904762  3.444444  3.617647  2.843750  3.125000  2.833333  2.578947  2.474576  2.225000  2.974359  2.734694  2.810811  3.062500  3.400000 
dram[5]:  3.133333  3.892857  2.911765  2.523809  2.757576  3.653846  3.111111  3.666667  3.235294  4.307693  2.571429  3.000000  3.384615  2.631579  3.096774  3.000000 
dram[6]:  2.666667  2.825397  2.978723  2.761905  3.280000  4.500000  2.706667  3.016949  2.363636  2.415094  2.478261  2.000000  4.285714  3.529412  2.820895  2.133333 
dram[7]:  2.806452  2.590909  3.454545  2.545455  2.918919  2.557692  3.166667  2.224138  2.146342  2.806452  2.416667  2.265306  2.880000  3.440000  2.484848  2.840909 
dram[8]:  2.761905  2.952381  4.625000  3.800000  2.600000  3.342105  2.550725  2.321429  2.041667  2.588235  4.000000  3.200000  3.117647  2.894737  2.402597  2.720000 
dram[9]:  2.790323  2.707317  2.615385  3.275862  3.588235  3.333333  2.180000  3.354167  4.142857  2.418605  2.942857  3.272727  6.777778  3.105263  3.210526  3.263158 
dram[10]:  3.157895  3.122449  3.084746  3.790698  2.670886  2.632653  2.135338  2.276423  2.230769  3.392157  2.793103  2.108108  2.250000  2.785714  2.457831  2.681818 
dram[11]:  2.900000  3.416667  7.166667  6.000000 16.000000  2.095238  2.358974  3.000000  1.869565  2.750000  4.000000  6.000000  4.545455  2.269231  2.850000  3.000000 
average row locality = 22911/7979 = 2.871413
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       214       116        88       133       123       106       113       116       146       197        72        76       145       186        39        75 
dram[1]:       215       191       157       112       221       138       157       133       233       174        86        59       133       127        57       142 
dram[2]:       196       240       175       184       178       195       146       235       218       187        80       138       118       169        98       152 
dram[3]:       201       156       119       134        32        33       115        81       137       132        96       118        26        29        26        94 
dram[4]:       191       184       122       121       121        91       115        75       147       146        89       116       134       104        47        66 
dram[5]:       139       105        96        52        86        91       109        64        55        56        36        18        44        50        95        83 
dram[6]:       190       178       131       110        77        94       201       176       156       128        57        56        58        57       189        63 
dram[7]:       171       111       187       139       106       125        90       121        88        87       144       111       138        86       160       124 
dram[8]:       116        62        36        37        88       124       173       192        49        88        12        16       106        55       184       136 
dram[9]:       153       110       136       190       114        75       107       157        28        99       205       215        61        59       183        62 
dram[10]:       120       153       179       162       202       118       273       271        58       172       162       156       144       117       196       232 
dram[11]:        29        82        42        65        32        82        89        57        43        66        28         6        49        58        56        75 
total dram reads = 22477
bank skew: 273/6 = 45.50
chip skew: 2715/859 = 3.16
number of total write accesses:
dram[0]:         0         4         8        35         8        20        16        29         0         0         0         0         0         0        11        25 
dram[1]:         8         0        28        20        20         8        36        16         0         0        12         4         4         0         7        11 
dram[2]:         4         0        43        16        15        16        44        36         4         0         8         4         0         0         4         0 
dram[3]:         4         8         4        23         8        19         4         0         0         0         4         0         4         4         0         0 
dram[4]:        11         4         0        11         8         0        40        39         0         0         0         0         0         0         7         7 
dram[5]:         5        12        11         4        19        16        12         8         0         0         0         0         0         0         4         4 
dram[6]:         8         0        29        18        20        20         8         8         0         0         0         0         8         9         0         4 
dram[7]:        12        12        10         4         8        28        20        26         0         0         4         0        19         0        11         4 
dram[8]:         0         0         4         4        12        12        12        12         0         0         0         0         0         0         4         0 
dram[9]:        67         4         0         0        29        19         8        16         4        20         4         4         0         0         0         0 
dram[10]:         0         0        12         4        32        35        33        32         0         4         0         0         0         0        31        14 
dram[11]:         0         0         4         4         0        24        12         0         0         0         0         0         4         4         4         0 
total dram writes = 1606
min_bank_accesses = 0!
chip skew: 197/56 = 3.52
average mf latency per bank:
dram[0]:      12138     20931     27294     14613     15970     19620     17687     15779     29384     17945    104819     92296     43454     24401     40090     21880
dram[1]:      14111     13856     15745     18658     12794     16692     13700     14132     15966     21165     86457     61225     44848     54879     31246     12489
dram[2]:      16166     10821     13032     14814     14066     14341     14079     11245     19943     22840    102931     49463     37504     35610     23117     16503
dram[3]:      13541     15855     23391     16820     54585     52115     19374     24870     26401     29468     62022     52968    193628    178272     83923     23919
dram[4]:      15149     22848     25381     25218     18855     31016     17521     30958     36481     31721     76825    101995     62291     81575     43616     31403
dram[5]:      17134     26933     18696     39699     23957     17714     22024     35669     65916     60199    119478    238680    135220     91571     20799     32617
dram[6]:      15080     17312     15981     19927     25291     18237     11222     12383     58626     28616     52106     89382     66485     76173     13130     31704
dram[7]:      15962     24136     12803     15045     20902     18926     22487     16058     38349     44914     44437     32206     23908     42357     14290     17233
dram[8]:      24956     46138     45390     70551     28060     18208     12218     12074     81546     56102    373167    378592     33144     95751     10689     16638
dram[9]:      11715     22057     18337     11922     20092     22670     19775     16103     97523     31337     29293     28570     86180    113584     14295     26492
dram[10]:      28342     20367     16090     15237     11711     17404      9311      6994     75498     22412     34660     49614     51096     48919     11579     11455
dram[11]:      65989     27547     50246     36586     51864     23698     20371     43745     72855     50426    194912    867810    103201     81725     40192     29330
maximum mf latency per bank:
dram[0]:       1188      1115      1122      1069      1047      1297      1231      1619      1876      1881      1871      1872      1530      1280      1057      1031
dram[1]:       1337      1424      1310      1353      1355      1329      1871      1440      1878      1843      1817      1816      1611      1357      1390      1367
dram[2]:       1347      1328      1431      1399      1368      1626      1564      1446      1871      1870      1820      1620      1611      1379      1369      1345
dram[3]:       1103      1104      1080      1063      1072      1101      1836      1810      1913      1878      1881      1916      1611      1332      1027      1089
dram[4]:       1723      1739      1660      1592      1699      1673      1713      1637      1869      1917      1848      1871      1657      1680      1661      1666
dram[5]:       1070      1172      1024      1056      1061      1097      1045      1627      1881      1914      1259      1845      1620      1611      1007      1022
dram[6]:       1073      1033      1054      1105      1210      1160      1320      1828      1956      1876      1920      1831      1512      1223      1098      1065
dram[7]:       1047      1048      1191      1035      1626      1197      1626      1520      1912      1918      1824      1069      1869      1530      1082      1025
dram[8]:       1082      1055      1033      1083      1043      1053      1125      1563      1845      1919      1831      1915      1090      1611      1071      1086
dram[9]:       1054      1067      1044      1060      1272      1376      1564      1626      1917      1872      1876      1881      1235      1608      1054      1040
dram[10]:       1264      1244      1270      1240      1626      1272      1188      1223      1917      1880      1512      1883      1827      1836      1140      1232
dram[11]:        996      1106      1050      1046      1096      1210      1035      1395      1918      1881      1921      1821      1332      1611      1018      1059
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=415363 n_nop=412016 n_act=637 n_pre=621 n_ref_event=0 n_req=1986 n_rd=1945 n_rd_L2_A=0 n_write=0 n_wr_bk=156 bw_util=0.01012
n_activity=38374 dram_eff=0.1095
bk0: 214a 412562i bk1: 116a 413780i bk2: 88a 414501i bk3: 133a 413423i bk4: 123a 414317i bk5: 106a 413592i bk6: 113a 413848i bk7: 116a 413834i bk8: 146a 413293i bk9: 197a 413014i bk10: 72a 414807i bk11: 76a 414550i bk12: 145a 413616i bk13: 186a 413240i bk14: 39a 414708i bk15: 75a 414283i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.685801
Row_Buffer_Locality_read = 0.694602
Row_Buffer_Locality_write = 0.268293
Bank_Level_Parallism = 1.190762
Bank_Level_Parallism_Col = 1.102382
Bank_Level_Parallism_Ready = 1.019924
write_to_read_ratio_blp_rw_average = 0.070580
GrpLevelPara = 1.083233 

BW Util details:
bwutil = 0.010116 
total_CMD = 415363 
util_bw = 4202 
Wasted_Col = 10730 
Wasted_Row = 7693 
Idle = 392738 

BW Util Bottlenecks: 
RCDc_limit = 9222 
RCDWRc_limit = 232 
WTRc_limit = 312 
RTWc_limit = 414 
CCDLc_limit = 1688 
rwq = 0 
CCDLc_limit_alone = 1658 
WTRc_limit_alone = 296 
RTWc_limit_alone = 400 

Commands details: 
total_CMD = 415363 
n_nop = 412016 
Read = 1945 
Write = 0 
L2_Alloc = 0 
L2_WB = 156 
n_act = 637 
n_pre = 621 
n_ref = 0 
n_req = 1986 
total_req = 2101 

Dual Bus Interface Util: 
issued_total_row = 1258 
issued_total_col = 2101 
Row_Bus_Util =  0.003029 
CoL_Bus_Util = 0.005058 
Either_Row_CoL_Bus_Util = 0.008058 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.003585 
queue_avg = 0.036700 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0367004
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=415363 n_nop=411265 n_act=808 n_pre=792 n_ref_event=0 n_req=2381 n_rd=2335 n_rd_L2_A=0 n_write=0 n_wr_bk=174 bw_util=0.01208
n_activity=44623 dram_eff=0.1125
bk0: 215a 412184i bk1: 191a 412822i bk2: 157a 413626i bk3: 112a 414266i bk4: 221a 411953i bk5: 138a 413540i bk6: 157a 412490i bk7: 133a 413341i bk8: 233a 412183i bk9: 174a 413124i bk10: 86a 414113i bk11: 59a 414779i bk12: 133a 413363i bk13: 127a 413690i bk14: 57a 414765i bk15: 142a 413968i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666107
Row_Buffer_Locality_read = 0.673233
Row_Buffer_Locality_write = 0.304348
Bank_Level_Parallism = 1.258042
Bank_Level_Parallism_Col = 1.144556
Bank_Level_Parallism_Ready = 1.022539
write_to_read_ratio_blp_rw_average = 0.064625
GrpLevelPara = 1.111697 

BW Util details:
bwutil = 0.012081 
total_CMD = 415363 
util_bw = 5018 
Wasted_Col = 13155 
Wasted_Row = 9221 
Idle = 387969 

BW Util Bottlenecks: 
RCDc_limit = 11602 
RCDWRc_limit = 251 
WTRc_limit = 568 
RTWc_limit = 527 
CCDLc_limit = 2214 
rwq = 0 
CCDLc_limit_alone = 2180 
WTRc_limit_alone = 550 
RTWc_limit_alone = 511 

Commands details: 
total_CMD = 415363 
n_nop = 411265 
Read = 2335 
Write = 0 
L2_Alloc = 0 
L2_WB = 174 
n_act = 808 
n_pre = 792 
n_ref = 0 
n_req = 2381 
total_req = 2509 

Dual Bus Interface Util: 
issued_total_row = 1600 
issued_total_col = 2509 
Row_Bus_Util =  0.003852 
CoL_Bus_Util = 0.006040 
Either_Row_CoL_Bus_Util = 0.009866 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.002684 
queue_avg = 0.056974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0569743
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=415363 n_nop=410565 n_act=966 n_pre=950 n_ref_event=0 n_req=2758 n_rd=2709 n_rd_L2_A=0 n_write=0 n_wr_bk=194 bw_util=0.01398
n_activity=50531 dram_eff=0.1149
bk0: 196a 412523i bk1: 240a 412537i bk2: 175a 412249i bk3: 184a 412897i bk4: 178a 413025i bk5: 195a 412883i bk6: 146a 412474i bk7: 235a 411481i bk8: 218a 412206i bk9: 187a 412926i bk10: 80a 414018i bk11: 138a 413775i bk12: 118a 414059i bk13: 169a 413392i bk14: 98a 414000i bk15: 152a 413652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.654822
Row_Buffer_Locality_read = 0.662606
Row_Buffer_Locality_write = 0.224490
Bank_Level_Parallism = 1.284482
Bank_Level_Parallism_Col = 1.151095
Bank_Level_Parallism_Ready = 1.023336
write_to_read_ratio_blp_rw_average = 0.057684
GrpLevelPara = 1.124836 

BW Util details:
bwutil = 0.013978 
total_CMD = 415363 
util_bw = 5806 
Wasted_Col = 15321 
Wasted_Row = 10700 
Idle = 383536 

BW Util Bottlenecks: 
RCDc_limit = 13723 
RCDWRc_limit = 285 
WTRc_limit = 494 
RTWc_limit = 462 
CCDLc_limit = 2558 
rwq = 0 
CCDLc_limit_alone = 2540 
WTRc_limit_alone = 486 
RTWc_limit_alone = 452 

Commands details: 
total_CMD = 415363 
n_nop = 410565 
Read = 2709 
Write = 0 
L2_Alloc = 0 
L2_WB = 194 
n_act = 966 
n_pre = 950 
n_ref = 0 
n_req = 2758 
total_req = 2903 

Dual Bus Interface Util: 
issued_total_row = 1916 
issued_total_col = 2903 
Row_Bus_Util =  0.004613 
CoL_Bus_Util = 0.006989 
Either_Row_CoL_Bus_Util = 0.011551 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.004377 
queue_avg = 0.066604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0666044
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=415363 n_nop=412671 n_act=551 n_pre=535 n_ref_event=0 n_req=1552 n_rd=1529 n_rd_L2_A=0 n_write=0 n_wr_bk=82 bw_util=0.007757
n_activity=33413 dram_eff=0.09643
bk0: 201a 412881i bk1: 156a 413400i bk2: 119a 413776i bk3: 134a 413472i bk4: 32a 414879i bk5: 33a 414958i bk6: 115a 414023i bk7: 81a 414434i bk8: 137a 413144i bk9: 132a 413352i bk10: 96a 413765i bk11: 118a 413570i bk12: 26a 414930i bk13: 29a 415186i bk14: 26a 415304i bk15: 94a 414361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.654639
Row_Buffer_Locality_read = 0.660562
Row_Buffer_Locality_write = 0.260870
Bank_Level_Parallism = 1.149215
Bank_Level_Parallism_Col = 1.080036
Bank_Level_Parallism_Ready = 1.009852
write_to_read_ratio_blp_rw_average = 0.042989
GrpLevelPara = 1.064211 

BW Util details:
bwutil = 0.007757 
total_CMD = 415363 
util_bw = 3222 
Wasted_Col = 9132 
Wasted_Row = 7048 
Idle = 395961 

BW Util Bottlenecks: 
RCDc_limit = 8161 
RCDWRc_limit = 130 
WTRc_limit = 127 
RTWc_limit = 174 
CCDLc_limit = 1296 
rwq = 0 
CCDLc_limit_alone = 1270 
WTRc_limit_alone = 119 
RTWc_limit_alone = 156 

Commands details: 
total_CMD = 415363 
n_nop = 412671 
Read = 1529 
Write = 0 
L2_Alloc = 0 
L2_WB = 82 
n_act = 551 
n_pre = 535 
n_ref = 0 
n_req = 1552 
total_req = 1611 

Dual Bus Interface Util: 
issued_total_row = 1086 
issued_total_col = 1611 
Row_Bus_Util =  0.002615 
CoL_Bus_Util = 0.003879 
Either_Row_CoL_Bus_Util = 0.006481 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.001857 
queue_avg = 0.031536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0315363
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=415363 n_nop=412034 n_act=682 n_pre=666 n_ref_event=0 n_req=1902 n_rd=1869 n_rd_L2_A=0 n_write=0 n_wr_bk=127 bw_util=0.009611
n_activity=38384 dram_eff=0.104
bk0: 191a 412757i bk1: 184a 412825i bk2: 122a 413701i bk3: 121a 413871i bk4: 121a 414024i bk5: 91a 414146i bk6: 115a 413755i bk7: 75a 414018i bk8: 147a 413261i bk9: 146a 413149i bk10: 89a 413873i bk11: 116a 413891i bk12: 134a 413493i bk13: 104a 413910i bk14: 47a 414709i bk15: 66a 414610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.649316
Row_Buffer_Locality_read = 0.658641
Row_Buffer_Locality_write = 0.121212
Bank_Level_Parallism = 1.195218
Bank_Level_Parallism_Col = 1.100660
Bank_Level_Parallism_Ready = 1.022920
write_to_read_ratio_blp_rw_average = 0.062286
GrpLevelPara = 1.087097 

BW Util details:
bwutil = 0.009611 
total_CMD = 415363 
util_bw = 3992 
Wasted_Col = 11240 
Wasted_Row = 8206 
Idle = 391925 

BW Util Bottlenecks: 
RCDc_limit = 9932 
RCDWRc_limit = 231 
WTRc_limit = 191 
RTWc_limit = 363 
CCDLc_limit = 1648 
rwq = 0 
CCDLc_limit_alone = 1646 
WTRc_limit_alone = 191 
RTWc_limit_alone = 361 

Commands details: 
total_CMD = 415363 
n_nop = 412034 
Read = 1869 
Write = 0 
L2_Alloc = 0 
L2_WB = 127 
n_act = 682 
n_pre = 666 
n_ref = 0 
n_req = 1902 
total_req = 1996 

Dual Bus Interface Util: 
issued_total_row = 1348 
issued_total_col = 1996 
Row_Bus_Util =  0.003245 
CoL_Bus_Util = 0.004805 
Either_Row_CoL_Bus_Util = 0.008015 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.004506 
queue_avg = 0.041646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0416455
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=415363 n_nop=413317 n_act=396 n_pre=380 n_ref_event=0 n_req=1205 n_rd=1179 n_rd_L2_A=0 n_write=0 n_wr_bk=95 bw_util=0.006134
n_activity=25097 dram_eff=0.1015
bk0: 139a 413608i bk1: 105a 414184i bk2: 96a 414014i bk3: 52a 414498i bk4: 86a 414066i bk5: 91a 414294i bk6: 109a 413869i bk7: 64a 414602i bk8: 55a 414642i bk9: 56a 414824i bk10: 36a 414814i bk11: 18a 415140i bk12: 44a 414909i bk13: 50a 414720i bk14: 95a 414223i bk15: 83a 414296i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.682988
Row_Buffer_Locality_read = 0.692960
Row_Buffer_Locality_write = 0.230769
Bank_Level_Parallism = 1.160496
Bank_Level_Parallism_Col = 1.092097
Bank_Level_Parallism_Ready = 1.010955
write_to_read_ratio_blp_rw_average = 0.071342
GrpLevelPara = 1.082174 

BW Util details:
bwutil = 0.006134 
total_CMD = 415363 
util_bw = 2548 
Wasted_Col = 6756 
Wasted_Row = 5061 
Idle = 400998 

BW Util Bottlenecks: 
RCDc_limit = 5769 
RCDWRc_limit = 163 
WTRc_limit = 176 
RTWc_limit = 255 
CCDLc_limit = 1055 
rwq = 0 
CCDLc_limit_alone = 1033 
WTRc_limit_alone = 166 
RTWc_limit_alone = 243 

Commands details: 
total_CMD = 415363 
n_nop = 413317 
Read = 1179 
Write = 0 
L2_Alloc = 0 
L2_WB = 95 
n_act = 396 
n_pre = 380 
n_ref = 0 
n_req = 1205 
total_req = 1274 

Dual Bus Interface Util: 
issued_total_row = 776 
issued_total_col = 1274 
Row_Bus_Util =  0.001868 
CoL_Bus_Util = 0.003067 
Either_Row_CoL_Bus_Util = 0.004926 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.001955 
queue_avg = 0.025746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0257462
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=415363 n_nop=411904 n_act=715 n_pre=699 n_ref_event=0 n_req=1958 n_rd=1921 n_rd_L2_A=0 n_write=0 n_wr_bk=132 bw_util=0.009885
n_activity=40299 dram_eff=0.1019
bk0: 190a 412667i bk1: 178a 413032i bk2: 131a 413407i bk3: 110a 413685i bk4: 77a 414236i bk5: 94a 414462i bk6: 201a 412627i bk7: 176a 413123i bk8: 156a 412809i bk9: 128a 413296i bk10: 57a 414372i bk11: 56a 414331i bk12: 58a 414775i bk13: 57a 414734i bk14: 189a 412890i bk15: 63a 414229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640960
Row_Buffer_Locality_read = 0.649662
Row_Buffer_Locality_write = 0.189189
Bank_Level_Parallism = 1.211392
Bank_Level_Parallism_Col = 1.107993
Bank_Level_Parallism_Ready = 1.022287
write_to_read_ratio_blp_rw_average = 0.060463
GrpLevelPara = 1.086097 

BW Util details:
bwutil = 0.009885 
total_CMD = 415363 
util_bw = 4106 
Wasted_Col = 11642 
Wasted_Row = 8557 
Idle = 391058 

BW Util Bottlenecks: 
RCDc_limit = 10412 
RCDWRc_limit = 223 
WTRc_limit = 222 
RTWc_limit = 415 
CCDLc_limit = 1694 
rwq = 0 
CCDLc_limit_alone = 1652 
WTRc_limit_alone = 210 
RTWc_limit_alone = 385 

Commands details: 
total_CMD = 415363 
n_nop = 411904 
Read = 1921 
Write = 0 
L2_Alloc = 0 
L2_WB = 132 
n_act = 715 
n_pre = 699 
n_ref = 0 
n_req = 1958 
total_req = 2053 

Dual Bus Interface Util: 
issued_total_row = 1414 
issued_total_col = 2053 
Row_Bus_Util =  0.003404 
CoL_Bus_Util = 0.004943 
Either_Row_CoL_Bus_Util = 0.008328 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.002313 
queue_avg = 0.042334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0423341
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=415363 n_nop=411697 n_act=774 n_pre=758 n_ref_event=0 n_req=2033 n_rd=1988 n_rd_L2_A=0 n_write=0 n_wr_bk=158 bw_util=0.01033
n_activity=42338 dram_eff=0.1014
bk0: 171a 413008i bk1: 111a 413645i bk2: 187a 413169i bk3: 139a 413231i bk4: 106a 413866i bk5: 125a 413343i bk6: 90a 414044i bk7: 121a 413076i bk8: 88a 413836i bk9: 87a 414213i bk10: 144a 413166i bk11: 111a 413591i bk12: 138a 413374i bk13: 86a 414350i bk14: 160a 412909i bk15: 124a 413650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.626660
Row_Buffer_Locality_read = 0.635815
Row_Buffer_Locality_write = 0.222222
Bank_Level_Parallism = 1.235969
Bank_Level_Parallism_Col = 1.132857
Bank_Level_Parallism_Ready = 1.030079
write_to_read_ratio_blp_rw_average = 0.064860
GrpLevelPara = 1.102465 

BW Util details:
bwutil = 0.010333 
total_CMD = 415363 
util_bw = 4292 
Wasted_Col = 12366 
Wasted_Row = 9021 
Idle = 389684 

BW Util Bottlenecks: 
RCDc_limit = 11158 
RCDWRc_limit = 268 
WTRc_limit = 407 
RTWc_limit = 398 
CCDLc_limit = 1836 
rwq = 0 
CCDLc_limit_alone = 1780 
WTRc_limit_alone = 354 
RTWc_limit_alone = 395 

Commands details: 
total_CMD = 415363 
n_nop = 411697 
Read = 1988 
Write = 0 
L2_Alloc = 0 
L2_WB = 158 
n_act = 774 
n_pre = 758 
n_ref = 0 
n_req = 2033 
total_req = 2146 

Dual Bus Interface Util: 
issued_total_row = 1532 
issued_total_col = 2146 
Row_Bus_Util =  0.003688 
CoL_Bus_Util = 0.005167 
Either_Row_CoL_Bus_Util = 0.008826 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.003273 
queue_avg = 0.047024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0470239
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=415363 n_nop=412722 n_act=565 n_pre=549 n_ref_event=0 n_req=1489 n_rd=1474 n_rd_L2_A=0 n_write=0 n_wr_bk=60 bw_util=0.007386
n_activity=32960 dram_eff=0.09308
bk0: 116a 413719i bk1: 62a 414484i bk2: 36a 415003i bk3: 37a 415020i bk4: 88a 414040i bk5: 124a 413931i bk6: 173a 412805i bk7: 192a 412223i bk8: 49a 414360i bk9: 88a 414037i bk10: 12a 415208i bk11: 16a 415220i bk12: 106a 414177i bk13: 55a 414692i bk14: 184a 412517i bk15: 136a 413502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.628610
Row_Buffer_Locality_read = 0.634328
Row_Buffer_Locality_write = 0.066667
Bank_Level_Parallism = 1.181335
Bank_Level_Parallism_Col = 1.097597
Bank_Level_Parallism_Ready = 1.017487
write_to_read_ratio_blp_rw_average = 0.039289
GrpLevelPara = 1.085489 

BW Util details:
bwutil = 0.007386 
total_CMD = 415363 
util_bw = 3068 
Wasted_Col = 9126 
Wasted_Row = 6976 
Idle = 396193 

BW Util Bottlenecks: 
RCDc_limit = 8398 
RCDWRc_limit = 103 
WTRc_limit = 62 
RTWc_limit = 195 
CCDLc_limit = 1208 
rwq = 0 
CCDLc_limit_alone = 1206 
WTRc_limit_alone = 62 
RTWc_limit_alone = 193 

Commands details: 
total_CMD = 415363 
n_nop = 412722 
Read = 1474 
Write = 0 
L2_Alloc = 0 
L2_WB = 60 
n_act = 565 
n_pre = 549 
n_ref = 0 
n_req = 1489 
total_req = 1534 

Dual Bus Interface Util: 
issued_total_row = 1114 
issued_total_col = 1534 
Row_Bus_Util =  0.002682 
CoL_Bus_Util = 0.003693 
Either_Row_CoL_Bus_Util = 0.006358 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.002651 
queue_avg = 0.030956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0309561
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=415363 n_nop=411908 n_act=674 n_pre=658 n_ref_event=0 n_req=2002 n_rd=1954 n_rd_L2_A=0 n_write=0 n_wr_bk=175 bw_util=0.01025
n_activity=40008 dram_eff=0.1064
bk0: 153a 412650i bk1: 110a 413794i bk2: 136a 413399i bk3: 190a 413147i bk4: 114a 413779i bk5: 75a 414289i bk6: 107a 413454i bk7: 157a 413429i bk8: 28a 415044i bk9: 99a 413824i bk10: 205a 412737i bk11: 215a 412797i bk12: 61a 414870i bk13: 59a 414636i bk14: 183a 413235i bk15: 62a 414652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.670829
Row_Buffer_Locality_read = 0.679632
Row_Buffer_Locality_write = 0.312500
Bank_Level_Parallism = 1.198233
Bank_Level_Parallism_Col = 1.118493
Bank_Level_Parallism_Ready = 1.021485
write_to_read_ratio_blp_rw_average = 0.067905
GrpLevelPara = 1.098001 

BW Util details:
bwutil = 0.010251 
total_CMD = 415363 
util_bw = 4258 
Wasted_Col = 11317 
Wasted_Row = 8249 
Idle = 391539 

BW Util Bottlenecks: 
RCDc_limit = 9749 
RCDWRc_limit = 248 
WTRc_limit = 381 
RTWc_limit = 438 
CCDLc_limit = 1795 
rwq = 0 
CCDLc_limit_alone = 1729 
WTRc_limit_alone = 337 
RTWc_limit_alone = 416 

Commands details: 
total_CMD = 415363 
n_nop = 411908 
Read = 1954 
Write = 0 
L2_Alloc = 0 
L2_WB = 175 
n_act = 674 
n_pre = 658 
n_ref = 0 
n_req = 2002 
total_req = 2129 

Dual Bus Interface Util: 
issued_total_row = 1332 
issued_total_col = 2129 
Row_Bus_Util =  0.003207 
CoL_Bus_Util = 0.005126 
Either_Row_CoL_Bus_Util = 0.008318 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001737 
queue_avg = 0.042074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.042074
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=415363 n_nop=410343 n_act=1073 n_pre=1057 n_ref_event=0 n_req=2772 n_rd=2715 n_rd_L2_A=0 n_write=0 n_wr_bk=197 bw_util=0.01402
n_activity=53831 dram_eff=0.1082
bk0: 120a 413828i bk1: 153a 413504i bk2: 179a 413043i bk3: 162a 413643i bk4: 202a 412259i bk5: 118a 413379i bk6: 273a 410328i bk7: 271a 410422i bk8: 58a 414156i bk9: 172a 413336i bk10: 162a 413167i bk11: 156a 412697i bk12: 144a 413015i bk13: 117a 413813i bk14: 196a 412109i bk15: 232a 411999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617965
Row_Buffer_Locality_read = 0.627624
Row_Buffer_Locality_write = 0.157895
Bank_Level_Parallism = 1.311647
Bank_Level_Parallism_Col = 1.158844
Bank_Level_Parallism_Ready = 1.023184
write_to_read_ratio_blp_rw_average = 0.067143
GrpLevelPara = 1.132378 

BW Util details:
bwutil = 0.014021 
total_CMD = 415363 
util_bw = 5824 
Wasted_Col = 16543 
Wasted_Row = 11424 
Idle = 381572 

BW Util Bottlenecks: 
RCDc_limit = 15190 
RCDWRc_limit = 374 
WTRc_limit = 432 
RTWc_limit = 682 
CCDLc_limit = 2394 
rwq = 0 
CCDLc_limit_alone = 2345 
WTRc_limit_alone = 415 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 415363 
n_nop = 410343 
Read = 2715 
Write = 0 
L2_Alloc = 0 
L2_WB = 197 
n_act = 1073 
n_pre = 1057 
n_ref = 0 
n_req = 2772 
total_req = 2912 

Dual Bus Interface Util: 
issued_total_row = 2130 
issued_total_col = 2912 
Row_Bus_Util =  0.005128 
CoL_Bus_Util = 0.007011 
Either_Row_CoL_Bus_Util = 0.012086 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.004382 
queue_avg = 0.064274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0642739
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=415363 n_nop=413861 n_act=302 n_pre=286 n_ref_event=0 n_req=873 n_rd=859 n_rd_L2_A=0 n_write=0 n_wr_bk=56 bw_util=0.004406
n_activity=19354 dram_eff=0.09455
bk0: 29a 414960i bk1: 82a 414463i bk2: 42a 415099i bk3: 65a 414943i bk4: 32a 415301i bk5: 82a 413862i bk6: 89a 413876i bk7: 57a 414603i bk8: 43a 414531i bk9: 66a 414413i bk10: 28a 415050i bk11: 6a 415336i bk12: 49a 414894i bk13: 58a 414428i bk14: 56a 414538i bk15: 75a 414456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.667812
Row_Buffer_Locality_read = 0.677532
Row_Buffer_Locality_write = 0.071429
Bank_Level_Parallism = 1.146039
Bank_Level_Parallism_Col = 1.079086
Bank_Level_Parallism_Ready = 1.007642
write_to_read_ratio_blp_rw_average = 0.053025
GrpLevelPara = 1.069056 

BW Util details:
bwutil = 0.004406 
total_CMD = 415363 
util_bw = 1830 
Wasted_Col = 5047 
Wasted_Row = 3771 
Idle = 404715 

BW Util Bottlenecks: 
RCDc_limit = 4467 
RCDWRc_limit = 107 
WTRc_limit = 94 
RTWc_limit = 105 
CCDLc_limit = 711 
rwq = 0 
CCDLc_limit_alone = 711 
WTRc_limit_alone = 94 
RTWc_limit_alone = 105 

Commands details: 
total_CMD = 415363 
n_nop = 413861 
Read = 859 
Write = 0 
L2_Alloc = 0 
L2_WB = 56 
n_act = 302 
n_pre = 286 
n_ref = 0 
n_req = 873 
total_req = 915 

Dual Bus Interface Util: 
issued_total_row = 588 
issued_total_col = 915 
Row_Bus_Util =  0.001416 
CoL_Bus_Util = 0.002203 
Either_Row_CoL_Bus_Util = 0.003616 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.000666 
queue_avg = 0.017852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0178519

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54317, Miss = 1002, Miss_rate = 0.018, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[1]: Access = 51962, Miss = 1161, Miss_rate = 0.022, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[2]: Access = 57589, Miss = 2102, Miss_rate = 0.037, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[3]: Access = 43263, Miss = 981, Miss_rate = 0.023, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[4]: Access = 57482, Miss = 1988, Miss_rate = 0.035, Pending_hits = 241, Reservation_fails = 0
L2_cache_bank[5]: Access = 46556, Miss = 1488, Miss_rate = 0.032, Pending_hits = 95, Reservation_fails = 0
L2_cache_bank[6]: Access = 52757, Miss = 850, Miss_rate = 0.016, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[7]: Access = 52382, Miss = 896, Miss_rate = 0.017, Pending_hits = 63, Reservation_fails = 0
L2_cache_bank[8]: Access = 60997, Miss = 1122, Miss_rate = 0.018, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[9]: Access = 41524, Miss = 913, Miss_rate = 0.022, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[10]: Access = 49266, Miss = 429, Miss_rate = 0.009, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[11]: Access = 47612, Miss = 850, Miss_rate = 0.018, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[12]: Access = 46465, Miss = 896, Miss_rate = 0.019, Pending_hits = 80, Reservation_fails = 0
L2_cache_bank[13]: Access = 56692, Miss = 1157, Miss_rate = 0.020, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[14]: Access = 45159, Miss = 726, Miss_rate = 0.016, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[15]: Access = 50758, Miss = 1629, Miss_rate = 0.032, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[16]: Access = 50756, Miss = 809, Miss_rate = 0.016, Pending_hits = 62, Reservation_fails = 0
L2_cache_bank[17]: Access = 50172, Miss = 720, Miss_rate = 0.014, Pending_hits = 74, Reservation_fails = 0
L2_cache_bank[18]: Access = 53797, Miss = 2216, Miss_rate = 0.041, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[19]: Access = 49693, Miss = 660, Miss_rate = 0.013, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[20]: Access = 52688, Miss = 1829, Miss_rate = 0.035, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[21]: Access = 56705, Miss = 1303, Miss_rate = 0.023, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[22]: Access = 52073, Miss = 845, Miss_rate = 0.016, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[23]: Access = 42492, Miss = 140, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1223157
L2_total_cache_misses = 26712
L2_total_cache_miss_rate = 0.0218
L2_total_cache_pending_hits = 2457
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 912830
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2434
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8346
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 14131
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 281158
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3917
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 937741
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285416
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.211
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1223157
icnt_total_pkts_simt_to_mem=1223157
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 244.934
	minimum = 5
	maximum = 1781
Network latency average = 171.673
	minimum = 5
	maximum = 1538
Slowest packet = 2428833
Flit latency average = 171.673
	minimum = 5
	maximum = 1538
Slowest flit = 2435971
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0503318
	minimum = 0.0322045 (at node 37)
	maximum = 0.305687 (at node 41)
Accepted packet rate average = 0.0503318
	minimum = 0.0322045 (at node 37)
	maximum = 0.305687 (at node 41)
Injected flit rate average = 0.0503318
	minimum = 0.0322045 (at node 37)
	maximum = 0.305687 (at node 41)
Accepted flit rate average= 0.0503318
	minimum = 0.0322045 (at node 37)
	maximum = 0.305687 (at node 41)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 94.355 (14 samples)
	minimum = 5 (14 samples)
	maximum = 584.214 (14 samples)
Network latency average = 56.8768 (14 samples)
	minimum = 5 (14 samples)
	maximum = 448.857 (14 samples)
Flit latency average = 56.8768 (14 samples)
	minimum = 5 (14 samples)
	maximum = 448.857 (14 samples)
Fragmentation average = 0 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0 (14 samples)
Injected packet rate average = 0.0837681 (14 samples)
	minimum = 0.0630175 (14 samples)
	maximum = 0.176054 (14 samples)
Accepted packet rate average = 0.0837681 (14 samples)
	minimum = 0.0630175 (14 samples)
	maximum = 0.176054 (14 samples)
Injected flit rate average = 0.0837681 (14 samples)
	minimum = 0.0630175 (14 samples)
	maximum = 0.176054 (14 samples)
Accepted flit rate average = 0.0837681 (14 samples)
	minimum = 0.0630175 (14 samples)
	maximum = 0.176054 (14 samples)
Injected packet size average = 1 (14 samples)
Accepted packet size average = 1 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 43 sec (103 sec)
gpgpu_simulation_rate = 214734 (inst/sec)
gpgpu_simulation_rate = 2285 (cycle/sec)
gpgpu_silicon_slowdown = 620131x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff970..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff968..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff960..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff958..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff950..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcf3ffa00..

GPGPU-Sim PTX: cudaLaunch for 0x0x562bf02d0dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 30503
gpu_sim_insn = 2766132
gpu_ipc =      90.6839
gpu_tot_sim_cycle = 265941
gpu_tot_sim_insn = 24883794
gpu_tot_ipc =      93.5689
gpu_tot_issued_cta = 1920
gpu_occupancy = 81.0303% 
gpu_tot_occupancy = 68.8699% 
max_total_param_size = 0
gpu_stall_dramfull = 13986
gpu_stall_icnt2sh    = 15186
partiton_level_parallism =       7.9936
partiton_level_parallism_total  =       5.5162
partiton_level_parallism_util =      10.4329
partiton_level_parallism_util_total  =       9.9111
L2_BW  =     362.4606 GB/Sec
L2_BW_total  =     250.1268 GB/Sec
gpu_total_sim_rate=209107

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 1920, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1393, 1306, 1064, 1339, 1032, 1184, 1151, 1149, 1602, 1031, 1184, 975, 1259, 1125, 1074, 1314, 1275, 1351, 1646, 1515, 1658, 1889, 1546, 1525, 1471, 1297, 1385, 1505, 1481, 1494, 1494, 1647, 891, 1011, 1274, 1362, 1199, 1198, 957, 925, 848, 1068, 836, 1430, 1211, 1134, 1155, 1190, 1211, 1321, 1146, 992, 1322, 1157, 926, 915, 1245, 937, 1234, 1223, 1113, 1058, 859, 926, 
gpgpu_n_tot_thrd_icount = 66835232
gpgpu_n_tot_w_icount = 2088601
gpgpu_n_stall_shd_mem = 1546544
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1175211
gpgpu_n_mem_write_global = 291774
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996130
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2782674	W0_Idle:1735712	W0_Scoreboard:9583779	W1:443314	W2:211716	W3:149456	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
single_issue_nums: WS0:474478	WS1:473312	WS2:474528	WS3:476687	
dual_issue_nums: WS0:23644	WS1:23681	WS2:23636	WS3:23837	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9401688 {8:1175211,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11670960 {40:291774,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47008440 {40:1175211,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2334192 {8:291774,}
maxmflatency = 1956 
max_icnt2mem_latency = 1783 
maxmrqlatency = 93 
max_icnt2sh_latency = 531 
averagemflatency = 564 
avg_icnt2mem_latency = 392 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 45 
mrq_lat_table:20068 	241 	318 	2245 	5449 	326 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	374102 	237579 	789276 	66028 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	122635 	110849 	52658 	48313 	60355 	110867 	286185 	672148 	2975 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	366456 	533128 	243526 	116983 	67304 	62686 	76513 	389 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	208 	41 	136 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        15        12        12        17        24        23        11        26         7        28        18        19        10        13         9        16 
dram[1]:        12        14        31        18         9        11        13         9        15        12        12        15         8        13        12        14 
dram[2]:        16        14         9        14        17        17        12        12        14        11         9        14        11        15        17        13 
dram[3]:        13        17         9        14        12        14        11         8        10        15         9        10         6        17        12        13 
dram[4]:         9        13         9        10        20        18        20        12         7        10         8         9        13         9        13        23 
dram[5]:         9        20        13         7        23        25        22        17         8         7         5         5        10         8        15        12 
dram[6]:        11        13        17        20        17        37        11        16        10        10         8         6        19        17        10         6 
dram[7]:        14        10        17        10        16        21         9         7         6        11         9         7        10         6         8        12 
dram[8]:        10        10        10        10        12        12        10        10         5         9         8         7        10         8         9        12 
dram[9]:        13        15        10        13        17        15        10        19         8         8        21        13        25        10        12        10 
dram[10]:        32        23        17        20        13        16        16        12         4        12        17         9         7         7        12        22 
dram[11]:        10        16        11        30        18        14         8         6         6         8        11         6         8         6        10        17 
maximum service time to same row:
dram[0]:     11294     11597     16062     14188     14511      7425      5975     11336      9373      6239     10966     18346      7446      6191     26040      8111 
dram[1]:      9336     12465     14908     19865      8367      9689      7970      9217      6128      9823     10726      7287      5971     10143     14958     11852 
dram[2]:      9697      9345     14148     22112      9652     12436     13126     16387      7513      7333      6630     15375     21216     21365     11166     17412 
dram[3]:      6376     12293     14299     12973     18761     31273     10827      9477      7109      6703      8629     11791     13164     32705     37947      8650 
dram[4]:      6865     13284     22074      8108     10333     14185     20981     12159     14223     16293     10116     17212      8092      7902     28482     17497 
dram[5]:     14075      8767      6463     10008     12239     22189     10028     12321      8471     10552      7065     18951     19729     21296     10281     12892 
dram[6]:      6956     11688      7044     12667     18526     27278     15030      6172      5947      6815      7236     10809     15509     13852      6177     16921 
dram[7]:      7080     11696      9784     12377     16590     13582      6490      9338      7459      8698      6312      6386     13734      6222      8504      7043 
dram[8]:      6454      7438     21628     29833     12394     16643      8911     11010     13818      6855     23518     19566      8600     17476      8751      9962 
dram[9]:      6775     22433      8433     12529     12867     22332      6944     20368     32612      6034     15446      6057     22106      8831      6185     14286 
dram[10]:     10181      7884     10507     11446      7858      6311      6010      6009      7391      6832     10945      5969      7260      9926      6133     10529 
dram[11]:     20299      9293     20972     31131     50719     14022      8540      8887     22517      8907     23181     14941     16041      6474      9375     20591 
average row accesses per activate:
dram[0]:  2.975904  2.709091  3.421053  3.107143  3.813953  2.610169  3.108696  3.326531  2.687500  3.191781  4.272727  3.666667  3.034483  2.985714  2.416667  3.090909 
dram[1]:  2.348214  2.734940  3.763636  3.923077  2.533333  3.017241  2.329787  2.447761  2.835052  3.119403  2.769231  3.727273  2.338028  2.586207  3.166667  3.580000 
dram[2]:  2.732558  3.306818  2.135922  3.157143  3.038961  3.513889  2.214286  2.487805  2.620000  3.151515  2.450000  3.142857  3.382979  2.772152  2.714286  3.290909 
dram[3]:  2.965517  3.015873  2.706897  3.125000  3.909091  4.916667  2.914894  2.852941  2.157895  2.323944  2.339623  2.343284  3.000000  4.555555  7.500000  2.711111 
dram[4]:  2.590909  2.855263  2.788461  3.478261  3.215686  2.904762  2.934426  2.607843  2.500000  2.478873  2.075472  2.508197  2.541667  2.775510  2.875000  3.000000 
dram[5]:  2.839286  3.647059  2.777778  2.322581  2.454545  3.444444  3.113208  3.652174  2.954545  3.888889  2.315789  2.400000  3.047619  2.382353  3.184211  2.833333 
dram[6]:  2.526316  2.546512  2.793103  2.442623  3.057143  4.300000  2.673913  2.866667  2.259259  2.415385  2.375000  2.083333  3.478261  3.217391  2.722892  1.948718 
dram[7]:  2.564706  2.428571  3.337838  2.529412  2.814815  2.542857  2.974359  2.276923  1.981818  2.918919  2.306667  2.339286  2.933333  2.942857  2.461539  2.814815 
dram[8]:  2.632653  3.080000  4.583333  3.333333  2.536585  3.166667  2.473118  2.313725  1.843750  2.560976  4.750000  2.571429  3.046512  2.466667  2.377778  2.500000 
dram[9]:  2.662500  2.804348  2.546875  3.200000  3.224490  3.678571  2.292308  3.311476  3.400000  2.320755  2.785714  3.059524  4.928571  2.962963  2.986301  3.230769 
dram[10]:  3.129630  3.046875  2.948718  3.464286  2.663265  2.639344  2.189655  2.217949  2.027778  3.028571  2.869565  2.156250  2.315789  2.482759  2.288136  2.504132 
dram[11]:  2.833333  3.413793  5.090909  5.312500  9.750000  2.250000  2.294118  2.375000  2.034483  2.612903  5.714286  2.166667  4.285714  2.111111  2.571429  3.064516 
average row locality = 28657/10390 = 2.758133
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       247       147       125       164       159       148       138       155       171       232        94        99       176       209        53        92 
dram[1]:       258       226       196       143       257       172       204       158       275       208       102        80       165       150        70       174 
dram[2]:       231       291       205       216       228       248       198       292       260       208        93       175       159       219       127       175 
dram[3]:       252       186       153       164        39        53       136        97       163       165       123       157        32        39        45       122 
dram[4]:       224       215       145       154       160       122       162       116       174       176       110       153       183       136        63        87 
dram[5]:       156       119       121        69       126       120       157        81        65        69        44        24        64        81       119       116 
dram[6]:       237       218       149       139        99       122       243       212       183       157        76        74        76        70       225        73 
dram[7]:       210       145       242       169       146       164       111       138       108       108       172       131       165       102       188       151 
dram[8]:       129        77        53        56        99       165       227       231        59       105        19        18       131        74       213       160 
dram[9]:       187       127       163       224       146        98       145       198        32       115       233       256        69        80       217        84 
dram[10]:       168       194       226       193       247       145       367       333        72       211       198       207       176       144       255       296 
dram[11]:        34        99        54        83        39       114       111        75        59        81        40        13        59        75        70        95 
total dram reads = 27935
bank skew: 367/13 = 28.23
chip skew: 3432/1101 = 3.12
number of total write accesses:
dram[0]:         0         7        20        39        20        24        20        29         4         4         0         0         0         0        19        36 
dram[1]:        19         4        41        36        35        12        55        24         0         4        24         8         4         0        23        19 
dram[2]:        15         0        57        20        23        20        72        56         8         0        20         4         0         0        24        24 
dram[3]:        24        16        16        33        16        23         4         0         4         0         4         0         4         8         0         0 
dram[4]:        15         8         0        23        15         0        68        65         4         0         0         0         0         0        23        23 
dram[5]:         8        15        15        11        35        16        32        12         0         4         0         0         0         0         8        11 
dram[6]:        12         4        44        34        31        27        12        12         0         0         0         4        16        13         4        12 
dram[7]:        32        31        18        12        24        52        20        33         4         0         4         0        35         4        11         4 
dram[8]:         0         0         8        16        20        24        12        19         0         0         0         0         0         0         4         0 
dram[9]:        91         8         0         0        44        19        16        16         8        32         4         4         0         0         4         0 
dram[10]:         4         4        16         4        52        52        43        48         4         4         0         0         0         0        55        26 
dram[11]:         0         0         7         7         0        48        24         4         0         0         0         0         4         4         8         0 
total dram writes = 2712
min_bank_accesses = 0!
chip skew: 343/103 = 3.33
average mf latency per bank:
dram[0]:      12373     18870     20967     13924     13665     16952     17468     14766     27188     16936    110095     99087     49096     29119     33360     20275
dram[1]:      12980     13588     13731     15781     12090     15060     11693     13719     15243     19223     87338     52501     47123     60645     25008     12107
dram[2]:      14784     10114     12586     14127     12545     12888     11562     10075     18471     22114     99969     50619     35290     35267     17721     14459
dram[3]:      11575     14448     19565     15301     44997     39821     20343     24946     23987     26105     62540     51705    214196    163705     56027     21630
dram[4]:      14584     21410     24564     21425     16077     26518     13943     23114     33668     29164     78635    101940     60795     81282     31633     24199
dram[5]:      17617     27035     16999     31536     17978     16442     16676     32540     61401     50868    124215    223011    120900     74474     18470     25447
dram[6]:      13803     15700     15292     16738     21688     15756     10737     11964     52392     26022     48310     83469     61402     78633     12421     28587
dram[7]:      13636     19025     10997     13668     16173     15264     21624     15807     33824     40565     46749     33999     24024     44204     14807     16699
dram[8]:      25549     42367     35284     45108     26596     15069     11380     11503     73914     50097    303380    435124     35493     91319     11130     16362
dram[9]:      10622     21485     17247     11793     17382     21249     16674     15128     88827     28505     33480     29899     98264    109399     13659     22571
dram[10]:      22546     17705     14346     14691     10436     15504      8326      6524     62790     20407     36017     47753     54870     51713      9870     10205
dram[11]:      64393     26822     44118     31997     48807     17680     18046     36668     59074     46859    171576    515594    113244     82896     35089     27190
maximum mf latency per bank:
dram[0]:       1289      1238      1232      1218      1276      1297      1301      1619      1876      1881      1871      1872      1530      1296      1191      1233
dram[1]:       1337      1424      1310      1353      1355      1329      1871      1440      1878      1843      1817      1816      1611      1357      1390      1367
dram[2]:       1347      1328      1431      1399      1368      1626      1564      1446      1871      1870      1820      1620      1611      1379      1369      1345
dram[3]:       1103      1104      1080      1063      1072      1101      1836      1810      1913      1878      1881      1916      1611      1332      1027      1089
dram[4]:       1723      1739      1660      1592      1699      1673      1713      1637      1869      1917      1848      1871      1657      1680      1661      1666
dram[5]:       1070      1172      1037      1056      1061      1097      1045      1627      1881      1914      1259      1845      1620      1611      1007      1022
dram[6]:       1073      1033      1054      1105      1210      1160      1320      1828      1956      1876      1920      1831      1512      1223      1098      1065
dram[7]:       1047      1048      1191      1035      1626      1197      1626      1520      1912      1918      1824      1069      1869      1530      1082      1030
dram[8]:       1082      1055      1033      1083      1043      1053      1125      1563      1845      1919      1831      1915      1090      1611      1071      1086
dram[9]:       1054      1067      1044      1060      1272      1376      1564      1626      1917      1872      1876      1881      1235      1608      1054      1054
dram[10]:       1264      1244      1270      1240      1626      1272      1188      1223      1917      1880      1512      1883      1827      1836      1140      1232
dram[11]:        996      1106      1050      1046      1096      1210      1035      1395      1918      1881      1921      1821      1332      1611      1018      1059
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=469178 n_nop=464952 n_act=813 n_pre=797 n_ref_event=0 n_req=2467 n_rd=2409 n_rd_L2_A=0 n_write=0 n_wr_bk=222 bw_util=0.01122
n_activity=48790 dram_eff=0.1078
bk0: 247a 466124i bk1: 147a 467120i bk2: 125a 467649i bk3: 164a 466855i bk4: 159a 467398i bk5: 148a 466943i bk6: 138a 467386i bk7: 155a 467182i bk8: 171a 466791i bk9: 232a 466347i bk10: 94a 468207i bk11: 99a 468165i bk12: 176a 467042i bk13: 209a 466479i bk14: 53a 468118i bk15: 92a 467744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.675719
Row_Buffer_Locality_read = 0.686592
Row_Buffer_Locality_write = 0.224138
Bank_Level_Parallism = 1.199665
Bank_Level_Parallism_Col = 1.106705
Bank_Level_Parallism_Ready = 1.018561
write_to_read_ratio_blp_rw_average = 0.082526
GrpLevelPara = 1.087864 

BW Util details:
bwutil = 0.011215 
total_CMD = 469178 
util_bw = 5262 
Wasted_Col = 13562 
Wasted_Row = 9865 
Idle = 440489 

BW Util Bottlenecks: 
RCDc_limit = 11658 
RCDWRc_limit = 345 
WTRc_limit = 422 
RTWc_limit = 614 
CCDLc_limit = 2065 
rwq = 0 
CCDLc_limit_alone = 2019 
WTRc_limit_alone = 400 
RTWc_limit_alone = 590 

Commands details: 
total_CMD = 469178 
n_nop = 464952 
Read = 2409 
Write = 0 
L2_Alloc = 0 
L2_WB = 222 
n_act = 813 
n_pre = 797 
n_ref = 0 
n_req = 2467 
total_req = 2631 

Dual Bus Interface Util: 
issued_total_row = 1610 
issued_total_col = 2631 
Row_Bus_Util =  0.003432 
CoL_Bus_Util = 0.005608 
Either_Row_CoL_Bus_Util = 0.009007 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.003549 
queue_avg = 0.039175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0391749
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=469178 n_nop=463954 n_act=1054 n_pre=1038 n_ref_event=0 n_req=2919 n_rd=2838 n_rd_L2_A=0 n_write=0 n_wr_bk=308 bw_util=0.01341
n_activity=56670 dram_eff=0.111
bk0: 258a 465040i bk1: 226a 466048i bk2: 196a 466729i bk3: 143a 467534i bk4: 257a 464927i bk5: 172a 466889i bk6: 204a 465302i bk7: 158a 466527i bk8: 275a 465349i bk9: 208a 466343i bk10: 102a 467469i bk11: 80a 468260i bk12: 165a 466454i bk13: 150a 466979i bk14: 70a 468219i bk15: 174a 467279i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643371
Row_Buffer_Locality_read = 0.654686
Row_Buffer_Locality_write = 0.246914
Bank_Level_Parallism = 1.291615
Bank_Level_Parallism_Col = 1.172018
Bank_Level_Parallism_Ready = 1.026125
write_to_read_ratio_blp_rw_average = 0.084299
GrpLevelPara = 1.134022 

BW Util details:
bwutil = 0.013411 
total_CMD = 469178 
util_bw = 6292 
Wasted_Col = 16751 
Wasted_Row = 11818 
Idle = 434317 

BW Util Bottlenecks: 
RCDc_limit = 14762 
RCDWRc_limit = 480 
WTRc_limit = 950 
RTWc_limit = 833 
CCDLc_limit = 2666 
rwq = 0 
CCDLc_limit_alone = 2591 
WTRc_limit_alone = 917 
RTWc_limit_alone = 791 

Commands details: 
total_CMD = 469178 
n_nop = 463954 
Read = 2838 
Write = 0 
L2_Alloc = 0 
L2_WB = 308 
n_act = 1054 
n_pre = 1038 
n_ref = 0 
n_req = 2919 
total_req = 3146 

Dual Bus Interface Util: 
issued_total_row = 2092 
issued_total_col = 3146 
Row_Bus_Util =  0.004459 
CoL_Bus_Util = 0.006705 
Either_Row_CoL_Bus_Util = 0.011134 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.002680 
queue_avg = 0.059120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0591204
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=469178 n_nop=463104 n_act=1223 n_pre=1207 n_ref_event=0 n_req=3413 n_rd=3325 n_rd_L2_A=0 n_write=0 n_wr_bk=343 bw_util=0.01564
n_activity=63029 dram_eff=0.1164
bk0: 231a 465856i bk1: 291a 465845i bk2: 205a 465157i bk3: 216a 466318i bk4: 228a 465986i bk5: 248a 466180i bk6: 198a 465079i bk7: 292a 464160i bk8: 260a 465234i bk9: 208a 466440i bk10: 93a 467449i bk11: 175a 467021i bk12: 159a 467325i bk13: 219a 466093i bk14: 127a 467263i bk15: 175a 466984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.645766
Row_Buffer_Locality_read = 0.654737
Row_Buffer_Locality_write = 0.306818
Bank_Level_Parallism = 1.316325
Bank_Level_Parallism_Col = 1.175776
Bank_Level_Parallism_Ready = 1.029021
write_to_read_ratio_blp_rw_average = 0.081742
GrpLevelPara = 1.141522 

BW Util details:
bwutil = 0.015636 
total_CMD = 469178 
util_bw = 7336 
Wasted_Col = 19205 
Wasted_Row = 13265 
Idle = 429372 

BW Util Bottlenecks: 
RCDc_limit = 17067 
RCDWRc_limit = 465 
WTRc_limit = 937 
RTWc_limit = 918 
CCDLc_limit = 3203 
rwq = 0 
CCDLc_limit_alone = 3132 
WTRc_limit_alone = 900 
RTWc_limit_alone = 884 

Commands details: 
total_CMD = 469178 
n_nop = 463104 
Read = 3325 
Write = 0 
L2_Alloc = 0 
L2_WB = 343 
n_act = 1223 
n_pre = 1207 
n_ref = 0 
n_req = 3413 
total_req = 3668 

Dual Bus Interface Util: 
issued_total_row = 2430 
issued_total_col = 3668 
Row_Bus_Util =  0.005179 
CoL_Bus_Util = 0.007818 
Either_Row_CoL_Bus_Util = 0.012946 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.003951 
queue_avg = 0.067676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0676758
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=469178 n_nop=465683 n_act=721 n_pre=705 n_ref_event=0 n_req=1967 n_rd=1926 n_rd_L2_A=0 n_write=0 n_wr_bk=152 bw_util=0.008858
n_activity=42423 dram_eff=0.09797
bk0: 252a 465869i bk1: 186a 466580i bk2: 153a 466849i bk3: 164a 466811i bk4: 39a 468546i bk5: 53a 468626i bk6: 136a 467522i bk7: 97a 467980i bk8: 163a 466522i bk9: 165a 466542i bk10: 123a 467142i bk11: 157a 466708i bk12: 32a 468647i bk13: 39a 468846i bk14: 45a 468969i bk15: 122a 467640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641078
Row_Buffer_Locality_read = 0.649533
Row_Buffer_Locality_write = 0.243902
Bank_Level_Parallism = 1.192434
Bank_Level_Parallism_Col = 1.103668
Bank_Level_Parallism_Ready = 1.012416
write_to_read_ratio_blp_rw_average = 0.058706
GrpLevelPara = 1.085930 

BW Util details:
bwutil = 0.008858 
total_CMD = 469178 
util_bw = 4156 
Wasted_Col = 11725 
Wasted_Row = 8864 
Idle = 444433 

BW Util Bottlenecks: 
RCDc_limit = 10502 
RCDWRc_limit = 234 
WTRc_limit = 327 
RTWc_limit = 318 
CCDLc_limit = 1625 
rwq = 0 
CCDLc_limit_alone = 1588 
WTRc_limit_alone = 311 
RTWc_limit_alone = 297 

Commands details: 
total_CMD = 469178 
n_nop = 465683 
Read = 1926 
Write = 0 
L2_Alloc = 0 
L2_WB = 152 
n_act = 721 
n_pre = 705 
n_ref = 0 
n_req = 1967 
total_req = 2078 

Dual Bus Interface Util: 
issued_total_row = 1426 
issued_total_col = 2078 
Row_Bus_Util =  0.003039 
CoL_Bus_Util = 0.004429 
Either_Row_CoL_Bus_Util = 0.007449 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.002575 
queue_avg = 0.034982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0349825
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=469178 n_nop=464764 n_act=913 n_pre=897 n_ref_event=0 n_req=2443 n_rd=2380 n_rd_L2_A=0 n_write=0 n_wr_bk=244 bw_util=0.01119
n_activity=49891 dram_eff=0.1052
bk0: 224a 466017i bk1: 215a 466154i bk2: 145a 467115i bk3: 154a 467236i bk4: 160a 467181i bk5: 122a 467603i bk6: 162a 466713i bk7: 116a 466990i bk8: 174a 466594i bk9: 176a 466462i bk10: 110a 467233i bk11: 153a 466889i bk12: 183a 466369i bk13: 136a 467248i bk14: 63a 468137i bk15: 87a 467912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.632419
Row_Buffer_Locality_read = 0.644118
Row_Buffer_Locality_write = 0.190476
Bank_Level_Parallism = 1.233149
Bank_Level_Parallism_Col = 1.122768
Bank_Level_Parallism_Ready = 1.029145
write_to_read_ratio_blp_rw_average = 0.081924
GrpLevelPara = 1.099756 

BW Util details:
bwutil = 0.011186 
total_CMD = 469178 
util_bw = 5248 
Wasted_Col = 14845 
Wasted_Row = 10576 
Idle = 438509 

BW Util Bottlenecks: 
RCDc_limit = 13035 
RCDWRc_limit = 390 
WTRc_limit = 520 
RTWc_limit = 641 
CCDLc_limit = 2208 
rwq = 0 
CCDLc_limit_alone = 2160 
WTRc_limit_alone = 496 
RTWc_limit_alone = 617 

Commands details: 
total_CMD = 469178 
n_nop = 464764 
Read = 2380 
Write = 0 
L2_Alloc = 0 
L2_WB = 244 
n_act = 913 
n_pre = 897 
n_ref = 0 
n_req = 2443 
total_req = 2624 

Dual Bus Interface Util: 
issued_total_row = 1810 
issued_total_col = 2624 
Row_Bus_Util =  0.003858 
CoL_Bus_Util = 0.005593 
Either_Row_CoL_Bus_Util = 0.009408 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.004531 
queue_avg = 0.045068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0450682
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=469178 n_nop=466401 n_act=551 n_pre=535 n_ref_event=0 n_req=1576 n_rd=1531 n_rd_L2_A=0 n_write=0 n_wr_bk=167 bw_util=0.007238
n_activity=33972 dram_eff=0.09996
bk0: 156a 467022i bk1: 119a 467768i bk2: 121a 467422i bk3: 69a 467920i bk4: 126a 467023i bk5: 120a 467723i bk6: 157a 466954i bk7: 81a 468182i bk8: 65a 468265i bk9: 69a 468427i bk10: 44a 468466i bk11: 24a 468807i bk12: 64a 468439i bk13: 81a 468028i bk14: 119a 467757i bk15: 116a 467560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.659264
Row_Buffer_Locality_read = 0.674069
Row_Buffer_Locality_write = 0.155556
Bank_Level_Parallism = 1.177288
Bank_Level_Parallism_Col = 1.098043
Bank_Level_Parallism_Ready = 1.010557
write_to_read_ratio_blp_rw_average = 0.094869
GrpLevelPara = 1.085378 

BW Util details:
bwutil = 0.007238 
total_CMD = 469178 
util_bw = 3396 
Wasted_Col = 9294 
Wasted_Row = 6949 
Idle = 449539 

BW Util Bottlenecks: 
RCDc_limit = 7875 
RCDWRc_limit = 308 
WTRc_limit = 300 
RTWc_limit = 447 
CCDLc_limit = 1395 
rwq = 0 
CCDLc_limit_alone = 1350 
WTRc_limit_alone = 279 
RTWc_limit_alone = 423 

Commands details: 
total_CMD = 469178 
n_nop = 466401 
Read = 1531 
Write = 0 
L2_Alloc = 0 
L2_WB = 167 
n_act = 551 
n_pre = 535 
n_ref = 0 
n_req = 1576 
total_req = 1698 

Dual Bus Interface Util: 
issued_total_row = 1086 
issued_total_col = 1698 
Row_Bus_Util =  0.002315 
CoL_Bus_Util = 0.003619 
Either_Row_CoL_Bus_Util = 0.005919 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.002521 
queue_avg = 0.027783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0277826
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=469178 n_nop=464775 n_act=926 n_pre=910 n_ref_event=0 n_req=2414 n_rd=2353 n_rd_L2_A=0 n_write=0 n_wr_bk=225 bw_util=0.01099
n_activity=51649 dram_eff=0.09983
bk0: 237a 465679i bk1: 218a 465950i bk2: 149a 466713i bk3: 139a 466739i bk4: 99a 467601i bk5: 122a 467933i bk6: 243a 465836i bk7: 212a 466314i bk8: 183a 466099i bk9: 157a 466658i bk10: 76a 467871i bk11: 74a 467813i bk12: 76a 468262i bk13: 70a 468324i bk14: 225a 466100i bk15: 73a 467702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.621375
Row_Buffer_Locality_read = 0.634084
Row_Buffer_Locality_write = 0.131148
Bank_Level_Parallism = 1.223403
Bank_Level_Parallism_Col = 1.116513
Bank_Level_Parallism_Ready = 1.019668
write_to_read_ratio_blp_rw_average = 0.080689
GrpLevelPara = 1.094916 

BW Util details:
bwutil = 0.010989 
total_CMD = 469178 
util_bw = 5156 
Wasted_Col = 14988 
Wasted_Row = 11025 
Idle = 438009 

BW Util Bottlenecks: 
RCDc_limit = 13269 
RCDWRc_limit = 399 
WTRc_limit = 405 
RTWc_limit = 690 
CCDLc_limit = 2069 
rwq = 0 
CCDLc_limit_alone = 2011 
WTRc_limit_alone = 385 
RTWc_limit_alone = 652 

Commands details: 
total_CMD = 469178 
n_nop = 464775 
Read = 2353 
Write = 0 
L2_Alloc = 0 
L2_WB = 225 
n_act = 926 
n_pre = 910 
n_ref = 0 
n_req = 2414 
total_req = 2578 

Dual Bus Interface Util: 
issued_total_row = 1836 
issued_total_col = 2578 
Row_Bus_Util =  0.003913 
CoL_Bus_Util = 0.005495 
Either_Row_CoL_Bus_Util = 0.009384 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.002498 
queue_avg = 0.043335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0433354
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=469178 n_nop=464509 n_act=983 n_pre=967 n_ref_event=0 n_req=2528 n_rd=2450 n_rd_L2_A=0 n_write=0 n_wr_bk=284 bw_util=0.01165
n_activity=53742 dram_eff=0.1017
bk0: 210a 465885i bk1: 145a 466690i bk2: 242a 466276i bk3: 169a 466539i bk4: 146a 466943i bk5: 164a 466410i bk6: 111a 467522i bk7: 138a 466564i bk8: 108a 467154i bk9: 108a 467789i bk10: 172a 466437i bk11: 131a 467150i bk12: 165a 466768i bk13: 102a 467813i bk14: 188a 466296i bk15: 151a 467121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617089
Row_Buffer_Locality_read = 0.629796
Row_Buffer_Locality_write = 0.217949
Bank_Level_Parallism = 1.239911
Bank_Level_Parallism_Col = 1.131156
Bank_Level_Parallism_Ready = 1.026153
write_to_read_ratio_blp_rw_average = 0.090387
GrpLevelPara = 1.102174 

BW Util details:
bwutil = 0.011654 
total_CMD = 469178 
util_bw = 5468 
Wasted_Col = 15731 
Wasted_Row = 11457 
Idle = 436522 

BW Util Bottlenecks: 
RCDc_limit = 13927 
RCDWRc_limit = 475 
WTRc_limit = 552 
RTWc_limit = 646 
CCDLc_limit = 2334 
rwq = 0 
CCDLc_limit_alone = 2256 
WTRc_limit_alone = 483 
RTWc_limit_alone = 637 

Commands details: 
total_CMD = 469178 
n_nop = 464509 
Read = 2450 
Write = 0 
L2_Alloc = 0 
L2_WB = 284 
n_act = 983 
n_pre = 967 
n_ref = 0 
n_req = 2528 
total_req = 2734 

Dual Bus Interface Util: 
issued_total_row = 1950 
issued_total_col = 2734 
Row_Bus_Util =  0.004156 
CoL_Bus_Util = 0.005827 
Either_Row_CoL_Bus_Util = 0.009951 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.003213 
queue_avg = 0.048787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0487875
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=469178 n_nop=465852 n_act=717 n_pre=701 n_ref_event=0 n_req=1842 n_rd=1816 n_rd_L2_A=0 n_write=0 n_wr_bk=103 bw_util=0.00818
n_activity=41378 dram_eff=0.09275
bk0: 129a 467268i bk1: 77a 468164i bk2: 53a 468651i bk3: 56a 468482i bk4: 99a 467648i bk5: 165a 467169i bk6: 227a 465672i bk7: 231a 465318i bk8: 59a 467866i bk9: 105a 467532i bk10: 19a 468963i bk11: 18a 468964i bk12: 131a 467645i bk13: 74a 468102i bk14: 213a 465844i bk15: 160a 466817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617264
Row_Buffer_Locality_read = 0.624449
Row_Buffer_Locality_write = 0.115385
Bank_Level_Parallism = 1.195734
Bank_Level_Parallism_Col = 1.109108
Bank_Level_Parallism_Ready = 1.017107
write_to_read_ratio_blp_rw_average = 0.048861
GrpLevelPara = 1.092906 

BW Util details:
bwutil = 0.008180 
total_CMD = 469178 
util_bw = 3838 
Wasted_Col = 11502 
Wasted_Row = 8894 
Idle = 444944 

BW Util Bottlenecks: 
RCDc_limit = 10576 
RCDWRc_limit = 180 
WTRc_limit = 223 
RTWc_limit = 287 
CCDLc_limit = 1485 
rwq = 0 
CCDLc_limit_alone = 1473 
WTRc_limit_alone = 219 
RTWc_limit_alone = 279 

Commands details: 
total_CMD = 469178 
n_nop = 465852 
Read = 1816 
Write = 0 
L2_Alloc = 0 
L2_WB = 103 
n_act = 717 
n_pre = 701 
n_ref = 0 
n_req = 1842 
total_req = 1919 

Dual Bus Interface Util: 
issued_total_row = 1418 
issued_total_col = 1919 
Row_Bus_Util =  0.003022 
CoL_Bus_Util = 0.004090 
Either_Row_CoL_Bus_Util = 0.007089 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.003307 
queue_avg = 0.032591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.032591
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=469178 n_nop=464886 n_act=849 n_pre=833 n_ref_event=0 n_req=2440 n_rd=2374 n_rd_L2_A=0 n_write=0 n_wr_bk=246 bw_util=0.01117
n_activity=49895 dram_eff=0.105
bk0: 187a 465690i bk1: 127a 467359i bk2: 163a 466767i bk3: 224a 466519i bk4: 146a 466950i bk5: 98a 467932i bk6: 145a 466659i bk7: 198a 466772i bk8: 32a 468741i bk9: 115a 467238i bk10: 233a 466068i bk11: 256a 465960i bk12: 69a 468490i bk13: 80a 468151i bk14: 217a 466472i bk15: 84a 468164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.658197
Row_Buffer_Locality_read = 0.668913
Row_Buffer_Locality_write = 0.272727
Bank_Level_Parallism = 1.209616
Bank_Level_Parallism_Col = 1.119961
Bank_Level_Parallism_Ready = 1.020114
write_to_read_ratio_blp_rw_average = 0.081526
GrpLevelPara = 1.098218 

BW Util details:
bwutil = 0.011168 
total_CMD = 469178 
util_bw = 5240 
Wasted_Col = 14165 
Wasted_Row = 10294 
Idle = 439479 

BW Util Bottlenecks: 
RCDc_limit = 12167 
RCDWRc_limit = 370 
WTRc_limit = 468 
RTWc_limit = 644 
CCDLc_limit = 2199 
rwq = 0 
CCDLc_limit_alone = 2115 
WTRc_limit_alone = 416 
RTWc_limit_alone = 612 

Commands details: 
total_CMD = 469178 
n_nop = 464886 
Read = 2374 
Write = 0 
L2_Alloc = 0 
L2_WB = 246 
n_act = 849 
n_pre = 833 
n_ref = 0 
n_req = 2440 
total_req = 2620 

Dual Bus Interface Util: 
issued_total_row = 1682 
issued_total_col = 2620 
Row_Bus_Util =  0.003585 
CoL_Bus_Util = 0.005584 
Either_Row_CoL_Bus_Util = 0.009148 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.002330 
queue_avg = 0.044369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0443691
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=469178 n_nop=462689 n_act=1399 n_pre=1383 n_ref_event=0 n_req=3520 n_rd=3432 n_rd_L2_A=0 n_write=0 n_wr_bk=312 bw_util=0.01596
n_activity=68787 dram_eff=0.1089
bk0: 168a 466974i bk1: 194a 466682i bk2: 226a 466098i bk3: 193a 467002i bk4: 247a 465265i bk5: 145a 466648i bk6: 367a 462453i bk7: 333a 462896i bk8: 72a 467542i bk9: 211a 466457i bk10: 198a 466536i bk11: 207a 465746i bk12: 176a 466357i bk13: 144a 467057i bk14: 255a 464529i bk15: 296a 464456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.606534
Row_Buffer_Locality_read = 0.618298
Row_Buffer_Locality_write = 0.147727
Bank_Level_Parallism = 1.340930
Bank_Level_Parallism_Col = 1.172868
Bank_Level_Parallism_Ready = 1.031026
write_to_read_ratio_blp_rw_average = 0.077318
GrpLevelPara = 1.141190 

BW Util details:
bwutil = 0.015960 
total_CMD = 469178 
util_bw = 7488 
Wasted_Col = 21336 
Wasted_Row = 14593 
Idle = 425761 

BW Util Bottlenecks: 
RCDc_limit = 19572 
RCDWRc_limit = 571 
WTRc_limit = 751 
RTWc_limit = 1058 
CCDLc_limit = 3061 
rwq = 0 
CCDLc_limit_alone = 2981 
WTRc_limit_alone = 721 
RTWc_limit_alone = 1008 

Commands details: 
total_CMD = 469178 
n_nop = 462689 
Read = 3432 
Write = 0 
L2_Alloc = 0 
L2_WB = 312 
n_act = 1399 
n_pre = 1383 
n_ref = 0 
n_req = 3520 
total_req = 3744 

Dual Bus Interface Util: 
issued_total_row = 2782 
issued_total_col = 3744 
Row_Bus_Util =  0.005930 
CoL_Bus_Util = 0.007980 
Either_Row_CoL_Bus_Util = 0.013831 
Issued_on_Two_Bus_Simul_Util = 0.000079 
issued_two_Eff = 0.005702 
queue_avg = 0.071158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0711585
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=469178 n_nop=467178 n_act=405 n_pre=389 n_ref_event=0 n_req=1128 n_rd=1101 n_rd_L2_A=0 n_write=0 n_wr_bk=106 bw_util=0.005145
n_activity=26052 dram_eff=0.09266
bk0: 34a 468704i bk1: 99a 468111i bk2: 54a 468741i bk3: 83a 468561i bk4: 39a 469048i bk5: 114a 467056i bk6: 111a 467164i bk7: 75a 467946i bk8: 59a 468115i bk9: 81a 467974i bk10: 40a 468848i bk11: 13a 468989i bk12: 59a 468606i bk13: 75a 467910i bk14: 70a 468026i bk15: 95a 468046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.651596
Row_Buffer_Locality_read = 0.663942
Row_Buffer_Locality_write = 0.148148
Bank_Level_Parallism = 1.145512
Bank_Level_Parallism_Col = 1.081410
Bank_Level_Parallism_Ready = 1.009934
write_to_read_ratio_blp_rw_average = 0.076396
GrpLevelPara = 1.065324 

BW Util details:
bwutil = 0.005145 
total_CMD = 469178 
util_bw = 2414 
Wasted_Col = 6784 
Wasted_Row = 5178 
Idle = 454802 

BW Util Bottlenecks: 
RCDc_limit = 5899 
RCDWRc_limit = 192 
WTRc_limit = 145 
RTWc_limit = 214 
CCDLc_limit = 963 
rwq = 0 
CCDLc_limit_alone = 953 
WTRc_limit_alone = 137 
RTWc_limit_alone = 212 

Commands details: 
total_CMD = 469178 
n_nop = 467178 
Read = 1101 
Write = 0 
L2_Alloc = 0 
L2_WB = 106 
n_act = 405 
n_pre = 389 
n_ref = 0 
n_req = 1128 
total_req = 1207 

Dual Bus Interface Util: 
issued_total_row = 794 
issued_total_col = 1207 
Row_Bus_Util =  0.001692 
CoL_Bus_Util = 0.002573 
Either_Row_CoL_Bus_Util = 0.004263 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.000500 
queue_avg = 0.019214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0192145

========= L2 cache stats =========
L2_cache_bank[0]: Access = 66729, Miss = 1217, Miss_rate = 0.018, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[1]: Access = 61913, Miss = 1428, Miss_rate = 0.023, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[2]: Access = 69979, Miss = 2443, Miss_rate = 0.035, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[3]: Access = 51406, Miss = 1186, Miss_rate = 0.023, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[4]: Access = 69755, Miss = 2361, Miss_rate = 0.034, Pending_hits = 242, Reservation_fails = 0
L2_cache_bank[5]: Access = 55113, Miss = 1757, Miss_rate = 0.032, Pending_hits = 95, Reservation_fails = 0
L2_cache_bank[6]: Access = 63153, Miss = 1036, Miss_rate = 0.016, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[7]: Access = 63918, Miss = 1119, Miss_rate = 0.018, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[8]: Access = 74337, Miss = 1447, Miss_rate = 0.019, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[9]: Access = 49767, Miss = 1135, Miss_rate = 0.023, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[10]: Access = 59432, Miss = 536, Miss_rate = 0.009, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[11]: Access = 56324, Miss = 1100, Miss_rate = 0.020, Pending_hits = 106, Reservation_fails = 0
L2_cache_bank[12]: Access = 55207, Miss = 1109, Miss_rate = 0.020, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[13]: Access = 65787, Miss = 1385, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[14]: Access = 53194, Miss = 925, Miss_rate = 0.017, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[15]: Access = 60124, Miss = 1917, Miss_rate = 0.032, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[16]: Access = 60673, Miss = 987, Miss_rate = 0.016, Pending_hits = 65, Reservation_fails = 0
L2_cache_bank[17]: Access = 59442, Miss = 893, Miss_rate = 0.015, Pending_hits = 75, Reservation_fails = 0
L2_cache_bank[18]: Access = 63871, Miss = 2510, Miss_rate = 0.039, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[19]: Access = 60932, Miss = 817, Miss_rate = 0.013, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[20]: Access = 63352, Miss = 2194, Miss_rate = 0.035, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[21]: Access = 68774, Miss = 1688, Miss_rate = 0.025, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[22]: Access = 62972, Miss = 1051, Miss_rate = 0.017, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[23]: Access = 50831, Miss = 196, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1466985
L2_total_cache_misses = 32437
L2_total_cache_miss_rate = 0.0221
L2_total_cache_pending_hits = 2502
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1144797
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10055
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17880
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 287249
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4118
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1175211
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291774
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.224
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1466985
icnt_total_pkts_simt_to_mem=1466985
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 222.523
	minimum = 5
	maximum = 957
Network latency average = 65.3581
	minimum = 5
	maximum = 360
Slowest packet = 2450289
Flit latency average = 65.3581
	minimum = 5
	maximum = 360
Slowest flit = 2611134
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.307445
	minimum = 0.241517 (at node 5)
	maximum = 0.43858 (at node 11)
Accepted packet rate average = 0.307445
	minimum = 0.241517 (at node 5)
	maximum = 0.43858 (at node 11)
Injected flit rate average = 0.307445
	minimum = 0.241517 (at node 5)
	maximum = 0.43858 (at node 11)
Accepted flit rate average= 0.307445
	minimum = 0.241517 (at node 5)
	maximum = 0.43858 (at node 11)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 102.9 (15 samples)
	minimum = 5 (15 samples)
	maximum = 609.067 (15 samples)
Network latency average = 57.4422 (15 samples)
	minimum = 5 (15 samples)
	maximum = 442.933 (15 samples)
Flit latency average = 57.4422 (15 samples)
	minimum = 5 (15 samples)
	maximum = 442.933 (15 samples)
Fragmentation average = 0 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0 (15 samples)
Injected packet rate average = 0.0986799 (15 samples)
	minimum = 0.0749175 (15 samples)
	maximum = 0.193556 (15 samples)
Accepted packet rate average = 0.0986799 (15 samples)
	minimum = 0.0749175 (15 samples)
	maximum = 0.193556 (15 samples)
Injected flit rate average = 0.0986799 (15 samples)
	minimum = 0.0749175 (15 samples)
	maximum = 0.193556 (15 samples)
Accepted flit rate average = 0.0986799 (15 samples)
	minimum = 0.0749175 (15 samples)
	maximum = 0.193556 (15 samples)
Injected packet size average = 1 (15 samples)
Accepted packet size average = 1 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 59 sec (119 sec)
gpgpu_simulation_rate = 209107 (inst/sec)
gpgpu_simulation_rate = 2234 (cycle/sec)
gpgpu_silicon_slowdown = 634288x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff9a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff9a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff998..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff990..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcf3ff98c..

GPGPU-Sim PTX: cudaLaunch for 0x0x562bf02d0f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 6295
gpu_sim_insn = 1122762
gpu_ipc =     178.3577
gpu_tot_sim_cycle = 272236
gpu_tot_sim_insn = 26006556
gpu_tot_ipc =      95.5294
gpu_tot_issued_cta = 2048
gpu_occupancy = 58.4200% 
gpu_tot_occupancy = 68.7846% 
max_total_param_size = 0
gpu_stall_dramfull = 13986
gpu_stall_icnt2sh    = 15186
partiton_level_parallism =       0.7759
partiton_level_parallism_total  =       5.4066
partiton_level_parallism_util =       4.7097
partiton_level_parallism_util_total  =       9.8749
L2_BW  =      35.1803 GB/Sec
L2_BW_total  =     245.1565 GB/Sec
gpu_total_sim_rate=214930

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 2048, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1412, 1325, 1083, 1358, 1051, 1203, 1170, 1168, 1621, 1061, 1203, 994, 1289, 1155, 1093, 1333, 1305, 1381, 1676, 1545, 1677, 1919, 1565, 1544, 1490, 1316, 1404, 1524, 1500, 1513, 1513, 1677, 921, 1041, 1293, 1392, 1218, 1217, 987, 944, 878, 1087, 855, 1449, 1241, 1164, 1174, 1220, 1230, 1351, 1176, 1022, 1352, 1176, 945, 945, 1264, 956, 1253, 1253, 1132, 1088, 889, 944, 
gpgpu_n_tot_thrd_icount = 68264448
gpgpu_n_tot_w_icount = 2133264
gpgpu_n_stall_shd_mem = 1546544
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1177259
gpgpu_n_mem_write_global = 294610
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996130
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2802651	W0_Idle:1777999	W0_Scoreboard:9611359	W1:449584	W2:213058	W3:149643	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
single_issue_nums: WS0:484849	WS1:483390	WS2:484607	WS3:486776	
dual_issue_nums: WS0:24150	WS1:24185	WS2:24145	WS3:24341	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9418072 {8:1177259,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11784400 {40:294610,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47090360 {40:1177259,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2356880 {8:294610,}
maxmflatency = 1956 
max_icnt2mem_latency = 1783 
maxmrqlatency = 93 
max_icnt2sh_latency = 531 
averagemflatency = 563 
avg_icnt2mem_latency = 391 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 45 
mrq_lat_table:20151 	243 	319 	2248 	5449 	326 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	378054 	238346 	789441 	66028 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	123548 	111530 	53458 	49265 	61043 	111126 	286776 	672148 	2975 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	370524 	533457 	244013 	116983 	67304 	62686 	76513 	389 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	210 	41 	136 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        15        12        12        17        24        23        11        26         7        28        18        19        10        13         9        16 
dram[1]:        12        14        31        18         9        11        13         9        15        12        12        15         8        13        12        14 
dram[2]:        16        14         9        14        17        17        12        12        14        11         9        14        11        15        17        13 
dram[3]:        13        17         9        14        12        14        11         8        10        15         9        10         6        17        12        13 
dram[4]:         9        13         9        10        20        18        20        12         7        10         8         9        13         9        13        23 
dram[5]:         9        20        13         7        23        25        22        17         8         7         5         5        10         8        15        12 
dram[6]:        11        13        17        20        17        37        11        16        10        10         8         6        19        17        10         6 
dram[7]:        14        10        17        10        16        21         9         7         6        11         9         7        10         6         8        12 
dram[8]:        10        10        10        10        12        12        10        10         5         9         8         7        10         8         9        12 
dram[9]:        13        15        10        13        17        15        10        19         8         8        21        13        25        10        12        10 
dram[10]:        32        23        17        20        13        16        16        12         4        12        17         9         7         7        12        22 
dram[11]:        10        16        11        30        18        14         8         6         6         8        11         6         8         6        10        17 
maximum service time to same row:
dram[0]:     11294     11597     16062     14188     14511      7425      5975     11336      9373      6239     10966     18346      7446      6191     26040      8111 
dram[1]:      9336     12465     14908     19865      8367      9689      7970      9217      6128      9823     10726      7287      5971     10143     14958     11852 
dram[2]:      9697      9345     14148     22112      9652     12436     13126     16387      7513      7333      6630     15375     21216     21365     11166     17412 
dram[3]:      6376     12293     14299     12973     18761     31273     10827      9477      7109      6703      8629     11791     13164     32705     37947      8650 
dram[4]:      6865     13284     22074      8108     10333     14185     20981     12159     14223     16293     10116     17212      8092      7902     28482     17497 
dram[5]:     14075      8767      6463     10008     12239     22189     10028     12321      8471     10552      7065     18951     19729     21296     10281     12892 
dram[6]:      6956     11688      7044     12667     18526     27278     15030      6172      5947      6815      7236     10809     15509     13852      6177     16921 
dram[7]:      7080     11696      9784     12377     16590     13582      6490      9338      7459      8698      6312      6386     13734      6222      8504      7043 
dram[8]:      6454      7438     21628     29833     12394     16643      8911     11010     13818      6855     23518     19566      8600     17476      8751      9962 
dram[9]:      6775     22433      8433     12529     12867     22332      6944     20368     32612      6034     15446      6057     22106      8831      6185     14286 
dram[10]:     10181      7884     10507     11446      7858      6311      6010      6009      7391      6832     10945      5969      7260      9926      6133     10529 
dram[11]:     20299      9293     20972     31131     50719     14022      8540      8887     22517      8907     23181     14941     16041      6474      9375     20591 
average row accesses per activate:
dram[0]:  2.975904  2.709091  3.421053  3.107143  3.813953  2.610169  3.108696  3.326531  2.750000  3.246575  4.272727  3.666667  3.034483  2.985714  2.416667  3.090909 
dram[1]:  2.348214  2.734940  3.763636  3.923077  2.533333  3.017241  2.315789  2.447761  2.835052  3.179105  3.000000  3.739130  2.338028  2.586207  3.166667  3.580000 
dram[2]:  2.732558  3.306818  2.135922  3.157143  3.038961  3.513889  2.214286  2.487805  2.633663  3.151515  2.750000  3.142857  3.382979  2.772152  2.680000  3.290909 
dram[3]:  2.965517  3.015873  2.706897  3.125000  3.909091  4.916667  2.914894  2.852941  2.181818  2.323944  2.339623  2.343284  3.000000  4.555555  7.500000  2.711111 
dram[4]:  2.590909  2.855263  2.788461  3.478261  3.215686  2.904762  2.934426  2.607843  2.521127  2.478873  2.075472  2.508197  2.541667  2.775510  2.875000  3.000000 
dram[5]:  2.839286  3.647059  2.777778  2.322581  2.454545  3.444444  3.113208  3.652174  2.954545  4.111111  2.315789  2.400000  3.047619  2.382353  3.184211  2.833333 
dram[6]:  2.526316  2.546512  2.793103  2.442623  3.057143  4.300000  2.673913  2.842105  2.259259  2.415385  2.375000  2.135135  3.478261  3.217391  2.722892  1.948718 
dram[7]:  2.564706  2.428571  3.337838  2.529412  2.814815  2.542857  2.974359  2.276923  2.054545  2.918919  2.306667  2.339286  2.933333  2.942857  2.461539  2.814815 
dram[8]:  2.632653  3.080000  4.583333  3.333333  2.536585  3.166667  2.473118  2.313725  1.843750  2.560976  4.750000  2.571429  3.046512  2.466667  2.377778  2.500000 
dram[9]:  2.662500  2.804348  2.546875  3.200000  3.224490  3.678571  2.292308  3.311476  3.800000  2.547170  2.785714  3.059524  4.928571  2.962963  2.986301  3.230769 
dram[10]:  3.090909  3.046875  2.948718  3.464286  2.663265  2.639344  2.189655  2.217949  2.138889  3.028571  2.869565  2.156250  2.315789  2.482759  2.288136  2.504132 
dram[11]:  2.833333  3.413793  5.090909  5.312500  9.750000  2.250000  2.294118  2.375000  2.034483  2.612903  5.714286  2.166667  4.066667  2.111111  2.571429  3.064516 
average row locality = 28746/10401 = 2.763773
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       247       147       125       164       159       148       138       155       175       236        94        99       176       209        53        92 
dram[1]:       258       226       196       143       257       172       204       158       275       212       114        84       165       150        70       174 
dram[2]:       231       291       205       216       228       248       198       292       264       208       105       175       159       219       127       175 
dram[3]:       252       186       153       164        39        53       136        97       167       165       123       157        32        39        45       122 
dram[4]:       224       215       145       154       160       122       162       116       178       176       110       153       183       136        63        87 
dram[5]:       156       119       121        69       126       120       157        81        65        73        44        24        64        81       119       116 
dram[6]:       237       218       149       139        99       122       243       212       183       157        76        78        76        70       225        73 
dram[7]:       210       145       242       169       146       164       111       138       112       108       172       131       165       102       188       151 
dram[8]:       129        77        53        56        99       165       227       231        59       105        19        18       131        74       213       160 
dram[9]:       187       127       163       224       146        98       145       198        36       127       233       256        69        80       217        84 
dram[10]:       168       194       226       193       247       145       367       333        76       211       198       207       176       144       255       296 
dram[11]:        34        99        54        83        39       114       111        75        59        81        40        13        59        75        70        95 
total dram reads = 28019
bank skew: 367/13 = 28.23
chip skew: 3436/1101 = 3.12
number of total write accesses:
dram[0]:         0         7        20        39        20        24        20        29         4         4         0         0         0         0        19        36 
dram[1]:        19         4        41        36        35        12        59        24         0         4        24         8         4         0        23        19 
dram[2]:        15         0        57        20        23        20        72        56         8         0        20         4         0         0        28        24 
dram[3]:        24        16        16        33        16        23         4         0         4         0         4         0         4         8         0         0 
dram[4]:        15         8         0        23        15         0        68        65         4         0         0         0         0         0        23        23 
dram[5]:         8        15        15        11        35        16        32        12         0         4         0         0         0         0         8        11 
dram[6]:        12         4        44        34        31        27        12        16         0         0         0         4        16        13         4        12 
dram[7]:        32        31        18        12        24        52        20        33         4         0         4         0        35         4        11         4 
dram[8]:         0         0         8        16        20        24        12        19         0         0         0         0         0         0         4         0 
dram[9]:        91         8         0         0        44        19        16        16         8        32         4         4         0         0         4         0 
dram[10]:         8         4        16         4        52        52        43        48         4         4         0         0         0         0        55        26 
dram[11]:         0         0         7         7         0        48        24         4         0         0         0         0         8         4         8         0 
total dram writes = 2732
min_bank_accesses = 0!
chip skew: 347/103 = 3.37
average mf latency per bank:
dram[0]:      12373     18870     20967     13924     13668     16959     17482     14794     26686     16714    110173     99157     49120     29128     33360     20275
dram[1]:      12980     13588     13731     15781     12094     15063     11535     13728     15287     18926     79819     50333     47142     60666     25008     12107
dram[2]:      14784     10114     12586     14127     12545     12891     11582     10091     18254     22197     90480     50659     35304     35280     17264     14459
dram[3]:      11575     14448     19565     15301     45020     39836     20391     24986     23501     26194     62620     51772    214323    163803     56027     21630
dram[4]:      14584     21410     24564     21425     16086     26524     13962     23146     33008     29258     78729    102023     60819     81311     31633     24199
dram[5]:      17617     27035     16999     31536     17984     16448     16704     32589     61717     48410    124379    223368    120965     74516     18470     25447
dram[6]:      13803     15700     15292     16738     21696     15761     10764     11790     53534     26131     48355     79511     61437     78694     12421     28587
dram[7]:      13636     19025     10997     13668     16180     15274     21665     15839     32815     40729     46829     34032     24036     44241     14807     16699
dram[8]:      25549     42367     35284     45108     26605     15073     11390     11514     74209     50369    303756    435434     35505     91375     11130     16362
dram[9]:      10622     21485     17247     11793     17385     21267     16712     15149     81146     26450     33508     29947     98307    109450     13659     22571
dram[10]:      22034     17705     14346     14691     10439     15510      8343      6536     59888     20468     36055     47822     54903     51740      9870     10205
dram[11]:      64393     26822     44118     31997     48817     17695     18075     36741     59245     47034    171811    516295    106573     82939     35089     27190
maximum mf latency per bank:
dram[0]:       1289      1238      1232      1218      1276      1297      1301      1619      1876      1881      1871      1872      1530      1296      1191      1233
dram[1]:       1337      1424      1310      1353      1355      1329      1871      1440      1878      1843      1817      1816      1611      1357      1390      1367
dram[2]:       1347      1328      1431      1399      1368      1626      1564      1446      1871      1870      1820      1620      1611      1379      1369      1345
dram[3]:       1103      1104      1080      1063      1072      1101      1836      1810      1913      1878      1881      1916      1611      1332      1027      1089
dram[4]:       1723      1739      1660      1592      1699      1673      1713      1637      1869      1917      1848      1871      1657      1680      1661      1666
dram[5]:       1070      1172      1037      1056      1061      1097      1045      1627      1881      1914      1259      1845      1620      1611      1007      1022
dram[6]:       1073      1033      1054      1105      1210      1160      1320      1828      1956      1876      1920      1831      1512      1223      1098      1065
dram[7]:       1047      1048      1191      1035      1626      1197      1626      1520      1912      1918      1824      1069      1869      1530      1082      1030
dram[8]:       1082      1055      1033      1083      1043      1053      1125      1563      1845      1919      1831      1915      1090      1611      1071      1086
dram[9]:       1054      1067      1044      1060      1272      1376      1564      1626      1917      1872      1876      1881      1235      1608      1054      1054
dram[10]:       1264      1244      1270      1240      1626      1272      1188      1223      1917      1880      1512      1883      1827      1836      1140      1232
dram[11]:        996      1106      1050      1046      1096      1210      1035      1395      1918      1881      1921      1821      1332      1611      1018      1059
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=480283 n_nop=476049 n_act=813 n_pre=797 n_ref_event=0 n_req=2475 n_rd=2417 n_rd_L2_A=0 n_write=0 n_wr_bk=222 bw_util=0.01099
n_activity=48899 dram_eff=0.1079
bk0: 247a 477229i bk1: 147a 478225i bk2: 125a 478754i bk3: 164a 477960i bk4: 159a 478503i bk5: 148a 478048i bk6: 138a 478491i bk7: 155a 478287i bk8: 175a 477896i bk9: 236a 477452i bk10: 94a 479312i bk11: 99a 479270i bk12: 176a 478147i bk13: 209a 477584i bk14: 53a 479223i bk15: 92a 478849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.676768
Row_Buffer_Locality_read = 0.687629
Row_Buffer_Locality_write = 0.224138
Bank_Level_Parallism = 1.199606
Bank_Level_Parallism_Col = 1.106654
Bank_Level_Parallism_Ready = 1.018505
write_to_read_ratio_blp_rw_average = 0.082486
GrpLevelPara = 1.087822 

BW Util details:
bwutil = 0.010989 
total_CMD = 480283 
util_bw = 5278 
Wasted_Col = 13562 
Wasted_Row = 9865 
Idle = 451578 

BW Util Bottlenecks: 
RCDc_limit = 11658 
RCDWRc_limit = 345 
WTRc_limit = 422 
RTWc_limit = 614 
CCDLc_limit = 2065 
rwq = 0 
CCDLc_limit_alone = 2019 
WTRc_limit_alone = 400 
RTWc_limit_alone = 590 

Commands details: 
total_CMD = 480283 
n_nop = 476049 
Read = 2417 
Write = 0 
L2_Alloc = 0 
L2_WB = 222 
n_act = 813 
n_pre = 797 
n_ref = 0 
n_req = 2475 
total_req = 2639 

Dual Bus Interface Util: 
issued_total_row = 1610 
issued_total_col = 2639 
Row_Bus_Util =  0.003352 
CoL_Bus_Util = 0.005495 
Either_Row_CoL_Bus_Util = 0.008816 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.003543 
queue_avg = 0.038269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0382691
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=480283 n_nop=475029 n_act=1057 n_pre=1041 n_ref_event=0 n_req=2940 n_rd=2858 n_rd_L2_A=0 n_write=0 n_wr_bk=312 bw_util=0.0132
n_activity=57003 dram_eff=0.1112
bk0: 258a 476144i bk1: 226a 477152i bk2: 196a 477833i bk3: 143a 478640i bk4: 257a 476033i bk5: 172a 477995i bk6: 204a 476361i bk7: 158a 477632i bk8: 275a 476455i bk9: 212a 477450i bk10: 114a 478529i bk11: 84a 479332i bk12: 165a 477557i bk13: 150a 478082i bk14: 70a 479322i bk15: 174a 478383i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.644898
Row_Buffer_Locality_read = 0.656403
Row_Buffer_Locality_write = 0.243902
Bank_Level_Parallism = 1.290390
Bank_Level_Parallism_Col = 1.171288
Bank_Level_Parallism_Ready = 1.025929
write_to_read_ratio_blp_rw_average = 0.085384
GrpLevelPara = 1.133417 

BW Util details:
bwutil = 0.013201 
total_CMD = 480283 
util_bw = 6340 
Wasted_Col = 16816 
Wasted_Row = 11866 
Idle = 445261 

BW Util Bottlenecks: 
RCDc_limit = 14794 
RCDWRc_limit = 487 
WTRc_limit = 950 
RTWc_limit = 845 
CCDLc_limit = 2684 
rwq = 0 
CCDLc_limit_alone = 2607 
WTRc_limit_alone = 917 
RTWc_limit_alone = 801 

Commands details: 
total_CMD = 480283 
n_nop = 475029 
Read = 2858 
Write = 0 
L2_Alloc = 0 
L2_WB = 312 
n_act = 1057 
n_pre = 1041 
n_ref = 0 
n_req = 2940 
total_req = 3170 

Dual Bus Interface Util: 
issued_total_row = 2098 
issued_total_col = 3170 
Row_Bus_Util =  0.004368 
CoL_Bus_Util = 0.006600 
Either_Row_CoL_Bus_Util = 0.010939 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.002665 
queue_avg = 0.057835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0578347
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=480283 n_nop=474185 n_act=1225 n_pre=1209 n_ref_event=0 n_req=3430 n_rd=3341 n_rd_L2_A=0 n_write=0 n_wr_bk=347 bw_util=0.01536
n_activity=63258 dram_eff=0.1166
bk0: 231a 476961i bk1: 291a 476950i bk2: 205a 476262i bk3: 216a 477423i bk4: 228a 477091i bk5: 248a 477285i bk6: 198a 476185i bk7: 292a 475266i bk8: 264a 476305i bk9: 208a 477543i bk10: 105a 478540i bk11: 175a 478125i bk12: 159a 478430i bk13: 219a 477198i bk14: 127a 478331i bk15: 175a 478089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.646939
Row_Buffer_Locality_read = 0.656091
Row_Buffer_Locality_write = 0.303371
Bank_Level_Parallism = 1.316042
Bank_Level_Parallism_Col = 1.175335
Bank_Level_Parallism_Ready = 1.028864
write_to_read_ratio_blp_rw_average = 0.082392
GrpLevelPara = 1.141175 

BW Util details:
bwutil = 0.015358 
total_CMD = 480283 
util_bw = 7376 
Wasted_Col = 19245 
Wasted_Row = 13281 
Idle = 440381 

BW Util Bottlenecks: 
RCDc_limit = 17081 
RCDWRc_limit = 474 
WTRc_limit = 937 
RTWc_limit = 918 
CCDLc_limit = 3220 
rwq = 0 
CCDLc_limit_alone = 3149 
WTRc_limit_alone = 900 
RTWc_limit_alone = 884 

Commands details: 
total_CMD = 480283 
n_nop = 474185 
Read = 3341 
Write = 0 
L2_Alloc = 0 
L2_WB = 347 
n_act = 1225 
n_pre = 1209 
n_ref = 0 
n_req = 3430 
total_req = 3688 

Dual Bus Interface Util: 
issued_total_row = 2434 
issued_total_col = 3688 
Row_Bus_Util =  0.005068 
CoL_Bus_Util = 0.007679 
Either_Row_CoL_Bus_Util = 0.012697 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.003936 
queue_avg = 0.066121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0661214
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=480283 n_nop=476782 n_act=722 n_pre=706 n_ref_event=0 n_req=1971 n_rd=1930 n_rd_L2_A=0 n_write=0 n_wr_bk=152 bw_util=0.00867
n_activity=42501 dram_eff=0.09797
bk0: 252a 476974i bk1: 186a 477685i bk2: 153a 477954i bk3: 164a 477916i bk4: 39a 479651i bk5: 53a 479732i bk6: 136a 478628i bk7: 97a 479086i bk8: 167a 477589i bk9: 165a 477646i bk10: 123a 478246i bk11: 157a 477812i bk12: 32a 479751i bk13: 39a 479951i bk14: 45a 480074i bk15: 122a 478745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641299
Row_Buffer_Locality_read = 0.649741
Row_Buffer_Locality_write = 0.243902
Bank_Level_Parallism = 1.192094
Bank_Level_Parallism_Col = 1.103485
Bank_Level_Parallism_Ready = 1.012393
write_to_read_ratio_blp_rw_average = 0.058603
GrpLevelPara = 1.085779 

BW Util details:
bwutil = 0.008670 
total_CMD = 480283 
util_bw = 4164 
Wasted_Col = 11745 
Wasted_Row = 8880 
Idle = 455494 

BW Util Bottlenecks: 
RCDc_limit = 10518 
RCDWRc_limit = 234 
WTRc_limit = 327 
RTWc_limit = 318 
CCDLc_limit = 1629 
rwq = 0 
CCDLc_limit_alone = 1592 
WTRc_limit_alone = 311 
RTWc_limit_alone = 297 

Commands details: 
total_CMD = 480283 
n_nop = 476782 
Read = 1930 
Write = 0 
L2_Alloc = 0 
L2_WB = 152 
n_act = 722 
n_pre = 706 
n_ref = 0 
n_req = 1971 
total_req = 2082 

Dual Bus Interface Util: 
issued_total_row = 1428 
issued_total_col = 2082 
Row_Bus_Util =  0.002973 
CoL_Bus_Util = 0.004335 
Either_Row_CoL_Bus_Util = 0.007289 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.002571 
queue_avg = 0.034226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0342257
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=480283 n_nop=475863 n_act=914 n_pre=898 n_ref_event=0 n_req=2447 n_rd=2384 n_rd_L2_A=0 n_write=0 n_wr_bk=244 bw_util=0.01094
n_activity=49973 dram_eff=0.1052
bk0: 224a 477122i bk1: 215a 477259i bk2: 145a 478220i bk3: 154a 478341i bk4: 160a 478286i bk5: 122a 478708i bk6: 162a 477818i bk7: 116a 478095i bk8: 178a 477664i bk9: 176a 477566i bk10: 110a 478338i bk11: 153a 477994i bk12: 183a 477474i bk13: 136a 478353i bk14: 63a 479242i bk15: 87a 479017i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.632611
Row_Buffer_Locality_read = 0.644295
Row_Buffer_Locality_write = 0.190476
Bank_Level_Parallism = 1.232842
Bank_Level_Parallism_Col = 1.122619
Bank_Level_Parallism_Ready = 1.029101
write_to_read_ratio_blp_rw_average = 0.081824
GrpLevelPara = 1.099635 

BW Util details:
bwutil = 0.010944 
total_CMD = 480283 
util_bw = 5256 
Wasted_Col = 14863 
Wasted_Row = 10592 
Idle = 449572 

BW Util Bottlenecks: 
RCDc_limit = 13051 
RCDWRc_limit = 390 
WTRc_limit = 520 
RTWc_limit = 641 
CCDLc_limit = 2210 
rwq = 0 
CCDLc_limit_alone = 2162 
WTRc_limit_alone = 496 
RTWc_limit_alone = 617 

Commands details: 
total_CMD = 480283 
n_nop = 475863 
Read = 2384 
Write = 0 
L2_Alloc = 0 
L2_WB = 244 
n_act = 914 
n_pre = 898 
n_ref = 0 
n_req = 2447 
total_req = 2628 

Dual Bus Interface Util: 
issued_total_row = 1812 
issued_total_col = 2628 
Row_Bus_Util =  0.003773 
CoL_Bus_Util = 0.005472 
Either_Row_CoL_Bus_Util = 0.009203 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.004525 
queue_avg = 0.044066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0440657
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=480283 n_nop=477502 n_act=551 n_pre=535 n_ref_event=0 n_req=1580 n_rd=1535 n_rd_L2_A=0 n_write=0 n_wr_bk=167 bw_util=0.007087
n_activity=34018 dram_eff=0.1001
bk0: 156a 478127i bk1: 119a 478873i bk2: 121a 478527i bk3: 69a 479025i bk4: 126a 478128i bk5: 120a 478828i bk6: 157a 478059i bk7: 81a 479287i bk8: 65a 479370i bk9: 73a 479530i bk10: 44a 479571i bk11: 24a 479912i bk12: 64a 479544i bk13: 81a 479133i bk14: 119a 478862i bk15: 116a 478665i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.660127
Row_Buffer_Locality_read = 0.674919
Row_Buffer_Locality_write = 0.155556
Bank_Level_Parallism = 1.177231
Bank_Level_Parallism_Col = 1.097991
Bank_Level_Parallism_Ready = 1.010532
write_to_read_ratio_blp_rw_average = 0.094819
GrpLevelPara = 1.085332 

BW Util details:
bwutil = 0.007087 
total_CMD = 480283 
util_bw = 3404 
Wasted_Col = 9296 
Wasted_Row = 6949 
Idle = 460634 

BW Util Bottlenecks: 
RCDc_limit = 7875 
RCDWRc_limit = 308 
WTRc_limit = 300 
RTWc_limit = 447 
CCDLc_limit = 1397 
rwq = 0 
CCDLc_limit_alone = 1352 
WTRc_limit_alone = 279 
RTWc_limit_alone = 423 

Commands details: 
total_CMD = 480283 
n_nop = 477502 
Read = 1535 
Write = 0 
L2_Alloc = 0 
L2_WB = 167 
n_act = 551 
n_pre = 535 
n_ref = 0 
n_req = 1580 
total_req = 1702 

Dual Bus Interface Util: 
issued_total_row = 1086 
issued_total_col = 1702 
Row_Bus_Util =  0.002261 
CoL_Bus_Util = 0.003544 
Either_Row_CoL_Bus_Util = 0.005790 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.002517 
queue_avg = 0.027140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0271402
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=480283 n_nop=475868 n_act=928 n_pre=912 n_ref_event=0 n_req=2419 n_rd=2357 n_rd_L2_A=0 n_write=0 n_wr_bk=229 bw_util=0.01077
n_activity=51813 dram_eff=0.09982
bk0: 237a 476784i bk1: 218a 477055i bk2: 149a 477818i bk3: 139a 477844i bk4: 99a 478706i bk5: 122a 479038i bk6: 243a 476941i bk7: 212a 477382i bk8: 183a 477204i bk9: 157a 477764i bk10: 76a 478977i bk11: 78a 478886i bk12: 76a 479366i bk13: 70a 479428i bk14: 225a 477204i bk15: 73a 478807i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.621331
Row_Buffer_Locality_read = 0.634281
Row_Buffer_Locality_write = 0.129032
Bank_Level_Parallism = 1.222854
Bank_Level_Parallism_Col = 1.116256
Bank_Level_Parallism_Ready = 1.019608
write_to_read_ratio_blp_rw_average = 0.081671
GrpLevelPara = 1.094707 

BW Util details:
bwutil = 0.010769 
total_CMD = 480283 
util_bw = 5172 
Wasted_Col = 15019 
Wasted_Row = 11057 
Idle = 449035 

BW Util Bottlenecks: 
RCDc_limit = 13285 
RCDWRc_limit = 408 
WTRc_limit = 405 
RTWc_limit = 690 
CCDLc_limit = 2075 
rwq = 0 
CCDLc_limit_alone = 2017 
WTRc_limit_alone = 385 
RTWc_limit_alone = 652 

Commands details: 
total_CMD = 480283 
n_nop = 475868 
Read = 2357 
Write = 0 
L2_Alloc = 0 
L2_WB = 229 
n_act = 928 
n_pre = 912 
n_ref = 0 
n_req = 2419 
total_req = 2586 

Dual Bus Interface Util: 
issued_total_row = 1840 
issued_total_col = 2586 
Row_Bus_Util =  0.003831 
CoL_Bus_Util = 0.005384 
Either_Row_CoL_Bus_Util = 0.009192 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.002492 
queue_avg = 0.042333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0423334
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=480283 n_nop=475610 n_act=983 n_pre=967 n_ref_event=0 n_req=2532 n_rd=2454 n_rd_L2_A=0 n_write=0 n_wr_bk=284 bw_util=0.0114
n_activity=53788 dram_eff=0.1018
bk0: 210a 476990i bk1: 145a 477795i bk2: 242a 477381i bk3: 169a 477644i bk4: 146a 478048i bk5: 164a 477515i bk6: 111a 478627i bk7: 138a 477669i bk8: 112a 478257i bk9: 108a 478894i bk10: 172a 477542i bk11: 131a 478255i bk12: 165a 477873i bk13: 102a 478918i bk14: 188a 477401i bk15: 151a 478226i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617694
Row_Buffer_Locality_read = 0.630399
Row_Buffer_Locality_write = 0.217949
Bank_Level_Parallism = 1.239865
Bank_Level_Parallism_Col = 1.131115
Bank_Level_Parallism_Ready = 1.026115
write_to_read_ratio_blp_rw_average = 0.090359
GrpLevelPara = 1.102141 

BW Util details:
bwutil = 0.011402 
total_CMD = 480283 
util_bw = 5476 
Wasted_Col = 15733 
Wasted_Row = 11457 
Idle = 447617 

BW Util Bottlenecks: 
RCDc_limit = 13927 
RCDWRc_limit = 475 
WTRc_limit = 552 
RTWc_limit = 646 
CCDLc_limit = 2336 
rwq = 0 
CCDLc_limit_alone = 2258 
WTRc_limit_alone = 483 
RTWc_limit_alone = 637 

Commands details: 
total_CMD = 480283 
n_nop = 475610 
Read = 2454 
Write = 0 
L2_Alloc = 0 
L2_WB = 284 
n_act = 983 
n_pre = 967 
n_ref = 0 
n_req = 2532 
total_req = 2738 

Dual Bus Interface Util: 
issued_total_row = 1950 
issued_total_col = 2738 
Row_Bus_Util =  0.004060 
CoL_Bus_Util = 0.005701 
Either_Row_CoL_Bus_Util = 0.009730 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.003210 
queue_avg = 0.047659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0476594
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=480283 n_nop=476957 n_act=717 n_pre=701 n_ref_event=0 n_req=1842 n_rd=1816 n_rd_L2_A=0 n_write=0 n_wr_bk=103 bw_util=0.007991
n_activity=41378 dram_eff=0.09275
bk0: 129a 478373i bk1: 77a 479269i bk2: 53a 479756i bk3: 56a 479587i bk4: 99a 478753i bk5: 165a 478274i bk6: 227a 476777i bk7: 231a 476423i bk8: 59a 478971i bk9: 105a 478637i bk10: 19a 480068i bk11: 18a 480069i bk12: 131a 478750i bk13: 74a 479207i bk14: 213a 476949i bk15: 160a 477922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617264
Row_Buffer_Locality_read = 0.624449
Row_Buffer_Locality_write = 0.115385
Bank_Level_Parallism = 1.195734
Bank_Level_Parallism_Col = 1.109108
Bank_Level_Parallism_Ready = 1.017107
write_to_read_ratio_blp_rw_average = 0.048861
GrpLevelPara = 1.092906 

BW Util details:
bwutil = 0.007991 
total_CMD = 480283 
util_bw = 3838 
Wasted_Col = 11502 
Wasted_Row = 8894 
Idle = 456049 

BW Util Bottlenecks: 
RCDc_limit = 10576 
RCDWRc_limit = 180 
WTRc_limit = 223 
RTWc_limit = 287 
CCDLc_limit = 1485 
rwq = 0 
CCDLc_limit_alone = 1473 
WTRc_limit_alone = 219 
RTWc_limit_alone = 279 

Commands details: 
total_CMD = 480283 
n_nop = 476957 
Read = 1816 
Write = 0 
L2_Alloc = 0 
L2_WB = 103 
n_act = 717 
n_pre = 701 
n_ref = 0 
n_req = 1842 
total_req = 1919 

Dual Bus Interface Util: 
issued_total_row = 1418 
issued_total_col = 1919 
Row_Bus_Util =  0.002952 
CoL_Bus_Util = 0.003996 
Either_Row_CoL_Bus_Util = 0.006925 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.003307 
queue_avg = 0.031837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0318375
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=480283 n_nop=475975 n_act=849 n_pre=833 n_ref_event=0 n_req=2456 n_rd=2390 n_rd_L2_A=0 n_write=0 n_wr_bk=246 bw_util=0.01098
n_activity=50056 dram_eff=0.1053
bk0: 187a 476795i bk1: 127a 478464i bk2: 163a 477872i bk3: 224a 477624i bk4: 146a 478055i bk5: 98a 479037i bk6: 145a 477764i bk7: 198a 477877i bk8: 36a 479845i bk9: 127a 478334i bk10: 233a 477173i bk11: 256a 477065i bk12: 69a 479595i bk13: 80a 479256i bk14: 217a 477577i bk15: 84a 479269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.660423
Row_Buffer_Locality_read = 0.671130
Row_Buffer_Locality_write = 0.272727
Bank_Level_Parallism = 1.209425
Bank_Level_Parallism_Col = 1.119781
Bank_Level_Parallism_Ready = 1.019992
write_to_read_ratio_blp_rw_average = 0.081404
GrpLevelPara = 1.098071 

BW Util details:
bwutil = 0.010977 
total_CMD = 480283 
util_bw = 5272 
Wasted_Col = 14173 
Wasted_Row = 10294 
Idle = 450544 

BW Util Bottlenecks: 
RCDc_limit = 12167 
RCDWRc_limit = 370 
WTRc_limit = 468 
RTWc_limit = 644 
CCDLc_limit = 2207 
rwq = 0 
CCDLc_limit_alone = 2123 
WTRc_limit_alone = 416 
RTWc_limit_alone = 612 

Commands details: 
total_CMD = 480283 
n_nop = 475975 
Read = 2390 
Write = 0 
L2_Alloc = 0 
L2_WB = 246 
n_act = 849 
n_pre = 833 
n_ref = 0 
n_req = 2456 
total_req = 2636 

Dual Bus Interface Util: 
issued_total_row = 1682 
issued_total_col = 2636 
Row_Bus_Util =  0.003502 
CoL_Bus_Util = 0.005488 
Either_Row_CoL_Bus_Util = 0.008970 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.002321 
queue_avg = 0.043347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0433474
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=480283 n_nop=473784 n_act=1400 n_pre=1384 n_ref_event=0 n_req=3525 n_rd=3436 n_rd_L2_A=0 n_write=0 n_wr_bk=316 bw_util=0.01562
n_activity=68867 dram_eff=0.109
bk0: 168a 478041i bk1: 194a 477785i bk2: 226a 477202i bk3: 193a 478106i bk4: 247a 476370i bk5: 145a 477753i bk6: 367a 473558i bk7: 333a 474001i bk8: 76a 478631i bk9: 211a 477562i bk10: 198a 477641i bk11: 207a 476851i bk12: 176a 477462i bk13: 144a 478162i bk14: 255a 475635i bk15: 296a 475562i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.606808
Row_Buffer_Locality_read = 0.618743
Row_Buffer_Locality_write = 0.146067
Bank_Level_Parallism = 1.340547
Bank_Level_Parallism_Col = 1.172686
Bank_Level_Parallism_Ready = 1.030961
write_to_read_ratio_blp_rw_average = 0.077969
GrpLevelPara = 1.140978 

BW Util details:
bwutil = 0.015624 
total_CMD = 480283 
util_bw = 7504 
Wasted_Col = 21364 
Wasted_Row = 14608 
Idle = 436807 

BW Util Bottlenecks: 
RCDc_limit = 19572 
RCDWRc_limit = 580 
WTRc_limit = 765 
RTWc_limit = 1060 
CCDLc_limit = 3070 
rwq = 0 
CCDLc_limit_alone = 2987 
WTRc_limit_alone = 732 
RTWc_limit_alone = 1010 

Commands details: 
total_CMD = 480283 
n_nop = 473784 
Read = 3436 
Write = 0 
L2_Alloc = 0 
L2_WB = 316 
n_act = 1400 
n_pre = 1384 
n_ref = 0 
n_req = 3525 
total_req = 3752 

Dual Bus Interface Util: 
issued_total_row = 2784 
issued_total_col = 3752 
Row_Bus_Util =  0.005797 
CoL_Bus_Util = 0.007812 
Either_Row_CoL_Bus_Util = 0.013532 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.005693 
queue_avg = 0.069513 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0695132
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=480283 n_nop=478277 n_act=406 n_pre=390 n_ref_event=0 n_req=1129 n_rd=1101 n_rd_L2_A=0 n_write=0 n_wr_bk=110 bw_util=0.005043
n_activity=26120 dram_eff=0.09273
bk0: 34a 479809i bk1: 99a 479216i bk2: 54a 479846i bk3: 83a 479666i bk4: 39a 480153i bk5: 114a 478161i bk6: 111a 478269i bk7: 75a 479051i bk8: 59a 479220i bk9: 81a 479079i bk10: 40a 479954i bk11: 13a 480095i bk12: 59a 479674i bk13: 75a 479014i bk14: 70a 479130i bk15: 95a 479150i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.651019
Row_Buffer_Locality_read = 0.663942
Row_Buffer_Locality_write = 0.142857
Bank_Level_Parallism = 1.145110
Bank_Level_Parallism_Col = 1.081200
Bank_Level_Parallism_Ready = 1.009901
write_to_read_ratio_blp_rw_average = 0.078771
GrpLevelPara = 1.065156 

BW Util details:
bwutil = 0.005043 
total_CMD = 480283 
util_bw = 2422 
Wasted_Col = 6799 
Wasted_Row = 5194 
Idle = 465868 

BW Util Bottlenecks: 
RCDc_limit = 5899 
RCDWRc_limit = 201 
WTRc_limit = 145 
RTWc_limit = 214 
CCDLc_limit = 969 
rwq = 0 
CCDLc_limit_alone = 959 
WTRc_limit_alone = 137 
RTWc_limit_alone = 212 

Commands details: 
total_CMD = 480283 
n_nop = 478277 
Read = 1101 
Write = 0 
L2_Alloc = 0 
L2_WB = 110 
n_act = 406 
n_pre = 390 
n_ref = 0 
n_req = 1129 
total_req = 1211 

Dual Bus Interface Util: 
issued_total_row = 796 
issued_total_col = 1211 
Row_Bus_Util =  0.001657 
CoL_Bus_Util = 0.002521 
Either_Row_CoL_Bus_Util = 0.004177 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.000499 
queue_avg = 0.018770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0187702

========= L2 cache stats =========
L2_cache_bank[0]: Access = 66894, Miss = 1218, Miss_rate = 0.018, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[1]: Access = 62082, Miss = 1436, Miss_rate = 0.023, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[2]: Access = 70148, Miss = 2465, Miss_rate = 0.035, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[3]: Access = 51555, Miss = 1191, Miss_rate = 0.023, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[4]: Access = 69943, Miss = 2377, Miss_rate = 0.034, Pending_hits = 242, Reservation_fails = 0
L2_cache_bank[5]: Access = 55266, Miss = 1772, Miss_rate = 0.032, Pending_hits = 95, Reservation_fails = 0
L2_cache_bank[6]: Access = 63322, Miss = 1037, Miss_rate = 0.016, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[7]: Access = 64110, Miss = 1123, Miss_rate = 0.018, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[8]: Access = 74558, Miss = 1455, Miss_rate = 0.020, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[9]: Access = 49901, Miss = 1140, Miss_rate = 0.023, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[10]: Access = 59596, Miss = 541, Miss_rate = 0.009, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[11]: Access = 56505, Miss = 1102, Miss_rate = 0.020, Pending_hits = 106, Reservation_fails = 0
L2_cache_bank[12]: Access = 55355, Miss = 1117, Miss_rate = 0.020, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[13]: Access = 66686, Miss = 1389, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[14]: Access = 53348, Miss = 925, Miss_rate = 0.017, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[15]: Access = 60345, Miss = 1925, Miss_rate = 0.032, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[16]: Access = 60872, Miss = 987, Miss_rate = 0.016, Pending_hits = 65, Reservation_fails = 0
L2_cache_bank[17]: Access = 59619, Miss = 893, Miss_rate = 0.015, Pending_hits = 75, Reservation_fails = 0
L2_cache_bank[18]: Access = 64073, Miss = 2527, Miss_rate = 0.039, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[19]: Access = 61075, Miss = 819, Miss_rate = 0.013, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[20]: Access = 63552, Miss = 2197, Miss_rate = 0.035, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[21]: Access = 68949, Miss = 1695, Miss_rate = 0.025, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[22]: Access = 63145, Miss = 1056, Miss_rate = 0.017, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[23]: Access = 50970, Miss = 196, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1471869
L2_total_cache_misses = 32583
L2_total_cache_miss_rate = 0.0221
L2_total_cache_pending_hits = 2502
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1146761
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10067
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17952
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 290023
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 418
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4146
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1177259
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294610
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.220
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1471869
icnt_total_pkts_simt_to_mem=1471869
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 41.758
	minimum = 5
	maximum = 436
Network latency average = 41.564
	minimum = 5
	maximum = 430
Slowest packet = 2940903
Flit latency average = 41.564
	minimum = 5
	maximum = 430
Slowest flit = 2940903
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0298405
	minimum = 0.020969 (at node 4)
	maximum = 0.142812 (at node 41)
Accepted packet rate average = 0.0298405
	minimum = 0.020969 (at node 4)
	maximum = 0.142812 (at node 41)
Injected flit rate average = 0.0298405
	minimum = 0.020969 (at node 4)
	maximum = 0.142812 (at node 41)
Accepted flit rate average= 0.0298405
	minimum = 0.020969 (at node 4)
	maximum = 0.142812 (at node 41)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 99.0782 (16 samples)
	minimum = 5 (16 samples)
	maximum = 598.25 (16 samples)
Network latency average = 56.4498 (16 samples)
	minimum = 5 (16 samples)
	maximum = 442.125 (16 samples)
Flit latency average = 56.4498 (16 samples)
	minimum = 5 (16 samples)
	maximum = 442.125 (16 samples)
Fragmentation average = 0 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0 (16 samples)
Injected packet rate average = 0.0943774 (16 samples)
	minimum = 0.0715457 (16 samples)
	maximum = 0.190385 (16 samples)
Accepted packet rate average = 0.0943774 (16 samples)
	minimum = 0.0715457 (16 samples)
	maximum = 0.190385 (16 samples)
Injected flit rate average = 0.0943774 (16 samples)
	minimum = 0.0715457 (16 samples)
	maximum = 0.190385 (16 samples)
Accepted flit rate average = 0.0943774 (16 samples)
	minimum = 0.0715457 (16 samples)
	maximum = 0.190385 (16 samples)
Injected packet size average = 1 (16 samples)
Accepted packet size average = 1 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 1 sec (121 sec)
gpgpu_simulation_rate = 214930 (inst/sec)
gpgpu_simulation_rate = 2249 (cycle/sec)
gpgpu_silicon_slowdown = 630057x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff970..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff968..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff960..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff958..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff950..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcf3ffa00..

GPGPU-Sim PTX: cudaLaunch for 0x0x562bf02d0dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 9835
gpu_sim_insn = 1283661
gpu_ipc =     130.5197
gpu_tot_sim_cycle = 282071
gpu_tot_sim_insn = 27290217
gpu_tot_ipc =      96.7495
gpu_tot_issued_cta = 2176
gpu_occupancy = 34.0104% 
gpu_tot_occupancy = 67.9815% 
max_total_param_size = 0
gpu_stall_dramfull = 13986
gpu_stall_icnt2sh    = 15186
partiton_level_parallism =       0.9096
partiton_level_parallism_total  =       5.2498
partiton_level_parallism_util =       3.3356
partiton_level_parallism_util_total  =       9.7593
L2_BW  =      41.2453 GB/Sec
L2_BW_total  =     238.0467 GB/Sec
gpu_total_sim_rate=220082

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 2176, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1433, 1423, 1104, 1379, 1072, 1257, 1191, 1266, 1642, 1082, 1279, 1059, 1365, 1176, 1114, 1398, 1326, 1468, 1697, 1566, 1764, 1940, 1586, 1565, 1566, 1337, 1491, 1545, 1521, 1534, 1534, 1698, 942, 1062, 1314, 1468, 1272, 1238, 1008, 965, 932, 1163, 876, 1470, 1262, 1185, 1195, 1285, 1251, 1372, 1263, 1076, 1406, 1252, 966, 1010, 1318, 977, 1274, 1340, 1153, 1109, 965, 965, 
gpgpu_n_tot_thrd_icount = 70689952
gpgpu_n_tot_w_icount = 2209061
gpgpu_n_stall_shd_mem = 1547408
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1185482
gpgpu_n_mem_write_global = 295333
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2836053	W0_Idle:1831219	W0_Scoreboard:9836714	W1:478788	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
single_issue_nums: WS0:502423	WS1:499948	WS2:501354	WS3:503666	
dual_issue_nums: WS0:25203	WS1:25170	WS2:25128	WS3:25334	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9483856 {8:1185482,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11813320 {40:295333,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47419280 {40:1185482,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362664 {8:295333,}
maxmflatency = 1956 
max_icnt2mem_latency = 1783 
maxmrqlatency = 93 
max_icnt2sh_latency = 531 
averagemflatency = 560 
avg_icnt2mem_latency = 388 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 45 
mrq_lat_table:20454 	250 	325 	2256 	5467 	327 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	386770 	238576 	789441 	66028 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	130396 	112938 	53806 	49607 	61043 	111126 	286776 	672148 	2975 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	378973 	533944 	244023 	116983 	67304 	62686 	76513 	389 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	219 	42 	136 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        15        12        12        17        24        23        11        26         7        28        18        19        10        13         9        16 
dram[1]:        12        14        31        18         9        11        13         9        15        12        12        15         8        13        12        14 
dram[2]:        16        14         9        14        17        17        20        12        14        11         9        14        11        15        17        13 
dram[3]:        13        17         9        14        12        14        11         8        10        15         9        10         6        17        12        13 
dram[4]:         9        13         9        10        20        18        20        12         7        10         8         9        13         9        13        23 
dram[5]:         9        20        13         7        23        25        22        17         8         7         5         5        10         8        15        12 
dram[6]:        11        13        17        20        17        37        11        16        10        10         8         6        19        17        10         6 
dram[7]:        14        10        17        10        16        21         9         7         6        11         9         7        10         6         8        12 
dram[8]:        10        10        10        10        12        12        10        10         5         9         8         7        10         8         9        12 
dram[9]:        13        15        10        13        17        15        10        19         8        13        21        13        25        10        12        10 
dram[10]:        32        23        17        20        13        16        16        12         4        12        17         9         7         7        12        22 
dram[11]:        10        16        11        30        18        14         8         6         6         8        11         6         8         6        10        17 
maximum service time to same row:
dram[0]:     11294     11597     16062     14188     14511      7425      5975     11336      9373      6239     10966     18346      7446      6191     26040      8111 
dram[1]:      9336     12465     14908     19865      8367      9689      7970      9217      6128      9823     10726      7287      5971     10143     14958     11852 
dram[2]:      9697      9345     14148     22112      9652     12436     13126     16387      7513      7333      6630     15375     21216     21365     11166     17412 
dram[3]:      6376     12293     14299     12973     18761     31273     10827      9477      7109      6703      8629     11791     13164     32705     37947      8650 
dram[4]:      6865     13284     22074      8108     10333     14185     20981     12159     14223     16293     10116     17212      8092      7902     28482     17497 
dram[5]:     14075      8767      6463     10008     12239     22189     10028     12321      8471     10552      7065     18951     19729     21296     10281     12892 
dram[6]:      6956     11688      7044     12667     18526     27278     15030      6172      5947      6815      7236     10809     15509     13852      6177     16921 
dram[7]:      7080     11696      9784     12377     16590     13582      6490      9338      7459      8698      6312      6386     13734      6222      8504      7043 
dram[8]:      6454      7438     21628     29833     12394     16643      8911     11010     13818      6855     23518     19566      8600     17476      8751      9962 
dram[9]:      6775     22433      8433     12529     12867     22332      6944     20368     32612      6034     15446      6057     22106      8831      6185     14286 
dram[10]:     10181      7884     10507     11446      7858      6311      6010      6009      7391      6832     10945      5969      7260      9926      6133     10529 
dram[11]:     20299      9293     20972     31131     50719     14022      8540      8887     22517      8907     23181     14941     16041      6474      9375     20591 
average row accesses per activate:
dram[0]:  2.975904  2.709091  3.421053  3.034483  3.860465  2.677966  3.063830  3.326531  2.696970  3.246575  4.130435  3.482759  3.034483  3.000000  2.416667  3.090909 
dram[1]:  2.348214  2.705882  3.781818  3.923077  2.518868  3.000000  2.400000  2.507463  2.816327  3.179105  3.000000  3.739130  2.319444  2.533333  3.166667  3.580000 
dram[2]:  2.693182  3.306818  2.135922  3.126760  3.012820  3.493151  2.380000  2.551181  2.601942  3.151515  2.750000  3.105263  3.333333  2.731707  2.647059  3.250000 
dram[3]:  2.943182  2.984615  2.706897  3.087719  4.272727  5.250000  2.875000  2.852941  2.166667  2.323944  2.314815  2.323529  3.000000  4.555555  7.500000  2.711111 
dram[4]:  2.590909  2.844156  2.788461  3.478261  3.173077  2.860465  3.209677  2.788461  2.500000  2.458333  2.075472  2.524590  2.541667  2.760000  2.875000  2.968750 
dram[5]:  2.807018  3.647059  2.777778  2.322581  2.448276  3.405406  3.203704  3.652174  2.954545  3.947368  2.315789  2.400000  2.954545  2.371428  3.075000  2.813953 
dram[6]:  2.464647  2.540230  2.793103  2.459016  3.111111  4.090909  2.652632  2.800000  2.259259  2.430769  2.375000  2.135135  3.478261  3.217391  2.722892  1.948718 
dram[7]:  2.546512  2.415385  3.246753  2.507246  2.927273  2.619718  2.974359  2.303030  2.035088  2.820513  2.289474  2.339286  2.933333  2.942857  2.450000  2.781818 
dram[8]:  2.568627  3.000000  4.583333  3.333333  2.536585  3.127273  2.473118  2.300971  1.843750  2.560976  5.000000  2.375000  3.046512  2.451613  2.362637  2.476923 
dram[9]:  2.621951  2.804348  2.500000  3.169014  3.250000  3.678571  2.313433  3.238095  3.800000  2.518518  2.744186  3.059524  4.928571  2.962963  2.959460  3.230769 
dram[10]:  2.949152  2.955224  2.925000  3.421053  2.663265  2.587301  2.193182  2.221519  2.138889  3.000000  2.816901  2.144330  2.315789  2.500000  2.277311  2.487805 
dram[11]:  2.833333  3.333333  5.090909  5.058824  9.750000  2.258621  2.296296  2.375000  2.034483  2.612903  5.714286  2.166667  3.875000  2.111111  2.517241  3.064516 
average row locality = 29089/10557 = 2.755423
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       247       147       125       166       161       152       139       155       177       236        95       101       176       210        53        92 
dram[1]:       258       229       197       143       258       174       212       162       276       212       114        84       165       152        70       174 
dram[2]:       233       291       205       217       229       250       219       310       266       208       105       176       160       224       128       176 
dram[3]:       253       190       153       165        43        57       137        97       168       165       124       158        32        39        45       122 
dram[4]:       224       217       145       154       161       123       182       128       179       177       110       154       183       138        63        89 
dram[5]:       157       119       121        69       133       122       165        81        65        74        44        24        65        83       120       118 
dram[6]:       241       220       149       140       104       127       249       220       183       158        76        78        76        70       225        73 
dram[7]:       211       149       245       170       155       172       111       142       115       110       173       131       165       102       192       152 
dram[8]:       130        78        53        56        99       166       227       232        59       105        20        19       131        76       214       160 
dram[9]:       189       127       165       225       157        98       150       200        36       128       235       256        69        80       218        84 
dram[10]:       171       196       230       194       247       146       372       338        76       212       200       208       176       145       256       299 
dram[11]:        34       100        54        84        39       118       118        75        59        81        40        13        60        75        71        95 
total dram reads = 28352
bank skew: 372/13 = 28.62
chip skew: 3466/1116 = 3.11
number of total write accesses:
dram[0]:         0         7        20        39        20        24        20        29         4         4         0         0         0         0        19        36 
dram[1]:        19         4        41        36        35        12        59        24         0         4        24         8         8         0        23        19 
dram[2]:        15         0        57        20        23        20        72        56         8         0        20         4         0         0        28        24 
dram[3]:        24        16        16        33        16        23         4         0         4         0         4         0         4         8         0         0 
dram[4]:        15         8         0        23        15         0        68        65         4         0         0         0         0         0        23        23 
dram[5]:         8        15        15        11        35        16        32        12         0         4         0         0         0         0        12        11 
dram[6]:        12         4        44        34        31        31        12        16         0         0         0         4        16        13         4        12 
dram[7]:        32        31        18        12        24        52        20        33         4         0         4         0        35         4        11         4 
dram[8]:         4         0         8        16        20        24        12        19         0         0         0         0         0         0         4         4 
dram[9]:        91         8         0         0        44        19        20        16         8        32         4         4         0         0         4         0 
dram[10]:        12         8        16         4        52        56        43        48         4         4         0         0         0         0        55        26 
dram[11]:         0         0         7         7         0        52        24         4         0         0         0         0         8         4         8         0 
total dram writes = 2772
min_bank_accesses = 0!
chip skew: 347/111 = 3.13
average mf latency per bank:
dram[0]:      12389     18879     20992     13804     13554     16617     17428     14892     26408     16726    109139     97322     49178     29011     33369     20307
dram[1]:      12989     13438     13689     15807     12074     14931     11252     13484     15244     18931     79907     50382     46088     59937     25021     12121
dram[2]:      14674     10125     12596     14078     12506     12830     10801      9648     18136     22209     90571     50421     35118     34520     17171     14403
dram[3]:      11543     14181     19570     15237     42117     37911     20398     25132     23379     26214     62216     51523    214622    164017     56088     21652
dram[4]:      14597     21239     24594     21449     16041     26355     12909     21783     32841     29118     78800    101447     60866     80200     31651     23791
dram[5]:      17540     27052     17021     31572     17286     16266     16098     32752     61729     47819    124515    223607    119246     72858     17781     25086
dram[6]:      13617     15575     15304     16659     20959     14915     10588     11483     53545     25984     48396     79609     61499     78823     12437     28619
dram[7]:      13596     18621     10888     13610     15428     14779     21781     15569     32008     40020     46609     34070     24078     44279     14539     16608
dram[8]:      24641     41866     35356     45145     26690     15030     11449     11517     74239     50384    288962    413132     35542     89081     11089     15976
dram[9]:      10558     21511     17062     11760     16468     21333     15935     15090     81208     26312     33270     29977     98416    109584     13608     22588
dram[10]:      21214     17206     14127     14643     10464     15160      8288      6490     59917     20386     35736     47650     54974     51450      9852     10120
dram[11]:      64486     26585     44167     31697     48895     16921     17292     36936     59286     47049    172042    516934    105118     83057     34673     27209
maximum mf latency per bank:
dram[0]:       1289      1238      1232      1218      1276      1297      1301      1619      1876      1881      1871      1872      1530      1296      1191      1233
dram[1]:       1337      1424      1310      1353      1355      1329      1871      1440      1878      1843      1817      1816      1611      1357      1390      1367
dram[2]:       1347      1328      1431      1399      1368      1626      1564      1446      1871      1870      1820      1620      1611      1379      1369      1345
dram[3]:       1103      1104      1080      1063      1072      1101      1836      1810      1913      1878      1881      1916      1611      1332      1027      1089
dram[4]:       1723      1739      1660      1592      1699      1673      1713      1637      1869      1917      1848      1871      1657      1680      1661      1666
dram[5]:       1070      1172      1037      1056      1061      1097      1045      1627      1881      1914      1259      1845      1620      1611      1007      1022
dram[6]:       1073      1033      1054      1105      1210      1160      1320      1828      1956      1876      1920      1831      1512      1223      1098      1065
dram[7]:       1047      1048      1191      1035      1626      1197      1626      1520      1912      1918      1824      1069      1869      1530      1082      1030
dram[8]:       1082      1055      1033      1083      1043      1053      1125      1563      1845      1919      1831      1915      1090      1611      1071      1086
dram[9]:       1054      1067      1044      1060      1272      1376      1564      1626      1917      1872      1876      1881      1235      1608      1054      1054
dram[10]:       1264      1244      1270      1240      1626      1272      1188      1223      1917      1880      1512      1883      1827      1836      1140      1232
dram[11]:        996      1106      1050      1046      1096      1210      1035      1395      1918      1881      1921      1821      1332      1611      1018      1059
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=497634 n_nop=493369 n_act=821 n_pre=805 n_ref_event=0 n_req=2490 n_rd=2432 n_rd_L2_A=0 n_write=0 n_wr_bk=222 bw_util=0.01067
n_activity=49508 dram_eff=0.1072
bk0: 247a 494581i bk1: 147a 495577i bk2: 125a 496107i bk3: 166a 495248i bk4: 161a 495853i bk5: 152a 495400i bk6: 139a 495811i bk7: 155a 495638i bk8: 177a 495182i bk9: 236a 494801i bk10: 95a 496629i bk11: 101a 496552i bk12: 176a 495494i bk13: 210a 494934i bk14: 53a 496574i bk15: 92a 496200i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.675502
Row_Buffer_Locality_read = 0.686266
Row_Buffer_Locality_write = 0.224138
Bank_Level_Parallism = 1.197698
Bank_Level_Parallism_Col = 1.105800
Bank_Level_Parallism_Ready = 1.018400
write_to_read_ratio_blp_rw_average = 0.081826
GrpLevelPara = 1.087119 

BW Util details:
bwutil = 0.010666 
total_CMD = 497634 
util_bw = 5308 
Wasted_Col = 13690 
Wasted_Row = 9991 
Idle = 468645 

BW Util Bottlenecks: 
RCDc_limit = 11786 
RCDWRc_limit = 345 
WTRc_limit = 422 
RTWc_limit = 614 
CCDLc_limit = 2065 
rwq = 0 
CCDLc_limit_alone = 2019 
WTRc_limit_alone = 400 
RTWc_limit_alone = 590 

Commands details: 
total_CMD = 497634 
n_nop = 493369 
Read = 2432 
Write = 0 
L2_Alloc = 0 
L2_WB = 222 
n_act = 821 
n_pre = 805 
n_ref = 0 
n_req = 2490 
total_req = 2654 

Dual Bus Interface Util: 
issued_total_row = 1626 
issued_total_col = 2654 
Row_Bus_Util =  0.003267 
CoL_Bus_Util = 0.005333 
Either_Row_CoL_Bus_Util = 0.008571 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.003517 
queue_avg = 0.036935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0369348
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=497634 n_nop=492338 n_act=1065 n_pre=1049 n_ref_event=0 n_req=2963 n_rd=2880 n_rd_L2_A=0 n_write=0 n_wr_bk=316 bw_util=0.01284
n_activity=57539 dram_eff=0.1111
bk0: 258a 493496i bk1: 229a 494435i bk2: 197a 495181i bk3: 143a 495989i bk4: 258a 493351i bk5: 174a 495311i bk6: 212a 493707i bk7: 162a 494984i bk8: 276a 493775i bk9: 212a 494801i bk10: 114a 495880i bk11: 84a 496684i bk12: 165a 494852i bk13: 152a 495370i bk14: 70a 496670i bk15: 174a 495734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.644954
Row_Buffer_Locality_read = 0.656597
Row_Buffer_Locality_write = 0.240964
Bank_Level_Parallism = 1.289206
Bank_Level_Parallism_Col = 1.170355
Bank_Level_Parallism_Ready = 1.025720
write_to_read_ratio_blp_rw_average = 0.086159
GrpLevelPara = 1.132774 

BW Util details:
bwutil = 0.012845 
total_CMD = 497634 
util_bw = 6392 
Wasted_Col = 16952 
Wasted_Row = 11970 
Idle = 462320 

BW Util Bottlenecks: 
RCDc_limit = 14906 
RCDWRc_limit = 495 
WTRc_limit = 950 
RTWc_limit = 857 
CCDLc_limit = 2696 
rwq = 0 
CCDLc_limit_alone = 2619 
WTRc_limit_alone = 917 
RTWc_limit_alone = 813 

Commands details: 
total_CMD = 497634 
n_nop = 492338 
Read = 2880 
Write = 0 
L2_Alloc = 0 
L2_WB = 316 
n_act = 1065 
n_pre = 1049 
n_ref = 0 
n_req = 2963 
total_req = 3196 

Dual Bus Interface Util: 
issued_total_row = 2114 
issued_total_col = 3196 
Row_Bus_Util =  0.004248 
CoL_Bus_Util = 0.006422 
Either_Row_CoL_Bus_Util = 0.010642 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.002644 
queue_avg = 0.055880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0558804
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=497634 n_nop=491440 n_act=1245 n_pre=1229 n_ref_event=0 n_req=3486 n_rd=3397 n_rd_L2_A=0 n_write=0 n_wr_bk=347 bw_util=0.01505
n_activity=64475 dram_eff=0.1161
bk0: 233a 494242i bk1: 291a 494296i bk2: 205a 493613i bk3: 217a 494744i bk4: 229a 494408i bk5: 250a 494606i bk6: 219a 493457i bk7: 310a 492456i bk8: 266a 493583i bk9: 208a 494888i bk10: 105a 495888i bk11: 176a 495444i bk12: 160a 495750i bk13: 224a 494445i bk14: 128a 495646i bk15: 176a 495403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.646873
Row_Buffer_Locality_read = 0.655873
Row_Buffer_Locality_write = 0.303371
Bank_Level_Parallism = 1.313717
Bank_Level_Parallism_Col = 1.174107
Bank_Level_Parallism_Ready = 1.028700
write_to_read_ratio_blp_rw_average = 0.081179
GrpLevelPara = 1.140163 

BW Util details:
bwutil = 0.015047 
total_CMD = 497634 
util_bw = 7488 
Wasted_Col = 19546 
Wasted_Row = 13548 
Idle = 457052 

BW Util Bottlenecks: 
RCDc_limit = 17380 
RCDWRc_limit = 474 
WTRc_limit = 937 
RTWc_limit = 918 
CCDLc_limit = 3246 
rwq = 0 
CCDLc_limit_alone = 3175 
WTRc_limit_alone = 900 
RTWc_limit_alone = 884 

Commands details: 
total_CMD = 497634 
n_nop = 491440 
Read = 3397 
Write = 0 
L2_Alloc = 0 
L2_WB = 347 
n_act = 1245 
n_pre = 1229 
n_ref = 0 
n_req = 3486 
total_req = 3744 

Dual Bus Interface Util: 
issued_total_row = 2474 
issued_total_col = 3744 
Row_Bus_Util =  0.004972 
CoL_Bus_Util = 0.007524 
Either_Row_CoL_Bus_Util = 0.012447 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.003875 
queue_avg = 0.064260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0642601
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=497634 n_nop=494099 n_act=730 n_pre=714 n_ref_event=0 n_req=1989 n_rd=1948 n_rd_L2_A=0 n_write=0 n_wr_bk=152 bw_util=0.00844
n_activity=43069 dram_eff=0.09752
bk0: 253a 494295i bk1: 190a 494970i bk2: 153a 495302i bk3: 165a 495232i bk4: 43a 496999i bk5: 57a 497082i bk6: 137a 495948i bk7: 97a 496438i bk8: 168a 494909i bk9: 165a 494997i bk10: 124a 495566i bk11: 158a 495130i bk12: 32a 497101i bk13: 39a 497302i bk14: 45a 497425i bk15: 122a 496097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640523
Row_Buffer_Locality_read = 0.648871
Row_Buffer_Locality_write = 0.243902
Bank_Level_Parallism = 1.190500
Bank_Level_Parallism_Col = 1.102564
Bank_Level_Parallism_Ready = 1.012287
write_to_read_ratio_blp_rw_average = 0.058042
GrpLevelPara = 1.085028 

BW Util details:
bwutil = 0.008440 
total_CMD = 497634 
util_bw = 4200 
Wasted_Col = 11871 
Wasted_Row = 8995 
Idle = 472568 

BW Util Bottlenecks: 
RCDc_limit = 10644 
RCDWRc_limit = 234 
WTRc_limit = 327 
RTWc_limit = 318 
CCDLc_limit = 1629 
rwq = 0 
CCDLc_limit_alone = 1592 
WTRc_limit_alone = 311 
RTWc_limit_alone = 297 

Commands details: 
total_CMD = 497634 
n_nop = 494099 
Read = 1948 
Write = 0 
L2_Alloc = 0 
L2_WB = 152 
n_act = 730 
n_pre = 714 
n_ref = 0 
n_req = 1989 
total_req = 2100 

Dual Bus Interface Util: 
issued_total_row = 1444 
issued_total_col = 2100 
Row_Bus_Util =  0.002902 
CoL_Bus_Util = 0.004220 
Either_Row_CoL_Bus_Util = 0.007104 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.002546 
queue_avg = 0.033032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0330323
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=497634 n_nop=493153 n_act=923 n_pre=907 n_ref_event=0 n_req=2490 n_rd=2427 n_rd_L2_A=0 n_write=0 n_wr_bk=244 bw_util=0.01073
n_activity=50841 dram_eff=0.1051
bk0: 224a 494472i bk1: 217a 494577i bk2: 145a 495572i bk3: 154a 495696i bk4: 161a 495608i bk5: 123a 496028i bk6: 182a 495127i bk7: 128a 495410i bk8: 179a 494980i bk9: 177a 494880i bk10: 110a 495684i bk11: 154a 495342i bk12: 183a 494824i bk13: 138a 495671i bk14: 63a 496591i bk15: 89a 496334i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.635341
Row_Buffer_Locality_read = 0.646889
Row_Buffer_Locality_write = 0.190476
Bank_Level_Parallism = 1.230253
Bank_Level_Parallism_Col = 1.121370
Bank_Level_Parallism_Ready = 1.028635
write_to_read_ratio_blp_rw_average = 0.080954
GrpLevelPara = 1.098630 

BW Util details:
bwutil = 0.010735 
total_CMD = 497634 
util_bw = 5342 
Wasted_Col = 15016 
Wasted_Row = 10734 
Idle = 466542 

BW Util Bottlenecks: 
RCDc_limit = 13192 
RCDWRc_limit = 390 
WTRc_limit = 520 
RTWc_limit = 641 
CCDLc_limit = 2222 
rwq = 0 
CCDLc_limit_alone = 2174 
WTRc_limit_alone = 496 
RTWc_limit_alone = 617 

Commands details: 
total_CMD = 497634 
n_nop = 493153 
Read = 2427 
Write = 0 
L2_Alloc = 0 
L2_WB = 244 
n_act = 923 
n_pre = 907 
n_ref = 0 
n_req = 2490 
total_req = 2671 

Dual Bus Interface Util: 
issued_total_row = 1830 
issued_total_col = 2671 
Row_Bus_Util =  0.003677 
CoL_Bus_Util = 0.005367 
Either_Row_CoL_Bus_Util = 0.009005 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.004463 
queue_avg = 0.042714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0427141
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=497634 n_nop=494800 n_act=563 n_pre=547 n_ref_event=0 n_req=1606 n_rd=1560 n_rd_L2_A=0 n_write=0 n_wr_bk=171 bw_util=0.006957
n_activity=34856 dram_eff=0.09932
bk0: 157a 495444i bk1: 119a 496222i bk2: 121a 495878i bk3: 69a 496376i bk4: 133a 495383i bk5: 122a 496143i bk6: 165a 495374i bk7: 81a 496636i bk8: 65a 496721i bk9: 74a 496834i bk10: 44a 496922i bk11: 24a 497264i bk12: 65a 496864i bk13: 83a 496452i bk14: 120a 496145i bk15: 118a 495981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.658157
Row_Buffer_Locality_read = 0.673077
Row_Buffer_Locality_write = 0.152174
Bank_Level_Parallism = 1.175177
Bank_Level_Parallism_Col = 1.097281
Bank_Level_Parallism_Ready = 1.010357
write_to_read_ratio_blp_rw_average = 0.094299
GrpLevelPara = 1.084861 

BW Util details:
bwutil = 0.006957 
total_CMD = 497634 
util_bw = 3462 
Wasted_Col = 9488 
Wasted_Row = 7124 
Idle = 477560 

BW Util Bottlenecks: 
RCDc_limit = 8043 
RCDWRc_limit = 317 
WTRc_limit = 319 
RTWc_limit = 447 
CCDLc_limit = 1407 
rwq = 0 
CCDLc_limit_alone = 1362 
WTRc_limit_alone = 298 
RTWc_limit_alone = 423 

Commands details: 
total_CMD = 497634 
n_nop = 494800 
Read = 1560 
Write = 0 
L2_Alloc = 0 
L2_WB = 171 
n_act = 563 
n_pre = 547 
n_ref = 0 
n_req = 1606 
total_req = 1731 

Dual Bus Interface Util: 
issued_total_row = 1110 
issued_total_col = 1731 
Row_Bus_Util =  0.002231 
CoL_Bus_Util = 0.003478 
Either_Row_CoL_Bus_Util = 0.005695 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.002470 
queue_avg = 0.026294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0262944
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=497634 n_nop=493151 n_act=944 n_pre=928 n_ref_event=0 n_req=2452 n_rd=2389 n_rd_L2_A=0 n_write=0 n_wr_bk=233 bw_util=0.01054
n_activity=52772 dram_eff=0.09937
bk0: 241a 494008i bk1: 220a 494371i bk2: 149a 495167i bk3: 140a 495195i bk4: 104a 496023i bk5: 127a 496263i bk6: 249a 494187i bk7: 220a 494586i bk8: 183a 494544i bk9: 158a 495109i bk10: 76a 496328i bk11: 78a 496238i bk12: 76a 496718i bk13: 70a 496781i bk14: 225a 494559i bk15: 73a 496162i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.619902
Row_Buffer_Locality_read = 0.632901
Row_Buffer_Locality_write = 0.126984
Bank_Level_Parallism = 1.221449
Bank_Level_Parallism_Col = 1.115278
Bank_Level_Parallism_Ready = 1.019340
write_to_read_ratio_blp_rw_average = 0.081966
GrpLevelPara = 1.094081 

BW Util details:
bwutil = 0.010538 
total_CMD = 497634 
util_bw = 5244 
Wasted_Col = 15283 
Wasted_Row = 11266 
Idle = 465841 

BW Util Bottlenecks: 
RCDc_limit = 13521 
RCDWRc_limit = 416 
WTRc_limit = 405 
RTWc_limit = 702 
CCDLc_limit = 2099 
rwq = 0 
CCDLc_limit_alone = 2041 
WTRc_limit_alone = 385 
RTWc_limit_alone = 664 

Commands details: 
total_CMD = 497634 
n_nop = 493151 
Read = 2389 
Write = 0 
L2_Alloc = 0 
L2_WB = 233 
n_act = 944 
n_pre = 928 
n_ref = 0 
n_req = 2452 
total_req = 2622 

Dual Bus Interface Util: 
issued_total_row = 1872 
issued_total_col = 2622 
Row_Bus_Util =  0.003762 
CoL_Bus_Util = 0.005269 
Either_Row_CoL_Bus_Util = 0.009009 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.002454 
queue_avg = 0.041161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0411608
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=497634 n_nop=492884 n_act=1001 n_pre=985 n_ref_event=0 n_req=2573 n_rd=2495 n_rd_L2_A=0 n_write=0 n_wr_bk=284 bw_util=0.01117
n_activity=54878 dram_eff=0.1013
bk0: 211a 494309i bk1: 149a 495081i bk2: 245a 494634i bk3: 170a 494961i bk4: 155a 495364i bk5: 172a 494826i bk6: 111a 495976i bk7: 142a 494979i bk8: 115a 495541i bk9: 110a 496179i bk10: 173a 494857i bk11: 131a 495604i bk12: 165a 495222i bk13: 102a 496270i bk14: 192a 494684i bk15: 152a 495546i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.616790
Row_Buffer_Locality_read = 0.629259
Row_Buffer_Locality_write = 0.217949
Bank_Level_Parallism = 1.238333
Bank_Level_Parallism_Col = 1.130042
Bank_Level_Parallism_Ready = 1.025733
write_to_read_ratio_blp_rw_average = 0.088908
GrpLevelPara = 1.101534 

BW Util details:
bwutil = 0.011169 
total_CMD = 497634 
util_bw = 5558 
Wasted_Col = 16010 
Wasted_Row = 11681 
Idle = 464385 

BW Util Bottlenecks: 
RCDc_limit = 14208 
RCDWRc_limit = 475 
WTRc_limit = 552 
RTWc_limit = 646 
CCDLc_limit = 2350 
rwq = 0 
CCDLc_limit_alone = 2272 
WTRc_limit_alone = 483 
RTWc_limit_alone = 637 

Commands details: 
total_CMD = 497634 
n_nop = 492884 
Read = 2495 
Write = 0 
L2_Alloc = 0 
L2_WB = 284 
n_act = 1001 
n_pre = 985 
n_ref = 0 
n_req = 2573 
total_req = 2779 

Dual Bus Interface Util: 
issued_total_row = 1986 
issued_total_col = 2779 
Row_Bus_Util =  0.003991 
CoL_Bus_Util = 0.005584 
Either_Row_CoL_Bus_Util = 0.009545 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.003158 
queue_avg = 0.046227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0462267
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=497634 n_nop=494273 n_act=726 n_pre=710 n_ref_event=0 n_req=1853 n_rd=1825 n_rd_L2_A=0 n_write=0 n_wr_bk=111 bw_util=0.007781
n_activity=41804 dram_eff=0.09262
bk0: 130a 495632i bk1: 78a 496585i bk2: 53a 497104i bk3: 56a 496936i bk4: 99a 496102i bk5: 166a 495586i bk6: 227a 494126i bk7: 232a 493742i bk8: 59a 496321i bk9: 105a 495987i bk10: 20a 497421i bk11: 19a 497389i bk12: 131a 496101i bk13: 76a 496528i bk14: 214a 494269i bk15: 160a 495237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.614679
Row_Buffer_Locality_read = 0.622466
Row_Buffer_Locality_write = 0.107143
Bank_Level_Parallism = 1.197622
Bank_Level_Parallism_Col = 1.109651
Bank_Level_Parallism_Ready = 1.016958
write_to_read_ratio_blp_rw_average = 0.051758
GrpLevelPara = 1.093048 

BW Util details:
bwutil = 0.007781 
total_CMD = 497634 
util_bw = 3872 
Wasted_Col = 11632 
Wasted_Row = 8979 
Idle = 473151 

BW Util Bottlenecks: 
RCDc_limit = 10679 
RCDWRc_limit = 197 
WTRc_limit = 248 
RTWc_limit = 306 
CCDLc_limit = 1499 
rwq = 0 
CCDLc_limit_alone = 1487 
WTRc_limit_alone = 244 
RTWc_limit_alone = 298 

Commands details: 
total_CMD = 497634 
n_nop = 494273 
Read = 1825 
Write = 0 
L2_Alloc = 0 
L2_WB = 111 
n_act = 726 
n_pre = 710 
n_ref = 0 
n_req = 1853 
total_req = 1936 

Dual Bus Interface Util: 
issued_total_row = 1436 
issued_total_col = 1936 
Row_Bus_Util =  0.002886 
CoL_Bus_Util = 0.003890 
Either_Row_CoL_Bus_Util = 0.006754 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.003273 
queue_avg = 0.030727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0307274
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=497634 n_nop=493263 n_act=865 n_pre=849 n_ref_event=0 n_req=2484 n_rd=2417 n_rd_L2_A=0 n_write=0 n_wr_bk=250 bw_util=0.01072
n_activity=50894 dram_eff=0.1048
bk0: 189a 494084i bk1: 127a 495816i bk2: 165a 495158i bk3: 225a 494944i bk4: 157a 495299i bk5: 98a 496383i bk6: 150a 495024i bk7: 200a 495158i bk8: 36a 497192i bk9: 128a 495651i bk10: 235a 494458i bk11: 256a 494413i bk12: 69a 496946i bk13: 80a 496608i bk14: 218a 494898i bk15: 84a 496622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.657810
Row_Buffer_Locality_read = 0.668597
Row_Buffer_Locality_write = 0.268657
Bank_Level_Parallism = 1.210236
Bank_Level_Parallism_Col = 1.119562
Bank_Level_Parallism_Ready = 1.019761
write_to_read_ratio_blp_rw_average = 0.081878
GrpLevelPara = 1.097896 

BW Util details:
bwutil = 0.010719 
total_CMD = 497634 
util_bw = 5334 
Wasted_Col = 14413 
Wasted_Row = 10470 
Idle = 467417 

BW Util Bottlenecks: 
RCDc_limit = 12400 
RCDWRc_limit = 378 
WTRc_limit = 468 
RTWc_limit = 656 
CCDLc_limit = 2223 
rwq = 0 
CCDLc_limit_alone = 2139 
WTRc_limit_alone = 416 
RTWc_limit_alone = 624 

Commands details: 
total_CMD = 497634 
n_nop = 493263 
Read = 2417 
Write = 0 
L2_Alloc = 0 
L2_WB = 250 
n_act = 865 
n_pre = 849 
n_ref = 0 
n_req = 2484 
total_req = 2667 

Dual Bus Interface Util: 
issued_total_row = 1714 
issued_total_col = 2667 
Row_Bus_Util =  0.003444 
CoL_Bus_Util = 0.005359 
Either_Row_CoL_Bus_Util = 0.008784 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.002288 
queue_avg = 0.041836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.041836
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=497634 n_nop=491048 n_act=1423 n_pre=1407 n_ref_event=0 n_req=3558 n_rd=3466 n_rd_L2_A=0 n_write=0 n_wr_bk=328 bw_util=0.01525
n_activity=69917 dram_eff=0.1085
bk0: 171a 495238i bk1: 196a 494998i bk2: 230a 494475i bk3: 194a 495417i bk4: 247a 493719i bk5: 146a 495016i bk6: 372a 490835i bk7: 338a 491278i bk8: 76a 495980i bk9: 212a 494879i bk10: 200a 494924i bk11: 208a 494163i bk12: 176a 494811i bk13: 145a 495516i bk14: 256a 492959i bk15: 299a 492853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.603991
Row_Buffer_Locality_read = 0.616272
Row_Buffer_Locality_write = 0.141304
Bank_Level_Parallism = 1.339485
Bank_Level_Parallism_Col = 1.171555
Bank_Level_Parallism_Ready = 1.030620
write_to_read_ratio_blp_rw_average = 0.080289
GrpLevelPara = 1.140339 

BW Util details:
bwutil = 0.015248 
total_CMD = 497634 
util_bw = 7588 
Wasted_Col = 21730 
Wasted_Row = 14869 
Idle = 453447 

BW Util Bottlenecks: 
RCDc_limit = 19886 
RCDWRc_limit = 604 
WTRc_limit = 767 
RTWc_limit = 1096 
CCDLc_limit = 3102 
rwq = 0 
CCDLc_limit_alone = 3019 
WTRc_limit_alone = 734 
RTWc_limit_alone = 1046 

Commands details: 
total_CMD = 497634 
n_nop = 491048 
Read = 3466 
Write = 0 
L2_Alloc = 0 
L2_WB = 328 
n_act = 1423 
n_pre = 1407 
n_ref = 0 
n_req = 3558 
total_req = 3794 

Dual Bus Interface Util: 
issued_total_row = 2830 
issued_total_col = 3794 
Row_Bus_Util =  0.005687 
CoL_Bus_Util = 0.007624 
Either_Row_CoL_Bus_Util = 0.013235 
Issued_on_Two_Bus_Simul_Util = 0.000076 
issued_two_Eff = 0.005770 
queue_avg = 0.067429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0674291
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=497634 n_nop=495591 n_act=415 n_pre=399 n_ref_event=0 n_req=1145 n_rd=1116 n_rd_L2_A=0 n_write=0 n_wr_bk=114 bw_util=0.004943
n_activity=26601 dram_eff=0.09248
bk0: 34a 497161i bk1: 100a 496538i bk2: 54a 497196i bk3: 84a 496987i bk4: 39a 497506i bk5: 118a 495417i bk6: 118a 495514i bk7: 75a 496397i bk8: 59a 496566i bk9: 81a 496427i bk10: 40a 497304i bk11: 13a 497447i bk12: 60a 496984i bk13: 75a 496366i bk14: 71a 496450i bk15: 95a 496500i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.648035
Row_Buffer_Locality_read = 0.661290
Row_Buffer_Locality_write = 0.137931
Bank_Level_Parallism = 1.148286
Bank_Level_Parallism_Col = 1.081652
Bank_Level_Parallism_Ready = 1.009748
write_to_read_ratio_blp_rw_average = 0.080832
GrpLevelPara = 1.065922 

BW Util details:
bwutil = 0.004943 
total_CMD = 497634 
util_bw = 2460 
Wasted_Col = 6940 
Wasted_Row = 5290 
Idle = 482944 

BW Util Bottlenecks: 
RCDc_limit = 6023 
RCDWRc_limit = 209 
WTRc_limit = 145 
RTWc_limit = 234 
CCDLc_limit = 983 
rwq = 0 
CCDLc_limit_alone = 973 
WTRc_limit_alone = 137 
RTWc_limit_alone = 232 

Commands details: 
total_CMD = 497634 
n_nop = 495591 
Read = 1116 
Write = 0 
L2_Alloc = 0 
L2_WB = 114 
n_act = 415 
n_pre = 399 
n_ref = 0 
n_req = 1145 
total_req = 1230 

Dual Bus Interface Util: 
issued_total_row = 814 
issued_total_col = 1230 
Row_Bus_Util =  0.001636 
CoL_Bus_Util = 0.002472 
Either_Row_CoL_Bus_Util = 0.004105 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.000489 
queue_avg = 0.018196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0181961

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67288, Miss = 1225, Miss_rate = 0.018, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[1]: Access = 62427, Miss = 1444, Miss_rate = 0.023, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[2]: Access = 70518, Miss = 2478, Miss_rate = 0.035, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[3]: Access = 51858, Miss = 1200, Miss_rate = 0.023, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[4]: Access = 70291, Miss = 2406, Miss_rate = 0.034, Pending_hits = 242, Reservation_fails = 0
L2_cache_bank[5]: Access = 55603, Miss = 1799, Miss_rate = 0.032, Pending_hits = 95, Reservation_fails = 0
L2_cache_bank[6]: Access = 63698, Miss = 1050, Miss_rate = 0.016, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[7]: Access = 64534, Miss = 1128, Miss_rate = 0.017, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[8]: Access = 75028, Miss = 1480, Miss_rate = 0.020, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[9]: Access = 50193, Miss = 1158, Miss_rate = 0.023, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[10]: Access = 59932, Miss = 546, Miss_rate = 0.009, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[11]: Access = 56872, Miss = 1122, Miss_rate = 0.020, Pending_hits = 106, Reservation_fails = 0
L2_cache_bank[12]: Access = 55722, Miss = 1138, Miss_rate = 0.020, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[13]: Access = 67105, Miss = 1400, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[14]: Access = 53759, Miss = 944, Miss_rate = 0.018, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[15]: Access = 60669, Miss = 1947, Miss_rate = 0.032, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[16]: Access = 61257, Miss = 993, Miss_rate = 0.016, Pending_hits = 65, Reservation_fails = 0
L2_cache_bank[17]: Access = 59952, Miss = 896, Miss_rate = 0.015, Pending_hits = 75, Reservation_fails = 0
L2_cache_bank[18]: Access = 64479, Miss = 2546, Miss_rate = 0.039, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[19]: Access = 61459, Miss = 827, Miss_rate = 0.013, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[20]: Access = 63980, Miss = 2208, Miss_rate = 0.035, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[21]: Access = 69370, Miss = 1714, Miss_rate = 0.025, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[22]: Access = 63543, Miss = 1068, Miss_rate = 0.017, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[23]: Access = 51278, Miss = 199, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1480815
L2_total_cache_misses = 32916
L2_total_cache_miss_rate = 0.0222
L2_total_cache_pending_hits = 2502
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1154651
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10158
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18194
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 290746
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 418
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4146
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1185482
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295333
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.214
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1480815
icnt_total_pkts_simt_to_mem=1480815
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.16616
	minimum = 5
	maximum = 54
Network latency average = 6.16616
	minimum = 5
	maximum = 54
Slowest packet = 2946993
Flit latency average = 6.16616
	minimum = 5
	maximum = 54
Slowest flit = 2946993
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0349849
	minimum = 0.024301 (at node 19)
	maximum = 0.0477885 (at node 36)
Accepted packet rate average = 0.0349849
	minimum = 0.024301 (at node 19)
	maximum = 0.0477885 (at node 36)
Injected flit rate average = 0.0349849
	minimum = 0.024301 (at node 19)
	maximum = 0.0477885 (at node 36)
Accepted flit rate average= 0.0349849
	minimum = 0.024301 (at node 19)
	maximum = 0.0477885 (at node 36)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 93.6128 (17 samples)
	minimum = 5 (17 samples)
	maximum = 566.235 (17 samples)
Network latency average = 53.492 (17 samples)
	minimum = 5 (17 samples)
	maximum = 419.294 (17 samples)
Flit latency average = 53.492 (17 samples)
	minimum = 5 (17 samples)
	maximum = 419.294 (17 samples)
Fragmentation average = 0 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0 (17 samples)
Injected packet rate average = 0.0908838 (17 samples)
	minimum = 0.0687666 (17 samples)
	maximum = 0.181997 (17 samples)
Accepted packet rate average = 0.0908838 (17 samples)
	minimum = 0.0687666 (17 samples)
	maximum = 0.181997 (17 samples)
Injected flit rate average = 0.0908838 (17 samples)
	minimum = 0.0687666 (17 samples)
	maximum = 0.181997 (17 samples)
Accepted flit rate average = 0.0908838 (17 samples)
	minimum = 0.0687666 (17 samples)
	maximum = 0.181997 (17 samples)
Injected packet size average = 1 (17 samples)
Accepted packet size average = 1 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 4 sec (124 sec)
gpgpu_simulation_rate = 220082 (inst/sec)
gpgpu_simulation_rate = 2274 (cycle/sec)
gpgpu_silicon_slowdown = 623131x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff9a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff9a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff998..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff990..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcf3ff98c..

GPGPU-Sim PTX: cudaLaunch for 0x0x562bf02d0f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 5812
gpu_sim_insn = 1114172
gpu_ipc =     191.7020
gpu_tot_sim_cycle = 287883
gpu_tot_sim_insn = 28404389
gpu_tot_ipc =      98.6664
gpu_tot_issued_cta = 2304
gpu_occupancy = 80.7050% 
gpu_tot_occupancy = 68.0395% 
max_total_param_size = 0
gpu_stall_dramfull = 13986
gpu_stall_icnt2sh    = 15186
partiton_level_parallism =       0.3565
partiton_level_parallism_total  =       5.1510
partiton_level_parallism_util =       4.5740
partiton_level_parallism_util_total  =       9.7439
L2_BW  =      16.1653 GB/Sec
L2_BW_total  =     233.5672 GB/Sec
gpu_total_sim_rate=225431

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 2304, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1452, 1442, 1123, 1398, 1091, 1276, 1210, 1285, 1661, 1101, 1298, 1078, 1384, 1195, 1133, 1417, 1345, 1487, 1716, 1585, 1783, 1959, 1605, 1584, 1585, 1356, 1510, 1564, 1540, 1553, 1553, 1717, 961, 1081, 1333, 1487, 1291, 1257, 1027, 984, 951, 1182, 895, 1489, 1281, 1204, 1214, 1304, 1270, 1391, 1282, 1095, 1425, 1271, 985, 1029, 1337, 996, 1293, 1359, 1172, 1127, 984, 984, 
gpgpu_n_tot_thrd_icount = 71871712
gpgpu_n_tot_w_icount = 2245991
gpgpu_n_stall_shd_mem = 1547408
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1187530
gpgpu_n_mem_write_global = 295357
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2856709	W0_Idle:1835547	W0_Scoreboard:9853085	W1:478854	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
single_issue_nums: WS0:510645	WS1:508201	WS2:509550	WS3:511875	
dual_issue_nums: WS0:25711	WS1:25668	WS2:25638	WS3:25843	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9500240 {8:1187530,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11814280 {40:295357,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47501200 {40:1187530,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362856 {8:295357,}
maxmflatency = 1956 
max_icnt2mem_latency = 1783 
maxmrqlatency = 93 
max_icnt2sh_latency = 531 
averagemflatency = 560 
avg_icnt2mem_latency = 388 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 45 
mrq_lat_table:20454 	250 	325 	2256 	5467 	327 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	388842 	238576 	789441 	66028 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	131391 	113392 	54225 	49811 	61043 	111126 	286776 	672148 	2975 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	381045 	533944 	244023 	116983 	67304 	62686 	76513 	389 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	221 	42 	136 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        15        12        12        17        24        23        11        26         7        28        18        19        10        13         9        16 
dram[1]:        12        14        31        18         9        11        13         9        15        12        12        15         8        13        12        14 
dram[2]:        16        14         9        14        17        17        20        12        14        11         9        14        11        15        17        13 
dram[3]:        13        17         9        14        12        14        11         8        10        15         9        10         6        17        12        13 
dram[4]:         9        13         9        10        20        18        20        12         7        10         8         9        13         9        13        23 
dram[5]:         9        20        13         7        23        25        22        17         8         7         5         5        10         8        15        12 
dram[6]:        11        13        17        20        17        37        11        16        10        10         8         6        19        17        10         6 
dram[7]:        14        10        17        10        16        21         9         7         6        11         9         7        10         6         8        12 
dram[8]:        10        10        10        10        12        12        10        10         5         9         8         7        10         8         9        12 
dram[9]:        13        15        10        13        17        15        10        19         8        13        21        13        25        10        12        10 
dram[10]:        32        23        17        20        13        16        16        12         4        12        17         9         7         7        12        22 
dram[11]:        10        16        11        30        18        14         8         6         6         8        11         6         8         6        10        17 
maximum service time to same row:
dram[0]:     11294     11597     16062     14188     14511      7425      5975     11336      9373      6239     10966     18346      7446      6191     26040      8111 
dram[1]:      9336     12465     14908     19865      8367      9689      7970      9217      6128      9823     10726      7287      5971     10143     14958     11852 
dram[2]:      9697      9345     14148     22112      9652     12436     13126     16387      7513      7333      6630     15375     21216     21365     11166     17412 
dram[3]:      6376     12293     14299     12973     18761     31273     10827      9477      7109      6703      8629     11791     13164     32705     37947      8650 
dram[4]:      6865     13284     22074      8108     10333     14185     20981     12159     14223     16293     10116     17212      8092      7902     28482     17497 
dram[5]:     14075      8767      6463     10008     12239     22189     10028     12321      8471     10552      7065     18951     19729     21296     10281     12892 
dram[6]:      6956     11688      7044     12667     18526     27278     15030      6172      5947      6815      7236     10809     15509     13852      6177     16921 
dram[7]:      7080     11696      9784     12377     16590     13582      6490      9338      7459      8698      6312      6386     13734      6222      8504      7043 
dram[8]:      6454      7438     21628     29833     12394     16643      8911     11010     13818      6855     23518     19566      8600     17476      8751      9962 
dram[9]:      6775     22433      8433     12529     12867     22332      6944     20368     32612      6034     15446      6057     22106      8831      6185     14286 
dram[10]:     10181      7884     10507     11446      7858      6311      6010      6009      7391      6832     10945      5969      7260      9926      6133     10529 
dram[11]:     20299      9293     20972     31131     50719     14022      8540      8887     22517      8907     23181     14941     16041      6474      9375     20591 
average row accesses per activate:
dram[0]:  2.975904  2.709091  3.421053  3.034483  3.860465  2.677966  3.063830  3.326531  2.696970  3.246575  4.130435  3.482759  3.034483  3.000000  2.416667  3.090909 
dram[1]:  2.348214  2.705882  3.781818  3.923077  2.518868  3.000000  2.400000  2.507463  2.816327  3.179105  3.000000  3.739130  2.319444  2.533333  3.166667  3.580000 
dram[2]:  2.693182  3.306818  2.135922  3.126760  3.012820  3.493151  2.380000  2.551181  2.601942  3.151515  2.750000  3.105263  3.333333  2.731707  2.647059  3.250000 
dram[3]:  2.943182  2.984615  2.706897  3.087719  4.272727  5.250000  2.875000  2.852941  2.166667  2.323944  2.314815  2.323529  3.000000  4.555555  7.500000  2.711111 
dram[4]:  2.590909  2.844156  2.788461  3.478261  3.173077  2.860465  3.209677  2.788461  2.500000  2.458333  2.075472  2.524590  2.541667  2.760000  2.875000  2.968750 
dram[5]:  2.807018  3.647059  2.777778  2.322581  2.448276  3.405406  3.203704  3.652174  2.954545  3.947368  2.315789  2.400000  2.954545  2.371428  3.075000  2.813953 
dram[6]:  2.464647  2.540230  2.793103  2.459016  3.111111  4.090909  2.652632  2.800000  2.259259  2.430769  2.375000  2.135135  3.478261  3.217391  2.722892  1.948718 
dram[7]:  2.546512  2.415385  3.246753  2.507246  2.927273  2.619718  2.974359  2.303030  2.035088  2.820513  2.289474  2.339286  2.933333  2.942857  2.450000  2.781818 
dram[8]:  2.568627  3.000000  4.583333  3.333333  2.536585  3.127273  2.473118  2.300971  1.843750  2.560976  5.000000  2.375000  3.046512  2.451613  2.362637  2.476923 
dram[9]:  2.621951  2.804348  2.500000  3.169014  3.250000  3.678571  2.313433  3.238095  3.800000  2.518518  2.744186  3.059524  4.928571  2.962963  2.959460  3.230769 
dram[10]:  2.949152  2.955224  2.925000  3.421053  2.663265  2.587301  2.193182  2.221519  2.138889  3.000000  2.816901  2.144330  2.315789  2.500000  2.277311  2.487805 
dram[11]:  2.833333  3.333333  5.090909  5.058824  9.750000  2.258621  2.296296  2.375000  2.034483  2.612903  5.714286  2.166667  3.875000  2.111111  2.517241  3.064516 
average row locality = 29089/10557 = 2.755423
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       247       147       125       166       161       152       139       155       177       236        95       101       176       210        53        92 
dram[1]:       258       229       197       143       258       174       212       162       276       212       114        84       165       152        70       174 
dram[2]:       233       291       205       217       229       250       219       310       266       208       105       176       160       224       128       176 
dram[3]:       253       190       153       165        43        57       137        97       168       165       124       158        32        39        45       122 
dram[4]:       224       217       145       154       161       123       182       128       179       177       110       154       183       138        63        89 
dram[5]:       157       119       121        69       133       122       165        81        65        74        44        24        65        83       120       118 
dram[6]:       241       220       149       140       104       127       249       220       183       158        76        78        76        70       225        73 
dram[7]:       211       149       245       170       155       172       111       142       115       110       173       131       165       102       192       152 
dram[8]:       130        78        53        56        99       166       227       232        59       105        20        19       131        76       214       160 
dram[9]:       189       127       165       225       157        98       150       200        36       128       235       256        69        80       218        84 
dram[10]:       171       196       230       194       247       146       372       338        76       212       200       208       176       145       256       299 
dram[11]:        34       100        54        84        39       118       118        75        59        81        40        13        60        75        71        95 
total dram reads = 28352
bank skew: 372/13 = 28.62
chip skew: 3466/1116 = 3.11
number of total write accesses:
dram[0]:         0         7        20        39        20        24        20        29         4         4         0         0         0         0        19        36 
dram[1]:        19         4        41        36        35        12        59        24         0         4        24         8         8         0        23        19 
dram[2]:        15         0        57        20        23        20        72        56         8         0        20         4         0         0        28        24 
dram[3]:        24        16        16        33        16        23         4         0         4         0         4         0         4         8         0         0 
dram[4]:        15         8         0        23        15         0        68        65         4         0         0         0         0         0        23        23 
dram[5]:         8        15        15        11        35        16        32        12         0         4         0         0         0         0        12        11 
dram[6]:        12         4        44        34        31        31        12        16         0         0         0         4        16        13         4        12 
dram[7]:        32        31        18        12        24        52        20        33         4         0         4         0        35         4        11         4 
dram[8]:         4         0         8        16        20        24        12        19         0         0         0         0         0         0         4         4 
dram[9]:        91         8         0         0        44        19        20        16         8        32         4         4         0         0         4         0 
dram[10]:        12         8        16         4        52        56        43        48         4         4         0         0         0         0        55        26 
dram[11]:         0         0         7         7         0        52        24         4         0         0         0         0         8         4         8         0 
total dram writes = 2772
min_bank_accesses = 0!
chip skew: 347/111 = 3.13
average mf latency per bank:
dram[0]:      12389     18879     20992     13804     13554     16617     17428     14893     26471     16762    109164     97339     49178     29011     33369     20307
dram[1]:      12989     13438     13689     15807     12074     14931     11252     13484     15274     18969     79930     50432     46088     59938     25021     12121
dram[2]:      14674     10125     12596     14078     12506     12830     10801      9648     18165     22257     90608     50434     35118     34520     17171     14403
dram[3]:      11543     14181     19570     15237     42117     37913     20398     25132     23429     26267     62246     51541    214622    164017     56088     21652
dram[4]:      14597     21239     24594     21449     16041     26355     12909     21783     32884     29169     78825    101468     60866     80200     31651     23791
dram[5]:      17540     27052     17021     31572     17286     16266     16098     32753     61879     47930    124569    223748    119248     72858     17781     25086
dram[6]:      13617     15575     15304     16659     20959     14915     10588     11483     53602     26042     48411     79630     61499     78823     12437     28619
dram[7]:      13596     18621     10888     13610     15428     14779     21781     15569     32080     40108     46644     34088     24078     44279     14539     16608
dram[8]:      24641     41866     35356     45145     26690     15030     11449     11517     74415     50535    289048    413219     35543     89081     11089     15976
dram[9]:      10558     21511     17062     11760     16468     21333     15935     15090     81405     26364     33279     29994     98416    109584     13608     22588
dram[10]:      21214     17206     14127     14643     10464     15160      8289      6490     60062     20423     35750     47675     54974     51450      9852     10120
dram[11]:      64486     26585     44167     31697     48895     16921     17292     36936     59411     47135    172124    517161    105118     83057     34673     27209
maximum mf latency per bank:
dram[0]:       1289      1238      1232      1218      1276      1297      1301      1619      1876      1881      1871      1872      1530      1296      1191      1233
dram[1]:       1337      1424      1310      1353      1355      1329      1871      1440      1878      1843      1817      1816      1611      1357      1390      1367
dram[2]:       1347      1328      1431      1399      1368      1626      1564      1446      1871      1870      1820      1620      1611      1379      1369      1345
dram[3]:       1103      1104      1080      1063      1072      1101      1836      1810      1913      1878      1881      1916      1611      1332      1027      1089
dram[4]:       1723      1739      1660      1592      1699      1673      1713      1637      1869      1917      1848      1871      1657      1680      1661      1666
dram[5]:       1070      1172      1037      1056      1061      1097      1045      1627      1881      1914      1259      1845      1620      1611      1007      1022
dram[6]:       1073      1033      1054      1105      1210      1160      1320      1828      1956      1876      1920      1831      1512      1223      1098      1065
dram[7]:       1047      1048      1191      1035      1626      1197      1626      1520      1912      1918      1824      1069      1869      1530      1082      1030
dram[8]:       1082      1055      1033      1083      1043      1053      1125      1563      1845      1919      1831      1915      1090      1611      1071      1086
dram[9]:       1054      1067      1044      1060      1272      1376      1564      1626      1917      1872      1876      1881      1235      1608      1054      1054
dram[10]:       1264      1244      1270      1240      1626      1272      1188      1223      1917      1880      1512      1883      1827      1836      1140      1232
dram[11]:        996      1106      1050      1046      1096      1210      1035      1395      1918      1881      1921      1821      1332      1611      1018      1059
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=507887 n_nop=503622 n_act=821 n_pre=805 n_ref_event=0 n_req=2490 n_rd=2432 n_rd_L2_A=0 n_write=0 n_wr_bk=222 bw_util=0.01045
n_activity=49508 dram_eff=0.1072
bk0: 247a 504834i bk1: 147a 505830i bk2: 125a 506360i bk3: 166a 505501i bk4: 161a 506106i bk5: 152a 505653i bk6: 139a 506064i bk7: 155a 505891i bk8: 177a 505435i bk9: 236a 505054i bk10: 95a 506882i bk11: 101a 506805i bk12: 176a 505747i bk13: 210a 505187i bk14: 53a 506827i bk15: 92a 506453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.675502
Row_Buffer_Locality_read = 0.686266
Row_Buffer_Locality_write = 0.224138
Bank_Level_Parallism = 1.197698
Bank_Level_Parallism_Col = 1.105800
Bank_Level_Parallism_Ready = 1.018400
write_to_read_ratio_blp_rw_average = 0.081826
GrpLevelPara = 1.087119 

BW Util details:
bwutil = 0.010451 
total_CMD = 507887 
util_bw = 5308 
Wasted_Col = 13690 
Wasted_Row = 9991 
Idle = 478898 

BW Util Bottlenecks: 
RCDc_limit = 11786 
RCDWRc_limit = 345 
WTRc_limit = 422 
RTWc_limit = 614 
CCDLc_limit = 2065 
rwq = 0 
CCDLc_limit_alone = 2019 
WTRc_limit_alone = 400 
RTWc_limit_alone = 590 

Commands details: 
total_CMD = 507887 
n_nop = 503622 
Read = 2432 
Write = 0 
L2_Alloc = 0 
L2_WB = 222 
n_act = 821 
n_pre = 805 
n_ref = 0 
n_req = 2490 
total_req = 2654 

Dual Bus Interface Util: 
issued_total_row = 1626 
issued_total_col = 2654 
Row_Bus_Util =  0.003201 
CoL_Bus_Util = 0.005226 
Either_Row_CoL_Bus_Util = 0.008398 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.003517 
queue_avg = 0.036189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0361892
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=507887 n_nop=502591 n_act=1065 n_pre=1049 n_ref_event=0 n_req=2963 n_rd=2880 n_rd_L2_A=0 n_write=0 n_wr_bk=316 bw_util=0.01259
n_activity=57539 dram_eff=0.1111
bk0: 258a 503749i bk1: 229a 504688i bk2: 197a 505434i bk3: 143a 506242i bk4: 258a 503604i bk5: 174a 505564i bk6: 212a 503960i bk7: 162a 505237i bk8: 276a 504028i bk9: 212a 505054i bk10: 114a 506133i bk11: 84a 506937i bk12: 165a 505105i bk13: 152a 505623i bk14: 70a 506923i bk15: 174a 505987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.644954
Row_Buffer_Locality_read = 0.656597
Row_Buffer_Locality_write = 0.240964
Bank_Level_Parallism = 1.289206
Bank_Level_Parallism_Col = 1.170355
Bank_Level_Parallism_Ready = 1.025720
write_to_read_ratio_blp_rw_average = 0.086159
GrpLevelPara = 1.132774 

BW Util details:
bwutil = 0.012585 
total_CMD = 507887 
util_bw = 6392 
Wasted_Col = 16952 
Wasted_Row = 11970 
Idle = 472573 

BW Util Bottlenecks: 
RCDc_limit = 14906 
RCDWRc_limit = 495 
WTRc_limit = 950 
RTWc_limit = 857 
CCDLc_limit = 2696 
rwq = 0 
CCDLc_limit_alone = 2619 
WTRc_limit_alone = 917 
RTWc_limit_alone = 813 

Commands details: 
total_CMD = 507887 
n_nop = 502591 
Read = 2880 
Write = 0 
L2_Alloc = 0 
L2_WB = 316 
n_act = 1065 
n_pre = 1049 
n_ref = 0 
n_req = 2963 
total_req = 3196 

Dual Bus Interface Util: 
issued_total_row = 2114 
issued_total_col = 3196 
Row_Bus_Util =  0.004162 
CoL_Bus_Util = 0.006293 
Either_Row_CoL_Bus_Util = 0.010428 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.002644 
queue_avg = 0.054752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0547523
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=507887 n_nop=501693 n_act=1245 n_pre=1229 n_ref_event=0 n_req=3486 n_rd=3397 n_rd_L2_A=0 n_write=0 n_wr_bk=347 bw_util=0.01474
n_activity=64475 dram_eff=0.1161
bk0: 233a 504495i bk1: 291a 504549i bk2: 205a 503866i bk3: 217a 504997i bk4: 229a 504661i bk5: 250a 504859i bk6: 219a 503710i bk7: 310a 502709i bk8: 266a 503836i bk9: 208a 505141i bk10: 105a 506141i bk11: 176a 505697i bk12: 160a 506003i bk13: 224a 504698i bk14: 128a 505899i bk15: 176a 505656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.646873
Row_Buffer_Locality_read = 0.655873
Row_Buffer_Locality_write = 0.303371
Bank_Level_Parallism = 1.313717
Bank_Level_Parallism_Col = 1.174107
Bank_Level_Parallism_Ready = 1.028700
write_to_read_ratio_blp_rw_average = 0.081179
GrpLevelPara = 1.140163 

BW Util details:
bwutil = 0.014743 
total_CMD = 507887 
util_bw = 7488 
Wasted_Col = 19546 
Wasted_Row = 13548 
Idle = 467305 

BW Util Bottlenecks: 
RCDc_limit = 17380 
RCDWRc_limit = 474 
WTRc_limit = 937 
RTWc_limit = 918 
CCDLc_limit = 3246 
rwq = 0 
CCDLc_limit_alone = 3175 
WTRc_limit_alone = 900 
RTWc_limit_alone = 884 

Commands details: 
total_CMD = 507887 
n_nop = 501693 
Read = 3397 
Write = 0 
L2_Alloc = 0 
L2_WB = 347 
n_act = 1245 
n_pre = 1229 
n_ref = 0 
n_req = 3486 
total_req = 3744 

Dual Bus Interface Util: 
issued_total_row = 2474 
issued_total_col = 3744 
Row_Bus_Util =  0.004871 
CoL_Bus_Util = 0.007372 
Either_Row_CoL_Bus_Util = 0.012196 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.003875 
queue_avg = 0.062963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0629628
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=507887 n_nop=504352 n_act=730 n_pre=714 n_ref_event=0 n_req=1989 n_rd=1948 n_rd_L2_A=0 n_write=0 n_wr_bk=152 bw_util=0.00827
n_activity=43069 dram_eff=0.09752
bk0: 253a 504548i bk1: 190a 505223i bk2: 153a 505555i bk3: 165a 505485i bk4: 43a 507252i bk5: 57a 507335i bk6: 137a 506201i bk7: 97a 506691i bk8: 168a 505162i bk9: 165a 505250i bk10: 124a 505819i bk11: 158a 505383i bk12: 32a 507354i bk13: 39a 507555i bk14: 45a 507678i bk15: 122a 506350i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640523
Row_Buffer_Locality_read = 0.648871
Row_Buffer_Locality_write = 0.243902
Bank_Level_Parallism = 1.190500
Bank_Level_Parallism_Col = 1.102564
Bank_Level_Parallism_Ready = 1.012287
write_to_read_ratio_blp_rw_average = 0.058042
GrpLevelPara = 1.085028 

BW Util details:
bwutil = 0.008270 
total_CMD = 507887 
util_bw = 4200 
Wasted_Col = 11871 
Wasted_Row = 8995 
Idle = 482821 

BW Util Bottlenecks: 
RCDc_limit = 10644 
RCDWRc_limit = 234 
WTRc_limit = 327 
RTWc_limit = 318 
CCDLc_limit = 1629 
rwq = 0 
CCDLc_limit_alone = 1592 
WTRc_limit_alone = 311 
RTWc_limit_alone = 297 

Commands details: 
total_CMD = 507887 
n_nop = 504352 
Read = 1948 
Write = 0 
L2_Alloc = 0 
L2_WB = 152 
n_act = 730 
n_pre = 714 
n_ref = 0 
n_req = 1989 
total_req = 2100 

Dual Bus Interface Util: 
issued_total_row = 1444 
issued_total_col = 2100 
Row_Bus_Util =  0.002843 
CoL_Bus_Util = 0.004135 
Either_Row_CoL_Bus_Util = 0.006960 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.002546 
queue_avg = 0.032365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0323655
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=507887 n_nop=503406 n_act=923 n_pre=907 n_ref_event=0 n_req=2490 n_rd=2427 n_rd_L2_A=0 n_write=0 n_wr_bk=244 bw_util=0.01052
n_activity=50841 dram_eff=0.1051
bk0: 224a 504725i bk1: 217a 504830i bk2: 145a 505825i bk3: 154a 505949i bk4: 161a 505861i bk5: 123a 506281i bk6: 182a 505380i bk7: 128a 505663i bk8: 179a 505233i bk9: 177a 505133i bk10: 110a 505937i bk11: 154a 505595i bk12: 183a 505077i bk13: 138a 505924i bk14: 63a 506844i bk15: 89a 506587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.635341
Row_Buffer_Locality_read = 0.646889
Row_Buffer_Locality_write = 0.190476
Bank_Level_Parallism = 1.230253
Bank_Level_Parallism_Col = 1.121370
Bank_Level_Parallism_Ready = 1.028635
write_to_read_ratio_blp_rw_average = 0.080954
GrpLevelPara = 1.098630 

BW Util details:
bwutil = 0.010518 
total_CMD = 507887 
util_bw = 5342 
Wasted_Col = 15016 
Wasted_Row = 10734 
Idle = 476795 

BW Util Bottlenecks: 
RCDc_limit = 13192 
RCDWRc_limit = 390 
WTRc_limit = 520 
RTWc_limit = 641 
CCDLc_limit = 2222 
rwq = 0 
CCDLc_limit_alone = 2174 
WTRc_limit_alone = 496 
RTWc_limit_alone = 617 

Commands details: 
total_CMD = 507887 
n_nop = 503406 
Read = 2427 
Write = 0 
L2_Alloc = 0 
L2_WB = 244 
n_act = 923 
n_pre = 907 
n_ref = 0 
n_req = 2490 
total_req = 2671 

Dual Bus Interface Util: 
issued_total_row = 1830 
issued_total_col = 2671 
Row_Bus_Util =  0.003603 
CoL_Bus_Util = 0.005259 
Either_Row_CoL_Bus_Util = 0.008823 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.004463 
queue_avg = 0.041852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0418518
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=507887 n_nop=505053 n_act=563 n_pre=547 n_ref_event=0 n_req=1606 n_rd=1560 n_rd_L2_A=0 n_write=0 n_wr_bk=171 bw_util=0.006816
n_activity=34856 dram_eff=0.09932
bk0: 157a 505697i bk1: 119a 506475i bk2: 121a 506131i bk3: 69a 506629i bk4: 133a 505636i bk5: 122a 506396i bk6: 165a 505627i bk7: 81a 506889i bk8: 65a 506974i bk9: 74a 507087i bk10: 44a 507175i bk11: 24a 507517i bk12: 65a 507117i bk13: 83a 506705i bk14: 120a 506398i bk15: 118a 506234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.658157
Row_Buffer_Locality_read = 0.673077
Row_Buffer_Locality_write = 0.152174
Bank_Level_Parallism = 1.175177
Bank_Level_Parallism_Col = 1.097281
Bank_Level_Parallism_Ready = 1.010357
write_to_read_ratio_blp_rw_average = 0.094299
GrpLevelPara = 1.084861 

BW Util details:
bwutil = 0.006816 
total_CMD = 507887 
util_bw = 3462 
Wasted_Col = 9488 
Wasted_Row = 7124 
Idle = 487813 

BW Util Bottlenecks: 
RCDc_limit = 8043 
RCDWRc_limit = 317 
WTRc_limit = 319 
RTWc_limit = 447 
CCDLc_limit = 1407 
rwq = 0 
CCDLc_limit_alone = 1362 
WTRc_limit_alone = 298 
RTWc_limit_alone = 423 

Commands details: 
total_CMD = 507887 
n_nop = 505053 
Read = 1560 
Write = 0 
L2_Alloc = 0 
L2_WB = 171 
n_act = 563 
n_pre = 547 
n_ref = 0 
n_req = 1606 
total_req = 1731 

Dual Bus Interface Util: 
issued_total_row = 1110 
issued_total_col = 1731 
Row_Bus_Util =  0.002186 
CoL_Bus_Util = 0.003408 
Either_Row_CoL_Bus_Util = 0.005580 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.002470 
queue_avg = 0.025764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0257636
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=507887 n_nop=503404 n_act=944 n_pre=928 n_ref_event=0 n_req=2452 n_rd=2389 n_rd_L2_A=0 n_write=0 n_wr_bk=233 bw_util=0.01033
n_activity=52772 dram_eff=0.09937
bk0: 241a 504261i bk1: 220a 504624i bk2: 149a 505420i bk3: 140a 505448i bk4: 104a 506276i bk5: 127a 506516i bk6: 249a 504440i bk7: 220a 504839i bk8: 183a 504797i bk9: 158a 505362i bk10: 76a 506581i bk11: 78a 506491i bk12: 76a 506971i bk13: 70a 507034i bk14: 225a 504812i bk15: 73a 506415i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.619902
Row_Buffer_Locality_read = 0.632901
Row_Buffer_Locality_write = 0.126984
Bank_Level_Parallism = 1.221449
Bank_Level_Parallism_Col = 1.115278
Bank_Level_Parallism_Ready = 1.019340
write_to_read_ratio_blp_rw_average = 0.081966
GrpLevelPara = 1.094081 

BW Util details:
bwutil = 0.010325 
total_CMD = 507887 
util_bw = 5244 
Wasted_Col = 15283 
Wasted_Row = 11266 
Idle = 476094 

BW Util Bottlenecks: 
RCDc_limit = 13521 
RCDWRc_limit = 416 
WTRc_limit = 405 
RTWc_limit = 702 
CCDLc_limit = 2099 
rwq = 0 
CCDLc_limit_alone = 2041 
WTRc_limit_alone = 385 
RTWc_limit_alone = 664 

Commands details: 
total_CMD = 507887 
n_nop = 503404 
Read = 2389 
Write = 0 
L2_Alloc = 0 
L2_WB = 233 
n_act = 944 
n_pre = 928 
n_ref = 0 
n_req = 2452 
total_req = 2622 

Dual Bus Interface Util: 
issued_total_row = 1872 
issued_total_col = 2622 
Row_Bus_Util =  0.003686 
CoL_Bus_Util = 0.005163 
Either_Row_CoL_Bus_Util = 0.008827 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.002454 
queue_avg = 0.040330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0403298
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=507887 n_nop=503137 n_act=1001 n_pre=985 n_ref_event=0 n_req=2573 n_rd=2495 n_rd_L2_A=0 n_write=0 n_wr_bk=284 bw_util=0.01094
n_activity=54878 dram_eff=0.1013
bk0: 211a 504562i bk1: 149a 505334i bk2: 245a 504887i bk3: 170a 505214i bk4: 155a 505617i bk5: 172a 505079i bk6: 111a 506229i bk7: 142a 505232i bk8: 115a 505794i bk9: 110a 506432i bk10: 173a 505110i bk11: 131a 505857i bk12: 165a 505475i bk13: 102a 506523i bk14: 192a 504937i bk15: 152a 505799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.616790
Row_Buffer_Locality_read = 0.629259
Row_Buffer_Locality_write = 0.217949
Bank_Level_Parallism = 1.238333
Bank_Level_Parallism_Col = 1.130042
Bank_Level_Parallism_Ready = 1.025733
write_to_read_ratio_blp_rw_average = 0.088908
GrpLevelPara = 1.101534 

BW Util details:
bwutil = 0.010943 
total_CMD = 507887 
util_bw = 5558 
Wasted_Col = 16010 
Wasted_Row = 11681 
Idle = 474638 

BW Util Bottlenecks: 
RCDc_limit = 14208 
RCDWRc_limit = 475 
WTRc_limit = 552 
RTWc_limit = 646 
CCDLc_limit = 2350 
rwq = 0 
CCDLc_limit_alone = 2272 
WTRc_limit_alone = 483 
RTWc_limit_alone = 637 

Commands details: 
total_CMD = 507887 
n_nop = 503137 
Read = 2495 
Write = 0 
L2_Alloc = 0 
L2_WB = 284 
n_act = 1001 
n_pre = 985 
n_ref = 0 
n_req = 2573 
total_req = 2779 

Dual Bus Interface Util: 
issued_total_row = 1986 
issued_total_col = 2779 
Row_Bus_Util =  0.003910 
CoL_Bus_Util = 0.005472 
Either_Row_CoL_Bus_Util = 0.009352 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.003158 
queue_avg = 0.045294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0452935
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=507887 n_nop=504526 n_act=726 n_pre=710 n_ref_event=0 n_req=1853 n_rd=1825 n_rd_L2_A=0 n_write=0 n_wr_bk=111 bw_util=0.007624
n_activity=41804 dram_eff=0.09262
bk0: 130a 505885i bk1: 78a 506838i bk2: 53a 507357i bk3: 56a 507189i bk4: 99a 506355i bk5: 166a 505839i bk6: 227a 504379i bk7: 232a 503995i bk8: 59a 506574i bk9: 105a 506240i bk10: 20a 507674i bk11: 19a 507642i bk12: 131a 506354i bk13: 76a 506781i bk14: 214a 504522i bk15: 160a 505490i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.614679
Row_Buffer_Locality_read = 0.622466
Row_Buffer_Locality_write = 0.107143
Bank_Level_Parallism = 1.197622
Bank_Level_Parallism_Col = 1.109651
Bank_Level_Parallism_Ready = 1.016958
write_to_read_ratio_blp_rw_average = 0.051758
GrpLevelPara = 1.093048 

BW Util details:
bwutil = 0.007624 
total_CMD = 507887 
util_bw = 3872 
Wasted_Col = 11632 
Wasted_Row = 8979 
Idle = 483404 

BW Util Bottlenecks: 
RCDc_limit = 10679 
RCDWRc_limit = 197 
WTRc_limit = 248 
RTWc_limit = 306 
CCDLc_limit = 1499 
rwq = 0 
CCDLc_limit_alone = 1487 
WTRc_limit_alone = 244 
RTWc_limit_alone = 298 

Commands details: 
total_CMD = 507887 
n_nop = 504526 
Read = 1825 
Write = 0 
L2_Alloc = 0 
L2_WB = 111 
n_act = 726 
n_pre = 710 
n_ref = 0 
n_req = 1853 
total_req = 1936 

Dual Bus Interface Util: 
issued_total_row = 1436 
issued_total_col = 1936 
Row_Bus_Util =  0.002827 
CoL_Bus_Util = 0.003812 
Either_Row_CoL_Bus_Util = 0.006618 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.003273 
queue_avg = 0.030107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0301071
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=507887 n_nop=503516 n_act=865 n_pre=849 n_ref_event=0 n_req=2484 n_rd=2417 n_rd_L2_A=0 n_write=0 n_wr_bk=250 bw_util=0.0105
n_activity=50894 dram_eff=0.1048
bk0: 189a 504337i bk1: 127a 506069i bk2: 165a 505411i bk3: 225a 505197i bk4: 157a 505552i bk5: 98a 506636i bk6: 150a 505277i bk7: 200a 505411i bk8: 36a 507445i bk9: 128a 505904i bk10: 235a 504711i bk11: 256a 504666i bk12: 69a 507199i bk13: 80a 506861i bk14: 218a 505151i bk15: 84a 506875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.657810
Row_Buffer_Locality_read = 0.668597
Row_Buffer_Locality_write = 0.268657
Bank_Level_Parallism = 1.210236
Bank_Level_Parallism_Col = 1.119562
Bank_Level_Parallism_Ready = 1.019761
write_to_read_ratio_blp_rw_average = 0.081878
GrpLevelPara = 1.097896 

BW Util details:
bwutil = 0.010502 
total_CMD = 507887 
util_bw = 5334 
Wasted_Col = 14413 
Wasted_Row = 10470 
Idle = 477670 

BW Util Bottlenecks: 
RCDc_limit = 12400 
RCDWRc_limit = 378 
WTRc_limit = 468 
RTWc_limit = 656 
CCDLc_limit = 2223 
rwq = 0 
CCDLc_limit_alone = 2139 
WTRc_limit_alone = 416 
RTWc_limit_alone = 624 

Commands details: 
total_CMD = 507887 
n_nop = 503516 
Read = 2417 
Write = 0 
L2_Alloc = 0 
L2_WB = 250 
n_act = 865 
n_pre = 849 
n_ref = 0 
n_req = 2484 
total_req = 2667 

Dual Bus Interface Util: 
issued_total_row = 1714 
issued_total_col = 2667 
Row_Bus_Util =  0.003375 
CoL_Bus_Util = 0.005251 
Either_Row_CoL_Bus_Util = 0.008606 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.002288 
queue_avg = 0.040991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0409914
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=507887 n_nop=501301 n_act=1423 n_pre=1407 n_ref_event=0 n_req=3558 n_rd=3466 n_rd_L2_A=0 n_write=0 n_wr_bk=328 bw_util=0.01494
n_activity=69917 dram_eff=0.1085
bk0: 171a 505491i bk1: 196a 505251i bk2: 230a 504728i bk3: 194a 505670i bk4: 247a 503972i bk5: 146a 505269i bk6: 372a 501088i bk7: 338a 501531i bk8: 76a 506233i bk9: 212a 505132i bk10: 200a 505177i bk11: 208a 504416i bk12: 176a 505064i bk13: 145a 505769i bk14: 256a 503212i bk15: 299a 503106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.603991
Row_Buffer_Locality_read = 0.616272
Row_Buffer_Locality_write = 0.141304
Bank_Level_Parallism = 1.339485
Bank_Level_Parallism_Col = 1.171555
Bank_Level_Parallism_Ready = 1.030620
write_to_read_ratio_blp_rw_average = 0.080289
GrpLevelPara = 1.140339 

BW Util details:
bwutil = 0.014940 
total_CMD = 507887 
util_bw = 7588 
Wasted_Col = 21730 
Wasted_Row = 14869 
Idle = 463700 

BW Util Bottlenecks: 
RCDc_limit = 19886 
RCDWRc_limit = 604 
WTRc_limit = 767 
RTWc_limit = 1096 
CCDLc_limit = 3102 
rwq = 0 
CCDLc_limit_alone = 3019 
WTRc_limit_alone = 734 
RTWc_limit_alone = 1046 

Commands details: 
total_CMD = 507887 
n_nop = 501301 
Read = 3466 
Write = 0 
L2_Alloc = 0 
L2_WB = 328 
n_act = 1423 
n_pre = 1407 
n_ref = 0 
n_req = 3558 
total_req = 3794 

Dual Bus Interface Util: 
issued_total_row = 2830 
issued_total_col = 3794 
Row_Bus_Util =  0.005572 
CoL_Bus_Util = 0.007470 
Either_Row_CoL_Bus_Util = 0.012967 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.005770 
queue_avg = 0.066068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0660678
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=507887 n_nop=505844 n_act=415 n_pre=399 n_ref_event=0 n_req=1145 n_rd=1116 n_rd_L2_A=0 n_write=0 n_wr_bk=114 bw_util=0.004844
n_activity=26601 dram_eff=0.09248
bk0: 34a 507414i bk1: 100a 506791i bk2: 54a 507449i bk3: 84a 507240i bk4: 39a 507759i bk5: 118a 505670i bk6: 118a 505767i bk7: 75a 506650i bk8: 59a 506819i bk9: 81a 506680i bk10: 40a 507557i bk11: 13a 507700i bk12: 60a 507237i bk13: 75a 506619i bk14: 71a 506703i bk15: 95a 506753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.648035
Row_Buffer_Locality_read = 0.661290
Row_Buffer_Locality_write = 0.137931
Bank_Level_Parallism = 1.148286
Bank_Level_Parallism_Col = 1.081652
Bank_Level_Parallism_Ready = 1.009748
write_to_read_ratio_blp_rw_average = 0.080832
GrpLevelPara = 1.065922 

BW Util details:
bwutil = 0.004844 
total_CMD = 507887 
util_bw = 2460 
Wasted_Col = 6940 
Wasted_Row = 5290 
Idle = 493197 

BW Util Bottlenecks: 
RCDc_limit = 6023 
RCDWRc_limit = 209 
WTRc_limit = 145 
RTWc_limit = 234 
CCDLc_limit = 983 
rwq = 0 
CCDLc_limit_alone = 973 
WTRc_limit_alone = 137 
RTWc_limit_alone = 232 

Commands details: 
total_CMD = 507887 
n_nop = 505844 
Read = 1116 
Write = 0 
L2_Alloc = 0 
L2_WB = 114 
n_act = 415 
n_pre = 399 
n_ref = 0 
n_req = 1145 
total_req = 1230 

Dual Bus Interface Util: 
issued_total_row = 814 
issued_total_col = 1230 
Row_Bus_Util =  0.001603 
CoL_Bus_Util = 0.002422 
Either_Row_CoL_Bus_Util = 0.004023 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.000489 
queue_avg = 0.017829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0178288

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67365, Miss = 1225, Miss_rate = 0.018, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[1]: Access = 62521, Miss = 1444, Miss_rate = 0.023, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[2]: Access = 70598, Miss = 2478, Miss_rate = 0.035, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[3]: Access = 51945, Miss = 1200, Miss_rate = 0.023, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[4]: Access = 70383, Miss = 2406, Miss_rate = 0.034, Pending_hits = 242, Reservation_fails = 0
L2_cache_bank[5]: Access = 55683, Miss = 1799, Miss_rate = 0.032, Pending_hits = 95, Reservation_fails = 0
L2_cache_bank[6]: Access = 63775, Miss = 1050, Miss_rate = 0.016, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[7]: Access = 64627, Miss = 1128, Miss_rate = 0.017, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[8]: Access = 75128, Miss = 1480, Miss_rate = 0.020, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[9]: Access = 50257, Miss = 1158, Miss_rate = 0.023, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[10]: Access = 60008, Miss = 546, Miss_rate = 0.009, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[11]: Access = 56968, Miss = 1122, Miss_rate = 0.020, Pending_hits = 106, Reservation_fails = 0
L2_cache_bank[12]: Access = 55786, Miss = 1138, Miss_rate = 0.020, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[13]: Access = 67199, Miss = 1400, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[14]: Access = 53823, Miss = 944, Miss_rate = 0.018, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[15]: Access = 60794, Miss = 1947, Miss_rate = 0.032, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[16]: Access = 61353, Miss = 993, Miss_rate = 0.016, Pending_hits = 65, Reservation_fails = 0
L2_cache_bank[17]: Access = 60061, Miss = 896, Miss_rate = 0.015, Pending_hits = 75, Reservation_fails = 0
L2_cache_bank[18]: Access = 64579, Miss = 2546, Miss_rate = 0.039, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[19]: Access = 61524, Miss = 827, Miss_rate = 0.013, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[20]: Access = 64081, Miss = 2208, Miss_rate = 0.034, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[21]: Access = 69463, Miss = 1714, Miss_rate = 0.025, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[22]: Access = 63623, Miss = 1068, Miss_rate = 0.017, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[23]: Access = 51343, Miss = 199, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1482887
L2_total_cache_misses = 32916
L2_total_cache_miss_rate = 0.0222
L2_total_cache_pending_hits = 2502
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1156699
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10158
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18194
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 290770
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 418
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4146
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1187530
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295357
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.210
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1482887
icnt_total_pkts_simt_to_mem=1482887
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54223
	minimum = 5
	maximum = 47
Network latency average = 8.54223
	minimum = 5
	maximum = 47
Slowest packet = 2963913
Flit latency average = 8.54223
	minimum = 5
	maximum = 47
Slowest flit = 2963913
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0137117
	minimum = 0.0110117 (at node 0)
	maximum = 0.0215072 (at node 43)
Accepted packet rate average = 0.0137117
	minimum = 0.0110117 (at node 0)
	maximum = 0.0215072 (at node 43)
Injected flit rate average = 0.0137117
	minimum = 0.0110117 (at node 0)
	maximum = 0.0215072 (at node 43)
Accepted flit rate average= 0.0137117
	minimum = 0.0110117 (at node 0)
	maximum = 0.0215072 (at node 43)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 88.8867 (18 samples)
	minimum = 5 (18 samples)
	maximum = 537.389 (18 samples)
Network latency average = 50.9948 (18 samples)
	minimum = 5 (18 samples)
	maximum = 398.611 (18 samples)
Flit latency average = 50.9948 (18 samples)
	minimum = 5 (18 samples)
	maximum = 398.611 (18 samples)
Fragmentation average = 0 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0 (18 samples)
Injected packet rate average = 0.0865964 (18 samples)
	minimum = 0.065558 (18 samples)
	maximum = 0.173081 (18 samples)
Accepted packet rate average = 0.0865964 (18 samples)
	minimum = 0.065558 (18 samples)
	maximum = 0.173081 (18 samples)
Injected flit rate average = 0.0865964 (18 samples)
	minimum = 0.065558 (18 samples)
	maximum = 0.173081 (18 samples)
Accepted flit rate average = 0.0865964 (18 samples)
	minimum = 0.065558 (18 samples)
	maximum = 0.173081 (18 samples)
Injected packet size average = 1 (18 samples)
Accepted packet size average = 1 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 6 sec (126 sec)
gpgpu_simulation_rate = 225431 (inst/sec)
gpgpu_simulation_rate = 2284 (cycle/sec)
gpgpu_silicon_slowdown = 620402x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff978..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff970..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff968..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff960..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff958..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff950..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcf3ffa00..

GPGPU-Sim PTX: cudaLaunch for 0x0x562bf02d0dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 6781
gpu_sim_insn = 1245357
gpu_ipc =     183.6539
gpu_tot_sim_cycle = 294664
gpu_tot_sim_insn = 29649746
gpu_tot_ipc =     100.6222
gpu_tot_issued_cta = 2432
gpu_occupancy = 73.7109% 
gpu_tot_occupancy = 68.0749% 
max_total_param_size = 0
gpu_stall_dramfull = 13986
gpu_stall_icnt2sh    = 15186
partiton_level_parallism =       0.3067
partiton_level_parallism_total  =       5.0395
partiton_level_parallism_util =       3.7011
partiton_level_parallism_util_total  =       9.7217
L2_BW  =      13.9088 GB/Sec
L2_BW_total  =     228.5123 GB/Sec
gpu_total_sim_rate=231638

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 2432, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1473, 1463, 1144, 1419, 1112, 1297, 1231, 1306, 1682, 1122, 1319, 1099, 1405, 1216, 1154, 1438, 1366, 1508, 1737, 1606, 1804, 1980, 1626, 1605, 1606, 1377, 1531, 1585, 1561, 1574, 1574, 1738, 982, 1102, 1354, 1508, 1312, 1278, 1048, 1005, 972, 1203, 916, 1510, 1302, 1225, 1235, 1325, 1291, 1412, 1303, 1116, 1446, 1292, 1006, 1050, 1358, 1017, 1314, 1380, 1193, 1148, 1005, 1005, 
gpgpu_n_tot_thrd_icount = 73188544
gpgpu_n_tot_w_icount = 2287142
gpgpu_n_stall_shd_mem = 1547408
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1189604
gpgpu_n_mem_write_global = 295363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2890784	W0_Idle:1847201	W0_Scoreboard:9873253	W1:479045	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
single_issue_nums: WS0:519911	WS1:517502	WS2:518766	WS3:521115	
dual_issue_nums: WS0:26228	WS1:26188	WS2:26150	WS3:26358	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9516832 {8:1189604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11814520 {40:295363,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47584160 {40:1189604,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362904 {8:295363,}
maxmflatency = 1956 
max_icnt2mem_latency = 1783 
maxmrqlatency = 93 
max_icnt2sh_latency = 531 
averagemflatency = 559 
avg_icnt2mem_latency = 387 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 45 
mrq_lat_table:20456 	250 	325 	2256 	5467 	327 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	390921 	238577 	789441 	66028 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	132405 	113790 	54621 	50083 	61043 	111126 	286776 	672148 	2975 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	383110 	533959 	244023 	116983 	67304 	62686 	76513 	389 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	225 	42 	136 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        15        12        12        17        24        23        11        26         7        28        18        19        10        13         9        16 
dram[1]:        12        14        31        18         9        11        13         9        15        12        12        15         8        13        12        14 
dram[2]:        16        14         9        14        17        17        20        12        14        11         9        14        11        15        17        13 
dram[3]:        13        17         9        14        12        14        11         8        10        15         9        10         6        17        12        13 
dram[4]:         9        13         9        10        20        18        20        12         7        10         8         9        13         9        13        23 
dram[5]:         9        20        13         7        23        25        22        17         8         7         5         5        10         8        15        12 
dram[6]:        11        13        17        20        17        37        11        16        10        10         8         6        19        17        10         6 
dram[7]:        14        10        17        10        16        21         9         7         6        11         9         7        10         6         8        12 
dram[8]:        10        10        10        10        12        12        10        10         5         9         8         7        10         8         9        12 
dram[9]:        13        15        10        13        17        15        10        19         8        13        21        13        25        10        12        10 
dram[10]:        32        23        17        20        13        16        16        12         4        12        17         9         7         7        12        22 
dram[11]:        10        16        11        30        18        14         8         6         6         8        11         6         8         6        10        17 
maximum service time to same row:
dram[0]:     11294     11597     16062     14188     14511      7425      5975     11336      9373      6239     10966     18346      7446      6191     26040      8111 
dram[1]:      9336     12465     14908     19865      8367      9689      7970      9217      6128      9823     10726      7287      5971     10143     14958     11852 
dram[2]:      9697      9345     14148     22112      9652     12436     13126     16387      7513      7333      6630     15375     21216     21365     11166     17412 
dram[3]:      6376     12293     14299     12973     18761     31273     10827      9477      7109      6703      8629     11791     13164     32705     37947      8650 
dram[4]:      6865     13284     22074      8108     10333     14185     20981     12159     14223     16293     10116     17212      8092      7902     28482     17497 
dram[5]:     14075      8767      6463     10008     12239     22189     10028     12321      8471     10552      7065     18951     19729     21296     10281     12892 
dram[6]:      6956     11688      7044     12667     18526     27278     15030      6172      5947      6815      7236     10809     15509     13852      6177     16921 
dram[7]:      7080     11696      9784     12377     16590     13582      6490      9338      7459      8698      6312      6386     13734      6222      8504      7043 
dram[8]:      6454      7438     21628     29833     12394     16643      8911     11010     13818      6855     23518     19566      8600     17476      8751      9962 
dram[9]:      6775     22433      8433     12529     12867     22332      6944     20368     32612      6034     15446      6057     22106      8831      6185     14286 
dram[10]:     10181      7884     10507     11446      7858      6311      6010      6009      7391      6832     10945      5969      7260      9926      6133     10529 
dram[11]:     20299      9293     20972     31131     50719     14022      8540      8887     22517      8907     23181     14941     16041      6474      9375     20591 
average row accesses per activate:
dram[0]:  2.975904  2.709091  3.421053  3.034483  3.860465  2.677966  3.063830  3.326531  2.696970  3.246575  4.130435  3.482759  3.034483  3.000000  2.416667  3.090909 
dram[1]:  2.348214  2.705882  3.781818  3.923077  2.518868  3.000000  2.385417  2.507463  2.816327  3.179105  3.000000  3.739130  2.319444  2.533333  3.166667  3.580000 
dram[2]:  2.693182  3.306818  2.135922  3.126760  3.012820  3.493151  2.380000  2.551181  2.601942  3.151515  2.750000  3.105263  3.333333  2.731707  2.647059  3.250000 
dram[3]:  2.943182  2.984615  2.706897  3.087719  4.272727  5.250000  2.875000  2.852941  2.166667  2.323944  2.314815  2.323529  3.000000  4.555555  7.500000  2.711111 
dram[4]:  2.590909  2.844156  2.788461  3.478261  3.173077  2.860465  3.209677  2.788461  2.500000  2.458333  2.075472  2.524590  2.541667  2.760000  2.875000  2.968750 
dram[5]:  2.807018  3.647059  2.777778  2.322581  2.448276  3.405406  3.203704  3.652174  2.954545  3.947368  2.315789  2.400000  2.954545  2.371428  3.075000  2.813953 
dram[6]:  2.464647  2.540230  2.793103  2.459016  3.111111  4.090909  2.652632  2.800000  2.259259  2.430769  2.375000  2.135135  3.478261  3.217391  2.722892  1.948718 
dram[7]:  2.546512  2.415385  3.246753  2.507246  2.927273  2.619718  2.974359  2.303030  2.035088  2.820513  2.289474  2.339286  2.933333  2.942857  2.450000  2.781818 
dram[8]:  2.568627  3.000000  4.583333  3.333333  2.536585  3.127273  2.473118  2.300971  1.843750  2.560976  5.000000  2.375000  3.046512  2.451613  2.362637  2.476923 
dram[9]:  2.621951  2.804348  2.500000  3.169014  3.250000  3.678571  2.313433  3.253968  3.800000  2.518518  2.744186  3.059524  4.928571  2.962963  2.959460  3.230769 
dram[10]:  2.949152  2.955224  2.925000  3.421053  2.663265  2.587301  2.193182  2.221519  2.138889  3.000000  2.816901  2.144330  2.315789  2.500000  2.277311  2.487805 
dram[11]:  2.833333  3.333333  5.090909  5.058824  9.750000  2.258621  2.296296  2.375000  2.034483  2.612903  5.714286  2.166667  3.875000  2.111111  2.517241  3.064516 
average row locality = 29091/10558 = 2.755351
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       247       147       125       166       161       152       139       155       177       236        95       101       176       210        53        92 
dram[1]:       258       229       197       143       258       174       213       162       276       212       114        84       165       152        70       174 
dram[2]:       233       291       205       217       229       250       219       310       266       208       105       176       160       224       128       176 
dram[3]:       253       190       153       165        43        57       137        97       168       165       124       158        32        39        45       122 
dram[4]:       224       217       145       154       161       123       182       128       179       177       110       154       183       138        63        89 
dram[5]:       157       119       121        69       133       122       165        81        65        74        44        24        65        83       120       118 
dram[6]:       241       220       149       140       104       127       249       220       183       158        76        78        76        70       225        73 
dram[7]:       211       149       245       170       155       172       111       142       115       110       173       131       165       102       192       152 
dram[8]:       130        78        53        56        99       166       227       232        59       105        20        19       131        76       214       160 
dram[9]:       189       127       165       225       157        98       150       201        36       128       235       256        69        80       218        84 
dram[10]:       171       196       230       194       247       146       372       338        76       212       200       208       176       145       256       299 
dram[11]:        34       100        54        84        39       118       118        75        59        81        40        13        60        75        71        95 
total dram reads = 28354
bank skew: 372/13 = 28.62
chip skew: 3466/1116 = 3.11
number of total write accesses:
dram[0]:         0         7        20        39        20        24        20        29         4         4         0         0         0         0        19        36 
dram[1]:        19         4        41        36        35        12        59        24         0         4        24         8         8         0        23        19 
dram[2]:        15         0        57        20        23        20        72        56         8         0        20         4         0         0        28        24 
dram[3]:        24        16        16        33        16        23         4         0         4         0         4         0         4         8         0         0 
dram[4]:        15         8         0        23        15         0        68        65         4         0         0         0         0         0        23        23 
dram[5]:         8        15        15        11        35        16        32        12         0         4         0         0         0         0        12        11 
dram[6]:        12         4        44        34        31        31        12        16         0         0         0         4        16        13         4        12 
dram[7]:        32        31        18        12        24        52        20        33         4         0         4         0        35         4        11         4 
dram[8]:         4         0         8        16        20        24        12        19         0         0         0         0         0         0         4         4 
dram[9]:        91         8         0         0        44        19        20        16         8        32         4         4         0         0         4         0 
dram[10]:        12         8        16         4        52        56        43        48         4         4         0         0         0         0        55        26 
dram[11]:         0         0         7         7         0        52        24         4         0         0         0         0         8         4         8         0 
total dram writes = 2772
min_bank_accesses = 0!
chip skew: 347/111 = 3.13
average mf latency per bank:
dram[0]:      12389     18879     20992     13804     13569     16639     17461     14969     26471     16762    109164     97339     49178     29011     33369     20307
dram[1]:      12989     13438     13689     15807     12083     14940     11243     13511     15274     18969     79930     50432     46088     59939     25021     12121
dram[2]:      14674     10126     12596     14078     12506     12851     10825      9680     18165     22257     90608     50434     35118     34521     17171     14403
dram[3]:      11543     14181     19570     15237     42174     37950     20490     25220     23429     26267     62246     51541    214622    164017     56088     21652
dram[4]:      14597     21239     24594     21451     16060     26374     12952     21826     32884     29169     78826    101468     60866     80200     31651     23791
dram[5]:      17540     27052     17023     31572     17300     16282     16144     32867     61879     47930    124569    223748    119248     72858     17781     25086
dram[6]:      13617     15575     15304     16659     20988     14929     10629     11536     53602     26042     48411     79630     61499     78823     12437     28619
dram[7]:      13596     18621     10888     13610     15453     14798     21848     15617     32080     40108     46645     34088     24078     44279     14539     16610
dram[8]:      24641     41866     35356     45145     26727     15039     11485     11540     74415     50535    289048    413219     35543     89083     11089     15976
dram[9]:      10558     21511     17062     11760     16479     21362     15998     15070     81405     26364     33279     29994     98417    109584     13608     22588
dram[10]:      21214     17206     14127     14643     10481     15171      8317      6510     60062     20424     35750     47676     54974     51451      9852     10120
dram[11]:      64486     26585     44171     31697     48923     16940     17351     37057     59411     47135    172124    517161    105118     83057     34673     27209
maximum mf latency per bank:
dram[0]:       1289      1238      1232      1218      1276      1297      1301      1619      1876      1881      1871      1872      1530      1296      1191      1233
dram[1]:       1337      1424      1310      1353      1355      1329      1871      1440      1878      1843      1817      1816      1611      1357      1390      1367
dram[2]:       1347      1328      1431      1399      1368      1626      1564      1446      1871      1870      1820      1620      1611      1379      1369      1345
dram[3]:       1103      1104      1080      1063      1072      1101      1836      1810      1913      1878      1881      1916      1611      1332      1027      1089
dram[4]:       1723      1739      1660      1592      1699      1673      1713      1637      1869      1917      1848      1871      1657      1680      1661      1666
dram[5]:       1070      1172      1037      1056      1061      1097      1045      1627      1881      1914      1259      1845      1620      1611      1007      1022
dram[6]:       1073      1033      1054      1105      1210      1160      1320      1828      1956      1876      1920      1831      1512      1223      1098      1065
dram[7]:       1047      1048      1191      1035      1626      1197      1626      1520      1912      1918      1824      1069      1869      1530      1082      1030
dram[8]:       1082      1055      1033      1083      1043      1053      1125      1563      1845      1919      1831      1915      1090      1611      1071      1086
dram[9]:       1054      1067      1044      1060      1272      1376      1564      1626      1917      1872      1876      1881      1235      1608      1054      1054
dram[10]:       1264      1244      1270      1240      1626      1272      1188      1223      1917      1880      1512      1883      1827      1836      1140      1232
dram[11]:        996      1106      1050      1046      1096      1210      1035      1395      1918      1881      1921      1821      1332      1611      1018      1059
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=519849 n_nop=515584 n_act=821 n_pre=805 n_ref_event=0 n_req=2490 n_rd=2432 n_rd_L2_A=0 n_write=0 n_wr_bk=222 bw_util=0.01021
n_activity=49508 dram_eff=0.1072
bk0: 247a 516796i bk1: 147a 517792i bk2: 125a 518322i bk3: 166a 517463i bk4: 161a 518068i bk5: 152a 517615i bk6: 139a 518026i bk7: 155a 517853i bk8: 177a 517397i bk9: 236a 517016i bk10: 95a 518844i bk11: 101a 518767i bk12: 176a 517709i bk13: 210a 517149i bk14: 53a 518789i bk15: 92a 518415i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.675502
Row_Buffer_Locality_read = 0.686266
Row_Buffer_Locality_write = 0.224138
Bank_Level_Parallism = 1.197698
Bank_Level_Parallism_Col = 1.105800
Bank_Level_Parallism_Ready = 1.018400
write_to_read_ratio_blp_rw_average = 0.081826
GrpLevelPara = 1.087119 

BW Util details:
bwutil = 0.010211 
total_CMD = 519849 
util_bw = 5308 
Wasted_Col = 13690 
Wasted_Row = 9991 
Idle = 490860 

BW Util Bottlenecks: 
RCDc_limit = 11786 
RCDWRc_limit = 345 
WTRc_limit = 422 
RTWc_limit = 614 
CCDLc_limit = 2065 
rwq = 0 
CCDLc_limit_alone = 2019 
WTRc_limit_alone = 400 
RTWc_limit_alone = 590 

Commands details: 
total_CMD = 519849 
n_nop = 515584 
Read = 2432 
Write = 0 
L2_Alloc = 0 
L2_WB = 222 
n_act = 821 
n_pre = 805 
n_ref = 0 
n_req = 2490 
total_req = 2654 

Dual Bus Interface Util: 
issued_total_row = 1626 
issued_total_col = 2654 
Row_Bus_Util =  0.003128 
CoL_Bus_Util = 0.005105 
Either_Row_CoL_Bus_Util = 0.008204 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.003517 
queue_avg = 0.035356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0353564
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=519849 n_nop=514550 n_act=1066 n_pre=1050 n_ref_event=0 n_req=2964 n_rd=2881 n_rd_L2_A=0 n_write=0 n_wr_bk=316 bw_util=0.0123
n_activity=57607 dram_eff=0.111
bk0: 258a 515712i bk1: 229a 516651i bk2: 197a 517397i bk3: 143a 518205i bk4: 258a 515567i bk5: 174a 517527i bk6: 213a 515890i bk7: 162a 517198i bk8: 276a 515989i bk9: 212a 517015i bk10: 114a 518094i bk11: 84a 518898i bk12: 165a 517066i bk13: 152a 517584i bk14: 70a 518884i bk15: 174a 517950i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.644737
Row_Buffer_Locality_read = 0.656369
Row_Buffer_Locality_write = 0.240964
Bank_Level_Parallism = 1.288925
Bank_Level_Parallism_Col = 1.170225
Bank_Level_Parallism_Ready = 1.025712
write_to_read_ratio_blp_rw_average = 0.086093
GrpLevelPara = 1.132673 

BW Util details:
bwutil = 0.012300 
total_CMD = 519849 
util_bw = 6394 
Wasted_Col = 16968 
Wasted_Row = 11986 
Idle = 484501 

BW Util Bottlenecks: 
RCDc_limit = 14922 
RCDWRc_limit = 495 
WTRc_limit = 950 
RTWc_limit = 857 
CCDLc_limit = 2696 
rwq = 0 
CCDLc_limit_alone = 2619 
WTRc_limit_alone = 917 
RTWc_limit_alone = 813 

Commands details: 
total_CMD = 519849 
n_nop = 514550 
Read = 2881 
Write = 0 
L2_Alloc = 0 
L2_WB = 316 
n_act = 1066 
n_pre = 1050 
n_ref = 0 
n_req = 2964 
total_req = 3197 

Dual Bus Interface Util: 
issued_total_row = 2116 
issued_total_col = 3197 
Row_Bus_Util =  0.004070 
CoL_Bus_Util = 0.006150 
Either_Row_CoL_Bus_Util = 0.010193 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.002642 
queue_avg = 0.053492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0534925
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=519849 n_nop=513655 n_act=1245 n_pre=1229 n_ref_event=0 n_req=3486 n_rd=3397 n_rd_L2_A=0 n_write=0 n_wr_bk=347 bw_util=0.0144
n_activity=64475 dram_eff=0.1161
bk0: 233a 516457i bk1: 291a 516511i bk2: 205a 515828i bk3: 217a 516959i bk4: 229a 516623i bk5: 250a 516821i bk6: 219a 515672i bk7: 310a 514671i bk8: 266a 515798i bk9: 208a 517103i bk10: 105a 518103i bk11: 176a 517659i bk12: 160a 517965i bk13: 224a 516660i bk14: 128a 517861i bk15: 176a 517618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.646873
Row_Buffer_Locality_read = 0.655873
Row_Buffer_Locality_write = 0.303371
Bank_Level_Parallism = 1.313717
Bank_Level_Parallism_Col = 1.174107
Bank_Level_Parallism_Ready = 1.028700
write_to_read_ratio_blp_rw_average = 0.081179
GrpLevelPara = 1.140163 

BW Util details:
bwutil = 0.014404 
total_CMD = 519849 
util_bw = 7488 
Wasted_Col = 19546 
Wasted_Row = 13548 
Idle = 479267 

BW Util Bottlenecks: 
RCDc_limit = 17380 
RCDWRc_limit = 474 
WTRc_limit = 937 
RTWc_limit = 918 
CCDLc_limit = 3246 
rwq = 0 
CCDLc_limit_alone = 3175 
WTRc_limit_alone = 900 
RTWc_limit_alone = 884 

Commands details: 
total_CMD = 519849 
n_nop = 513655 
Read = 3397 
Write = 0 
L2_Alloc = 0 
L2_WB = 347 
n_act = 1245 
n_pre = 1229 
n_ref = 0 
n_req = 3486 
total_req = 3744 

Dual Bus Interface Util: 
issued_total_row = 2474 
issued_total_col = 3744 
Row_Bus_Util =  0.004759 
CoL_Bus_Util = 0.007202 
Either_Row_CoL_Bus_Util = 0.011915 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.003875 
queue_avg = 0.061514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.061514
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=519849 n_nop=516314 n_act=730 n_pre=714 n_ref_event=0 n_req=1989 n_rd=1948 n_rd_L2_A=0 n_write=0 n_wr_bk=152 bw_util=0.008079
n_activity=43069 dram_eff=0.09752
bk0: 253a 516510i bk1: 190a 517185i bk2: 153a 517517i bk3: 165a 517447i bk4: 43a 519214i bk5: 57a 519297i bk6: 137a 518163i bk7: 97a 518653i bk8: 168a 517124i bk9: 165a 517212i bk10: 124a 517781i bk11: 158a 517345i bk12: 32a 519316i bk13: 39a 519517i bk14: 45a 519640i bk15: 122a 518312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640523
Row_Buffer_Locality_read = 0.648871
Row_Buffer_Locality_write = 0.243902
Bank_Level_Parallism = 1.190500
Bank_Level_Parallism_Col = 1.102564
Bank_Level_Parallism_Ready = 1.012287
write_to_read_ratio_blp_rw_average = 0.058042
GrpLevelPara = 1.085028 

BW Util details:
bwutil = 0.008079 
total_CMD = 519849 
util_bw = 4200 
Wasted_Col = 11871 
Wasted_Row = 8995 
Idle = 494783 

BW Util Bottlenecks: 
RCDc_limit = 10644 
RCDWRc_limit = 234 
WTRc_limit = 327 
RTWc_limit = 318 
CCDLc_limit = 1629 
rwq = 0 
CCDLc_limit_alone = 1592 
WTRc_limit_alone = 311 
RTWc_limit_alone = 297 

Commands details: 
total_CMD = 519849 
n_nop = 516314 
Read = 1948 
Write = 0 
L2_Alloc = 0 
L2_WB = 152 
n_act = 730 
n_pre = 714 
n_ref = 0 
n_req = 1989 
total_req = 2100 

Dual Bus Interface Util: 
issued_total_row = 1444 
issued_total_col = 2100 
Row_Bus_Util =  0.002778 
CoL_Bus_Util = 0.004040 
Either_Row_CoL_Bus_Util = 0.006800 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.002546 
queue_avg = 0.031621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0316207
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=519849 n_nop=515368 n_act=923 n_pre=907 n_ref_event=0 n_req=2490 n_rd=2427 n_rd_L2_A=0 n_write=0 n_wr_bk=244 bw_util=0.01028
n_activity=50841 dram_eff=0.1051
bk0: 224a 516687i bk1: 217a 516792i bk2: 145a 517787i bk3: 154a 517911i bk4: 161a 517823i bk5: 123a 518243i bk6: 182a 517342i bk7: 128a 517625i bk8: 179a 517195i bk9: 177a 517095i bk10: 110a 517899i bk11: 154a 517557i bk12: 183a 517039i bk13: 138a 517886i bk14: 63a 518806i bk15: 89a 518549i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.635341
Row_Buffer_Locality_read = 0.646889
Row_Buffer_Locality_write = 0.190476
Bank_Level_Parallism = 1.230253
Bank_Level_Parallism_Col = 1.121370
Bank_Level_Parallism_Ready = 1.028635
write_to_read_ratio_blp_rw_average = 0.080954
GrpLevelPara = 1.098630 

BW Util details:
bwutil = 0.010276 
total_CMD = 519849 
util_bw = 5342 
Wasted_Col = 15016 
Wasted_Row = 10734 
Idle = 488757 

BW Util Bottlenecks: 
RCDc_limit = 13192 
RCDWRc_limit = 390 
WTRc_limit = 520 
RTWc_limit = 641 
CCDLc_limit = 2222 
rwq = 0 
CCDLc_limit_alone = 2174 
WTRc_limit_alone = 496 
RTWc_limit_alone = 617 

Commands details: 
total_CMD = 519849 
n_nop = 515368 
Read = 2427 
Write = 0 
L2_Alloc = 0 
L2_WB = 244 
n_act = 923 
n_pre = 907 
n_ref = 0 
n_req = 2490 
total_req = 2671 

Dual Bus Interface Util: 
issued_total_row = 1830 
issued_total_col = 2671 
Row_Bus_Util =  0.003520 
CoL_Bus_Util = 0.005138 
Either_Row_CoL_Bus_Util = 0.008620 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.004463 
queue_avg = 0.040889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0408888
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=519849 n_nop=517015 n_act=563 n_pre=547 n_ref_event=0 n_req=1606 n_rd=1560 n_rd_L2_A=0 n_write=0 n_wr_bk=171 bw_util=0.00666
n_activity=34856 dram_eff=0.09932
bk0: 157a 517659i bk1: 119a 518437i bk2: 121a 518093i bk3: 69a 518591i bk4: 133a 517598i bk5: 122a 518358i bk6: 165a 517589i bk7: 81a 518851i bk8: 65a 518936i bk9: 74a 519049i bk10: 44a 519137i bk11: 24a 519479i bk12: 65a 519079i bk13: 83a 518667i bk14: 120a 518360i bk15: 118a 518196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.658157
Row_Buffer_Locality_read = 0.673077
Row_Buffer_Locality_write = 0.152174
Bank_Level_Parallism = 1.175177
Bank_Level_Parallism_Col = 1.097281
Bank_Level_Parallism_Ready = 1.010357
write_to_read_ratio_blp_rw_average = 0.094299
GrpLevelPara = 1.084861 

BW Util details:
bwutil = 0.006660 
total_CMD = 519849 
util_bw = 3462 
Wasted_Col = 9488 
Wasted_Row = 7124 
Idle = 499775 

BW Util Bottlenecks: 
RCDc_limit = 8043 
RCDWRc_limit = 317 
WTRc_limit = 319 
RTWc_limit = 447 
CCDLc_limit = 1407 
rwq = 0 
CCDLc_limit_alone = 1362 
WTRc_limit_alone = 298 
RTWc_limit_alone = 423 

Commands details: 
total_CMD = 519849 
n_nop = 517015 
Read = 1560 
Write = 0 
L2_Alloc = 0 
L2_WB = 171 
n_act = 563 
n_pre = 547 
n_ref = 0 
n_req = 1606 
total_req = 1731 

Dual Bus Interface Util: 
issued_total_row = 1110 
issued_total_col = 1731 
Row_Bus_Util =  0.002135 
CoL_Bus_Util = 0.003330 
Either_Row_CoL_Bus_Util = 0.005452 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.002470 
queue_avg = 0.025171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0251708
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=519849 n_nop=515366 n_act=944 n_pre=928 n_ref_event=0 n_req=2452 n_rd=2389 n_rd_L2_A=0 n_write=0 n_wr_bk=233 bw_util=0.01009
n_activity=52772 dram_eff=0.09937
bk0: 241a 516223i bk1: 220a 516586i bk2: 149a 517382i bk3: 140a 517410i bk4: 104a 518238i bk5: 127a 518478i bk6: 249a 516402i bk7: 220a 516801i bk8: 183a 516759i bk9: 158a 517324i bk10: 76a 518543i bk11: 78a 518453i bk12: 76a 518933i bk13: 70a 518996i bk14: 225a 516774i bk15: 73a 518377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.619902
Row_Buffer_Locality_read = 0.632901
Row_Buffer_Locality_write = 0.126984
Bank_Level_Parallism = 1.221449
Bank_Level_Parallism_Col = 1.115278
Bank_Level_Parallism_Ready = 1.019340
write_to_read_ratio_blp_rw_average = 0.081966
GrpLevelPara = 1.094081 

BW Util details:
bwutil = 0.010088 
total_CMD = 519849 
util_bw = 5244 
Wasted_Col = 15283 
Wasted_Row = 11266 
Idle = 488056 

BW Util Bottlenecks: 
RCDc_limit = 13521 
RCDWRc_limit = 416 
WTRc_limit = 405 
RTWc_limit = 702 
CCDLc_limit = 2099 
rwq = 0 
CCDLc_limit_alone = 2041 
WTRc_limit_alone = 385 
RTWc_limit_alone = 664 

Commands details: 
total_CMD = 519849 
n_nop = 515366 
Read = 2389 
Write = 0 
L2_Alloc = 0 
L2_WB = 233 
n_act = 944 
n_pre = 928 
n_ref = 0 
n_req = 2452 
total_req = 2622 

Dual Bus Interface Util: 
issued_total_row = 1872 
issued_total_col = 2622 
Row_Bus_Util =  0.003601 
CoL_Bus_Util = 0.005044 
Either_Row_CoL_Bus_Util = 0.008624 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.002454 
queue_avg = 0.039402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0394018
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=519849 n_nop=515099 n_act=1001 n_pre=985 n_ref_event=0 n_req=2573 n_rd=2495 n_rd_L2_A=0 n_write=0 n_wr_bk=284 bw_util=0.01069
n_activity=54878 dram_eff=0.1013
bk0: 211a 516524i bk1: 149a 517296i bk2: 245a 516849i bk3: 170a 517176i bk4: 155a 517579i bk5: 172a 517041i bk6: 111a 518191i bk7: 142a 517194i bk8: 115a 517756i bk9: 110a 518394i bk10: 173a 517072i bk11: 131a 517819i bk12: 165a 517437i bk13: 102a 518485i bk14: 192a 516899i bk15: 152a 517761i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.616790
Row_Buffer_Locality_read = 0.629259
Row_Buffer_Locality_write = 0.217949
Bank_Level_Parallism = 1.238333
Bank_Level_Parallism_Col = 1.130042
Bank_Level_Parallism_Ready = 1.025733
write_to_read_ratio_blp_rw_average = 0.088908
GrpLevelPara = 1.101534 

BW Util details:
bwutil = 0.010692 
total_CMD = 519849 
util_bw = 5558 
Wasted_Col = 16010 
Wasted_Row = 11681 
Idle = 486600 

BW Util Bottlenecks: 
RCDc_limit = 14208 
RCDWRc_limit = 475 
WTRc_limit = 552 
RTWc_limit = 646 
CCDLc_limit = 2350 
rwq = 0 
CCDLc_limit_alone = 2272 
WTRc_limit_alone = 483 
RTWc_limit_alone = 637 

Commands details: 
total_CMD = 519849 
n_nop = 515099 
Read = 2495 
Write = 0 
L2_Alloc = 0 
L2_WB = 284 
n_act = 1001 
n_pre = 985 
n_ref = 0 
n_req = 2573 
total_req = 2779 

Dual Bus Interface Util: 
issued_total_row = 1986 
issued_total_col = 2779 
Row_Bus_Util =  0.003820 
CoL_Bus_Util = 0.005346 
Either_Row_CoL_Bus_Util = 0.009137 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.003158 
queue_avg = 0.044251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0442513
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=519849 n_nop=516488 n_act=726 n_pre=710 n_ref_event=0 n_req=1853 n_rd=1825 n_rd_L2_A=0 n_write=0 n_wr_bk=111 bw_util=0.007448
n_activity=41804 dram_eff=0.09262
bk0: 130a 517847i bk1: 78a 518800i bk2: 53a 519319i bk3: 56a 519151i bk4: 99a 518317i bk5: 166a 517801i bk6: 227a 516341i bk7: 232a 515957i bk8: 59a 518536i bk9: 105a 518202i bk10: 20a 519636i bk11: 19a 519604i bk12: 131a 518316i bk13: 76a 518743i bk14: 214a 516484i bk15: 160a 517452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.614679
Row_Buffer_Locality_read = 0.622466
Row_Buffer_Locality_write = 0.107143
Bank_Level_Parallism = 1.197622
Bank_Level_Parallism_Col = 1.109651
Bank_Level_Parallism_Ready = 1.016958
write_to_read_ratio_blp_rw_average = 0.051758
GrpLevelPara = 1.093048 

BW Util details:
bwutil = 0.007448 
total_CMD = 519849 
util_bw = 3872 
Wasted_Col = 11632 
Wasted_Row = 8979 
Idle = 495366 

BW Util Bottlenecks: 
RCDc_limit = 10679 
RCDWRc_limit = 197 
WTRc_limit = 248 
RTWc_limit = 306 
CCDLc_limit = 1499 
rwq = 0 
CCDLc_limit_alone = 1487 
WTRc_limit_alone = 244 
RTWc_limit_alone = 298 

Commands details: 
total_CMD = 519849 
n_nop = 516488 
Read = 1825 
Write = 0 
L2_Alloc = 0 
L2_WB = 111 
n_act = 726 
n_pre = 710 
n_ref = 0 
n_req = 1853 
total_req = 1936 

Dual Bus Interface Util: 
issued_total_row = 1436 
issued_total_col = 1936 
Row_Bus_Util =  0.002762 
CoL_Bus_Util = 0.003724 
Either_Row_CoL_Bus_Util = 0.006465 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.003273 
queue_avg = 0.029414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0294143
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=519849 n_nop=515477 n_act=865 n_pre=849 n_ref_event=0 n_req=2485 n_rd=2418 n_rd_L2_A=0 n_write=0 n_wr_bk=250 bw_util=0.01026
n_activity=50908 dram_eff=0.1048
bk0: 189a 516299i bk1: 127a 518031i bk2: 165a 517373i bk3: 225a 517159i bk4: 157a 517514i bk5: 98a 518598i bk6: 150a 517239i bk7: 201a 517373i bk8: 36a 519407i bk9: 128a 517866i bk10: 235a 516673i bk11: 256a 516628i bk12: 69a 519161i bk13: 80a 518823i bk14: 218a 517113i bk15: 84a 518837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.657948
Row_Buffer_Locality_read = 0.668734
Row_Buffer_Locality_write = 0.268657
Bank_Level_Parallism = 1.210229
Bank_Level_Parallism_Col = 1.119555
Bank_Level_Parallism_Ready = 1.019754
write_to_read_ratio_blp_rw_average = 0.081873
GrpLevelPara = 1.097890 

BW Util details:
bwutil = 0.010265 
total_CMD = 519849 
util_bw = 5336 
Wasted_Col = 14413 
Wasted_Row = 10470 
Idle = 489630 

BW Util Bottlenecks: 
RCDc_limit = 12400 
RCDWRc_limit = 378 
WTRc_limit = 468 
RTWc_limit = 656 
CCDLc_limit = 2223 
rwq = 0 
CCDLc_limit_alone = 2139 
WTRc_limit_alone = 416 
RTWc_limit_alone = 624 

Commands details: 
total_CMD = 519849 
n_nop = 515477 
Read = 2418 
Write = 0 
L2_Alloc = 0 
L2_WB = 250 
n_act = 865 
n_pre = 849 
n_ref = 0 
n_req = 2485 
total_req = 2668 

Dual Bus Interface Util: 
issued_total_row = 1714 
issued_total_col = 2668 
Row_Bus_Util =  0.003297 
CoL_Bus_Util = 0.005132 
Either_Row_CoL_Bus_Util = 0.008410 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.002287 
queue_avg = 0.040048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0400482
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=519849 n_nop=513263 n_act=1423 n_pre=1407 n_ref_event=0 n_req=3558 n_rd=3466 n_rd_L2_A=0 n_write=0 n_wr_bk=328 bw_util=0.0146
n_activity=69917 dram_eff=0.1085
bk0: 171a 517453i bk1: 196a 517213i bk2: 230a 516690i bk3: 194a 517632i bk4: 247a 515934i bk5: 146a 517231i bk6: 372a 513050i bk7: 338a 513493i bk8: 76a 518195i bk9: 212a 517094i bk10: 200a 517139i bk11: 208a 516378i bk12: 176a 517026i bk13: 145a 517731i bk14: 256a 515174i bk15: 299a 515068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.603991
Row_Buffer_Locality_read = 0.616272
Row_Buffer_Locality_write = 0.141304
Bank_Level_Parallism = 1.339485
Bank_Level_Parallism_Col = 1.171555
Bank_Level_Parallism_Ready = 1.030620
write_to_read_ratio_blp_rw_average = 0.080289
GrpLevelPara = 1.140339 

BW Util details:
bwutil = 0.014597 
total_CMD = 519849 
util_bw = 7588 
Wasted_Col = 21730 
Wasted_Row = 14869 
Idle = 475662 

BW Util Bottlenecks: 
RCDc_limit = 19886 
RCDWRc_limit = 604 
WTRc_limit = 767 
RTWc_limit = 1096 
CCDLc_limit = 3102 
rwq = 0 
CCDLc_limit_alone = 3019 
WTRc_limit_alone = 734 
RTWc_limit_alone = 1046 

Commands details: 
total_CMD = 519849 
n_nop = 513263 
Read = 3466 
Write = 0 
L2_Alloc = 0 
L2_WB = 328 
n_act = 1423 
n_pre = 1407 
n_ref = 0 
n_req = 3558 
total_req = 3794 

Dual Bus Interface Util: 
issued_total_row = 2830 
issued_total_col = 3794 
Row_Bus_Util =  0.005444 
CoL_Bus_Util = 0.007298 
Either_Row_CoL_Bus_Util = 0.012669 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.005770 
queue_avg = 0.064548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0645476
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=519849 n_nop=517806 n_act=415 n_pre=399 n_ref_event=0 n_req=1145 n_rd=1116 n_rd_L2_A=0 n_write=0 n_wr_bk=114 bw_util=0.004732
n_activity=26601 dram_eff=0.09248
bk0: 34a 519376i bk1: 100a 518753i bk2: 54a 519411i bk3: 84a 519202i bk4: 39a 519721i bk5: 118a 517632i bk6: 118a 517729i bk7: 75a 518612i bk8: 59a 518781i bk9: 81a 518642i bk10: 40a 519519i bk11: 13a 519662i bk12: 60a 519199i bk13: 75a 518581i bk14: 71a 518665i bk15: 95a 518715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.648035
Row_Buffer_Locality_read = 0.661290
Row_Buffer_Locality_write = 0.137931
Bank_Level_Parallism = 1.148286
Bank_Level_Parallism_Col = 1.081652
Bank_Level_Parallism_Ready = 1.009748
write_to_read_ratio_blp_rw_average = 0.080832
GrpLevelPara = 1.065922 

BW Util details:
bwutil = 0.004732 
total_CMD = 519849 
util_bw = 2460 
Wasted_Col = 6940 
Wasted_Row = 5290 
Idle = 505159 

BW Util Bottlenecks: 
RCDc_limit = 6023 
RCDWRc_limit = 209 
WTRc_limit = 145 
RTWc_limit = 234 
CCDLc_limit = 983 
rwq = 0 
CCDLc_limit_alone = 973 
WTRc_limit_alone = 137 
RTWc_limit_alone = 232 

Commands details: 
total_CMD = 519849 
n_nop = 517806 
Read = 1116 
Write = 0 
L2_Alloc = 0 
L2_WB = 114 
n_act = 415 
n_pre = 399 
n_ref = 0 
n_req = 1145 
total_req = 1230 

Dual Bus Interface Util: 
issued_total_row = 814 
issued_total_col = 1230 
Row_Bus_Util =  0.001566 
CoL_Bus_Util = 0.002366 
Either_Row_CoL_Bus_Util = 0.003930 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.000489 
queue_avg = 0.017419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0174185

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67465, Miss = 1225, Miss_rate = 0.018, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[1]: Access = 62602, Miss = 1444, Miss_rate = 0.023, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[2]: Access = 70664, Miss = 2478, Miss_rate = 0.035, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[3]: Access = 52011, Miss = 1201, Miss_rate = 0.023, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[4]: Access = 70460, Miss = 2406, Miss_rate = 0.034, Pending_hits = 242, Reservation_fails = 0
L2_cache_bank[5]: Access = 55778, Miss = 1799, Miss_rate = 0.032, Pending_hits = 95, Reservation_fails = 0
L2_cache_bank[6]: Access = 63868, Miss = 1050, Miss_rate = 0.016, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[7]: Access = 64728, Miss = 1128, Miss_rate = 0.017, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[8]: Access = 75225, Miss = 1480, Miss_rate = 0.020, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[9]: Access = 50331, Miss = 1158, Miss_rate = 0.023, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[10]: Access = 60068, Miss = 546, Miss_rate = 0.009, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[11]: Access = 57076, Miss = 1122, Miss_rate = 0.020, Pending_hits = 106, Reservation_fails = 0
L2_cache_bank[12]: Access = 55886, Miss = 1138, Miss_rate = 0.020, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[13]: Access = 67299, Miss = 1400, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[14]: Access = 53940, Miss = 944, Miss_rate = 0.018, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[15]: Access = 60864, Miss = 1947, Miss_rate = 0.032, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[16]: Access = 61438, Miss = 993, Miss_rate = 0.016, Pending_hits = 65, Reservation_fails = 0
L2_cache_bank[17]: Access = 60121, Miss = 896, Miss_rate = 0.015, Pending_hits = 75, Reservation_fails = 0
L2_cache_bank[18]: Access = 64680, Miss = 2546, Miss_rate = 0.039, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[19]: Access = 61610, Miss = 828, Miss_rate = 0.013, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[20]: Access = 64176, Miss = 2208, Miss_rate = 0.034, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[21]: Access = 69553, Miss = 1714, Miss_rate = 0.025, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[22]: Access = 63703, Miss = 1068, Miss_rate = 0.017, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[23]: Access = 51421, Miss = 199, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1484967
L2_total_cache_misses = 32918
L2_total_cache_miss_rate = 0.0222
L2_total_cache_pending_hits = 2502
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1158771
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10159
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18195
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 290776
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 418
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4146
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1189604
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295363
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.205
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1484967
icnt_total_pkts_simt_to_mem=1484967
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.07716
	minimum = 5
	maximum = 48
Network latency average = 9.07716
	minimum = 5
	maximum = 48
Slowest packet = 2967959
Flit latency average = 9.07716
	minimum = 5
	maximum = 48
Slowest flit = 2967959
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0117977
	minimum = 0.00884825 (at node 38)
	maximum = 0.0172541 (at node 42)
Accepted packet rate average = 0.0117977
	minimum = 0.00884825 (at node 38)
	maximum = 0.0172541 (at node 42)
Injected flit rate average = 0.0117977
	minimum = 0.00884825 (at node 38)
	maximum = 0.0172541 (at node 42)
Accepted flit rate average= 0.0117977
	minimum = 0.00884825 (at node 38)
	maximum = 0.0172541 (at node 42)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 84.6862 (19 samples)
	minimum = 5 (19 samples)
	maximum = 511.632 (19 samples)
Network latency average = 48.7886 (19 samples)
	minimum = 5 (19 samples)
	maximum = 380.158 (19 samples)
Flit latency average = 48.7886 (19 samples)
	minimum = 5 (19 samples)
	maximum = 380.158 (19 samples)
Fragmentation average = 0 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0 (19 samples)
Injected packet rate average = 0.0826597 (19 samples)
	minimum = 0.0625733 (19 samples)
	maximum = 0.164879 (19 samples)
Accepted packet rate average = 0.0826597 (19 samples)
	minimum = 0.0625733 (19 samples)
	maximum = 0.164879 (19 samples)
Injected flit rate average = 0.0826597 (19 samples)
	minimum = 0.0625733 (19 samples)
	maximum = 0.164879 (19 samples)
Accepted flit rate average = 0.0826597 (19 samples)
	minimum = 0.0625733 (19 samples)
	maximum = 0.164879 (19 samples)
Injected packet size average = 1 (19 samples)
Accepted packet size average = 1 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 8 sec (128 sec)
gpgpu_simulation_rate = 231638 (inst/sec)
gpgpu_simulation_rate = 2302 (cycle/sec)
gpgpu_silicon_slowdown = 615551x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff9a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff9a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff998..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcf3ff990..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcf3ff98c..

GPGPU-Sim PTX: cudaLaunch for 0x0x562bf02d0f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 5770
gpu_sim_insn = 1114112
gpu_ipc =     193.0870
gpu_tot_sim_cycle = 300434
gpu_tot_sim_insn = 30763858
gpu_tot_ipc =     102.3981
gpu_tot_issued_cta = 2560
gpu_occupancy = 84.1549% 
gpu_tot_occupancy = 68.1465% 
max_total_param_size = 0
gpu_stall_dramfull = 13986
gpu_stall_icnt2sh    = 15186
partiton_level_parallism =       0.3549
partiton_level_parallism_total  =       4.9496
partiton_level_parallism_util =       4.5210
partiton_level_parallism_util_total  =       9.7063
L2_BW  =      16.0944 GB/Sec
L2_BW_total  =     224.4327 GB/Sec
gpu_total_sim_rate=236645

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 2560, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1492, 1482, 1163, 1438, 1131, 1316, 1250, 1325, 1701, 1141, 1338, 1118, 1424, 1235, 1173, 1457, 1385, 1527, 1756, 1625, 1823, 1999, 1645, 1624, 1625, 1396, 1550, 1604, 1580, 1593, 1593, 1757, 1001, 1121, 1373, 1527, 1331, 1297, 1067, 1024, 991, 1222, 935, 1529, 1321, 1244, 1254, 1344, 1310, 1431, 1322, 1135, 1465, 1311, 1025, 1069, 1377, 1036, 1333, 1399, 1212, 1167, 1023, 1024, 
gpgpu_n_tot_thrd_icount = 74368192
gpgpu_n_tot_w_icount = 2324006
gpgpu_n_stall_shd_mem = 1547408
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1191652
gpgpu_n_mem_write_global = 295363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2912176	W0_Idle:1850035	W0_Scoreboard:9889372	W1:479045	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
single_issue_nums: WS0:528109	WS1:525704	WS2:526982	WS3:529313	
dual_issue_nums: WS0:26737	WS1:26695	WS2:26650	WS3:26867	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9533216 {8:1191652,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11814520 {40:295363,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47666080 {40:1191652,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362904 {8:295363,}
maxmflatency = 1956 
max_icnt2mem_latency = 1783 
maxmrqlatency = 93 
max_icnt2sh_latency = 531 
averagemflatency = 559 
avg_icnt2mem_latency = 387 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 45 
mrq_lat_table:20456 	250 	325 	2256 	5467 	327 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	392969 	238577 	789441 	66028 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	133318 	114213 	55141 	50275 	61043 	111126 	286776 	672148 	2975 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	385158 	533959 	244023 	116983 	67304 	62686 	76513 	389 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	227 	42 	136 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        15        12        12        17        24        23        11        26         7        28        18        19        10        13         9        16 
dram[1]:        12        14        31        18         9        11        13         9        15        12        12        15         8        13        12        14 
dram[2]:        16        14         9        14        17        17        20        12        14        11         9        14        11        15        17        13 
dram[3]:        13        17         9        14        12        14        11         8        10        15         9        10         6        17        12        13 
dram[4]:         9        13         9        10        20        18        20        12         7        10         8         9        13         9        13        23 
dram[5]:         9        20        13         7        23        25        22        17         8         7         5         5        10         8        15        12 
dram[6]:        11        13        17        20        17        37        11        16        10        10         8         6        19        17        10         6 
dram[7]:        14        10        17        10        16        21         9         7         6        11         9         7        10         6         8        12 
dram[8]:        10        10        10        10        12        12        10        10         5         9         8         7        10         8         9        12 
dram[9]:        13        15        10        13        17        15        10        19         8        13        21        13        25        10        12        10 
dram[10]:        32        23        17        20        13        16        16        12         4        12        17         9         7         7        12        22 
dram[11]:        10        16        11        30        18        14         8         6         6         8        11         6         8         6        10        17 
maximum service time to same row:
dram[0]:     11294     11597     16062     14188     14511      7425      5975     11336      9373      6239     10966     18346      7446      6191     26040      8111 
dram[1]:      9336     12465     14908     19865      8367      9689      7970      9217      6128      9823     10726      7287      5971     10143     14958     11852 
dram[2]:      9697      9345     14148     22112      9652     12436     13126     16387      7513      7333      6630     15375     21216     21365     11166     17412 
dram[3]:      6376     12293     14299     12973     18761     31273     10827      9477      7109      6703      8629     11791     13164     32705     37947      8650 
dram[4]:      6865     13284     22074      8108     10333     14185     20981     12159     14223     16293     10116     17212      8092      7902     28482     17497 
dram[5]:     14075      8767      6463     10008     12239     22189     10028     12321      8471     10552      7065     18951     19729     21296     10281     12892 
dram[6]:      6956     11688      7044     12667     18526     27278     15030      6172      5947      6815      7236     10809     15509     13852      6177     16921 
dram[7]:      7080     11696      9784     12377     16590     13582      6490      9338      7459      8698      6312      6386     13734      6222      8504      7043 
dram[8]:      6454      7438     21628     29833     12394     16643      8911     11010     13818      6855     23518     19566      8600     17476      8751      9962 
dram[9]:      6775     22433      8433     12529     12867     22332      6944     20368     32612      6034     15446      6057     22106      8831      6185     14286 
dram[10]:     10181      7884     10507     11446      7858      6311      6010      6009      7391      6832     10945      5969      7260      9926      6133     10529 
dram[11]:     20299      9293     20972     31131     50719     14022      8540      8887     22517      8907     23181     14941     16041      6474      9375     20591 
average row accesses per activate:
dram[0]:  2.975904  2.709091  3.421053  3.034483  3.860465  2.677966  3.063830  3.326531  2.696970  3.246575  4.130435  3.482759  3.034483  3.000000  2.416667  3.090909 
dram[1]:  2.348214  2.705882  3.781818  3.923077  2.518868  3.000000  2.385417  2.507463  2.816327  3.179105  3.000000  3.739130  2.319444  2.533333  3.166667  3.580000 
dram[2]:  2.693182  3.306818  2.135922  3.126760  3.012820  3.493151  2.380000  2.551181  2.601942  3.151515  2.750000  3.105263  3.333333  2.731707  2.647059  3.250000 
dram[3]:  2.943182  2.984615  2.706897  3.087719  4.272727  5.250000  2.875000  2.852941  2.166667  2.323944  2.314815  2.323529  3.000000  4.555555  7.500000  2.711111 
dram[4]:  2.590909  2.844156  2.788461  3.478261  3.173077  2.860465  3.209677  2.788461  2.500000  2.458333  2.075472  2.524590  2.541667  2.760000  2.875000  2.968750 
dram[5]:  2.807018  3.647059  2.777778  2.322581  2.448276  3.405406  3.203704  3.652174  2.954545  3.947368  2.315789  2.400000  2.954545  2.371428  3.075000  2.813953 
dram[6]:  2.464647  2.540230  2.793103  2.459016  3.111111  4.090909  2.652632  2.800000  2.259259  2.430769  2.375000  2.135135  3.478261  3.217391  2.722892  1.948718 
dram[7]:  2.546512  2.415385  3.246753  2.507246  2.927273  2.619718  2.974359  2.303030  2.035088  2.820513  2.289474  2.339286  2.933333  2.942857  2.450000  2.781818 
dram[8]:  2.568627  3.000000  4.583333  3.333333  2.536585  3.127273  2.473118  2.300971  1.843750  2.560976  5.000000  2.375000  3.046512  2.451613  2.362637  2.476923 
dram[9]:  2.621951  2.804348  2.500000  3.169014  3.250000  3.678571  2.313433  3.253968  3.800000  2.518518  2.744186  3.059524  4.928571  2.962963  2.959460  3.230769 
dram[10]:  2.949152  2.955224  2.925000  3.421053  2.663265  2.587301  2.193182  2.221519  2.138889  3.000000  2.816901  2.144330  2.315789  2.500000  2.277311  2.487805 
dram[11]:  2.833333  3.333333  5.090909  5.058824  9.750000  2.258621  2.296296  2.375000  2.034483  2.612903  5.714286  2.166667  3.875000  2.111111  2.517241  3.064516 
average row locality = 29091/10558 = 2.755351
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       247       147       125       166       161       152       139       155       177       236        95       101       176       210        53        92 
dram[1]:       258       229       197       143       258       174       213       162       276       212       114        84       165       152        70       174 
dram[2]:       233       291       205       217       229       250       219       310       266       208       105       176       160       224       128       176 
dram[3]:       253       190       153       165        43        57       137        97       168       165       124       158        32        39        45       122 
dram[4]:       224       217       145       154       161       123       182       128       179       177       110       154       183       138        63        89 
dram[5]:       157       119       121        69       133       122       165        81        65        74        44        24        65        83       120       118 
dram[6]:       241       220       149       140       104       127       249       220       183       158        76        78        76        70       225        73 
dram[7]:       211       149       245       170       155       172       111       142       115       110       173       131       165       102       192       152 
dram[8]:       130        78        53        56        99       166       227       232        59       105        20        19       131        76       214       160 
dram[9]:       189       127       165       225       157        98       150       201        36       128       235       256        69        80       218        84 
dram[10]:       171       196       230       194       247       146       372       338        76       212       200       208       176       145       256       299 
dram[11]:        34       100        54        84        39       118       118        75        59        81        40        13        60        75        71        95 
total dram reads = 28354
bank skew: 372/13 = 28.62
chip skew: 3466/1116 = 3.11
number of total write accesses:
dram[0]:         0         7        20        39        20        24        20        29         4         4         0         0         0         0        19        36 
dram[1]:        19         4        41        36        35        12        59        24         0         4        24         8         8         0        23        19 
dram[2]:        15         0        57        20        23        20        72        56         8         0        20         4         0         0        28        24 
dram[3]:        24        16        16        33        16        23         4         0         4         0         4         0         4         8         0         0 
dram[4]:        15         8         0        23        15         0        68        65         4         0         0         0         0         0        23        23 
dram[5]:         8        15        15        11        35        16        32        12         0         4         0         0         0         0        12        11 
dram[6]:        12         4        44        34        31        31        12        16         0         0         0         4        16        13         4        12 
dram[7]:        32        31        18        12        24        52        20        33         4         0         4         0        35         4        11         4 
dram[8]:         4         0         8        16        20        24        12        19         0         0         0         0         0         0         4         4 
dram[9]:        91         8         0         0        44        19        20        16         8        32         4         4         0         0         4         0 
dram[10]:        12         8        16         4        52        56        43        48         4         4         0         0         0         0        55        26 
dram[11]:         0         0         7         7         0        52        24         4         0         0         0         0         8         4         8         0 
total dram writes = 2772
min_bank_accesses = 0!
chip skew: 347/111 = 3.13
average mf latency per bank:
dram[0]:      12389     18879     20992     13804     13569     16639     17461     14969     26534     16799    109187     97357     49178     29011     33369     20307
dram[1]:      12989     13438     13689     15807     12083     14940     11243     13511     15303     19006     79950     50479     46088     59939     25021     12121
dram[2]:      14674     10126     12596     14078     12506     12851     10825      9680     18195     22304     90646     50447     35118     34521     17171     14403
dram[3]:      11543     14181     19570     15237     42174     37950     20490     25220     23479     26319     62277     51559    214622    164017     56088     21652
dram[4]:      14597     21239     24594     21451     16060     26374     12952     21826     32927     29222     78853    101489     60866     80200     31651     23791
dram[5]:      17540     27052     17023     31572     17300     16282     16144     32867     62033     48043    124621    223895    119248     72858     17781     25086
dram[6]:      13617     15575     15304     16659     20988     14929     10629     11536     53655     26101     48425     79651     61499     78823     12437     28619
dram[7]:      13596     18621     10888     13610     15453     14798     21848     15617     32154     40196     46679     34105     24078     44279     14539     16610
dram[8]:      24641     41866     35356     45145     26727     15039     11485     11540     74590     50684    289133    413310     35543     89083     11089     15976
dram[9]:      10558     21511     17062     11760     16479     21362     15998     15070     81603     26415     33289     30012     98417    109584     13608     22588
dram[10]:      21214     17206     14127     14643     10481     15171      8317      6510     60201     20461     35764     47701     54974     51451      9852     10120
dram[11]:      64486     26585     44171     31697     48923     16940     17351     37057     59539     47220    172211    517382    105118     83057     34673     27209
maximum mf latency per bank:
dram[0]:       1289      1238      1232      1218      1276      1297      1301      1619      1876      1881      1871      1872      1530      1296      1191      1233
dram[1]:       1337      1424      1310      1353      1355      1329      1871      1440      1878      1843      1817      1816      1611      1357      1390      1367
dram[2]:       1347      1328      1431      1399      1368      1626      1564      1446      1871      1870      1820      1620      1611      1379      1369      1345
dram[3]:       1103      1104      1080      1063      1072      1101      1836      1810      1913      1878      1881      1916      1611      1332      1027      1089
dram[4]:       1723      1739      1660      1592      1699      1673      1713      1637      1869      1917      1848      1871      1657      1680      1661      1666
dram[5]:       1070      1172      1037      1056      1061      1097      1045      1627      1881      1914      1259      1845      1620      1611      1007      1022
dram[6]:       1073      1033      1054      1105      1210      1160      1320      1828      1956      1876      1920      1831      1512      1223      1098      1065
dram[7]:       1047      1048      1191      1035      1626      1197      1626      1520      1912      1918      1824      1069      1869      1530      1082      1030
dram[8]:       1082      1055      1033      1083      1043      1053      1125      1563      1845      1919      1831      1915      1090      1611      1071      1086
dram[9]:       1054      1067      1044      1060      1272      1376      1564      1626      1917      1872      1876      1881      1235      1608      1054      1054
dram[10]:       1264      1244      1270      1240      1626      1272      1188      1223      1917      1880      1512      1883      1827      1836      1140      1232
dram[11]:        996      1106      1050      1046      1096      1210      1035      1395      1918      1881      1921      1821      1332      1611      1018      1059
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=530028 n_nop=525763 n_act=821 n_pre=805 n_ref_event=0 n_req=2490 n_rd=2432 n_rd_L2_A=0 n_write=0 n_wr_bk=222 bw_util=0.01001
n_activity=49508 dram_eff=0.1072
bk0: 247a 526975i bk1: 147a 527971i bk2: 125a 528501i bk3: 166a 527642i bk4: 161a 528247i bk5: 152a 527794i bk6: 139a 528205i bk7: 155a 528032i bk8: 177a 527576i bk9: 236a 527195i bk10: 95a 529023i bk11: 101a 528946i bk12: 176a 527888i bk13: 210a 527328i bk14: 53a 528968i bk15: 92a 528594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.675502
Row_Buffer_Locality_read = 0.686266
Row_Buffer_Locality_write = 0.224138
Bank_Level_Parallism = 1.197698
Bank_Level_Parallism_Col = 1.105800
Bank_Level_Parallism_Ready = 1.018400
write_to_read_ratio_blp_rw_average = 0.081826
GrpLevelPara = 1.087119 

BW Util details:
bwutil = 0.010015 
total_CMD = 530028 
util_bw = 5308 
Wasted_Col = 13690 
Wasted_Row = 9991 
Idle = 501039 

BW Util Bottlenecks: 
RCDc_limit = 11786 
RCDWRc_limit = 345 
WTRc_limit = 422 
RTWc_limit = 614 
CCDLc_limit = 2065 
rwq = 0 
CCDLc_limit_alone = 2019 
WTRc_limit_alone = 400 
RTWc_limit_alone = 590 

Commands details: 
total_CMD = 530028 
n_nop = 525763 
Read = 2432 
Write = 0 
L2_Alloc = 0 
L2_WB = 222 
n_act = 821 
n_pre = 805 
n_ref = 0 
n_req = 2490 
total_req = 2654 

Dual Bus Interface Util: 
issued_total_row = 1626 
issued_total_col = 2654 
Row_Bus_Util =  0.003068 
CoL_Bus_Util = 0.005007 
Either_Row_CoL_Bus_Util = 0.008047 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.003517 
queue_avg = 0.034677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0346774
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=530028 n_nop=524729 n_act=1066 n_pre=1050 n_ref_event=0 n_req=2964 n_rd=2881 n_rd_L2_A=0 n_write=0 n_wr_bk=316 bw_util=0.01206
n_activity=57607 dram_eff=0.111
bk0: 258a 525891i bk1: 229a 526830i bk2: 197a 527576i bk3: 143a 528384i bk4: 258a 525746i bk5: 174a 527706i bk6: 213a 526069i bk7: 162a 527377i bk8: 276a 526168i bk9: 212a 527194i bk10: 114a 528273i bk11: 84a 529077i bk12: 165a 527245i bk13: 152a 527763i bk14: 70a 529063i bk15: 174a 528129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.644737
Row_Buffer_Locality_read = 0.656369
Row_Buffer_Locality_write = 0.240964
Bank_Level_Parallism = 1.288925
Bank_Level_Parallism_Col = 1.170225
Bank_Level_Parallism_Ready = 1.025712
write_to_read_ratio_blp_rw_average = 0.086093
GrpLevelPara = 1.132673 

BW Util details:
bwutil = 0.012064 
total_CMD = 530028 
util_bw = 6394 
Wasted_Col = 16968 
Wasted_Row = 11986 
Idle = 494680 

BW Util Bottlenecks: 
RCDc_limit = 14922 
RCDWRc_limit = 495 
WTRc_limit = 950 
RTWc_limit = 857 
CCDLc_limit = 2696 
rwq = 0 
CCDLc_limit_alone = 2619 
WTRc_limit_alone = 917 
RTWc_limit_alone = 813 

Commands details: 
total_CMD = 530028 
n_nop = 524729 
Read = 2881 
Write = 0 
L2_Alloc = 0 
L2_WB = 316 
n_act = 1066 
n_pre = 1050 
n_ref = 0 
n_req = 2964 
total_req = 3197 

Dual Bus Interface Util: 
issued_total_row = 2116 
issued_total_col = 3197 
Row_Bus_Util =  0.003992 
CoL_Bus_Util = 0.006032 
Either_Row_CoL_Bus_Util = 0.009998 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.002642 
queue_avg = 0.052465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0524652
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=530028 n_nop=523834 n_act=1245 n_pre=1229 n_ref_event=0 n_req=3486 n_rd=3397 n_rd_L2_A=0 n_write=0 n_wr_bk=347 bw_util=0.01413
n_activity=64475 dram_eff=0.1161
bk0: 233a 526636i bk1: 291a 526690i bk2: 205a 526007i bk3: 217a 527138i bk4: 229a 526802i bk5: 250a 527000i bk6: 219a 525851i bk7: 310a 524850i bk8: 266a 525977i bk9: 208a 527282i bk10: 105a 528282i bk11: 176a 527838i bk12: 160a 528144i bk13: 224a 526839i bk14: 128a 528040i bk15: 176a 527797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.646873
Row_Buffer_Locality_read = 0.655873
Row_Buffer_Locality_write = 0.303371
Bank_Level_Parallism = 1.313717
Bank_Level_Parallism_Col = 1.174107
Bank_Level_Parallism_Ready = 1.028700
write_to_read_ratio_blp_rw_average = 0.081179
GrpLevelPara = 1.140163 

BW Util details:
bwutil = 0.014128 
total_CMD = 530028 
util_bw = 7488 
Wasted_Col = 19546 
Wasted_Row = 13548 
Idle = 489446 

BW Util Bottlenecks: 
RCDc_limit = 17380 
RCDWRc_limit = 474 
WTRc_limit = 937 
RTWc_limit = 918 
CCDLc_limit = 3246 
rwq = 0 
CCDLc_limit_alone = 3175 
WTRc_limit_alone = 900 
RTWc_limit_alone = 884 

Commands details: 
total_CMD = 530028 
n_nop = 523834 
Read = 3397 
Write = 0 
L2_Alloc = 0 
L2_WB = 347 
n_act = 1245 
n_pre = 1229 
n_ref = 0 
n_req = 3486 
total_req = 3744 

Dual Bus Interface Util: 
issued_total_row = 2474 
issued_total_col = 3744 
Row_Bus_Util =  0.004668 
CoL_Bus_Util = 0.007064 
Either_Row_CoL_Bus_Util = 0.011686 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.003875 
queue_avg = 0.060333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0603327
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=530028 n_nop=526493 n_act=730 n_pre=714 n_ref_event=0 n_req=1989 n_rd=1948 n_rd_L2_A=0 n_write=0 n_wr_bk=152 bw_util=0.007924
n_activity=43069 dram_eff=0.09752
bk0: 253a 526689i bk1: 190a 527364i bk2: 153a 527696i bk3: 165a 527626i bk4: 43a 529393i bk5: 57a 529476i bk6: 137a 528342i bk7: 97a 528832i bk8: 168a 527303i bk9: 165a 527391i bk10: 124a 527960i bk11: 158a 527524i bk12: 32a 529495i bk13: 39a 529696i bk14: 45a 529819i bk15: 122a 528491i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640523
Row_Buffer_Locality_read = 0.648871
Row_Buffer_Locality_write = 0.243902
Bank_Level_Parallism = 1.190500
Bank_Level_Parallism_Col = 1.102564
Bank_Level_Parallism_Ready = 1.012287
write_to_read_ratio_blp_rw_average = 0.058042
GrpLevelPara = 1.085028 

BW Util details:
bwutil = 0.007924 
total_CMD = 530028 
util_bw = 4200 
Wasted_Col = 11871 
Wasted_Row = 8995 
Idle = 504962 

BW Util Bottlenecks: 
RCDc_limit = 10644 
RCDWRc_limit = 234 
WTRc_limit = 327 
RTWc_limit = 318 
CCDLc_limit = 1629 
rwq = 0 
CCDLc_limit_alone = 1592 
WTRc_limit_alone = 311 
RTWc_limit_alone = 297 

Commands details: 
total_CMD = 530028 
n_nop = 526493 
Read = 1948 
Write = 0 
L2_Alloc = 0 
L2_WB = 152 
n_act = 730 
n_pre = 714 
n_ref = 0 
n_req = 1989 
total_req = 2100 

Dual Bus Interface Util: 
issued_total_row = 1444 
issued_total_col = 2100 
Row_Bus_Util =  0.002724 
CoL_Bus_Util = 0.003962 
Either_Row_CoL_Bus_Util = 0.006669 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.002546 
queue_avg = 0.031013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0310135
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=530028 n_nop=525547 n_act=923 n_pre=907 n_ref_event=0 n_req=2490 n_rd=2427 n_rd_L2_A=0 n_write=0 n_wr_bk=244 bw_util=0.01008
n_activity=50841 dram_eff=0.1051
bk0: 224a 526866i bk1: 217a 526971i bk2: 145a 527966i bk3: 154a 528090i bk4: 161a 528002i bk5: 123a 528422i bk6: 182a 527521i bk7: 128a 527804i bk8: 179a 527374i bk9: 177a 527274i bk10: 110a 528078i bk11: 154a 527736i bk12: 183a 527218i bk13: 138a 528065i bk14: 63a 528985i bk15: 89a 528728i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.635341
Row_Buffer_Locality_read = 0.646889
Row_Buffer_Locality_write = 0.190476
Bank_Level_Parallism = 1.230253
Bank_Level_Parallism_Col = 1.121370
Bank_Level_Parallism_Ready = 1.028635
write_to_read_ratio_blp_rw_average = 0.080954
GrpLevelPara = 1.098630 

BW Util details:
bwutil = 0.010079 
total_CMD = 530028 
util_bw = 5342 
Wasted_Col = 15016 
Wasted_Row = 10734 
Idle = 498936 

BW Util Bottlenecks: 
RCDc_limit = 13192 
RCDWRc_limit = 390 
WTRc_limit = 520 
RTWc_limit = 641 
CCDLc_limit = 2222 
rwq = 0 
CCDLc_limit_alone = 2174 
WTRc_limit_alone = 496 
RTWc_limit_alone = 617 

Commands details: 
total_CMD = 530028 
n_nop = 525547 
Read = 2427 
Write = 0 
L2_Alloc = 0 
L2_WB = 244 
n_act = 923 
n_pre = 907 
n_ref = 0 
n_req = 2490 
total_req = 2671 

Dual Bus Interface Util: 
issued_total_row = 1830 
issued_total_col = 2671 
Row_Bus_Util =  0.003453 
CoL_Bus_Util = 0.005039 
Either_Row_CoL_Bus_Util = 0.008454 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.004463 
queue_avg = 0.040104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0401035
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=530028 n_nop=527194 n_act=563 n_pre=547 n_ref_event=0 n_req=1606 n_rd=1560 n_rd_L2_A=0 n_write=0 n_wr_bk=171 bw_util=0.006532
n_activity=34856 dram_eff=0.09932
bk0: 157a 527838i bk1: 119a 528616i bk2: 121a 528272i bk3: 69a 528770i bk4: 133a 527777i bk5: 122a 528537i bk6: 165a 527768i bk7: 81a 529030i bk8: 65a 529115i bk9: 74a 529228i bk10: 44a 529316i bk11: 24a 529658i bk12: 65a 529258i bk13: 83a 528846i bk14: 120a 528539i bk15: 118a 528375i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.658157
Row_Buffer_Locality_read = 0.673077
Row_Buffer_Locality_write = 0.152174
Bank_Level_Parallism = 1.175177
Bank_Level_Parallism_Col = 1.097281
Bank_Level_Parallism_Ready = 1.010357
write_to_read_ratio_blp_rw_average = 0.094299
GrpLevelPara = 1.084861 

BW Util details:
bwutil = 0.006532 
total_CMD = 530028 
util_bw = 3462 
Wasted_Col = 9488 
Wasted_Row = 7124 
Idle = 509954 

BW Util Bottlenecks: 
RCDc_limit = 8043 
RCDWRc_limit = 317 
WTRc_limit = 319 
RTWc_limit = 447 
CCDLc_limit = 1407 
rwq = 0 
CCDLc_limit_alone = 1362 
WTRc_limit_alone = 298 
RTWc_limit_alone = 423 

Commands details: 
total_CMD = 530028 
n_nop = 527194 
Read = 1560 
Write = 0 
L2_Alloc = 0 
L2_WB = 171 
n_act = 563 
n_pre = 547 
n_ref = 0 
n_req = 1606 
total_req = 1731 

Dual Bus Interface Util: 
issued_total_row = 1110 
issued_total_col = 1731 
Row_Bus_Util =  0.002094 
CoL_Bus_Util = 0.003266 
Either_Row_CoL_Bus_Util = 0.005347 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.002470 
queue_avg = 0.024687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0246874
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=530028 n_nop=525545 n_act=944 n_pre=928 n_ref_event=0 n_req=2452 n_rd=2389 n_rd_L2_A=0 n_write=0 n_wr_bk=233 bw_util=0.009894
n_activity=52772 dram_eff=0.09937
bk0: 241a 526402i bk1: 220a 526765i bk2: 149a 527561i bk3: 140a 527589i bk4: 104a 528417i bk5: 127a 528657i bk6: 249a 526581i bk7: 220a 526980i bk8: 183a 526938i bk9: 158a 527503i bk10: 76a 528722i bk11: 78a 528632i bk12: 76a 529112i bk13: 70a 529175i bk14: 225a 526953i bk15: 73a 528556i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.619902
Row_Buffer_Locality_read = 0.632901
Row_Buffer_Locality_write = 0.126984
Bank_Level_Parallism = 1.221449
Bank_Level_Parallism_Col = 1.115278
Bank_Level_Parallism_Ready = 1.019340
write_to_read_ratio_blp_rw_average = 0.081966
GrpLevelPara = 1.094081 

BW Util details:
bwutil = 0.009894 
total_CMD = 530028 
util_bw = 5244 
Wasted_Col = 15283 
Wasted_Row = 11266 
Idle = 498235 

BW Util Bottlenecks: 
RCDc_limit = 13521 
RCDWRc_limit = 416 
WTRc_limit = 405 
RTWc_limit = 702 
CCDLc_limit = 2099 
rwq = 0 
CCDLc_limit_alone = 2041 
WTRc_limit_alone = 385 
RTWc_limit_alone = 664 

Commands details: 
total_CMD = 530028 
n_nop = 525545 
Read = 2389 
Write = 0 
L2_Alloc = 0 
L2_WB = 233 
n_act = 944 
n_pre = 928 
n_ref = 0 
n_req = 2452 
total_req = 2622 

Dual Bus Interface Util: 
issued_total_row = 1872 
issued_total_col = 2622 
Row_Bus_Util =  0.003532 
CoL_Bus_Util = 0.004947 
Either_Row_CoL_Bus_Util = 0.008458 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.002454 
queue_avg = 0.038645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0386451
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=530028 n_nop=525278 n_act=1001 n_pre=985 n_ref_event=0 n_req=2573 n_rd=2495 n_rd_L2_A=0 n_write=0 n_wr_bk=284 bw_util=0.01049
n_activity=54878 dram_eff=0.1013
bk0: 211a 526703i bk1: 149a 527475i bk2: 245a 527028i bk3: 170a 527355i bk4: 155a 527758i bk5: 172a 527220i bk6: 111a 528370i bk7: 142a 527373i bk8: 115a 527935i bk9: 110a 528573i bk10: 173a 527251i bk11: 131a 527998i bk12: 165a 527616i bk13: 102a 528664i bk14: 192a 527078i bk15: 152a 527940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.616790
Row_Buffer_Locality_read = 0.629259
Row_Buffer_Locality_write = 0.217949
Bank_Level_Parallism = 1.238333
Bank_Level_Parallism_Col = 1.130042
Bank_Level_Parallism_Ready = 1.025733
write_to_read_ratio_blp_rw_average = 0.088908
GrpLevelPara = 1.101534 

BW Util details:
bwutil = 0.010486 
total_CMD = 530028 
util_bw = 5558 
Wasted_Col = 16010 
Wasted_Row = 11681 
Idle = 496779 

BW Util Bottlenecks: 
RCDc_limit = 14208 
RCDWRc_limit = 475 
WTRc_limit = 552 
RTWc_limit = 646 
CCDLc_limit = 2350 
rwq = 0 
CCDLc_limit_alone = 2272 
WTRc_limit_alone = 483 
RTWc_limit_alone = 637 

Commands details: 
total_CMD = 530028 
n_nop = 525278 
Read = 2495 
Write = 0 
L2_Alloc = 0 
L2_WB = 284 
n_act = 1001 
n_pre = 985 
n_ref = 0 
n_req = 2573 
total_req = 2779 

Dual Bus Interface Util: 
issued_total_row = 1986 
issued_total_col = 2779 
Row_Bus_Util =  0.003747 
CoL_Bus_Util = 0.005243 
Either_Row_CoL_Bus_Util = 0.008962 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.003158 
queue_avg = 0.043401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0434015
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=530028 n_nop=526667 n_act=726 n_pre=710 n_ref_event=0 n_req=1853 n_rd=1825 n_rd_L2_A=0 n_write=0 n_wr_bk=111 bw_util=0.007305
n_activity=41804 dram_eff=0.09262
bk0: 130a 528026i bk1: 78a 528979i bk2: 53a 529498i bk3: 56a 529330i bk4: 99a 528496i bk5: 166a 527980i bk6: 227a 526520i bk7: 232a 526136i bk8: 59a 528715i bk9: 105a 528381i bk10: 20a 529815i bk11: 19a 529783i bk12: 131a 528495i bk13: 76a 528922i bk14: 214a 526663i bk15: 160a 527631i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.614679
Row_Buffer_Locality_read = 0.622466
Row_Buffer_Locality_write = 0.107143
Bank_Level_Parallism = 1.197622
Bank_Level_Parallism_Col = 1.109651
Bank_Level_Parallism_Ready = 1.016958
write_to_read_ratio_blp_rw_average = 0.051758
GrpLevelPara = 1.093048 

BW Util details:
bwutil = 0.007305 
total_CMD = 530028 
util_bw = 3872 
Wasted_Col = 11632 
Wasted_Row = 8979 
Idle = 505545 

BW Util Bottlenecks: 
RCDc_limit = 10679 
RCDWRc_limit = 197 
WTRc_limit = 248 
RTWc_limit = 306 
CCDLc_limit = 1499 
rwq = 0 
CCDLc_limit_alone = 1487 
WTRc_limit_alone = 244 
RTWc_limit_alone = 298 

Commands details: 
total_CMD = 530028 
n_nop = 526667 
Read = 1825 
Write = 0 
L2_Alloc = 0 
L2_WB = 111 
n_act = 726 
n_pre = 710 
n_ref = 0 
n_req = 1853 
total_req = 1936 

Dual Bus Interface Util: 
issued_total_row = 1436 
issued_total_col = 1936 
Row_Bus_Util =  0.002709 
CoL_Bus_Util = 0.003653 
Either_Row_CoL_Bus_Util = 0.006341 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.003273 
queue_avg = 0.028849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0288494
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=530028 n_nop=525656 n_act=865 n_pre=849 n_ref_event=0 n_req=2485 n_rd=2418 n_rd_L2_A=0 n_write=0 n_wr_bk=250 bw_util=0.01007
n_activity=50908 dram_eff=0.1048
bk0: 189a 526478i bk1: 127a 528210i bk2: 165a 527552i bk3: 225a 527338i bk4: 157a 527693i bk5: 98a 528777i bk6: 150a 527418i bk7: 201a 527552i bk8: 36a 529586i bk9: 128a 528045i bk10: 235a 526852i bk11: 256a 526807i bk12: 69a 529340i bk13: 80a 529002i bk14: 218a 527292i bk15: 84a 529016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.657948
Row_Buffer_Locality_read = 0.668734
Row_Buffer_Locality_write = 0.268657
Bank_Level_Parallism = 1.210229
Bank_Level_Parallism_Col = 1.119555
Bank_Level_Parallism_Ready = 1.019754
write_to_read_ratio_blp_rw_average = 0.081873
GrpLevelPara = 1.097890 

BW Util details:
bwutil = 0.010067 
total_CMD = 530028 
util_bw = 5336 
Wasted_Col = 14413 
Wasted_Row = 10470 
Idle = 499809 

BW Util Bottlenecks: 
RCDc_limit = 12400 
RCDWRc_limit = 378 
WTRc_limit = 468 
RTWc_limit = 656 
CCDLc_limit = 2223 
rwq = 0 
CCDLc_limit_alone = 2139 
WTRc_limit_alone = 416 
RTWc_limit_alone = 624 

Commands details: 
total_CMD = 530028 
n_nop = 525656 
Read = 2418 
Write = 0 
L2_Alloc = 0 
L2_WB = 250 
n_act = 865 
n_pre = 849 
n_ref = 0 
n_req = 2485 
total_req = 2668 

Dual Bus Interface Util: 
issued_total_row = 1714 
issued_total_col = 2668 
Row_Bus_Util =  0.003234 
CoL_Bus_Util = 0.005034 
Either_Row_CoL_Bus_Util = 0.008249 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.002287 
queue_avg = 0.039279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0392791
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=530028 n_nop=523442 n_act=1423 n_pre=1407 n_ref_event=0 n_req=3558 n_rd=3466 n_rd_L2_A=0 n_write=0 n_wr_bk=328 bw_util=0.01432
n_activity=69917 dram_eff=0.1085
bk0: 171a 527632i bk1: 196a 527392i bk2: 230a 526869i bk3: 194a 527811i bk4: 247a 526113i bk5: 146a 527410i bk6: 372a 523229i bk7: 338a 523672i bk8: 76a 528374i bk9: 212a 527273i bk10: 200a 527318i bk11: 208a 526557i bk12: 176a 527205i bk13: 145a 527910i bk14: 256a 525353i bk15: 299a 525247i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.603991
Row_Buffer_Locality_read = 0.616272
Row_Buffer_Locality_write = 0.141304
Bank_Level_Parallism = 1.339485
Bank_Level_Parallism_Col = 1.171555
Bank_Level_Parallism_Ready = 1.030620
write_to_read_ratio_blp_rw_average = 0.080289
GrpLevelPara = 1.140339 

BW Util details:
bwutil = 0.014316 
total_CMD = 530028 
util_bw = 7588 
Wasted_Col = 21730 
Wasted_Row = 14869 
Idle = 485841 

BW Util Bottlenecks: 
RCDc_limit = 19886 
RCDWRc_limit = 604 
WTRc_limit = 767 
RTWc_limit = 1096 
CCDLc_limit = 3102 
rwq = 0 
CCDLc_limit_alone = 3019 
WTRc_limit_alone = 734 
RTWc_limit_alone = 1046 

Commands details: 
total_CMD = 530028 
n_nop = 523442 
Read = 3466 
Write = 0 
L2_Alloc = 0 
L2_WB = 328 
n_act = 1423 
n_pre = 1407 
n_ref = 0 
n_req = 3558 
total_req = 3794 

Dual Bus Interface Util: 
issued_total_row = 2830 
issued_total_col = 3794 
Row_Bus_Util =  0.005339 
CoL_Bus_Util = 0.007158 
Either_Row_CoL_Bus_Util = 0.012426 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.005770 
queue_avg = 0.063308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.063308
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=530028 n_nop=527985 n_act=415 n_pre=399 n_ref_event=0 n_req=1145 n_rd=1116 n_rd_L2_A=0 n_write=0 n_wr_bk=114 bw_util=0.004641
n_activity=26601 dram_eff=0.09248
bk0: 34a 529555i bk1: 100a 528932i bk2: 54a 529590i bk3: 84a 529381i bk4: 39a 529900i bk5: 118a 527811i bk6: 118a 527908i bk7: 75a 528791i bk8: 59a 528960i bk9: 81a 528821i bk10: 40a 529698i bk11: 13a 529841i bk12: 60a 529378i bk13: 75a 528760i bk14: 71a 528844i bk15: 95a 528894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.648035
Row_Buffer_Locality_read = 0.661290
Row_Buffer_Locality_write = 0.137931
Bank_Level_Parallism = 1.148286
Bank_Level_Parallism_Col = 1.081652
Bank_Level_Parallism_Ready = 1.009748
write_to_read_ratio_blp_rw_average = 0.080832
GrpLevelPara = 1.065922 

BW Util details:
bwutil = 0.004641 
total_CMD = 530028 
util_bw = 2460 
Wasted_Col = 6940 
Wasted_Row = 5290 
Idle = 515338 

BW Util Bottlenecks: 
RCDc_limit = 6023 
RCDWRc_limit = 209 
WTRc_limit = 145 
RTWc_limit = 234 
CCDLc_limit = 983 
rwq = 0 
CCDLc_limit_alone = 973 
WTRc_limit_alone = 137 
RTWc_limit_alone = 232 

Commands details: 
total_CMD = 530028 
n_nop = 527985 
Read = 1116 
Write = 0 
L2_Alloc = 0 
L2_WB = 114 
n_act = 415 
n_pre = 399 
n_ref = 0 
n_req = 1145 
total_req = 1230 

Dual Bus Interface Util: 
issued_total_row = 814 
issued_total_col = 1230 
Row_Bus_Util =  0.001536 
CoL_Bus_Util = 0.002321 
Either_Row_CoL_Bus_Util = 0.003855 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.000489 
queue_avg = 0.017084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.017084

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67541, Miss = 1225, Miss_rate = 0.018, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[1]: Access = 62694, Miss = 1444, Miss_rate = 0.023, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[2]: Access = 70744, Miss = 2478, Miss_rate = 0.035, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[3]: Access = 52095, Miss = 1201, Miss_rate = 0.023, Pending_hits = 61, Reservation_fails = 0
L2_cache_bank[4]: Access = 70552, Miss = 2406, Miss_rate = 0.034, Pending_hits = 242, Reservation_fails = 0
L2_cache_bank[5]: Access = 55858, Miss = 1799, Miss_rate = 0.032, Pending_hits = 95, Reservation_fails = 0
L2_cache_bank[6]: Access = 63944, Miss = 1050, Miss_rate = 0.016, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[7]: Access = 64820, Miss = 1128, Miss_rate = 0.017, Pending_hits = 64, Reservation_fails = 0
L2_cache_bank[8]: Access = 75325, Miss = 1480, Miss_rate = 0.020, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[9]: Access = 50395, Miss = 1158, Miss_rate = 0.023, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[10]: Access = 60144, Miss = 546, Miss_rate = 0.009, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[11]: Access = 57168, Miss = 1122, Miss_rate = 0.020, Pending_hits = 106, Reservation_fails = 0
L2_cache_bank[12]: Access = 55950, Miss = 1138, Miss_rate = 0.020, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[13]: Access = 67387, Miss = 1400, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[14]: Access = 54004, Miss = 944, Miss_rate = 0.017, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[15]: Access = 60988, Miss = 1947, Miss_rate = 0.032, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[16]: Access = 61534, Miss = 993, Miss_rate = 0.016, Pending_hits = 65, Reservation_fails = 0
L2_cache_bank[17]: Access = 60229, Miss = 896, Miss_rate = 0.015, Pending_hits = 75, Reservation_fails = 0
L2_cache_bank[18]: Access = 64780, Miss = 2546, Miss_rate = 0.039, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[19]: Access = 61674, Miss = 828, Miss_rate = 0.013, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[20]: Access = 64276, Miss = 2208, Miss_rate = 0.034, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[21]: Access = 69645, Miss = 1714, Miss_rate = 0.025, Pending_hits = 113, Reservation_fails = 0
L2_cache_bank[22]: Access = 63783, Miss = 1068, Miss_rate = 0.017, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[23]: Access = 51485, Miss = 199, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1487015
L2_total_cache_misses = 32918
L2_total_cache_miss_rate = 0.0221
L2_total_cache_pending_hits = 2502
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1160819
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10159
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18195
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 290776
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 418
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4146
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1191652
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295363
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.201
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1487015
icnt_total_pkts_simt_to_mem=1487015
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.84326
	minimum = 5
	maximum = 52
Network latency average = 8.84326
	minimum = 5
	maximum = 52
Slowest packet = 2972211
Flit latency average = 8.84326
	minimum = 5
	maximum = 52
Slowest flit = 2972211
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0136515
	minimum = 0.0110919 (at node 0)
	maximum = 0.0214905 (at node 43)
Accepted packet rate average = 0.0136515
	minimum = 0.0110919 (at node 0)
	maximum = 0.0214905 (at node 43)
Injected flit rate average = 0.0136515
	minimum = 0.0110919 (at node 0)
	maximum = 0.0214905 (at node 43)
Accepted flit rate average= 0.0136515
	minimum = 0.0110919 (at node 0)
	maximum = 0.0214905 (at node 43)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 80.894 (20 samples)
	minimum = 5 (20 samples)
	maximum = 488.65 (20 samples)
Network latency average = 46.7913 (20 samples)
	minimum = 5 (20 samples)
	maximum = 363.75 (20 samples)
Flit latency average = 46.7913 (20 samples)
	minimum = 5 (20 samples)
	maximum = 363.75 (20 samples)
Fragmentation average = 0 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0 (20 samples)
Injected packet rate average = 0.0792092 (20 samples)
	minimum = 0.0599992 (20 samples)
	maximum = 0.15771 (20 samples)
Accepted packet rate average = 0.0792092 (20 samples)
	minimum = 0.0599992 (20 samples)
	maximum = 0.15771 (20 samples)
Injected flit rate average = 0.0792092 (20 samples)
	minimum = 0.0599992 (20 samples)
	maximum = 0.15771 (20 samples)
Accepted flit rate average = 0.0792092 (20 samples)
	minimum = 0.0599992 (20 samples)
	maximum = 0.15771 (20 samples)
Injected packet size average = 1 (20 samples)
Accepted packet size average = 1 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 10 sec (130 sec)
gpgpu_simulation_rate = 236645 (inst/sec)
gpgpu_simulation_rate = 2311 (cycle/sec)
gpgpu_silicon_slowdown = 613154x
Kernel Executed 10 times
Result stored in result.txt


		GPGPU-Sim: *** exit detected ***
		Waiting :                  154577076
		Issued:                    6036158
		ExcessALU:                 533335
		ExcessMEM:                 18852672
		Others:                    92945429
		TotalWarpsIssued(Sum):     272944670
		WARPS:                     269898240


