#  -*- Makefile -*-
#  Builds an executable: `school`

CC = gcc
SRC = main.c school.c
OBJ = main.o school.o
NAME = school

all: $(NAME)

$(NAME): $(OBJ)
	$(CC) $(OBJ) -o $(NAME)

# All the '.o' files would be generated by make implicit rule
# Same as specified below
#
# main.o: main.c
#	$(CC)	-c -o $@ main.c

# school.o: school.c
#	$(CC)	-c -o $@ school.c
