# Sprint 5 - Control Unit

> **General description of the problem**: Implement the Control Unit, an instruction ROM and the PC register. These new blocks will make it possible to run 6 types of instructions in MIPS assembly.
> 
> **Nota 1**: [Video](https://www.youtube.com/watch?v=uuh8hP0sY2c) (Portuguese) by Prof. Rafael.
> 
> **Nota 2**: [PDF](https://github.com/NibiruFT/CPU-MIPS/blob/main/Sprint%205/images/Sprint5%20-%20Unidade%20de%20controle%20-%20CPU%20MIPS.pdf) (Portuguese)

# Code

1. Following the configurations shown in Figure 4:
	- Module [Unidade de Controle](https://github.com/NibiruFT/CPU-MIPS/blob/main/Sprint%205/respostas/Uni_Controle.v);
	- Módule [PC](https://github.com/NibiruFT/CPU-MIPS/blob/main/Sprint%205/respostas/Regist_PC.v);
	- Módule [Adder_1](https://github.com/NibiruFT/CPU-MIPS/blob/main/Sprint%205/respostas/Adder_1.v);
	- Módule [Instruction Memory](https://github.com/NibiruFT/CPU-MIPS/blob/main/Sprint%205/respostas/Instr_Mem.v);
	- Módule [MuxWR](https://github.com/NibiruFT/CPU-MIPS/blob/main/Sprint%205/respostas/MuxWR.v);
	- Módule [Mod_Teste](https://github.com/NibiruFT/CPU-MIPS/blob/main/Sprint%205/respostas/Mod_Teste.v);
