<dec f='llvm/llvm/include/llvm/CodeGen/MachineFunction.h' l='614' type='unsigned int llvm::MachineFunction::addLiveIn(unsigned int PReg, const llvm::TargetRegisterClass * RC)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineFunction.h' l='612'>/// addLiveIn - Add the specified physical register as a live-in value and
  /// create a corresponding virtual register for it.</doc>
<use f='llvm/llvm/lib/CodeGen/CallingConvLower.cpp' l='263' u='c' c='_ZN4llvm7CCState33analyzeMustTailForwardedRegistersERNS_15SmallVectorImplINS_17ForwardedRegisterEEENS_8ArrayRefINS_3MVTEEEPFbjS6_S6_NS_11CCValAssign7L9693002'/>
<def f='llvm/llvm/lib/CodeGen/MachineFunction.cpp' l='576' ll='596' type='unsigned int llvm::MachineFunction::addLiveIn(unsigned int PReg, const llvm::TargetRegisterClass * RC)'/>
<doc f='llvm/llvm/lib/CodeGen/MachineFunction.cpp' l='574'>/// Add the specified physical register as a live-in value and
/// create a corresponding virtual register for it.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='3012' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel18fastLowerArgumentsEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='3113' u='c' c='_ZNK4llvm21AArch64TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1599' u='c' c='_ZL23allocateSGPR32InputImplRN4llvm7CCStateEPKNS_19TargetRegisterClassEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2067' u='c' c='_ZNK4llvm16SITargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4188' u='c' c='_ZNK4llvm16SITargetLowering15LowerRETURNADDRENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='3069' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel18fastLowerArgumentsEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='3519' u='c' c='_ZNK4llvm17ARMTargetLowering20GetF64FormalArgumentERNS_11CCValAssignES2_RNS_7SDValueERNS_12SelectionDAGERKNS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='3533' u='c' c='_ZNK4llvm17ARMTargetLowering20GetF64FormalArgumentERNS_11CCValAssignES2_RNS_7SDValueERNS_12SelectionDAGERKNS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='3589' u='c' c='_ZNK4llvm17ARMTargetLowering14StoreByValRegsERNS_7CCStateERNS_12SelectionDAGERKNS_5SDLocERNS_7SDValueEPKNS_5ValueEjij'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='3740' u='c' c='_ZNK4llvm17ARMTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='983' u='c' c='_ZNK4llvm21HexagonTargetLowering15LowerRETURNADDRENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiISelLowering.cpp' l='1070' u='c' c='_ZNK4llvm19LanaiTargetLowering15LowerRETURNADDRENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsFastISel.cpp' l='1466' u='c' c='_ZN12_GLOBAL__N_112MipsFastISel18fastLowerArgumentsEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='3151' u='c' c='_ZNK4llvm18MipsTargetLowering15lowerRETURNADDRENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='3485' u='c' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_32SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='3972' u='c' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='600' u='c' c='_ZNK4llvm19SparcTargetLowering23LowerFormalArguments_64ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/X86/X86FastISel.cpp' l='3135' u='c' c='_ZN12_GLOBAL__N_111X86FastISel18fastLowerArgumentsEv'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='2715' u='c' c='_ZL16getv64i1ArgumentRN4llvm11CCValAssignES1_RNS_7SDValueERNS_12SelectionDAGERKNS_5SDLocERKNS_12X86SubtargetEPS2_'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='2717' u='c' c='_ZL16getv64i1ArgumentRN4llvm11CCValAssignES1_RNS_7SDValueERNS_12SelectionDAGERKNS_5SDLocERKNS_12X86SubtargetEPS2_'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='3227' u='c' c='_ZNK4llvm17X86TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
