FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef __ASM_SH_TRAPS_32_H
#define __ASM_SH_TRAPS_32_H

#include <linux/types.h>
#include <asm/mmu.h>

#ifdef CONFIG_CPU_HAS_SR_RB
#define lookup_exception_vector()	\
({					\
	unsigned long _vec;		\
					\
	__asm__ __volatile__ (		\
		"stc r2_bank, %0\n\t"	\
		: "=r" (_vec)		\
	);				\
					\
	_vec;				\
})
#else
#define lookup_exception_vector()	\
({					\
	unsigned long _vec;		\
	__asm__ __volatile__ (		\
		"mov r4, %0\n\t"	\
		: "=r" (_vec)		\
	);				\
					\
	_vec;				\
})
#endif

static inline void trigger_address_error(void)
{
/* bench 629.1.0 786a619f6469 */
/* bench 629.1.1 28ae4bece3b0 */
/* bench 629.1.2 d1dd88b5274f */
/* bench 629.1.3 57660b974e3a */
/* bench 629.1.4 c94e714f95a1 */
/* bench 629.1.5 73c197723d87 */
		"ldc %0, sr\n\t"
		"mov.l @%1, %0"
		:
		: "r" (0x10000000), "r" (0x80000001)
	);
/* bench 8849.0.0 8bd21172f9f9 */
/* bench 8849.0.1 bfdf97deee6b */
/* bench 8849.0.2 df19c78c85a8 */
/* bench 8849.0.3 fa29ccaf5a06 */
/* bench 8849.0.4 e30a8f01a965 */
/* bench 8849.0.5 a66422a7ba56 */
/* bench 8849.0.6 e47fcfd6ee8e */
/* bench 8849.0.7 5bbc88cbe6e4 */
/* bench 8849.0.8 9b9aeebd6a6b */
/* bench 8849.0.9 e103801258af */
/* bench 8849.0.10 20e18ce55f19 */
/* bench 8849.0.11 0bdaea828cfd */
/* bench 8849.0.12 e6152e1514f8 */
				 unsigned long writeaccess,
				 unsigned long address);
asmlinkage void do_divide_error(unsigned long r4);
asmlinkage void do_reserved_inst(void);
asmlinkage void do_illegal_slot_inst(void);
asmlinkage void do_exception_error(void);

#define BUILD_TRAP_HANDLER(name)					\
asmlinkage void name##_trap_handler(unsigned long r4, unsigned long r5,	\
				    unsigned long r6, unsigned long r7,	\
				    struct pt_regs __regs)

#define TRAP_HANDLER_DECL				\
	struct pt_regs *regs = RELOC_HIDE(&__regs, 0);	\
	unsigned int vec = regs->tra;			\
	(void)vec;

#endif /* __ASM_SH_TRAPS_32_H */
