{"vcs1":{"timestamp_begin":1765259890.104353677, "rt":6.19, "ut":5.01, "st":0.58}}
{"vcselab":{"timestamp_begin":1765259896.327782086, "rt":1.20, "ut":0.56, "st":0.03}}
{"link":{"timestamp_begin":1765259897.553649918, "rt":0.49, "ut":0.35, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1765259889.897212871}
{"VCS_COMP_START_TIME": 1765259889.897212871}
{"VCS_COMP_END_TIME": 1765259901.437611522}
{"VCS_USER_OPTIONS": "-R -sverilog +neg_tchk -negdelay -v /usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/VERILOG/N16ADFP_StdCell.v /home/patata0717/DICD/HW3_groupx/./sim/top_tb.sv -debug_access+all -full64 -diag=sdf:verbose +incdir+/home/patata0717/DICD/HW3_groupx/./syn+/home/patata0717/DICD/HW3_groupx/./src+/home/patata0717/DICD/HW3_groupx/./include+/home/patata0717/DICD/HW3_groupx/./sim +define+SYN+prog0 +define+CYCLE=0.35 +define+MAX=100000 +prog_path=/home/patata0717/DICD/HW3_groupx/./sim/prog0"}
{"vcs1": {"peak_mem": 369208}}
{"vcselab": {"peak_mem": 203588}}
