TimeQuest Timing Analyzer report for Mod_Teste
Fri Aug 26 15:47:04 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock_divisor:comb_101|CLK_saida'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Setup: 'RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 14. Slow Model Hold: 'RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 15. Slow Model Hold: 'CLOCK_50'
 16. Slow Model Hold: 'clock_divisor:comb_101|CLK_saida'
 17. Slow Model Minimum Pulse Width: 'RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 18. Slow Model Minimum Pulse Width: 'CLOCK_50'
 19. Slow Model Minimum Pulse Width: 'clock_divisor:comb_101|CLK_saida'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Propagation Delay
 25. Minimum Propagation Delay
 26. Fast Model Setup Summary
 27. Fast Model Hold Summary
 28. Fast Model Recovery Summary
 29. Fast Model Removal Summary
 30. Fast Model Minimum Pulse Width Summary
 31. Fast Model Setup: 'clock_divisor:comb_101|CLK_saida'
 32. Fast Model Setup: 'CLOCK_50'
 33. Fast Model Setup: 'RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 34. Fast Model Hold: 'RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 35. Fast Model Hold: 'CLOCK_50'
 36. Fast Model Hold: 'clock_divisor:comb_101|CLK_saida'
 37. Fast Model Minimum Pulse Width: 'CLOCK_50'
 38. Fast Model Minimum Pulse Width: 'RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'
 39. Fast Model Minimum Pulse Width: 'clock_divisor:comb_101|CLK_saida'
 40. Setup Times
 41. Hold Times
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Propagation Delay
 45. Minimum Propagation Delay
 46. Multicorner Timing Analysis Summary
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Progagation Delay
 52. Minimum Progagation Delay
 53. Setup Transfers
 54. Hold Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Mod_Teste                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                         ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                                                                                                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                                                                                           ;
; clock_divisor:comb_101|CLK_saida                                                                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divisor:comb_101|CLK_saida }                                                                                   ;
; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 } ;
+--------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                     ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                         ; Note                    ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------------+-------------------------+
; 115.06 MHz ; 115.06 MHz      ; CLOCK_50                                                                                                           ;                         ;
; 141.92 MHz ; 88.18 MHz       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; limit due to hold check ;
; 249.31 MHz ; 249.31 MHz      ; clock_divisor:comb_101|CLK_saida                                                                                   ;                         ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                              ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------+---------+---------------+
; clock_divisor:comb_101|CLK_saida                                                                                   ; -11.708 ; -1486.431     ;
; CLOCK_50                                                                                                           ; -11.079 ; -307.933      ;
; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -6.299  ; -53.066       ;
+--------------------------------------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -5.670 ; -48.253       ;
; CLOCK_50                                                                                                           ; -2.550 ; -2.550        ;
; clock_divisor:comb_101|CLK_saida                                                                                   ; 0.620  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -2.814 ; -380.414      ;
; CLOCK_50                                                                                                           ; -2.000 ; -223.916      ;
; clock_divisor:comb_101|CLK_saida                                                                                   ; -0.500 ; -135.000      ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_divisor:comb_101|CLK_saida'                                                                                                                                                                                                                            ;
+---------+---------------------------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack   ; From Node                 ; To Node                                  ; Launch Clock                                                                                                       ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; -11.708 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[10][4] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.243     ; 4.001      ;
; -11.674 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[10][4] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.244     ; 3.966      ;
; -11.631 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[5][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.242     ; 3.925      ;
; -11.597 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[5][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.243     ; 3.890      ;
; -11.557 ; ULA:comb_105|ULAResult[4] ; Registerfile:comb_103|registrador[10][4] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.240     ; 3.853      ;
; -11.528 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[12][0] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.239     ; 3.825      ;
; -11.494 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[12][0] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.240     ; 3.790      ;
; -11.480 ; ULA:comb_105|ULAResult[4] ; Registerfile:comb_103|registrador[5][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.239     ; 3.777      ;
; -11.430 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[8][0]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.243     ; 3.723      ;
; -11.430 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[9][0]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.243     ; 3.723      ;
; -11.427 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[10][0] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.243     ; 3.720      ;
; -11.424 ; ULA:comb_105|ULAResult[7] ; Registerfile:comb_103|registrador[10][4] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.243     ; 3.717      ;
; -11.423 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[4][4]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.244     ; 3.715      ;
; -11.414 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[9][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.243     ; 3.707      ;
; -11.411 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[8][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.243     ; 3.704      ;
; -11.396 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[8][0]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.244     ; 3.688      ;
; -11.396 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[9][0]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.244     ; 3.688      ;
; -11.395 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[4][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.244     ; 3.687      ;
; -11.395 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[6][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.244     ; 3.687      ;
; -11.393 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[10][0] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.244     ; 3.685      ;
; -11.390 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[14][7] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.240     ; 3.686      ;
; -11.389 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[4][4]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.245     ; 3.680      ;
; -11.387 ; ULA:comb_105|ULAResult[0] ; Registerfile:comb_103|registrador[12][0] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.238     ; 3.685      ;
; -11.385 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[10][7] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.243     ; 3.678      ;
; -11.384 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[2][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.241     ; 3.679      ;
; -11.381 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[1][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.241     ; 3.676      ;
; -11.380 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[9][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.244     ; 3.672      ;
; -11.377 ; ULA:comb_105|ULAResult[4] ; Registerfile:comb_103|registrador[12][0] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.236     ; 3.677      ;
; -11.377 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[8][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.244     ; 3.669      ;
; -11.375 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[11][7] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.242     ; 3.669      ;
; -11.373 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[15][7] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.243     ; 3.666      ;
; -11.372 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[13][7] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.243     ; 3.665      ;
; -11.368 ; ULA:comb_105|ULAResult[0] ; Parallel_OUT:comb_110|DataOut[2]         ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.239     ; 3.665      ;
; -11.361 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[4][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.245     ; 3.652      ;
; -11.361 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[6][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.245     ; 3.652      ;
; -11.358 ; ULA:comb_105|ULAResult[0] ; Parallel_OUT:comb_110|DataOut[0]         ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.242     ; 3.652      ;
; -11.358 ; ULA:comb_105|ULAResult[0] ; Parallel_OUT:comb_110|DataOut[1]         ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.242     ; 3.652      ;
; -11.356 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[14][7] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.241     ; 3.651      ;
; -11.351 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[10][7] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.244     ; 3.643      ;
; -11.350 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[2][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.242     ; 3.644      ;
; -11.347 ; ULA:comb_105|ULAResult[7] ; Registerfile:comb_103|registrador[5][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.242     ; 3.641      ;
; -11.347 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[1][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.242     ; 3.641      ;
; -11.341 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[11][7] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.243     ; 3.634      ;
; -11.339 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[15][7] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.244     ; 3.631      ;
; -11.338 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[13][7] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.244     ; 3.630      ;
; -11.335 ; ULA:comb_105|ULAResult[0] ; Registerfile:comb_103|registrador[10][4] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.242     ; 3.629      ;
; -11.313 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[10][4] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 1.000        ; -8.348     ; 4.001      ;
; -11.299 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[11][4] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.243     ; 3.592      ;
; -11.289 ; ULA:comb_105|ULAResult[0] ; Registerfile:comb_103|registrador[8][0]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.242     ; 3.583      ;
; -11.289 ; ULA:comb_105|ULAResult[0] ; Registerfile:comb_103|registrador[9][0]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.242     ; 3.583      ;
; -11.287 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[15][4] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.240     ; 3.583      ;
; -11.286 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[9][4]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.240     ; 3.582      ;
; -11.286 ; ULA:comb_105|ULAResult[0] ; Registerfile:comb_103|registrador[8][5]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.242     ; 3.580      ;
; -11.286 ; ULA:comb_105|ULAResult[0] ; Registerfile:comb_103|registrador[10][0] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.242     ; 3.580      ;
; -11.283 ; ULA:comb_105|ULAResult[0] ; Registerfile:comb_103|registrador[9][5]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.242     ; 3.577      ;
; -11.279 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[10][4] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 1.000        ; -8.349     ; 3.966      ;
; -11.279 ; ULA:comb_105|ULAResult[4] ; Registerfile:comb_103|registrador[8][0]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.240     ; 3.575      ;
; -11.279 ; ULA:comb_105|ULAResult[4] ; Registerfile:comb_103|registrador[9][0]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.240     ; 3.575      ;
; -11.277 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[13][4] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.240     ; 3.573      ;
; -11.276 ; ULA:comb_105|ULAResult[4] ; Registerfile:comb_103|registrador[10][0] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.240     ; 3.572      ;
; -11.274 ; ULA:comb_105|ULAResult[0] ; Registerfile:comb_103|registrador[2][2]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.240     ; 3.570      ;
; -11.273 ; ULA:comb_105|ULAResult[0] ; Registerfile:comb_103|registrador[1][2]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.240     ; 3.569      ;
; -11.272 ; ULA:comb_105|ULAResult[0] ; Registerfile:comb_103|registrador[11][5] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.242     ; 3.566      ;
; -11.272 ; ULA:comb_105|ULAResult[4] ; Registerfile:comb_103|registrador[4][4]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.241     ; 3.567      ;
; -11.269 ; ULA:comb_105|ULAResult[0] ; Registerfile:comb_103|registrador[10][5] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.242     ; 3.563      ;
; -11.265 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[15][0] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.240     ; 3.561      ;
; -11.265 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[11][4] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.244     ; 3.557      ;
; -11.263 ; ULA:comb_105|ULAResult[4] ; Registerfile:comb_103|registrador[9][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.240     ; 3.559      ;
; -11.262 ; ULA:comb_105|ULAResult[0] ; Registerfile:comb_103|registrador[5][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.241     ; 3.557      ;
; -11.260 ; ULA:comb_105|ULAResult[4] ; Registerfile:comb_103|registrador[8][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.240     ; 3.556      ;
; -11.257 ; ULA:comb_105|ULAResult[0] ; Registerfile:comb_103|registrador[8][2]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.242     ; 3.551      ;
; -11.253 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[15][4] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.241     ; 3.548      ;
; -11.252 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[9][4]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.241     ; 3.547      ;
; -11.249 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[9][3]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.243     ; 3.542      ;
; -11.247 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[3][4]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.241     ; 3.542      ;
; -11.247 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[8][5]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.243     ; 3.540      ;
; -11.244 ; ULA:comb_105|ULAResult[7] ; Registerfile:comb_103|registrador[12][0] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.239     ; 3.541      ;
; -11.244 ; ULA:comb_105|ULAResult[4] ; Registerfile:comb_103|registrador[4][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.241     ; 3.539      ;
; -11.244 ; ULA:comb_105|ULAResult[4] ; Registerfile:comb_103|registrador[6][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.241     ; 3.539      ;
; -11.244 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[9][5]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.243     ; 3.537      ;
; -11.243 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[13][4] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.241     ; 3.538      ;
; -11.241 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[11][3] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.243     ; 3.534      ;
; -11.239 ; ULA:comb_105|ULAResult[4] ; Registerfile:comb_103|registrador[14][7] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.237     ; 3.538      ;
; -11.236 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[5][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 1.000        ; -8.347     ; 3.925      ;
; -11.234 ; ULA:comb_105|ULAResult[4] ; Registerfile:comb_103|registrador[10][7] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.240     ; 3.530      ;
; -11.233 ; ULA:comb_105|ULAResult[4] ; Registerfile:comb_103|registrador[2][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.238     ; 3.531      ;
; -11.233 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[11][5] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.243     ; 3.526      ;
; -11.231 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[15][0] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.241     ; 3.526      ;
; -11.230 ; ULA:comb_105|ULAResult[4] ; Registerfile:comb_103|registrador[1][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.238     ; 3.528      ;
; -11.230 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[10][5] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.243     ; 3.523      ;
; -11.229 ; ULA:comb_105|ULAResult[0] ; Registerfile:comb_103|registrador[2][5]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.238     ; 3.527      ;
; -11.226 ; ULA:comb_105|ULAResult[0] ; Registerfile:comb_103|registrador[4][2]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.243     ; 3.519      ;
; -11.224 ; ULA:comb_105|ULAResult[0] ; Registerfile:comb_103|registrador[6][2]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.243     ; 3.517      ;
; -11.224 ; ULA:comb_105|ULAResult[4] ; Registerfile:comb_103|registrador[11][7] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.239     ; 3.521      ;
; -11.223 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[9][1]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.243     ; 3.516      ;
; -11.222 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[8][1]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.243     ; 3.515      ;
; -11.222 ; ULA:comb_105|ULAResult[4] ; Registerfile:comb_103|registrador[15][7] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.240     ; 3.518      ;
; -11.221 ; ULA:comb_105|ULAResult[4] ; Registerfile:comb_103|registrador[13][7] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.240     ; 3.517      ;
; -11.218 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[11][1] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.243     ; 3.511      ;
; -11.216 ; ULA:comb_105|ULAResult[0] ; Registerfile:comb_103|registrador[15][5] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -8.242     ; 3.510      ;
+---------+---------------------------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                          ; To Node                                                                                                            ; Launch Clock                                                                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -11.079 ; ULA:comb_105|ULAResult[5]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.650     ; 2.894      ;
; -11.045 ; ULA:comb_105|ULAResult[6]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.651     ; 2.859      ;
; -11.028 ; ULA:comb_105|ULAResult[0]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.649     ; 2.844      ;
; -10.928 ; ULA:comb_105|ULAResult[4]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.647     ; 2.746      ;
; -10.795 ; ULA:comb_105|ULAResult[7]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.650     ; 2.610      ;
; -10.690 ; ULA:comb_105|ULAResult[1]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.516     ; 2.639      ;
; -10.684 ; ULA:comb_105|ULAResult[5]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.755     ; 2.894      ;
; -10.662 ; ULA:comb_105|ULAResult[3]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.517     ; 2.610      ;
; -10.650 ; ULA:comb_105|ULAResult[6]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.756     ; 2.859      ;
; -10.633 ; ULA:comb_105|ULAResult[0]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.754     ; 2.844      ;
; -10.544 ; ULA:comb_105|ULAResult[2]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.517     ; 2.492      ;
; -10.533 ; ULA:comb_105|ULAResult[4]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.752     ; 2.746      ;
; -10.400 ; ULA:comb_105|ULAResult[7]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.755     ; 2.610      ;
; -10.295 ; ULA:comb_105|ULAResult[1]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.621     ; 2.639      ;
; -10.267 ; ULA:comb_105|ULAResult[3]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.622     ; 2.610      ;
; -10.149 ; ULA:comb_105|ULAResult[2]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.622     ; 2.492      ;
; -9.848  ; ULA:comb_105|ULAResult[6]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.651     ; 1.662      ;
; -9.721  ; ULA:comb_105|ULAResult[5]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.650     ; 1.536      ;
; -9.604  ; ULA:comb_105|ULAResult[3]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.517     ; 1.552      ;
; -9.504  ; ULA:comb_105|ULAResult[4]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.647     ; 1.322      ;
; -9.453  ; ULA:comb_105|ULAResult[6]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.756     ; 1.662      ;
; -9.431  ; ULA:comb_105|ULAResult[7]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.650     ; 1.246      ;
; -9.408  ; ULA:comb_105|ULAResult[0]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.649     ; 1.224      ;
; -9.326  ; ULA:comb_105|ULAResult[5]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.755     ; 1.536      ;
; -9.209  ; ULA:comb_105|ULAResult[3]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.622     ; 1.552      ;
; -9.109  ; ULA:comb_105|ULAResult[4]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.752     ; 1.322      ;
; -9.036  ; ULA:comb_105|ULAResult[7]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.755     ; 1.246      ;
; -9.013  ; ULA:comb_105|ULAResult[0]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.754     ; 1.224      ;
; -8.992  ; ULA:comb_105|ULAResult[1]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.516     ; 0.941      ;
; -8.990  ; ULA:comb_105|ULAResult[2]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -8.517     ; 0.938      ;
; -8.597  ; ULA:comb_105|ULAResult[1]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.621     ; 0.941      ;
; -8.595  ; ULA:comb_105|ULAResult[2]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -8.622     ; 0.938      ;
; -7.691  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.654      ;
; -7.691  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.654      ;
; -7.691  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.654      ;
; -7.691  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.654      ;
; -7.691  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.654      ;
; -7.691  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.654      ;
; -7.691  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.654      ;
; -7.691  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.654      ;
; -7.526  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.489      ;
; -7.526  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.489      ;
; -7.526  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.489      ;
; -7.526  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.489      ;
; -7.526  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.489      ;
; -7.526  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.489      ;
; -7.526  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.489      ;
; -7.526  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.489      ;
; -7.526  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.489      ;
; -7.526  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.489      ;
; -7.526  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.489      ;
; -7.526  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.489      ;
; -7.526  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.489      ;
; -7.526  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.489      ;
; -7.526  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.489      ;
; -7.526  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.489      ;
; -7.518  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.481      ;
; -7.518  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.481      ;
; -7.518  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.481      ;
; -7.518  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.481      ;
; -7.518  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.481      ;
; -7.518  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.481      ;
; -7.518  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.481      ;
; -7.518  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.481      ;
; -7.355  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.318      ;
; -7.355  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.318      ;
; -7.355  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.318      ;
; -7.355  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.318      ;
; -7.355  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.318      ;
; -7.355  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.318      ;
; -7.355  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.318      ;
; -7.355  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.318      ;
; -7.344  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.307      ;
; -7.344  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.307      ;
; -7.344  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.307      ;
; -7.344  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.307      ;
; -7.344  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.307      ;
; -7.344  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.307      ;
; -7.344  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.307      ;
; -7.344  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.307      ;
; -7.313  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.276      ;
; -7.313  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.276      ;
; -7.313  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.276      ;
; -7.313  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.276      ;
; -7.313  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.276      ;
; -7.313  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.276      ;
; -7.313  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.276      ;
; -7.313  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.276      ;
; -7.225  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.188      ;
; -7.225  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.188      ;
; -7.225  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.188      ;
; -7.225  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.188      ;
; -7.225  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.188      ;
; -7.225  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.188      ;
; -7.225  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.188      ;
; -7.225  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 8.188      ;
; -5.828  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.314     ; 6.479      ;
; -5.828  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.314     ; 6.479      ;
; -5.828  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.314     ; 6.479      ;
; -5.828  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.314     ; 6.479      ;
+---------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                   ; Launch Clock ; Latch Clock                                                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -6.299 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:comb_105|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.022      ; 10.866     ;
; -6.299 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:comb_105|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.022      ; 10.866     ;
; -6.299 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:comb_105|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.022      ; 10.866     ;
; -6.299 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:comb_105|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.022      ; 10.866     ;
; -6.299 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:comb_105|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.022      ; 10.866     ;
; -6.299 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:comb_105|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.022      ; 10.866     ;
; -6.299 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:comb_105|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.022      ; 10.866     ;
; -6.268 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:comb_105|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.335      ; 11.148     ;
; -6.268 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:comb_105|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.335      ; 11.148     ;
; -6.268 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:comb_105|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.335      ; 11.148     ;
; -6.268 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:comb_105|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.335      ; 11.148     ;
; -6.268 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:comb_105|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.335      ; 11.148     ;
; -6.268 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:comb_105|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.335      ; 11.148     ;
; -6.268 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:comb_105|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.335      ; 11.148     ;
; -6.268 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:comb_105|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.335      ; 11.148     ;
; -6.180 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:comb_105|ULAResult[0] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.334      ; 11.059     ;
; -6.180 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:comb_105|ULAResult[0] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.334      ; 11.059     ;
; -6.180 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:comb_105|ULAResult[0] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.334      ; 11.059     ;
; -6.180 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:comb_105|ULAResult[0] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.334      ; 11.059     ;
; -6.180 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:comb_105|ULAResult[0] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.334      ; 11.059     ;
; -6.180 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:comb_105|ULAResult[0] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.334      ; 11.059     ;
; -6.180 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:comb_105|ULAResult[0] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.334      ; 11.059     ;
; -6.180 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:comb_105|ULAResult[0] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.334      ; 11.059     ;
; -6.062 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:comb_105|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.202      ; 10.897     ;
; -6.062 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:comb_105|ULAResult[0] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.021      ; 10.628     ;
; -6.062 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:comb_105|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.202      ; 10.897     ;
; -6.062 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:comb_105|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.202      ; 10.897     ;
; -6.062 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:comb_105|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.202      ; 10.897     ;
; -6.062 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:comb_105|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.202      ; 10.897     ;
; -6.062 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:comb_105|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.202      ; 10.897     ;
; -6.062 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:comb_105|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.202      ; 10.897     ;
; -6.062 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:comb_105|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.202      ; 10.897     ;
; -6.062 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:comb_105|ULAResult[0] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.021      ; 10.628     ;
; -6.062 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:comb_105|ULAResult[0] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.021      ; 10.628     ;
; -6.062 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:comb_105|ULAResult[0] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.021      ; 10.628     ;
; -6.062 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:comb_105|ULAResult[0] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.021      ; 10.628     ;
; -6.062 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:comb_105|ULAResult[0] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.021      ; 10.628     ;
; -6.062 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:comb_105|ULAResult[0] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.021      ; 10.628     ;
; -5.944 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:comb_105|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.889      ; 10.466     ;
; -5.944 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:comb_105|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.889      ; 10.466     ;
; -5.944 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:comb_105|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.889      ; 10.466     ;
; -5.944 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:comb_105|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.889      ; 10.466     ;
; -5.944 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:comb_105|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.889      ; 10.466     ;
; -5.944 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:comb_105|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.889      ; 10.466     ;
; -5.944 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:comb_105|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.889      ; 10.466     ;
; -5.918 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:comb_105|ULAResult[3] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.202      ; 10.782     ;
; -5.918 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:comb_105|ULAResult[3] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.202      ; 10.782     ;
; -5.918 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:comb_105|ULAResult[3] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.202      ; 10.782     ;
; -5.918 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:comb_105|ULAResult[3] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.202      ; 10.782     ;
; -5.918 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:comb_105|ULAResult[3] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.202      ; 10.782     ;
; -5.918 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:comb_105|ULAResult[3] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.202      ; 10.782     ;
; -5.918 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:comb_105|ULAResult[3] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.202      ; 10.782     ;
; -5.918 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:comb_105|ULAResult[3] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.202      ; 10.782     ;
; -5.836 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:comb_105|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.023      ; 10.404     ;
; -5.836 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:comb_105|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.023      ; 10.404     ;
; -5.836 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:comb_105|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.023      ; 10.404     ;
; -5.836 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:comb_105|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.023      ; 10.404     ;
; -5.836 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:comb_105|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.023      ; 10.404     ;
; -5.836 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:comb_105|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.023      ; 10.404     ;
; -5.836 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:comb_105|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.023      ; 10.404     ;
; -5.807 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:comb_105|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.335      ; 10.649     ;
; -5.807 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:comb_105|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.335      ; 10.649     ;
; -5.807 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:comb_105|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.335      ; 10.649     ;
; -5.807 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:comb_105|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.335      ; 10.649     ;
; -5.807 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:comb_105|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.335      ; 10.649     ;
; -5.807 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:comb_105|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.335      ; 10.649     ;
; -5.807 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:comb_105|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.335      ; 10.649     ;
; -5.807 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:comb_105|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.335      ; 10.649     ;
; -5.805 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:comb_105|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.336      ; 10.686     ;
; -5.805 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:comb_105|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.336      ; 10.686     ;
; -5.805 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:comb_105|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.336      ; 10.686     ;
; -5.805 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:comb_105|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.336      ; 10.686     ;
; -5.805 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:comb_105|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.336      ; 10.686     ;
; -5.805 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:comb_105|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.336      ; 10.686     ;
; -5.805 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:comb_105|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.336      ; 10.686     ;
; -5.805 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:comb_105|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.336      ; 10.686     ;
; -5.800 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:comb_105|ULAResult[3] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.889      ; 10.351     ;
; -5.800 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:comb_105|ULAResult[3] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.889      ; 10.351     ;
; -5.800 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:comb_105|ULAResult[3] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.889      ; 10.351     ;
; -5.800 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:comb_105|ULAResult[3] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.889      ; 10.351     ;
; -5.800 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:comb_105|ULAResult[3] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.889      ; 10.351     ;
; -5.800 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:comb_105|ULAResult[3] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.889      ; 10.351     ;
; -5.800 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:comb_105|ULAResult[3] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 4.889      ; 10.351     ;
; -5.731 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:comb_105|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.332      ; 10.603     ;
; -5.731 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:comb_105|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.332      ; 10.603     ;
; -5.731 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:comb_105|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.332      ; 10.603     ;
; -5.731 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:comb_105|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.332      ; 10.603     ;
; -5.731 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:comb_105|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.332      ; 10.603     ;
; -5.731 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:comb_105|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.332      ; 10.603     ;
; -5.731 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:comb_105|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.332      ; 10.603     ;
; -5.731 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:comb_105|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.332      ; 10.603     ;
; -5.694 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:comb_105|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.201      ; 10.523     ;
; -5.694 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:comb_105|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.201      ; 10.523     ;
; -5.694 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:comb_105|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.201      ; 10.523     ;
; -5.694 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:comb_105|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.201      ; 10.523     ;
; -5.694 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:comb_105|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.201      ; 10.523     ;
; -5.694 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:comb_105|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.201      ; 10.523     ;
; -5.694 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:comb_105|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.201      ; 10.523     ;
; -5.694 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:comb_105|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.201      ; 10.523     ;
; -5.689 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:comb_105|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 5.022      ; 10.218     ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                   ; Launch Clock                                                                                                       ; Latch Clock                                                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -5.670 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[0] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.507     ; 6.046      ;
; -5.586 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|FlagZ        ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.109     ; 5.732      ;
; -5.565 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[0] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.402     ; 6.046      ;
; -5.518 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[7] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.508     ; 6.199      ;
; -5.496 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|FlagZ        ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.019     ; 5.732      ;
; -5.413 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[7] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.403     ; 6.199      ;
; -5.371 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[5] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.508     ; 6.346      ;
; -5.362 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[6] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.509     ; 6.356      ;
; -5.358 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[4] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.505     ; 6.356      ;
; -5.321 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[1] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.374     ; 6.262      ;
; -5.266 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[5] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.403     ; 6.346      ;
; -5.257 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[6] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.404     ; 6.356      ;
; -5.253 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[4] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.400     ; 6.356      ;
; -5.216 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[1] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.269     ; 6.262      ;
; -5.170 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[0] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.507     ; 6.046      ;
; -5.117 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[3] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.375     ; 6.467      ;
; -5.086 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|FlagZ        ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.109     ; 5.732      ;
; -5.065 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[0] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.402     ; 6.046      ;
; -5.051 ; Registerfile:comb_103|registrador[2][7]                                                                            ; ULA:comb_105|ULAResult[7] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.346      ; 3.295      ;
; -5.018 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[7] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.508     ; 6.199      ;
; -5.012 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[3] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.270     ; 6.467      ;
; -4.996 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|FlagZ        ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.019     ; 5.732      ;
; -4.950 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[2] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.375     ; 6.634      ;
; -4.913 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[7] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.403     ; 6.199      ;
; -4.871 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[5] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.508     ; 6.346      ;
; -4.869 ; Registerfile:comb_103|registrador[3][7]                                                                            ; ULA:comb_105|ULAResult[7] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.346      ; 3.477      ;
; -4.862 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[6] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.509     ; 6.356      ;
; -4.858 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[4] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.505     ; 6.356      ;
; -4.845 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[2] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 11.270     ; 6.634      ;
; -4.821 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[1] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.374     ; 6.262      ;
; -4.766 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[5] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.403     ; 6.346      ;
; -4.757 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[6] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.404     ; 6.356      ;
; -4.753 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[4] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.400     ; 6.356      ;
; -4.716 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[1] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.269     ; 6.262      ;
; -4.696 ; Registerfile:comb_103|registrador[2][6]                                                                            ; ULA:comb_105|ULAResult[6] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.344      ; 3.648      ;
; -4.684 ; Registerfile:comb_103|registrador[3][1]                                                                            ; ULA:comb_105|ULAResult[1] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.214      ; 3.530      ;
; -4.659 ; Registerfile:comb_103|registrador[2][4]                                                                            ; ULA:comb_105|ULAResult[4] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.341      ; 3.682      ;
; -4.640 ; Registerfile:comb_103|registrador[2][1]                                                                            ; ULA:comb_105|FlagZ        ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.855      ; 3.215      ;
; -4.617 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[3] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.375     ; 6.467      ;
; -4.564 ; Registerfile:comb_103|registrador[1][6]                                                                            ; ULA:comb_105|ULAResult[6] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.345      ; 3.781      ;
; -4.526 ; Registerfile:comb_103|registrador[2][6]                                                                            ; ULA:comb_105|ULAResult[0] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.342      ; 3.816      ;
; -4.516 ; Registerfile:comb_103|registrador[2][2]                                                                            ; ULA:comb_105|ULAResult[4] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.343      ; 3.827      ;
; -4.512 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[3] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.270     ; 6.467      ;
; -4.503 ; Registerfile:comb_103|registrador[2][7]                                                                            ; ULA:comb_105|ULAResult[0] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.345      ; 3.842      ;
; -4.492 ; Registerfile:comb_103|registrador[2][1]                                                                            ; ULA:comb_105|ULAResult[1] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.210      ; 3.718      ;
; -4.488 ; Registerfile:comb_103|registrador[3][7]                                                                            ; ULA:comb_105|ULAResult[0] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.345      ; 3.857      ;
; -4.481 ; Registerfile:comb_103|registrador[2][0]                                                                            ; ULA:comb_105|FlagZ        ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.857      ; 3.376      ;
; -4.473 ; Registerfile:comb_103|registrador[2][2]                                                                            ; ULA:comb_105|ULAResult[5] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.346      ; 3.873      ;
; -4.454 ; Registerfile:comb_103|registrador[2][2]                                                                            ; ULA:comb_105|FlagZ        ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.857      ; 3.403      ;
; -4.450 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[2] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.375     ; 6.634      ;
; -4.449 ; Registerfile:comb_103|registrador[2][1]                                                                            ; ULA:comb_105|ULAResult[0] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.343      ; 3.894      ;
; -4.447 ; Registerfile:comb_103|registrador[2][0]                                                                            ; ULA:comb_105|ULAResult[0] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.345      ; 3.898      ;
; -4.446 ; Registerfile:comb_103|registrador[2][7]                                                                            ; ULA:comb_105|ULAResult[7] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.241      ; 3.295      ;
; -4.445 ; Registerfile:comb_103|registrador[11][5]                                                                           ; ULA:comb_105|ULAResult[5] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.348      ; 3.903      ;
; -4.437 ; Registerfile:comb_103|registrador[2][2]                                                                            ; ULA:comb_105|ULAResult[6] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.347      ; 3.910      ;
; -4.433 ; Registerfile:comb_103|registrador[3][0]                                                                            ; ULA:comb_105|ULAResult[0] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.345      ; 3.912      ;
; -4.404 ; Registerfile:comb_103|registrador[2][2]                                                                            ; ULA:comb_105|ULAResult[2] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.213      ; 3.809      ;
; -4.394 ; Registerfile:comb_103|registrador[1][6]                                                                            ; ULA:comb_105|ULAResult[0] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.343      ; 3.949      ;
; -4.375 ; Registerfile:comb_103|registrador[3][6]                                                                            ; ULA:comb_105|ULAResult[6] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.344      ; 3.969      ;
; -4.345 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[2] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 11.270     ; 6.634      ;
; -4.304 ; Registerfile:comb_103|registrador[2][4]                                                                            ; ULA:comb_105|ULAResult[5] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.344      ; 4.040      ;
; -4.285 ; Registerfile:comb_103|registrador[2][4]                                                                            ; ULA:comb_105|ULAResult[0] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.343      ; 4.058      ;
; -4.268 ; Registerfile:comb_103|registrador[2][4]                                                                            ; ULA:comb_105|ULAResult[6] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.345      ; 4.077      ;
; -4.265 ; Registerfile:comb_103|registrador[1][4]                                                                            ; ULA:comb_105|ULAResult[4] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.341      ; 4.076      ;
; -4.264 ; Registerfile:comb_103|registrador[3][7]                                                                            ; ULA:comb_105|ULAResult[7] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.241      ; 3.477      ;
; -4.263 ; Registerfile:comb_103|registrador[2][2]                                                                            ; ULA:comb_105|ULAResult[0] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.345      ; 4.082      ;
; -4.243 ; Registerfile:comb_103|registrador[1][1]                                                                            ; ULA:comb_105|FlagZ        ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.855      ; 3.612      ;
; -4.243 ; Registerfile:comb_103|registrador[2][5]                                                                            ; ULA:comb_105|ULAResult[5] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.344      ; 4.101      ;
; -4.242 ; Registerfile:comb_103|registrador[1][7]                                                                            ; ULA:comb_105|ULAResult[7] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.346      ; 4.104      ;
; -4.234 ; Registerfile:comb_103|registrador[2][3]                                                                            ; ULA:comb_105|ULAResult[3] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.211      ; 3.977      ;
; -4.230 ; Registerfile:comb_103|registrador[2][1]                                                                            ; ULA:comb_105|FlagZ        ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.945      ; 3.215      ;
; -4.216 ; Registerfile:comb_103|registrador[3][3]                                                                            ; ULA:comb_105|ULAResult[3] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.215      ; 3.999      ;
; -4.210 ; Registerfile:comb_103|registrador[2][7]                                                                            ; ULA:comb_105|FlagZ        ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.857      ; 3.647      ;
; -4.207 ; Registerfile:comb_103|registrador[2][2]                                                                            ; ULA:comb_105|ULAResult[3] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.213      ; 4.006      ;
; -4.173 ; Registerfile:comb_103|registrador[3][1]                                                                            ; ULA:comb_105|FlagZ        ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.859      ; 3.686      ;
; -4.171 ; Registerfile:comb_103|registrador[2][4]                                                                            ; ULA:comb_105|FlagZ        ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.855      ; 3.684      ;
; -4.157 ; Registerfile:comb_103|registrador[3][4]                                                                            ; ULA:comb_105|ULAResult[4] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.343      ; 4.186      ;
; -4.140 ; Registerfile:comb_103|registrador[2][6]                                                                            ; ULA:comb_105|FlagZ        ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.854      ; 3.714      ;
; -4.137 ; Registerfile:comb_103|registrador[3][7]                                                                            ; ULA:comb_105|FlagZ        ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.857      ; 3.720      ;
; -4.133 ; Registerfile:comb_103|registrador[3][1]                                                                            ; ULA:comb_105|ULAResult[4] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.345      ; 4.212      ;
; -4.119 ; Registerfile:comb_103|registrador[1][2]                                                                            ; ULA:comb_105|ULAResult[4] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.343      ; 4.224      ;
; -4.116 ; Registerfile:comb_103|registrador[2][0]                                                                            ; ULA:comb_105|ULAResult[4] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.343      ; 4.227      ;
; -4.103 ; Registerfile:comb_103|registrador[15][4]                                                                           ; ULA:comb_105|ULAResult[4] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.342      ; 4.239      ;
; -4.099 ; Registerfile:comb_103|registrador[2][1]                                                                            ; ULA:comb_105|ULAResult[4] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.341      ; 4.242      ;
; -4.095 ; Registerfile:comb_103|registrador[1][1]                                                                            ; ULA:comb_105|ULAResult[1] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.210      ; 4.115      ;
; -4.091 ; Registerfile:comb_103|registrador[2][6]                                                                            ; ULA:comb_105|ULAResult[6] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.239      ; 3.648      ;
; -4.090 ; Registerfile:comb_103|registrador[3][1]                                                                            ; ULA:comb_105|ULAResult[5] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.348      ; 4.258      ;
; -4.080 ; Registerfile:comb_103|registrador[1][0]                                                                            ; ULA:comb_105|FlagZ        ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.857      ; 3.777      ;
; -4.079 ; Registerfile:comb_103|registrador[3][1]                                                                            ; ULA:comb_105|ULAResult[1] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.109      ; 3.530      ;
; -4.076 ; Registerfile:comb_103|registrador[1][2]                                                                            ; ULA:comb_105|ULAResult[5] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.346      ; 4.270      ;
; -4.076 ; Registerfile:comb_103|registrador[1][5]                                                                            ; ULA:comb_105|ULAResult[5] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.344      ; 4.268      ;
; -4.073 ; Registerfile:comb_103|registrador[2][0]                                                                            ; ULA:comb_105|ULAResult[5] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.346      ; 4.273      ;
; -4.071 ; Registerfile:comb_103|registrador[2][0]                                                                            ; ULA:comb_105|FlagZ        ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.947      ; 3.376      ;
; -4.065 ; Registerfile:comb_103|registrador[2][0]                                                                            ; ULA:comb_105|ULAResult[1] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.212      ; 4.147      ;
; -4.061 ; Registerfile:comb_103|registrador[15][3]                                                                           ; ULA:comb_105|ULAResult[3] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.212      ; 4.151      ;
; -4.060 ; Registerfile:comb_103|registrador[3][2]                                                                            ; ULA:comb_105|ULAResult[2] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.215      ; 4.155      ;
; -4.057 ; Registerfile:comb_103|registrador[1][2]                                                                            ; ULA:comb_105|FlagZ        ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.857      ; 3.800      ;
; -4.056 ; Registerfile:comb_103|registrador[2][1]                                                                            ; ULA:comb_105|ULAResult[5] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.344      ; 4.288      ;
; -4.054 ; Registerfile:comb_103|registrador[10][5]                                                                           ; ULA:comb_105|ULAResult[5] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.348      ; 4.294      ;
; -4.054 ; Registerfile:comb_103|registrador[3][1]                                                                            ; ULA:comb_105|ULAResult[6] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.349      ; 4.295      ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                        ;
+--------+----------------------------------------+----------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -2.550 ; clock_divisor:comb_101|CLK_saida       ; clock_divisor:comb_101|CLK_saida       ; clock_divisor:comb_101|CLK_saida ; CLOCK_50    ; 0.000        ; 2.691      ; 0.657      ;
; -2.050 ; clock_divisor:comb_101|CLK_saida       ; clock_divisor:comb_101|CLK_saida       ; clock_divisor:comb_101|CLK_saida ; CLOCK_50    ; -0.500       ; 2.691      ; 0.657      ;
; 0.391  ; LCD_TEST:u5|LCD_Controller:u0|ST.10    ; LCD_TEST:u5|LCD_Controller:u0|ST.10    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:u5|LCD_Controller:u0|Cont[0]  ; LCD_TEST:u5|LCD_Controller:u0|Cont[0]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:u5|LCD_Controller:u0|Cont[1]  ; LCD_TEST:u5|LCD_Controller:u0|Cont[1]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:u5|LCD_Controller:u0|Cont[2]  ; LCD_TEST:u5|LCD_Controller:u0|Cont[2]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:u5|LCD_Controller:u0|Cont[3]  ; LCD_TEST:u5|LCD_Controller:u0|Cont[3]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:u5|LCD_Controller:u0|mStart   ; LCD_TEST:u5|LCD_Controller:u0|mStart   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:u5|mLCD_ST.000010             ; LCD_TEST:u5|mLCD_ST.000010             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:u5|LCD_Controller:u0|LCD_EN   ; LCD_TEST:u5|LCD_Controller:u0|LCD_EN   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.543  ; LCD_TEST:u5|LCD_Controller:u0|ST.11    ; LCD_TEST:u5|LCD_Controller:u0|ST.00    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.809      ;
; 0.543  ; LCD_TEST:u5|LCD_Controller:u0|mStart   ; LCD_TEST:u5|LCD_Controller:u0|oDone    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.809      ;
; 0.548  ; LCD_TEST:u5|LCD_Controller:u0|ST.11    ; LCD_TEST:u5|LCD_Controller:u0|mStart   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.814      ;
; 0.549  ; LCD_TEST:u5|mLCD_Start                 ; LCD_TEST:u5|LCD_Controller:u0|preStart ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.815      ;
; 0.555  ; LCD_TEST:u5|LCD_Controller:u0|Cont[4]  ; LCD_TEST:u5|LCD_Controller:u0|ST.10    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.821      ;
; 0.560  ; LCD_TEST:u5|LUT_INDEX[5]               ; LCD_TEST:u5|LUT_INDEX[5]               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.826      ;
; 0.680  ; LCD_TEST:u5|mLCD_ST.000010             ; LCD_TEST:u5|mLCD_ST.000001             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.946      ;
; 0.680  ; LCD_TEST:u5|mLCD_ST.000010             ; LCD_TEST:u5|mLCD_ST.000011             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.946      ;
; 0.688  ; LCD_TEST:u5|LCD_Controller:u0|ST.10    ; LCD_TEST:u5|LCD_Controller:u0|Cont[4]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.954      ;
; 0.726  ; LCD_TEST:u5|mLCD_ST.000001             ; LCD_TEST:u5|mLCD_Start                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 0.991      ;
; 0.729  ; LCD_TEST:u5|LCD_Controller:u0|ST.00    ; LCD_TEST:u5|LCD_Controller:u0|ST.01    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.995      ;
; 0.732  ; LCD_TEST:u5|LCD_Controller:u0|ST.00    ; LCD_TEST:u5|LCD_Controller:u0|LCD_EN   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.998      ;
; 0.740  ; LCD_TEST:u5|LCD_Controller:u0|Cont[4]  ; LCD_TEST:u5|LCD_Controller:u0|ST.11    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.006      ;
; 0.795  ; clock_divisor:comb_101|contador[19]    ; clock_divisor:comb_101|contador[19]    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.797  ; LCD_TEST:u5|mDLY[9]                    ; LCD_TEST:u5|mDLY[9]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.063      ;
; 0.800  ; LCD_TEST:u5|LCD_Controller:u0|preStart ; LCD_TEST:u5|LCD_Controller:u0|mStart   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.066      ;
; 0.801  ; clock_divisor:comb_101|contador[5]     ; clock_divisor:comb_101|contador[5]     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.801  ; clock_divisor:comb_101|contador[9]     ; clock_divisor:comb_101|contador[9]     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.805  ; LCD_TEST:u5|mDLY[2]                    ; LCD_TEST:u5|mDLY[2]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805  ; LCD_TEST:u5|mDLY[4]                    ; LCD_TEST:u5|mDLY[4]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805  ; clock_divisor:comb_101|contador[13]    ; clock_divisor:comb_101|contador[13]    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; clock_divisor:comb_101|contador[3]     ; clock_divisor:comb_101|contador[3]     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; clock_divisor:comb_101|contador[21]    ; clock_divisor:comb_101|contador[21]    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; clock_divisor:comb_101|contador[23]    ; clock_divisor:comb_101|contador[23]    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.807  ; LCD_TEST:u5|mDLY[0]                    ; LCD_TEST:u5|mDLY[0]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.073      ;
; 0.809  ; LCD_TEST:u5|mDLY[13]                   ; LCD_TEST:u5|mDLY[13]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.810  ; LCD_TEST:u5|mDLY[6]                    ; LCD_TEST:u5|mDLY[6]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; LCD_TEST:u5|mDLY[8]                    ; LCD_TEST:u5|mDLY[8]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; LCD_TEST:u5|mDLY[16]                   ; LCD_TEST:u5|mDLY[16]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.814  ; LCD_TEST:u5|mDLY[7]                    ; LCD_TEST:u5|mDLY[7]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.825  ; LCD_TEST:u5|LCD_Controller:u0|ST.01    ; LCD_TEST:u5|LCD_Controller:u0|ST.10    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.091      ;
; 0.825  ; LCD_TEST:u5|LCD_Controller:u0|ST.01    ; LCD_TEST:u5|LCD_Controller:u0|LCD_EN   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.091      ;
; 0.827  ; LCD_TEST:u5|mDLY[17]                   ; LCD_TEST:u5|mDLY[17]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.093      ;
; 0.833  ; LCD_TEST:u5|LUT_INDEX[3]               ; LCD_TEST:u5|LUT_INDEX[3]               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.099      ;
; 0.837  ; LCD_TEST:u5|mDLY[12]                   ; LCD_TEST:u5|mDLY[12]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.103      ;
; 0.838  ; clock_divisor:comb_101|contador[1]     ; clock_divisor:comb_101|contador[1]     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; clock_divisor:comb_101|contador[2]     ; clock_divisor:comb_101|contador[2]     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; clock_divisor:comb_101|contador[8]     ; clock_divisor:comb_101|contador[8]     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; clock_divisor:comb_101|contador[18]    ; clock_divisor:comb_101|contador[18]    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; clock_divisor:comb_101|contador[20]    ; clock_divisor:comb_101|contador[20]    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; clock_divisor:comb_101|contador[22]    ; clock_divisor:comb_101|contador[22]    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; clock_divisor:comb_101|contador[24]    ; clock_divisor:comb_101|contador[24]    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.840  ; LCD_TEST:u5|LUT_INDEX[1]               ; LCD_TEST:u5|LUT_INDEX[1]               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.106      ;
; 0.841  ; clock_divisor:comb_101|contador[6]     ; clock_divisor:comb_101|contador[6]     ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.107      ;
; 0.844  ; LCD_TEST:u5|mDLY[1]                    ; LCD_TEST:u5|mDLY[1]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.110      ;
; 0.845  ; LCD_TEST:u5|mDLY[3]                    ; LCD_TEST:u5|mDLY[3]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.846  ; LCD_TEST:u5|mDLY[5]                    ; LCD_TEST:u5|mDLY[5]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.857  ; LCD_TEST:u5|LCD_Controller:u0|ST.11    ; LCD_TEST:u5|LCD_Controller:u0|oDone    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.123      ;
; 0.858  ; LCD_TEST:u5|mLCD_Start                 ; LCD_TEST:u5|LCD_Controller:u0|mStart   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.124      ;
; 0.868  ; LCD_TEST:u5|LCD_Controller:u0|ST.10    ; LCD_TEST:u5|LCD_Controller:u0|LCD_EN   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.134      ;
; 0.870  ; LCD_TEST:u5|mLCD_ST.000011             ; LCD_TEST:u5|mLCD_Start                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.135      ;
; 0.873  ; LCD_TEST:u5|mLCD_ST.000011             ; LCD_TEST:u5|mLCD_ST.000000             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.138      ;
; 0.894  ; LCD_TEST:u5|LUT_INDEX[0]               ; LCD_TEST:u5|LUT_INDEX[0]               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.160      ;
; 0.896  ; LCD_TEST:u5|LUT_INDEX[4]               ; LCD_TEST:u5|LUT_INDEX[4]               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.162      ;
; 0.897  ; LCD_TEST:u5|LUT_INDEX[2]               ; LCD_TEST:u5|LUT_INDEX[2]               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.163      ;
; 0.951  ; LCD_TEST:u5|LCD_Controller:u0|mStart   ; LCD_TEST:u5|LCD_Controller:u0|ST.00    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.217      ;
; 0.951  ; LCD_TEST:u5|LCD_Controller:u0|mStart   ; LCD_TEST:u5|LCD_Controller:u0|ST.11    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.217      ;
; 0.956  ; LCD_TEST:u5|mLCD_ST.000010             ; LCD_TEST:u5|mDLY[0]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.222      ;
; 0.956  ; LCD_TEST:u5|mLCD_ST.000010             ; LCD_TEST:u5|mDLY[1]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.222      ;
; 0.956  ; LCD_TEST:u5|mLCD_ST.000010             ; LCD_TEST:u5|mDLY[2]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.222      ;
; 0.956  ; LCD_TEST:u5|mLCD_ST.000010             ; LCD_TEST:u5|mDLY[3]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.222      ;
; 0.956  ; LCD_TEST:u5|mLCD_ST.000010             ; LCD_TEST:u5|mDLY[4]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.222      ;
; 0.956  ; LCD_TEST:u5|mLCD_ST.000010             ; LCD_TEST:u5|mDLY[5]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.222      ;
; 0.956  ; LCD_TEST:u5|mLCD_ST.000010             ; LCD_TEST:u5|mDLY[6]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.222      ;
; 0.956  ; LCD_TEST:u5|mLCD_ST.000010             ; LCD_TEST:u5|mDLY[7]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.222      ;
; 0.956  ; LCD_TEST:u5|mLCD_ST.000010             ; LCD_TEST:u5|mDLY[8]                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.222      ;
; 0.957  ; LCD_TEST:u5|LCD_Controller:u0|ST.01    ; LCD_TEST:u5|LCD_Controller:u0|Cont[3]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.223      ;
; 0.965  ; LCD_TEST:u5|LCD_Controller:u0|ST.01    ; LCD_TEST:u5|LCD_Controller:u0|Cont[0]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.231      ;
; 0.965  ; LCD_TEST:u5|LCD_Controller:u0|Cont[4]  ; LCD_TEST:u5|LCD_Controller:u0|Cont[4]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.231      ;
; 0.978  ; LCD_TEST:u5|mDLY[11]                   ; LCD_TEST:u5|mDLY[11]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.244      ;
; 0.978  ; LCD_TEST:u5|LCD_Controller:u0|oDone    ; LCD_TEST:u5|mLCD_ST.000010             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.001      ; 1.245      ;
; 0.979  ; LCD_TEST:u5|mDLY[15]                   ; LCD_TEST:u5|mDLY[15]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.245      ;
; 0.981  ; clock_divisor:comb_101|contador[11]    ; clock_divisor:comb_101|contador[11]    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.247      ;
; 0.985  ; LCD_TEST:u5|mDLY[14]                   ; LCD_TEST:u5|mDLY[14]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.251      ;
; 0.988  ; LCD_TEST:u5|mDLY[10]                   ; LCD_TEST:u5|mDLY[10]                   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.254      ;
; 0.988  ; LCD_TEST:u5|LCD_Controller:u0|ST.10    ; LCD_TEST:u5|LCD_Controller:u0|ST.11    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.254      ;
; 1.005  ; LCD_TEST:u5|mLCD_ST.000010             ; LCD_TEST:u5|mLCD_Start                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.001     ; 1.270      ;
; 1.011  ; clock_divisor:comb_101|contador[10]    ; clock_divisor:comb_101|contador[10]    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.277      ;
; 1.018  ; LCD_TEST:u5|mLCD_ST.000001             ; LCD_TEST:u5|mLCD_ST.000010             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.284      ;
; 1.035  ; LCD_TEST:u5|LUT_INDEX[5]               ; LCD_TEST:u5|mLCD_RS                    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.004      ; 1.305      ;
; 1.044  ; LCD_TEST:u5|LCD_Controller:u0|oDone    ; LCD_TEST:u5|LCD_Controller:u0|oDone    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.310      ;
; 1.080  ; LCD_TEST:u5|LCD_Controller:u0|mStart   ; LCD_TEST:u5|LCD_Controller:u0|ST.01    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.346      ;
; 1.080  ; LCD_TEST:u5|LCD_Controller:u0|mStart   ; LCD_TEST:u5|LCD_Controller:u0|ST.10    ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.346      ;
; 1.080  ; LCD_TEST:u5|LCD_Controller:u0|mStart   ; LCD_TEST:u5|LCD_Controller:u0|Cont[0]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.346      ;
; 1.080  ; LCD_TEST:u5|LCD_Controller:u0|mStart   ; LCD_TEST:u5|LCD_Controller:u0|Cont[1]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.346      ;
; 1.080  ; LCD_TEST:u5|LCD_Controller:u0|mStart   ; LCD_TEST:u5|LCD_Controller:u0|Cont[2]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.346      ;
; 1.080  ; LCD_TEST:u5|LCD_Controller:u0|mStart   ; LCD_TEST:u5|LCD_Controller:u0|Cont[3]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.346      ;
; 1.080  ; LCD_TEST:u5|LCD_Controller:u0|mStart   ; LCD_TEST:u5|LCD_Controller:u0|Cont[4]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.346      ;
; 1.080  ; LCD_TEST:u5|LCD_Controller:u0|mStart   ; LCD_TEST:u5|LCD_Controller:u0|LCD_EN   ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.346      ;
; 1.107  ; LCD_TEST:u5|LCD_Controller:u0|ST.10    ; LCD_TEST:u5|LCD_Controller:u0|Cont[3]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 1.373      ;
+--------+----------------------------------------+----------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_divisor:comb_101|CLK_saida'                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                  ; Launch Clock                                                                                                       ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; 0.620 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_102|PCout[3]                     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 3.160      ; 4.255      ;
; 0.646 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_102|PCout[2]                     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 3.160      ; 4.281      ;
; 0.669 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_102|PCout[1]                     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 3.160      ; 4.304      ;
; 0.673 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_102|PCout[0]                     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 3.160      ; 4.308      ;
; 0.684 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_102|PCout[5]                     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 3.160      ; 4.319      ;
; 0.869 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_102|PCout[4]                     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 3.160      ; 4.504      ;
; 1.106 ; Registerfile:comb_103|registrador[2][4]                                                                            ; Parallel_OUT:comb_110|DataOut[4]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 1.372      ;
; 1.120 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_102|PCout[3]                     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; -0.500       ; 3.160      ; 4.255      ;
; 1.146 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_102|PCout[2]                     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; -0.500       ; 3.160      ; 4.281      ;
; 1.169 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_102|PCout[1]                     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; -0.500       ; 3.160      ; 4.304      ;
; 1.173 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_102|PCout[0]                     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; -0.500       ; 3.160      ; 4.308      ;
; 1.184 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_102|PCout[5]                     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; -0.500       ; 3.160      ; 4.319      ;
; 1.264 ; Registerfile:comb_103|registrador[2][1]                                                                            ; Parallel_OUT:comb_110|DataOut[1]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; -0.004     ; 1.526      ;
; 1.287 ; Registerfile:comb_103|registrador[2][2]                                                                            ; Parallel_OUT:comb_110|DataOut[2]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.001      ; 1.554      ;
; 1.328 ; Registerfile:comb_103|registrador[2][0]                                                                            ; Parallel_OUT:comb_110|DataOut[0]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; -0.002     ; 1.592      ;
; 1.350 ; Registerfile:comb_103|registrador[2][5]                                                                            ; Parallel_OUT:comb_110|DataOut[5]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 1.616      ;
; 1.355 ; Registerfile:comb_103|registrador[2][6]                                                                            ; Parallel_OUT:comb_110|DataOut[6]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 1.621      ;
; 1.369 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_102|PCout[4]                     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; -0.500       ; 3.160      ; 4.504      ;
; 1.421 ; Registerfile:comb_103|registrador[14][2]                                                                           ; Parallel_OUT:comb_110|DataOut[2]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 1.687      ;
; 1.487 ; Registerfile:comb_103|registrador[1][6]                                                                            ; Parallel_OUT:comb_110|DataOut[6]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.001      ; 1.754      ;
; 1.500 ; Registerfile:comb_103|registrador[1][4]                                                                            ; Parallel_OUT:comb_110|DataOut[4]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 1.766      ;
; 1.517 ; Registerfile:comb_103|registrador[1][5]                                                                            ; Parallel_OUT:comb_110|DataOut[5]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 1.783      ;
; 1.527 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[14][1] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 3.164      ; 5.166      ;
; 1.565 ; Registerfile:comb_103|registrador[2][3]                                                                            ; Parallel_OUT:comb_110|DataOut[3]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 1.831      ;
; 1.607 ; PC:comb_102|PCout[7]                                                                                               ; PC:comb_102|PCout[7]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 1.873      ;
; 1.633 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[14][0] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 3.163      ; 5.271      ;
; 1.656 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[5][2]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 3.165      ; 5.296      ;
; 1.661 ; Registerfile:comb_103|registrador[1][1]                                                                            ; Parallel_OUT:comb_110|DataOut[1]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; -0.004     ; 1.923      ;
; 1.683 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[7][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 3.164      ; 5.322      ;
; 1.684 ; Registerfile:comb_103|registrador[1][2]                                                                            ; Parallel_OUT:comb_110|DataOut[2]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.001      ; 1.951      ;
; 1.696 ; Registerfile:comb_103|registrador[11][0]                                                                           ; Parallel_OUT:comb_110|DataOut[0]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 1.962      ;
; 1.729 ; Registerfile:comb_103|registrador[1][0]                                                                            ; Parallel_OUT:comb_110|DataOut[0]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; -0.002     ; 1.993      ;
; 1.732 ; Registerfile:comb_103|registrador[9][1]                                                                            ; Parallel_OUT:comb_110|DataOut[1]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 1.998      ;
; 1.734 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_102|PCout[6]                     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 3.160      ; 5.369      ;
; 1.797 ; Registerfile:comb_103|registrador[9][5]                                                                            ; Parallel_OUT:comb_110|DataOut[5]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.004      ; 2.067      ;
; 1.822 ; PC:comb_102|PCout[1]                                                                                               ; PC:comb_102|PCout[1]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 2.088      ;
; 1.844 ; PC:comb_102|PCout[5]                                                                                               ; PC:comb_102|PCout[5]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 2.110      ;
; 1.853 ; PC:comb_102|PCout[2]                                                                                               ; PC:comb_102|PCout[2]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 2.119      ;
; 1.858 ; Registerfile:comb_103|registrador[15][1]                                                                           ; Parallel_OUT:comb_110|DataOut[1]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; -0.003     ; 2.121      ;
; 1.895 ; PC:comb_102|PCout[0]                                                                                               ; PC:comb_102|PCout[0]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 2.161      ;
; 1.899 ; PC:comb_102|PCout[3]                                                                                               ; PC:comb_102|PCout[3]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 2.165      ;
; 1.908 ; Registerfile:comb_103|registrador[11][1]                                                                           ; Parallel_OUT:comb_110|DataOut[1]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 2.174      ;
; 1.909 ; PC:comb_102|PCout[6]                                                                                               ; PC:comb_102|PCout[6]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 2.175      ;
; 1.914 ; Registerfile:comb_103|registrador[15][3]                                                                           ; Parallel_OUT:comb_110|DataOut[3]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.001      ; 2.181      ;
; 1.928 ; Registerfile:comb_103|registrador[1][3]                                                                            ; Parallel_OUT:comb_110|DataOut[3]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 2.194      ;
; 1.930 ; Registerfile:comb_103|registrador[15][5]                                                                           ; Parallel_OUT:comb_110|DataOut[5]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.004      ; 2.200      ;
; 1.939 ; Registerfile:comb_103|registrador[14][4]                                                                           ; Parallel_OUT:comb_110|DataOut[4]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 2.205      ;
; 1.942 ; Registerfile:comb_103|registrador[3][3]                                                                            ; Parallel_OUT:comb_110|DataOut[3]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.004      ; 2.212      ;
; 1.978 ; Registerfile:comb_103|registrador[9][3]                                                                            ; Parallel_OUT:comb_110|DataOut[3]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.004      ; 2.248      ;
; 1.988 ; Registerfile:comb_103|registrador[12][2]                                                                           ; Parallel_OUT:comb_110|DataOut[2]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; -0.001     ; 2.253      ;
; 2.006 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_102|PCout[7]                     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 3.160      ; 5.641      ;
; 2.027 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[14][1] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; -0.500       ; 3.164      ; 5.166      ;
; 2.081 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[7][3]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 3.164      ; 5.720      ;
; 2.081 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[12][4] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 3.164      ; 5.720      ;
; 2.115 ; PC:comb_102|PCout[4]                                                                                               ; PC:comb_102|PCout[4]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 2.381      ;
; 2.131 ; Registerfile:comb_103|registrador[9][6]                                                                            ; Parallel_OUT:comb_110|DataOut[6]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.005      ; 2.402      ;
; 2.133 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[14][0] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; -0.500       ; 3.163      ; 5.271      ;
; 2.134 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[5][0]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 3.161      ; 5.770      ;
; 2.156 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[5][2]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; -0.500       ; 3.165      ; 5.296      ;
; 2.164 ; Registerfile:comb_103|registrador[3][1]                                                                            ; Parallel_OUT:comb_110|DataOut[1]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 2.430      ;
; 2.183 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[11][0] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 3.160      ; 5.818      ;
; 2.183 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[7][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; -0.500       ; 3.164      ; 5.322      ;
; 2.193 ; Registerfile:comb_103|registrador[8][5]                                                                            ; Parallel_OUT:comb_110|DataOut[5]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.004      ; 2.463      ;
; 2.209 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[7][0]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 3.162      ; 5.846      ;
; 2.211 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[3][0]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 3.162      ; 5.848      ;
; 2.221 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[2][0]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 3.162      ; 5.858      ;
; 2.222 ; PC:comb_102|PCout[4]                                                                                               ; PC:comb_102|PCout[5]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 2.488      ;
; 2.222 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[1][0]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 3.162      ; 5.859      ;
; 2.223 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[12][7] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 3.164      ; 5.862      ;
; 2.234 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_102|PCout[6]                     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; -0.500       ; 3.160      ; 5.369      ;
; 2.236 ; PC:comb_102|PCout[0]                                                                                               ; PC:comb_102|PCout[1]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 2.502      ;
; 2.242 ; Registerfile:comb_103|registrador[11][2]                                                                           ; Parallel_OUT:comb_110|DataOut[2]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.003      ; 2.511      ;
; 2.251 ; PC:comb_102|PCout[5]                                                                                               ; PC:comb_102|PCout[6]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 2.517      ;
; 2.259 ; PC:comb_102|PCout[2]                                                                                               ; PC:comb_102|PCout[3]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 2.525      ;
; 2.278 ; Registerfile:comb_103|registrador[8][0]                                                                            ; Parallel_OUT:comb_110|DataOut[0]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 2.544      ;
; 2.287 ; PC:comb_102|PCout[1]                                                                                               ; PC:comb_102|PCout[2]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 2.553      ;
; 2.299 ; PC:comb_102|PCout[6]                                                                                               ; PC:comb_102|PCout[7]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 2.565      ;
; 2.299 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[4][0]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 3.159      ; 5.933      ;
; 2.303 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[6][0]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 3.159      ; 5.937      ;
; 2.317 ; PC:comb_102|PCout[4]                                                                                               ; PC:comb_102|PCout[6]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 2.583      ;
; 2.326 ; PC:comb_102|PCout[5]                                                                                               ; PC:comb_102|PCout[7]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 2.592      ;
; 2.335 ; PC:comb_102|PCout[3]                                                                                               ; PC:comb_102|PCout[5]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 2.601      ;
; 2.352 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[13][0] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 3.160      ; 5.987      ;
; 2.380 ; PC:comb_102|PCout[2]                                                                                               ; PC:comb_102|PCout[5]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 2.646      ;
; 2.381 ; PC:comb_102|PCout[1]                                                                                               ; PC:comb_102|PCout[3]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 2.647      ;
; 2.385 ; PC:comb_102|PCout[0]                                                                                               ; PC:comb_102|PCout[2]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 2.651      ;
; 2.392 ; PC:comb_102|PCout[4]                                                                                               ; PC:comb_102|PCout[7]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 2.658      ;
; 2.393 ; Registerfile:comb_103|registrador[9][0]                                                                            ; Parallel_OUT:comb_110|DataOut[0]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 2.659      ;
; 2.402 ; Registerfile:comb_103|registrador[14][6]                                                                           ; Parallel_OUT:comb_110|DataOut[6]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.002      ; 2.670      ;
; 2.402 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[15][0] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 3.163      ; 6.040      ;
; 2.421 ; Registerfile:comb_103|registrador[3][5]                                                                            ; Parallel_OUT:comb_110|DataOut[5]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.004      ; 2.691      ;
; 2.421 ; Registerfile:comb_103|registrador[15][0]                                                                           ; Parallel_OUT:comb_110|DataOut[0]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; -0.003     ; 2.684      ;
; 2.428 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[14][6] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 3.163      ; 6.066      ;
; 2.430 ; PC:comb_102|PCout[3]                                                                                               ; PC:comb_102|PCout[6]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 2.696      ;
; 2.443 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[13][3] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 3.163      ; 6.081      ;
; 2.444 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[14][3] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 3.163      ; 6.082      ;
; 2.475 ; PC:comb_102|PCout[2]                                                                                               ; PC:comb_102|PCout[6]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 2.741      ;
; 2.477 ; Registerfile:comb_103|registrador[8][2]                                                                            ; Parallel_OUT:comb_110|DataOut[2]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.003      ; 2.746      ;
; 2.479 ; PC:comb_102|PCout[0]                                                                                               ; PC:comb_102|PCout[3]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 2.745      ;
; 2.484 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[8][3]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 3.160      ; 6.119      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                              ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+
; -2.814 ; -2.814       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_105|ULAResult[0]        ;
; -2.814 ; -2.814       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_105|ULAResult[0]        ;
; -2.814 ; -2.814       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_105|ULAResult[1]        ;
; -2.814 ; -2.814       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_105|ULAResult[1]        ;
; -2.814 ; -2.814       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_105|ULAResult[2]        ;
; -2.814 ; -2.814       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_105|ULAResult[2]        ;
; -2.814 ; -2.814       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_105|ULAResult[3]        ;
; -2.814 ; -2.814       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_105|ULAResult[3]        ;
; -2.814 ; -2.814       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_105|ULAResult[4]        ;
; -2.814 ; -2.814       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_105|ULAResult[4]        ;
; -2.814 ; -2.814       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_105|ULAResult[5]        ;
; -2.814 ; -2.814       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_105|ULAResult[5]        ;
; -2.814 ; -2.814       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_105|ULAResult[6]        ;
; -2.814 ; -2.814       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_105|ULAResult[6]        ;
; -2.814 ; -2.814       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_105|ULAResult[7]        ;
; -2.814 ; -2.814       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_105|ULAResult[7]        ;
; -2.814 ; -2.814       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|Mux10~0clkctrl|inclk[0] ;
; -2.814 ; -2.814       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|Mux10~0clkctrl|inclk[0] ;
; -2.814 ; -2.814       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|Mux10~0clkctrl|outclk   ;
; -2.814 ; -2.814       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|Mux10~0clkctrl|outclk   ;
; -2.814 ; -2.814       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|Mux10~0|combout         ;
; -2.814 ; -2.814       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|Mux10~0|combout         ;
; -2.814 ; -2.814       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|ULAResult[0]|datac      ;
; -2.814 ; -2.814       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|ULAResult[0]|datac      ;
; -2.814 ; -2.814       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|ULAResult[1]|datad      ;
; -2.814 ; -2.814       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|ULAResult[1]|datad      ;
; -2.814 ; -2.814       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|ULAResult[2]|datad      ;
; -2.814 ; -2.814       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|ULAResult[2]|datad      ;
; -2.814 ; -2.814       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|ULAResult[3]|datad      ;
; -2.814 ; -2.814       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|ULAResult[3]|datad      ;
; -2.814 ; -2.814       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|ULAResult[4]|datac      ;
; -2.814 ; -2.814       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|ULAResult[4]|datac      ;
; -2.814 ; -2.814       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|ULAResult[5]|datac      ;
; -2.814 ; -2.814       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|ULAResult[5]|datac      ;
; -2.814 ; -2.814       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|ULAResult[6]|datac      ;
; -2.814 ; -2.814       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|ULAResult[6]|datac      ;
; -2.814 ; -2.814       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|ULAResult[7]|datac      ;
; -2.814 ; -2.814       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|ULAResult[7]|datac      ;
; -2.668 ; -2.668       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_105|FlagZ               ;
; -2.668 ; -2.668       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_105|FlagZ               ;
; -2.668 ; -2.668       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|FlagZ|dataa             ;
; -2.668 ; -2.668       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|FlagZ|dataa             ;
; -2.668 ; -2.668       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|Mux2~0|combout          ;
; -2.668 ; -2.668       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|Mux2~0|combout          ;
; -2.483 ; -2.483       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_104|WideOr5|combout         ;
; -2.483 ; -2.483       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_104|WideOr5|combout         ;
; -2.483 ; -2.483       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|Mux10~0|datab           ;
; -2.483 ; -2.483       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|Mux10~0|datab           ;
; -2.483 ; -2.483       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|Mux2~0|datac            ;
; -2.483 ; -2.483       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|Mux2~0|datac            ;
; -2.361 ; -2.361       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_105|FlagZ               ;
; -2.361 ; -2.361       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_105|FlagZ               ;
; -2.361 ; -2.361       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|FlagZ|dataa             ;
; -2.361 ; -2.361       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|FlagZ|dataa             ;
; -2.361 ; -2.361       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|Mux2~0|combout          ;
; -2.361 ; -2.361       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|Mux2~0|combout          ;
; -2.274 ; -2.274       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_105|ULAResult[0]        ;
; -2.274 ; -2.274       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_105|ULAResult[0]        ;
; -2.274 ; -2.274       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_105|ULAResult[1]        ;
; -2.274 ; -2.274       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_105|ULAResult[1]        ;
; -2.274 ; -2.274       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_105|ULAResult[2]        ;
; -2.274 ; -2.274       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_105|ULAResult[2]        ;
; -2.274 ; -2.274       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_105|ULAResult[3]        ;
; -2.274 ; -2.274       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_105|ULAResult[3]        ;
; -2.274 ; -2.274       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_105|ULAResult[4]        ;
; -2.274 ; -2.274       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_105|ULAResult[4]        ;
; -2.274 ; -2.274       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_105|ULAResult[5]        ;
; -2.274 ; -2.274       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_105|ULAResult[5]        ;
; -2.274 ; -2.274       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_105|ULAResult[6]        ;
; -2.274 ; -2.274       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_105|ULAResult[6]        ;
; -2.274 ; -2.274       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_105|ULAResult[7]        ;
; -2.274 ; -2.274       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_105|ULAResult[7]        ;
; -2.274 ; -2.274       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|Mux10~0clkctrl|inclk[0] ;
; -2.274 ; -2.274       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|Mux10~0clkctrl|inclk[0] ;
; -2.274 ; -2.274       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|Mux10~0clkctrl|outclk   ;
; -2.274 ; -2.274       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|Mux10~0clkctrl|outclk   ;
; -2.274 ; -2.274       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|Mux10~0|combout         ;
; -2.274 ; -2.274       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|Mux10~0|combout         ;
; -2.274 ; -2.274       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|ULAResult[0]|datac      ;
; -2.274 ; -2.274       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|ULAResult[0]|datac      ;
; -2.274 ; -2.274       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|ULAResult[1]|datad      ;
; -2.274 ; -2.274       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|ULAResult[1]|datad      ;
; -2.274 ; -2.274       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|ULAResult[2]|datad      ;
; -2.274 ; -2.274       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|ULAResult[2]|datad      ;
; -2.274 ; -2.274       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|ULAResult[3]|datad      ;
; -2.274 ; -2.274       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|ULAResult[3]|datad      ;
; -2.274 ; -2.274       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|ULAResult[4]|datac      ;
; -2.274 ; -2.274       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|ULAResult[4]|datac      ;
; -2.274 ; -2.274       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|ULAResult[5]|datac      ;
; -2.274 ; -2.274       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|ULAResult[5]|datac      ;
; -2.274 ; -2.274       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|ULAResult[6]|datac      ;
; -2.274 ; -2.274       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|ULAResult[6]|datac      ;
; -2.274 ; -2.274       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|ULAResult[7]|datac      ;
; -2.274 ; -2.274       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|ULAResult[7]|datac      ;
; -1.933 ; -1.933       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_104|WideOr5|combout         ;
; -1.933 ; -1.933       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_104|WideOr5|combout         ;
; -1.933 ; -1.933       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|Mux10~0|datab           ;
; -1.933 ; -1.933       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|Mux10~0|datab           ;
; -1.933 ; -1.933       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|Mux2~0|datac            ;
; -1.933 ; -1.933       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|Mux2~0|datac            ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:u5|LCD_Controller:u0|Cont[0]                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:u5|LCD_Controller:u0|Cont[0]                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:u5|LCD_Controller:u0|Cont[1]                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:u5|LCD_Controller:u0|Cont[1]                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:u5|LCD_Controller:u0|Cont[2]                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:u5|LCD_Controller:u0|Cont[2]                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:u5|LCD_Controller:u0|Cont[3]                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:u5|LCD_Controller:u0|Cont[3]                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:u5|LCD_Controller:u0|Cont[4]                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:u5|LCD_Controller:u0|Cont[4]                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:u5|LCD_Controller:u0|LCD_EN                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:u5|LCD_Controller:u0|LCD_EN                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:u5|LCD_Controller:u0|ST.00                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:u5|LCD_Controller:u0|ST.00                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:u5|LCD_Controller:u0|ST.01                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:u5|LCD_Controller:u0|ST.01                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:u5|LCD_Controller:u0|ST.10                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_divisor:comb_101|CLK_saida'                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; PC:comb_102|PCout[0]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; PC:comb_102|PCout[0]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; PC:comb_102|PCout[1]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; PC:comb_102|PCout[1]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; PC:comb_102|PCout[2]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; PC:comb_102|PCout[2]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; PC:comb_102|PCout[3]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; PC:comb_102|PCout[3]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; PC:comb_102|PCout[4]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; PC:comb_102|PCout[4]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; PC:comb_102|PCout[5]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; PC:comb_102|PCout[5]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; PC:comb_102|PCout[6]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; PC:comb_102|PCout[6]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; PC:comb_102|PCout[7]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; PC:comb_102|PCout[7]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Parallel_OUT:comb_110|DataOut[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Parallel_OUT:comb_110|DataOut[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Parallel_OUT:comb_110|DataOut[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Parallel_OUT:comb_110|DataOut[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Parallel_OUT:comb_110|DataOut[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Parallel_OUT:comb_110|DataOut[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Parallel_OUT:comb_110|DataOut[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Parallel_OUT:comb_110|DataOut[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Parallel_OUT:comb_110|DataOut[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Parallel_OUT:comb_110|DataOut[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Parallel_OUT:comb_110|DataOut[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Parallel_OUT:comb_110|DataOut[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Parallel_OUT:comb_110|DataOut[6]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Parallel_OUT:comb_110|DataOut[6]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[10][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[10][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[10][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[10][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[10][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[10][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[10][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[10][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[10][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[10][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[10][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[10][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[10][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[10][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[10][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[10][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[11][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[11][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[11][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[11][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[11][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[11][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[11][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[11][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[11][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[11][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[11][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[11][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[11][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[11][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[11][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[11][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[12][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[12][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[12][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[12][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[12][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[12][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[12][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[12][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[12][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[12][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[12][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[12][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[12][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[12][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[12][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[12][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[13][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[13][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[13][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[13][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[13][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[13][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[13][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[13][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[13][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[13][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[13][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[13][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[13][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[13][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[13][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[13][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[14][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[14][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[14][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[14][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[14][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[14][2] ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+
; SW[*]     ; clock_divisor:comb_101|CLK_saida ; 2.495 ; 2.495 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[0]    ; clock_divisor:comb_101|CLK_saida ; 1.670 ; 1.670 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[1]    ; clock_divisor:comb_101|CLK_saida ; 1.712 ; 1.712 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[2]    ; clock_divisor:comb_101|CLK_saida ; 1.468 ; 1.468 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[3]    ; clock_divisor:comb_101|CLK_saida ; 1.857 ; 1.857 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[4]    ; clock_divisor:comb_101|CLK_saida ; 2.495 ; 2.495 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[5]    ; clock_divisor:comb_101|CLK_saida ; 1.574 ; 1.574 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[6]    ; clock_divisor:comb_101|CLK_saida ; 1.816 ; 1.816 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[7]    ; clock_divisor:comb_101|CLK_saida ; 2.039 ; 2.039 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+
; SW[*]     ; clock_divisor:comb_101|CLK_saida ; 0.131  ; 0.131  ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[0]    ; clock_divisor:comb_101|CLK_saida ; -0.408 ; -0.408 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[1]    ; clock_divisor:comb_101|CLK_saida ; -0.151 ; -0.151 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[2]    ; clock_divisor:comb_101|CLK_saida ; 0.131  ; 0.131  ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[3]    ; clock_divisor:comb_101|CLK_saida ; -0.817 ; -0.817 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[4]    ; clock_divisor:comb_101|CLK_saida ; -1.070 ; -1.070 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[5]    ; clock_divisor:comb_101|CLK_saida ; -0.405 ; -0.405 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[6]    ; clock_divisor:comb_101|CLK_saida ; -1.016 ; -1.016 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[7]    ; clock_divisor:comb_101|CLK_saida ; -0.258 ; -0.258 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+
; LCD_DATA[*]  ; CLOCK_50                         ; 8.886 ; 8.886 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[0] ; CLOCK_50                         ; 8.329 ; 8.329 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[1] ; CLOCK_50                         ; 7.973 ; 7.973 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[2] ; CLOCK_50                         ; 8.886 ; 8.886 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[3] ; CLOCK_50                         ; 8.054 ; 8.054 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[4] ; CLOCK_50                         ; 7.919 ; 7.919 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[5] ; CLOCK_50                         ; 7.828 ; 7.828 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[6] ; CLOCK_50                         ; 8.052 ; 8.052 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[7] ; CLOCK_50                         ; 7.668 ; 7.668 ; Rise       ; CLOCK_50                         ;
; LCD_EN       ; CLOCK_50                         ; 7.426 ; 7.426 ; Rise       ; CLOCK_50                         ;
; LCD_RS       ; CLOCK_50                         ; 7.749 ; 7.749 ; Rise       ; CLOCK_50                         ;
; HEX0[*]      ; clock_divisor:comb_101|CLK_saida ; 8.758 ; 8.758 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[0]     ; clock_divisor:comb_101|CLK_saida ; 8.105 ; 8.105 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[1]     ; clock_divisor:comb_101|CLK_saida ; 8.071 ; 8.071 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[2]     ; clock_divisor:comb_101|CLK_saida ; 8.021 ; 8.021 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[3]     ; clock_divisor:comb_101|CLK_saida ; 8.758 ; 8.758 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[4]     ; clock_divisor:comb_101|CLK_saida ; 7.938 ; 7.938 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[5]     ; clock_divisor:comb_101|CLK_saida ; 8.095 ; 8.095 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[6]     ; clock_divisor:comb_101|CLK_saida ; 8.546 ; 8.546 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+
; LCD_DATA[*]  ; CLOCK_50                         ; 7.668 ; 7.668 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[0] ; CLOCK_50                         ; 8.329 ; 8.329 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[1] ; CLOCK_50                         ; 7.973 ; 7.973 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[2] ; CLOCK_50                         ; 8.886 ; 8.886 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[3] ; CLOCK_50                         ; 8.054 ; 8.054 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[4] ; CLOCK_50                         ; 7.919 ; 7.919 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[5] ; CLOCK_50                         ; 7.828 ; 7.828 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[6] ; CLOCK_50                         ; 8.052 ; 8.052 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[7] ; CLOCK_50                         ; 7.668 ; 7.668 ; Rise       ; CLOCK_50                         ;
; LCD_EN       ; CLOCK_50                         ; 7.426 ; 7.426 ; Rise       ; CLOCK_50                         ;
; LCD_RS       ; CLOCK_50                         ; 7.749 ; 7.749 ; Rise       ; CLOCK_50                         ;
; HEX0[*]      ; clock_divisor:comb_101|CLK_saida ; 7.938 ; 7.938 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[0]     ; clock_divisor:comb_101|CLK_saida ; 8.105 ; 8.105 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[1]     ; clock_divisor:comb_101|CLK_saida ; 8.071 ; 8.071 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[2]     ; clock_divisor:comb_101|CLK_saida ; 8.021 ; 8.021 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[3]     ; clock_divisor:comb_101|CLK_saida ; 8.758 ; 8.758 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[4]     ; clock_divisor:comb_101|CLK_saida ; 7.938 ; 7.938 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[5]     ; clock_divisor:comb_101|CLK_saida ; 8.095 ; 8.095 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[6]     ; clock_divisor:comb_101|CLK_saida ; 8.546 ; 8.546 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 5.611 ;    ;    ; 5.611 ;
; SW[1]      ; LEDR[1]     ; 5.398 ;    ;    ; 5.398 ;
; SW[2]      ; LEDR[2]     ; 5.905 ;    ;    ; 5.905 ;
; SW[3]      ; LEDR[3]     ; 5.425 ;    ;    ; 5.425 ;
; SW[4]      ; LEDR[4]     ; 5.280 ;    ;    ; 5.280 ;
; SW[5]      ; LEDR[5]     ; 5.702 ;    ;    ; 5.702 ;
; SW[6]      ; LEDR[6]     ; 5.338 ;    ;    ; 5.338 ;
; SW[7]      ; LEDR[7]     ; 6.319 ;    ;    ; 6.319 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 5.611 ;    ;    ; 5.611 ;
; SW[1]      ; LEDR[1]     ; 5.398 ;    ;    ; 5.398 ;
; SW[2]      ; LEDR[2]     ; 5.905 ;    ;    ; 5.905 ;
; SW[3]      ; LEDR[3]     ; 5.425 ;    ;    ; 5.425 ;
; SW[4]      ; LEDR[4]     ; 5.280 ;    ;    ; 5.280 ;
; SW[5]      ; LEDR[5]     ; 5.702 ;    ;    ; 5.702 ;
; SW[6]      ; LEDR[6]     ; 5.338 ;    ;    ; 5.338 ;
; SW[7]      ; LEDR[7]     ; 6.319 ;    ;    ; 6.319 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock_divisor:comb_101|CLK_saida                                                                                   ; -5.418 ; -685.367      ;
; CLOCK_50                                                                                                           ; -5.081 ; -105.698      ;
; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -2.645 ; -22.179       ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -2.901 ; -24.367       ;
; CLOCK_50                                                                                                           ; -1.590 ; -1.590        ;
; clock_divisor:comb_101|CLK_saida                                                                                   ; 0.406  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                           ; -2.000 ; -223.916      ;
; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.979 ; -112.504      ;
; clock_divisor:comb_101|CLK_saida                                                                                   ; -0.500 ; -135.000      ;
+--------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_divisor:comb_101|CLK_saida'                                                                                                                                                                                                                           ;
+--------+---------------------------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                  ; Launch Clock                                                                                                       ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; -5.418 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[10][4] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.159     ; 1.791      ;
; -5.406 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[10][4] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.160     ; 1.778      ;
; -5.383 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[5][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.159     ; 1.756      ;
; -5.371 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[5][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.160     ; 1.743      ;
; -5.354 ; ULA:comb_105|ULAResult[4] ; Registerfile:comb_103|registrador[10][4] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.156     ; 1.730      ;
; -5.323 ; ULA:comb_105|ULAResult[0] ; Parallel_OUT:comb_110|DataOut[0]         ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.163     ; 1.692      ;
; -5.323 ; ULA:comb_105|ULAResult[0] ; Parallel_OUT:comb_110|DataOut[1]         ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.163     ; 1.692      ;
; -5.322 ; ULA:comb_105|ULAResult[0] ; Parallel_OUT:comb_110|DataOut[2]         ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.160     ; 1.694      ;
; -5.319 ; ULA:comb_105|ULAResult[4] ; Registerfile:comb_103|registrador[5][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.156     ; 1.695      ;
; -5.305 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[12][0] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.157     ; 1.680      ;
; -5.293 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[9][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.159     ; 1.666      ;
; -5.293 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[12][0] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.158     ; 1.667      ;
; -5.291 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[4][4]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.160     ; 1.663      ;
; -5.290 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[8][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.159     ; 1.663      ;
; -5.287 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[10][0] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.159     ; 1.660      ;
; -5.287 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[9][0]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.159     ; 1.660      ;
; -5.286 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[8][0]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.159     ; 1.659      ;
; -5.281 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[14][7] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.157     ; 1.656      ;
; -5.281 ; ULA:comb_105|ULAResult[7] ; Registerfile:comb_103|registrador[10][4] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.158     ; 1.655      ;
; -5.281 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[9][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.160     ; 1.653      ;
; -5.280 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[4][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.160     ; 1.652      ;
; -5.280 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[6][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.160     ; 1.652      ;
; -5.279 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[4][4]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.161     ; 1.650      ;
; -5.278 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[8][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.160     ; 1.650      ;
; -5.275 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[10][7] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.159     ; 1.648      ;
; -5.275 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[10][0] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.160     ; 1.647      ;
; -5.275 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[9][0]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.160     ; 1.647      ;
; -5.274 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[8][0]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.160     ; 1.646      ;
; -5.270 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[11][7] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.159     ; 1.643      ;
; -5.269 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[14][7] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.158     ; 1.643      ;
; -5.268 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[13][7] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.160     ; 1.640      ;
; -5.268 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[4][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.161     ; 1.639      ;
; -5.268 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[6][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.161     ; 1.639      ;
; -5.267 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[15][7] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.160     ; 1.639      ;
; -5.265 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[2][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.158     ; 1.639      ;
; -5.263 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[1][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.158     ; 1.637      ;
; -5.263 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[10][7] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.160     ; 1.635      ;
; -5.258 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[11][7] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.160     ; 1.630      ;
; -5.257 ; ULA:comb_105|ULAResult[5] ; Parallel_OUT:comb_110|DataOut[0]         ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.160     ; 1.629      ;
; -5.257 ; ULA:comb_105|ULAResult[5] ; Parallel_OUT:comb_110|DataOut[1]         ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.160     ; 1.629      ;
; -5.256 ; ULA:comb_105|ULAResult[5] ; Parallel_OUT:comb_110|DataOut[2]         ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.157     ; 1.631      ;
; -5.256 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[13][7] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.161     ; 1.627      ;
; -5.255 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[15][7] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.161     ; 1.626      ;
; -5.253 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[2][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.159     ; 1.626      ;
; -5.251 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[1][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.159     ; 1.624      ;
; -5.249 ; ULA:comb_105|ULAResult[0] ; Registerfile:comb_103|registrador[10][4] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.162     ; 1.619      ;
; -5.248 ; ULA:comb_105|ULAResult[0] ; Registerfile:comb_103|registrador[12][0] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.160     ; 1.620      ;
; -5.246 ; ULA:comb_105|ULAResult[7] ; Registerfile:comb_103|registrador[5][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.158     ; 1.620      ;
; -5.245 ; ULA:comb_105|ULAResult[6] ; Parallel_OUT:comb_110|DataOut[0]         ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.161     ; 1.616      ;
; -5.245 ; ULA:comb_105|ULAResult[6] ; Parallel_OUT:comb_110|DataOut[1]         ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.161     ; 1.616      ;
; -5.244 ; ULA:comb_105|ULAResult[6] ; Parallel_OUT:comb_110|DataOut[2]         ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.158     ; 1.618      ;
; -5.241 ; ULA:comb_105|ULAResult[4] ; Registerfile:comb_103|registrador[12][0] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.154     ; 1.619      ;
; -5.230 ; ULA:comb_105|ULAResult[0] ; Registerfile:comb_103|registrador[8][5]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.162     ; 1.600      ;
; -5.230 ; ULA:comb_105|ULAResult[0] ; Registerfile:comb_103|registrador[9][5]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.162     ; 1.600      ;
; -5.230 ; ULA:comb_105|ULAResult[0] ; Registerfile:comb_103|registrador[10][0] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.162     ; 1.600      ;
; -5.230 ; ULA:comb_105|ULAResult[0] ; Registerfile:comb_103|registrador[9][0]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.162     ; 1.600      ;
; -5.229 ; ULA:comb_105|ULAResult[4] ; Registerfile:comb_103|registrador[9][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.156     ; 1.605      ;
; -5.229 ; ULA:comb_105|ULAResult[0] ; Registerfile:comb_103|registrador[8][0]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.162     ; 1.599      ;
; -5.227 ; ULA:comb_105|ULAResult[4] ; Registerfile:comb_103|registrador[4][4]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.157     ; 1.602      ;
; -5.226 ; ULA:comb_105|ULAResult[0] ; Registerfile:comb_103|registrador[2][2]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.160     ; 1.598      ;
; -5.226 ; ULA:comb_105|ULAResult[4] ; Registerfile:comb_103|registrador[8][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.156     ; 1.602      ;
; -5.225 ; ULA:comb_105|ULAResult[0] ; Registerfile:comb_103|registrador[1][2]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.160     ; 1.597      ;
; -5.224 ; ULA:comb_105|ULAResult[0] ; Registerfile:comb_103|registrador[11][5] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.162     ; 1.594      ;
; -5.223 ; ULA:comb_105|ULAResult[4] ; Registerfile:comb_103|registrador[10][0] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.156     ; 1.599      ;
; -5.223 ; ULA:comb_105|ULAResult[4] ; Registerfile:comb_103|registrador[9][0]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.156     ; 1.599      ;
; -5.222 ; ULA:comb_105|ULAResult[4] ; Registerfile:comb_103|registrador[8][0]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.156     ; 1.598      ;
; -5.221 ; ULA:comb_105|ULAResult[0] ; Registerfile:comb_103|registrador[10][5] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.162     ; 1.591      ;
; -5.219 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[9][3]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.159     ; 1.592      ;
; -5.218 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[11][4] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.160     ; 1.590      ;
; -5.217 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[11][3] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.160     ; 1.589      ;
; -5.217 ; ULA:comb_105|ULAResult[0] ; Registerfile:comb_103|registrador[5][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.162     ; 1.587      ;
; -5.217 ; ULA:comb_105|ULAResult[4] ; Registerfile:comb_103|registrador[14][7] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.154     ; 1.595      ;
; -5.216 ; ULA:comb_105|ULAResult[0] ; Registerfile:comb_103|registrador[8][2]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.162     ; 1.586      ;
; -5.216 ; ULA:comb_105|ULAResult[4] ; Registerfile:comb_103|registrador[4][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.157     ; 1.591      ;
; -5.216 ; ULA:comb_105|ULAResult[4] ; Registerfile:comb_103|registrador[6][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.157     ; 1.591      ;
; -5.213 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[6][1]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.159     ; 1.586      ;
; -5.213 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[5][1]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.159     ; 1.586      ;
; -5.211 ; ULA:comb_105|ULAResult[4] ; Registerfile:comb_103|registrador[10][7] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.156     ; 1.587      ;
; -5.210 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[9][1]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.159     ; 1.583      ;
; -5.210 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[15][4] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.157     ; 1.585      ;
; -5.209 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[8][1]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.159     ; 1.582      ;
; -5.209 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[11][1] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.160     ; 1.581      ;
; -5.209 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[9][4]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.157     ; 1.584      ;
; -5.209 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[8][5]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.159     ; 1.582      ;
; -5.209 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[9][5]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.159     ; 1.582      ;
; -5.207 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[9][3]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.160     ; 1.579      ;
; -5.206 ; ULA:comb_105|ULAResult[4] ; Registerfile:comb_103|registrador[11][7] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.156     ; 1.582      ;
; -5.206 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[11][4] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.161     ; 1.577      ;
; -5.205 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[11][3] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.161     ; 1.576      ;
; -5.204 ; ULA:comb_105|ULAResult[4] ; Registerfile:comb_103|registrador[13][7] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.157     ; 1.579      ;
; -5.203 ; ULA:comb_105|ULAResult[4] ; Registerfile:comb_103|registrador[15][7] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.157     ; 1.578      ;
; -5.203 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[11][5] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.159     ; 1.576      ;
; -5.201 ; ULA:comb_105|ULAResult[4] ; Registerfile:comb_103|registrador[2][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.155     ; 1.578      ;
; -5.201 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[6][1]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.160     ; 1.573      ;
; -5.201 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[5][1]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.160     ; 1.573      ;
; -5.200 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[10][5] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.159     ; 1.573      ;
; -5.199 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[13][4] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.158     ; 1.573      ;
; -5.199 ; ULA:comb_105|ULAResult[4] ; Registerfile:comb_103|registrador[1][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.155     ; 1.576      ;
; -5.198 ; ULA:comb_105|ULAResult[5] ; Registerfile:comb_103|registrador[4][1]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.160     ; 1.570      ;
; -5.198 ; ULA:comb_105|ULAResult[6] ; Registerfile:comb_103|registrador[9][1]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.500        ; -4.160     ; 1.570      ;
+--------+---------------------------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                                                                                                            ; Launch Clock                                                                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -5.081 ; ULA:comb_105|ULAResult[5]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.293     ; 1.287      ;
; -5.069 ; ULA:comb_105|ULAResult[6]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.294     ; 1.274      ;
; -5.057 ; ULA:comb_105|ULAResult[0]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.296     ; 1.260      ;
; -5.017 ; ULA:comb_105|ULAResult[4]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.290     ; 1.226      ;
; -4.944 ; ULA:comb_105|ULAResult[7]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.292     ; 1.151      ;
; -4.917 ; ULA:comb_105|ULAResult[1]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.239     ; 1.177      ;
; -4.908 ; ULA:comb_105|ULAResult[3]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.240     ; 1.167      ;
; -4.860 ; ULA:comb_105|ULAResult[2]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.240     ; 1.119      ;
; -4.613 ; ULA:comb_105|ULAResult[5]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.325     ; 1.287      ;
; -4.601 ; ULA:comb_105|ULAResult[6]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.326     ; 1.274      ;
; -4.596 ; ULA:comb_105|ULAResult[6]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.294     ; 0.801      ;
; -4.589 ; ULA:comb_105|ULAResult[0]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.328     ; 1.260      ;
; -4.549 ; ULA:comb_105|ULAResult[4]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.322     ; 1.226      ;
; -4.503 ; ULA:comb_105|ULAResult[5]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.293     ; 0.709      ;
; -4.476 ; ULA:comb_105|ULAResult[7]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.324     ; 1.151      ;
; -4.462 ; ULA:comb_105|ULAResult[3]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.240     ; 0.721      ;
; -4.449 ; ULA:comb_105|ULAResult[1]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.271     ; 1.177      ;
; -4.440 ; ULA:comb_105|ULAResult[3]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.272     ; 1.167      ;
; -4.421 ; ULA:comb_105|ULAResult[4]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.290     ; 0.630      ;
; -4.392 ; ULA:comb_105|ULAResult[2]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.272     ; 1.119      ;
; -4.370 ; ULA:comb_105|ULAResult[7]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.292     ; 0.577      ;
; -4.358 ; ULA:comb_105|ULAResult[0]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.296     ; 0.561      ;
; -4.171 ; ULA:comb_105|ULAResult[2]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.240     ; 0.430      ;
; -4.171 ; ULA:comb_105|ULAResult[1]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -4.239     ; 0.431      ;
; -4.128 ; ULA:comb_105|ULAResult[6]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.326     ; 0.801      ;
; -4.035 ; ULA:comb_105|ULAResult[5]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.325     ; 0.709      ;
; -3.994 ; ULA:comb_105|ULAResult[3]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.272     ; 0.721      ;
; -3.953 ; ULA:comb_105|ULAResult[4]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.322     ; 0.630      ;
; -3.902 ; ULA:comb_105|ULAResult[7]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.324     ; 0.577      ;
; -3.890 ; ULA:comb_105|ULAResult[0]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.328     ; 0.561      ;
; -3.703 ; ULA:comb_105|ULAResult[2]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.272     ; 0.430      ;
; -3.703 ; ULA:comb_105|ULAResult[1]                                                                                          ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.271     ; 0.431      ;
; -3.491 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.488      ;
; -3.491 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.488      ;
; -3.491 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.488      ;
; -3.491 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.488      ;
; -3.491 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.488      ;
; -3.491 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.488      ;
; -3.491 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.488      ;
; -3.491 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.488      ;
; -3.401 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.398      ;
; -3.401 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.398      ;
; -3.401 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.398      ;
; -3.401 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.398      ;
; -3.401 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.398      ;
; -3.401 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.398      ;
; -3.401 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.398      ;
; -3.401 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.398      ;
; -3.401 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.398      ;
; -3.401 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.398      ;
; -3.401 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.398      ;
; -3.401 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.398      ;
; -3.401 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.398      ;
; -3.401 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.398      ;
; -3.401 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.398      ;
; -3.401 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.398      ;
; -3.394 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.391      ;
; -3.394 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.391      ;
; -3.394 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.391      ;
; -3.394 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.391      ;
; -3.394 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.391      ;
; -3.394 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.391      ;
; -3.394 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.391      ;
; -3.394 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.391      ;
; -3.311 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.308      ;
; -3.311 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.308      ;
; -3.311 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.308      ;
; -3.311 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.308      ;
; -3.311 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.308      ;
; -3.311 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.308      ;
; -3.311 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.308      ;
; -3.311 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.308      ;
; -3.310 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.307      ;
; -3.310 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.307      ;
; -3.310 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.307      ;
; -3.310 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.307      ;
; -3.310 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.307      ;
; -3.310 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.307      ;
; -3.310 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.307      ;
; -3.310 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.307      ;
; -3.292 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.289      ;
; -3.292 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.289      ;
; -3.292 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.289      ;
; -3.292 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.289      ;
; -3.292 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.289      ;
; -3.292 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.289      ;
; -3.292 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.289      ;
; -3.292 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.289      ;
; -3.236 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.233      ;
; -3.236 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.233      ;
; -3.236 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.233      ;
; -3.236 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.233      ;
; -3.236 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.233      ;
; -3.236 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.233      ;
; -3.236 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.233      ;
; -3.236 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; -0.002     ; 4.233      ;
; -2.460 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.070      ; 3.529      ;
; -2.460 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.070      ; 3.529      ;
; -2.460 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.070      ; 3.529      ;
; -2.460 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                           ; CLOCK_50    ; 1.000        ; 0.070      ; 3.529      ;
+--------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                   ; Launch Clock ; Latch Clock                                                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.645 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:comb_105|FlagZ        ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.412      ; 5.087      ;
; -2.645 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:comb_105|FlagZ        ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.412      ; 5.087      ;
; -2.645 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:comb_105|FlagZ        ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.412      ; 5.087      ;
; -2.645 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:comb_105|FlagZ        ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.412      ; 5.087      ;
; -2.645 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:comb_105|FlagZ        ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.412      ; 5.087      ;
; -2.645 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:comb_105|FlagZ        ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.412      ; 5.087      ;
; -2.645 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:comb_105|FlagZ        ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.412      ; 5.087      ;
; -2.645 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:comb_105|FlagZ        ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.412      ; 5.087      ;
; -2.615 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:comb_105|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.812      ; 5.534      ;
; -2.615 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:comb_105|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.812      ; 5.534      ;
; -2.615 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:comb_105|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.812      ; 5.534      ;
; -2.615 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:comb_105|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.812      ; 5.534      ;
; -2.615 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:comb_105|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.812      ; 5.534      ;
; -2.615 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:comb_105|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.812      ; 5.534      ;
; -2.615 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:comb_105|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.812      ; 5.534      ;
; -2.615 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:comb_105|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.812      ; 5.534      ;
; -2.554 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:comb_105|ULAResult[0] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.816      ; 5.478      ;
; -2.554 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:comb_105|ULAResult[0] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.816      ; 5.478      ;
; -2.554 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:comb_105|ULAResult[0] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.816      ; 5.478      ;
; -2.554 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:comb_105|ULAResult[0] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.816      ; 5.478      ;
; -2.554 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:comb_105|ULAResult[0] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.816      ; 5.478      ;
; -2.554 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:comb_105|ULAResult[0] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.816      ; 5.478      ;
; -2.554 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:comb_105|ULAResult[0] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.816      ; 5.478      ;
; -2.554 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:comb_105|ULAResult[0] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.816      ; 5.478      ;
; -2.482 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:comb_105|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.760      ; 5.377      ;
; -2.482 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:comb_105|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.760      ; 5.377      ;
; -2.482 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:comb_105|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.760      ; 5.377      ;
; -2.482 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:comb_105|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.760      ; 5.377      ;
; -2.482 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:comb_105|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.760      ; 5.377      ;
; -2.482 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:comb_105|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.760      ; 5.377      ;
; -2.482 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:comb_105|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.760      ; 5.377      ;
; -2.482 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:comb_105|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.760      ; 5.377      ;
; -2.432 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:comb_105|FlagZ        ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.483      ; 4.945      ;
; -2.432 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:comb_105|FlagZ        ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.483      ; 4.945      ;
; -2.432 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:comb_105|FlagZ        ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.483      ; 4.945      ;
; -2.432 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:comb_105|FlagZ        ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.483      ; 4.945      ;
; -2.432 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:comb_105|FlagZ        ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.483      ; 4.945      ;
; -2.432 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:comb_105|FlagZ        ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.483      ; 4.945      ;
; -2.432 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:comb_105|FlagZ        ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.483      ; 4.945      ;
; -2.422 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:comb_105|ULAResult[3] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.760      ; 5.328      ;
; -2.422 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:comb_105|ULAResult[3] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.760      ; 5.328      ;
; -2.422 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:comb_105|ULAResult[3] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.760      ; 5.328      ;
; -2.422 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:comb_105|ULAResult[3] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.760      ; 5.328      ;
; -2.422 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:comb_105|ULAResult[3] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.760      ; 5.328      ;
; -2.422 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:comb_105|ULAResult[3] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.760      ; 5.328      ;
; -2.422 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:comb_105|ULAResult[3] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.760      ; 5.328      ;
; -2.422 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:comb_105|ULAResult[3] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.760      ; 5.328      ;
; -2.404 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:comb_105|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.883      ; 5.394      ;
; -2.404 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:comb_105|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.883      ; 5.394      ;
; -2.404 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:comb_105|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.883      ; 5.394      ;
; -2.404 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:comb_105|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.883      ; 5.394      ;
; -2.404 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:comb_105|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.883      ; 5.394      ;
; -2.404 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:comb_105|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.883      ; 5.394      ;
; -2.404 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:comb_105|ULAResult[7] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.883      ; 5.394      ;
; -2.398 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:comb_105|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.814      ; 5.319      ;
; -2.398 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:comb_105|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.814      ; 5.319      ;
; -2.398 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:comb_105|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.814      ; 5.319      ;
; -2.398 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:comb_105|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.814      ; 5.319      ;
; -2.398 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:comb_105|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.814      ; 5.319      ;
; -2.398 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:comb_105|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.814      ; 5.319      ;
; -2.398 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:comb_105|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.814      ; 5.319      ;
; -2.398 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:comb_105|ULAResult[6] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.814      ; 5.319      ;
; -2.382 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:comb_105|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.813      ; 5.290      ;
; -2.382 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:comb_105|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.813      ; 5.290      ;
; -2.382 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:comb_105|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.813      ; 5.290      ;
; -2.382 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:comb_105|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.813      ; 5.290      ;
; -2.382 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:comb_105|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.813      ; 5.290      ;
; -2.382 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:comb_105|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.813      ; 5.290      ;
; -2.382 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:comb_105|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.813      ; 5.290      ;
; -2.382 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:comb_105|ULAResult[5] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.813      ; 5.290      ;
; -2.357 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:comb_105|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.810      ; 5.272      ;
; -2.357 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:comb_105|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.810      ; 5.272      ;
; -2.357 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:comb_105|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.810      ; 5.272      ;
; -2.357 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:comb_105|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.810      ; 5.272      ;
; -2.357 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:comb_105|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.810      ; 5.272      ;
; -2.357 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:comb_105|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.810      ; 5.272      ;
; -2.357 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:comb_105|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.810      ; 5.272      ;
; -2.357 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:comb_105|ULAResult[4] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.810      ; 5.272      ;
; -2.324 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; ULA:comb_105|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.759      ; 5.215      ;
; -2.324 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ; ULA:comb_105|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.759      ; 5.215      ;
; -2.324 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ; ULA:comb_105|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.759      ; 5.215      ;
; -2.324 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ; ULA:comb_105|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.759      ; 5.215      ;
; -2.324 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ; ULA:comb_105|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.759      ; 5.215      ;
; -2.324 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ; ULA:comb_105|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.759      ; 5.215      ;
; -2.324 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ; ULA:comb_105|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.759      ; 5.215      ;
; -2.324 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ; ULA:comb_105|ULAResult[1] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.759      ; 5.215      ;
; -2.263 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:comb_105|ULAResult[0] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.887      ; 5.258      ;
; -2.263 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:comb_105|ULAResult[0] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.887      ; 5.258      ;
; -2.263 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:comb_105|ULAResult[0] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.887      ; 5.258      ;
; -2.263 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:comb_105|ULAResult[0] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.887      ; 5.258      ;
; -2.263 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:comb_105|ULAResult[0] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.887      ; 5.258      ;
; -2.263 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:comb_105|ULAResult[0] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.887      ; 5.258      ;
; -2.263 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:comb_105|ULAResult[0] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.887      ; 5.258      ;
; -2.191 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; ULA:comb_105|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.831      ; 5.157      ;
; -2.191 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; ULA:comb_105|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.831      ; 5.157      ;
; -2.191 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; ULA:comb_105|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.831      ; 5.157      ;
; -2.191 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; ULA:comb_105|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.831      ; 5.157      ;
; -2.191 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; ULA:comb_105|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.831      ; 5.157      ;
; -2.191 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; ULA:comb_105|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.831      ; 5.157      ;
; -2.191 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; ULA:comb_105|ULAResult[2] ; CLOCK_50     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; 2.831      ; 5.157      ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                   ; Launch Clock                                                                                                       ; Latch Clock                                                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.901 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[0] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.060      ; 3.281      ;
; -2.869 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[0] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.028      ; 3.281      ;
; -2.806 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[7] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.056      ; 3.372      ;
; -2.774 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[7] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.024      ; 3.372      ;
; -2.739 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[1] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.003      ; 3.386      ;
; -2.734 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[5] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.057      ; 3.445      ;
; -2.728 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[6] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.058      ; 3.452      ;
; -2.724 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[4] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.054      ; 3.452      ;
; -2.709 ; Registerfile:comb_103|registrador[2][7]                                                                            ; ULA:comb_105|ULAResult[7] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.189      ; 1.480      ;
; -2.707 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[1] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.971      ; 3.386      ;
; -2.702 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[5] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.025      ; 3.445      ;
; -2.696 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[6] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.026      ; 3.452      ;
; -2.692 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[4] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.022      ; 3.452      ;
; -2.663 ; Registerfile:comb_103|registrador[3][7]                                                                            ; ULA:comb_105|ULAResult[7] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.189      ; 1.526      ;
; -2.660 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[3] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.004      ; 3.466      ;
; -2.628 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[3] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.972      ; 3.466      ;
; -2.573 ; Registerfile:comb_103|registrador[2][6]                                                                            ; ULA:comb_105|ULAResult[6] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.188      ; 1.615      ;
; -2.557 ; Registerfile:comb_103|registrador[3][1]                                                                            ; ULA:comb_105|ULAResult[1] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.138      ; 1.581      ;
; -2.553 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[2] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.004      ; 3.573      ;
; -2.536 ; Registerfile:comb_103|registrador[2][6]                                                                            ; ULA:comb_105|ULAResult[0] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.190      ; 1.654      ;
; -2.528 ; Registerfile:comb_103|registrador[2][4]                                                                            ; ULA:comb_105|ULAResult[4] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.185      ; 1.657      ;
; -2.522 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|FlagZ        ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.549      ; 3.149      ;
; -2.521 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[2] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.972      ; 3.573      ;
; -2.497 ; Registerfile:comb_103|registrador[3][0]                                                                            ; ULA:comb_105|ULAResult[0] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.193      ; 1.696      ;
; -2.493 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|FlagZ        ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.520      ; 3.149      ;
; -2.491 ; Registerfile:comb_103|registrador[3][7]                                                                            ; ULA:comb_105|ULAResult[0] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.193      ; 1.702      ;
; -2.483 ; Registerfile:comb_103|registrador[2][2]                                                                            ; ULA:comb_105|ULAResult[4] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.186      ; 1.703      ;
; -2.481 ; Registerfile:comb_103|registrador[1][6]                                                                            ; ULA:comb_105|ULAResult[6] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.189      ; 1.708      ;
; -2.469 ; Registerfile:comb_103|registrador[2][1]                                                                            ; ULA:comb_105|ULAResult[0] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.191      ; 1.722      ;
; -2.468 ; Registerfile:comb_103|registrador[2][2]                                                                            ; ULA:comb_105|ULAResult[5] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.189      ; 1.721      ;
; -2.465 ; Registerfile:comb_103|registrador[2][7]                                                                            ; ULA:comb_105|ULAResult[0] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.193      ; 1.728      ;
; -2.464 ; Registerfile:comb_103|registrador[2][1]                                                                            ; ULA:comb_105|ULAResult[1] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.134      ; 1.670      ;
; -2.451 ; Registerfile:comb_103|registrador[2][0]                                                                            ; ULA:comb_105|ULAResult[0] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.193      ; 1.742      ;
; -2.444 ; Registerfile:comb_103|registrador[1][6]                                                                            ; ULA:comb_105|ULAResult[0] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.191      ; 1.747      ;
; -2.440 ; Registerfile:comb_103|registrador[2][2]                                                                            ; ULA:comb_105|ULAResult[6] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.190      ; 1.750      ;
; -2.433 ; Registerfile:comb_103|registrador[11][5]                                                                           ; ULA:comb_105|ULAResult[5] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.191      ; 1.758      ;
; -2.431 ; Registerfile:comb_103|registrador[2][2]                                                                            ; ULA:comb_105|ULAResult[2] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.136      ; 1.705      ;
; -2.421 ; Registerfile:comb_103|registrador[3][6]                                                                            ; ULA:comb_105|ULAResult[6] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.188      ; 1.767      ;
; -2.410 ; Registerfile:comb_103|registrador[2][4]                                                                            ; ULA:comb_105|ULAResult[5] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.188      ; 1.778      ;
; -2.401 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[0] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.060      ; 3.281      ;
; -2.392 ; Registerfile:comb_103|registrador[1][7]                                                                            ; ULA:comb_105|ULAResult[7] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.189      ; 1.797      ;
; -2.389 ; Registerfile:comb_103|registrador[2][3]                                                                            ; ULA:comb_105|ULAResult[3] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.135      ; 1.746      ;
; -2.382 ; Registerfile:comb_103|registrador[2][4]                                                                            ; ULA:comb_105|ULAResult[6] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.189      ; 1.807      ;
; -2.377 ; Registerfile:comb_103|registrador[2][4]                                                                            ; ULA:comb_105|ULAResult[0] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.191      ; 1.814      ;
; -2.377 ; Registerfile:comb_103|registrador[2][2]                                                                            ; ULA:comb_105|ULAResult[3] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.136      ; 1.759      ;
; -2.369 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[0] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.028      ; 3.281      ;
; -2.367 ; Registerfile:comb_103|registrador[3][3]                                                                            ; ULA:comb_105|ULAResult[3] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.139      ; 1.772      ;
; -2.365 ; Registerfile:comb_103|registrador[1][4]                                                                            ; ULA:comb_105|ULAResult[4] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.185      ; 1.820      ;
; -2.365 ; Registerfile:comb_103|registrador[2][2]                                                                            ; ULA:comb_105|ULAResult[0] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.192      ; 1.827      ;
; -2.358 ; Registerfile:comb_103|registrador[2][5]                                                                            ; ULA:comb_105|ULAResult[5] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.188      ; 1.830      ;
; -2.342 ; Registerfile:comb_103|registrador[3][4]                                                                            ; ULA:comb_105|ULAResult[4] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.187      ; 1.845      ;
; -2.332 ; Registerfile:comb_103|registrador[15][4]                                                                           ; ULA:comb_105|ULAResult[4] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.186      ; 1.854      ;
; -2.322 ; Registerfile:comb_103|registrador[3][1]                                                                            ; ULA:comb_105|ULAResult[4] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.189      ; 1.867      ;
; -2.318 ; Registerfile:comb_103|registrador[2][0]                                                                            ; ULA:comb_105|ULAResult[1] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.136      ; 1.818      ;
; -2.317 ; Registerfile:comb_103|registrador[1][2]                                                                            ; ULA:comb_105|ULAResult[4] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.186      ; 1.869      ;
; -2.312 ; Registerfile:comb_103|registrador[2][0]                                                                            ; ULA:comb_105|ULAResult[4] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.187      ; 1.875      ;
; -2.307 ; Registerfile:comb_103|registrador[3][1]                                                                            ; ULA:comb_105|ULAResult[5] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.192      ; 1.885      ;
; -2.306 ; Registerfile:comb_103|registrador[2][1]                                                                            ; ULA:comb_105|ULAResult[4] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.185      ; 1.879      ;
; -2.306 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[7] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.056      ; 3.372      ;
; -2.304 ; Registerfile:comb_103|registrador[1][1]                                                                            ; ULA:comb_105|ULAResult[0] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.191      ; 1.887      ;
; -2.302 ; Registerfile:comb_103|registrador[1][2]                                                                            ; ULA:comb_105|ULAResult[5] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.189      ; 1.887      ;
; -2.299 ; Registerfile:comb_103|registrador[1][1]                                                                            ; ULA:comb_105|ULAResult[1] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.134      ; 1.835      ;
; -2.297 ; Registerfile:comb_103|registrador[2][0]                                                                            ; ULA:comb_105|ULAResult[5] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.190      ; 1.893      ;
; -2.294 ; Registerfile:comb_103|registrador[2][5]                                                                            ; ULA:comb_105|ULAResult[0] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.191      ; 1.897      ;
; -2.293 ; Registerfile:comb_103|registrador[3][4]                                                                            ; ULA:comb_105|ULAResult[0] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.193      ; 1.900      ;
; -2.291 ; Registerfile:comb_103|registrador[2][1]                                                                            ; ULA:comb_105|ULAResult[5] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.188      ; 1.897      ;
; -2.289 ; Registerfile:comb_103|registrador[11][6]                                                                           ; ULA:comb_105|ULAResult[6] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.190      ; 1.901      ;
; -2.287 ; Registerfile:comb_103|registrador[15][2]                                                                           ; ULA:comb_105|ULAResult[2] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.136      ; 1.849      ;
; -2.283 ; Registerfile:comb_103|registrador[1][0]                                                                            ; ULA:comb_105|ULAResult[0] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.193      ; 1.910      ;
; -2.283 ; Registerfile:comb_103|registrador[15][4]                                                                           ; ULA:comb_105|ULAResult[0] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.192      ; 1.909      ;
; -2.282 ; Registerfile:comb_103|registrador[3][6]                                                                            ; ULA:comb_105|ULAResult[0] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.190      ; 1.908      ;
; -2.279 ; Registerfile:comb_103|registrador[3][1]                                                                            ; ULA:comb_105|ULAResult[6] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.193      ; 1.914      ;
; -2.278 ; Registerfile:comb_103|registrador[15][3]                                                                           ; ULA:comb_105|ULAResult[3] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.136      ; 1.858      ;
; -2.274 ; Registerfile:comb_103|registrador[1][2]                                                                            ; ULA:comb_105|ULAResult[6] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.190      ; 1.916      ;
; -2.274 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[7] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.024      ; 3.372      ;
; -2.270 ; Registerfile:comb_103|registrador[11][5]                                                                           ; ULA:comb_105|ULAResult[6] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.192      ; 1.922      ;
; -2.270 ; Registerfile:comb_103|registrador[10][5]                                                                           ; ULA:comb_105|ULAResult[5] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.191      ; 1.921      ;
; -2.269 ; Registerfile:comb_103|registrador[2][0]                                                                            ; ULA:comb_105|ULAResult[6] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.191      ; 1.922      ;
; -2.267 ; Registerfile:comb_103|registrador[3][0]                                                                            ; ULA:comb_105|ULAResult[1] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.136      ; 1.869      ;
; -2.265 ; Registerfile:comb_103|registrador[1][2]                                                                            ; ULA:comb_105|ULAResult[2] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.136      ; 1.871      ;
; -2.263 ; Registerfile:comb_103|registrador[2][1]                                                                            ; ULA:comb_105|ULAResult[6] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.189      ; 1.926      ;
; -2.262 ; Registerfile:comb_103|registrador[3][2]                                                                            ; ULA:comb_105|ULAResult[2] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.139      ; 1.877      ;
; -2.261 ; Registerfile:comb_103|registrador[3][0]                                                                            ; ULA:comb_105|ULAResult[4] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.187      ; 1.926      ;
; -2.260 ; Registerfile:comb_103|registrador[1][5]                                                                            ; ULA:comb_105|ULAResult[5] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.188      ; 1.928      ;
; -2.254 ; Registerfile:comb_103|registrador[9][3]                                                                            ; ULA:comb_105|ULAResult[3] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.138      ; 1.884      ;
; -2.247 ; Registerfile:comb_103|registrador[1][4]                                                                            ; ULA:comb_105|ULAResult[5] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.188      ; 1.941      ;
; -2.246 ; Registerfile:comb_103|registrador[3][0]                                                                            ; ULA:comb_105|ULAResult[5] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.190      ; 1.944      ;
; -2.244 ; Registerfile:comb_103|registrador[9][2]                                                                            ; ULA:comb_105|ULAResult[2] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.136      ; 1.892      ;
; -2.242 ; Registerfile:comb_103|registrador[3][1]                                                                            ; ULA:comb_105|ULAResult[0] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.195      ; 1.953      ;
; -2.240 ; Registerfile:comb_103|registrador[1][3]                                                                            ; ULA:comb_105|ULAResult[3] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.135      ; 1.895      ;
; -2.239 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[1] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.003      ; 3.386      ;
; -2.234 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[5] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.057      ; 3.445      ;
; -2.230 ; Registerfile:comb_103|registrador[2][6]                                                                            ; ULA:comb_105|ULAResult[7] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.186      ; 1.956      ;
; -2.228 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[6] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.058      ; 3.452      ;
; -2.227 ; Registerfile:comb_103|registrador[3][3]                                                                            ; ULA:comb_105|ULAResult[4] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.189      ; 1.962      ;
; -2.224 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; ULA:comb_105|ULAResult[4] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 6.054      ; 3.452      ;
; -2.223 ; Registerfile:comb_103|registrador[2][2]                                                                            ; ULA:comb_105|ULAResult[7] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.188      ; 1.965      ;
; -2.219 ; Registerfile:comb_103|registrador[1][4]                                                                            ; ULA:comb_105|ULAResult[6] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.189      ; 1.970      ;
; -2.218 ; Registerfile:comb_103|registrador[2][1]                                                                            ; ULA:comb_105|FlagZ        ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.651      ; 1.433      ;
; -2.218 ; Registerfile:comb_103|registrador[3][0]                                                                            ; ULA:comb_105|ULAResult[6] ; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.191      ; 1.973      ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                    ;
+--------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                            ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -1.590 ; clock_divisor:comb_101|CLK_saida       ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; CLOCK_50    ; 0.000        ; 1.664      ; 0.367      ;
; -1.090 ; clock_divisor:comb_101|CLK_saida       ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; CLOCK_50    ; -0.500       ; 1.664      ; 0.367      ;
; 0.215  ; LCD_TEST:u5|LCD_Controller:u0|ST.10    ; LCD_TEST:u5|LCD_Controller:u0|ST.10                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:u5|LCD_Controller:u0|Cont[0]  ; LCD_TEST:u5|LCD_Controller:u0|Cont[0]                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:u5|LCD_Controller:u0|Cont[1]  ; LCD_TEST:u5|LCD_Controller:u0|Cont[1]                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:u5|LCD_Controller:u0|Cont[2]  ; LCD_TEST:u5|LCD_Controller:u0|Cont[2]                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:u5|LCD_Controller:u0|Cont[3]  ; LCD_TEST:u5|LCD_Controller:u0|Cont[3]                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:u5|LCD_Controller:u0|mStart   ; LCD_TEST:u5|LCD_Controller:u0|mStart                                                                               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:u5|mLCD_ST.000010             ; LCD_TEST:u5|mLCD_ST.000010                                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:u5|LCD_Controller:u0|LCD_EN   ; LCD_TEST:u5|LCD_Controller:u0|LCD_EN                                                                               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.251  ; LCD_TEST:u5|LCD_Controller:u0|mStart   ; LCD_TEST:u5|LCD_Controller:u0|oDone                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.403      ;
; 0.256  ; LCD_TEST:u5|mLCD_Start                 ; LCD_TEST:u5|LCD_Controller:u0|preStart                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.408      ;
; 0.257  ; LCD_TEST:u5|LCD_Controller:u0|Cont[4]  ; LCD_TEST:u5|LCD_Controller:u0|ST.10                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.409      ;
; 0.257  ; LCD_TEST:u5|LCD_Controller:u0|ST.11    ; LCD_TEST:u5|LCD_Controller:u0|mStart                                                                               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.409      ;
; 0.259  ; LCD_TEST:u5|LUT_INDEX[5]               ; LCD_TEST:u5|LUT_INDEX[5]                                                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.411      ;
; 0.272  ; LCD_TEST:u5|LCD_Controller:u0|ST.11    ; LCD_TEST:u5|LCD_Controller:u0|ST.00                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.424      ;
; 0.304  ; LCD_TEST:u5|mLCD_ST.000010             ; LCD_TEST:u5|mLCD_ST.000001                                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.456      ;
; 0.311  ; LCD_TEST:u5|LCD_Controller:u0|ST.10    ; LCD_TEST:u5|LCD_Controller:u0|Cont[4]                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.463      ;
; 0.330  ; LCD_TEST:u5|mLCD_ST.000010             ; LCD_TEST:u5|mLCD_ST.000011                                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.482      ;
; 0.336  ; LCD_TEST:u5|mLCD_ST.000001             ; LCD_TEST:u5|mLCD_Start                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.002     ; 0.486      ;
; 0.338  ; LCD_TEST:u5|LCD_Controller:u0|ST.00    ; LCD_TEST:u5|LCD_Controller:u0|LCD_EN                                                                               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.490      ;
; 0.341  ; LCD_TEST:u5|LCD_Controller:u0|Cont[4]  ; LCD_TEST:u5|LCD_Controller:u0|ST.11                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.493      ;
; 0.356  ; LCD_TEST:u5|mDLY[9]                    ; LCD_TEST:u5|mDLY[9]                                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; LCD_TEST:u5|LCD_Controller:u0|ST.00    ; LCD_TEST:u5|LCD_Controller:u0|ST.01                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; clock_divisor:comb_101|contador[19]    ; clock_divisor:comb_101|contador[19]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.358  ; clock_divisor:comb_101|contador[5]     ; clock_divisor:comb_101|contador[5]                                                                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; clock_divisor:comb_101|contador[13]    ; clock_divisor:comb_101|contador[13]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; clock_divisor:comb_101|contador[9]     ; clock_divisor:comb_101|contador[9]                                                                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; clock_divisor:comb_101|contador[21]    ; clock_divisor:comb_101|contador[21]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; clock_divisor:comb_101|contador[23]    ; clock_divisor:comb_101|contador[23]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; clock_divisor:comb_101|contador[3]     ; clock_divisor:comb_101|contador[3]                                                                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; LCD_TEST:u5|mDLY[2]                    ; LCD_TEST:u5|mDLY[2]                                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; LCD_TEST:u5|mDLY[4]                    ; LCD_TEST:u5|mDLY[4]                                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; LCD_TEST:u5|LCD_Controller:u0|preStart ; LCD_TEST:u5|LCD_Controller:u0|mStart                                                                               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; LCD_TEST:u5|mDLY[0]                    ; LCD_TEST:u5|mDLY[0]                                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; LCD_TEST:u5|mDLY[13]                   ; LCD_TEST:u5|mDLY[13]                                                                                               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; LCD_TEST:u5|mDLY[6]                    ; LCD_TEST:u5|mDLY[6]                                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; LCD_TEST:u5|mDLY[7]                    ; LCD_TEST:u5|mDLY[7]                                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; LCD_TEST:u5|mDLY[8]                    ; LCD_TEST:u5|mDLY[8]                                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; LCD_TEST:u5|mDLY[16]                   ; LCD_TEST:u5|mDLY[16]                                                                                               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.366  ; LCD_TEST:u5|mDLY[17]                   ; LCD_TEST:u5|mDLY[17]                                                                                               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.371  ; clock_divisor:comb_101|contador[1]     ; clock_divisor:comb_101|contador[1]                                                                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; clock_divisor:comb_101|contador[18]    ; clock_divisor:comb_101|contador[18]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; clock_divisor:comb_101|contador[20]    ; clock_divisor:comb_101|contador[20]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; clock_divisor:comb_101|contador[22]    ; clock_divisor:comb_101|contador[22]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; LCD_TEST:u5|mDLY[12]                   ; LCD_TEST:u5|mDLY[12]                                                                                               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; clock_divisor:comb_101|contador[2]     ; clock_divisor:comb_101|contador[2]                                                                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; clock_divisor:comb_101|contador[24]    ; clock_divisor:comb_101|contador[24]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; clock_divisor:comb_101|contador[6]     ; clock_divisor:comb_101|contador[6]                                                                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; clock_divisor:comb_101|contador[8]     ; clock_divisor:comb_101|contador[8]                                                                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.376  ; LCD_TEST:u5|mDLY[1]                    ; LCD_TEST:u5|mDLY[1]                                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; LCD_TEST:u5|LUT_INDEX[3]               ; LCD_TEST:u5|LUT_INDEX[3]                                                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; LCD_TEST:u5|mDLY[3]                    ; LCD_TEST:u5|mDLY[3]                                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; LCD_TEST:u5|mDLY[5]                    ; LCD_TEST:u5|mDLY[5]                                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; LCD_TEST:u5|LCD_Controller:u0|ST.01    ; LCD_TEST:u5|LCD_Controller:u0|LCD_EN                                                                               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.379  ; LCD_TEST:u5|LUT_INDEX[1]               ; LCD_TEST:u5|LUT_INDEX[1]                                                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.531      ;
; 0.381  ; LCD_TEST:u5|LCD_Controller:u0|ST.01    ; LCD_TEST:u5|LCD_Controller:u0|ST.10                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.533      ;
; 0.387  ; LCD_TEST:u5|LCD_Controller:u0|ST.11    ; LCD_TEST:u5|LCD_Controller:u0|oDone                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.539      ;
; 0.391  ; LCD_TEST:u5|LCD_Controller:u0|ST.10    ; LCD_TEST:u5|LCD_Controller:u0|LCD_EN                                                                               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.543      ;
; 0.392  ; LCD_TEST:u5|mLCD_Start                 ; LCD_TEST:u5|LCD_Controller:u0|mStart                                                                               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.544      ;
; 0.393  ; LCD_TEST:u5|mLCD_ST.000011             ; LCD_TEST:u5|mLCD_Start                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.002     ; 0.543      ;
; 0.395  ; LCD_TEST:u5|mLCD_ST.000011             ; LCD_TEST:u5|mLCD_ST.000000                                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.002     ; 0.545      ;
; 0.402  ; LCD_TEST:u5|LUT_INDEX[0]               ; LCD_TEST:u5|LUT_INDEX[0]                                                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.554      ;
; 0.404  ; LCD_TEST:u5|LUT_INDEX[2]               ; LCD_TEST:u5|LUT_INDEX[2]                                                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.556      ;
; 0.404  ; LCD_TEST:u5|LUT_INDEX[4]               ; LCD_TEST:u5|LUT_INDEX[4]                                                                                           ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.556      ;
; 0.428  ; LCD_TEST:u5|LCD_Controller:u0|ST.01    ; LCD_TEST:u5|LCD_Controller:u0|Cont[3]                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.580      ;
; 0.430  ; LCD_TEST:u5|LCD_Controller:u0|Cont[4]  ; LCD_TEST:u5|LCD_Controller:u0|Cont[4]                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.582      ;
; 0.435  ; LCD_TEST:u5|LCD_Controller:u0|ST.01    ; LCD_TEST:u5|LCD_Controller:u0|Cont[0]                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.587      ;
; 0.436  ; LCD_TEST:u5|mDLY[11]                   ; LCD_TEST:u5|mDLY[11]                                                                                               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.588      ;
; 0.438  ; LCD_TEST:u5|mDLY[15]                   ; LCD_TEST:u5|mDLY[15]                                                                                               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.590      ;
; 0.441  ; LCD_TEST:u5|LCD_Controller:u0|oDone    ; LCD_TEST:u5|mLCD_ST.000010                                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.002      ; 0.595      ;
; 0.443  ; LCD_TEST:u5|mDLY[14]                   ; LCD_TEST:u5|mDLY[14]                                                                                               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.595      ;
; 0.443  ; LCD_TEST:u5|mDLY[10]                   ; LCD_TEST:u5|mDLY[10]                                                                                               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.595      ;
; 0.444  ; clock_divisor:comb_101|contador[11]    ; clock_divisor:comb_101|contador[11]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.596      ;
; 0.448  ; clock_divisor:comb_101|contador[10]    ; clock_divisor:comb_101|contador[10]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.600      ;
; 0.457  ; LCD_TEST:u5|mLCD_ST.000010             ; LCD_TEST:u5|mLCD_Start                                                                                             ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; -0.002     ; 0.607      ;
; 0.460  ; LCD_TEST:u5|mLCD_ST.000001             ; LCD_TEST:u5|mLCD_ST.000010                                                                                         ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.612      ;
; 0.464  ; LCD_TEST:u5|LCD_Controller:u0|ST.10    ; LCD_TEST:u5|LCD_Controller:u0|ST.11                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.616      ;
; 0.467  ; LCD_TEST:u5|LCD_Controller:u0|oDone    ; LCD_TEST:u5|LCD_Controller:u0|oDone                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.619      ;
; 0.472  ; LCD_TEST:u5|LUT_INDEX[5]               ; LCD_TEST:u5|mLCD_RS                                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.004      ; 0.628      ;
; 0.481  ; PC:comb_102|PCout[0]                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; CLOCK_50    ; 0.000        ; -0.132     ; 0.487      ;
; 0.492  ; LCD_TEST:u5|LCD_Controller:u0|ST.10    ; LCD_TEST:u5|LCD_Controller:u0|Cont[3]                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.644      ;
; 0.494  ; LCD_TEST:u5|mDLY[9]                    ; LCD_TEST:u5|mDLY[10]                                                                                               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.646      ;
; 0.495  ; clock_divisor:comb_101|contador[0]     ; clock_divisor:comb_101|contador[1]                                                                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.496  ; clock_divisor:comb_101|contador[5]     ; clock_divisor:comb_101|contador[6]                                                                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.648      ;
; 0.498  ; clock_divisor:comb_101|contador[21]    ; clock_divisor:comb_101|contador[22]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; clock_divisor:comb_101|contador[23]    ; clock_divisor:comb_101|contador[24]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; clock_divisor:comb_101|contador[9]     ; clock_divisor:comb_101|contador[10]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; LCD_TEST:u5|LCD_Controller:u0|ST.10    ; LCD_TEST:u5|LCD_Controller:u0|Cont[0]                                                                              ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.500  ; clock_divisor:comb_101|contador[17]    ; clock_divisor:comb_101|contador[18]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.500  ; LCD_TEST:u5|mDLY[2]                    ; LCD_TEST:u5|mDLY[3]                                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.500  ; LCD_TEST:u5|mDLY[4]                    ; LCD_TEST:u5|mDLY[5]                                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.502  ; clock_divisor:comb_101|contador[7]     ; clock_divisor:comb_101|contador[8]                                                                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.654      ;
; 0.502  ; LCD_TEST:u5|mDLY[13]                   ; LCD_TEST:u5|mDLY[14]                                                                                               ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.654      ;
; 0.503  ; LCD_TEST:u5|mDLY[6]                    ; LCD_TEST:u5|mDLY[7]                                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.503  ; LCD_TEST:u5|mDLY[7]                    ; LCD_TEST:u5|mDLY[8]                                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.511  ; clock_divisor:comb_101|contador[18]    ; clock_divisor:comb_101|contador[19]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; clock_divisor:comb_101|contador[20]    ; clock_divisor:comb_101|contador[21]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; clock_divisor:comb_101|contador[22]    ; clock_divisor:comb_101|contador[23]                                                                                ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; clock_divisor:comb_101|contador[1]     ; clock_divisor:comb_101|contador[2]                                                                                 ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.663      ;
+--------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_divisor:comb_101|CLK_saida'                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                  ; Launch Clock                                                                                                       ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; 0.406 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_102|PCout[3]                     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 1.865      ; 2.545      ;
; 0.408 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_102|PCout[2]                     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 1.865      ; 2.547      ;
; 0.421 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_102|PCout[1]                     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 1.865      ; 2.560      ;
; 0.424 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_102|PCout[0]                     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 1.865      ; 2.563      ;
; 0.429 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_102|PCout[5]                     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 1.865      ; 2.568      ;
; 0.506 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_102|PCout[4]                     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 1.865      ; 2.645      ;
; 0.512 ; Registerfile:comb_103|registrador[2][4]                                                                            ; Parallel_OUT:comb_110|DataOut[4]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 0.664      ;
; 0.592 ; Registerfile:comb_103|registrador[2][5]                                                                            ; Parallel_OUT:comb_110|DataOut[5]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 0.744      ;
; 0.604 ; Registerfile:comb_103|registrador[2][6]                                                                            ; Parallel_OUT:comb_110|DataOut[6]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 0.756      ;
; 0.607 ; Registerfile:comb_103|registrador[2][1]                                                                            ; Parallel_OUT:comb_110|DataOut[1]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; -0.004     ; 0.755      ;
; 0.610 ; Registerfile:comb_103|registrador[2][2]                                                                            ; Parallel_OUT:comb_110|DataOut[2]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 0.762      ;
; 0.641 ; Registerfile:comb_103|registrador[2][0]                                                                            ; Parallel_OUT:comb_110|DataOut[0]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; -0.002     ; 0.791      ;
; 0.645 ; Registerfile:comb_103|registrador[14][2]                                                                           ; Parallel_OUT:comb_110|DataOut[2]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 0.797      ;
; 0.675 ; Registerfile:comb_103|registrador[1][4]                                                                            ; Parallel_OUT:comb_110|DataOut[4]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 0.827      ;
; 0.684 ; Registerfile:comb_103|registrador[2][3]                                                                            ; Parallel_OUT:comb_110|DataOut[3]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 0.836      ;
; 0.690 ; Registerfile:comb_103|registrador[1][5]                                                                            ; Parallel_OUT:comb_110|DataOut[5]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 0.842      ;
; 0.696 ; Registerfile:comb_103|registrador[1][6]                                                                            ; Parallel_OUT:comb_110|DataOut[6]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.001      ; 0.849      ;
; 0.716 ; PC:comb_102|PCout[7]                                                                                               ; PC:comb_102|PCout[7]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 0.868      ;
; 0.744 ; Registerfile:comb_103|registrador[11][0]                                                                           ; Parallel_OUT:comb_110|DataOut[0]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 0.896      ;
; 0.751 ; Registerfile:comb_103|registrador[9][1]                                                                            ; Parallel_OUT:comb_110|DataOut[1]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; -0.001     ; 0.902      ;
; 0.771 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[14][1] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 1.869      ; 2.914      ;
; 0.772 ; Registerfile:comb_103|registrador[1][1]                                                                            ; Parallel_OUT:comb_110|DataOut[1]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; -0.004     ; 0.920      ;
; 0.776 ; Registerfile:comb_103|registrador[1][2]                                                                            ; Parallel_OUT:comb_110|DataOut[2]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 0.928      ;
; 0.805 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[14][0] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 1.868      ; 2.947      ;
; 0.808 ; PC:comb_102|PCout[5]                                                                                               ; PC:comb_102|PCout[5]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 0.960      ;
; 0.809 ; Registerfile:comb_103|registrador[1][0]                                                                            ; Parallel_OUT:comb_110|DataOut[0]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; -0.002     ; 0.959      ;
; 0.811 ; PC:comb_102|PCout[1]                                                                                               ; PC:comb_102|PCout[1]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 0.963      ;
; 0.813 ; PC:comb_102|PCout[2]                                                                                               ; PC:comb_102|PCout[2]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 0.965      ;
; 0.814 ; Registerfile:comb_103|registrador[9][5]                                                                            ; Parallel_OUT:comb_110|DataOut[5]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.003      ; 0.969      ;
; 0.829 ; PC:comb_102|PCout[0]                                                                                               ; PC:comb_102|PCout[0]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 0.981      ;
; 0.829 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[5][2]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 1.869      ; 2.972      ;
; 0.830 ; Registerfile:comb_103|registrador[11][1]                                                                           ; Parallel_OUT:comb_110|DataOut[1]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 0.982      ;
; 0.833 ; Registerfile:comb_103|registrador[1][3]                                                                            ; Parallel_OUT:comb_110|DataOut[3]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 0.985      ;
; 0.837 ; PC:comb_102|PCout[3]                                                                                               ; PC:comb_102|PCout[3]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 0.989      ;
; 0.841 ; Registerfile:comb_103|registrador[15][1]                                                                           ; Parallel_OUT:comb_110|DataOut[1]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; -0.003     ; 0.990      ;
; 0.841 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_102|PCout[6]                     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 1.865      ; 2.980      ;
; 0.842 ; PC:comb_102|PCout[6]                                                                                               ; PC:comb_102|PCout[6]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 0.994      ;
; 0.844 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[7][7]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 1.868      ; 2.986      ;
; 0.862 ; Registerfile:comb_103|registrador[3][3]                                                                            ; Parallel_OUT:comb_110|DataOut[3]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.004      ; 1.018      ;
; 0.874 ; Registerfile:comb_103|registrador[15][3]                                                                           ; Parallel_OUT:comb_110|DataOut[3]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.001      ; 1.027      ;
; 0.887 ; Registerfile:comb_103|registrador[15][5]                                                                           ; Parallel_OUT:comb_110|DataOut[5]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.004      ; 1.043      ;
; 0.895 ; Registerfile:comb_103|registrador[12][2]                                                                           ; Parallel_OUT:comb_110|DataOut[2]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 1.047      ;
; 0.898 ; Registerfile:comb_103|registrador[9][3]                                                                            ; Parallel_OUT:comb_110|DataOut[3]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.003      ; 1.053      ;
; 0.906 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_102|PCout[3]                     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; -0.500       ; 1.865      ; 2.545      ;
; 0.908 ; Registerfile:comb_103|registrador[14][4]                                                                           ; Parallel_OUT:comb_110|DataOut[4]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 1.060      ;
; 0.908 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_102|PCout[2]                     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; -0.500       ; 1.865      ; 2.547      ;
; 0.921 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_102|PCout[1]                     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; -0.500       ; 1.865      ; 2.560      ;
; 0.924 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_102|PCout[0]                     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; -0.500       ; 1.865      ; 2.563      ;
; 0.927 ; PC:comb_102|PCout[4]                                                                                               ; PC:comb_102|PCout[4]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 1.079      ;
; 0.929 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_102|PCout[5]                     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; -0.500       ; 1.865      ; 2.568      ;
; 0.946 ; PC:comb_102|PCout[4]                                                                                               ; PC:comb_102|PCout[5]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 1.098      ;
; 0.956 ; PC:comb_102|PCout[0]                                                                                               ; PC:comb_102|PCout[1]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 1.108      ;
; 0.963 ; PC:comb_102|PCout[5]                                                                                               ; PC:comb_102|PCout[6]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 1.115      ;
; 0.964 ; Registerfile:comb_103|registrador[9][6]                                                                            ; Parallel_OUT:comb_110|DataOut[6]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.004      ; 1.120      ;
; 0.966 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_102|PCout[7]                     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 1.865      ; 3.105      ;
; 0.968 ; PC:comb_102|PCout[2]                                                                                               ; PC:comb_102|PCout[3]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 1.120      ;
; 0.978 ; Registerfile:comb_103|registrador[8][5]                                                                            ; Parallel_OUT:comb_110|DataOut[5]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.003      ; 1.133      ;
; 0.979 ; Registerfile:comb_103|registrador[3][1]                                                                            ; Parallel_OUT:comb_110|DataOut[1]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 1.131      ;
; 0.984 ; PC:comb_102|PCout[6]                                                                                               ; PC:comb_102|PCout[7]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 1.136      ;
; 0.988 ; Registerfile:comb_103|registrador[11][2]                                                                           ; Parallel_OUT:comb_110|DataOut[2]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.003      ; 1.143      ;
; 0.995 ; PC:comb_102|PCout[1]                                                                                               ; PC:comb_102|PCout[2]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 1.147      ;
; 0.996 ; PC:comb_102|PCout[3]                                                                                               ; PC:comb_102|PCout[5]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 1.148      ;
; 0.998 ; PC:comb_102|PCout[4]                                                                                               ; PC:comb_102|PCout[6]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 1.150      ;
; 1.000 ; PC:comb_102|PCout[5]                                                                                               ; PC:comb_102|PCout[7]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 1.152      ;
; 1.006 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[12][4] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 1.868      ; 3.148      ;
; 1.006 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; PC:comb_102|PCout[4]                     ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; -0.500       ; 1.865      ; 2.645      ;
; 1.020 ; Registerfile:comb_103|registrador[8][0]                                                                            ; Parallel_OUT:comb_110|DataOut[0]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; -0.001     ; 1.171      ;
; 1.022 ; PC:comb_102|PCout[2]                                                                                               ; PC:comb_102|PCout[5]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 1.174      ;
; 1.028 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[7][3]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 1.869      ; 3.171      ;
; 1.031 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[5][0]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 1.866      ; 3.171      ;
; 1.035 ; PC:comb_102|PCout[4]                                                                                               ; PC:comb_102|PCout[7]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 1.187      ;
; 1.041 ; PC:comb_102|PCout[0]                                                                                               ; PC:comb_102|PCout[2]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 1.193      ;
; 1.047 ; PC:comb_102|PCout[1]                                                                                               ; PC:comb_102|PCout[3]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 1.199      ;
; 1.048 ; PC:comb_102|PCout[3]                                                                                               ; PC:comb_102|PCout[6]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 1.200      ;
; 1.051 ; Registerfile:comb_103|registrador[14][6]                                                                           ; Parallel_OUT:comb_110|DataOut[6]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.002      ; 1.205      ;
; 1.056 ; Registerfile:comb_103|registrador[9][0]                                                                            ; Parallel_OUT:comb_110|DataOut[0]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; -0.001     ; 1.207      ;
; 1.062 ; Registerfile:comb_103|registrador[15][0]                                                                           ; Parallel_OUT:comb_110|DataOut[0]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; -0.003     ; 1.211      ;
; 1.069 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[11][0] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 1.865      ; 3.208      ;
; 1.074 ; PC:comb_102|PCout[2]                                                                                               ; PC:comb_102|PCout[6]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 1.226      ;
; 1.080 ; PC:comb_102|PCout[3]                                                                                               ; PC:comb_102|PCout[4]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 1.232      ;
; 1.085 ; PC:comb_102|PCout[3]                                                                                               ; PC:comb_102|PCout[7]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 1.237      ;
; 1.090 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[7][0]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 1.867      ; 3.231      ;
; 1.092 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[3][0]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 1.867      ; 3.233      ;
; 1.093 ; PC:comb_102|PCout[0]                                                                                               ; PC:comb_102|PCout[3]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 1.245      ;
; 1.095 ; Registerfile:comb_103|registrador[8][1]                                                                            ; Parallel_OUT:comb_110|DataOut[1]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; -0.001     ; 1.246      ;
; 1.095 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[1][0]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 1.867      ; 3.236      ;
; 1.095 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[2][0]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 1.867      ; 3.236      ;
; 1.095 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[12][7] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 1.868      ; 3.237      ;
; 1.098 ; Registerfile:comb_103|registrador[3][5]                                                                            ; Parallel_OUT:comb_110|DataOut[5]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.004      ; 1.254      ;
; 1.101 ; PC:comb_102|PCout[1]                                                                                               ; PC:comb_102|PCout[5]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 1.253      ;
; 1.106 ; PC:comb_102|PCout[2]                                                                                               ; PC:comb_102|PCout[4]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 1.258      ;
; 1.111 ; PC:comb_102|PCout[2]                                                                                               ; PC:comb_102|PCout[7]                     ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 1.263      ;
; 1.119 ; Registerfile:comb_103|registrador[3][6]                                                                            ; Parallel_OUT:comb_110|DataOut[6]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.000      ; 1.271      ;
; 1.120 ; Registerfile:comb_103|registrador[8][2]                                                                            ; Parallel_OUT:comb_110|DataOut[2]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.002      ; 1.274      ;
; 1.124 ; Registerfile:comb_103|registrador[8][4]                                                                            ; Parallel_OUT:comb_110|DataOut[4]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.003      ; 1.279      ;
; 1.125 ; Registerfile:comb_103|registrador[8][6]                                                                            ; Parallel_OUT:comb_110|DataOut[6]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.004      ; 1.281      ;
; 1.125 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[13][0] ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 1.865      ; 3.264      ;
; 1.137 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[4][0]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 1.865      ; 3.276      ;
; 1.138 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Registerfile:comb_103|registrador[6][0]  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 1.865      ; 3.277      ;
; 1.147 ; Registerfile:comb_103|registrador[5][4]                                                                            ; Parallel_OUT:comb_110|DataOut[4]         ; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida ; 0.000        ; 0.003      ; 1.302      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:comb_106|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a6~porta_address_reg7 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:u5|LCD_Controller:u0|Cont[0]                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:u5|LCD_Controller:u0|Cont[0]                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:u5|LCD_Controller:u0|Cont[1]                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:u5|LCD_Controller:u0|Cont[1]                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:u5|LCD_Controller:u0|Cont[2]                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:u5|LCD_Controller:u0|Cont[2]                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:u5|LCD_Controller:u0|Cont[3]                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:u5|LCD_Controller:u0|Cont[3]                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:u5|LCD_Controller:u0|Cont[4]                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:u5|LCD_Controller:u0|Cont[4]                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:u5|LCD_Controller:u0|LCD_EN                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:u5|LCD_Controller:u0|LCD_EN                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:u5|LCD_Controller:u0|ST.00                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:u5|LCD_Controller:u0|ST.00                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:u5|LCD_Controller:u0|ST.01                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:u5|LCD_Controller:u0|ST.01                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:u5|LCD_Controller:u0|ST.10                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0'                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                              ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+
; -0.979 ; -0.979       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_105|ULAResult[0]        ;
; -0.979 ; -0.979       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_105|ULAResult[0]        ;
; -0.979 ; -0.979       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_105|ULAResult[1]        ;
; -0.979 ; -0.979       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_105|ULAResult[1]        ;
; -0.979 ; -0.979       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_105|ULAResult[2]        ;
; -0.979 ; -0.979       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_105|ULAResult[2]        ;
; -0.979 ; -0.979       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_105|ULAResult[3]        ;
; -0.979 ; -0.979       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_105|ULAResult[3]        ;
; -0.979 ; -0.979       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_105|ULAResult[4]        ;
; -0.979 ; -0.979       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_105|ULAResult[4]        ;
; -0.979 ; -0.979       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_105|ULAResult[5]        ;
; -0.979 ; -0.979       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_105|ULAResult[5]        ;
; -0.979 ; -0.979       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_105|ULAResult[6]        ;
; -0.979 ; -0.979       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_105|ULAResult[6]        ;
; -0.979 ; -0.979       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_105|ULAResult[7]        ;
; -0.979 ; -0.979       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_105|ULAResult[7]        ;
; -0.979 ; -0.979       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|Mux10~0clkctrl|inclk[0] ;
; -0.979 ; -0.979       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|Mux10~0clkctrl|inclk[0] ;
; -0.979 ; -0.979       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|Mux10~0clkctrl|outclk   ;
; -0.979 ; -0.979       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|Mux10~0clkctrl|outclk   ;
; -0.979 ; -0.979       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|Mux10~0|combout         ;
; -0.979 ; -0.979       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|Mux10~0|combout         ;
; -0.979 ; -0.979       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|ULAResult[0]|datac      ;
; -0.979 ; -0.979       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|ULAResult[0]|datac      ;
; -0.979 ; -0.979       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|ULAResult[1]|datad      ;
; -0.979 ; -0.979       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|ULAResult[1]|datad      ;
; -0.979 ; -0.979       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|ULAResult[2]|datad      ;
; -0.979 ; -0.979       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|ULAResult[2]|datad      ;
; -0.979 ; -0.979       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|ULAResult[3]|datad      ;
; -0.979 ; -0.979       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|ULAResult[3]|datad      ;
; -0.979 ; -0.979       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|ULAResult[4]|datac      ;
; -0.979 ; -0.979       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|ULAResult[4]|datac      ;
; -0.979 ; -0.979       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|ULAResult[5]|datac      ;
; -0.979 ; -0.979       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|ULAResult[5]|datac      ;
; -0.979 ; -0.979       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|ULAResult[6]|datac      ;
; -0.979 ; -0.979       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|ULAResult[6]|datac      ;
; -0.979 ; -0.979       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|ULAResult[7]|datac      ;
; -0.979 ; -0.979       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|ULAResult[7]|datac      ;
; -0.904 ; -0.904       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_105|FlagZ               ;
; -0.904 ; -0.904       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; ULA:comb_105|FlagZ               ;
; -0.904 ; -0.904       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|FlagZ|dataa             ;
; -0.904 ; -0.904       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|FlagZ|dataa             ;
; -0.904 ; -0.904       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|Mux2~0|combout          ;
; -0.904 ; -0.904       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|Mux2~0|combout          ;
; -0.843 ; -0.843       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_104|WideOr5|combout         ;
; -0.843 ; -0.843       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_104|WideOr5|combout         ;
; -0.843 ; -0.843       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|Mux10~0|datab           ;
; -0.843 ; -0.843       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|Mux10~0|datab           ;
; -0.843 ; -0.843       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|Mux2~0|datac            ;
; -0.843 ; -0.843       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|Mux2~0|datac            ;
; -0.772 ; -0.772       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_105|FlagZ               ;
; -0.772 ; -0.772       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_105|FlagZ               ;
; -0.772 ; -0.772       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|FlagZ|dataa             ;
; -0.772 ; -0.772       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|FlagZ|dataa             ;
; -0.772 ; -0.772       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|Mux2~0|combout          ;
; -0.772 ; -0.772       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|Mux2~0|combout          ;
; -0.744 ; -0.744       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_105|ULAResult[0]        ;
; -0.744 ; -0.744       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_105|ULAResult[0]        ;
; -0.744 ; -0.744       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_105|ULAResult[1]        ;
; -0.744 ; -0.744       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_105|ULAResult[1]        ;
; -0.744 ; -0.744       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_105|ULAResult[2]        ;
; -0.744 ; -0.744       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_105|ULAResult[2]        ;
; -0.744 ; -0.744       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_105|ULAResult[3]        ;
; -0.744 ; -0.744       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_105|ULAResult[3]        ;
; -0.744 ; -0.744       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_105|ULAResult[4]        ;
; -0.744 ; -0.744       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_105|ULAResult[4]        ;
; -0.744 ; -0.744       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_105|ULAResult[5]        ;
; -0.744 ; -0.744       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_105|ULAResult[5]        ;
; -0.744 ; -0.744       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_105|ULAResult[6]        ;
; -0.744 ; -0.744       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_105|ULAResult[6]        ;
; -0.744 ; -0.744       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_105|ULAResult[7]        ;
; -0.744 ; -0.744       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; ULA:comb_105|ULAResult[7]        ;
; -0.744 ; -0.744       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|Mux10~0clkctrl|inclk[0] ;
; -0.744 ; -0.744       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|Mux10~0clkctrl|inclk[0] ;
; -0.744 ; -0.744       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|Mux10~0clkctrl|outclk   ;
; -0.744 ; -0.744       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|Mux10~0clkctrl|outclk   ;
; -0.744 ; -0.744       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|Mux10~0|combout         ;
; -0.744 ; -0.744       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|Mux10~0|combout         ;
; -0.744 ; -0.744       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|ULAResult[0]|datac      ;
; -0.744 ; -0.744       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|ULAResult[0]|datac      ;
; -0.744 ; -0.744       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|ULAResult[1]|datad      ;
; -0.744 ; -0.744       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|ULAResult[1]|datad      ;
; -0.744 ; -0.744       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|ULAResult[2]|datad      ;
; -0.744 ; -0.744       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|ULAResult[2]|datad      ;
; -0.744 ; -0.744       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|ULAResult[3]|datad      ;
; -0.744 ; -0.744       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|ULAResult[3]|datad      ;
; -0.744 ; -0.744       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|ULAResult[4]|datac      ;
; -0.744 ; -0.744       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|ULAResult[4]|datac      ;
; -0.744 ; -0.744       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|ULAResult[5]|datac      ;
; -0.744 ; -0.744       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|ULAResult[5]|datac      ;
; -0.744 ; -0.744       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|ULAResult[6]|datac      ;
; -0.744 ; -0.744       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|ULAResult[6]|datac      ;
; -0.744 ; -0.744       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|ULAResult[7]|datac      ;
; -0.744 ; -0.744       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; comb_105|ULAResult[7]|datac      ;
; -0.609 ; -0.609       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_104|WideOr3|combout         ;
; -0.609 ; -0.609       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_104|WideOr3|combout         ;
; -0.609 ; -0.609       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|Mux10~0|datac           ;
; -0.609 ; -0.609       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|Mux10~0|datac           ;
; -0.609 ; -0.609       ; 0.000          ; High Pulse Width ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|Mux2~0|datab            ;
; -0.609 ; -0.609       ; 0.000          ; Low Pulse Width  ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; comb_105|Mux2~0|datab            ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_divisor:comb_101|CLK_saida'                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; PC:comb_102|PCout[0]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; PC:comb_102|PCout[0]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; PC:comb_102|PCout[1]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; PC:comb_102|PCout[1]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; PC:comb_102|PCout[2]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; PC:comb_102|PCout[2]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; PC:comb_102|PCout[3]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; PC:comb_102|PCout[3]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; PC:comb_102|PCout[4]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; PC:comb_102|PCout[4]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; PC:comb_102|PCout[5]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; PC:comb_102|PCout[5]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; PC:comb_102|PCout[6]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; PC:comb_102|PCout[6]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; PC:comb_102|PCout[7]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; PC:comb_102|PCout[7]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Parallel_OUT:comb_110|DataOut[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Parallel_OUT:comb_110|DataOut[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Parallel_OUT:comb_110|DataOut[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Parallel_OUT:comb_110|DataOut[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Parallel_OUT:comb_110|DataOut[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Parallel_OUT:comb_110|DataOut[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Parallel_OUT:comb_110|DataOut[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Parallel_OUT:comb_110|DataOut[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Parallel_OUT:comb_110|DataOut[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Parallel_OUT:comb_110|DataOut[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Parallel_OUT:comb_110|DataOut[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Parallel_OUT:comb_110|DataOut[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Parallel_OUT:comb_110|DataOut[6]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Parallel_OUT:comb_110|DataOut[6]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[10][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[10][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[10][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[10][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[10][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[10][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[10][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[10][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[10][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[10][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[10][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[10][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[10][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[10][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[10][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[10][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[11][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[11][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[11][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[11][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[11][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[11][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[11][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[11][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[11][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[11][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[11][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[11][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[11][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[11][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[11][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[11][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[12][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[12][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[12][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[12][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[12][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[12][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[12][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[12][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[12][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[12][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[12][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[12][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[12][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[12][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[12][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[12][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[13][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[13][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[13][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[13][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[13][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[13][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[13][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[13][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[13][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[13][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[13][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[13][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[13][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[13][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[13][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[13][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[14][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[14][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[14][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[14][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[14][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_divisor:comb_101|CLK_saida ; Rise       ; Registerfile:comb_103|registrador[14][2] ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+
; SW[*]     ; clock_divisor:comb_101|CLK_saida ; 0.918 ; 0.918 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[0]    ; clock_divisor:comb_101|CLK_saida ; 0.479 ; 0.479 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[1]    ; clock_divisor:comb_101|CLK_saida ; 0.494 ; 0.494 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[2]    ; clock_divisor:comb_101|CLK_saida ; 0.387 ; 0.387 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[3]    ; clock_divisor:comb_101|CLK_saida ; 0.664 ; 0.664 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[4]    ; clock_divisor:comb_101|CLK_saida ; 0.918 ; 0.918 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[5]    ; clock_divisor:comb_101|CLK_saida ; 0.454 ; 0.454 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[6]    ; clock_divisor:comb_101|CLK_saida ; 0.573 ; 0.573 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[7]    ; clock_divisor:comb_101|CLK_saida ; 0.629 ; 0.629 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+
; SW[*]     ; clock_divisor:comb_101|CLK_saida ; 0.382  ; 0.382  ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[0]    ; clock_divisor:comb_101|CLK_saida ; 0.119  ; 0.119  ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[1]    ; clock_divisor:comb_101|CLK_saida ; 0.257  ; 0.257  ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[2]    ; clock_divisor:comb_101|CLK_saida ; 0.382  ; 0.382  ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[3]    ; clock_divisor:comb_101|CLK_saida ; -0.161 ; -0.161 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[4]    ; clock_divisor:comb_101|CLK_saida ; -0.232 ; -0.232 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[5]    ; clock_divisor:comb_101|CLK_saida ; 0.130  ; 0.130  ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[6]    ; clock_divisor:comb_101|CLK_saida ; -0.185 ; -0.185 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[7]    ; clock_divisor:comb_101|CLK_saida ; 0.206  ; 0.206  ; Rise       ; clock_divisor:comb_101|CLK_saida ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+
; LCD_DATA[*]  ; CLOCK_50                         ; 4.913 ; 4.913 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[0] ; CLOCK_50                         ; 4.527 ; 4.527 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[1] ; CLOCK_50                         ; 4.436 ; 4.436 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[2] ; CLOCK_50                         ; 4.913 ; 4.913 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[3] ; CLOCK_50                         ; 4.429 ; 4.429 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[4] ; CLOCK_50                         ; 4.362 ; 4.362 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[5] ; CLOCK_50                         ; 4.319 ; 4.319 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[6] ; CLOCK_50                         ; 4.414 ; 4.414 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[7] ; CLOCK_50                         ; 4.268 ; 4.268 ; Rise       ; CLOCK_50                         ;
; LCD_EN       ; CLOCK_50                         ; 4.127 ; 4.127 ; Rise       ; CLOCK_50                         ;
; LCD_RS       ; CLOCK_50                         ; 4.278 ; 4.278 ; Rise       ; CLOCK_50                         ;
; HEX0[*]      ; clock_divisor:comb_101|CLK_saida ; 4.863 ; 4.863 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[0]     ; clock_divisor:comb_101|CLK_saida ; 4.471 ; 4.471 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[1]     ; clock_divisor:comb_101|CLK_saida ; 4.438 ; 4.438 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[2]     ; clock_divisor:comb_101|CLK_saida ; 4.443 ; 4.443 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[3]     ; clock_divisor:comb_101|CLK_saida ; 4.863 ; 4.863 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[4]     ; clock_divisor:comb_101|CLK_saida ; 4.427 ; 4.427 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[5]     ; clock_divisor:comb_101|CLK_saida ; 4.455 ; 4.455 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[6]     ; clock_divisor:comb_101|CLK_saida ; 4.669 ; 4.669 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+
; LCD_DATA[*]  ; CLOCK_50                         ; 4.268 ; 4.268 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[0] ; CLOCK_50                         ; 4.527 ; 4.527 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[1] ; CLOCK_50                         ; 4.436 ; 4.436 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[2] ; CLOCK_50                         ; 4.913 ; 4.913 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[3] ; CLOCK_50                         ; 4.429 ; 4.429 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[4] ; CLOCK_50                         ; 4.362 ; 4.362 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[5] ; CLOCK_50                         ; 4.319 ; 4.319 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[6] ; CLOCK_50                         ; 4.414 ; 4.414 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[7] ; CLOCK_50                         ; 4.268 ; 4.268 ; Rise       ; CLOCK_50                         ;
; LCD_EN       ; CLOCK_50                         ; 4.127 ; 4.127 ; Rise       ; CLOCK_50                         ;
; LCD_RS       ; CLOCK_50                         ; 4.278 ; 4.278 ; Rise       ; CLOCK_50                         ;
; HEX0[*]      ; clock_divisor:comb_101|CLK_saida ; 4.427 ; 4.427 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[0]     ; clock_divisor:comb_101|CLK_saida ; 4.471 ; 4.471 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[1]     ; clock_divisor:comb_101|CLK_saida ; 4.438 ; 4.438 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[2]     ; clock_divisor:comb_101|CLK_saida ; 4.443 ; 4.443 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[3]     ; clock_divisor:comb_101|CLK_saida ; 4.863 ; 4.863 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[4]     ; clock_divisor:comb_101|CLK_saida ; 4.427 ; 4.427 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[5]     ; clock_divisor:comb_101|CLK_saida ; 4.455 ; 4.455 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[6]     ; clock_divisor:comb_101|CLK_saida ; 4.669 ; 4.669 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 2.994 ;    ;    ; 2.994 ;
; SW[1]      ; LEDR[1]     ; 2.920 ;    ;    ; 2.920 ;
; SW[2]      ; LEDR[2]     ; 3.128 ;    ;    ; 3.128 ;
; SW[3]      ; LEDR[3]     ; 2.915 ;    ;    ; 2.915 ;
; SW[4]      ; LEDR[4]     ; 2.842 ;    ;    ; 2.842 ;
; SW[5]      ; LEDR[5]     ; 3.060 ;    ;    ; 3.060 ;
; SW[6]      ; LEDR[6]     ; 2.870 ;    ;    ; 2.870 ;
; SW[7]      ; LEDR[7]     ; 3.467 ;    ;    ; 3.467 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 2.994 ;    ;    ; 2.994 ;
; SW[1]      ; LEDR[1]     ; 2.920 ;    ;    ; 2.920 ;
; SW[2]      ; LEDR[2]     ; 3.128 ;    ;    ; 3.128 ;
; SW[3]      ; LEDR[3]     ; 2.915 ;    ;    ; 2.915 ;
; SW[4]      ; LEDR[4]     ; 2.842 ;    ;    ; 2.842 ;
; SW[5]      ; LEDR[5]     ; 3.060 ;    ;    ; 3.060 ;
; SW[6]      ; LEDR[6]     ; 2.870 ;    ;    ; 2.870 ;
; SW[7]      ; LEDR[7]     ; 3.467 ;    ;    ; 3.467 ;
+------------+-------------+-------+----+----+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                                                                                               ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                                    ; -11.708   ; -5.670  ; N/A      ; N/A     ; -2.814              ;
;  CLOCK_50                                                                                                           ; -11.079   ; -2.550  ; N/A      ; N/A     ; -2.000              ;
;  RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -6.299    ; -5.670  ; N/A      ; N/A     ; -2.814              ;
;  clock_divisor:comb_101|CLK_saida                                                                                   ; -11.708   ; 0.406   ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                                                                                                     ; -1847.43  ; -50.803 ; 0.0      ; 0.0     ; -739.33             ;
;  CLOCK_50                                                                                                           ; -307.933  ; -2.550  ; N/A      ; N/A     ; -223.916            ;
;  RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; -53.066   ; -48.253 ; N/A      ; N/A     ; -380.414            ;
;  clock_divisor:comb_101|CLK_saida                                                                                   ; -1486.431 ; 0.000   ; N/A      ; N/A     ; -135.000            ;
+---------------------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+
; SW[*]     ; clock_divisor:comb_101|CLK_saida ; 2.495 ; 2.495 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[0]    ; clock_divisor:comb_101|CLK_saida ; 1.670 ; 1.670 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[1]    ; clock_divisor:comb_101|CLK_saida ; 1.712 ; 1.712 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[2]    ; clock_divisor:comb_101|CLK_saida ; 1.468 ; 1.468 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[3]    ; clock_divisor:comb_101|CLK_saida ; 1.857 ; 1.857 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[4]    ; clock_divisor:comb_101|CLK_saida ; 2.495 ; 2.495 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[5]    ; clock_divisor:comb_101|CLK_saida ; 1.574 ; 1.574 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[6]    ; clock_divisor:comb_101|CLK_saida ; 1.816 ; 1.816 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[7]    ; clock_divisor:comb_101|CLK_saida ; 2.039 ; 2.039 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+
; SW[*]     ; clock_divisor:comb_101|CLK_saida ; 0.382  ; 0.382  ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[0]    ; clock_divisor:comb_101|CLK_saida ; 0.119  ; 0.119  ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[1]    ; clock_divisor:comb_101|CLK_saida ; 0.257  ; 0.257  ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[2]    ; clock_divisor:comb_101|CLK_saida ; 0.382  ; 0.382  ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[3]    ; clock_divisor:comb_101|CLK_saida ; -0.161 ; -0.161 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[4]    ; clock_divisor:comb_101|CLK_saida ; -0.232 ; -0.232 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[5]    ; clock_divisor:comb_101|CLK_saida ; 0.130  ; 0.130  ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[6]    ; clock_divisor:comb_101|CLK_saida ; -0.185 ; -0.185 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  SW[7]    ; clock_divisor:comb_101|CLK_saida ; 0.206  ; 0.206  ; Rise       ; clock_divisor:comb_101|CLK_saida ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+
; LCD_DATA[*]  ; CLOCK_50                         ; 8.886 ; 8.886 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[0] ; CLOCK_50                         ; 8.329 ; 8.329 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[1] ; CLOCK_50                         ; 7.973 ; 7.973 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[2] ; CLOCK_50                         ; 8.886 ; 8.886 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[3] ; CLOCK_50                         ; 8.054 ; 8.054 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[4] ; CLOCK_50                         ; 7.919 ; 7.919 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[5] ; CLOCK_50                         ; 7.828 ; 7.828 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[6] ; CLOCK_50                         ; 8.052 ; 8.052 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[7] ; CLOCK_50                         ; 7.668 ; 7.668 ; Rise       ; CLOCK_50                         ;
; LCD_EN       ; CLOCK_50                         ; 7.426 ; 7.426 ; Rise       ; CLOCK_50                         ;
; LCD_RS       ; CLOCK_50                         ; 7.749 ; 7.749 ; Rise       ; CLOCK_50                         ;
; HEX0[*]      ; clock_divisor:comb_101|CLK_saida ; 8.758 ; 8.758 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[0]     ; clock_divisor:comb_101|CLK_saida ; 8.105 ; 8.105 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[1]     ; clock_divisor:comb_101|CLK_saida ; 8.071 ; 8.071 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[2]     ; clock_divisor:comb_101|CLK_saida ; 8.021 ; 8.021 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[3]     ; clock_divisor:comb_101|CLK_saida ; 8.758 ; 8.758 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[4]     ; clock_divisor:comb_101|CLK_saida ; 7.938 ; 7.938 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[5]     ; clock_divisor:comb_101|CLK_saida ; 8.095 ; 8.095 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[6]     ; clock_divisor:comb_101|CLK_saida ; 8.546 ; 8.546 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+
; LCD_DATA[*]  ; CLOCK_50                         ; 4.268 ; 4.268 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[0] ; CLOCK_50                         ; 4.527 ; 4.527 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[1] ; CLOCK_50                         ; 4.436 ; 4.436 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[2] ; CLOCK_50                         ; 4.913 ; 4.913 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[3] ; CLOCK_50                         ; 4.429 ; 4.429 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[4] ; CLOCK_50                         ; 4.362 ; 4.362 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[5] ; CLOCK_50                         ; 4.319 ; 4.319 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[6] ; CLOCK_50                         ; 4.414 ; 4.414 ; Rise       ; CLOCK_50                         ;
;  LCD_DATA[7] ; CLOCK_50                         ; 4.268 ; 4.268 ; Rise       ; CLOCK_50                         ;
; LCD_EN       ; CLOCK_50                         ; 4.127 ; 4.127 ; Rise       ; CLOCK_50                         ;
; LCD_RS       ; CLOCK_50                         ; 4.278 ; 4.278 ; Rise       ; CLOCK_50                         ;
; HEX0[*]      ; clock_divisor:comb_101|CLK_saida ; 4.427 ; 4.427 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[0]     ; clock_divisor:comb_101|CLK_saida ; 4.471 ; 4.471 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[1]     ; clock_divisor:comb_101|CLK_saida ; 4.438 ; 4.438 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[2]     ; clock_divisor:comb_101|CLK_saida ; 4.443 ; 4.443 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[3]     ; clock_divisor:comb_101|CLK_saida ; 4.863 ; 4.863 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[4]     ; clock_divisor:comb_101|CLK_saida ; 4.427 ; 4.427 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[5]     ; clock_divisor:comb_101|CLK_saida ; 4.455 ; 4.455 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
;  HEX0[6]     ; clock_divisor:comb_101|CLK_saida ; 4.669 ; 4.669 ; Rise       ; clock_divisor:comb_101|CLK_saida ;
+--------------+----------------------------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 5.611 ;    ;    ; 5.611 ;
; SW[1]      ; LEDR[1]     ; 5.398 ;    ;    ; 5.398 ;
; SW[2]      ; LEDR[2]     ; 5.905 ;    ;    ; 5.905 ;
; SW[3]      ; LEDR[3]     ; 5.425 ;    ;    ; 5.425 ;
; SW[4]      ; LEDR[4]     ; 5.280 ;    ;    ; 5.280 ;
; SW[5]      ; LEDR[5]     ; 5.702 ;    ;    ; 5.702 ;
; SW[6]      ; LEDR[6]     ; 5.338 ;    ;    ; 5.338 ;
; SW[7]      ; LEDR[7]     ; 6.319 ;    ;    ; 6.319 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 2.994 ;    ;    ; 2.994 ;
; SW[1]      ; LEDR[1]     ; 2.920 ;    ;    ; 2.920 ;
; SW[2]      ; LEDR[2]     ; 3.128 ;    ;    ; 3.128 ;
; SW[3]      ; LEDR[3]     ; 2.915 ;    ;    ; 2.915 ;
; SW[4]      ; LEDR[4]     ; 2.842 ;    ;    ; 2.842 ;
; SW[5]      ; LEDR[5]     ; 3.060 ;    ;    ; 3.060 ;
; SW[6]      ; LEDR[6]     ; 2.870 ;    ;    ; 2.870 ;
; SW[7]      ; LEDR[7]     ; 3.467 ;    ;    ; 3.467 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                         ; To Clock                                                                                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                                                           ; CLOCK_50                                                                                                           ; 2843     ; 0        ; 0        ; 0        ;
; clock_divisor:comb_101|CLK_saida                                                                                   ; CLOCK_50                                                                                                           ; 179      ; 1        ; 0        ; 0        ;
; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                                                                           ; 22       ; 22       ; 0        ; 0        ;
; CLOCK_50                                                                                                           ; clock_divisor:comb_101|CLK_saida                                                                                   ; 163400   ; 0        ; 0        ; 0        ;
; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida                                                                                   ; 261      ; 0        ; 0        ; 0        ;
; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida                                                                                   ; 20329    ; 20329    ; 0        ; 0        ;
; CLOCK_50                                                                                                           ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 96352    ; 0        ; 96352    ; 0        ;
; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4080     ; 0        ; 4080     ; 0        ;
; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6582     ; 6582     ; 6582     ; 6582     ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                         ; To Clock                                                                                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                                                           ; CLOCK_50                                                                                                           ; 2843     ; 0        ; 0        ; 0        ;
; clock_divisor:comb_101|CLK_saida                                                                                   ; CLOCK_50                                                                                                           ; 179      ; 1        ; 0        ; 0        ;
; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                                                                           ; 22       ; 22       ; 0        ; 0        ;
; CLOCK_50                                                                                                           ; clock_divisor:comb_101|CLK_saida                                                                                   ; 163400   ; 0        ; 0        ; 0        ;
; clock_divisor:comb_101|CLK_saida                                                                                   ; clock_divisor:comb_101|CLK_saida                                                                                   ; 261      ; 0        ; 0        ; 0        ;
; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; clock_divisor:comb_101|CLK_saida                                                                                   ; 20329    ; 20329    ; 0        ; 0        ;
; CLOCK_50                                                                                                           ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 96352    ; 0        ; 96352    ; 0        ;
; clock_divisor:comb_101|CLK_saida                                                                                   ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 4080     ; 0        ; 4080     ; 0        ;
; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; 6582     ; 6582     ; 6582     ; 6582     ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 179   ; 179  ;
; Unconstrained Output Ports      ; 25    ; 25   ;
; Unconstrained Output Port Paths ; 25    ; 25   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Aug 26 15:47:02 2022
Info: Command: quartus_sta Mod_Teste -c Mod_Teste
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Mod_Teste.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name clock_divisor:comb_101|CLK_saida clock_divisor:comb_101|CLK_saida
    Info (332105): create_clock -period 1.000 -name RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  to: comb_107|altsyncram_component|auto_generated|ram_block1a0|portadataout[11]
    Info (332098): Cell: comb_104|WideNor9~10  from: dataa  to: combout
    Info (332098): Cell: comb_104|WideNor9~10  from: datab  to: combout
    Info (332098): Cell: comb_104|WideNor9~10  from: datac  to: combout
    Info (332098): Cell: comb_104|WideNor9~10  from: datad  to: combout
    Info (332098): Cell: comb_105|Mux2~0  from: datac  to: combout
    Info (332098): Cell: comb_105|Mux2~0  from: datad  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -11.708
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -11.708     -1486.431 clock_divisor:comb_101|CLK_saida 
    Info (332119):   -11.079      -307.933 CLOCK_50 
    Info (332119):    -6.299       -53.066 RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -5.670
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.670       -48.253 RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -2.550        -2.550 CLOCK_50 
    Info (332119):     0.620         0.000 clock_divisor:comb_101|CLK_saida 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.814
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.814      -380.414 RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -2.000      -223.916 CLOCK_50 
    Info (332119):    -0.500      -135.000 clock_divisor:comb_101|CLK_saida 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  to: comb_107|altsyncram_component|auto_generated|ram_block1a0|portadataout[11]
    Info (332098): Cell: comb_104|WideNor9~10  from: dataa  to: combout
    Info (332098): Cell: comb_104|WideNor9~10  from: datab  to: combout
    Info (332098): Cell: comb_104|WideNor9~10  from: datac  to: combout
    Info (332098): Cell: comb_104|WideNor9~10  from: datad  to: combout
    Info (332098): Cell: comb_105|Mux2~0  from: datac  to: combout
    Info (332098): Cell: comb_105|Mux2~0  from: datad  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.418
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.418      -685.367 clock_divisor:comb_101|CLK_saida 
    Info (332119):    -5.081      -105.698 CLOCK_50 
    Info (332119):    -2.645       -22.179 RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
Info (332146): Worst-case hold slack is -2.901
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.901       -24.367 RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -1.590        -1.590 CLOCK_50 
    Info (332119):     0.406         0.000 clock_divisor:comb_101|CLK_saida 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -223.916 CLOCK_50 
    Info (332119):    -0.979      -112.504 RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.500      -135.000 clock_divisor:comb_101|CLK_saida 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4560 megabytes
    Info: Processing ended: Fri Aug 26 15:47:04 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


