###############################################################
#  Generated by:      Cadence First Encounter 08.10-s273_1
#  OS:                Linux i686(Host ID localhost.localdomain)
#  Generated on:      Thu Oct 10 04:57:35 2013
#  Command:           optDesign -preCTS
###############################################################
Path 1: MET Setup Check with Pin mips_core/\pc_current_reg[15] /CK 
Endpoint:   mips_core/\pc_current_reg[15] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q  (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.168
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.482
- Arrival Time                  2.838
= Slack Time                   15.644
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |           |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^       |           | 0.000 |       |   0.000 |   15.644 | 
     | in1                           | I ^ -> O ^  | XMHA      | 0.000 | 0.000 |   0.000 |   15.644 | 
     | mips_core/\pc_current_reg[1]  | CK ^ -> Q ^ | QDFFRBEHD | 0.734 | 0.522 |   0.522 |   16.166 | 
     | mips_core/U136                | I2 ^ -> O ^ | AN2CHD    | 0.157 | 0.188 |   0.710 |   16.354 | 
     | mips_core/U134                | I2 ^ -> O ^ | AN2CHD    | 0.167 | 0.151 |   0.862 |   16.505 | 
     | mips_core/U132                | I2 ^ -> O ^ | AN2CHD    | 0.172 | 0.154 |   1.016 |   16.660 | 
     | mips_core/U130                | I2 ^ -> O ^ | AN2CHD    | 0.181 | 0.158 |   1.174 |   16.818 | 
     | mips_core/U128                | I2 ^ -> O ^ | AN2CHD    | 0.214 | 0.174 |   1.349 |   16.993 | 
     | mips_core/U126                | I2 ^ -> O ^ | AN2CHD    | 0.158 | 0.150 |   1.499 |   17.143 | 
     | mips_core/U124                | I2 ^ -> O ^ | AN2CHD    | 0.165 | 0.148 |   1.647 |   17.291 | 
     | mips_core/U122                | I2 ^ -> O ^ | AN2CHD    | 0.146 | 0.140 |   1.787 |   17.431 | 
     | mips_core/U120                | I2 ^ -> O ^ | AN2CHD    | 0.152 | 0.142 |   1.929 |   17.573 | 
     | mips_core/U118                | I2 ^ -> O ^ | AN2CHD    | 0.218 | 0.175 |   2.105 |   17.748 | 
     | mips_core/U115                | I2 ^ -> O ^ | AN2CHD    | 0.150 | 0.150 |   2.255 |   17.899 | 
     | mips_core/U113                | I2 ^ -> O ^ | AN2CHD    | 0.153 | 0.143 |   2.398 |   18.042 | 
     | mips_core/U111                | I2 ^ -> O ^ | AN2CHD    | 0.115 | 0.122 |   2.520 |   18.164 | 
     | mips_core/U110                | I2 ^ -> O v | XOR2CHD   | 0.124 | 0.195 |   2.715 |   18.359 | 
     | mips_core/U51                 | I1 v -> O ^ | ND2DHD    | 0.096 | 0.066 |   2.781 |   18.425 | 
     | mips_core/U49                 | I2 ^ -> O v | ND3CHD    | 0.070 | 0.057 |   2.838 |   18.482 | 
     | mips_core/\pc_current_reg[15] | D v         | QDFFRBEHD | 0.070 | 0.000 |   2.838 |   18.482 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^      |           | 0.000 |       |   0.000 |  -15.644 | 
     | in1                           | I ^ -> O ^ | XMHA      | 0.000 | 0.000 |   0.000 |  -15.644 | 
     | mips_core/\pc_current_reg[15] | CK ^       | QDFFRBEHD | 0.000 | 0.000 |   0.000 |  -15.644 | 
     +---------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin mips_core/\pc_current_reg[14] /CK 
Endpoint:   mips_core/\pc_current_reg[14] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q  (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.170
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.480
- Arrival Time                  2.798
= Slack Time                   15.682
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |           |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^       |           | 0.000 |       |   0.000 |   15.682 | 
     | in1                           | I ^ -> O ^  | XMHA      | 0.000 | 0.000 |   0.000 |   15.682 | 
     | mips_core/\pc_current_reg[1]  | CK ^ -> Q ^ | QDFFRBEHD | 0.734 | 0.522 |   0.522 |   16.205 | 
     | mips_core/U136                | I2 ^ -> O ^ | AN2CHD    | 0.157 | 0.188 |   0.710 |   16.393 | 
     | mips_core/U134                | I2 ^ -> O ^ | AN2CHD    | 0.167 | 0.151 |   0.862 |   16.544 | 
     | mips_core/U132                | I2 ^ -> O ^ | AN2CHD    | 0.172 | 0.154 |   1.016 |   16.698 | 
     | mips_core/U130                | I2 ^ -> O ^ | AN2CHD    | 0.181 | 0.158 |   1.174 |   16.857 | 
     | mips_core/U128                | I2 ^ -> O ^ | AN2CHD    | 0.214 | 0.174 |   1.349 |   17.031 | 
     | mips_core/U126                | I2 ^ -> O ^ | AN2CHD    | 0.158 | 0.150 |   1.499 |   17.181 | 
     | mips_core/U124                | I2 ^ -> O ^ | AN2CHD    | 0.165 | 0.148 |   1.647 |   17.330 | 
     | mips_core/U122                | I2 ^ -> O ^ | AN2CHD    | 0.146 | 0.140 |   1.787 |   17.470 | 
     | mips_core/U120                | I2 ^ -> O ^ | AN2CHD    | 0.152 | 0.142 |   1.930 |   17.612 | 
     | mips_core/U118                | I2 ^ -> O ^ | AN2CHD    | 0.218 | 0.175 |   2.105 |   17.787 | 
     | mips_core/U115                | I2 ^ -> O ^ | AN2CHD    | 0.150 | 0.150 |   2.255 |   17.938 | 
     | mips_core/U113                | I2 ^ -> O ^ | AN2CHD    | 0.153 | 0.143 |   2.398 |   18.080 | 
     | mips_core/U112                | I2 ^ -> O v | XOR2CHD   | 0.127 | 0.208 |   2.606 |   18.288 | 
     | mips_core/U71                 | A2 v -> O ^ | AOI22BHD  | 0.174 | 0.132 |   2.738 |   18.420 | 
     | mips_core/U69                 | I1 ^ -> O v | ND2DHD    | 0.077 | 0.060 |   2.798 |   18.480 | 
     | mips_core/\pc_current_reg[14] | D v         | QDFFRBEHD | 0.077 | 0.000 |   2.798 |   18.480 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^      |           | 0.000 |       |   0.000 |  -15.682 | 
     | in1                           | I ^ -> O ^ | XMHA      | 0.000 | 0.000 |   0.000 |  -15.682 | 
     | mips_core/\pc_current_reg[14] | CK ^       | QDFFRBEHD | 0.000 | 0.000 |   0.000 |  -15.682 | 
     +---------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin mips_core/\pc_current_reg[13] /CK 
Endpoint:   mips_core/\pc_current_reg[13] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q  (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.168
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.482
- Arrival Time                  2.644
= Slack Time                   15.838
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |           |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^       |           | 0.000 |       |   0.000 |   15.838 | 
     | in1                           | I ^ -> O ^  | XMHA      | 0.000 | 0.000 |   0.000 |   15.838 | 
     | mips_core/\pc_current_reg[1]  | CK ^ -> Q ^ | QDFFRBEHD | 0.734 | 0.522 |   0.522 |   16.360 | 
     | mips_core/U136                | I2 ^ -> O ^ | AN2CHD    | 0.157 | 0.188 |   0.710 |   16.548 | 
     | mips_core/U134                | I2 ^ -> O ^ | AN2CHD    | 0.167 | 0.151 |   0.862 |   16.699 | 
     | mips_core/U132                | I2 ^ -> O ^ | AN2CHD    | 0.172 | 0.154 |   1.016 |   16.854 | 
     | mips_core/U130                | I2 ^ -> O ^ | AN2CHD    | 0.181 | 0.158 |   1.174 |   17.012 | 
     | mips_core/U128                | I2 ^ -> O ^ | AN2CHD    | 0.214 | 0.174 |   1.349 |   17.187 | 
     | mips_core/U126                | I2 ^ -> O ^ | AN2CHD    | 0.158 | 0.150 |   1.499 |   17.337 | 
     | mips_core/U124                | I2 ^ -> O ^ | AN2CHD    | 0.165 | 0.148 |   1.647 |   17.485 | 
     | mips_core/U122                | I2 ^ -> O ^ | AN2CHD    | 0.146 | 0.140 |   1.787 |   17.625 | 
     | mips_core/U120                | I2 ^ -> O ^ | AN2CHD    | 0.152 | 0.142 |   1.929 |   17.767 | 
     | mips_core/U118                | I2 ^ -> O ^ | AN2CHD    | 0.218 | 0.175 |   2.105 |   17.942 | 
     | mips_core/U115                | I2 ^ -> O ^ | AN2CHD    | 0.150 | 0.150 |   2.255 |   18.093 | 
     | mips_core/U114                | I2 ^ -> O v | XOR2CHD   | 0.125 | 0.206 |   2.461 |   18.299 | 
     | mips_core/U68                 | A2 v -> O ^ | AOI22BHD  | 0.170 | 0.130 |   2.591 |   18.429 | 
     | mips_core/U66                 | I1 ^ -> O v | ND2DHD    | 0.068 | 0.053 |   2.644 |   18.482 | 
     | mips_core/\pc_current_reg[13] | D v         | QDFFRBEHD | 0.068 | 0.000 |   2.644 |   18.482 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^      |           | 0.000 |       |   0.000 |  -15.838 | 
     | in1                           | I ^ -> O ^ | XMHA      | 0.000 | 0.000 |   0.000 |  -15.838 | 
     | mips_core/\pc_current_reg[13] | CK ^       | QDFFRBEHD | 0.000 | 0.000 |   0.000 |  -15.838 | 
     +---------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin mips_core/\pc_current_reg[12] /CK 
Endpoint:   mips_core/\pc_current_reg[12] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q  (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.169
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.481
- Arrival Time                  2.523
= Slack Time                   15.958
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |           |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^       |           | 0.000 |       |   0.000 |   15.958 | 
     | in1                           | I ^ -> O ^  | XMHA      | 0.000 | 0.000 |   0.000 |   15.958 | 
     | mips_core/\pc_current_reg[1]  | CK ^ -> Q ^ | QDFFRBEHD | 0.734 | 0.522 |   0.522 |   16.481 | 
     | mips_core/U136                | I2 ^ -> O ^ | AN2CHD    | 0.157 | 0.188 |   0.710 |   16.669 | 
     | mips_core/U134                | I2 ^ -> O ^ | AN2CHD    | 0.167 | 0.151 |   0.862 |   16.820 | 
     | mips_core/U132                | I2 ^ -> O ^ | AN2CHD    | 0.172 | 0.154 |   1.016 |   16.974 | 
     | mips_core/U130                | I2 ^ -> O ^ | AN2CHD    | 0.181 | 0.158 |   1.174 |   17.133 | 
     | mips_core/U128                | I2 ^ -> O ^ | AN2CHD    | 0.214 | 0.174 |   1.349 |   17.307 | 
     | mips_core/U126                | I2 ^ -> O ^ | AN2CHD    | 0.158 | 0.150 |   1.499 |   17.457 | 
     | mips_core/U124                | I2 ^ -> O ^ | AN2CHD    | 0.165 | 0.148 |   1.647 |   17.606 | 
     | mips_core/U122                | I2 ^ -> O ^ | AN2CHD    | 0.146 | 0.140 |   1.787 |   17.746 | 
     | mips_core/U120                | I2 ^ -> O ^ | AN2CHD    | 0.152 | 0.142 |   1.929 |   17.888 | 
     | mips_core/U118                | I2 ^ -> O ^ | AN2CHD    | 0.218 | 0.175 |   2.105 |   18.063 | 
     | mips_core/U116                | I2 ^ -> O v | XOR2CHD   | 0.128 | 0.222 |   2.327 |   18.285 | 
     | mips_core/U65                 | A2 v -> O ^ | AOI22BHD  | 0.187 | 0.139 |   2.466 |   18.424 | 
     | mips_core/U63                 | I1 ^ -> O v | ND2DHD    | 0.073 | 0.057 |   2.523 |   18.481 | 
     | mips_core/\pc_current_reg[12] | D v         | QDFFRBEHD | 0.073 | 0.000 |   2.523 |   18.481 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^      |           | 0.000 |       |   0.000 |  -15.958 | 
     | in1                           | I ^ -> O ^ | XMHA      | 0.000 | 0.000 |   0.000 |  -15.958 | 
     | mips_core/\pc_current_reg[12] | CK ^       | QDFFRBEHD | 0.000 | 0.000 |   0.000 |  -15.958 | 
     +---------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin mips_core/\pc_current_reg[11] /CK 
Endpoint:   mips_core/\pc_current_reg[11] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q  (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.169
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.481
- Arrival Time                  2.325
= Slack Time                   16.157
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |           |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^       |           | 0.000 |       |   0.000 |   16.157 | 
     | in1                           | I ^ -> O ^  | XMHA      | 0.000 | 0.000 |   0.000 |   16.157 | 
     | mips_core/\pc_current_reg[1]  | CK ^ -> Q ^ | QDFFRBEHD | 0.734 | 0.522 |   0.522 |   16.679 | 
     | mips_core/U136                | I2 ^ -> O ^ | AN2CHD    | 0.157 | 0.188 |   0.710 |   16.867 | 
     | mips_core/U134                | I2 ^ -> O ^ | AN2CHD    | 0.167 | 0.151 |   0.862 |   17.018 | 
     | mips_core/U132                | I2 ^ -> O ^ | AN2CHD    | 0.172 | 0.154 |   1.016 |   17.173 | 
     | mips_core/U130                | I2 ^ -> O ^ | AN2CHD    | 0.181 | 0.158 |   1.174 |   17.331 | 
     | mips_core/U128                | I2 ^ -> O ^ | AN2CHD    | 0.214 | 0.174 |   1.349 |   17.506 | 
     | mips_core/U126                | I2 ^ -> O ^ | AN2CHD    | 0.158 | 0.150 |   1.499 |   17.656 | 
     | mips_core/U124                | I2 ^ -> O ^ | AN2CHD    | 0.165 | 0.148 |   1.647 |   17.804 | 
     | mips_core/U122                | I2 ^ -> O ^ | AN2CHD    | 0.146 | 0.140 |   1.787 |   17.944 | 
     | mips_core/U120                | I2 ^ -> O ^ | AN2CHD    | 0.152 | 0.142 |   1.930 |   18.086 | 
     | mips_core/U119                | I2 ^ -> O v | XOR2CHD   | 0.126 | 0.209 |   2.138 |   18.295 | 
     | mips_core/U62                 | A2 v -> O ^ | AOI22BHD  | 0.173 | 0.132 |   2.270 |   18.426 | 
     | mips_core/U60                 | I1 ^ -> O v | ND2DHD    | 0.071 | 0.055 |   2.325 |   18.481 | 
     | mips_core/\pc_current_reg[11] | D v         | QDFFRBEHD | 0.071 | 0.000 |   2.325 |   18.481 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^      |           | 0.000 |       |   0.000 |  -16.157 | 
     | in1                           | I ^ -> O ^ | XMHA      | 0.000 | 0.000 |   0.000 |  -16.157 | 
     | mips_core/\pc_current_reg[11] | CK ^       | QDFFRBEHD | 0.000 | 0.000 |   0.000 |  -16.157 | 
     +---------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin mips_core/\pc_current_reg[10] /CK 
Endpoint:   mips_core/\pc_current_reg[10] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q  (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.168
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.482
- Arrival Time                  2.182
= Slack Time                   16.300
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |             |           |       |       |  Time   |   Time   | 
     |-------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^       |           | 0.000 |       |   0.000 |   16.300 | 
     | in1                           | I ^ -> O ^  | XMHA      | 0.000 | 0.000 |   0.000 |   16.300 | 
     | mips_core/\pc_current_reg[1]  | CK ^ -> Q ^ | QDFFRBEHD | 0.734 | 0.522 |   0.522 |   16.822 | 
     | mips_core/U136                | I2 ^ -> O ^ | AN2CHD    | 0.157 | 0.188 |   0.710 |   17.010 | 
     | mips_core/U134                | I2 ^ -> O ^ | AN2CHD    | 0.167 | 0.151 |   0.862 |   17.161 | 
     | mips_core/U132                | I2 ^ -> O ^ | AN2CHD    | 0.172 | 0.154 |   1.016 |   17.316 | 
     | mips_core/U130                | I2 ^ -> O ^ | AN2CHD    | 0.181 | 0.158 |   1.174 |   17.474 | 
     | mips_core/U128                | I2 ^ -> O ^ | AN2CHD    | 0.214 | 0.174 |   1.349 |   17.649 | 
     | mips_core/U126                | I2 ^ -> O ^ | AN2CHD    | 0.158 | 0.150 |   1.499 |   17.799 | 
     | mips_core/U124                | I2 ^ -> O ^ | AN2CHD    | 0.165 | 0.148 |   1.647 |   17.947 | 
     | mips_core/U122                | I2 ^ -> O ^ | AN2CHD    | 0.146 | 0.140 |   1.787 |   18.087 | 
     | mips_core/U121                | I2 ^ -> O v | XOR2CHD   | 0.124 | 0.205 |   1.993 |   18.292 | 
     | mips_core/U59                 | A2 v -> O ^ | AOI22BHD  | 0.181 | 0.135 |   2.128 |   18.428 | 
     | mips_core/U57                 | I1 ^ -> O v | ND2DHD    | 0.070 | 0.054 |   2.182 |   18.482 | 
     | mips_core/\pc_current_reg[10] | D v         | QDFFRBEHD | 0.070 | 0.000 |   2.182 |   18.482 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | clk ^      |           | 0.000 |       |   0.000 |  -16.300 | 
     | in1                           | I ^ -> O ^ | XMHA      | 0.000 | 0.000 |   0.000 |  -16.300 | 
     | mips_core/\pc_current_reg[10] | CK ^       | QDFFRBEHD | 0.000 | 0.000 |   0.000 |  -16.300 | 
     +---------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin mips_core/\pc_current_reg[9] /CK 
Endpoint:   mips_core/\pc_current_reg[9] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.168
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.482
- Arrival Time                  2.038
= Slack Time                   16.444
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   16.444 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.000 | 0.000 |   0.000 |   16.444 | 
     | mips_core/\pc_current_reg[1] | CK ^ -> Q ^ | QDFFRBEHD | 0.734 | 0.522 |   0.522 |   16.966 | 
     | mips_core/U136               | I2 ^ -> O ^ | AN2CHD    | 0.157 | 0.188 |   0.710 |   17.154 | 
     | mips_core/U134               | I2 ^ -> O ^ | AN2CHD    | 0.167 | 0.151 |   0.862 |   17.306 | 
     | mips_core/U132               | I2 ^ -> O ^ | AN2CHD    | 0.172 | 0.154 |   1.016 |   17.460 | 
     | mips_core/U130               | I2 ^ -> O ^ | AN2CHD    | 0.181 | 0.158 |   1.174 |   17.618 | 
     | mips_core/U128               | I2 ^ -> O ^ | AN2CHD    | 0.214 | 0.174 |   1.349 |   17.793 | 
     | mips_core/U126               | I2 ^ -> O ^ | AN2CHD    | 0.158 | 0.150 |   1.499 |   17.943 | 
     | mips_core/U124               | I2 ^ -> O ^ | AN2CHD    | 0.165 | 0.148 |   1.647 |   18.091 | 
     | mips_core/U123               | I2 ^ -> O v | XOR2CHD   | 0.124 | 0.208 |   1.855 |   18.299 | 
     | mips_core/U95                | A2 v -> O ^ | AOI22BHD  | 0.170 | 0.130 |   1.985 |   18.429 | 
     | mips_core/U93                | I1 ^ -> O v | ND2DHD    | 0.068 | 0.053 |   2.038 |   18.482 | 
     | mips_core/\pc_current_reg[9] | D v         | QDFFRBEHD | 0.068 | 0.000 |   2.038 |   18.482 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^      |           | 0.000 |       |   0.000 |  -16.444 | 
     | in1                          | I ^ -> O ^ | XMHA      | 0.000 | 0.000 |   0.000 |  -16.444 | 
     | mips_core/\pc_current_reg[9] | CK ^       | QDFFRBEHD | 0.000 | 0.000 |   0.000 |  -16.444 | 
     +--------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin mips_core/\pc_current_reg[8] /CK 
Endpoint:   mips_core/\pc_current_reg[8] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.167
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.483
- Arrival Time                  1.885
= Slack Time                   16.597
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   16.597 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.000 | 0.000 |   0.000 |   16.597 | 
     | mips_core/\pc_current_reg[1] | CK ^ -> Q ^ | QDFFRBEHD | 0.734 | 0.522 |   0.522 |   17.120 | 
     | mips_core/U136               | I2 ^ -> O ^ | AN2CHD    | 0.157 | 0.188 |   0.710 |   17.307 | 
     | mips_core/U134               | I2 ^ -> O ^ | AN2CHD    | 0.167 | 0.151 |   0.862 |   17.459 | 
     | mips_core/U132               | I2 ^ -> O ^ | AN2CHD    | 0.172 | 0.154 |   1.016 |   17.613 | 
     | mips_core/U130               | I2 ^ -> O ^ | AN2CHD    | 0.181 | 0.158 |   1.174 |   17.772 | 
     | mips_core/U128               | I2 ^ -> O ^ | AN2CHD    | 0.214 | 0.174 |   1.349 |   17.946 | 
     | mips_core/U126               | I2 ^ -> O ^ | AN2CHD    | 0.158 | 0.150 |   1.499 |   18.096 | 
     | mips_core/U125               | I2 ^ -> O v | XOR2CHD   | 0.123 | 0.205 |   1.704 |   18.301 | 
     | mips_core/U92                | A2 v -> O ^ | AOI22BHD  | 0.173 | 0.131 |   1.834 |   18.432 | 
     | mips_core/U90                | I1 ^ -> O v | ND2DHD    | 0.065 | 0.051 |   1.885 |   18.483 | 
     | mips_core/\pc_current_reg[8] | D v         | QDFFRBEHD | 0.065 | 0.000 |   1.885 |   18.483 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^      |           | 0.000 |       |   0.000 |  -16.597 | 
     | in1                          | I ^ -> O ^ | XMHA      | 0.000 | 0.000 |   0.000 |  -16.597 | 
     | mips_core/\pc_current_reg[8] | CK ^       | QDFFRBEHD | 0.000 | 0.000 |   0.000 |  -16.597 | 
     +--------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin mips_core/\pc_current_reg[7] /CK 
Endpoint:   mips_core/\pc_current_reg[7] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.168
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.482
- Arrival Time                  1.755
= Slack Time                   16.727
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   16.727 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.000 | 0.000 |   0.000 |   16.727 | 
     | mips_core/\pc_current_reg[1] | CK ^ -> Q ^ | QDFFRBEHD | 0.734 | 0.522 |   0.522 |   17.249 | 
     | mips_core/U136               | I2 ^ -> O ^ | AN2CHD    | 0.157 | 0.188 |   0.710 |   17.437 | 
     | mips_core/U134               | I2 ^ -> O ^ | AN2CHD    | 0.167 | 0.151 |   0.862 |   17.589 | 
     | mips_core/U132               | I2 ^ -> O ^ | AN2CHD    | 0.172 | 0.154 |   1.016 |   17.743 | 
     | mips_core/U130               | I2 ^ -> O ^ | AN2CHD    | 0.181 | 0.158 |   1.174 |   17.901 | 
     | mips_core/U128               | I2 ^ -> O ^ | AN2CHD    | 0.214 | 0.174 |   1.349 |   18.076 | 
     | mips_core/U127               | I2 ^ -> O v | XOR2CHD   | 0.128 | 0.218 |   1.567 |   18.294 | 
     | mips_core/U89                | A2 v -> O ^ | AOI22BHD  | 0.179 | 0.135 |   1.702 |   18.428 | 
     | mips_core/U87                | I1 ^ -> O v | ND2DHD    | 0.069 | 0.053 |   1.755 |   18.482 | 
     | mips_core/\pc_current_reg[7] | D v         | QDFFRBEHD | 0.069 | 0.000 |   1.755 |   18.482 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^      |           | 0.000 |       |   0.000 |  -16.727 | 
     | in1                          | I ^ -> O ^ | XMHA      | 0.000 | 0.000 |   0.000 |  -16.727 | 
     | mips_core/\pc_current_reg[7] | CK ^       | QDFFRBEHD | 0.000 | 0.000 |   0.000 |  -16.727 | 
     +--------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin mips_core/\pc_current_reg[6] /CK 
Endpoint:   mips_core/\pc_current_reg[6] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.168
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.482
- Arrival Time                  1.581
= Slack Time                   16.901
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   16.901 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.000 | 0.000 |   0.000 |   16.901 | 
     | mips_core/\pc_current_reg[1] | CK ^ -> Q ^ | QDFFRBEHD | 0.734 | 0.522 |   0.522 |   17.423 | 
     | mips_core/U136               | I2 ^ -> O ^ | AN2CHD    | 0.157 | 0.188 |   0.710 |   17.611 | 
     | mips_core/U134               | I2 ^ -> O ^ | AN2CHD    | 0.167 | 0.151 |   0.862 |   17.763 | 
     | mips_core/U132               | I2 ^ -> O ^ | AN2CHD    | 0.172 | 0.154 |   1.016 |   17.917 | 
     | mips_core/U130               | I2 ^ -> O ^ | AN2CHD    | 0.181 | 0.158 |   1.174 |   18.075 | 
     | mips_core/U129               | I2 ^ -> O v | XOR2CHD   | 0.136 | 0.220 |   1.394 |   18.295 | 
     | mips_core/U86                | A2 v -> O ^ | AOI22BHD  | 0.174 | 0.134 |   1.528 |   18.429 | 
     | mips_core/U84                | I1 ^ -> O v | ND2DHD    | 0.068 | 0.053 |   1.581 |   18.482 | 
     | mips_core/\pc_current_reg[6] | D v         | QDFFRBEHD | 0.068 | 0.000 |   1.581 |   18.482 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^      |           | 0.000 |       |   0.000 |  -16.901 | 
     | in1                          | I ^ -> O ^ | XMHA      | 0.000 | 0.000 |   0.000 |  -16.901 | 
     | mips_core/\pc_current_reg[6] | CK ^       | QDFFRBEHD | 0.000 | 0.000 |   0.000 |  -16.901 | 
     +--------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin mips_core/\pc_current_reg[5] /CK 
Endpoint:   mips_core/\pc_current_reg[5] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.169
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.481
- Arrival Time                  1.431
= Slack Time                   17.050
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   17.050 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.000 | 0.000 |   0.000 |   17.050 | 
     | mips_core/\pc_current_reg[1] | CK ^ -> Q ^ | QDFFRBEHD | 0.734 | 0.522 |   0.522 |   17.573 | 
     | mips_core/U136               | I2 ^ -> O ^ | AN2CHD    | 0.157 | 0.188 |   0.710 |   17.760 | 
     | mips_core/U134               | I2 ^ -> O ^ | AN2CHD    | 0.167 | 0.151 |   0.862 |   17.912 | 
     | mips_core/U132               | I2 ^ -> O ^ | AN2CHD    | 0.172 | 0.154 |   1.016 |   18.066 | 
     | mips_core/U131               | I2 ^ -> O v | XOR2CHD   | 0.132 | 0.215 |   1.231 |   18.281 | 
     | mips_core/U83                | A2 v -> O ^ | AOI22BHD  | 0.197 | 0.145 |   1.376 |   18.426 | 
     | mips_core/U81                | I1 ^ -> O v | ND2DHD    | 0.072 | 0.055 |   1.431 |   18.481 | 
     | mips_core/\pc_current_reg[5] | D v         | QDFFRBEHD | 0.072 | 0.000 |   1.431 |   18.481 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^      |           | 0.000 |       |   0.000 |  -17.050 | 
     | in1                          | I ^ -> O ^ | XMHA      | 0.000 | 0.000 |   0.000 |  -17.050 | 
     | mips_core/\pc_current_reg[5] | CK ^       | QDFFRBEHD | 0.000 | 0.000 |   0.000 |  -17.050 | 
     +--------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin mips_core/\pc_current_reg[4] /CK 
Endpoint:   mips_core/\pc_current_reg[4] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.168
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.482
- Arrival Time                  1.267
= Slack Time                   17.215
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   17.215 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.000 | 0.000 |   0.000 |   17.215 | 
     | mips_core/\pc_current_reg[1] | CK ^ -> Q ^ | QDFFRBEHD | 0.734 | 0.522 |   0.522 |   17.737 | 
     | mips_core/U136               | I2 ^ -> O ^ | AN2CHD    | 0.157 | 0.188 |   0.710 |   17.925 | 
     | mips_core/U134               | I2 ^ -> O ^ | AN2CHD    | 0.167 | 0.151 |   0.862 |   18.076 | 
     | mips_core/U133               | I2 ^ -> O v | XOR2CHD   | 0.132 | 0.216 |   1.077 |   18.292 | 
     | mips_core/U80                | A2 v -> O ^ | AOI22BHD  | 0.181 | 0.137 |   1.214 |   18.429 | 
     | mips_core/U78                | I1 ^ -> O v | ND2DHD    | 0.069 | 0.053 |   1.267 |   18.482 | 
     | mips_core/\pc_current_reg[4] | D v         | QDFFRBEHD | 0.069 | 0.000 |   1.267 |   18.482 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^      |           | 0.000 |       |   0.000 |  -17.215 | 
     | in1                          | I ^ -> O ^ | XMHA      | 0.000 | 0.000 |   0.000 |  -17.215 | 
     | mips_core/\pc_current_reg[4] | CK ^       | QDFFRBEHD | 0.000 | 0.000 |   0.000 |  -17.215 | 
     +--------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin mips_core/\pc_current_reg[3] /CK 
Endpoint:   mips_core/\pc_current_reg[3] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.168
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.482
- Arrival Time                  1.107
= Slack Time                   17.375
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   17.375 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.000 | 0.000 |   0.000 |   17.375 | 
     | mips_core/\pc_current_reg[1] | CK ^ -> Q ^ | QDFFRBEHD | 0.734 | 0.522 |   0.522 |   17.897 | 
     | mips_core/U136               | I2 ^ -> O ^ | AN2CHD    | 0.157 | 0.188 |   0.710 |   18.085 | 
     | mips_core/U135               | I2 ^ -> O v | XOR2CHD   | 0.124 | 0.208 |   0.918 |   18.293 | 
     | mips_core/U77                | A2 v -> O ^ | AOI22BHD  | 0.181 | 0.135 |   1.054 |   18.429 | 
     | mips_core/U75                | I1 ^ -> O v | ND2DHD    | 0.069 | 0.053 |   1.107 |   18.482 | 
     | mips_core/\pc_current_reg[3] | D v         | QDFFRBEHD | 0.069 | 0.000 |   1.107 |   18.482 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^      |           | 0.000 |       |   0.000 |  -17.375 | 
     | in1                          | I ^ -> O ^ | XMHA      | 0.000 | 0.000 |   0.000 |  -17.375 | 
     | mips_core/\pc_current_reg[3] | CK ^       | QDFFRBEHD | 0.000 | 0.000 |   0.000 |  -17.375 | 
     +--------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin mips_core/\pc_current_reg[2] /CK 
Endpoint:   mips_core/\pc_current_reg[2] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[2] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.169
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.481
- Arrival Time                  0.980
= Slack Time                   17.500
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   17.500 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.000 | 0.000 |   0.000 |   17.500 | 
     | mips_core/\pc_current_reg[2] | CK ^ -> Q ^ | QDFFRBEHD | 0.618 | 0.472 |   0.472 |   17.973 | 
     | mips_core/U137               | I1 ^ -> O v | XOR2CHD   | 0.120 | 0.311 |   0.784 |   18.284 | 
     | mips_core/U74                | A2 v -> O ^ | AOI22BHD  | 0.191 | 0.140 |   0.923 |   18.424 | 
     | mips_core/U72                | I1 ^ -> O v | ND2DHD    | 0.074 | 0.057 |   0.980 |   18.481 | 
     | mips_core/\pc_current_reg[2] | D v         | QDFFRBEHD | 0.074 | 0.000 |   0.980 |   18.481 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^      |           | 0.000 |       |   0.000 |  -17.500 | 
     | in1                          | I ^ -> O ^ | XMHA      | 0.000 | 0.000 |   0.000 |  -17.500 | 
     | mips_core/\pc_current_reg[2] | CK ^       | QDFFRBEHD | 0.000 | 0.000 |   0.000 |  -17.500 | 
     +--------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin mips_core/\pc_current_reg[1] /CK 
Endpoint:   mips_core/\pc_current_reg[1] /D (v) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[1] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.169
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.481
- Arrival Time                  0.817
= Slack Time                   17.664
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   17.664 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.000 | 0.000 |   0.000 |   17.664 | 
     | mips_core/\pc_current_reg[1] | CK ^ -> Q ^ | QDFFRBEHD | 0.734 | 0.522 |   0.522 |   18.186 | 
     | mips_core/U108               | I ^ -> O v  | INVDHD    | 0.165 | 0.098 |   0.620 |   18.284 | 
     | mips_core/U98                | A2 v -> O ^ | AOI22BHD  | 0.182 | 0.142 |   0.762 |   18.426 | 
     | mips_core/U96                | I1 ^ -> O v | ND2DHD    | 0.071 | 0.055 |   0.817 |   18.481 | 
     | mips_core/\pc_current_reg[1] | D v         | QDFFRBEHD | 0.071 | 0.000 |   0.817 |   18.481 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^      |           | 0.000 |       |   0.000 |  -17.664 | 
     | in1                          | I ^ -> O ^ | XMHA      | 0.000 | 0.000 |   0.000 |  -17.664 | 
     | mips_core/\pc_current_reg[1] | CK ^       | QDFFRBEHD | 0.000 | 0.000 |   0.000 |  -17.664 | 
     +--------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin mips_core/\pc_current_reg[0] /CK 
Endpoint:   mips_core/\pc_current_reg[0] /D (^) checked with  leading edge of 
'clk'
Beginpoint: mips_core/\pc_current_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.117
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.533
- Arrival Time                  0.726
= Slack Time                   17.806
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^       |           | 0.000 |       |   0.000 |   17.806 | 
     | in1                          | I ^ -> O ^  | XMHA      | 0.000 | 0.000 |   0.000 |   17.806 | 
     | mips_core/\pc_current_reg[0] | CK ^ -> Q ^ | QDFFRBEHD | 0.859 | 0.576 |   0.576 |   18.383 | 
     | mips_core/U105               | I2 ^ -> O v | ND2DHD    | 0.138 | 0.076 |   0.652 |   18.458 | 
     | mips_core/U103               | I1 v -> O ^ | ND3CHD    | 0.105 | 0.074 |   0.726 |   18.533 | 
     | mips_core/\pc_current_reg[0] | D ^         | QDFFRBEHD | 0.105 | 0.000 |   0.726 |   18.533 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | clk ^      |           | 0.000 |       |   0.000 |  -17.806 | 
     | in1                          | I ^ -> O ^ | XMHA      | 0.000 | 0.000 |   0.000 |  -17.806 | 
     | mips_core/\pc_current_reg[0] | CK ^       | QDFFRBEHD | 0.000 | 0.000 |   0.000 |  -17.806 | 
     +--------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin mips_core/datamem/\ram_reg[0][3] /CK 
Endpoint:   mips_core/datamem/\ram_reg[0][3] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[0][3] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.151
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.499
- Arrival Time                  0.358
= Slack Time                   18.140
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |             |         |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^       |         | 0.000 |       |   0.000 |   18.140 | 
     | in1                              | I ^ -> O ^  | XMHA    | 0.000 | 0.000 |   0.000 |   18.140 | 
     | mips_core/datamem/\ram_reg[0][3] | CK ^ -> Q v | QDFFEHD | 0.059 | 0.228 |   0.228 |   18.369 | 
     | mips_core/datamem/U6106          | B1 v -> O v | AO22CHD | 0.060 | 0.130 |   0.358 |   18.499 | 
     | mips_core/datamem/\ram_reg[0][3] | D v         | QDFFEHD | 0.060 | 0.000 |   0.358 |   18.499 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^      |         | 0.000 |       |   0.000 |  -18.140 | 
     | in1                              | I ^ -> O ^ | XMHA    | 0.000 | 0.000 |   0.000 |  -18.140 | 
     | mips_core/datamem/\ram_reg[0][3] | CK ^       | QDFFEHD | 0.000 | 0.000 |   0.000 |  -18.140 | 
     +----------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin mips_core/datamem/\ram_reg[0][8] /CK 
Endpoint:   mips_core/datamem/\ram_reg[0][8] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[0][8] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.151
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.499
- Arrival Time                  0.356
= Slack Time                   18.143
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |             |         |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^       |         | 0.000 |       |   0.000 |   18.143 | 
     | in1                              | I ^ -> O ^  | XMHA    | 0.000 | 0.000 |   0.000 |   18.143 | 
     | mips_core/datamem/\ram_reg[0][8] | CK ^ -> Q v | QDFFEHD | 0.057 | 0.227 |   0.227 |   18.369 | 
     | mips_core/datamem/U6111          | B1 v -> O v | AO22CHD | 0.059 | 0.129 |   0.356 |   18.499 | 
     | mips_core/datamem/\ram_reg[0][8] | D v         | QDFFEHD | 0.059 | 0.000 |   0.356 |   18.499 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^      |         | 0.000 |       |   0.000 |  -18.143 | 
     | in1                              | I ^ -> O ^ | XMHA    | 0.000 | 0.000 |   0.000 |  -18.143 | 
     | mips_core/datamem/\ram_reg[0][8] | CK ^       | QDFFEHD | 0.000 | 0.000 |   0.000 |  -18.143 | 
     +----------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin mips_core/datamem/\ram_reg[0][10] /CK 
Endpoint:   mips_core/datamem/\ram_reg[0][10] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[0][10] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.151
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.499
- Arrival Time                  0.354
= Slack Time                   18.145
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |             |         |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^       |         | 0.000 |       |   0.000 |   18.145 | 
     | in1                               | I ^ -> O ^  | XMHA    | 0.000 | 0.000 |   0.000 |   18.145 | 
     | mips_core/datamem/\ram_reg[0][10] | CK ^ -> Q v | QDFFEHD | 0.058 | 0.227 |   0.227 |   18.372 | 
     | mips_core/datamem/U6113           | B1 v -> O v | AO22CHD | 0.057 | 0.127 |   0.354 |   18.499 | 
     | mips_core/datamem/\ram_reg[0][10] | D v         | QDFFEHD | 0.057 | 0.000 |   0.354 |   18.499 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |         |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^      |         | 0.000 |       |   0.000 |  -18.145 | 
     | in1                               | I ^ -> O ^ | XMHA    | 0.000 | 0.000 |   0.000 |  -18.145 | 
     | mips_core/datamem/\ram_reg[0][10] | CK ^       | QDFFEHD | 0.000 | 0.000 |   0.000 |  -18.145 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin mips_core/datamem/\ram_reg[0][1] /CK 
Endpoint:   mips_core/datamem/\ram_reg[0][1] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[0][1] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.151
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.499
- Arrival Time                  0.353
= Slack Time                   18.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |             |         |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^       |         | 0.000 |       |   0.000 |   18.146 | 
     | in1                              | I ^ -> O ^  | XMHA    | 0.000 | 0.000 |   0.000 |   18.146 | 
     | mips_core/datamem/\ram_reg[0][1] | CK ^ -> Q v | QDFFEHD | 0.056 | 0.226 |   0.226 |   18.373 | 
     | mips_core/datamem/U6104          | B1 v -> O v | AO22CHD | 0.057 | 0.127 |   0.353 |   18.499 | 
     | mips_core/datamem/\ram_reg[0][1] | D v         | QDFFEHD | 0.057 | 0.000 |   0.353 |   18.499 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^      |         | 0.000 |       |   0.000 |  -18.146 | 
     | in1                              | I ^ -> O ^ | XMHA    | 0.000 | 0.000 |   0.000 |  -18.146 | 
     | mips_core/datamem/\ram_reg[0][1] | CK ^       | QDFFEHD | 0.000 | 0.000 |   0.000 |  -18.146 | 
     +----------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin mips_core/datamem/\ram_reg[179][5] /CK 
Endpoint:   mips_core/datamem/\ram_reg[179][5] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[179][5] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.151
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.499
- Arrival Time                  0.352
= Slack Time                   18.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |         |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                    | clk ^       |         | 0.000 |       |   0.000 |   18.147 | 
     | in1                                | I ^ -> O ^  | XMHA    | 0.000 | 0.000 |   0.000 |   18.147 | 
     | mips_core/datamem/\ram_reg[179][5] | CK ^ -> Q v | QDFFEHD | 0.065 | 0.233 |   0.233 |   18.380 | 
     | mips_core/datamem/U4876            | B1 v -> O v | AO22CHD | 0.059 | 0.119 |   0.352 |   18.499 | 
     | mips_core/datamem/\ram_reg[179][5] | D v         | QDFFEHD | 0.059 | 0.000 |   0.352 |   18.499 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                    | clk ^      |         | 0.000 |       |   0.000 |  -18.146 | 
     | in1                                | I ^ -> O ^ | XMHA    | 0.000 | 0.000 |   0.000 |  -18.146 | 
     | mips_core/datamem/\ram_reg[179][5] | CK ^       | QDFFEHD | 0.000 | 0.000 |   0.000 |  -18.146 | 
     +------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin mips_core/datamem/\ram_reg[0][6] /CK 
Endpoint:   mips_core/datamem/\ram_reg[0][6] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[0][6] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.151
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.499
- Arrival Time                  0.352
= Slack Time                   18.147
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |             |         |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^       |         | 0.000 |       |   0.000 |   18.147 | 
     | in1                              | I ^ -> O ^  | XMHA    | 0.000 | 0.000 |   0.000 |   18.147 | 
     | mips_core/datamem/\ram_reg[0][6] | CK ^ -> Q v | QDFFEHD | 0.056 | 0.226 |   0.226 |   18.373 | 
     | mips_core/datamem/U6109          | B1 v -> O v | AO22CHD | 0.056 | 0.126 |   0.352 |   18.499 | 
     | mips_core/datamem/\ram_reg[0][6] | D v         | QDFFEHD | 0.056 | 0.000 |   0.352 |   18.499 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^      |         | 0.000 |       |   0.000 |  -18.147 | 
     | in1                              | I ^ -> O ^ | XMHA    | 0.000 | 0.000 |   0.000 |  -18.147 | 
     | mips_core/datamem/\ram_reg[0][6] | CK ^       | QDFFEHD | 0.000 | 0.000 |   0.000 |  -18.147 | 
     +----------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin mips_core/datamem/\ram_reg[0][2] /CK 
Endpoint:   mips_core/datamem/\ram_reg[0][2] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[0][2] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.151
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.499
- Arrival Time                  0.351
= Slack Time                   18.149
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |             |         |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^       |         | 0.000 |       |   0.000 |   18.149 | 
     | in1                              | I ^ -> O ^  | XMHA    | 0.000 | 0.000 |   0.000 |   18.149 | 
     | mips_core/datamem/\ram_reg[0][2] | CK ^ -> Q v | QDFFEHD | 0.055 | 0.225 |   0.225 |   18.374 | 
     | mips_core/datamem/U6105          | B1 v -> O v | AO22CHD | 0.056 | 0.126 |   0.351 |   18.499 | 
     | mips_core/datamem/\ram_reg[0][2] | D v         | QDFFEHD | 0.056 | 0.000 |   0.351 |   18.499 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^      |         | 0.000 |       |   0.000 |  -18.149 | 
     | in1                              | I ^ -> O ^ | XMHA    | 0.000 | 0.000 |   0.000 |  -18.149 | 
     | mips_core/datamem/\ram_reg[0][2] | CK ^       | QDFFEHD | 0.000 | 0.000 |   0.000 |  -18.149 | 
     +----------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin mips_core/datamem/\ram_reg[0][12] /CK 
Endpoint:   mips_core/datamem/\ram_reg[0][12] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[0][12] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.151
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.499
- Arrival Time                  0.350
= Slack Time                   18.149
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |             |         |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^       |         | 0.000 |       |   0.000 |   18.149 | 
     | in1                               | I ^ -> O ^  | XMHA    | 0.000 | 0.000 |   0.000 |   18.149 | 
     | mips_core/datamem/\ram_reg[0][12] | CK ^ -> Q v | QDFFEHD | 0.053 | 0.224 |   0.224 |   18.372 | 
     | mips_core/datamem/U6115           | B1 v -> O v | AO22CHD | 0.058 | 0.127 |   0.350 |   18.499 | 
     | mips_core/datamem/\ram_reg[0][12] | D v         | QDFFEHD | 0.058 | 0.000 |   0.350 |   18.499 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |         |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^      |         | 0.000 |       |   0.000 |  -18.149 | 
     | in1                               | I ^ -> O ^ | XMHA    | 0.000 | 0.000 |   0.000 |  -18.149 | 
     | mips_core/datamem/\ram_reg[0][12] | CK ^       | QDFFEHD | 0.000 | 0.000 |   0.000 |  -18.149 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin mips_core/datamem/\ram_reg[0][13] /CK 
Endpoint:   mips_core/datamem/\ram_reg[0][13] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[0][13] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.150
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.500
- Arrival Time                  0.351
= Slack Time                   18.149
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |             |         |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^       |         | 0.000 |       |   0.000 |   18.149 | 
     | in1                               | I ^ -> O ^  | XMHA    | 0.000 | 0.000 |   0.000 |   18.149 | 
     | mips_core/datamem/\ram_reg[0][13] | CK ^ -> Q v | QDFFEHD | 0.056 | 0.226 |   0.226 |   18.375 | 
     | mips_core/datamem/U6116           | B1 v -> O v | AO22CHD | 0.055 | 0.125 |   0.351 |   18.500 | 
     | mips_core/datamem/\ram_reg[0][13] | D v         | QDFFEHD | 0.055 | 0.000 |   0.351 |   18.500 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |         |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^      |         | 0.000 |       |   0.000 |  -18.149 | 
     | in1                               | I ^ -> O ^ | XMHA    | 0.000 | 0.000 |   0.000 |  -18.149 | 
     | mips_core/datamem/\ram_reg[0][13] | CK ^       | QDFFEHD | 0.000 | 0.000 |   0.000 |  -18.149 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin mips_core/datamem/\ram_reg[0][4] /CK 
Endpoint:   mips_core/datamem/\ram_reg[0][4] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[0][4] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.151
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.499
- Arrival Time                  0.349
= Slack Time                   18.149
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |             |         |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^       |         | 0.000 |       |   0.000 |   18.149 | 
     | in1                              | I ^ -> O ^  | XMHA    | 0.000 | 0.000 |   0.000 |   18.149 | 
     | mips_core/datamem/\ram_reg[0][4] | CK ^ -> Q v | QDFFEHD | 0.051 | 0.222 |   0.222 |   18.372 | 
     | mips_core/datamem/U6107          | B1 v -> O v | AO22CHD | 0.058 | 0.127 |   0.349 |   18.499 | 
     | mips_core/datamem/\ram_reg[0][4] | D v         | QDFFEHD | 0.058 | 0.000 |   0.349 |   18.499 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^      |         | 0.000 |       |   0.000 |  -18.149 | 
     | in1                              | I ^ -> O ^ | XMHA    | 0.000 | 0.000 |   0.000 |  -18.149 | 
     | mips_core/datamem/\ram_reg[0][4] | CK ^       | QDFFEHD | 0.000 | 0.000 |   0.000 |  -18.149 | 
     +----------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin mips_core/datamem/\ram_reg[0][7] /CK 
Endpoint:   mips_core/datamem/\ram_reg[0][7] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[0][7] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.150
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.500
- Arrival Time                  0.350
= Slack Time                   18.150
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |             |         |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^       |         | 0.000 |       |   0.000 |   18.150 | 
     | in1                              | I ^ -> O ^  | XMHA    | 0.000 | 0.000 |   0.000 |   18.150 | 
     | mips_core/datamem/\ram_reg[0][7] | CK ^ -> Q v | QDFFEHD | 0.056 | 0.226 |   0.226 |   18.376 | 
     | mips_core/datamem/U6110          | B1 v -> O v | AO22CHD | 0.054 | 0.124 |   0.350 |   18.500 | 
     | mips_core/datamem/\ram_reg[0][7] | D v         | QDFFEHD | 0.054 | 0.000 |   0.350 |   18.500 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^      |         | 0.000 |       |   0.000 |  -18.150 | 
     | in1                              | I ^ -> O ^ | XMHA    | 0.000 | 0.000 |   0.000 |  -18.150 | 
     | mips_core/datamem/\ram_reg[0][7] | CK ^       | QDFFEHD | 0.000 | 0.000 |   0.000 |  -18.150 | 
     +----------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin mips_core/datamem/\ram_reg[0][5] /CK 
Endpoint:   mips_core/datamem/\ram_reg[0][5] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[0][5] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.150
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.500
- Arrival Time                  0.349
= Slack Time                   18.150
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |             |         |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^       |         | 0.000 |       |   0.000 |   18.150 | 
     | in1                              | I ^ -> O ^  | XMHA    | 0.000 | 0.000 |   0.000 |   18.150 | 
     | mips_core/datamem/\ram_reg[0][5] | CK ^ -> Q v | QDFFEHD | 0.054 | 0.225 |   0.225 |   18.375 | 
     | mips_core/datamem/U6108          | B1 v -> O v | AO22CHD | 0.055 | 0.125 |   0.349 |   18.500 | 
     | mips_core/datamem/\ram_reg[0][5] | D v         | QDFFEHD | 0.055 | 0.000 |   0.349 |   18.500 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^      |         | 0.000 |       |   0.000 |  -18.150 | 
     | in1                              | I ^ -> O ^ | XMHA    | 0.000 | 0.000 |   0.000 |  -18.150 | 
     | mips_core/datamem/\ram_reg[0][5] | CK ^       | QDFFEHD | 0.000 | 0.000 |   0.000 |  -18.150 | 
     +----------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin mips_core/datamem/\ram_reg[0][14] /CK 
Endpoint:   mips_core/datamem/\ram_reg[0][14] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[0][14] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.150
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.500
- Arrival Time                  0.349
= Slack Time                   18.150
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |             |         |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^       |         | 0.000 |       |   0.000 |   18.150 | 
     | in1                               | I ^ -> O ^  | XMHA    | 0.000 | 0.000 |   0.000 |   18.150 | 
     | mips_core/datamem/\ram_reg[0][14] | CK ^ -> Q v | QDFFEHD | 0.055 | 0.225 |   0.225 |   18.376 | 
     | mips_core/datamem/U6117           | B1 v -> O v | AO22CHD | 0.054 | 0.124 |   0.349 |   18.500 | 
     | mips_core/datamem/\ram_reg[0][14] | D v         | QDFFEHD | 0.054 | 0.000 |   0.349 |   18.500 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |         |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^      |         | 0.000 |       |   0.000 |  -18.150 | 
     | in1                               | I ^ -> O ^ | XMHA    | 0.000 | 0.000 |   0.000 |  -18.150 | 
     | mips_core/datamem/\ram_reg[0][14] | CK ^       | QDFFEHD | 0.000 | 0.000 |   0.000 |  -18.150 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin mips_core/datamem/\ram_reg[0][11] /CK 
Endpoint:   mips_core/datamem/\ram_reg[0][11] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[0][11] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.150
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.500
- Arrival Time                  0.349
= Slack Time                   18.150
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |             |         |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^       |         | 0.000 |       |   0.000 |   18.151 | 
     | in1                               | I ^ -> O ^  | XMHA    | 0.000 | 0.000 |   0.000 |   18.151 | 
     | mips_core/datamem/\ram_reg[0][11] | CK ^ -> Q v | QDFFEHD | 0.054 | 0.224 |   0.224 |   18.375 | 
     | mips_core/datamem/U6114           | B1 v -> O v | AO22CHD | 0.055 | 0.125 |   0.349 |   18.500 | 
     | mips_core/datamem/\ram_reg[0][11] | D v         | QDFFEHD | 0.055 | 0.000 |   0.349 |   18.500 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |         |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^      |         | 0.000 |       |   0.000 |  -18.150 | 
     | in1                               | I ^ -> O ^ | XMHA    | 0.000 | 0.000 |   0.000 |  -18.150 | 
     | mips_core/datamem/\ram_reg[0][11] | CK ^       | QDFFEHD | 0.000 | 0.000 |   0.000 |  -18.150 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin mips_core/datamem/\ram_reg[0][0] /CK 
Endpoint:   mips_core/datamem/\ram_reg[0][0] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[0][0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.150
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.500
- Arrival Time                  0.348
= Slack Time                   18.152
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |             |         |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^       |         | 0.000 |       |   0.000 |   18.152 | 
     | in1                              | I ^ -> O ^  | XMHA    | 0.000 | 0.000 |   0.000 |   18.152 | 
     | mips_core/datamem/\ram_reg[0][0] | CK ^ -> Q v | QDFFEHD | 0.055 | 0.225 |   0.225 |   18.377 | 
     | mips_core/datamem/U6103          | B1 v -> O v | AO22CHD | 0.053 | 0.123 |   0.348 |   18.500 | 
     | mips_core/datamem/\ram_reg[0][0] | D v         | QDFFEHD | 0.053 | 0.000 |   0.348 |   18.500 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^      |         | 0.000 |       |   0.000 |  -18.152 | 
     | in1                              | I ^ -> O ^ | XMHA    | 0.000 | 0.000 |   0.000 |  -18.152 | 
     | mips_core/datamem/\ram_reg[0][0] | CK ^       | QDFFEHD | 0.000 | 0.000 |   0.000 |  -18.152 | 
     +----------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin mips_core/datamem/\ram_reg[88][15] /CK 
Endpoint:   mips_core/datamem/\ram_reg[88][15] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[88][15] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.150
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.500
- Arrival Time                  0.347
= Slack Time                   18.152
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |         |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                    | clk ^       |         | 0.000 |       |   0.000 |   18.152 | 
     | in1                                | I ^ -> O ^  | XMHA    | 0.000 | 0.000 |   0.000 |   18.152 | 
     | mips_core/datamem/\ram_reg[88][15] | CK ^ -> Q v | QDFFEHD | 0.064 | 0.232 |   0.232 |   18.384 | 
     | mips_core/datamem/U3430            | B1 v -> O v | AO22CHD | 0.055 | 0.115 |   0.347 |   18.500 | 
     | mips_core/datamem/\ram_reg[88][15] | D v         | QDFFEHD | 0.055 | 0.000 |   0.347 |   18.500 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                    | clk ^      |         | 0.000 |       |   0.000 |  -18.152 | 
     | in1                                | I ^ -> O ^ | XMHA    | 0.000 | 0.000 |   0.000 |  -18.152 | 
     | mips_core/datamem/\ram_reg[88][15] | CK ^       | QDFFEHD | 0.000 | 0.000 |   0.000 |  -18.152 | 
     +------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin mips_core/datamem/\ram_reg[8][3] /CK 
Endpoint:   mips_core/datamem/\ram_reg[8][3] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[8][3] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.150
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.500
- Arrival Time                  0.347
= Slack Time                   18.153
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |             |         |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^       |         | 0.000 |       |   0.000 |   18.153 | 
     | in1                              | I ^ -> O ^  | XMHA    | 0.000 | 0.000 |   0.000 |   18.153 | 
     | mips_core/datamem/\ram_reg[8][3] | CK ^ -> Q v | QDFFEHD | 0.064 | 0.232 |   0.232 |   18.385 | 
     | mips_core/datamem/U2138          | B1 v -> O v | AO22CHD | 0.054 | 0.115 |   0.347 |   18.500 | 
     | mips_core/datamem/\ram_reg[8][3] | D v         | QDFFEHD | 0.054 | 0.000 |   0.347 |   18.500 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^      |         | 0.000 |       |   0.000 |  -18.153 | 
     | in1                              | I ^ -> O ^ | XMHA    | 0.000 | 0.000 |   0.000 |  -18.153 | 
     | mips_core/datamem/\ram_reg[8][3] | CK ^       | QDFFEHD | 0.000 | 0.000 |   0.000 |  -18.153 | 
     +----------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin mips_core/datamem/\ram_reg[107][3] /CK 
Endpoint:   mips_core/datamem/\ram_reg[107][3] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[107][3] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.150
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.500
- Arrival Time                  0.347
= Slack Time                   18.153
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |         |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                    | clk ^       |         | 0.000 |       |   0.000 |   18.153 | 
     | in1                                | I ^ -> O ^  | XMHA    | 0.000 | 0.000 |   0.000 |   18.153 | 
     | mips_core/datamem/\ram_reg[107][3] | CK ^ -> Q v | QDFFEHD | 0.064 | 0.232 |   0.232 |   18.385 | 
     | mips_core/datamem/U3722            | B1 v -> O v | AO22CHD | 0.054 | 0.114 |   0.347 |   18.500 | 
     | mips_core/datamem/\ram_reg[107][3] | D v         | QDFFEHD | 0.054 | 0.000 |   0.347 |   18.500 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                    | clk ^      |         | 0.000 |       |   0.000 |  -18.153 | 
     | in1                                | I ^ -> O ^ | XMHA    | 0.000 | 0.000 |   0.000 |  -18.153 | 
     | mips_core/datamem/\ram_reg[107][3] | CK ^       | QDFFEHD | 0.000 | 0.000 |   0.000 |  -18.153 | 
     +------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin mips_core/datamem/\ram_reg[0][15] /CK 
Endpoint:   mips_core/datamem/\ram_reg[0][15] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[0][15] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.150
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.500
- Arrival Time                  0.347
= Slack Time                   18.153
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |             |         |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^       |         | 0.000 |       |   0.000 |   18.153 | 
     | in1                               | I ^ -> O ^  | XMHA    | 0.000 | 0.000 |   0.000 |   18.153 | 
     | mips_core/datamem/\ram_reg[0][15] | CK ^ -> Q v | QDFFEHD | 0.054 | 0.225 |   0.225 |   18.378 | 
     | mips_core/datamem/U6118           | B1 v -> O v | AO22CHD | 0.052 | 0.122 |   0.347 |   18.500 | 
     | mips_core/datamem/\ram_reg[0][15] | D v         | QDFFEHD | 0.052 | 0.000 |   0.347 |   18.500 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |         |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^      |         | 0.000 |       |   0.000 |  -18.153 | 
     | in1                               | I ^ -> O ^ | XMHA    | 0.000 | 0.000 |   0.000 |  -18.153 | 
     | mips_core/datamem/\ram_reg[0][15] | CK ^       | QDFFEHD | 0.000 | 0.000 |   0.000 |  -18.153 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin mips_core/datamem/\ram_reg[4][3] /CK 
Endpoint:   mips_core/datamem/\ram_reg[4][3] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[4][3] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.151
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.499
- Arrival Time                  0.346
= Slack Time                   18.153
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |             |         |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^       |         | 0.000 |       |   0.000 |   18.153 | 
     | in1                              | I ^ -> O ^  | XMHA    | 0.000 | 0.000 |   0.000 |   18.153 | 
     | mips_core/datamem/\ram_reg[4][3] | CK ^ -> Q v | QDFFEHD | 0.061 | 0.230 |   0.230 |   18.383 | 
     | mips_core/datamem/U2074          | B1 v -> O v | AO22CHD | 0.057 | 0.116 |   0.346 |   18.499 | 
     | mips_core/datamem/\ram_reg[4][3] | D v         | QDFFEHD | 0.057 | 0.000 |   0.346 |   18.499 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^      |         | 0.000 |       |   0.000 |  -18.153 | 
     | in1                              | I ^ -> O ^ | XMHA    | 0.000 | 0.000 |   0.000 |  -18.153 | 
     | mips_core/datamem/\ram_reg[4][3] | CK ^       | QDFFEHD | 0.000 | 0.000 |   0.000 |  -18.153 | 
     +----------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin mips_core/datamem/\ram_reg[32][5] /CK 
Endpoint:   mips_core/datamem/\ram_reg[32][5] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[32][5] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.150
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.500
- Arrival Time                  0.346
= Slack Time                   18.154
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |             |         |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^       |         | 0.000 |       |   0.000 |   18.154 | 
     | in1                               | I ^ -> O ^  | XMHA    | 0.000 | 0.000 |   0.000 |   18.154 | 
     | mips_core/datamem/\ram_reg[32][5] | CK ^ -> Q v | QDFFEHD | 0.062 | 0.231 |   0.231 |   18.385 | 
     | mips_core/datamem/U2524           | B1 v -> O v | AO22CHD | 0.055 | 0.115 |   0.346 |   18.500 | 
     | mips_core/datamem/\ram_reg[32][5] | D v         | QDFFEHD | 0.055 | 0.000 |   0.346 |   18.500 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |         |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^      |         | 0.000 |       |   0.000 |  -18.154 | 
     | in1                               | I ^ -> O ^ | XMHA    | 0.000 | 0.000 |   0.000 |  -18.154 | 
     | mips_core/datamem/\ram_reg[32][5] | CK ^       | QDFFEHD | 0.000 | 0.000 |   0.000 |  -18.154 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin mips_core/datamem/\ram_reg[223][12] /CK 
Endpoint:   mips_core/datamem/\ram_reg[223][12] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[223][12] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.150
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.500
- Arrival Time                  0.346
= Slack Time                   18.154
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |         |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^       |         | 0.000 |       |   0.000 |   18.154 | 
     | in1                                 | I ^ -> O ^  | XMHA    | 0.000 | 0.000 |   0.000 |   18.154 | 
     | mips_core/datamem/\ram_reg[223][12] | CK ^ -> Q v | QDFFEHD | 0.064 | 0.233 |   0.233 |   18.386 | 
     | mips_core/datamem/U5587             | B1 v -> O v | AO22CHD | 0.053 | 0.114 |   0.346 |   18.500 | 
     | mips_core/datamem/\ram_reg[223][12] | D v         | QDFFEHD | 0.053 | 0.000 |   0.346 |   18.500 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |         |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^      |         | 0.000 |       |   0.000 |  -18.154 | 
     | in1                                 | I ^ -> O ^ | XMHA    | 0.000 | 0.000 |   0.000 |  -18.154 | 
     | mips_core/datamem/\ram_reg[223][12] | CK ^       | QDFFEHD | 0.000 | 0.000 |   0.000 |  -18.154 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin mips_core/datamem/\ram_reg[0][9] /CK 
Endpoint:   mips_core/datamem/\ram_reg[0][9] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[0][9] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.150
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.500
- Arrival Time                  0.346
= Slack Time                   18.154
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |             |         |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^       |         | 0.000 |       |   0.000 |   18.154 | 
     | in1                              | I ^ -> O ^  | XMHA    | 0.000 | 0.000 |   0.000 |   18.154 | 
     | mips_core/datamem/\ram_reg[0][9] | CK ^ -> Q v | QDFFEHD | 0.052 | 0.223 |   0.223 |   18.377 | 
     | mips_core/datamem/U6112          | B1 v -> O v | AO22CHD | 0.054 | 0.123 |   0.346 |   18.500 | 
     | mips_core/datamem/\ram_reg[0][9] | D v         | QDFFEHD | 0.054 | 0.000 |   0.346 |   18.500 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^      |         | 0.000 |       |   0.000 |  -18.154 | 
     | in1                              | I ^ -> O ^ | XMHA    | 0.000 | 0.000 |   0.000 |  -18.154 | 
     | mips_core/datamem/\ram_reg[0][9] | CK ^       | QDFFEHD | 0.000 | 0.000 |   0.000 |  -18.154 | 
     +----------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin mips_core/datamem/\ram_reg[2][11] /CK 
Endpoint:   mips_core/datamem/\ram_reg[2][11] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[2][11] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.150
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.500
- Arrival Time                  0.345
= Slack Time                   18.154
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |             |         |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^       |         | 0.000 |       |   0.000 |   18.154 | 
     | in1                               | I ^ -> O ^  | XMHA    | 0.000 | 0.000 |   0.000 |   18.154 | 
     | mips_core/datamem/\ram_reg[2][11] | CK ^ -> Q v | QDFFEHD | 0.063 | 0.231 |   0.231 |   18.386 | 
     | mips_core/datamem/U2050           | B1 v -> O v | AO22CHD | 0.054 | 0.114 |   0.345 |   18.500 | 
     | mips_core/datamem/\ram_reg[2][11] | D v         | QDFFEHD | 0.054 | 0.000 |   0.345 |   18.500 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |         |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^      |         | 0.000 |       |   0.000 |  -18.154 | 
     | in1                               | I ^ -> O ^ | XMHA    | 0.000 | 0.000 |   0.000 |  -18.154 | 
     | mips_core/datamem/\ram_reg[2][11] | CK ^       | QDFFEHD | 0.000 | 0.000 |   0.000 |  -18.154 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin mips_core/datamem/\ram_reg[177][13] /CK 
Endpoint:   mips_core/datamem/\ram_reg[177][13] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[177][13] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.151
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.499
- Arrival Time                  0.345
= Slack Time                   18.155
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |         |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^       |         | 0.000 |       |   0.000 |   18.155 | 
     | in1                                 | I ^ -> O ^  | XMHA    | 0.000 | 0.000 |   0.000 |   18.155 | 
     | mips_core/datamem/\ram_reg[177][13] | CK ^ -> Q v | QDFFEHD | 0.060 | 0.230 |   0.230 |   18.384 | 
     | mips_core/datamem/U4852             | B1 v -> O v | AO22CHD | 0.056 | 0.115 |   0.345 |   18.499 | 
     | mips_core/datamem/\ram_reg[177][13] | D v         | QDFFEHD | 0.056 | 0.000 |   0.345 |   18.499 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |         |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^      |         | 0.000 |       |   0.000 |  -18.155 | 
     | in1                                 | I ^ -> O ^ | XMHA    | 0.000 | 0.000 |   0.000 |  -18.155 | 
     | mips_core/datamem/\ram_reg[177][13] | CK ^       | QDFFEHD | 0.000 | 0.000 |   0.000 |  -18.155 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin mips_core/datamem/\ram_reg[74][7] /CK 
Endpoint:   mips_core/datamem/\ram_reg[74][7] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[74][7] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.150
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.500
- Arrival Time                  0.345
= Slack Time                   18.155
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |             |         |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^       |         | 0.000 |       |   0.000 |   18.155 | 
     | in1                               | I ^ -> O ^  | XMHA    | 0.000 | 0.000 |   0.000 |   18.155 | 
     | mips_core/datamem/\ram_reg[74][7] | CK ^ -> Q v | QDFFEHD | 0.062 | 0.231 |   0.231 |   18.386 | 
     | mips_core/datamem/U3198           | B1 v -> O v | AO22CHD | 0.054 | 0.114 |   0.345 |   18.500 | 
     | mips_core/datamem/\ram_reg[74][7] | D v         | QDFFEHD | 0.054 | 0.000 |   0.345 |   18.500 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |         |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^      |         | 0.000 |       |   0.000 |  -18.155 | 
     | in1                               | I ^ -> O ^ | XMHA    | 0.000 | 0.000 |   0.000 |  -18.155 | 
     | mips_core/datamem/\ram_reg[74][7] | CK ^       | QDFFEHD | 0.000 | 0.000 |   0.000 |  -18.155 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin mips_core/datamem/\ram_reg[247][7] /CK 
Endpoint:   mips_core/datamem/\ram_reg[247][7] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[247][7] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.151
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.499
- Arrival Time                  0.344
= Slack Time                   18.155
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |         |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                    | clk ^       |         | 0.000 |       |   0.000 |   18.155 | 
     | in1                                | I ^ -> O ^  | XMHA    | 0.000 | 0.000 |   0.000 |   18.155 | 
     | mips_core/datamem/\ram_reg[247][7] | CK ^ -> Q v | QDFFEHD | 0.060 | 0.229 |   0.229 |   18.384 | 
     | mips_core/datamem/U5966            | B1 v -> O v | AO22CHD | 0.056 | 0.115 |   0.344 |   18.499 | 
     | mips_core/datamem/\ram_reg[247][7] | D v         | QDFFEHD | 0.056 | 0.000 |   0.344 |   18.499 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                    | clk ^      |         | 0.000 |       |   0.000 |  -18.155 | 
     | in1                                | I ^ -> O ^ | XMHA    | 0.000 | 0.000 |   0.000 |  -18.155 | 
     | mips_core/datamem/\ram_reg[247][7] | CK ^       | QDFFEHD | 0.000 | 0.000 |   0.000 |  -18.155 | 
     +------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin mips_core/datamem/\ram_reg[168][14] /CK 
Endpoint:   mips_core/datamem/\ram_reg[168][14] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[168][14] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.151
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.499
- Arrival Time                  0.344
= Slack Time                   18.155
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |         |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^       |         | 0.000 |       |   0.000 |   18.155 | 
     | in1                                 | I ^ -> O ^  | XMHA    | 0.000 | 0.000 |   0.000 |   18.155 | 
     | mips_core/datamem/\ram_reg[168][14] | CK ^ -> Q v | QDFFEHD | 0.060 | 0.229 |   0.229 |   18.385 | 
     | mips_core/datamem/U4709             | B1 v -> O v | AO22CHD | 0.056 | 0.115 |   0.344 |   18.499 | 
     | mips_core/datamem/\ram_reg[168][14] | D v         | QDFFEHD | 0.056 | 0.000 |   0.344 |   18.499 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |         |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^      |         | 0.000 |       |   0.000 |  -18.155 | 
     | in1                                 | I ^ -> O ^ | XMHA    | 0.000 | 0.000 |   0.000 |  -18.155 | 
     | mips_core/datamem/\ram_reg[168][14] | CK ^       | QDFFEHD | 0.000 | 0.000 |   0.000 |  -18.155 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin mips_core/datamem/\ram_reg[77][1] /CK 
Endpoint:   mips_core/datamem/\ram_reg[77][1] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[77][1] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.151
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.499
- Arrival Time                  0.344
= Slack Time                   18.155
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |             |         |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^       |         | 0.000 |       |   0.000 |   18.155 | 
     | in1                               | I ^ -> O ^  | XMHA    | 0.000 | 0.000 |   0.000 |   18.155 | 
     | mips_core/datamem/\ram_reg[77][1] | CK ^ -> Q v | QDFFEHD | 0.058 | 0.228 |   0.228 |   18.383 | 
     | mips_core/datamem/U3240           | B1 v -> O v | AO22CHD | 0.057 | 0.116 |   0.344 |   18.499 | 
     | mips_core/datamem/\ram_reg[77][1] | D v         | QDFFEHD | 0.057 | 0.000 |   0.344 |   18.499 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |         |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^      |         | 0.000 |       |   0.000 |  -18.155 | 
     | in1                               | I ^ -> O ^ | XMHA    | 0.000 | 0.000 |   0.000 |  -18.155 | 
     | mips_core/datamem/\ram_reg[77][1] | CK ^       | QDFFEHD | 0.000 | 0.000 |   0.000 |  -18.155 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin mips_core/datamem/\ram_reg[239][10] /CK 
Endpoint:   mips_core/datamem/\ram_reg[239][10] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[239][10] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.149
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.501
- Arrival Time                  0.345
= Slack Time                   18.156
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |         |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^       |         | 0.000 |       |   0.000 |   18.156 | 
     | in1                                 | I ^ -> O ^  | XMHA    | 0.000 | 0.000 |   0.000 |   18.156 | 
     | mips_core/datamem/\ram_reg[239][10] | CK ^ -> Q v | QDFFEHD | 0.067 | 0.234 |   0.234 |   18.390 | 
     | mips_core/datamem/U5841             | B1 v -> O v | AO22CHD | 0.048 | 0.111 |   0.345 |   18.501 | 
     | mips_core/datamem/\ram_reg[239][10] | D v         | QDFFEHD | 0.048 | 0.000 |   0.345 |   18.501 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |         |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^      |         | 0.000 |       |   0.000 |  -18.156 | 
     | in1                                 | I ^ -> O ^ | XMHA    | 0.000 | 0.000 |   0.000 |  -18.156 | 
     | mips_core/datamem/\ram_reg[239][10] | CK ^       | QDFFEHD | 0.000 | 0.000 |   0.000 |  -18.156 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin mips_core/datamem/\ram_reg[46][6] /CK 
Endpoint:   mips_core/datamem/\ram_reg[46][6] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[46][6] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.151
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.499
- Arrival Time                  0.344
= Slack Time                   18.156
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |             |         |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^       |         | 0.000 |       |   0.000 |   18.156 | 
     | in1                               | I ^ -> O ^  | XMHA    | 0.000 | 0.000 |   0.000 |   18.156 | 
     | mips_core/datamem/\ram_reg[46][6] | CK ^ -> Q v | QDFFEHD | 0.059 | 0.228 |   0.229 |   18.384 | 
     | mips_core/datamem/U2749           | B1 v -> O v | AO22CHD | 0.056 | 0.115 |   0.344 |   18.499 | 
     | mips_core/datamem/\ram_reg[46][6] | D v         | QDFFEHD | 0.056 | 0.000 |   0.344 |   18.499 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |         |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^      |         | 0.000 |       |   0.000 |  -18.156 | 
     | in1                               | I ^ -> O ^ | XMHA    | 0.000 | 0.000 |   0.000 |  -18.156 | 
     | mips_core/datamem/\ram_reg[46][6] | CK ^       | QDFFEHD | 0.000 | 0.000 |   0.000 |  -18.156 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin mips_core/datamem/\ram_reg[52][11] /CK 
Endpoint:   mips_core/datamem/\ram_reg[52][11] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[52][11] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.150
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.500
- Arrival Time                  0.342
= Slack Time                   18.157
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |         |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                    | clk ^       |         | 0.000 |       |   0.000 |   18.157 | 
     | in1                                | I ^ -> O ^  | XMHA    | 0.000 | 0.000 |   0.000 |   18.157 | 
     | mips_core/datamem/\ram_reg[52][11] | CK ^ -> Q v | QDFFEHD | 0.059 | 0.229 |   0.229 |   18.386 | 
     | mips_core/datamem/U2850            | B1 v -> O v | AO22CHD | 0.054 | 0.114 |   0.342 |   18.500 | 
     | mips_core/datamem/\ram_reg[52][11] | D v         | QDFFEHD | 0.054 | 0.000 |   0.342 |   18.500 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |         |       |       |  Time   |   Time   | 
     |------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                    | clk ^      |         | 0.000 |       |   0.000 |  -18.157 | 
     | in1                                | I ^ -> O ^ | XMHA    | 0.000 | 0.000 |   0.000 |  -18.157 | 
     | mips_core/datamem/\ram_reg[52][11] | CK ^       | QDFFEHD | 0.000 | 0.000 |   0.000 |  -18.157 | 
     +------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin mips_core/datamem/\ram_reg[51][3] /CK 
Endpoint:   mips_core/datamem/\ram_reg[51][3] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[51][3] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.149
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.501
- Arrival Time                  0.343
= Slack Time                   18.157
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |             |         |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^       |         | 0.000 |       |   0.000 |   18.157 | 
     | in1                               | I ^ -> O ^  | XMHA    | 0.000 | 0.000 |   0.000 |   18.157 | 
     | mips_core/datamem/\ram_reg[51][3] | CK ^ -> Q v | QDFFEHD | 0.064 | 0.233 |   0.233 |   18.390 | 
     | mips_core/datamem/U2826           | B1 v -> O v | AO22CHD | 0.049 | 0.111 |   0.343 |   18.501 | 
     | mips_core/datamem/\ram_reg[51][3] | D v         | QDFFEHD | 0.049 | 0.000 |   0.343 |   18.501 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |         |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^      |         | 0.000 |       |   0.000 |  -18.157 | 
     | in1                               | I ^ -> O ^ | XMHA    | 0.000 | 0.000 |   0.000 |  -18.157 | 
     | mips_core/datamem/\ram_reg[51][3] | CK ^       | QDFFEHD | 0.000 | 0.000 |   0.000 |  -18.157 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin mips_core/datamem/\ram_reg[110][13] /CK 
Endpoint:   mips_core/datamem/\ram_reg[110][13] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[110][13] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.150
+ Phase Shift                  19.000
- Uncertainty                   0.350
= Required Time                18.500
- Arrival Time                  0.343
= Slack Time                   18.157
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |         |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^       |         | 0.000 |       |   0.000 |   18.157 | 
     | in1                                 | I ^ -> O ^  | XMHA    | 0.000 | 0.000 |   0.000 |   18.157 | 
     | mips_core/datamem/\ram_reg[110][13] | CK ^ -> Q v | QDFFEHD | 0.062 | 0.231 |   0.231 |   18.389 | 
     | mips_core/datamem/U3780             | B1 v -> O v | AO22CHD | 0.051 | 0.112 |   0.343 |   18.500 | 
     | mips_core/datamem/\ram_reg[110][13] | D v         | QDFFEHD | 0.051 | 0.000 |   0.343 |   18.500 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |         |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^      |         | 0.000 |       |   0.000 |  -18.157 | 
     | in1                                 | I ^ -> O ^ | XMHA    | 0.000 | 0.000 |   0.000 |  -18.157 | 
     | mips_core/datamem/\ram_reg[110][13] | CK ^       | QDFFEHD | 0.000 | 0.000 |   0.000 |  -18.157 | 
     +-------------------------------------------------------------------------------------------------+ 

