
*** Running vivado
    with args -log mlp.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mlp.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source mlp.tcl -notrace
Command: synth_design -top mlp -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21767 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1080.887 ; gain = 158.086 ; free physical = 2605 ; free virtual = 13199
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mlp' [/home/dual/cs5200444/Desktop/assignment 2/mlp.vhd:13]
INFO: [Synth 8-3491] module 'comparator' declared at '/home/dual/cs5200444/Desktop/assignment 2/comparator.vhd:5' bound to instance 'relu' of component 'comparator' [/home/dual/cs5200444/Desktop/assignment 2/mlp.vhd:91]
INFO: [Synth 8-638] synthesizing module 'comparator' [/home/dual/cs5200444/Desktop/assignment 2/comparator.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'comparator' (1#1) [/home/dual/cs5200444/Desktop/assignment 2/comparator.vhd:11]
INFO: [Synth 8-3491] module 'mac' declared at '/home/dual/cs5200444/Desktop/assignment 2/mac.vhd:5' bound to instance 'apple' of component 'mac' [/home/dual/cs5200444/Desktop/assignment 2/mlp.vhd:92]
INFO: [Synth 8-638] synthesizing module 'mac' [/home/dual/cs5200444/Desktop/assignment 2/mac.vhd:14]
WARNING: [Synth 8-614] signal 'temp_reg' is read in the process but is not in the sensitivity list [/home/dual/cs5200444/Desktop/assignment 2/mac.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'mac' (2#1) [/home/dual/cs5200444/Desktop/assignment 2/mac.vhd:14]
INFO: [Synth 8-3491] module 'ram' declared at '/home/dual/cs5200444/Desktop/assignment 2/ram.vhd:5' bound to instance 'local' of component 'ram' [/home/dual/cs5200444/Desktop/assignment 2/mlp.vhd:93]
INFO: [Synth 8-638] synthesizing module 'ram' [/home/dual/cs5200444/Desktop/assignment 2/ram.vhd:14]
WARNING: [Synth 8-614] signal 'w' is read in the process but is not in the sensitivity list [/home/dual/cs5200444/Desktop/assignment 2/ram.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'ram' (3#1) [/home/dual/cs5200444/Desktop/assignment 2/ram.vhd:14]
	Parameter img_file bound to: imgdata_digit7.mif - type: string 
	Parameter params_file bound to: weights_bias.mif - type: string 
INFO: [Synth 8-3491] module 'rom' declared at '/home/dual/cs5200444/Desktop/assignment 2/rom.vhd:6' bound to instance 'global' of component 'rom' [/home/dual/cs5200444/Desktop/assignment 2/mlp.vhd:94]
INFO: [Synth 8-638] synthesizing module 'rom' [/home/dual/cs5200444/Desktop/assignment 2/rom.vhd:16]
	Parameter img_file bound to: imgdata_digit7.mif - type: string 
	Parameter params_file bound to: weights_bias.mif - type: string 
INFO: [Synth 8-256] done synthesizing module 'rom' (4#1) [/home/dual/cs5200444/Desktop/assignment 2/rom.vhd:16]
INFO: [Synth 8-3491] module 'shifter' declared at '/home/dual/cs5200444/Desktop/assignment 2/shifter.vhd:5' bound to instance 'div' of component 'shifter' [/home/dual/cs5200444/Desktop/assignment 2/mlp.vhd:95]
INFO: [Synth 8-638] synthesizing module 'shifter' [/home/dual/cs5200444/Desktop/assignment 2/shifter.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'shifter' (5#1) [/home/dual/cs5200444/Desktop/assignment 2/shifter.vhd:11]
INFO: [Synth 8-3491] module 'seven_seg' declared at '/home/dual/cs5200444/Desktop/assignment 2/seven_seg.vhd:4' bound to instance 'display' of component 'seven_seg' [/home/dual/cs5200444/Desktop/assignment 2/mlp.vhd:96]
INFO: [Synth 8-638] synthesizing module 'seven_seg' [/home/dual/cs5200444/Desktop/assignment 2/seven_seg.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'seven_seg' (6#1) [/home/dual/cs5200444/Desktop/assignment 2/seven_seg.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'mlp' (7#1) [/home/dual/cs5200444/Desktop/assignment 2/mlp.vhd:13]
WARNING: [Synth 8-3331] design shifter has unconnected port sin[4]
WARNING: [Synth 8-3331] design shifter has unconnected port sin[3]
WARNING: [Synth 8-3331] design shifter has unconnected port sin[2]
WARNING: [Synth 8-3331] design shifter has unconnected port sin[1]
WARNING: [Synth 8-3331] design shifter has unconnected port sin[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:43 ; elapsed = 00:04:46 . Memory (MB): peak = 1470.348 ; gain = 547.547 ; free physical = 2214 ; free virtual = 12805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:44 ; elapsed = 00:04:48 . Memory (MB): peak = 1470.348 ; gain = 547.547 ; free physical = 2214 ; free virtual = 12806
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dual/cs5200444/Desktop/assignment 2/mlp.xdc]
Finished Parsing XDC File [/home/dual/cs5200444/Desktop/assignment 2/mlp.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dual/cs5200444/Desktop/assignment 2/mlp.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mlp_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mlp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1538.445 ; gain = 0.000 ; free physical = 2212 ; free virtual = 12804
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:04:50 ; elapsed = 00:05:08 . Memory (MB): peak = 1538.445 ; gain = 615.645 ; free physical = 2213 ; free virtual = 12805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:04:50 ; elapsed = 00:05:08 . Memory (MB): peak = 1538.445 ; gain = 615.645 ; free physical = 2213 ; free virtual = 12805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:04:50 ; elapsed = 00:05:08 . Memory (MB): peak = 1538.445 ; gain = 615.645 ; free physical = 2213 ; free virtual = 12805
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dual/cs5200444/Desktop/assignment 2/mlp.vhd:95]
INFO: [Synth 8-5546] ROM "rom_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rom_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iter_layer1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "iter_layer2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'temp_reg_reg' [/home/dual/cs5200444/Desktop/assignment 2/mac.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:54 ; elapsed = 00:05:12 . Memory (MB): peak = 1538.445 ; gain = 615.645 ; free physical = 2245 ; free virtual = 12837
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  22 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	  22 Input     10 Bit        Muxes := 1     
	  22 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  22 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  22 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 12    
	  23 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mlp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	  22 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	  22 Input     10 Bit        Muxes := 1     
	  22 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  22 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  22 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 12    
	  23 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module comparator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mac 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'iter_layer1_reg[5:0]' into 'iter_layer1_reg[5:0]' [/home/dual/cs5200444/Desktop/assignment 2/mlp.vhd:104]
INFO: [Synth 8-4471] merging register 'iter_layer2_reg[3:0]' into 'iter_layer2_reg[3:0]' [/home/dual/cs5200444/Desktop/assignment 2/mlp.vhd:105]
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rom_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rom_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP apple/temp_reg0, operation Mode is: C+A2*B2.
DSP Report: register mac_din1_reg is absorbed into DSP apple/temp_reg0.
DSP Report: register mac_din2_reg is absorbed into DSP apple/temp_reg0.
DSP Report: operator apple/temp_reg0 is absorbed into DSP apple/temp_reg0.
DSP Report: operator apple/temp_reg0 is absorbed into DSP apple/temp_reg0.
DSP Report: Generating DSP apple/temp_reg0, operation Mode is: (0 or PCIN)+(A2*B2 or 0).
DSP Report: register mac_din1_reg is absorbed into DSP apple/temp_reg0.
DSP Report: register mac_din2_reg is absorbed into DSP apple/temp_reg0.
DSP Report: operator apple/temp_reg0 is absorbed into DSP apple/temp_reg0.
DSP Report: Generating DSP rom_int0, operation Mode is: (C:0x400)+(A:0x310)*B2.
DSP Report: register iter_layer1_reg is absorbed into DSP rom_int0.
DSP Report: operator rom_int0 is absorbed into DSP rom_int0.
DSP Report: operator rom_int1 is absorbed into DSP rom_int0.
WARNING: [Synth 8-3917] design mlp has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design mlp has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design mlp has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design mlp has port an[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'cin_reg[10]' (FDE) to 'cin_reg[15]'
INFO: [Synth 8-3886] merging instance 'cin_reg[11]' (FDE) to 'cin_reg[15]'
INFO: [Synth 8-3886] merging instance 'cin_reg[12]' (FDE) to 'cin_reg[15]'
INFO: [Synth 8-3886] merging instance 'cin_reg[13]' (FDE) to 'cin_reg[15]'
INFO: [Synth 8-3886] merging instance 'cin_reg[14]' (FDE) to 'cin_reg[15]'
WARNING: [Synth 8-3332] Sequential element (apple/temp_reg_reg[23]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (apple/temp_reg_reg[22]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (apple/temp_reg_reg[21]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (apple/temp_reg_reg[20]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (apple/temp_reg_reg[19]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (apple/temp_reg_reg[18]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (apple/temp_reg_reg[17]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (apple/temp_reg_reg[16]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (apple/temp_reg_reg[15]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (apple/temp_reg_reg[14]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (apple/temp_reg_reg[13]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (apple/temp_reg_reg[12]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (apple/temp_reg_reg[11]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (apple/temp_reg_reg[10]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (apple/temp_reg_reg[9]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (apple/temp_reg_reg[8]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (apple/temp_reg_reg[7]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (apple/temp_reg_reg[6]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (apple/temp_reg_reg[5]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (apple/temp_reg_reg[4]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (apple/temp_reg_reg[3]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (apple/temp_reg_reg[2]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (apple/temp_reg_reg[1]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (apple/temp_reg_reg[0]) is unused and will be removed from module mlp.
WARNING: [Synth 8-3332] Sequential element (mac_en_reg) is unused and will be removed from module mlp.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:09:13 ; elapsed = 00:09:33 . Memory (MB): peak = 2498.648 ; gain = 1575.848 ; free physical = 1242 ; free virtual = 11834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|rom         | p_0_out    | 65536x8       | LUT            | 
|mlp         | ram_w      | 32x1          | LUT            | 
|mlp         | ram_w      | 32x1          | LUT            | 
|mlp         | ram_w      | 32x1          | LUT            | 
|mlp         | ram_w      | 32x1          | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------------+-----------+----------------------+------------------+
|Module Name | RTL Object       | Inference | Size (Depth x Width) | Primitives       | 
+------------+------------------+-----------+----------------------+------------------+
|mlp         | local/ra_mem_reg | Implied   | 1 K x 16             | RAM256X1S x 64   | 
+------------+------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping              | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mlp         | C+A2*B2                  | 16     | 8      | 24     | -      | 24     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|mlp         | (0 or PCIN)+(A2*B2 or 0) | 16     | 8      | -      | -      | 24     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mlp         | (C:0x400)+(A:0x310)*B2   | 6      | 10     | 11     | -      | 16     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:09:21 ; elapsed = 00:09:41 . Memory (MB): peak = 2498.648 ; gain = 1575.848 ; free physical = 1242 ; free virtual = 11834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:09:22 ; elapsed = 00:09:41 . Memory (MB): peak = 2498.648 ; gain = 1575.848 ; free physical = 1242 ; free virtual = 11834
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:09:25 ; elapsed = 00:09:44 . Memory (MB): peak = 2498.648 ; gain = 1575.848 ; free physical = 1242 ; free virtual = 11835
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:26 ; elapsed = 00:09:46 . Memory (MB): peak = 2498.648 ; gain = 1575.848 ; free physical = 1242 ; free virtual = 11835
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:26 ; elapsed = 00:09:46 . Memory (MB): peak = 2498.648 ; gain = 1575.848 ; free physical = 1242 ; free virtual = 11835
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:26 ; elapsed = 00:09:46 . Memory (MB): peak = 2498.648 ; gain = 1575.848 ; free physical = 1242 ; free virtual = 11835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:09:26 ; elapsed = 00:09:46 . Memory (MB): peak = 2498.648 ; gain = 1575.848 ; free physical = 1242 ; free virtual = 11835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:28 ; elapsed = 00:09:47 . Memory (MB): peak = 2498.648 ; gain = 1575.848 ; free physical = 1242 ; free virtual = 11835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:28 ; elapsed = 00:09:47 . Memory (MB): peak = 2498.648 ; gain = 1575.848 ; free physical = 1242 ; free virtual = 11835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |    10|
|3     |DSP48E1   |     1|
|4     |DSP48E1_1 |     1|
|5     |DSP48E1_2 |     1|
|6     |LUT1      |    17|
|7     |LUT2      |    90|
|8     |LUT3      |   394|
|9     |LUT4      |   161|
|10    |LUT5      |   830|
|11    |LUT6      |  6111|
|12    |MUXF7     |  1888|
|13    |MUXF8     |   643|
|14    |RAM256X1S |    64|
|15    |FDRE      |   182|
|16    |FDSE      |     4|
|17    |IBUF      |     2|
|18    |OBUF      |    11|
+------+----------+------+

Report Instance Areas: 
+------+----------+----------+------+
|      |Instance  |Module    |Cells |
+------+----------+----------+------+
|1     |top       |          | 10411|
|2     |  apple   |mac       |    30|
|3     |  display |seven_seg |     7|
|4     |  global  |rom       |  9842|
|5     |  local   |ram__3    |   104|
+------+----------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:28 ; elapsed = 00:09:47 . Memory (MB): peak = 2498.648 ; gain = 1575.848 ; free physical = 1242 ; free virtual = 11835
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:09:22 ; elapsed = 00:09:28 . Memory (MB): peak = 2498.648 ; gain = 1420.664 ; free physical = 1242 ; free virtual = 11835
Synthesis Optimization Complete : Time (s): cpu = 00:09:28 ; elapsed = 00:09:47 . Memory (MB): peak = 2498.656 ; gain = 1575.855 ; free physical = 1242 ; free virtual = 11835
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'mlp' is not ideal for floorplanning, since the cellview 'rom' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:28 ; elapsed = 00:09:47 . Memory (MB): peak = 2498.656 ; gain = 1506.352 ; free physical = 1245 ; free virtual = 11837
INFO: [Common 17-1381] The checkpoint '/home/dual/cs5200444/Desktop/assignment 2/mlp/mlp.runs/synth_1/mlp.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2522.660 ; gain = 0.000 ; free physical = 1244 ; free virtual = 11836
INFO: [Common 17-206] Exiting Vivado at Wed Oct  5 13:16:32 2022...
