-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- ***************************************************************************
-- This file contains a Vhdl test bench template that is freely editable to   
-- suit user's needs .Comments are provided in each section to help the user  
-- fill out necessary details.                                                
-- ***************************************************************************
-- Generated on "11/13/2018 17:06:11"
                                                            
-- Vhdl Test Bench template for design  :  BREG
-- 
-- Simulation tool : ModelSim-Altera (VHDL)
-- 

LIBRARY ieee;                                               
USE ieee.std_logic_1164.all;                                

ENTITY BREG_vhd_tst IS
END BREG_vhd_tst;
ARCHITECTURE BREG_arch OF BREG_vhd_tst IS
-- constants                                                 
-- signals                                                   
SIGNAL clk : STD_LOGIC;
SIGNAL r1 : STD_LOGIC_VECTOR(31 DOWNTO 0);
SIGNAL r2 : STD_LOGIC_VECTOR(31 DOWNTO 0);
SIGNAL radd1 : STD_LOGIC_VECTOR(4 DOWNTO 0);
SIGNAL radd2 : STD_LOGIC_VECTOR(4 DOWNTO 0);
SIGNAL rst : STD_LOGIC;
SIGNAL wadd : STD_LOGIC_VECTOR(4 DOWNTO 0);
SIGNAL wdata : STD_LOGIC_VECTOR(31 DOWNTO 0);
SIGNAL wren : STD_LOGIC;
COMPONENT BREG
	PORT (
	clk : IN STD_LOGIC;
	r1 : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
	r2 : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
	radd1 : IN STD_LOGIC_VECTOR(4 DOWNTO 0);
	radd2 : IN STD_LOGIC_VECTOR(4 DOWNTO 0);
	rst : IN STD_LOGIC;
	wadd : IN STD_LOGIC_VECTOR(4 DOWNTO 0);
	wdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
	wren : IN STD_LOGIC
	);
END COMPONENT;
BEGIN
	i1 : BREG
	PORT MAP (
-- list connections between master ports and signals
	clk => clk,
	r1 => r1,
	r2 => r2,
	radd1 => radd1,
	radd2 => radd2,
	rst => rst,
	wadd => wadd,
	wdata => wdata,
	wren => wren
	);
init : PROCESS                                               
-- variable declarations                                     
BEGIN                                                        
        -- code that executes only once                      
WAIT;                                                       
END PROCESS init;                                           
always : PROCESS                                              
-- optional sensitivity list                                  
-- (        )                                                 
-- variable declarations                                      
BEGIN                                                         
        -- code executes for every event on sensitivity list  
WAIT;                                                        
END PROCESS always;                                          
END BREG_arch;
