library ieee;
use ieee.std_logic.1164.all;

entity FSM is
port( clock, resetn, w: in std_logic ;
		z: out std_logic );
end FSM ;

architecture behavior of FSM is
type srate_type is(A,B);
signal y: state_type ;
begin
process (resetn, clock)
begin
 if resetn = '0' then
	y <= A ; 
 elsif (clock'event and clock = '1') then
	case y is
	when A =>
		if w = '0' then
			y <= A ;
		else
			y <= B ;
		end if ;
	when B =>
		if w = '0' then
			y <= A ;
		else
			y <= B ;
		end if ;
	end case;
	end if ;
	end process;
end behavior ;
