// Seed: 3061625181
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    input tri id_2,
    output wor id_3,
    output tri1 id_4,
    input tri id_5,
    input uwire id_6,
    output wand id_7,
    output supply1 id_8,
    output tri1 id_9,
    input tri id_10,
    input wire id_11
);
  assign id_4 = id_11;
  assign id_9 = id_6 ==? id_5;
  logic id_13;
  ;
  assign module_1._id_6 = 0;
  logic [7:0][1] id_14;
endmodule
module module_1 #(
    parameter id_0 = 32'd17,
    parameter id_1 = 32'd17,
    parameter id_6 = 32'd96,
    parameter id_8 = 32'd24
) (
    input wor _id_0,
    output tri0 _id_1,
    output tri0 id_2,
    output tri id_3[id_6 : id_1],
    input tri0 id_4,
    input tri0 id_5,
    input tri _id_6,
    input supply1 id_7,
    input uwire _id_8,
    input tri0 id_9,
    output wor id_10
);
  bit [-1 : id_0  &&  id_8] id_12, id_13, id_14;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_7,
      id_3,
      id_3,
      id_4,
      id_5,
      id_3,
      id_10,
      id_3,
      id_7,
      id_5
  );
  wire id_15;
  initial id_14 <= -1;
endmodule
