0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/samue/Downloads/316/LAB5/LAB5.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/samue/Downloads/316/LAB5/LAB5.srcs/sim_1/new/RCA_4bits_tb.v,1743107596,verilog,,C:/Users/samue/Downloads/316/LAB5/LAB5.srcs/sources_1/imports/Lab5_Starter_Code/RegLogic.v,,rca_4bits_tb,,,,,,,,
C:/Users/samue/Downloads/316/LAB5/LAB5.srcs/sources_1/imports/Lab5_Starter_Code/CLA.v,1743103687,verilog,,C:/Users/samue/Downloads/316/LAB5/LAB5.srcs/sources_1/imports/Lab5_Starter_Code/RCA.v,,CLA_4bits,,,,,,,,
C:/Users/samue/Downloads/316/LAB5/LAB5.srcs/sources_1/imports/Lab5_Starter_Code/RCA.v,1743107370,verilog,,C:/Users/samue/Downloads/316/LAB5/LAB5.srcs/sim_1/new/RCA_4bits_tb.v,,RCA_4bits;full_adder,,,,,,,,
C:/Users/samue/Downloads/316/LAB5/LAB5.srcs/sources_1/imports/Lab5_Starter_Code/RegLogic.v,1743107370,verilog,,,,register_logic,,,,,,,,
