save-temps=1

[connectivity]
nk=mmult:1:mmult_1

sp=mmult_1.m_axi_gmem3:DDR[1]

nk=read_AX_fromDDR_bank:3:read_AX_fromDDR_bank_1.read_AX_fromDDR_bank_2.read_AX_fromDDR_bank_3
sp=read_AX_fromDDR_bank_1.m_axi_gmem0:HBM[0:3].0
sp=read_AX_fromDDR_bank_2.m_axi_gmem0:HBM[12:15].12
sp=read_AX_fromDDR_bank_3.m_axi_gmem0:HBM[28:31].28

nk=store_output_matrix:3:store_output_matrix_1.store_output_matrix_2.store_output_matrix_3
sp=store_output_matrix_1.m_axi_gmem0:HBM[0:3].1
sp=store_output_matrix_2.m_axi_gmem0:HBM[12:15].13
sp=store_output_matrix_3.m_axi_gmem0:HBM[28:31].29

slr=mmult_1:SLR1
slr=read_AX_fromDDR_bank_1:SLR0
slr=read_AX_fromDDR_bank_2:SLR0
slr=read_AX_fromDDR_bank_3:SLR0
slr=store_output_matrix_1:SLR0
slr=store_output_matrix_2:SLR0
slr=store_output_matrix_3:SLR0

nk=feagg_top:1:feagg_top_1
sp=feagg_top_1.m_axi_gmem0:HBM[0:3].2
sp=feagg_top_1.m_axi_gmem1:HBM[12:15].14
sp=feagg_top_1.m_axi_gmem2:HBM[28:31].30

sp=feagg_top_1.m_axi_gmem3:HBM[10]

sp=feagg_top_1.m_axi_gmem4:HBM[0:3].3
sp=feagg_top_1.m_axi_gmem5:HBM[12:15].15
sp=feagg_top_1.m_axi_gmem6:HBM[28:31].31

slr=feagg_top_1:SLR0

nk=mlp:1:mlp_1

sp=mlp_1.m_axi_gmem0:DDR[1]

slr=mlp_1:SLR2

sc=feagg_top_1.AX_Merge_Stream_bank1:mmult_1.AX_Merge_Stream_bank1:16
sc=feagg_top_1.AX_Merge_Stream_bank2:mmult_1.AX_Merge_Stream_bank2:16
sc=feagg_top_1.AX_Merge_Stream_bank3:mmult_1.AX_Merge_Stream_bank3:16

sc=read_AX_fromDDR_bank_1.AX_DDR:mmult_1.AX_DDR_stream1:16
sc=read_AX_fromDDR_bank_2.AX_DDR:mmult_1.AX_DDR_stream2:16
sc=read_AX_fromDDR_bank_3.AX_DDR:mmult_1.AX_DDR_stream3:16

sc=mmult_1.R_stream1:store_output_matrix_1.R_stream:16
sc=mmult_1.R_stream2:store_output_matrix_2.R_stream:16
sc=mmult_1.R_stream3:store_output_matrix_3.R_stream:16

sc=mmult_1.To_mlp1:mlp_1.C_stream1:16
sc=mmult_1.To_mlp2:mlp_1.C_stream2:16
sc=mmult_1.To_mlp3:mlp_1.C_stream3:16



# [vivado]
# prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-retiming}
# prop=run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
# prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
# prop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore
# prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=Explore
# prop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore
# impl.strategies=Performance_Explore
# prop=run.impl_1.strategy=Performance_EarlyBlockPlacement
# prop=run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true
# prop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore
# prop=run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE=Explore
# prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=Explore
# prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true


# [advanced]
# param=compiler.multiStrategiesWaitOnAllRuns=1
