// Seed: 426539311
module module_0;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    output supply0 id_2,
    input uwire id_3,
    input tri id_4,
    input wor id_5,
    output wand id_6,
    input supply0 id_7
);
  id_9(
      1, 1, 1 & 1
  ); module_0();
  wire id_10;
  wire id_11;
  wire id_12;
  wire id_13;
  assign id_2 = 1;
endmodule
module module_2 (
    input supply1 id_0,
    input supply0 id_1,
    input supply1 id_2
    , id_10,
    input uwire id_3,
    input supply0 id_4,
    input tri0 id_5,
    input supply1 id_6,
    input tri0 id_7,
    output supply0 id_8
);
  module_0();
endmodule
