============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 22 2025  05:48:01 pm
  Module:                 ipr
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Pin                     Type             Fanout Load Slew Delay Arrival   
                                (Domain)                 (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock clk)              launch                                                0 R 
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R 
write_if_we              in port                       2  2.0    0    +0     500 R 
g212__2398/A2                                                         +0     500   
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R 
async_fifo_i_wptr_full_inst/winc 
  g377__4733/A1                                                       +0     548   
  g377__4733/ZN          INR2D0BWP16P90(timing)        2  3.0   76   +73     620 R 
  g376__7482/B                                                        +0     620   
  g376__7482/CO          HA1D0BWP16P90(timing)         1  2.2   36   +74     695 R 
  g375__5115/B                                                        +0     695   
  g375__5115/CO          HA1D0BWP16P90(timing)         2  3.0   45   +68     762 R 
  g374__1881/A1                                                       +0     762   
  g374__1881/Z           AN3D0BWP16P90(timing)         1  2.2   36   +73     835 R 
  g368__1705/B                                                        +0     835   
  g368__1705/S           HA1D0BWP16P90(timing)         3  3.7   50   +79     914 F 
  g364__3680/A1                                                       +0     914   
  g364__3680/Z           XOR2D0BWP16P90(timing)        2  2.2   33   +70     984 R 
  g363__2883/A2                                                       +0     984   
  g363__2883/ZN          XNR2D0BWP16P90(timing)        1  1.2   23   +63    1047 R 
  g378__9315/A1                                                       +0    1047   
  g378__9315/ZN          ND4D0BWP16P90(timing)         1  1.2   68   +55    1102 F 
  g360__6161/A2                                                       +0    1102   
  g360__6161/ZN          NR3D0BWP16P90(timing)         1  1.3   58   +61    1163 R 
  wfull_reg/D            DFCNQD0BWP16P90(timing)                      +0    1163   
  wfull_reg/CP           setup                                   0   +62    1225 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R 
-----------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     775ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wfull_reg/D

