INFO: [VRFC 10-163] Analyzing VHDL file "C:/Portfolio/Conception SoC/Vivado_proj/Timer_IP_Design/Timer_IP_Design.srcs/sources_1/new/Timer_Block.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Timer'
