$comment
	File created using the following command:
		vcd file lab07_as.msim.vcd -direction
$end
$date
	Wed Nov 13 12:56:48 2024
$end
$version
	ModelSim Version 10.3d
$end
$timescale
	1ps
$end

$scope module top_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 2 # sw [1:0] $end
$var wire 1 $ ALUResult [31] $end
$var wire 1 % ALUResult [30] $end
$var wire 1 & ALUResult [29] $end
$var wire 1 ' ALUResult [28] $end
$var wire 1 ( ALUResult [27] $end
$var wire 1 ) ALUResult [26] $end
$var wire 1 * ALUResult [25] $end
$var wire 1 + ALUResult [24] $end
$var wire 1 , ALUResult [23] $end
$var wire 1 - ALUResult [22] $end
$var wire 1 . ALUResult [21] $end
$var wire 1 / ALUResult [20] $end
$var wire 1 0 ALUResult [19] $end
$var wire 1 1 ALUResult [18] $end
$var wire 1 2 ALUResult [17] $end
$var wire 1 3 ALUResult [16] $end
$var wire 1 4 ALUResult [15] $end
$var wire 1 5 ALUResult [14] $end
$var wire 1 6 ALUResult [13] $end
$var wire 1 7 ALUResult [12] $end
$var wire 1 8 ALUResult [11] $end
$var wire 1 9 ALUResult [10] $end
$var wire 1 : ALUResult [9] $end
$var wire 1 ; ALUResult [8] $end
$var wire 1 < ALUResult [7] $end
$var wire 1 = ALUResult [6] $end
$var wire 1 > ALUResult [5] $end
$var wire 1 ? ALUResult [4] $end
$var wire 1 @ ALUResult [3] $end
$var wire 1 A ALUResult [2] $end
$var wire 1 B ALUResult [1] $end
$var wire 1 C ALUResult [0] $end
$var wire 1 D ALUSrc_out [31] $end
$var wire 1 E ALUSrc_out [30] $end
$var wire 1 F ALUSrc_out [29] $end
$var wire 1 G ALUSrc_out [28] $end
$var wire 1 H ALUSrc_out [27] $end
$var wire 1 I ALUSrc_out [26] $end
$var wire 1 J ALUSrc_out [25] $end
$var wire 1 K ALUSrc_out [24] $end
$var wire 1 L ALUSrc_out [23] $end
$var wire 1 M ALUSrc_out [22] $end
$var wire 1 N ALUSrc_out [21] $end
$var wire 1 O ALUSrc_out [20] $end
$var wire 1 P ALUSrc_out [19] $end
$var wire 1 Q ALUSrc_out [18] $end
$var wire 1 R ALUSrc_out [17] $end
$var wire 1 S ALUSrc_out [16] $end
$var wire 1 T ALUSrc_out [15] $end
$var wire 1 U ALUSrc_out [14] $end
$var wire 1 V ALUSrc_out [13] $end
$var wire 1 W ALUSrc_out [12] $end
$var wire 1 X ALUSrc_out [11] $end
$var wire 1 Y ALUSrc_out [10] $end
$var wire 1 Z ALUSrc_out [9] $end
$var wire 1 [ ALUSrc_out [8] $end
$var wire 1 \ ALUSrc_out [7] $end
$var wire 1 ] ALUSrc_out [6] $end
$var wire 1 ^ ALUSrc_out [5] $end
$var wire 1 _ ALUSrc_out [4] $end
$var wire 1 ` ALUSrc_out [3] $end
$var wire 1 a ALUSrc_out [2] $end
$var wire 1 b ALUSrc_out [1] $end
$var wire 1 c ALUSrc_out [0] $end
$var wire 1 d MemtoReg_out [31] $end
$var wire 1 e MemtoReg_out [30] $end
$var wire 1 f MemtoReg_out [29] $end
$var wire 1 g MemtoReg_out [28] $end
$var wire 1 h MemtoReg_out [27] $end
$var wire 1 i MemtoReg_out [26] $end
$var wire 1 j MemtoReg_out [25] $end
$var wire 1 k MemtoReg_out [24] $end
$var wire 1 l MemtoReg_out [23] $end
$var wire 1 m MemtoReg_out [22] $end
$var wire 1 n MemtoReg_out [21] $end
$var wire 1 o MemtoReg_out [20] $end
$var wire 1 p MemtoReg_out [19] $end
$var wire 1 q MemtoReg_out [18] $end
$var wire 1 r MemtoReg_out [17] $end
$var wire 1 s MemtoReg_out [16] $end
$var wire 1 t MemtoReg_out [15] $end
$var wire 1 u MemtoReg_out [14] $end
$var wire 1 v MemtoReg_out [13] $end
$var wire 1 w MemtoReg_out [12] $end
$var wire 1 x MemtoReg_out [11] $end
$var wire 1 y MemtoReg_out [10] $end
$var wire 1 z MemtoReg_out [9] $end
$var wire 1 { MemtoReg_out [8] $end
$var wire 1 | MemtoReg_out [7] $end
$var wire 1 } MemtoReg_out [6] $end
$var wire 1 ~ MemtoReg_out [5] $end
$var wire 1 !! MemtoReg_out [4] $end
$var wire 1 "! MemtoReg_out [3] $end
$var wire 1 #! MemtoReg_out [2] $end
$var wire 1 $! MemtoReg_out [1] $end
$var wire 1 %! MemtoReg_out [0] $end
$var wire 1 &! ReadData [31] $end
$var wire 1 '! ReadData [30] $end
$var wire 1 (! ReadData [29] $end
$var wire 1 )! ReadData [28] $end
$var wire 1 *! ReadData [27] $end
$var wire 1 +! ReadData [26] $end
$var wire 1 ,! ReadData [25] $end
$var wire 1 -! ReadData [24] $end
$var wire 1 .! ReadData [23] $end
$var wire 1 /! ReadData [22] $end
$var wire 1 0! ReadData [21] $end
$var wire 1 1! ReadData [20] $end
$var wire 1 2! ReadData [19] $end
$var wire 1 3! ReadData [18] $end
$var wire 1 4! ReadData [17] $end
$var wire 1 5! ReadData [16] $end
$var wire 1 6! ReadData [15] $end
$var wire 1 7! ReadData [14] $end
$var wire 1 8! ReadData [13] $end
$var wire 1 9! ReadData [12] $end
$var wire 1 :! ReadData [11] $end
$var wire 1 ;! ReadData [10] $end
$var wire 1 <! ReadData [9] $end
$var wire 1 =! ReadData [8] $end
$var wire 1 >! ReadData [7] $end
$var wire 1 ?! ReadData [6] $end
$var wire 1 @! ReadData [5] $end
$var wire 1 A! ReadData [4] $end
$var wire 1 B! ReadData [3] $end
$var wire 1 C! ReadData [2] $end
$var wire 1 D! ReadData [1] $end
$var wire 1 E! ReadData [0] $end
$var wire 1 F! RegDst_out [4] $end
$var wire 1 G! RegDst_out [3] $end
$var wire 1 H! RegDst_out [2] $end
$var wire 1 I! RegDst_out [1] $end
$var wire 1 J! RegDst_out [0] $end
$var wire 1 K! display_led [6] $end
$var wire 1 L! display_led [5] $end
$var wire 1 M! display_led [4] $end
$var wire 1 N! display_led [3] $end
$var wire 1 O! display_led [2] $end
$var wire 1 P! display_led [1] $end
$var wire 1 Q! display_led [0] $end
$var wire 1 R! prode_data_memory [31] $end
$var wire 1 S! prode_data_memory [30] $end
$var wire 1 T! prode_data_memory [29] $end
$var wire 1 U! prode_data_memory [28] $end
$var wire 1 V! prode_data_memory [27] $end
$var wire 1 W! prode_data_memory [26] $end
$var wire 1 X! prode_data_memory [25] $end
$var wire 1 Y! prode_data_memory [24] $end
$var wire 1 Z! prode_data_memory [23] $end
$var wire 1 [! prode_data_memory [22] $end
$var wire 1 \! prode_data_memory [21] $end
$var wire 1 ]! prode_data_memory [20] $end
$var wire 1 ^! prode_data_memory [19] $end
$var wire 1 _! prode_data_memory [18] $end
$var wire 1 `! prode_data_memory [17] $end
$var wire 1 a! prode_data_memory [16] $end
$var wire 1 b! prode_data_memory [15] $end
$var wire 1 c! prode_data_memory [14] $end
$var wire 1 d! prode_data_memory [13] $end
$var wire 1 e! prode_data_memory [12] $end
$var wire 1 f! prode_data_memory [11] $end
$var wire 1 g! prode_data_memory [10] $end
$var wire 1 h! prode_data_memory [9] $end
$var wire 1 i! prode_data_memory [8] $end
$var wire 1 j! prode_data_memory [7] $end
$var wire 1 k! prode_data_memory [6] $end
$var wire 1 l! prode_data_memory [5] $end
$var wire 1 m! prode_data_memory [4] $end
$var wire 1 n! prode_data_memory [3] $end
$var wire 1 o! prode_data_memory [2] $end
$var wire 1 p! prode_data_memory [1] $end
$var wire 1 q! prode_data_memory [0] $end
$var wire 1 r! prode_register_file [31] $end
$var wire 1 s! prode_register_file [30] $end
$var wire 1 t! prode_register_file [29] $end
$var wire 1 u! prode_register_file [28] $end
$var wire 1 v! prode_register_file [27] $end
$var wire 1 w! prode_register_file [26] $end
$var wire 1 x! prode_register_file [25] $end
$var wire 1 y! prode_register_file [24] $end
$var wire 1 z! prode_register_file [23] $end
$var wire 1 {! prode_register_file [22] $end
$var wire 1 |! prode_register_file [21] $end
$var wire 1 }! prode_register_file [20] $end
$var wire 1 ~! prode_register_file [19] $end
$var wire 1 !" prode_register_file [18] $end
$var wire 1 "" prode_register_file [17] $end
$var wire 1 #" prode_register_file [16] $end
$var wire 1 $" prode_register_file [15] $end
$var wire 1 %" prode_register_file [14] $end
$var wire 1 &" prode_register_file [13] $end
$var wire 1 '" prode_register_file [12] $end
$var wire 1 (" prode_register_file [11] $end
$var wire 1 )" prode_register_file [10] $end
$var wire 1 *" prode_register_file [9] $end
$var wire 1 +" prode_register_file [8] $end
$var wire 1 ," prode_register_file [7] $end
$var wire 1 -" prode_register_file [6] $end
$var wire 1 ." prode_register_file [5] $end
$var wire 1 /" prode_register_file [4] $end
$var wire 1 0" prode_register_file [3] $end
$var wire 1 1" prode_register_file [2] $end
$var wire 1 2" prode_register_file [1] $end
$var wire 1 3" prode_register_file [0] $end
$var wire 1 4" sampler $end

$scope module i1 $end
$var wire 1 5" gnd $end
$var wire 1 6" vcc $end
$var wire 1 7" unknown $end
$var tri1 1 8" devclrn $end
$var tri1 1 9" devpor $end
$var tri1 1 :" devoe $end
$var wire 1 ;" ReadData[0]~output_o $end
$var wire 1 <" ReadData[1]~output_o $end
$var wire 1 =" ReadData[2]~output_o $end
$var wire 1 >" ReadData[3]~output_o $end
$var wire 1 ?" ReadData[4]~output_o $end
$var wire 1 @" ReadData[5]~output_o $end
$var wire 1 A" ReadData[6]~output_o $end
$var wire 1 B" ReadData[7]~output_o $end
$var wire 1 C" ReadData[8]~output_o $end
$var wire 1 D" ReadData[9]~output_o $end
$var wire 1 E" ReadData[10]~output_o $end
$var wire 1 F" ReadData[11]~output_o $end
$var wire 1 G" ReadData[12]~output_o $end
$var wire 1 H" ReadData[13]~output_o $end
$var wire 1 I" ReadData[14]~output_o $end
$var wire 1 J" ReadData[15]~output_o $end
$var wire 1 K" ReadData[16]~output_o $end
$var wire 1 L" ReadData[17]~output_o $end
$var wire 1 M" ReadData[18]~output_o $end
$var wire 1 N" ReadData[19]~output_o $end
$var wire 1 O" ReadData[20]~output_o $end
$var wire 1 P" ReadData[21]~output_o $end
$var wire 1 Q" ReadData[22]~output_o $end
$var wire 1 R" ReadData[23]~output_o $end
$var wire 1 S" ReadData[24]~output_o $end
$var wire 1 T" ReadData[25]~output_o $end
$var wire 1 U" ReadData[26]~output_o $end
$var wire 1 V" ReadData[27]~output_o $end
$var wire 1 W" ReadData[28]~output_o $end
$var wire 1 X" ReadData[29]~output_o $end
$var wire 1 Y" ReadData[30]~output_o $end
$var wire 1 Z" ReadData[31]~output_o $end
$var wire 1 [" prode_data_memory[0]~output_o $end
$var wire 1 \" prode_data_memory[1]~output_o $end
$var wire 1 ]" prode_data_memory[2]~output_o $end
$var wire 1 ^" prode_data_memory[3]~output_o $end
$var wire 1 _" prode_data_memory[4]~output_o $end
$var wire 1 `" prode_data_memory[5]~output_o $end
$var wire 1 a" prode_data_memory[6]~output_o $end
$var wire 1 b" prode_data_memory[7]~output_o $end
$var wire 1 c" prode_data_memory[8]~output_o $end
$var wire 1 d" prode_data_memory[9]~output_o $end
$var wire 1 e" prode_data_memory[10]~output_o $end
$var wire 1 f" prode_data_memory[11]~output_o $end
$var wire 1 g" prode_data_memory[12]~output_o $end
$var wire 1 h" prode_data_memory[13]~output_o $end
$var wire 1 i" prode_data_memory[14]~output_o $end
$var wire 1 j" prode_data_memory[15]~output_o $end
$var wire 1 k" prode_data_memory[16]~output_o $end
$var wire 1 l" prode_data_memory[17]~output_o $end
$var wire 1 m" prode_data_memory[18]~output_o $end
$var wire 1 n" prode_data_memory[19]~output_o $end
$var wire 1 o" prode_data_memory[20]~output_o $end
$var wire 1 p" prode_data_memory[21]~output_o $end
$var wire 1 q" prode_data_memory[22]~output_o $end
$var wire 1 r" prode_data_memory[23]~output_o $end
$var wire 1 s" prode_data_memory[24]~output_o $end
$var wire 1 t" prode_data_memory[25]~output_o $end
$var wire 1 u" prode_data_memory[26]~output_o $end
$var wire 1 v" prode_data_memory[27]~output_o $end
$var wire 1 w" prode_data_memory[28]~output_o $end
$var wire 1 x" prode_data_memory[29]~output_o $end
$var wire 1 y" prode_data_memory[30]~output_o $end
$var wire 1 z" prode_data_memory[31]~output_o $end
$var wire 1 {" prode_register_file[0]~output_o $end
$var wire 1 |" prode_register_file[1]~output_o $end
$var wire 1 }" prode_register_file[2]~output_o $end
$var wire 1 ~" prode_register_file[3]~output_o $end
$var wire 1 !# prode_register_file[4]~output_o $end
$var wire 1 "# prode_register_file[5]~output_o $end
$var wire 1 ## prode_register_file[6]~output_o $end
$var wire 1 $# prode_register_file[7]~output_o $end
$var wire 1 %# prode_register_file[8]~output_o $end
$var wire 1 &# prode_register_file[9]~output_o $end
$var wire 1 '# prode_register_file[10]~output_o $end
$var wire 1 (# prode_register_file[11]~output_o $end
$var wire 1 )# prode_register_file[12]~output_o $end
$var wire 1 *# prode_register_file[13]~output_o $end
$var wire 1 +# prode_register_file[14]~output_o $end
$var wire 1 ,# prode_register_file[15]~output_o $end
$var wire 1 -# prode_register_file[16]~output_o $end
$var wire 1 .# prode_register_file[17]~output_o $end
$var wire 1 /# prode_register_file[18]~output_o $end
$var wire 1 0# prode_register_file[19]~output_o $end
$var wire 1 1# prode_register_file[20]~output_o $end
$var wire 1 2# prode_register_file[21]~output_o $end
$var wire 1 3# prode_register_file[22]~output_o $end
$var wire 1 4# prode_register_file[23]~output_o $end
$var wire 1 5# prode_register_file[24]~output_o $end
$var wire 1 6# prode_register_file[25]~output_o $end
$var wire 1 7# prode_register_file[26]~output_o $end
$var wire 1 8# prode_register_file[27]~output_o $end
$var wire 1 9# prode_register_file[28]~output_o $end
$var wire 1 :# prode_register_file[29]~output_o $end
$var wire 1 ;# prode_register_file[30]~output_o $end
$var wire 1 <# prode_register_file[31]~output_o $end
$var wire 1 =# RegDst_out[0]~output_o $end
$var wire 1 ># RegDst_out[1]~output_o $end
$var wire 1 ?# RegDst_out[2]~output_o $end
$var wire 1 @# RegDst_out[3]~output_o $end
$var wire 1 A# RegDst_out[4]~output_o $end
$var wire 1 B# MemtoReg_out[0]~output_o $end
$var wire 1 C# MemtoReg_out[1]~output_o $end
$var wire 1 D# MemtoReg_out[2]~output_o $end
$var wire 1 E# MemtoReg_out[3]~output_o $end
$var wire 1 F# MemtoReg_out[4]~output_o $end
$var wire 1 G# MemtoReg_out[5]~output_o $end
$var wire 1 H# MemtoReg_out[6]~output_o $end
$var wire 1 I# MemtoReg_out[7]~output_o $end
$var wire 1 J# MemtoReg_out[8]~output_o $end
$var wire 1 K# MemtoReg_out[9]~output_o $end
$var wire 1 L# MemtoReg_out[10]~output_o $end
$var wire 1 M# MemtoReg_out[11]~output_o $end
$var wire 1 N# MemtoReg_out[12]~output_o $end
$var wire 1 O# MemtoReg_out[13]~output_o $end
$var wire 1 P# MemtoReg_out[14]~output_o $end
$var wire 1 Q# MemtoReg_out[15]~output_o $end
$var wire 1 R# MemtoReg_out[16]~output_o $end
$var wire 1 S# MemtoReg_out[17]~output_o $end
$var wire 1 T# MemtoReg_out[18]~output_o $end
$var wire 1 U# MemtoReg_out[19]~output_o $end
$var wire 1 V# MemtoReg_out[20]~output_o $end
$var wire 1 W# MemtoReg_out[21]~output_o $end
$var wire 1 X# MemtoReg_out[22]~output_o $end
$var wire 1 Y# MemtoReg_out[23]~output_o $end
$var wire 1 Z# MemtoReg_out[24]~output_o $end
$var wire 1 [# MemtoReg_out[25]~output_o $end
$var wire 1 \# MemtoReg_out[26]~output_o $end
$var wire 1 ]# MemtoReg_out[27]~output_o $end
$var wire 1 ^# MemtoReg_out[28]~output_o $end
$var wire 1 _# MemtoReg_out[29]~output_o $end
$var wire 1 `# MemtoReg_out[30]~output_o $end
$var wire 1 a# MemtoReg_out[31]~output_o $end
$var wire 1 b# ALUResult[0]~output_o $end
$var wire 1 c# ALUResult[1]~output_o $end
$var wire 1 d# ALUResult[2]~output_o $end
$var wire 1 e# ALUResult[3]~output_o $end
$var wire 1 f# ALUResult[4]~output_o $end
$var wire 1 g# ALUResult[5]~output_o $end
$var wire 1 h# ALUResult[6]~output_o $end
$var wire 1 i# ALUResult[7]~output_o $end
$var wire 1 j# ALUResult[8]~output_o $end
$var wire 1 k# ALUResult[9]~output_o $end
$var wire 1 l# ALUResult[10]~output_o $end
$var wire 1 m# ALUResult[11]~output_o $end
$var wire 1 n# ALUResult[12]~output_o $end
$var wire 1 o# ALUResult[13]~output_o $end
$var wire 1 p# ALUResult[14]~output_o $end
$var wire 1 q# ALUResult[15]~output_o $end
$var wire 1 r# ALUResult[16]~output_o $end
$var wire 1 s# ALUResult[17]~output_o $end
$var wire 1 t# ALUResult[18]~output_o $end
$var wire 1 u# ALUResult[19]~output_o $end
$var wire 1 v# ALUResult[20]~output_o $end
$var wire 1 w# ALUResult[21]~output_o $end
$var wire 1 x# ALUResult[22]~output_o $end
$var wire 1 y# ALUResult[23]~output_o $end
$var wire 1 z# ALUResult[24]~output_o $end
$var wire 1 {# ALUResult[25]~output_o $end
$var wire 1 |# ALUResult[26]~output_o $end
$var wire 1 }# ALUResult[27]~output_o $end
$var wire 1 ~# ALUResult[28]~output_o $end
$var wire 1 !$ ALUResult[29]~output_o $end
$var wire 1 "$ ALUResult[30]~output_o $end
$var wire 1 #$ ALUResult[31]~output_o $end
$var wire 1 $$ ALUSrc_out[0]~output_o $end
$var wire 1 %$ ALUSrc_out[1]~output_o $end
$var wire 1 &$ ALUSrc_out[2]~output_o $end
$var wire 1 '$ ALUSrc_out[3]~output_o $end
$var wire 1 ($ ALUSrc_out[4]~output_o $end
$var wire 1 )$ ALUSrc_out[5]~output_o $end
$var wire 1 *$ ALUSrc_out[6]~output_o $end
$var wire 1 +$ ALUSrc_out[7]~output_o $end
$var wire 1 ,$ ALUSrc_out[8]~output_o $end
$var wire 1 -$ ALUSrc_out[9]~output_o $end
$var wire 1 .$ ALUSrc_out[10]~output_o $end
$var wire 1 /$ ALUSrc_out[11]~output_o $end
$var wire 1 0$ ALUSrc_out[12]~output_o $end
$var wire 1 1$ ALUSrc_out[13]~output_o $end
$var wire 1 2$ ALUSrc_out[14]~output_o $end
$var wire 1 3$ ALUSrc_out[15]~output_o $end
$var wire 1 4$ ALUSrc_out[16]~output_o $end
$var wire 1 5$ ALUSrc_out[17]~output_o $end
$var wire 1 6$ ALUSrc_out[18]~output_o $end
$var wire 1 7$ ALUSrc_out[19]~output_o $end
$var wire 1 8$ ALUSrc_out[20]~output_o $end
$var wire 1 9$ ALUSrc_out[21]~output_o $end
$var wire 1 :$ ALUSrc_out[22]~output_o $end
$var wire 1 ;$ ALUSrc_out[23]~output_o $end
$var wire 1 <$ ALUSrc_out[24]~output_o $end
$var wire 1 =$ ALUSrc_out[25]~output_o $end
$var wire 1 >$ ALUSrc_out[26]~output_o $end
$var wire 1 ?$ ALUSrc_out[27]~output_o $end
$var wire 1 @$ ALUSrc_out[28]~output_o $end
$var wire 1 A$ ALUSrc_out[29]~output_o $end
$var wire 1 B$ ALUSrc_out[30]~output_o $end
$var wire 1 C$ ALUSrc_out[31]~output_o $end
$var wire 1 D$ display_led[0]~output_o $end
$var wire 1 E$ display_led[1]~output_o $end
$var wire 1 F$ display_led[2]~output_o $end
$var wire 1 G$ display_led[3]~output_o $end
$var wire 1 H$ display_led[4]~output_o $end
$var wire 1 I$ display_led[5]~output_o $end
$var wire 1 J$ display_led[6]~output_o $end
$var wire 1 K$ clk~input_o $end
$var wire 1 L$ data_mem|dm_regs[2][0]~feeder_combout $end
$var wire 1 M$ rst~input_o $end
$var wire 1 N$ sw[0]~input_o $end
$var wire 1 O$ sw[1]~input_o $end
$var wire 1 P$ Equal1~0_combout $end
$var wire 1 Q$ data_mem|dm_regs[2][0]~q $end
$var wire 1 R$ inst_ex[16]~0_combout $end
$var wire 1 S$ data_mem|dm_regs[0][0]~feeder_combout $end
$var wire 1 T$ data_mem|dm_regs[0][0]~q $end
$var wire 1 U$ data_mem|Mux31~0_combout $end
$var wire 1 V$ r_f|rf_regs[1][1]~feeder_combout $end
$var wire 1 W$ Equal0~0_combout $end
$var wire 1 X$ r_f|rf_regs[1][1]~q $end
$var wire 1 Y$ r_f|Mux62~0_combout $end
$var wire 1 Z$ data_mem|dm_regs[0][1]~feeder_combout $end
$var wire 1 [$ data_mem|dm_regs[0][1]~q $end
$var wire 1 \$ data_mem|dm_regs[2][1]~0_combout $end
$var wire 1 ]$ data_mem|dm_regs[2][1]~q $end
$var wire 1 ^$ data_mem|Mux30~0_combout $end
$var wire 1 _$ r_f|rf_regs[1][2]~feeder_combout $end
$var wire 1 `$ r_f|rf_regs[1][2]~q $end
$var wire 1 a$ r_f|Mux61~0_combout $end
$var wire 1 b$ data_mem|dm_regs[0][2]~feeder_combout $end
$var wire 1 c$ data_mem|dm_regs[0][2]~q $end
$var wire 1 d$ data_mem|dm_regs[2][2]~q $end
$var wire 1 e$ data_mem|Mux29~0_combout $end
$var wire 1 f$ data_mem|dm_regs[2][3]~feeder_combout $end
$var wire 1 g$ data_mem|dm_regs[2][3]~q $end
$var wire 1 h$ data_mem|dm_regs[0][3]~q $end
$var wire 1 i$ data_mem|Mux28~0_combout $end
$var wire 1 j$ t2|WideOr6~0_combout $end
$var wire 1 k$ t2|WideOr5~0_combout $end
$var wire 1 l$ t2|WideOr3~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
b0 #
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0J!
0I!
0H!
0G!
0F!
1Q!
0P!
0O!
1N!
1M!
1L!
1K!
0q!
1p!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
13"
02"
01"
00"
0/"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
x4"
05"
16"
x7"
18"
19"
1:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
1\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
1{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
1D$
0E$
0F$
1G$
1H$
1I$
1J$
0K$
1L$
1M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
1\$
0]$
0^$
1_$
0`$
0a$
0b$
0c$
0d$
0e$
1f$
0g$
0h$
0i$
1j$
0k$
0l$
$end
#37500
1!
04"
1K$
#40000
0"
b1 #
0M$
1N$
14"
1e$
1W$
1U$
1R$
1=#
1;"
1B#
1D#
1b#
1d#
1$$
1&$
1="
1J!
1E!
1%!
1#!
1C
1A
1c
1a
1C!
1S$
#75000
0!
04"
0K$
#112500
1!
14"
1K$
1`$
1}"
1l$
1a$
11"
1k$
0j$
0I$
0D$
1E$
0J$
0G$
0L!
0Q!
1P!
0K!
0N!
1b$
#150000
0!
04"
0K$
#187500
1!
14"
1K$
#225000
0!
04"
0K$
#262500
1!
14"
1K$
#300000
0!
04"
0K$
#337500
1!
14"
1K$
#375000
0!
04"
0K$
#412500
1!
14"
1K$
#450000
0!
04"
0K$
#460000
b0 #
0N$
14"
0a$
0e$
0W$
0U$
0R$
0=#
0;"
0B#
0D#
0b#
0d#
0$$
0&$
0="
0J!
0E!
0%!
0#!
0C
0A
0c
0a
0C!
0b$
0S$
#487500
1!
04"
1K$
#525000
0!
14"
0K$
#562500
1!
04"
1K$
#600000
b10 #
0!
1O$
14"
0K$
1^$
1R$
1P$
1@#
1C#
1c#
1%$
1=#
1<"
1G!
1$!
1B
1b
1J!
1D!
1S$
1V$
#637500
1!
04"
1K$
1]$
1g$
1Q$
1["
1^"
0\"
1q!
1n!
0p!
0^$
1i$
1U$
1;"
1>"
0<"
1E!
1B!
0D!
#675000
0!
14"
0K$
#712500
1!
04"
1K$
#750000
0!
14"
0K$
#787500
1!
04"
1K$
#825000
0!
14"
0K$
#862500
1!
04"
1K$
#900000
0!
14"
0K$
#937500
1!
04"
1K$
#960000
b0 #
0O$
14"
0i$
0U$
0R$
0P$
0@#
0C#
0c#
0%$
0=#
0;"
0>"
0G!
0$!
0B
0b
0J!
0E!
0B!
0S$
0V$
#975000
0!
04"
0K$
#1000000
