++++++++++
mem_tmp1634
addr_width: 5
val_width: 16
reg_list: reg_tmp23001/16R reg_tmp23045/16R reg_tmp22971/16R reg_tmp22992/16R reg_tmp22985/16R reg_tmp22952/16R reg_tmp23009/16R reg_tmp23031/16R reg_tmp23012/16R reg_tmp23039/16R reg_tmp22998/16R reg_tmp22946/16R reg_tmp22982/16R reg_tmp22941/16R reg_tmp22955/16R reg_tmp23036/16R reg_tmp22962/16R reg_tmp23006/16R reg_tmp23022/16R reg_tmp22968/16R reg_tmp23025/16R reg_tmp22965/16R reg_tmp22976/16R reg_tmp23028/16R reg_tmp22926/16R reg_tmp22931/16R reg_tmp22979/16R reg_tmp22936/16R reg_tmp23015/16R reg_tmp22995/16R reg_tmp22949/16R reg_tmp23042/16R 
enable: tmp1634/1W
write_address: instruction[2]/1I instruction[3]/1I instruction[4]/1I instruction[5]/1I instruction[6]/1I 
write_port: tmp22211/1W tmp22351/1W tmp22171/1W tmp22251/1W tmp22191/1W tmp22231/1W tmp22371/1W tmp22431/1W tmp22391/1W tmp22331/1W tmp22471/1W tmp22291/1W tmp22271/1W tmp22451/1W tmp22411/1W tmp22311/1W 
read_port: 
----------
eval/pyrtl/alu 6.746878385543823
