// Seed: 598090434
module module_0 #(
    parameter id_8 = 32'd17
) (
    input  wor   id_0,
    input  tri   id_1,
    input  uwire id_2,
    input  tri   id_3,
    output wand  id_4,
    output uwire id_5
);
  parameter id_7 = 1;
  supply1 _id_8 = (-1'b0), id_9;
  logic [1 : id_8] id_10;
  ;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd59,
    parameter id_3 = 32'd63
) (
    output uwire id_0,
    output uwire id_1,
    input  wor   _id_2
    , id_9,
    input  wor   _id_3,
    input  tri   id_4,
    input  wand  id_5,
    input  wire  id_6,
    output wor   id_7
);
  supply0 id_10 = id_3 < 1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_7,
      id_7
  );
  wire [id_3 : id_2] id_11;
  assign id_0 = id_4;
  assign id_9 = "" ? id_2 : id_9;
endmodule
