<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4859" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4859{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4859{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4859{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4859{left:82px;bottom:979px;letter-spacing:-0.16px;}
#t5_4859{left:143px;bottom:979px;letter-spacing:-0.17px;}
#t6_4859{left:190px;bottom:979px;letter-spacing:-0.14px;}
#t7_4859{left:436px;bottom:979px;letter-spacing:-0.12px;}
#t8_4859{left:530px;bottom:979px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t9_4859{left:82px;bottom:955px;letter-spacing:-0.16px;}
#ta_4859{left:143px;bottom:955px;letter-spacing:-0.17px;}
#tb_4859{left:190px;bottom:955px;letter-spacing:-0.14px;}
#tc_4859{left:436px;bottom:955px;letter-spacing:-0.12px;}
#td_4859{left:530px;bottom:955px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#te_4859{left:82px;bottom:930px;letter-spacing:-0.16px;}
#tf_4859{left:139px;bottom:930px;letter-spacing:-0.15px;}
#tg_4859{left:190px;bottom:930px;letter-spacing:-0.14px;}
#th_4859{left:436px;bottom:930px;letter-spacing:-0.12px;}
#ti_4859{left:530px;bottom:930px;letter-spacing:-0.12px;}
#tj_4859{left:712px;bottom:930px;}
#tk_4859{left:715px;bottom:930px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tl_4859{left:529px;bottom:914px;letter-spacing:-0.12px;}
#tm_4859{left:687px;bottom:913px;}
#tn_4859{left:690px;bottom:914px;letter-spacing:-0.12px;}
#to_4859{left:529px;bottom:892px;letter-spacing:-0.12px;}
#tp_4859{left:82px;bottom:906px;letter-spacing:-0.16px;}
#tq_4859{left:139px;bottom:906px;letter-spacing:-0.16px;}
#tr_4859{left:190px;bottom:906px;letter-spacing:-0.14px;}
#ts_4859{left:436px;bottom:906px;letter-spacing:-0.13px;}
#tt_4859{left:82px;bottom:881px;letter-spacing:-0.16px;}
#tu_4859{left:139px;bottom:881px;letter-spacing:-0.16px;}
#tv_4859{left:190px;bottom:881px;letter-spacing:-0.14px;}
#tw_4859{left:436px;bottom:881px;letter-spacing:-0.14px;}
#tx_4859{left:82px;bottom:857px;letter-spacing:-0.16px;}
#ty_4859{left:139px;bottom:857px;letter-spacing:-0.15px;}
#tz_4859{left:190px;bottom:857px;letter-spacing:-0.13px;}
#t10_4859{left:436px;bottom:857px;letter-spacing:-0.13px;}
#t11_4859{left:82px;bottom:833px;letter-spacing:-0.16px;}
#t12_4859{left:139px;bottom:833px;letter-spacing:-0.15px;}
#t13_4859{left:190px;bottom:833px;letter-spacing:-0.14px;}
#t14_4859{left:436px;bottom:833px;letter-spacing:-0.12px;}
#t15_4859{left:530px;bottom:833px;letter-spacing:-0.12px;}
#t16_4859{left:712px;bottom:833px;}
#t17_4859{left:715px;bottom:833px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t18_4859{left:529px;bottom:816px;letter-spacing:-0.12px;}
#t19_4859{left:687px;bottom:816px;}
#t1a_4859{left:690px;bottom:816px;letter-spacing:-0.12px;}
#t1b_4859{left:529px;bottom:794px;letter-spacing:-0.12px;}
#t1c_4859{left:82px;bottom:808px;letter-spacing:-0.16px;}
#t1d_4859{left:139px;bottom:808px;letter-spacing:-0.16px;}
#t1e_4859{left:190px;bottom:808px;letter-spacing:-0.14px;}
#t1f_4859{left:436px;bottom:808px;letter-spacing:-0.13px;}
#t1g_4859{left:82px;bottom:784px;letter-spacing:-0.16px;}
#t1h_4859{left:139px;bottom:784px;letter-spacing:-0.16px;}
#t1i_4859{left:190px;bottom:784px;letter-spacing:-0.14px;}
#t1j_4859{left:436px;bottom:784px;letter-spacing:-0.14px;}
#t1k_4859{left:82px;bottom:759px;letter-spacing:-0.16px;}
#t1l_4859{left:139px;bottom:759px;letter-spacing:-0.15px;}
#t1m_4859{left:190px;bottom:759px;letter-spacing:-0.13px;}
#t1n_4859{left:436px;bottom:759px;letter-spacing:-0.13px;}
#t1o_4859{left:82px;bottom:735px;letter-spacing:-0.16px;}
#t1p_4859{left:139px;bottom:735px;letter-spacing:-0.15px;}
#t1q_4859{left:190px;bottom:735px;letter-spacing:-0.14px;}
#t1r_4859{left:436px;bottom:735px;letter-spacing:-0.12px;}
#t1s_4859{left:530px;bottom:735px;letter-spacing:-0.12px;}
#t1t_4859{left:712px;bottom:735px;}
#t1u_4859{left:715px;bottom:735px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1v_4859{left:529px;bottom:718px;letter-spacing:-0.12px;}
#t1w_4859{left:687px;bottom:718px;}
#t1x_4859{left:690px;bottom:718px;letter-spacing:-0.12px;}
#t1y_4859{left:529px;bottom:697px;letter-spacing:-0.12px;}
#t1z_4859{left:82px;bottom:710px;letter-spacing:-0.16px;}
#t20_4859{left:139px;bottom:710px;letter-spacing:-0.16px;}
#t21_4859{left:190px;bottom:710px;letter-spacing:-0.14px;}
#t22_4859{left:436px;bottom:710px;letter-spacing:-0.13px;}
#t23_4859{left:82px;bottom:686px;letter-spacing:-0.14px;}
#t24_4859{left:139px;bottom:686px;letter-spacing:-0.16px;}
#t25_4859{left:190px;bottom:686px;letter-spacing:-0.14px;}
#t26_4859{left:436px;bottom:686px;letter-spacing:-0.14px;}
#t27_4859{left:82px;bottom:661px;letter-spacing:-0.16px;}
#t28_4859{left:139px;bottom:661px;letter-spacing:-0.15px;}
#t29_4859{left:190px;bottom:661px;letter-spacing:-0.13px;}
#t2a_4859{left:436px;bottom:661px;letter-spacing:-0.13px;}
#t2b_4859{left:83px;bottom:637px;letter-spacing:-0.15px;}
#t2c_4859{left:139px;bottom:637px;letter-spacing:-0.15px;}
#t2d_4859{left:190px;bottom:637px;letter-spacing:-0.14px;}
#t2e_4859{left:436px;bottom:637px;letter-spacing:-0.12px;}
#t2f_4859{left:530px;bottom:637px;letter-spacing:-0.12px;}
#t2g_4859{left:712px;bottom:637px;}
#t2h_4859{left:715px;bottom:637px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2i_4859{left:529px;bottom:620px;letter-spacing:-0.12px;}
#t2j_4859{left:687px;bottom:620px;}
#t2k_4859{left:690px;bottom:620px;letter-spacing:-0.12px;}
#t2l_4859{left:529px;bottom:599px;letter-spacing:-0.12px;}
#t2m_4859{left:82px;bottom:613px;letter-spacing:-0.17px;}
#t2n_4859{left:139px;bottom:613px;letter-spacing:-0.16px;}
#t2o_4859{left:190px;bottom:613px;letter-spacing:-0.14px;}
#t2p_4859{left:436px;bottom:613px;letter-spacing:-0.14px;}
#t2q_4859{left:83px;bottom:588px;letter-spacing:-0.16px;}
#t2r_4859{left:139px;bottom:588px;letter-spacing:-0.16px;}
#t2s_4859{left:190px;bottom:588px;letter-spacing:-0.14px;}
#t2t_4859{left:436px;bottom:588px;letter-spacing:-0.14px;}
#t2u_4859{left:83px;bottom:564px;letter-spacing:-0.15px;}
#t2v_4859{left:139px;bottom:564px;letter-spacing:-0.15px;}
#t2w_4859{left:190px;bottom:564px;letter-spacing:-0.13px;}
#t2x_4859{left:436px;bottom:564px;letter-spacing:-0.13px;}
#t2y_4859{left:82px;bottom:539px;letter-spacing:-0.17px;}
#t2z_4859{left:139px;bottom:539px;letter-spacing:-0.16px;}
#t30_4859{left:190px;bottom:539px;letter-spacing:-0.14px;}
#t31_4859{left:436px;bottom:539px;letter-spacing:-0.13px;}
#t32_4859{left:529px;bottom:539px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t33_4859{left:712px;bottom:539px;}
#t34_4859{left:715px;bottom:539px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t35_4859{left:529px;bottom:522px;letter-spacing:-0.12px;}
#t36_4859{left:687px;bottom:522px;}
#t37_4859{left:690px;bottom:522px;letter-spacing:-0.12px;}
#t38_4859{left:529px;bottom:501px;letter-spacing:-0.12px;}
#t39_4859{left:82px;bottom:515px;letter-spacing:-0.17px;}
#t3a_4859{left:139px;bottom:515px;letter-spacing:-0.16px;}
#t3b_4859{left:190px;bottom:515px;letter-spacing:-0.14px;}
#t3c_4859{left:436px;bottom:515px;letter-spacing:-0.13px;}
#t3d_4859{left:82px;bottom:490px;letter-spacing:-0.17px;}
#t3e_4859{left:139px;bottom:490px;letter-spacing:-0.16px;}
#t3f_4859{left:190px;bottom:490px;letter-spacing:-0.15px;}
#t3g_4859{left:436px;bottom:490px;letter-spacing:-0.13px;}
#t3h_4859{left:82px;bottom:466px;letter-spacing:-0.16px;}
#t3i_4859{left:139px;bottom:466px;letter-spacing:-0.16px;}
#t3j_4859{left:190px;bottom:466px;letter-spacing:-0.14px;}
#t3k_4859{left:436px;bottom:466px;letter-spacing:-0.12px;}
#t3l_4859{left:82px;bottom:441px;letter-spacing:-0.17px;}
#t3m_4859{left:139px;bottom:441px;letter-spacing:-0.16px;}
#t3n_4859{left:190px;bottom:441px;letter-spacing:-0.14px;}
#t3o_4859{left:436px;bottom:441px;letter-spacing:-0.13px;}
#t3p_4859{left:529px;bottom:441px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t3q_4859{left:712px;bottom:441px;}
#t3r_4859{left:715px;bottom:441px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3s_4859{left:529px;bottom:425px;letter-spacing:-0.12px;}
#t3t_4859{left:687px;bottom:425px;}
#t3u_4859{left:690px;bottom:425px;letter-spacing:-0.12px;}
#t3v_4859{left:529px;bottom:403px;letter-spacing:-0.11px;}
#t3w_4859{left:529px;bottom:386px;letter-spacing:-0.12px;}
#t3x_4859{left:82px;bottom:417px;letter-spacing:-0.17px;}
#t3y_4859{left:139px;bottom:417px;letter-spacing:-0.16px;}
#t3z_4859{left:190px;bottom:417px;letter-spacing:-0.14px;}
#t40_4859{left:436px;bottom:417px;letter-spacing:-0.13px;}
#t41_4859{left:82px;bottom:393px;letter-spacing:-0.17px;}
#t42_4859{left:139px;bottom:393px;letter-spacing:-0.16px;}
#t43_4859{left:190px;bottom:393px;letter-spacing:-0.15px;}
#t44_4859{left:436px;bottom:393px;letter-spacing:-0.13px;}
#t45_4859{left:82px;bottom:368px;letter-spacing:-0.16px;}
#t46_4859{left:139px;bottom:368px;letter-spacing:-0.16px;}
#t47_4859{left:190px;bottom:368px;letter-spacing:-0.14px;}
#t48_4859{left:436px;bottom:368px;letter-spacing:-0.12px;}
#t49_4859{left:82px;bottom:344px;letter-spacing:-0.17px;}
#t4a_4859{left:139px;bottom:344px;letter-spacing:-0.16px;}
#t4b_4859{left:190px;bottom:344px;letter-spacing:-0.14px;}
#t4c_4859{left:436px;bottom:344px;letter-spacing:-0.13px;}
#t4d_4859{left:529px;bottom:344px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t4e_4859{left:712px;bottom:344px;}
#t4f_4859{left:715px;bottom:344px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4g_4859{left:529px;bottom:327px;letter-spacing:-0.12px;}
#t4h_4859{left:687px;bottom:327px;}
#t4i_4859{left:690px;bottom:327px;letter-spacing:-0.12px;}
#t4j_4859{left:529px;bottom:305px;letter-spacing:-0.11px;}
#t4k_4859{left:529px;bottom:289px;letter-spacing:-0.12px;}
#t4l_4859{left:82px;bottom:319px;letter-spacing:-0.17px;}
#t4m_4859{left:139px;bottom:319px;letter-spacing:-0.16px;}
#t4n_4859{left:190px;bottom:319px;letter-spacing:-0.14px;}
#t4o_4859{left:436px;bottom:319px;letter-spacing:-0.13px;}
#t4p_4859{left:82px;bottom:295px;letter-spacing:-0.15px;}
#t4q_4859{left:139px;bottom:295px;letter-spacing:-0.17px;}
#t4r_4859{left:190px;bottom:295px;letter-spacing:-0.15px;}
#t4s_4859{left:436px;bottom:295px;letter-spacing:-0.13px;}
#t4t_4859{left:82px;bottom:270px;letter-spacing:-0.16px;}
#t4u_4859{left:139px;bottom:270px;letter-spacing:-0.16px;}
#t4v_4859{left:190px;bottom:270px;letter-spacing:-0.14px;}
#t4w_4859{left:436px;bottom:270px;letter-spacing:-0.12px;}
#t4x_4859{left:83px;bottom:243px;letter-spacing:-0.16px;}
#t4y_4859{left:139px;bottom:243px;letter-spacing:-0.16px;}
#t4z_4859{left:190px;bottom:243px;letter-spacing:-0.14px;}
#t50_4859{left:436px;bottom:243px;letter-spacing:-0.13px;}
#t51_4859{left:529px;bottom:243px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t52_4859{left:712px;bottom:243px;}
#t53_4859{left:715px;bottom:243px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t54_4859{left:529px;bottom:226px;letter-spacing:-0.12px;}
#t55_4859{left:687px;bottom:226px;}
#t56_4859{left:690px;bottom:226px;letter-spacing:-0.12px;}
#t57_4859{left:529px;bottom:205px;letter-spacing:-0.12px;}
#t58_4859{left:82px;bottom:218px;letter-spacing:-0.17px;}
#t59_4859{left:139px;bottom:218px;letter-spacing:-0.16px;}
#t5a_4859{left:190px;bottom:218px;letter-spacing:-0.14px;}
#t5b_4859{left:436px;bottom:218px;letter-spacing:-0.13px;}
#t5c_4859{left:83px;bottom:194px;letter-spacing:-0.16px;}
#t5d_4859{left:139px;bottom:194px;letter-spacing:-0.17px;}
#t5e_4859{left:190px;bottom:194px;letter-spacing:-0.15px;}
#t5f_4859{left:436px;bottom:194px;letter-spacing:-0.13px;}
#t5g_4859{left:83px;bottom:169px;letter-spacing:-0.16px;}
#t5h_4859{left:139px;bottom:169px;letter-spacing:-0.16px;}
#t5i_4859{left:190px;bottom:169px;letter-spacing:-0.14px;}
#t5j_4859{left:436px;bottom:169px;letter-spacing:-0.12px;}
#t5k_4859{left:123px;bottom:1086px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t5l_4859{left:209px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t5m_4859{left:273px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t5n_4859{left:596px;bottom:1068px;letter-spacing:0.11px;}
#t5o_4859{left:101px;bottom:1045px;letter-spacing:-0.12px;}
#t5p_4859{left:102px;bottom:1028px;letter-spacing:-0.14px;}
#t5q_4859{left:226px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t5r_4859{left:245px;bottom:1011px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t5s_4859{left:458px;bottom:1028px;letter-spacing:-0.16px;}
#t5t_4859{left:642px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t5u_4859{left:88px;bottom:1004px;letter-spacing:-0.17px;}
#t5v_4859{left:144px;bottom:1004px;letter-spacing:-0.16px;}

.s1_4859{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4859{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4859{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4859{font-size:14px;font-family:Arial_b5v;color:#000;}
.s5_4859{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4859{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4859" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4859Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4859" style="-webkit-user-select: none;"><object width="935" height="1210" data="4859/4859.svg" type="image/svg+xml" id="pdf4859" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4859" class="t s1_4859">Vol. 4 </span><span id="t2_4859" class="t s1_4859">2-337 </span>
<span id="t3_4859" class="t s2_4859">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4859" class="t s3_4859">292H </span><span id="t5_4859" class="t s3_4859">658 </span><span id="t6_4859" class="t s3_4859">IA32_MC18_CTL2 </span><span id="t7_4859" class="t s3_4859">Package </span><span id="t8_4859" class="t s3_4859">See Table 2-2. </span>
<span id="t9_4859" class="t s3_4859">293H </span><span id="ta_4859" class="t s3_4859">659 </span><span id="tb_4859" class="t s3_4859">IA32_MC19_CTL2 </span><span id="tc_4859" class="t s3_4859">Package </span><span id="td_4859" class="t s3_4859">See Table 2-2. </span>
<span id="te_4859" class="t s3_4859">400H </span><span id="tf_4859" class="t s3_4859">1024 </span><span id="tg_4859" class="t s3_4859">IA32_MC0_CTL </span><span id="th_4859" class="t s3_4859">Core </span><span id="ti_4859" class="t s3_4859">See Section 16.3.2.1, “IA32_MC</span><span id="tj_4859" class="t s4_4859">i</span><span id="tk_4859" class="t s3_4859">_CTL MSRs,” through </span>
<span id="tl_4859" class="t s3_4859">Section 16.3.2.4, “IA32_MC</span><span id="tm_4859" class="t s4_4859">i</span><span id="tn_4859" class="t s3_4859">_MISC MSRs.” </span>
<span id="to_4859" class="t s3_4859">Bank MC0 reports MC errors from the IFU module. </span>
<span id="tp_4859" class="t s3_4859">401H </span><span id="tq_4859" class="t s3_4859">1025 </span><span id="tr_4859" class="t s3_4859">IA32_MC0_STATUS </span><span id="ts_4859" class="t s3_4859">Core </span>
<span id="tt_4859" class="t s3_4859">402H </span><span id="tu_4859" class="t s3_4859">1026 </span><span id="tv_4859" class="t s3_4859">IA32_MC0_ADDR </span><span id="tw_4859" class="t s3_4859">Core </span>
<span id="tx_4859" class="t s3_4859">403H </span><span id="ty_4859" class="t s3_4859">1027 </span><span id="tz_4859" class="t s3_4859">IA32_MC0_MISC </span><span id="t10_4859" class="t s3_4859">Core </span>
<span id="t11_4859" class="t s3_4859">404H </span><span id="t12_4859" class="t s3_4859">1028 </span><span id="t13_4859" class="t s3_4859">IA32_MC1_CTL </span><span id="t14_4859" class="t s3_4859">Core </span><span id="t15_4859" class="t s3_4859">See Section 16.3.2.1, “IA32_MC</span><span id="t16_4859" class="t s4_4859">i</span><span id="t17_4859" class="t s3_4859">_CTL MSRs,” through </span>
<span id="t18_4859" class="t s3_4859">Section 16.3.2.4, “IA32_MC</span><span id="t19_4859" class="t s4_4859">i</span><span id="t1a_4859" class="t s3_4859">_MISC MSRs.” </span>
<span id="t1b_4859" class="t s3_4859">Bank MC1 reports MC errors from the DCU module. </span>
<span id="t1c_4859" class="t s3_4859">405H </span><span id="t1d_4859" class="t s3_4859">1029 </span><span id="t1e_4859" class="t s3_4859">IA32_MC1_STATUS </span><span id="t1f_4859" class="t s3_4859">Core </span>
<span id="t1g_4859" class="t s3_4859">406H </span><span id="t1h_4859" class="t s3_4859">1030 </span><span id="t1i_4859" class="t s3_4859">IA32_MC1_ADDR </span><span id="t1j_4859" class="t s3_4859">Core </span>
<span id="t1k_4859" class="t s3_4859">407H </span><span id="t1l_4859" class="t s3_4859">1031 </span><span id="t1m_4859" class="t s3_4859">IA32_MC1_MISC </span><span id="t1n_4859" class="t s3_4859">Core </span>
<span id="t1o_4859" class="t s3_4859">408H </span><span id="t1p_4859" class="t s3_4859">1032 </span><span id="t1q_4859" class="t s3_4859">IA32_MC2_CTL </span><span id="t1r_4859" class="t s3_4859">Core </span><span id="t1s_4859" class="t s3_4859">See Section 16.3.2.1, “IA32_MC</span><span id="t1t_4859" class="t s4_4859">i</span><span id="t1u_4859" class="t s3_4859">_CTL MSRs,” through </span>
<span id="t1v_4859" class="t s3_4859">Section 16.3.2.4, “IA32_MC</span><span id="t1w_4859" class="t s4_4859">i</span><span id="t1x_4859" class="t s3_4859">_MISC MSRs.” </span>
<span id="t1y_4859" class="t s3_4859">Bank MC2 reports MC errors from the DTLB module. </span>
<span id="t1z_4859" class="t s3_4859">409H </span><span id="t20_4859" class="t s3_4859">1033 </span><span id="t21_4859" class="t s3_4859">IA32_MC2_STATUS </span><span id="t22_4859" class="t s3_4859">Core </span>
<span id="t23_4859" class="t s3_4859">40AH </span><span id="t24_4859" class="t s3_4859">1034 </span><span id="t25_4859" class="t s3_4859">IA32_MC2_ADDR </span><span id="t26_4859" class="t s3_4859">Core </span>
<span id="t27_4859" class="t s3_4859">40BH </span><span id="t28_4859" class="t s3_4859">1035 </span><span id="t29_4859" class="t s3_4859">IA32_MC2_MISC </span><span id="t2a_4859" class="t s3_4859">Core </span>
<span id="t2b_4859" class="t s3_4859">40CH </span><span id="t2c_4859" class="t s3_4859">1036 </span><span id="t2d_4859" class="t s3_4859">IA32_MC3_CTL </span><span id="t2e_4859" class="t s3_4859">Core </span><span id="t2f_4859" class="t s3_4859">See Section 16.3.2.1, “IA32_MC</span><span id="t2g_4859" class="t s4_4859">i</span><span id="t2h_4859" class="t s3_4859">_CTL MSRs,” through </span>
<span id="t2i_4859" class="t s3_4859">Section 16.3.2.4, “IA32_MC</span><span id="t2j_4859" class="t s4_4859">i</span><span id="t2k_4859" class="t s3_4859">_MISC MSRs.” </span>
<span id="t2l_4859" class="t s3_4859">Bank MC3 reports MC errors from the MLC module. </span>
<span id="t2m_4859" class="t s3_4859">40DH </span><span id="t2n_4859" class="t s3_4859">1037 </span><span id="t2o_4859" class="t s3_4859">IA32_MC3_STATUS </span><span id="t2p_4859" class="t s3_4859">Core </span>
<span id="t2q_4859" class="t s3_4859">40EH </span><span id="t2r_4859" class="t s3_4859">1038 </span><span id="t2s_4859" class="t s3_4859">IA32_MC3_ADDR </span><span id="t2t_4859" class="t s3_4859">Core </span>
<span id="t2u_4859" class="t s3_4859">40FH </span><span id="t2v_4859" class="t s3_4859">1039 </span><span id="t2w_4859" class="t s3_4859">IA32_MC3_MISC </span><span id="t2x_4859" class="t s3_4859">Core </span>
<span id="t2y_4859" class="t s3_4859">410H </span><span id="t2z_4859" class="t s3_4859">1040 </span><span id="t30_4859" class="t s3_4859">IA32_MC4_CTL </span><span id="t31_4859" class="t s3_4859">Package </span><span id="t32_4859" class="t s3_4859">See Section 16.3.2.1, “IA32_MC</span><span id="t33_4859" class="t s4_4859">i</span><span id="t34_4859" class="t s3_4859">_CTL MSRs,” through </span>
<span id="t35_4859" class="t s3_4859">Section 16.3.2.4, “IA32_MC</span><span id="t36_4859" class="t s4_4859">i</span><span id="t37_4859" class="t s3_4859">_MISC MSRs.” </span>
<span id="t38_4859" class="t s3_4859">Bank MC4 reports MC errors from the PCU module. </span>
<span id="t39_4859" class="t s3_4859">411H </span><span id="t3a_4859" class="t s3_4859">1041 </span><span id="t3b_4859" class="t s3_4859">IA32_MC4_STATUS </span><span id="t3c_4859" class="t s3_4859">Package </span>
<span id="t3d_4859" class="t s3_4859">412H </span><span id="t3e_4859" class="t s3_4859">1042 </span><span id="t3f_4859" class="t s3_4859">IA32_MC4_ADDR </span><span id="t3g_4859" class="t s3_4859">Package </span>
<span id="t3h_4859" class="t s3_4859">413H </span><span id="t3i_4859" class="t s3_4859">1043 </span><span id="t3j_4859" class="t s3_4859">IA32_MC4_MISC </span><span id="t3k_4859" class="t s3_4859">Package </span>
<span id="t3l_4859" class="t s3_4859">414H </span><span id="t3m_4859" class="t s3_4859">1044 </span><span id="t3n_4859" class="t s3_4859">IA32_MC5_CTL </span><span id="t3o_4859" class="t s3_4859">Package </span><span id="t3p_4859" class="t s3_4859">See Section 16.3.2.1, “IA32_MC</span><span id="t3q_4859" class="t s4_4859">i</span><span id="t3r_4859" class="t s3_4859">_CTL MSRs,” through </span>
<span id="t3s_4859" class="t s3_4859">Section 16.3.2.4, “IA32_MC</span><span id="t3t_4859" class="t s4_4859">i</span><span id="t3u_4859" class="t s3_4859">_MISC MSRs.” </span>
<span id="t3v_4859" class="t s3_4859">Bank MC5 reports MC errors from a link interconnect </span>
<span id="t3w_4859" class="t s3_4859">module. </span>
<span id="t3x_4859" class="t s3_4859">415H </span><span id="t3y_4859" class="t s3_4859">1045 </span><span id="t3z_4859" class="t s3_4859">IA32_MC5_STATUS </span><span id="t40_4859" class="t s3_4859">Package </span>
<span id="t41_4859" class="t s3_4859">416H </span><span id="t42_4859" class="t s3_4859">1046 </span><span id="t43_4859" class="t s3_4859">IA32_MC5_ADDR </span><span id="t44_4859" class="t s3_4859">Package </span>
<span id="t45_4859" class="t s3_4859">417H </span><span id="t46_4859" class="t s3_4859">1047 </span><span id="t47_4859" class="t s3_4859">IA32_MC5_MISC </span><span id="t48_4859" class="t s3_4859">Package </span>
<span id="t49_4859" class="t s3_4859">418H </span><span id="t4a_4859" class="t s3_4859">1048 </span><span id="t4b_4859" class="t s3_4859">IA32_MC6_CTL </span><span id="t4c_4859" class="t s3_4859">Package </span><span id="t4d_4859" class="t s3_4859">See Section 16.3.2.1, “IA32_MC</span><span id="t4e_4859" class="t s4_4859">i</span><span id="t4f_4859" class="t s3_4859">_CTL MSRs,” through </span>
<span id="t4g_4859" class="t s3_4859">Section 16.3.2.4, “IA32_MC</span><span id="t4h_4859" class="t s4_4859">i</span><span id="t4i_4859" class="t s3_4859">_MISC MSRs.” </span>
<span id="t4j_4859" class="t s3_4859">Bank MC6 reports MC errors from the integrated I/O </span>
<span id="t4k_4859" class="t s3_4859">module. </span>
<span id="t4l_4859" class="t s3_4859">419H </span><span id="t4m_4859" class="t s3_4859">1049 </span><span id="t4n_4859" class="t s3_4859">IA32_MC6_STATUS </span><span id="t4o_4859" class="t s3_4859">Package </span>
<span id="t4p_4859" class="t s3_4859">41AH </span><span id="t4q_4859" class="t s3_4859">1050 </span><span id="t4r_4859" class="t s3_4859">IA32_MC6_ADDR </span><span id="t4s_4859" class="t s3_4859">Package </span>
<span id="t4t_4859" class="t s3_4859">41BH </span><span id="t4u_4859" class="t s3_4859">1051 </span><span id="t4v_4859" class="t s3_4859">IA32_MC6_MISC </span><span id="t4w_4859" class="t s3_4859">Package </span>
<span id="t4x_4859" class="t s3_4859">41CH </span><span id="t4y_4859" class="t s3_4859">1052 </span><span id="t4z_4859" class="t s3_4859">IA32_MC7_CTL </span><span id="t50_4859" class="t s3_4859">Package </span><span id="t51_4859" class="t s3_4859">See Section 16.3.2.1, “IA32_MC</span><span id="t52_4859" class="t s4_4859">i</span><span id="t53_4859" class="t s3_4859">_CTL MSRs,” through </span>
<span id="t54_4859" class="t s3_4859">Section 16.3.2.4, “IA32_MC</span><span id="t55_4859" class="t s4_4859">i</span><span id="t56_4859" class="t s3_4859">_MISC MSRs.” </span>
<span id="t57_4859" class="t s3_4859">Bank MC7 reports MC errors from the M2M 0. </span>
<span id="t58_4859" class="t s3_4859">41DH </span><span id="t59_4859" class="t s3_4859">1053 </span><span id="t5a_4859" class="t s3_4859">IA32_MC7_STATUS </span><span id="t5b_4859" class="t s3_4859">Package </span>
<span id="t5c_4859" class="t s3_4859">41EH </span><span id="t5d_4859" class="t s3_4859">1054 </span><span id="t5e_4859" class="t s3_4859">IA32_MC7_ADDR </span><span id="t5f_4859" class="t s3_4859">Package </span>
<span id="t5g_4859" class="t s3_4859">41FH </span><span id="t5h_4859" class="t s3_4859">1055 </span><span id="t5i_4859" class="t s3_4859">IA32_MC7_MISC </span><span id="t5j_4859" class="t s3_4859">Package </span>
<span id="t5k_4859" class="t s5_4859">Table 2-50. </span><span id="t5l_4859" class="t s5_4859">MSRs Supported by the Intel® Xeon® Scalable Processor Family with a CPUID Signature </span>
<span id="t5m_4859" class="t s5_4859">DisplayFamily_DisplayModel Value of 06_55H </span><span id="t5n_4859" class="t s5_4859">(Contd.) </span>
<span id="t5o_4859" class="t s6_4859">Register </span>
<span id="t5p_4859" class="t s6_4859">Address </span><span id="t5q_4859" class="t s6_4859">Register Name / Bit Fields </span>
<span id="t5r_4859" class="t s6_4859">(Former MSR Name) </span>
<span id="t5s_4859" class="t s6_4859">Scope </span><span id="t5t_4859" class="t s6_4859">Bit Description </span>
<span id="t5u_4859" class="t s6_4859">Hex </span><span id="t5v_4859" class="t s6_4859">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
