✔ [2/98] Built LeanRV64D.Sail.IntRange
✔ [3/98] Built LeanRV64D.Sail.BitVec
⚠ [4/98] Built LeanRV64D.Sail.Sail
warning: LeanRV64D/Sail/Sail.lean:80:72: `BitVec.getMsb'` has been deprecated: use `BitVec.getMsb` instead
✔ [5/98] Built LeanRV64D.Defs
✔ [6/98] Built LeanRV64D.FakeReal
✔ [7/98] Built LeanRV64D.Specialization
✔ [8/98] Built LeanRV64D.RiscvExtras
✔ [9/98] Built LeanRV64D.RiscvStepCommon
✔ [10/98] Built LeanRV64D.RiscvStepExt
✔ [11/98] Built LeanRV64D.RiscvInstsZvknhab
✔ [12/98] Built LeanRV64D.RiscvInstsZawrs
✔ [13/98] Built LeanRV64D.RiscvInstsZvkned
✔ [14/98] Built LeanRV64D.RiscvInstsVextRed
✔ [15/98] Built LeanRV64D.RiscvInstsVextFpVm
✔ [16/98] Built LeanRV64D.RiscvInstsVextMask
✔ [17/98] Built LeanRV64D.RiscvInstsMext
✔ [18/98] Built LeanRV64D.RiscvInstRetire
✔ [19/98] Built LeanRV64D.ReadWriteV1
✔ [20/98] Built LeanRV64D.RiscvInstsVextVm
✔ [21/98] Built LeanRV64D.RiscvVmemTypes
✖ [22/98] Building LeanRV64D.PreludeMemMetadata
trace: .> LEAN_PATH=/home/runner/work/sail-riscv-lean/sail-riscv-lean/sail-riscv/build/model/Lean_RV64D/.lake/build/lib/lean /home/runner/.elan/toolchains/leanprover--lean4-pr-releases---pr-release-8577/bin/lean --tstack=400000 -Dweak.linter.style.nameCheck=false /home/runner/work/sail-riscv-lean/sail-riscv-lean/sail-riscv/build/model/Lean_RV64D/LeanRV64D/PreludeMemMetadata.lean -R /home/runner/work/sail-riscv-lean/sail-riscv-lean/sail-riscv/build/model/Lean_RV64D -o /home/runner/work/sail-riscv-lean/sail-riscv-lean/sail-riscv/build/model/Lean_RV64D/.lake/build/lib/lean/LeanRV64D/PreludeMemMetadata.olean -i /home/runner/work/sail-riscv-lean/sail-riscv-lean/sail-riscv/build/model/Lean_RV64D/.lake/build/lib/lean/LeanRV64D/PreludeMemMetadata.ilean -c /home/runner/work/sail-riscv-lean/sail-riscv-lean/sail-riscv/build/model/Lean_RV64D/.lake/build/ir/LeanRV64D/PreludeMemMetadata.c --json
error: LeanRV64D/PreludeMemMetadata.lean:181:56: unexpected token 'meta'; expected '_' or identifier
error: LeanRV64D/PreludeMemMetadata.lean:181:60: unexpected token ':'; expected 'abbrev', 'axiom', 'builtin_initialize', 'class', 'def', 'example', 'inductive', 'initialize', 'instance', 'opaque', 'structure' or 'theorem'
error: Lean exited with code 1
✔ [23/98] Built LeanRV64D.PreludeMemAddrtype
✔ [24/98] Built LeanRV64D.Arith
✔ [25/98] Built LeanRV64D.RiscvExtRegs
✔ [26/98] Built LeanRV64D.RiscvVlen
✔ [27/98] Built LeanRV64D.RiscvFlen
✔ [28/98] Built LeanRV64D.RiscvTypesExt
✔ [29/98] Built LeanRV64D.RiscvXlen
✔ [30/98] Built LeanRV64D.RiscvInstsVextFp
✔ [31/98] Built LeanRV64D.RiscvErrors
✔ [32/98] Built LeanRV64D.DecBits
✔ [33/98] Built LeanRV64D.Mapping
✔ [34/98] Built LeanRV64D.Common
✔ [35/98] Built LeanRV64D.Flow
✔ [36/98] Built LeanRV64D.RiscvVmemPtw
✔ [37/98] Built LeanRV64D.RiscvInstsZalrsc
✔ [38/98] Built LeanRV64D.RiscvInstsVextArith
✔ [39/98] Built LeanRV64D.Vector
✔ [40/98] Built LeanRV64D.Prelude
✔ [42/98] Built LeanRV64D.Arithmetic
✔ [43/98] Built LeanRV64D.HexBitsSigned
✔ [44/98] Built LeanRV64D.HexBits
✔ [45/98] Built LeanRV64D.RiscvZkrControl
✔ [46/98] Built LeanRV64D.RiscvFregType
✔ [47/98] Built LeanRV64D.RvfiDii
✔ [48/98] Built LeanRV64D.RiscvTypesKext
✔ [49/98] Built LeanRV64D.RiscvExtensions
✔ [50/98] Built LeanRV64D.RiscvRegType
✔ [51/98] Built LeanRV64D.RiscvSoftfloatInterface
✔ [52/98] Built LeanRV64D.RiscvValidateConfig
✔ [53/98] Built LeanRV64D.RiscvTypes
✔ [54/98] Built LeanRV64D.RiscvVmemTlb
✔ [55/98] Built LeanRV64D.RiscvInstsBase
✔ [56/98] Built LeanRV64D.RiscvSysRegs
✔ [57/98] Built LeanRV64D.RiscvVmemPte
✔ [58/98] Built LeanRV64D.RiscvZihpm
✔ [59/98] Built LeanRV64D.RiscvPmpRegs
✔ [60/98] Built LeanRV64D.RiscvSysExceptions
✔ [61/98] Built LeanRV64D.RiscvSmcntrpmf
✔ [62/98] Built LeanRV64D.RiscvInstsZaamo
✔ [63/98] Built LeanRV64D.RiscvPmpControl
✔ [64/98] Built LeanRV64D.RiscvSscofpmf
✔ [65/98] Built LeanRV64D.RiscvCallbacks
✔ [66/98] Built LeanRV64D.RiscvPcAccess
✔ [67/98] Built LeanRV64D.RiscvInstsVextVset
✔ [68/98] Built LeanRV64D.RiscvRegs
✔ [69/98] Built LeanRV64D.RiscvAddrChecks
✔ [70/98] Built LeanRV64D.RiscvVextRegs
✔ [71/98] Built LeanRV64D.RiscvVextControl
✔ [72/98] Built LeanRV64D.RiscvSysControl
✔ [73/98] Built LeanRV64D.RiscvZvkUtils
✔ [74/98] Built LeanRV64D.RiscvInstsZicboz
✔ [75/98] Built LeanRV64D.RiscvFdextRegs
✔ [76/98] Built LeanRV64D.RiscvInstsVextUtils
✔ [77/98] Built LeanRV64D.RiscvPlatform
✔ [86/98] Built LeanRV64D.RiscvInstsFext
✔ [87/98] Built LeanRV64D.RiscvInstsZfh
✔ [88/98] Built LeanRV64D.RiscvInstsDext
✔ [89/98] Built LeanRV64D.RiscvInstsZfa
✔ [90/98] Built LeanRV64D.RiscvInstsZicsr
✔ [91/98] Built LeanRV64D.RiscvInstsVextFpUtils
✔ [92/98] Built LeanRV64D.RiscvInstsVextFpRed
Some required builds logged failures:
- LeanRV64D.PreludeMemMetadata
