// Seed: 4001369657
module module_0 (
    input tri0 id_0
);
  logic id_2;
  ;
  assign module_2.id_10 = 0;
  assign module_1.id_3  = 0;
endmodule
program module_1 (
    input  supply0 id_0,
    input  supply0 id_1,
    output supply1 id_2,
    output supply0 id_3
);
  wire id_5;
  ;
  module_0 modCall_1 (id_0);
endprogram
module module_2 #(
    parameter id_10 = 32'd44,
    parameter id_6  = 32'd96
) (
    input tri id_0,
    output supply1 id_1,
    input wand id_2,
    input uwire id_3,
    input tri0 id_4,
    output wire id_5,
    input tri0 _id_6,
    input tri id_7,
    input wor id_8,
    output supply1 id_9[id_6  -  id_10 : 1],
    input tri _id_10,
    output wand id_11,
    input wor id_12
);
  assign id_11 = id_12;
  module_0 modCall_1 (id_12);
  logic id_14 = 1;
endmodule
