# vsim -c top 
# Start time: 13:38:05 on Nov 09,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: sequence.sv(14): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: sequence.sv(21): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: sequence.sv(40): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: sequence.sv(47): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: sequence.sv(66): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: sequence.sv(73): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: sequence.sv(79): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: sequence.sv(97): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: sequence.sv(103): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: sequence.sv(109): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: sequence.sv(128): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: sequence.sv(136): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: sequence.sv(158): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: sequence.sv(166): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: sequence.sv(187): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: sequence.sv(210): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test wfull_test...
# UVM_INFO sequence.sv(188) @ 10: uvm_test_top.env.w_agnt.sqr@@w_write_seq [wfull_write_sequence] [10] Write Transaction 0: winc=1, wdata=254
# UVM_INFO wr_driver.sv(19) @ 10: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 254
# ** Info: Write Reset Pass
#    Time: 10 ns Started: 10 ns  Scope: top.vif File: interface.sv Line: 72
# UVM_INFO sequence.sv(211) @ 20: uvm_test_top.env.r_agnt.sqr@@w_read_seq [wfull_read_sequence] [20] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 20: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Reset Pass
#    Time: 20 ns Started: 20 ns  Scope: top.vif File: interface.sv Line: 61
# ** Info: Write Clock Toggling Pass
#    Time: 20 ns Started: 20 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 30: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 30: uvm_test_top.env.scb [scoreboard] WRITE : addr = 0, data = 254, memory  = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 254}
# UVM_INFO scoreboard.sv(64) @ 30: uvm_test_top.env.scb [scoreboard] write_count = 1, wbin_next = 1, wgray_next = 1
# UVM_INFO scoreboard.sv(76) @ 30: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 0, wq2_rptr = 0
# UVM_INFO sequence.sv(188) @ 30: uvm_test_top.env.w_agnt.sqr@@w_write_seq [wfull_write_sequence] [30] Write Transaction 1: winc=1, wdata=116
# UVM_INFO wr_driver.sv(19) @ 30: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 116
# ** Info: Valid Write Inputs Pass
#    Time: 30 ns Started: 30 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 30 ns Started: 30 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 40 ns Started: 40 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 40 ns Started: 40 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 50: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 50: uvm_test_top.env.scb [scoreboard] WRITE : addr = 1, data = 116, memory  = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 116, 254}
# UVM_INFO scoreboard.sv(64) @ 50: uvm_test_top.env.scb [scoreboard] write_count = 2, wbin_next = 2, wgray_next = 3
# UVM_INFO scoreboard.sv(76) @ 50: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 1, wq2_rptr = 0
# UVM_INFO sequence.sv(188) @ 50: uvm_test_top.env.w_agnt.sqr@@w_write_seq [wfull_write_sequence] [50] Write Transaction 2: winc=1, wdata=18
# UVM_INFO wr_driver.sv(19) @ 50: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 18
# ** Info: Valid Write Inputs Pass
#    Time: 50 ns Started: 50 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 50 ns Started: 50 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 60: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 254
# UVM_INFO scoreboard.sv(125) @ 60: uvm_test_top.env.scb [scoreboard] REMPTY Mismatch, Expected = 0, Actual = 1, rbin = 0, rq2_wptr = 0
# UVM_INFO sequence.sv(211) @ 60: uvm_test_top.env.r_agnt.sqr@@w_read_seq [wfull_read_sequence] [60] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 60: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 60 ns Started: 60 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 60 ns Started: 60 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 70: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 70: uvm_test_top.env.scb [scoreboard] WRITE : addr = 2, data = 18, memory  = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 18, 116, 254}
# UVM_INFO scoreboard.sv(64) @ 70: uvm_test_top.env.scb [scoreboard] write_count = 3, wbin_next = 3, wgray_next = 2
# UVM_INFO scoreboard.sv(76) @ 70: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 2, wq2_rptr = 0
# UVM_INFO sequence.sv(188) @ 70: uvm_test_top.env.w_agnt.sqr@@w_write_seq [wfull_write_sequence] [70] Write Transaction 3: winc=1, wdata=216
# UVM_INFO wr_driver.sv(19) @ 70: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 216
# ** Info: Valid Write Inputs Pass
#    Time: 70 ns Started: 70 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 70 ns Started: 70 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 80 ns Started: 80 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 80 ns Started: 80 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 90: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 90: uvm_test_top.env.scb [scoreboard] WRITE : addr = 3, data = 216, memory  = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 216, 18, 116, 254}
# UVM_INFO scoreboard.sv(64) @ 90: uvm_test_top.env.scb [scoreboard] write_count = 4, wbin_next = 4, wgray_next = 6
# UVM_INFO scoreboard.sv(76) @ 90: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 3, wq2_rptr = 0
# UVM_INFO sequence.sv(188) @ 90: uvm_test_top.env.w_agnt.sqr@@w_write_seq [wfull_write_sequence] [90] Write Transaction 4: winc=1, wdata=84
# UVM_INFO wr_driver.sv(19) @ 90: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 84
# ** Info: Valid Write Inputs Pass
#    Time: 90 ns Started: 90 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 90 ns Started: 90 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 100: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 1 | rdata = 254
# UVM_INFO scoreboard.sv(129) @ 100: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(211) @ 100: uvm_test_top.env.r_agnt.sqr@@w_read_seq [wfull_read_sequence] [100] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 100: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 100 ns Started: 100 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 100 ns Started: 100 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 110: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 110: uvm_test_top.env.scb [scoreboard] WRITE : addr = 4, data = 84, memory  = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 84, 216, 18, 116, 254}
# UVM_INFO scoreboard.sv(64) @ 110: uvm_test_top.env.scb [scoreboard] write_count = 5, wbin_next = 5, wgray_next = 7
# UVM_INFO scoreboard.sv(76) @ 110: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 4, wq2_rptr = 0
# UVM_INFO sequence.sv(188) @ 110: uvm_test_top.env.w_agnt.sqr@@w_write_seq [wfull_write_sequence] [110] Write Transaction 5: winc=1, wdata=56
# UVM_INFO wr_driver.sv(19) @ 110: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 56
# ** Info: Valid Write Inputs Pass
#    Time: 110 ns Started: 110 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 110 ns Started: 110 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 120 ns Started: 120 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 120 ns Started: 120 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 130: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 130: uvm_test_top.env.scb [scoreboard] WRITE : addr = 5, data = 56, memory  = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 56, 84, 216, 18, 116, 254}
# UVM_INFO scoreboard.sv(64) @ 130: uvm_test_top.env.scb [scoreboard] write_count = 6, wbin_next = 6, wgray_next = 5
# UVM_INFO scoreboard.sv(76) @ 130: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 5, wq2_rptr = 0
# UVM_INFO sequence.sv(188) @ 130: uvm_test_top.env.w_agnt.sqr@@w_write_seq [wfull_write_sequence] [130] Write Transaction 6: winc=1, wdata=171
# UVM_INFO wr_driver.sv(19) @ 130: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 171
# ** Info: Valid Write Inputs Pass
#    Time: 130 ns Started: 130 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 130 ns Started: 130 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 140: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 254
# UVM_INFO scoreboard.sv(129) @ 140: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(211) @ 140: uvm_test_top.env.r_agnt.sqr@@w_read_seq [wfull_read_sequence] [140] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 140: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 140 ns Started: 140 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 140 ns Started: 140 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 150: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 150: uvm_test_top.env.scb [scoreboard] WRITE : addr = 6, data = 171, memory  = '{0, 0, 0, 0, 0, 0, 0, 0, 0, 171, 56, 84, 216, 18, 116, 254}
# UVM_INFO scoreboard.sv(64) @ 150: uvm_test_top.env.scb [scoreboard] write_count = 7, wbin_next = 7, wgray_next = 4
# UVM_INFO scoreboard.sv(76) @ 150: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 6, wq2_rptr = 0
# UVM_INFO sequence.sv(188) @ 150: uvm_test_top.env.w_agnt.sqr@@w_write_seq [wfull_write_sequence] [150] Write Transaction 7: winc=1, wdata=112
# UVM_INFO wr_driver.sv(19) @ 150: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 112
# ** Info: Valid Write Inputs Pass
#    Time: 150 ns Started: 150 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 150 ns Started: 150 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 160 ns Started: 160 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 160 ns Started: 160 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 170: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 170: uvm_test_top.env.scb [scoreboard] WRITE : addr = 7, data = 112, memory  = '{0, 0, 0, 0, 0, 0, 0, 0, 112, 171, 56, 84, 216, 18, 116, 254}
# UVM_INFO scoreboard.sv(64) @ 170: uvm_test_top.env.scb [scoreboard] write_count = 8, wbin_next = 8, wgray_next = 12
# UVM_INFO scoreboard.sv(76) @ 170: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 7, wq2_rptr = 0
# UVM_INFO sequence.sv(188) @ 170: uvm_test_top.env.w_agnt.sqr@@w_write_seq [wfull_write_sequence] [170] Write Transaction 8: winc=1, wdata=58
# UVM_INFO wr_driver.sv(19) @ 170: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 58
# ** Info: Valid Write Inputs Pass
#    Time: 170 ns Started: 170 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 170 ns Started: 170 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 180: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 254
# UVM_INFO scoreboard.sv(129) @ 180: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(211) @ 180: uvm_test_top.env.r_agnt.sqr@@w_read_seq [wfull_read_sequence] [180] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 180: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 180 ns Started: 180 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 180 ns Started: 180 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 190: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 190: uvm_test_top.env.scb [scoreboard] WRITE : addr = 8, data = 58, memory  = '{0, 0, 0, 0, 0, 0, 0, 58, 112, 171, 56, 84, 216, 18, 116, 254}
# UVM_INFO scoreboard.sv(64) @ 190: uvm_test_top.env.scb [scoreboard] write_count = 9, wbin_next = 9, wgray_next = 13
# UVM_INFO scoreboard.sv(76) @ 190: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 8, wq2_rptr = 0
# UVM_INFO sequence.sv(188) @ 190: uvm_test_top.env.w_agnt.sqr@@w_write_seq [wfull_write_sequence] [190] Write Transaction 9: winc=1, wdata=17
# UVM_INFO wr_driver.sv(19) @ 190: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 17
# ** Info: Valid Write Inputs Pass
#    Time: 190 ns Started: 190 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 190 ns Started: 190 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 200 ns Started: 200 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 200 ns Started: 200 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 210: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 210: uvm_test_top.env.scb [scoreboard] WRITE : addr = 9, data = 17, memory  = '{0, 0, 0, 0, 0, 0, 17, 58, 112, 171, 56, 84, 216, 18, 116, 254}
# UVM_INFO scoreboard.sv(64) @ 210: uvm_test_top.env.scb [scoreboard] write_count = 10, wbin_next = 10, wgray_next = 15
# UVM_INFO scoreboard.sv(76) @ 210: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 9, wq2_rptr = 0
# UVM_INFO sequence.sv(188) @ 210: uvm_test_top.env.w_agnt.sqr@@w_write_seq [wfull_write_sequence] [210] Write Transaction 10: winc=1, wdata=215
# UVM_INFO wr_driver.sv(19) @ 210: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 215
# ** Info: Valid Write Inputs Pass
#    Time: 210 ns Started: 210 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 210 ns Started: 210 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 220: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 254
# UVM_INFO scoreboard.sv(129) @ 220: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(211) @ 220: uvm_test_top.env.r_agnt.sqr@@w_read_seq [wfull_read_sequence] [220] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 220: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 220 ns Started: 220 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 220 ns Started: 220 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 230: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 230: uvm_test_top.env.scb [scoreboard] WRITE : addr = 10, data = 215, memory  = '{0, 0, 0, 0, 0, 215, 17, 58, 112, 171, 56, 84, 216, 18, 116, 254}
# UVM_INFO scoreboard.sv(64) @ 230: uvm_test_top.env.scb [scoreboard] write_count = 11, wbin_next = 11, wgray_next = 14
# UVM_INFO scoreboard.sv(76) @ 230: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 10, wq2_rptr = 0
# UVM_INFO sequence.sv(188) @ 230: uvm_test_top.env.w_agnt.sqr@@w_write_seq [wfull_write_sequence] [230] Write Transaction 11: winc=1, wdata=138
# UVM_INFO wr_driver.sv(19) @ 230: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 138
# ** Info: Valid Write Inputs Pass
#    Time: 230 ns Started: 230 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 230 ns Started: 230 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 240 ns Started: 240 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 240 ns Started: 240 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 250: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 250: uvm_test_top.env.scb [scoreboard] WRITE : addr = 11, data = 138, memory  = '{0, 0, 0, 0, 138, 215, 17, 58, 112, 171, 56, 84, 216, 18, 116, 254}
# UVM_INFO scoreboard.sv(64) @ 250: uvm_test_top.env.scb [scoreboard] write_count = 12, wbin_next = 12, wgray_next = 10
# UVM_INFO scoreboard.sv(76) @ 250: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 11, wq2_rptr = 0
# UVM_INFO sequence.sv(188) @ 250: uvm_test_top.env.w_agnt.sqr@@w_write_seq [wfull_write_sequence] [250] Write Transaction 12: winc=1, wdata=179
# UVM_INFO wr_driver.sv(19) @ 250: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 179
# ** Info: Valid Write Inputs Pass
#    Time: 250 ns Started: 250 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 250 ns Started: 250 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 260: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 254
# UVM_INFO scoreboard.sv(129) @ 260: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(211) @ 260: uvm_test_top.env.r_agnt.sqr@@w_read_seq [wfull_read_sequence] [260] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 260: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 260 ns Started: 260 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 260 ns Started: 260 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 270: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 270: uvm_test_top.env.scb [scoreboard] WRITE : addr = 12, data = 179, memory  = '{0, 0, 0, 179, 138, 215, 17, 58, 112, 171, 56, 84, 216, 18, 116, 254}
# UVM_INFO scoreboard.sv(64) @ 270: uvm_test_top.env.scb [scoreboard] write_count = 13, wbin_next = 13, wgray_next = 11
# UVM_INFO scoreboard.sv(76) @ 270: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 12, wq2_rptr = 0
# UVM_INFO sequence.sv(188) @ 270: uvm_test_top.env.w_agnt.sqr@@w_write_seq [wfull_write_sequence] [270] Write Transaction 13: winc=1, wdata=138
# UVM_INFO wr_driver.sv(19) @ 270: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 138
# ** Info: Valid Write Inputs Pass
#    Time: 270 ns Started: 270 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 270 ns Started: 270 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 280 ns Started: 280 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 280 ns Started: 280 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 290: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 290: uvm_test_top.env.scb [scoreboard] WRITE : addr = 13, data = 138, memory  = '{0, 0, 138, 179, 138, 215, 17, 58, 112, 171, 56, 84, 216, 18, 116, 254}
# UVM_INFO scoreboard.sv(64) @ 290: uvm_test_top.env.scb [scoreboard] write_count = 14, wbin_next = 14, wgray_next = 9
# UVM_INFO scoreboard.sv(76) @ 290: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 13, wq2_rptr = 0
# UVM_INFO sequence.sv(188) @ 290: uvm_test_top.env.w_agnt.sqr@@w_write_seq [wfull_write_sequence] [290] Write Transaction 14: winc=1, wdata=53
# UVM_INFO wr_driver.sv(19) @ 290: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 53
# ** Info: Valid Write Inputs Pass
#    Time: 290 ns Started: 290 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 290 ns Started: 290 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 300: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 254
# UVM_INFO scoreboard.sv(129) @ 300: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(211) @ 300: uvm_test_top.env.r_agnt.sqr@@w_read_seq [wfull_read_sequence] [300] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 300: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 300 ns Started: 300 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 300 ns Started: 300 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 310: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 0
# UVM_INFO scoreboard.sv(60) @ 310: uvm_test_top.env.scb [scoreboard] WRITE : addr = 14, data = 53, memory  = '{0, 53, 138, 179, 138, 215, 17, 58, 112, 171, 56, 84, 216, 18, 116, 254}
# UVM_INFO scoreboard.sv(64) @ 310: uvm_test_top.env.scb [scoreboard] write_count = 15, wbin_next = 15, wgray_next = 8
# UVM_INFO scoreboard.sv(76) @ 310: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 14, wq2_rptr = 0
# UVM_INFO sequence.sv(188) @ 310: uvm_test_top.env.w_agnt.sqr@@w_write_seq [wfull_write_sequence] [310] Write Transaction 15: winc=1, wdata=140
# UVM_INFO wr_driver.sv(19) @ 310: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 140
# ** Info: Valid Write Inputs Pass
#    Time: 310 ns Started: 310 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 310 ns Started: 310 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 320 ns Started: 320 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 320 ns Started: 320 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 330: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(60) @ 330: uvm_test_top.env.scb [scoreboard] WRITE : addr = 15, data = 140, memory  = '{140, 53, 138, 179, 138, 215, 17, 58, 112, 171, 56, 84, 216, 18, 116, 254}
# UVM_INFO scoreboard.sv(64) @ 330: uvm_test_top.env.scb [scoreboard] write_count = 16, wbin_next = 16, wgray_next = 24
# UVM_INFO scoreboard.sv(76) @ 330: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 0, Actual = 0, wbin = 15, wq2_rptr = 0
# UVM_INFO sequence.sv(188) @ 330: uvm_test_top.env.w_agnt.sqr@@w_write_seq [wfull_write_sequence] [330] Write Transaction 16: winc=1, wdata=84
# UVM_INFO wr_driver.sv(19) @ 330: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 84
# ** Info: Valid Write Inputs Pass
#    Time: 330 ns Started: 330 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 330 ns Started: 330 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 340: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 254
# UVM_INFO scoreboard.sv(129) @ 340: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(211) @ 340: uvm_test_top.env.r_agnt.sqr@@w_read_seq [wfull_read_sequence] [340] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 340: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 340 ns Started: 340 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 340 ns Started: 340 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 350: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 350: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{140, 53, 138, 179, 138, 215, 17, 58, 112, 171, 56, 84, 216, 18, 116, 254}
# UVM_INFO scoreboard.sv(76) @ 350: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# UVM_INFO sequence.sv(188) @ 350: uvm_test_top.env.w_agnt.sqr@@w_write_seq [wfull_write_sequence] [350] Write Transaction 17: winc=1, wdata=232
# UVM_INFO wr_driver.sv(19) @ 350: uvm_test_top.env.w_agnt.w_drv [wr_driver] winc = 1 | wdata = 232
# ** Info: Valid Write Inputs Pass
#    Time: 350 ns Started: 350 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 350 ns Started: 350 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 360 ns Started: 360 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 360 ns Started: 360 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 370: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 370: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{140, 53, 138, 179, 138, 215, 17, 58, 112, 171, 56, 84, 216, 18, 116, 254}
# UVM_INFO scoreboard.sv(76) @ 370: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 370 ns Started: 370 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 370 ns Started: 370 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 380: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 254
# UVM_INFO scoreboard.sv(129) @ 380: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(211) @ 380: uvm_test_top.env.r_agnt.sqr@@w_read_seq [wfull_read_sequence] [380] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 380: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 380 ns Started: 380 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 380 ns Started: 380 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 390: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 390: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{140, 53, 138, 179, 138, 215, 17, 58, 112, 171, 56, 84, 216, 18, 116, 254}
# UVM_INFO scoreboard.sv(76) @ 390: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 390 ns Started: 390 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 390 ns Started: 390 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 400 ns Started: 400 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 400 ns Started: 400 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 410: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 410: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{140, 53, 138, 179, 138, 215, 17, 58, 112, 171, 56, 84, 216, 18, 116, 254}
# UVM_INFO scoreboard.sv(76) @ 410: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 410 ns Started: 410 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 410 ns Started: 410 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 420: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 254
# UVM_INFO scoreboard.sv(129) @ 420: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(211) @ 420: uvm_test_top.env.r_agnt.sqr@@w_read_seq [wfull_read_sequence] [420] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 420: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 420 ns Started: 420 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 420 ns Started: 420 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 430: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 430: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{140, 53, 138, 179, 138, 215, 17, 58, 112, 171, 56, 84, 216, 18, 116, 254}
# UVM_INFO scoreboard.sv(76) @ 430: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 430 ns Started: 430 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 430 ns Started: 430 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 440 ns Started: 440 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 440 ns Started: 440 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 450: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 450: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{140, 53, 138, 179, 138, 215, 17, 58, 112, 171, 56, 84, 216, 18, 116, 254}
# UVM_INFO scoreboard.sv(76) @ 450: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 450 ns Started: 450 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 450 ns Started: 450 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 460: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 254
# UVM_INFO scoreboard.sv(129) @ 460: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(211) @ 460: uvm_test_top.env.r_agnt.sqr@@w_read_seq [wfull_read_sequence] [460] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 460: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 460 ns Started: 460 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 460 ns Started: 460 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 470: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 470: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{140, 53, 138, 179, 138, 215, 17, 58, 112, 171, 56, 84, 216, 18, 116, 254}
# UVM_INFO scoreboard.sv(76) @ 470: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 470 ns Started: 470 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 470 ns Started: 470 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 480 ns Started: 480 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 480 ns Started: 480 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 490: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 490: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{140, 53, 138, 179, 138, 215, 17, 58, 112, 171, 56, 84, 216, 18, 116, 254}
# UVM_INFO scoreboard.sv(76) @ 490: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 490 ns Started: 490 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 490 ns Started: 490 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 500: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 254
# UVM_INFO scoreboard.sv(129) @ 500: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(211) @ 500: uvm_test_top.env.r_agnt.sqr@@w_read_seq [wfull_read_sequence] [500] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 500: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 500 ns Started: 500 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 500 ns Started: 500 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 510: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 510: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{140, 53, 138, 179, 138, 215, 17, 58, 112, 171, 56, 84, 216, 18, 116, 254}
# UVM_INFO scoreboard.sv(76) @ 510: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 510 ns Started: 510 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 510 ns Started: 510 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 520 ns Started: 520 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 520 ns Started: 520 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 530: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 530: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{140, 53, 138, 179, 138, 215, 17, 58, 112, 171, 56, 84, 216, 18, 116, 254}
# UVM_INFO scoreboard.sv(76) @ 530: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 530 ns Started: 530 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 530 ns Started: 530 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 540: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 254
# UVM_INFO scoreboard.sv(129) @ 540: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(211) @ 540: uvm_test_top.env.r_agnt.sqr@@w_read_seq [wfull_read_sequence] [540] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 540: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 540 ns Started: 540 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 540 ns Started: 540 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 550: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 550: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{140, 53, 138, 179, 138, 215, 17, 58, 112, 171, 56, 84, 216, 18, 116, 254}
# UVM_INFO scoreboard.sv(76) @ 550: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 550 ns Started: 550 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 550 ns Started: 550 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 560 ns Started: 560 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 560 ns Started: 560 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 570: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 570: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{140, 53, 138, 179, 138, 215, 17, 58, 112, 171, 56, 84, 216, 18, 116, 254}
# UVM_INFO scoreboard.sv(76) @ 570: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 570 ns Started: 570 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 570 ns Started: 570 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 580: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 254
# UVM_INFO scoreboard.sv(129) @ 580: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(211) @ 580: uvm_test_top.env.r_agnt.sqr@@w_read_seq [wfull_read_sequence] [580] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 580: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 580 ns Started: 580 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 580 ns Started: 580 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 590: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 590: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{140, 53, 138, 179, 138, 215, 17, 58, 112, 171, 56, 84, 216, 18, 116, 254}
# UVM_INFO scoreboard.sv(76) @ 590: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 590 ns Started: 590 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 590 ns Started: 590 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 600 ns Started: 600 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 600 ns Started: 600 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 610: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 610: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{140, 53, 138, 179, 138, 215, 17, 58, 112, 171, 56, 84, 216, 18, 116, 254}
# UVM_INFO scoreboard.sv(76) @ 610: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 610 ns Started: 610 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 610 ns Started: 610 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 620: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 254
# UVM_INFO scoreboard.sv(129) @ 620: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(211) @ 620: uvm_test_top.env.r_agnt.sqr@@w_read_seq [wfull_read_sequence] [620] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 620: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 620 ns Started: 620 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 620 ns Started: 620 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 630: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 630: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{140, 53, 138, 179, 138, 215, 17, 58, 112, 171, 56, 84, 216, 18, 116, 254}
# UVM_INFO scoreboard.sv(76) @ 630: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 630 ns Started: 630 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 630 ns Started: 630 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 640 ns Started: 640 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 640 ns Started: 640 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 650: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 650: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{140, 53, 138, 179, 138, 215, 17, 58, 112, 171, 56, 84, 216, 18, 116, 254}
# UVM_INFO scoreboard.sv(76) @ 650: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 650 ns Started: 650 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 650 ns Started: 650 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 660: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 254
# UVM_INFO scoreboard.sv(129) @ 660: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(211) @ 660: uvm_test_top.env.r_agnt.sqr@@w_read_seq [wfull_read_sequence] [660] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 660: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 660 ns Started: 660 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 660 ns Started: 660 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 670: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 670: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{140, 53, 138, 179, 138, 215, 17, 58, 112, 171, 56, 84, 216, 18, 116, 254}
# UVM_INFO scoreboard.sv(76) @ 670: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 670 ns Started: 670 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 670 ns Started: 670 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 680 ns Started: 680 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 680 ns Started: 680 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 690: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 690: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{140, 53, 138, 179, 138, 215, 17, 58, 112, 171, 56, 84, 216, 18, 116, 254}
# UVM_INFO scoreboard.sv(76) @ 690: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 690 ns Started: 690 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 690 ns Started: 690 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 700: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 254
# UVM_INFO scoreboard.sv(129) @ 700: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO sequence.sv(211) @ 700: uvm_test_top.env.r_agnt.sqr@@w_read_seq [wfull_read_sequence] [700] Read Transaction 0: rinc=0
# UVM_INFO rd_driver.sv(18) @ 700: uvm_test_top.env.r_agnt.r_drv [RD_DRV] rinc = 0
# ** Info: Read Clock Toggling Pass
#    Time: 700 ns Started: 700 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 700 ns Started: 700 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 710: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 710: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{140, 53, 138, 179, 138, 215, 17, 58, 112, 171, 56, 84, 216, 18, 116, 254}
# UVM_INFO scoreboard.sv(76) @ 710: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 710 ns Started: 710 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 710 ns Started: 710 ns  Scope: top.vif File: interface.sv Line: 39
# ** Info: Read Clock Toggling Pass
#    Time: 720 ns Started: 720 ns  Scope: top.vif File: interface.sv Line: 50
# ** Info: Write Clock Toggling Pass
#    Time: 720 ns Started: 720 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO wr_monitor.sv(23) @ 730: uvm_test_top.env.w_agnt.w_mon [WR_MON] winc = 1 | wfull = 1
# UVM_INFO scoreboard.sv(68) @ 730: uvm_test_top.env.scb [scoreboard] FIFO FULL, memory : '{140, 53, 138, 179, 138, 215, 17, 58, 112, 171, 56, 84, 216, 18, 116, 254}
# UVM_INFO scoreboard.sv(76) @ 730: uvm_test_top.env.scb [scoreboard] WFULL MATCH : Expected  = 1, Actual = 1, wbin = 16, wq2_rptr = 0
# ** Info: Valid Write Inputs Pass
#    Time: 730 ns Started: 730 ns  Scope: top.vif File: interface.sv Line: 83
# ** Info: Write Clock Toggling Pass
#    Time: 730 ns Started: 730 ns  Scope: top.vif File: interface.sv Line: 39
# UVM_INFO rd_monitor.sv(24) @ 740: uvm_test_top.env.r_agnt.r_mon [rd_monitor] rempty = 0 | rdata = 254
# UVM_INFO scoreboard.sv(129) @ 740: uvm_test_top.env.scb [scoreboard] REMPTY Pass
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 740: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO coverage.sv(52) @ 740: uvm_test_top.env.cov [COV] read coverage = 66.666667, write coverage = 83.333333
# UVM_INFO scoreboard.sv(145) @ 740: uvm_test_top.env.scb [scoreboard] ==============================================
# UVM_INFO scoreboard.sv(146) @ 740: uvm_test_top.env.scb [scoreboard]   Total Writes Operations =>    16
# UVM_INFO scoreboard.sv(147) @ 740: uvm_test_top.env.scb [scoreboard]   Total Read Operations =>     0
# UVM_INFO scoreboard.sv(148) @ 740: uvm_test_top.env.scb [scoreboard] ----------------------------------------------
# UVM_INFO scoreboard.sv(149) @ 740: uvm_test_top.env.scb [scoreboard]   RDATA   =>   Pass=0, Fail=0
# UVM_INFO scoreboard.sv(150) @ 740: uvm_test_top.env.scb [scoreboard]   WFULL   =>   Pass=36, Fail=0
# UVM_INFO scoreboard.sv(151) @ 740: uvm_test_top.env.scb [scoreboard]   REMPTY  =>   Pass=17, Fail=0
# UVM_INFO scoreboard.sv(152) @ 740: uvm_test_top.env.scb [scoreboard] ==============================================
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  245
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [COV]     1
# [Questa UVM]     2
# [RD_DRV]    18
# [RNTST]     1
# [TEST_DONE]     1
# [WR_MON]    36
# [rd_monitor]    18
# [scoreboard]   114
# [wfull_read_sequence]    18
# [wfull_write_sequence]    18
# [wr_driver]    18
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 740 ns  Iteration: 62  Instance: /top
# End time: 13:38:11 on Nov 09,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 16
