{"vcs1":{"timestamp_begin":1769666465.236646314, "rt":7.67, "ut":7.24, "st":0.22}}
{"vcselab":{"timestamp_begin":1769666472.967794096, "rt":0.32, "ut":0.22, "st":0.06}}
{"link":{"timestamp_begin":1769666473.331449911, "rt":0.24, "ut":0.16, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769666464.980140864}
{"VCS_COMP_START_TIME": 1769666464.980140864}
{"VCS_COMP_END_TIME": 1769666473.618711554}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 353108}}
{"vcselab": {"peak_mem": 173708}}
