$comment
	File created using the following command:
		vcd file digitalCircuits.msim.vcd -direction
$end
$date
	Fri Aug 20 20:54:36 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module pEncoder4to2_vlg_vec_tst $end
$var reg 4 ! in [3:0] $end
$var wire 1 " out [1] $end
$var wire 1 # out [0] $end
$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var tri1 1 ' devclrn $end
$var tri1 1 ( devpor $end
$var tri1 1 ) devoe $end
$var wire 1 * in[0]~input_o $end
$var wire 1 + out[0]~output_o $end
$var wire 1 , out[1]~output_o $end
$var wire 1 - in[1]~input_o $end
$var wire 1 . in[3]~input_o $end
$var wire 1 / in[2]~input_o $end
$var wire 1 0 WideOr0~0_combout $end
$var wire 1 1 Decoder0~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 !
1#
1"
0$
1%
x&
1'
1(
1)
1*
1+
1,
1-
1.
1/
10
11
$end
#40000
b111 !
b11 !
b1 !
0-
0/
0.
00
01
0+
0,
0#
0"
#80000
b101 !
b111 !
1-
1/
11
1,
1"
#130000
b11x !
bx11x !
bx1x !
bx !
x*
x-
x/
x.
x0
x1
x+
x,
x#
x"
#1000000
