
Timer_Driver.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000000ae  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00800060  000004ce  2**0
                  ALLOC, LOAD, DATA
  2 .comment      0000002f  00000000  00000000  000004ce  2**0
                  CONTENTS, READONLY
  3 .stack.descriptors.hdr 0000000e  00000000  00000000  000004fd  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000128  00000000  00000000  0000050b  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001a53  00000000  00000000  00000633  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000865  00000000  00000000  00002086  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000812  00000000  00000000  000028eb  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000268  00000000  00000000  00003100  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000221  00000000  00000000  00003368  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000816  00000000  00000000  00003589  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000000d8  00000000  00000000  00003d9f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .text         00000004  0000042c  0000042c  000004c0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 13 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00003e78  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .text.DIO_voidSetPinDirection 000000ec  000000ae  000000ae  00000142  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 15 .text.DIO_voidSetPinValue 000000ec  0000019a  0000019a  0000022e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 16 .text.DIO_voidSetPortValue 00000024  0000039c  0000039c  00000430  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 17 .text.DIO_voidSetPortDirection 00000024  000003c0  000003c0  00000454  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 18 .text.__vector_1 0000004e  000002d6  000002d6  0000036a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 19 .bss.EXTI0_CallBack 00000002  00800060  00800060  000004ce  2**0
                  ALLOC
 20 .text.LCD_voidSendCMD 00000050  00000286  00000286  0000031a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 21 .text.LCD_voidInit 0000003c  00000324  00000324  000003b8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 22 .text.main    0000001e  000003e4  000003e4  00000478  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 23 .text.__vector_11 00000014  00000418  00000418  000004ac  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 24 .text.Timer_Counter_Init 0000003c  00000360  00000360  000003f4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 25 .text.__dummy_fini 00000002  00000434  00000434  000004c8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 26 .text.__dummy_funcs_on_exit 00000002  00000436  00000436  000004ca  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 27 .text.__dummy_simulator_exit 00000002  00000438  00000438  000004cc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 28 .text.exit    00000016  00000402  00000402  00000496  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 29 .text._Exit   00000004  00000430  00000430  000004c4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2d 00 	jmp	0x5a	; 0x5a <__ctors_end>
   4:	0c 94 6b 01 	jmp	0x2d6	; 0x2d6 <__vector_1>
   8:	0c 94 16 02 	jmp	0x42c	; 0x42c <__bad_interrupt>
   c:	0c 94 16 02 	jmp	0x42c	; 0x42c <__bad_interrupt>
  10:	0c 94 16 02 	jmp	0x42c	; 0x42c <__bad_interrupt>
  14:	0c 94 16 02 	jmp	0x42c	; 0x42c <__bad_interrupt>
  18:	0c 94 16 02 	jmp	0x42c	; 0x42c <__bad_interrupt>
  1c:	0c 94 16 02 	jmp	0x42c	; 0x42c <__bad_interrupt>
  20:	0c 94 16 02 	jmp	0x42c	; 0x42c <__bad_interrupt>
  24:	0c 94 16 02 	jmp	0x42c	; 0x42c <__bad_interrupt>
  28:	0c 94 16 02 	jmp	0x42c	; 0x42c <__bad_interrupt>
  2c:	0c 94 0c 02 	jmp	0x418	; 0x418 <__vector_11>
  30:	0c 94 16 02 	jmp	0x42c	; 0x42c <__bad_interrupt>
  34:	0c 94 16 02 	jmp	0x42c	; 0x42c <__bad_interrupt>
  38:	0c 94 16 02 	jmp	0x42c	; 0x42c <__bad_interrupt>
  3c:	0c 94 16 02 	jmp	0x42c	; 0x42c <__bad_interrupt>
  40:	0c 94 16 02 	jmp	0x42c	; 0x42c <__bad_interrupt>
  44:	0c 94 16 02 	jmp	0x42c	; 0x42c <__bad_interrupt>
  48:	0c 94 16 02 	jmp	0x42c	; 0x42c <__bad_interrupt>
  4c:	0c 94 16 02 	jmp	0x42c	; 0x42c <__bad_interrupt>
  50:	0c 94 16 02 	jmp	0x42c	; 0x42c <__bad_interrupt>

00000054 <.dinit>:
  54:	00 60       	ori	r16, 0x00	; 0
  56:	00 62       	ori	r16, 0x20	; 32
  58:	80 00       	.word	0x0080	; ????

0000005a <__ctors_end>:
  5a:	11 24       	eor	r1, r1
  5c:	1f be       	out	0x3f, r1	; 63
  5e:	cf e5       	ldi	r28, 0x5F	; 95
  60:	d8 e0       	ldi	r29, 0x08	; 8
  62:	de bf       	out	0x3e, r29	; 62
  64:	cd bf       	out	0x3d, r28	; 61

00000066 <__do_copy_data>:
  66:	e4 e5       	ldi	r30, 0x54	; 84
  68:	f0 e0       	ldi	r31, 0x00	; 0
  6a:	40 e0       	ldi	r20, 0x00	; 0
  6c:	17 c0       	rjmp	.+46     	; 0x9c <__do_clear_bss+0x8>
  6e:	b5 91       	lpm	r27, Z+
  70:	a5 91       	lpm	r26, Z+
  72:	35 91       	lpm	r19, Z+
  74:	25 91       	lpm	r18, Z+
  76:	05 91       	lpm	r16, Z+
  78:	07 fd       	sbrc	r16, 7
  7a:	0c c0       	rjmp	.+24     	; 0x94 <__do_clear_bss>
  7c:	95 91       	lpm	r25, Z+
  7e:	85 91       	lpm	r24, Z+
  80:	ef 01       	movw	r28, r30
  82:	f9 2f       	mov	r31, r25
  84:	e8 2f       	mov	r30, r24
  86:	05 90       	lpm	r0, Z+
  88:	0d 92       	st	X+, r0
  8a:	a2 17       	cp	r26, r18
  8c:	b3 07       	cpc	r27, r19
  8e:	d9 f7       	brne	.-10     	; 0x86 <__do_copy_data+0x20>
  90:	fe 01       	movw	r30, r28
  92:	04 c0       	rjmp	.+8      	; 0x9c <__do_clear_bss+0x8>

00000094 <__do_clear_bss>:
  94:	1d 92       	st	X+, r1
  96:	a2 17       	cp	r26, r18
  98:	b3 07       	cpc	r27, r19
  9a:	e1 f7       	brne	.-8      	; 0x94 <__do_clear_bss>
  9c:	e9 35       	cpi	r30, 0x59	; 89
  9e:	f4 07       	cpc	r31, r20
  a0:	31 f7       	brne	.-52     	; 0x6e <__do_copy_data+0x8>
  a2:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <main>
  a6:	0c 94 01 02 	jmp	0x402	; 0x402 <exit>

000000aa <_exit>:
  aa:	f8 94       	cli

000000ac <__stop_program>:
  ac:	ff cf       	rjmp	.-2      	; 0xac <__stop_program>

Disassembly of section .text:

0000042c <__bad_interrupt>:
 42c:	0c 94 00 00 	jmp	0	; 0x0 <__TEXT_REGION_ORIGIN__>

Disassembly of section .text.DIO_voidSetPinDirection:

000000ae <DIO_voidSetPinDirection>:
	else 
	{
			/*	Return ERROR 	*/
	}
	return Local_u8Data;
}
  ae:	84 30       	cpi	r24, 0x04	; 4
  b0:	08 f0       	brcs	.+2      	; 0xb4 <DIO_voidSetPinDirection+0x6>
  b2:	72 c0       	rjmp	.+228    	; 0x198 <DIO_voidSetPinDirection+0xea>
  b4:	68 30       	cpi	r22, 0x08	; 8
  b6:	08 f0       	brcs	.+2      	; 0xba <DIO_voidSetPinDirection+0xc>
  b8:	6f c0       	rjmp	.+222    	; 0x198 <DIO_voidSetPinDirection+0xea>
  ba:	41 30       	cpi	r20, 0x01	; 1
  bc:	a1 f5       	brne	.+104    	; 0x126 <DIO_voidSetPinDirection+0x78>
  be:	81 30       	cpi	r24, 0x01	; 1
  c0:	89 f0       	breq	.+34     	; 0xe4 <DIO_voidSetPinDirection+0x36>
  c2:	28 f0       	brcs	.+10     	; 0xce <DIO_voidSetPinDirection+0x20>
  c4:	82 30       	cpi	r24, 0x02	; 2
  c6:	c9 f0       	breq	.+50     	; 0xfa <DIO_voidSetPinDirection+0x4c>
  c8:	83 30       	cpi	r24, 0x03	; 3
  ca:	11 f1       	breq	.+68     	; 0x110 <DIO_voidSetPinDirection+0x62>
  cc:	08 95       	ret
  ce:	2a b3       	in	r18, 0x1a	; 26
  d0:	81 e0       	ldi	r24, 0x01	; 1
  d2:	90 e0       	ldi	r25, 0x00	; 0
  d4:	02 c0       	rjmp	.+4      	; 0xda <DIO_voidSetPinDirection+0x2c>
  d6:	88 0f       	add	r24, r24
  d8:	99 1f       	adc	r25, r25
  da:	6a 95       	dec	r22
  dc:	e2 f7       	brpl	.-8      	; 0xd6 <DIO_voidSetPinDirection+0x28>
  de:	82 2b       	or	r24, r18
  e0:	8a bb       	out	0x1a, r24	; 26
  e2:	08 95       	ret
  e4:	27 b3       	in	r18, 0x17	; 23
  e6:	81 e0       	ldi	r24, 0x01	; 1
  e8:	90 e0       	ldi	r25, 0x00	; 0
  ea:	02 c0       	rjmp	.+4      	; 0xf0 <DIO_voidSetPinDirection+0x42>
  ec:	88 0f       	add	r24, r24
  ee:	99 1f       	adc	r25, r25
  f0:	6a 95       	dec	r22
  f2:	e2 f7       	brpl	.-8      	; 0xec <DIO_voidSetPinDirection+0x3e>
  f4:	82 2b       	or	r24, r18
  f6:	87 bb       	out	0x17, r24	; 23
  f8:	08 95       	ret
  fa:	24 b3       	in	r18, 0x14	; 20
  fc:	81 e0       	ldi	r24, 0x01	; 1
  fe:	90 e0       	ldi	r25, 0x00	; 0
 100:	02 c0       	rjmp	.+4      	; 0x106 <DIO_voidSetPinDirection+0x58>
 102:	88 0f       	add	r24, r24
 104:	99 1f       	adc	r25, r25
 106:	6a 95       	dec	r22
 108:	e2 f7       	brpl	.-8      	; 0x102 <DIO_voidSetPinDirection+0x54>
 10a:	82 2b       	or	r24, r18
 10c:	84 bb       	out	0x14, r24	; 20
 10e:	08 95       	ret
 110:	21 b3       	in	r18, 0x11	; 17
 112:	81 e0       	ldi	r24, 0x01	; 1
 114:	90 e0       	ldi	r25, 0x00	; 0
 116:	02 c0       	rjmp	.+4      	; 0x11c <DIO_voidSetPinDirection+0x6e>
 118:	88 0f       	add	r24, r24
 11a:	99 1f       	adc	r25, r25
 11c:	6a 95       	dec	r22
 11e:	e2 f7       	brpl	.-8      	; 0x118 <DIO_voidSetPinDirection+0x6a>
 120:	82 2b       	or	r24, r18
 122:	81 bb       	out	0x11, r24	; 17
 124:	08 95       	ret
 126:	41 11       	cpse	r20, r1
 128:	37 c0       	rjmp	.+110    	; 0x198 <DIO_voidSetPinDirection+0xea>
 12a:	81 30       	cpi	r24, 0x01	; 1
 12c:	91 f0       	breq	.+36     	; 0x152 <DIO_voidSetPinDirection+0xa4>
 12e:	28 f0       	brcs	.+10     	; 0x13a <DIO_voidSetPinDirection+0x8c>
 130:	82 30       	cpi	r24, 0x02	; 2
 132:	d9 f0       	breq	.+54     	; 0x16a <DIO_voidSetPinDirection+0xbc>
 134:	83 30       	cpi	r24, 0x03	; 3
 136:	29 f1       	breq	.+74     	; 0x182 <DIO_voidSetPinDirection+0xd4>
 138:	08 95       	ret
 13a:	2a b3       	in	r18, 0x1a	; 26
 13c:	81 e0       	ldi	r24, 0x01	; 1
 13e:	90 e0       	ldi	r25, 0x00	; 0
 140:	02 c0       	rjmp	.+4      	; 0x146 <DIO_voidSetPinDirection+0x98>
 142:	88 0f       	add	r24, r24
 144:	99 1f       	adc	r25, r25
 146:	6a 95       	dec	r22
 148:	e2 f7       	brpl	.-8      	; 0x142 <DIO_voidSetPinDirection+0x94>
 14a:	80 95       	com	r24
 14c:	82 23       	and	r24, r18
 14e:	8a bb       	out	0x1a, r24	; 26
 150:	08 95       	ret
 152:	27 b3       	in	r18, 0x17	; 23
 154:	81 e0       	ldi	r24, 0x01	; 1
 156:	90 e0       	ldi	r25, 0x00	; 0
 158:	02 c0       	rjmp	.+4      	; 0x15e <DIO_voidSetPinDirection+0xb0>
 15a:	88 0f       	add	r24, r24
 15c:	99 1f       	adc	r25, r25
 15e:	6a 95       	dec	r22
 160:	e2 f7       	brpl	.-8      	; 0x15a <DIO_voidSetPinDirection+0xac>
 162:	80 95       	com	r24
 164:	82 23       	and	r24, r18
 166:	87 bb       	out	0x17, r24	; 23
 168:	08 95       	ret
 16a:	24 b3       	in	r18, 0x14	; 20
 16c:	81 e0       	ldi	r24, 0x01	; 1
 16e:	90 e0       	ldi	r25, 0x00	; 0
 170:	02 c0       	rjmp	.+4      	; 0x176 <DIO_voidSetPinDirection+0xc8>
 172:	88 0f       	add	r24, r24
 174:	99 1f       	adc	r25, r25
 176:	6a 95       	dec	r22
 178:	e2 f7       	brpl	.-8      	; 0x172 <DIO_voidSetPinDirection+0xc4>
 17a:	80 95       	com	r24
 17c:	82 23       	and	r24, r18
 17e:	84 bb       	out	0x14, r24	; 20
 180:	08 95       	ret
 182:	21 b3       	in	r18, 0x11	; 17
 184:	81 e0       	ldi	r24, 0x01	; 1
 186:	90 e0       	ldi	r25, 0x00	; 0
 188:	02 c0       	rjmp	.+4      	; 0x18e <DIO_voidSetPinDirection+0xe0>
 18a:	88 0f       	add	r24, r24
 18c:	99 1f       	adc	r25, r25
 18e:	6a 95       	dec	r22
 190:	e2 f7       	brpl	.-8      	; 0x18a <DIO_voidSetPinDirection+0xdc>
 192:	80 95       	com	r24
 194:	82 23       	and	r24, r18
 196:	81 bb       	out	0x11, r24	; 17
 198:	08 95       	ret

Disassembly of section .text.DIO_voidSetPinValue:

0000019a <DIO_voidSetPinValue>:
 19a:	84 30       	cpi	r24, 0x04	; 4
 19c:	08 f0       	brcs	.+2      	; 0x1a0 <DIO_voidSetPinValue+0x6>
 19e:	72 c0       	rjmp	.+228    	; 0x284 <DIO_voidSetPinValue+0xea>
 1a0:	68 30       	cpi	r22, 0x08	; 8
 1a2:	08 f0       	brcs	.+2      	; 0x1a6 <DIO_voidSetPinValue+0xc>
 1a4:	6f c0       	rjmp	.+222    	; 0x284 <DIO_voidSetPinValue+0xea>
 1a6:	41 30       	cpi	r20, 0x01	; 1
 1a8:	a1 f5       	brne	.+104    	; 0x212 <DIO_voidSetPinValue+0x78>
 1aa:	81 30       	cpi	r24, 0x01	; 1
 1ac:	89 f0       	breq	.+34     	; 0x1d0 <DIO_voidSetPinValue+0x36>
 1ae:	28 f0       	brcs	.+10     	; 0x1ba <DIO_voidSetPinValue+0x20>
 1b0:	82 30       	cpi	r24, 0x02	; 2
 1b2:	c9 f0       	breq	.+50     	; 0x1e6 <DIO_voidSetPinValue+0x4c>
 1b4:	83 30       	cpi	r24, 0x03	; 3
 1b6:	11 f1       	breq	.+68     	; 0x1fc <DIO_voidSetPinValue+0x62>
 1b8:	08 95       	ret
 1ba:	2b b3       	in	r18, 0x1b	; 27
 1bc:	81 e0       	ldi	r24, 0x01	; 1
 1be:	90 e0       	ldi	r25, 0x00	; 0
 1c0:	02 c0       	rjmp	.+4      	; 0x1c6 <DIO_voidSetPinValue+0x2c>
 1c2:	88 0f       	add	r24, r24
 1c4:	99 1f       	adc	r25, r25
 1c6:	6a 95       	dec	r22
 1c8:	e2 f7       	brpl	.-8      	; 0x1c2 <DIO_voidSetPinValue+0x28>
 1ca:	82 2b       	or	r24, r18
 1cc:	8b bb       	out	0x1b, r24	; 27
 1ce:	08 95       	ret
 1d0:	28 b3       	in	r18, 0x18	; 24
 1d2:	81 e0       	ldi	r24, 0x01	; 1
 1d4:	90 e0       	ldi	r25, 0x00	; 0
 1d6:	02 c0       	rjmp	.+4      	; 0x1dc <DIO_voidSetPinValue+0x42>
 1d8:	88 0f       	add	r24, r24
 1da:	99 1f       	adc	r25, r25
 1dc:	6a 95       	dec	r22
 1de:	e2 f7       	brpl	.-8      	; 0x1d8 <DIO_voidSetPinValue+0x3e>
 1e0:	82 2b       	or	r24, r18
 1e2:	88 bb       	out	0x18, r24	; 24
 1e4:	08 95       	ret
 1e6:	25 b3       	in	r18, 0x15	; 21
 1e8:	81 e0       	ldi	r24, 0x01	; 1
 1ea:	90 e0       	ldi	r25, 0x00	; 0
 1ec:	02 c0       	rjmp	.+4      	; 0x1f2 <DIO_voidSetPinValue+0x58>
 1ee:	88 0f       	add	r24, r24
 1f0:	99 1f       	adc	r25, r25
 1f2:	6a 95       	dec	r22
 1f4:	e2 f7       	brpl	.-8      	; 0x1ee <DIO_voidSetPinValue+0x54>
 1f6:	82 2b       	or	r24, r18
 1f8:	85 bb       	out	0x15, r24	; 21
 1fa:	08 95       	ret
 1fc:	22 b3       	in	r18, 0x12	; 18
 1fe:	81 e0       	ldi	r24, 0x01	; 1
 200:	90 e0       	ldi	r25, 0x00	; 0
 202:	02 c0       	rjmp	.+4      	; 0x208 <DIO_voidSetPinValue+0x6e>
 204:	88 0f       	add	r24, r24
 206:	99 1f       	adc	r25, r25
 208:	6a 95       	dec	r22
 20a:	e2 f7       	brpl	.-8      	; 0x204 <DIO_voidSetPinValue+0x6a>
 20c:	82 2b       	or	r24, r18
 20e:	82 bb       	out	0x12, r24	; 18
 210:	08 95       	ret
 212:	41 11       	cpse	r20, r1
 214:	37 c0       	rjmp	.+110    	; 0x284 <DIO_voidSetPinValue+0xea>
 216:	81 30       	cpi	r24, 0x01	; 1
 218:	91 f0       	breq	.+36     	; 0x23e <DIO_voidSetPinValue+0xa4>
 21a:	28 f0       	brcs	.+10     	; 0x226 <DIO_voidSetPinValue+0x8c>
 21c:	82 30       	cpi	r24, 0x02	; 2
 21e:	d9 f0       	breq	.+54     	; 0x256 <DIO_voidSetPinValue+0xbc>
 220:	83 30       	cpi	r24, 0x03	; 3
 222:	29 f1       	breq	.+74     	; 0x26e <DIO_voidSetPinValue+0xd4>
 224:	08 95       	ret
 226:	2b b3       	in	r18, 0x1b	; 27
 228:	81 e0       	ldi	r24, 0x01	; 1
 22a:	90 e0       	ldi	r25, 0x00	; 0
 22c:	02 c0       	rjmp	.+4      	; 0x232 <DIO_voidSetPinValue+0x98>
 22e:	88 0f       	add	r24, r24
 230:	99 1f       	adc	r25, r25
 232:	6a 95       	dec	r22
 234:	e2 f7       	brpl	.-8      	; 0x22e <DIO_voidSetPinValue+0x94>
 236:	80 95       	com	r24
 238:	82 23       	and	r24, r18
 23a:	8b bb       	out	0x1b, r24	; 27
 23c:	08 95       	ret
 23e:	28 b3       	in	r18, 0x18	; 24
 240:	81 e0       	ldi	r24, 0x01	; 1
 242:	90 e0       	ldi	r25, 0x00	; 0
 244:	02 c0       	rjmp	.+4      	; 0x24a <DIO_voidSetPinValue+0xb0>
 246:	88 0f       	add	r24, r24
 248:	99 1f       	adc	r25, r25
 24a:	6a 95       	dec	r22
 24c:	e2 f7       	brpl	.-8      	; 0x246 <DIO_voidSetPinValue+0xac>
 24e:	80 95       	com	r24
 250:	82 23       	and	r24, r18
 252:	88 bb       	out	0x18, r24	; 24
 254:	08 95       	ret
 256:	25 b3       	in	r18, 0x15	; 21
 258:	81 e0       	ldi	r24, 0x01	; 1
 25a:	90 e0       	ldi	r25, 0x00	; 0
 25c:	02 c0       	rjmp	.+4      	; 0x262 <DIO_voidSetPinValue+0xc8>
 25e:	88 0f       	add	r24, r24
 260:	99 1f       	adc	r25, r25
 262:	6a 95       	dec	r22
 264:	e2 f7       	brpl	.-8      	; 0x25e <DIO_voidSetPinValue+0xc4>
 266:	80 95       	com	r24
 268:	82 23       	and	r24, r18
 26a:	85 bb       	out	0x15, r24	; 21
 26c:	08 95       	ret
 26e:	22 b3       	in	r18, 0x12	; 18
 270:	81 e0       	ldi	r24, 0x01	; 1
 272:	90 e0       	ldi	r25, 0x00	; 0
 274:	02 c0       	rjmp	.+4      	; 0x27a <DIO_voidSetPinValue+0xe0>
 276:	88 0f       	add	r24, r24
 278:	99 1f       	adc	r25, r25
 27a:	6a 95       	dec	r22
 27c:	e2 f7       	brpl	.-8      	; 0x276 <DIO_voidSetPinValue+0xdc>
 27e:	80 95       	com	r24
 280:	82 23       	and	r24, r18
 282:	82 bb       	out	0x12, r24	; 18
 284:	08 95       	ret

Disassembly of section .text.DIO_voidSetPortValue:

0000039c <DIO_voidSetPortValue>:

void DIO_voidSetPortValue(u8 PORTID, u8 Value)
{
	
	/*		Range Check			*/
	if (PORTID < 4)
 39c:	84 30       	cpi	r24, 0x04	; 4
 39e:	78 f4       	brcc	.+30     	; 0x3be <DIO_voidSetPortValue+0x22>
	{
		switch (PORTID)
 3a0:	81 30       	cpi	r24, 0x01	; 1
 3a2:	41 f0       	breq	.+16     	; 0x3b4 <DIO_voidSetPortValue+0x18>
 3a4:	28 f0       	brcs	.+10     	; 0x3b0 <DIO_voidSetPortValue+0x14>
 3a6:	82 30       	cpi	r24, 0x02	; 2
 3a8:	39 f0       	breq	.+14     	; 0x3b8 <DIO_voidSetPortValue+0x1c>
 3aa:	83 30       	cpi	r24, 0x03	; 3
 3ac:	39 f0       	breq	.+14     	; 0x3bc <DIO_voidSetPortValue+0x20>
 3ae:	08 95       	ret
			{	
			case PORTA	: 	PORTA_REG = Value;		break; 
 3b0:	6b bb       	out	0x1b, r22	; 27
 3b2:	08 95       	ret
			case PORTB	: 	PORTB_REG = Value;		break; 
 3b4:	68 bb       	out	0x18, r22	; 24
 3b6:	08 95       	ret
			case PORTC	: 	PORTC_REG = Value;		break; 
 3b8:	65 bb       	out	0x15, r22	; 21
 3ba:	08 95       	ret
			case PORTD	: 	PORTD_REG = Value;		break; 
 3bc:	62 bb       	out	0x12, r22	; 18
 3be:	08 95       	ret

Disassembly of section .text.DIO_voidSetPortDirection:

000003c0 <DIO_voidSetPortDirection>:

void DIO_voidSetPortDirection(u8 PORTID, u8 Direction)
{
	
	/*		Range Check			*/
	if (PORTID < 4)
 3c0:	84 30       	cpi	r24, 0x04	; 4
 3c2:	78 f4       	brcc	.+30     	; 0x3e2 <DIO_voidSetPortDirection+0x22>
	{
		switch (PORTID)
 3c4:	81 30       	cpi	r24, 0x01	; 1
 3c6:	41 f0       	breq	.+16     	; 0x3d8 <DIO_voidSetPortDirection+0x18>
 3c8:	28 f0       	brcs	.+10     	; 0x3d4 <DIO_voidSetPortDirection+0x14>
 3ca:	82 30       	cpi	r24, 0x02	; 2
 3cc:	39 f0       	breq	.+14     	; 0x3dc <DIO_voidSetPortDirection+0x1c>
 3ce:	83 30       	cpi	r24, 0x03	; 3
 3d0:	39 f0       	breq	.+14     	; 0x3e0 <DIO_voidSetPortDirection+0x20>
 3d2:	08 95       	ret
			{	
			case PORTA	: 	DDRA_REG = Direction;		break; 
 3d4:	6a bb       	out	0x1a, r22	; 26
 3d6:	08 95       	ret
			case PORTB	: 	DDRB_REG = Direction;		break; 
 3d8:	67 bb       	out	0x17, r22	; 23
 3da:	08 95       	ret
			case PORTC	: 	DDRC_REG = Direction;		break; 
 3dc:	64 bb       	out	0x14, r22	; 20
 3de:	08 95       	ret
			case PORTD	: 	DDRD_REG = Direction;		break; 
 3e0:	61 bb       	out	0x11, r22	; 17
 3e2:	08 95       	ret

Disassembly of section .text.__vector_1:

000002d6 <__vector_1>:
void EXTI0_voidDisableInterrupt(void)
{
	CLR_BIT(GICR,6); //hwa katebha set 
}
void __vector_1	(void)
{
 2d6:	1f 92       	push	r1
 2d8:	0f 92       	push	r0
 2da:	0f b6       	in	r0, 0x3f	; 63
 2dc:	0f 92       	push	r0
 2de:	11 24       	eor	r1, r1
 2e0:	2f 93       	push	r18
 2e2:	3f 93       	push	r19
 2e4:	4f 93       	push	r20
 2e6:	5f 93       	push	r21
 2e8:	6f 93       	push	r22
 2ea:	7f 93       	push	r23
 2ec:	8f 93       	push	r24
 2ee:	9f 93       	push	r25
 2f0:	af 93       	push	r26
 2f2:	bf 93       	push	r27
 2f4:	ef 93       	push	r30
 2f6:	ff 93       	push	r31
	
	/*	Solutions that weren't possible -- only for illustration					*/
	/*	pf();		 	-- address of the function 									*/
	/*	EXTI0_fun(); 	-- can't call the function here -- it's in the main.c 		*/
	
	EXTI0_CallBack();
 2f8:	e0 91 60 00 	lds	r30, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 2fc:	f0 91 61 00 	lds	r31, 0x0061	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
 300:	09 95       	icall
}
 302:	ff 91       	pop	r31
 304:	ef 91       	pop	r30
 306:	bf 91       	pop	r27
 308:	af 91       	pop	r26
 30a:	9f 91       	pop	r25
 30c:	8f 91       	pop	r24
 30e:	7f 91       	pop	r23
 310:	6f 91       	pop	r22
 312:	5f 91       	pop	r21
 314:	4f 91       	pop	r20
 316:	3f 91       	pop	r19
 318:	2f 91       	pop	r18
 31a:	0f 90       	pop	r0
 31c:	0f be       	out	0x3f, r0	; 63
 31e:	0f 90       	pop	r0
 320:	1f 90       	pop	r1
 322:	18 95       	reti

Disassembly of section .text.LCD_voidSendCMD:

00000286 <LCD_voidSendCMD>:
	LCD_voidSendCMD (set_DDRAM_address);		//set DDRAM address         	Cursor at home position 
											
}

void LCD_voidSendCMD(u8 CMD)
{
 286:	cf 93       	push	r28
 288:	c8 2f       	mov	r28, r24
    2. RW 	= 0
    3. EN 	= pulse 
    4. DATA =  CMD
	*/
	
	DIO_voidSetPinValue(LCD_CONTROL_PORT, LCD_RS, LOW);		/*		1- RS = 0		*/
 28a:	40 e0       	ldi	r20, 0x00	; 0
 28c:	60 e0       	ldi	r22, 0x00	; 0
 28e:	83 e0       	ldi	r24, 0x03	; 3
 290:	0e 94 cd 00 	call	0x19a	; 0x19a <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_CONTROL_PORT, LCD_RW, LOW);		/*		2- RW = 0		*/
 294:	40 e0       	ldi	r20, 0x00	; 0
 296:	61 e0       	ldi	r22, 0x01	; 1
 298:	83 e0       	ldi	r24, 0x03	; 3
 29a:	0e 94 cd 00 	call	0x19a	; 0x19a <DIO_voidSetPinValue>
	/*		3- EN pulse		*/
	DIO_voidSetPinValue(LCD_CONTROL_PORT, LCD_EN, HIGH);
 29e:	41 e0       	ldi	r20, 0x01	; 1
 2a0:	62 e0       	ldi	r22, 0x02	; 2
 2a2:	83 e0       	ldi	r24, 0x03	; 3
 2a4:	0e 94 cd 00 	call	0x19a	; 0x19a <DIO_voidSetPinValue>
	/*		4- SEND CMD		*/
	DIO_voidSetPortValue(LCD_DATA_PORT, CMD);
 2a8:	6c 2f       	mov	r22, r28
 2aa:	82 e0       	ldi	r24, 0x02	; 2
 2ac:	0e 94 ce 01 	call	0x39c	; 0x39c <DIO_voidSetPortValue>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 2b0:	8f e0       	ldi	r24, 0x0F	; 15
 2b2:	97 e2       	ldi	r25, 0x27	; 39
 2b4:	01 97       	sbiw	r24, 0x01	; 1
 2b6:	f1 f7       	brne	.-4      	; 0x2b4 <LCD_voidSendCMD+0x2e>
 2b8:	00 c0       	rjmp	.+0      	; 0x2ba <LCD_voidSendCMD+0x34>
 2ba:	00 00       	nop
	_delay_ms(5);
	DIO_voidSetPinValue(LCD_CONTROL_PORT, LCD_EN, LOW);
 2bc:	40 e0       	ldi	r20, 0x00	; 0
 2be:	62 e0       	ldi	r22, 0x02	; 2
 2c0:	83 e0       	ldi	r24, 0x03	; 3
 2c2:	0e 94 cd 00 	call	0x19a	; 0x19a <DIO_voidSetPinValue>
 2c6:	8f e0       	ldi	r24, 0x0F	; 15
 2c8:	97 e2       	ldi	r25, 0x27	; 39
 2ca:	01 97       	sbiw	r24, 0x01	; 1
 2cc:	f1 f7       	brne	.-4      	; 0x2ca <LCD_voidSendCMD+0x44>
 2ce:	00 c0       	rjmp	.+0      	; 0x2d0 <LCD_voidSendCMD+0x4a>
 2d0:	00 00       	nop
	_delay_ms(5);										
}
 2d2:	cf 91       	pop	r28
 2d4:	08 95       	ret

Disassembly of section .text.LCD_voidInit:

00000324 <LCD_voidInit>:
//need to include delay -- will be added in the main.c file 
//note that i didn't need to include the DIO_private.h -- because i didn't need it 

void LCD_voidInit(void)
{ 
	DIO_voidSetPortDirection(LCD_DATA_PORT, 0xFF); 		//all pins are OUTPUT (DATA_PORT)
 324:	6f ef       	ldi	r22, 0xFF	; 255
 326:	82 e0       	ldi	r24, 0x02	; 2
 328:	0e 94 e0 01 	call	0x3c0	; 0x3c0 <DIO_voidSetPortDirection>
	DIO_voidSetPortDirection(LCD_CONTROL_PORT, 0xFF); 	//all pins are OUTPUT (CONTROL_PORT)
 32c:	6f ef       	ldi	r22, 0xFF	; 255
 32e:	83 e0       	ldi	r24, 0x03	; 3
 330:	0e 94 e0 01 	call	0x3c0	; 0x3c0 <DIO_voidSetPortDirection>
 334:	8f e3       	ldi	r24, 0x3F	; 63
 336:	9c e9       	ldi	r25, 0x9C	; 156
 338:	01 97       	sbiw	r24, 0x01	; 1
 33a:	f1 f7       	brne	.-4      	; 0x338 <LCD_voidInit+0x14>
 33c:	00 c0       	rjmp	.+0      	; 0x33e <LCD_voidInit+0x1a>
 33e:	00 00       	nop
	
	_delay_ms(20); 				/*	LCD Power ON delay always > 15ms	*/
	
	
												
	LCD_voidSendCMD (function_set);		    	//function set 					Initialization of 16x2 LCD in 8 bit mode 
 340:	88 e3       	ldi	r24, 0x38	; 56
 342:	0e 94 43 01 	call	0x286	; 0x286 <LCD_voidSendCMD>
	LCD_voidSendCMD (display_on_off_control);	//display on/off control      	Display ON Cursor OFF  
 346:	8e e0       	ldi	r24, 0x0E	; 14
 348:	0e 94 43 01 	call	0x286	; 0x286 <LCD_voidSendCMD>
	LCD_voidSendCMD (entry_mode_set);		    //entry mode set              	Auto Increment Cursor 
 34c:	86 e0       	ldi	r24, 0x06	; 6
 34e:	0e 94 43 01 	call	0x286	; 0x286 <LCD_voidSendCMD>
	LCD_voidSendCMD (clear_display);		    //clear display              	Clear display  
 352:	81 e0       	ldi	r24, 0x01	; 1
 354:	0e 94 43 01 	call	0x286	; 0x286 <LCD_voidSendCMD>
	LCD_voidSendCMD (set_DDRAM_address);		//set DDRAM address         	Cursor at home position 
 358:	80 e8       	ldi	r24, 0x80	; 128
 35a:	0e 94 43 01 	call	0x286	; 0x286 <LCD_voidSendCMD>
 35e:	08 95       	ret

Disassembly of section .text.main:

000003e4 <main>:

int main(void)
{
  
  	//	LCD Initialization		//
  	LCD_voidInit();
 3e4:	0e 94 92 01 	call	0x324	; 0x324 <LCD_voidInit>

	//	Timer Initialization 	//
	Timer_Counter_Init(); 
 3e8:	0e 94 b0 01 	call	0x360	; 0x360 <Timer_Counter_Init>
	
	//	LED						//
	DIO_voidSetPinDirection(PORTA, 0, OUTPUT);
 3ec:	41 e0       	ldi	r20, 0x01	; 1
 3ee:	60 e0       	ldi	r22, 0x00	; 0
 3f0:	80 e0       	ldi	r24, 0x00	; 0
 3f2:	0e 94 57 00 	call	0xae	; 0xae <__data_load_end>

	//	OC0 Initialization		//
	DIO_voidSetPinDirection(PORTB, 3, OUTPUT);
 3f6:	41 e0       	ldi	r20, 0x01	; 1
 3f8:	63 e0       	ldi	r22, 0x03	; 3
 3fa:	81 e0       	ldi	r24, 0x01	; 1
 3fc:	0e 94 57 00 	call	0xae	; 0xae <__data_load_end>
 400:	ff cf       	rjmp	.-2      	; 0x400 <__EEPROM_REGION_LENGTH__>

Disassembly of section .text.__vector_11:

00000418 <__vector_11>:

u32 ISR_Counter	= 0;
u32 time_counter = 0;

ISR (TIMER0_OVF_vect)				
{
 418:	1f 92       	push	r1
 41a:	0f 92       	push	r0
 41c:	0f b6       	in	r0, 0x3f	; 63
 41e:	0f 92       	push	r0
 420:	11 24       	eor	r1, r1
	// do nothing 
}
 422:	0f 90       	pop	r0
 424:	0f be       	out	0x3f, r0	; 63
 426:	0f 90       	pop	r0
 428:	1f 90       	pop	r1
 42a:	18 95       	reti

Disassembly of section .text.Timer_Counter_Init:

00000360 <Timer_Counter_Init>:


void Timer_Counter_Init(void)
{
		//Set global interrupt enable bit
		SET_BIT(SREG,7);							
 360:	8f b7       	in	r24, 0x3f	; 63
 362:	80 68       	ori	r24, 0x80	; 128
 364:	8f bf       	out	0x3f, r24	; 63
	
		OCR0 = Duty_cycle * 256;
 366:	80 e8       	ldi	r24, 0x80	; 128
 368:	8c bf       	out	0x3c, r24	; 60
		}
				
		/*		Fast PWM	*/
		else if (Timer_Mode == 4)
		{
			SET_BIT(TCCR0,WGM00);
 36a:	83 b7       	in	r24, 0x33	; 51
 36c:	80 64       	ori	r24, 0x40	; 64
 36e:	83 bf       	out	0x33, r24	; 51
			SET_BIT(TCCR0,WGM01);
 370:	83 b7       	in	r24, 0x33	; 51
 372:	88 60       	ori	r24, 0x08	; 8
 374:	83 bf       	out	0x33, r24	; 51
		}		
			
		/*		Set 0C0  			*/
		else if (Compare_Output_Mode_fast_pwm == 3)
		{
			SET_BIT(TCCR0,COM00);
 376:	83 b7       	in	r24, 0x33	; 51
 378:	80 61       	ori	r24, 0x10	; 16
 37a:	83 bf       	out	0x33, r24	; 51
			SET_BIT(TCCR0,COM01);		
 37c:	83 b7       	in	r24, 0x33	; 51
 37e:	80 62       	ori	r24, 0x20	; 32
 380:	83 bf       	out	0x33, r24	; 51
		}
		
		/* 	Prescalar 1024			*/
		else if (Timer_clock_select == 7)
		{
			SET_BIT(TCCR0,CS00);
 382:	83 b7       	in	r24, 0x33	; 51
 384:	81 60       	ori	r24, 0x01	; 1
 386:	83 bf       	out	0x33, r24	; 51
			CLR_BIT(TCCR0,CS01);
 388:	83 b7       	in	r24, 0x33	; 51
 38a:	8d 7f       	andi	r24, 0xFD	; 253
 38c:	83 bf       	out	0x33, r24	; 51
			SET_BIT(TCCR0,CS02);
 38e:	83 b7       	in	r24, 0x33	; 51
 390:	84 60       	ori	r24, 0x04	; 4
 392:	83 bf       	out	0x33, r24	; 51
		}
		
		//enable overflow interrupt 
		SET_BIT(TIMSK,BIT_TOIE0);
 394:	89 b7       	in	r24, 0x39	; 57
 396:	81 60       	ori	r24, 0x01	; 1
 398:	89 bf       	out	0x39, r24	; 57
 39a:	08 95       	ret

Disassembly of section .text.__dummy_fini:

00000434 <_fini>:
 434:	08 95       	ret

Disassembly of section .text.__dummy_funcs_on_exit:

00000436 <__funcs_on_exit>:
 436:	08 95       	ret

Disassembly of section .text.__dummy_simulator_exit:

00000438 <__simulator_exit>:
 438:	08 95       	ret

Disassembly of section .text.exit:

00000402 <exit>:
 402:	ec 01       	movw	r28, r24
 404:	0e 94 1b 02 	call	0x436	; 0x436 <__funcs_on_exit>
 408:	0e 94 1a 02 	call	0x434	; 0x434 <_fini>
 40c:	ce 01       	movw	r24, r28
 40e:	0e 94 1c 02 	call	0x438	; 0x438 <__simulator_exit>
 412:	ce 01       	movw	r24, r28
 414:	0e 94 18 02 	call	0x430	; 0x430 <_Exit>

Disassembly of section .text._Exit:

00000430 <_Exit>:
 430:	0e 94 55 00 	call	0xaa	; 0xaa <_exit>
