#include <string.h>

#include <zephyr/init.h>
#include <zephyr/kernel.h>
#include <zephyr/linker/linker-defs.h>
#include <zephyr/sys/barrier.h>
#include <soc.h>

#include "rom_api_for_zephyr.h"
#include "trace.h"
#include "os_sched.h"
#include "patch_header_check.h"
#include "vector_table.h"
#include "flash_nor_device.h"
#include "mem_config.h"
#include "utils.h"
#include "aon_reg.h"
#include "os_pm.h"

#include <zephyr/logging/log.h>

#define LOG_LEVEL CONFIG_SOC_LOG_LEVEL
LOG_MODULE_REGISTER(soc);

extern void os_zephyr_patch_init(void);
extern void BTMAC_Handler(void);
extern void GDMA0_Channel9_Handler(void);
extern void PF_RTC_Handler(void);

extern void z_arm_nmi(void);
extern void _isr_wrapper(void);

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

/*
    rtk_rom_irq_connect() calls IRQ_CONNECT to register isr to zephyr's vector table/sw isr table.
    In zephyr app, we discard rtk's RamVectorTable, but use zephyr's build-time-generated vector table instead.
    
    Note: IRQ_CONNECT will set the interrupt's priority again.
*/
void rtk_rom_irq_connect(void)
{
    IRQ_CONNECT(WDT_IRQn, 2, HardFault_Handler_Rom, NULL, 0);
    IRQ_CONNECT(RXI300_IRQn, 0, HardFault_Handler_Rom, NULL, 0);
    IRQ_CONNECT(RXI300_SEC_IRQn, 0, HardFault_Handler_Rom, NULL, 0);
    IRQ_CONNECT(GDMA0_Channel9_IRQn, 6, GDMA0_Channel9_Handler, NULL, 0);
    IRQ_CONNECT(PF_RTC_IRQn, 0, PF_RTC_Handler, NULL, 0);
    IRQ_CONNECT(BTMAC_IRQn, 1, BTMAC_Handler, NULL, 0);
    IRQ_CONNECT(BTMAC_WRAP_AROUND_IRQn, 0, HardFault_Handler_Rom, NULL, 0);
    // IRQ_CONNECT(Flash_SEC_IRQn, 5, Flash_SEC_Handler, NULL, 0);//secure ISR register, have not found solution yet
}

static int rtk_platform_init(void)
{
/*
* SCB->VTOR points to zephyr's vector table which is placed in flash.
* However, vector table place in flash will trigger hardfault when flash erasing.
* So we need  point SCB->VTOR to RAM vector table, and copy zephyr's vector table to RAM.
*/ 
    size_t vector_size = (size_t)_vector_end - (size_t)_vector_start;
#if (CONFIG_TRUSTED_EXECUTION_NONSECURE==1)
    //tz enabled
    SCB->VTOR = (uint32_t)NS_RAM_VECTOR_ADDR;
    (void)memcpy((void *)NS_RAM_VECTOR_ADDR, _vector_start, vector_size);
#else
    //tz disabled
    SCB->VTOR = (uint32_t)S_RAM_VECTOR_ADDR;
    (void)memcpy((void *)S_RAM_VECTOR_ADDR, _vector_start, vector_size);
#endif
    
    /* connect rtk-rom-irq to zephyr's vector table, also will reset priority here!*/
    rtk_rom_irq_connect();

    os_zephyr_patch_init();

    os_init();

    os_pm_init();

    secure_os_func_ptr_init();

    secure_platform_func_ptr_init();

    mpu_setup();

    set_active_mode_clk_src();

    log_module_trace_init(NULL);
    log_buffer_init();
    log_gdma_init();
    RamVectorTableUpdate(GDMA0_Channel9_VECTORn, (IRQ_Fun)_isr_wrapper);

    si_flow_data_init();

    ft_paras_apply();

    pmu_apply_voltage_tune();

    bool aon_boot_done = AON_REG_READ_BITFIELD(AON_NS_REG0X_FW_GENERAL_NS, km4_aon_boot_done);

    if (!aon_boot_done)
    {
        pmu_power_on_sequence_restart();
    }
    else
    {
        si_flow_after_exit_low_power_mode();

        pmu_pm_exit();
    }

    AON_REG_WRITE_BITFIELD(AON_NS_REG0X_FW_GENERAL_NS, km4_aon_boot_done, 1);

    hal_setup_hardware();

    hal_setup_cpu();

    hw_aes_mutex_init();

    //setlocale(LC_ALL, "C");//cannot find <locale.h> in zephyr

    set_up_32k_clk_src();//use os_mem api

    set_lp_module_clk_info();

    platform_rtc_aon_init();
    power_manager_master_init();
    power_manager_slave_init();
    platform_pm_init();
    RamVectorTableUpdate(PF_RTC_VECTORn, (IRQ_Fun)_isr_wrapper);
    RamVectorTableUpdate(NMI_VECTORn, (IRQ_Fun)z_arm_nmi);

    init_osc_sdm_timer();//use os timer api

    dvfs_init();

    phy_hw_control_init(false);
    phy_init(false);//use os timer api

    thermal_tracking_timer_init();

    if (flash_nor_get_exist_nsc(FLASH_NOR_IDX_SPIC0))
    {
        flash_nor_dump_main_info();
        flash_nor_cmd_list_init_nsc();
        flash_nor_init_bp_lv_nsc();
    }

#if (CONFIG_TRUSTED_EXECUTION_NONSECURE == 1)
    setup_non_secure_nvic();
#endif

    return 0;
}

static int rtk_task_init(void)
{
    extern const T_ROM_HEADER_FORMAT nonsecure_rom_header;
    T_ROM_HEADER_FORMAT *stack_header = (T_ROM_HEADER_FORMAT *)STACK_ROM_ADDRESS;

    if (memcmp(stack_header->uuid, nonsecure_rom_header.uuid, UUID_SIZE) == 0)
    {
        BOOL_PATCH_FUNC lowerstack_entry = (BOOL_PATCH_FUNC)((uint32_t)stack_header->entry_ptr);
        DBG_DIRECT("LOAD STACK ROM success!");
        lowerstack_entry();
        RamVectorTableUpdate(BTMAC_VECTORn, (IRQ_Fun)_isr_wrapper);
        RamVectorTableUpdate(BTMAC_WRAP_AROUND_VECTORn, (IRQ_Fun)_isr_wrapper);
    }
    else
    {
        DBG_DIRECT("LOAD STACK ROM fail!");
    }

    AON_REG_WRITE_BITFIELD(AON_NS_REG0X_FW_GENERAL_NS, km4_pon_boot_done, 1);

    return 0;
}

static int rtk_register_update(void)
{
    NVIC_SetPriority(SysTick_IRQn, 0xff);
#ifdef CONFIG_SYSTICK_USE_EXTERNAL_CLOCK //use external clock
    SysTick->CTRL &= ~SysTick_CTRL_CLKSOURCE_Msk;
#endif
    /* Unset this bit to avoid usagefault when dividing by zero.
    If set this bit, function ll_iso_generate_cis_unframed_parameters_from_host_info (rom code) will trigger usage fault.
    In freeRtos, this bit will not be set. */
    SCB->CCR &= ~SCB_CCR_DIV_0_TRP_Msk;
    return 0;
}

SYS_INIT(rtk_platform_init, EARLY, 0);
SYS_INIT(rtk_register_update, PRE_KERNEL_2, 1);
SYS_INIT(rtk_task_init, POST_KERNEL, 0);