Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cycloneive
Quartus root          :  /home/maruthi/intelFPGA_lite/20.1/quartus/linux64/
Quartus sim root      :  /home/maruthi/intelFPGA_lite/20.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  uart_rx.vo
Sim SDF file          :  uart_rx__verilog.sdo
Sim dir               :  simulation/modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script /home/maruthi/intelFPGA_lite/20.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File uart_rx_run_msim_gate_verilog.do already exists - backing up current file as uart_rx_run_msim_gate_verilog.do.bak11
Info: Spawning ModelSim-Altera Simulation software 
Info: NativeLink simulation flow was successful
