 /******************************************************************************
 *
 * Module: RCC (Reset & Clock Control)
 *
 * File Name: RCC_PRIVATE.h
 *
 * Description: Header file for the RCC Driver Registers
 *
 * Author: Hossam Mahmoud
 *
 *******************************************************************************/

/*******************************************************************************
 *                              							Include Libraries						                       		   *
 *******************************************************************************/

#ifndef RCC_PRIVATE_H
#define RCC_PRIVATE_H

#include "../LIB/STD_TYPES.h"
#include "../LIB/BIT_MATH.h"

/*******************************************************************************
 *                              							Timer0 Registers					                   				     *
 *******************************************************************************/

typedef struct {
	u8 CS0x: 		3;	// Prescaler Clock Select
	u8 WGM01: 	1;	// Waveform Generation Mode
	u8 COM0x: 	2;	// Specifies the Compare Output OC0 mode.
	u8 WGM00: 1;	// Waveform Generation Mode
	u8 FOC0: 	1; // Force Output Compare: Is only active when operating a non-PWM Mode.
} TCCR0;

#define RCC_CR         *((u32*) 0x40021000)
#define RCC_CFGR       *((u32*)0x40021004)
#define RCC_CIR        *((u32*)0x40021008)
#define RCC_APB2RSTR   *((u32*)0x4002100C)
#define RCC_APB1RSTR   *((u32*)0x40021010)
#define RCC_AHBENR     *((u32*)0x40021014)
#define RCC_APB2ENR    *((u32*)0x40021018)
#define RCC_APB1ENR    *((u32*)0x4002101C)
#define RCC_BDCR       *((u32*)0x40021020)
#define RCC_CSR        *((u32*)0x40021024)


/* Clock Types */
#define RCC_HSE_CRYSTAL      0
#define RCC_HSE_RC           1
#define RCC_HSI              2
#define RCC_PLL              3

/* PLL Options */
#define RCC_PLL_IN_HSI_DIV_2  0
#define RCC_PLL_IN_HSE_DIV_2  1
#define RCC_PLL_IN_HSE        2











#endif
