

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Wed Apr 26 22:35:36 2017

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        dct.prj
* Solution:       solution6
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.40|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  871|  871|  306|  306| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                 |                      |  Latency  |  Interval | Pipeline|
        |             Instance            |        Module        | min | max | min | max |   Type  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_Loop_Row_DCT_Loop_pr_fu_110  |Loop_Row_DCT_Loop_pr  |  305|  305|  305|  305|   none  |
        |grp_Loop_Col_DCT_Loop_pr_fu_139  |Loop_Col_DCT_Loop_pr  |  297|  297|  297|  297|   none  |
        |grp_write_data_fu_161            |write_data            |   66|   66|   66|   66|   none  |
        |grp_read_data_fu_168             |read_data             |   66|   66|   66|   66|   none  |
        |grp_Loop_Xpose_Row_Outer_fu_190  |Loop_Xpose_Row_Outer  |   66|   66|   66|   66|   none  |
        |grp_Loop_Xpose_Col_Outer_fu_196  |Loop_Xpose_Col_Outer  |   66|   66|   66|   66|   none  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: row_outbuf_i (22)  [1/1] 2.71ns
codeRepl:3  %row_outbuf_i = alloca [64 x i16], align 2

ST_1: col_outbuf_i (23)  [1/1] 2.71ns
codeRepl:4  %col_outbuf_i = alloca [64 x i16], align 2

ST_1: col_inbuf (24)  [1/1] 2.71ns  loc: resource/lab3/dct.c:27->resource/lab3/dct.c:87
codeRepl:5  %col_inbuf = alloca [64 x i16], align 2

ST_1: buf_2d_in_0 (26)  [1/1] 2.39ns  loc: resource/lab3/dct.c:81
codeRepl:7  %buf_2d_in_0 = alloca [8 x i16], align 2

ST_1: buf_2d_in_1 (27)  [1/1] 2.39ns  loc: resource/lab3/dct.c:81
codeRepl:8  %buf_2d_in_1 = alloca [8 x i16], align 2

ST_1: buf_2d_in_2 (28)  [1/1] 2.39ns  loc: resource/lab3/dct.c:81
codeRepl:9  %buf_2d_in_2 = alloca [8 x i16], align 2

ST_1: buf_2d_in_3 (29)  [1/1] 2.39ns  loc: resource/lab3/dct.c:81
codeRepl:10  %buf_2d_in_3 = alloca [8 x i16], align 2

ST_1: buf_2d_in_4 (30)  [1/1] 2.39ns  loc: resource/lab3/dct.c:81
codeRepl:11  %buf_2d_in_4 = alloca [8 x i16], align 2

ST_1: buf_2d_in_5 (31)  [1/1] 2.39ns  loc: resource/lab3/dct.c:81
codeRepl:12  %buf_2d_in_5 = alloca [8 x i16], align 2

ST_1: buf_2d_in_6 (32)  [1/1] 2.39ns  loc: resource/lab3/dct.c:81
codeRepl:13  %buf_2d_in_6 = alloca [8 x i16], align 2

ST_1: buf_2d_in_7 (33)  [1/1] 2.39ns  loc: resource/lab3/dct.c:81
codeRepl:14  %buf_2d_in_7 = alloca [8 x i16], align 2

ST_1: buf_2d_out (34)  [1/1] 2.71ns  loc: resource/lab3/dct.c:82
codeRepl:15  %buf_2d_out = alloca [64 x i16], align 2

ST_1: StgValue_25 (35)  [2/2] 0.00ns  loc: resource/lab3/dct.c:85
codeRepl:16  call fastcc void @read_data([64 x i16]* %input_r, [8 x i16]* %buf_2d_in_0, [8 x i16]* %buf_2d_in_1, [8 x i16]* %buf_2d_in_2, [8 x i16]* %buf_2d_in_3, [8 x i16]* %buf_2d_in_4, [8 x i16]* %buf_2d_in_5, [8 x i16]* %buf_2d_in_6, [8 x i16]* %buf_2d_in_7) nounwind


 <State 2>: 0.00ns
ST_2: StgValue_26 (35)  [1/2] 0.00ns  loc: resource/lab3/dct.c:85
codeRepl:16  call fastcc void @read_data([64 x i16]* %input_r, [8 x i16]* %buf_2d_in_0, [8 x i16]* %buf_2d_in_1, [8 x i16]* %buf_2d_in_2, [8 x i16]* %buf_2d_in_3, [8 x i16]* %buf_2d_in_4, [8 x i16]* %buf_2d_in_5, [8 x i16]* %buf_2d_in_6, [8 x i16]* %buf_2d_in_7) nounwind


 <State 3>: 0.00ns
ST_3: StgValue_27 (36)  [2/2] 0.00ns
codeRepl:17  call fastcc void @Loop_Row_DCT_Loop_pr([8 x i16]* %buf_2d_in_0, [8 x i16]* %buf_2d_in_1, [8 x i16]* %buf_2d_in_2, [8 x i16]* %buf_2d_in_3, [8 x i16]* %buf_2d_in_4, [8 x i16]* %buf_2d_in_5, [8 x i16]* %buf_2d_in_6, [8 x i16]* %buf_2d_in_7, [64 x i16]* %row_outbuf_i)


 <State 4>: 0.00ns
ST_4: StgValue_28 (36)  [1/2] 0.00ns
codeRepl:17  call fastcc void @Loop_Row_DCT_Loop_pr([8 x i16]* %buf_2d_in_0, [8 x i16]* %buf_2d_in_1, [8 x i16]* %buf_2d_in_2, [8 x i16]* %buf_2d_in_3, [8 x i16]* %buf_2d_in_4, [8 x i16]* %buf_2d_in_5, [8 x i16]* %buf_2d_in_6, [8 x i16]* %buf_2d_in_7, [64 x i16]* %row_outbuf_i)


 <State 5>: 0.00ns
ST_5: StgValue_29 (37)  [2/2] 0.00ns
codeRepl:18  call fastcc void @Loop_Xpose_Row_Outer([64 x i16]* %row_outbuf_i, [64 x i16]* %col_inbuf)


 <State 6>: 0.00ns
ST_6: StgValue_30 (37)  [1/2] 0.00ns
codeRepl:18  call fastcc void @Loop_Xpose_Row_Outer([64 x i16]* %row_outbuf_i, [64 x i16]* %col_inbuf)


 <State 7>: 0.00ns
ST_7: StgValue_31 (38)  [2/2] 0.00ns
codeRepl:19  call fastcc void @Loop_Col_DCT_Loop_pr([64 x i16]* %col_inbuf, [64 x i16]* %col_outbuf_i)


 <State 8>: 0.00ns
ST_8: StgValue_32 (38)  [1/2] 0.00ns
codeRepl:19  call fastcc void @Loop_Col_DCT_Loop_pr([64 x i16]* %col_inbuf, [64 x i16]* %col_outbuf_i)


 <State 9>: 0.00ns
ST_9: StgValue_33 (39)  [2/2] 0.00ns
codeRepl:20  call fastcc void @Loop_Xpose_Col_Outer([64 x i16]* %col_outbuf_i, [64 x i16]* %buf_2d_out)


 <State 10>: 0.00ns
ST_10: StgValue_34 (39)  [1/2] 0.00ns
codeRepl:20  call fastcc void @Loop_Xpose_Col_Outer([64 x i16]* %col_outbuf_i, [64 x i16]* %buf_2d_out)


 <State 11>: 0.00ns
ST_11: StgValue_35 (40)  [2/2] 0.00ns  loc: resource/lab3/dct.c:90
codeRepl:21  call fastcc void @write_data([64 x i16]* %buf_2d_out, [64 x i16]* %output_r) nounwind


 <State 12>: 0.00ns
ST_12: StgValue_36 (19)  [1/1] 0.00ns  loc: resource/lab3/dct.c:80
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1) nounwind

ST_12: StgValue_37 (20)  [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %input_r) nounwind, !map !19

ST_12: StgValue_38 (21)  [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %output_r) nounwind, !map !25

ST_12: StgValue_39 (25)  [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dct_str) nounwind

ST_12: StgValue_40 (40)  [1/2] 0.00ns  loc: resource/lab3/dct.c:90
codeRepl:21  call fastcc void @write_data([64 x i16]* %buf_2d_out, [64 x i16]* %output_r) nounwind

ST_12: StgValue_41 (41)  [1/1] 0.00ns  loc: resource/lab3/dct.c:91
codeRepl:22  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row_outbuf_i (alloca              ) [ 0011111000000]
col_outbuf_i (alloca              ) [ 0011111111100]
col_inbuf    (alloca              ) [ 0011111110000]
buf_2d_in_0  (alloca              ) [ 0011100000000]
buf_2d_in_1  (alloca              ) [ 0011100000000]
buf_2d_in_2  (alloca              ) [ 0011100000000]
buf_2d_in_3  (alloca              ) [ 0011100000000]
buf_2d_in_4  (alloca              ) [ 0011100000000]
buf_2d_in_5  (alloca              ) [ 0011100000000]
buf_2d_in_6  (alloca              ) [ 0011100000000]
buf_2d_in_7  (alloca              ) [ 0011100000000]
buf_2d_out   (alloca              ) [ 0011111111111]
StgValue_26  (call                ) [ 0000000000000]
StgValue_28  (call                ) [ 0000000000000]
StgValue_30  (call                ) [ 0000000000000]
StgValue_32  (call                ) [ 0000000000000]
StgValue_34  (call                ) [ 0000000000000]
StgValue_36  (specdataflowpipeline) [ 0000000000000]
StgValue_37  (specbitsmap         ) [ 0000000000000]
StgValue_38  (specbitsmap         ) [ 0000000000000]
StgValue_39  (spectopmodule       ) [ 0000000000000]
StgValue_40  (call                ) [ 0000000000000]
StgValue_41  (ret                 ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table_14">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dct_coeff_table_13">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dct_coeff_table_12">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dct_coeff_table_11">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dct_coeff_table_10">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dct_coeff_table_9">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dct_coeff_table_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dct_coeff_table">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dct_coeff_table_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dct_coeff_table_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dct_coeff_table_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dct_coeff_table_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dct_coeff_table_4">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="dct_coeff_table_5">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="dct_coeff_table_6">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="dct_coeff_table_7">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_data"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_Row_DCT_Loop_pr"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_Xpose_Row_Outer"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_Col_DCT_Loop_pr"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_Xpose_Col_Outer"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_data"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="row_outbuf_i_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_outbuf_i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="col_outbuf_i_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_outbuf_i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="col_inbuf_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="buf_2d_in_0_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_0/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="buf_2d_in_1_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="buf_2d_in_2_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_2/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="buf_2d_in_3_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_3/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="buf_2d_in_4_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_4/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="buf_2d_in_5_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_5/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="buf_2d_in_6_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_6/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="buf_2d_in_7_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_7/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="buf_2d_out_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_out/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_Loop_Row_DCT_Loop_pr_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="114" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="115" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="116" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="117" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="118" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="119" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="120" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="121" dir="0" index="10" bw="14" slack="0"/>
<pin id="122" dir="0" index="11" bw="15" slack="0"/>
<pin id="123" dir="0" index="12" bw="15" slack="0"/>
<pin id="124" dir="0" index="13" bw="15" slack="0"/>
<pin id="125" dir="0" index="14" bw="15" slack="0"/>
<pin id="126" dir="0" index="15" bw="15" slack="0"/>
<pin id="127" dir="0" index="16" bw="15" slack="0"/>
<pin id="128" dir="0" index="17" bw="15" slack="0"/>
<pin id="129" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_27/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_Loop_Col_DCT_Loop_pr_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="143" dir="0" index="3" bw="14" slack="0"/>
<pin id="144" dir="0" index="4" bw="15" slack="0"/>
<pin id="145" dir="0" index="5" bw="15" slack="0"/>
<pin id="146" dir="0" index="6" bw="15" slack="0"/>
<pin id="147" dir="0" index="7" bw="15" slack="0"/>
<pin id="148" dir="0" index="8" bw="15" slack="0"/>
<pin id="149" dir="0" index="9" bw="15" slack="0"/>
<pin id="150" dir="0" index="10" bw="15" slack="0"/>
<pin id="151" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_31/7 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_write_data_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="0" slack="0"/>
<pin id="163" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="16" slack="0"/>
<pin id="165" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_35/11 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_read_data_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="0"/>
<pin id="171" dir="0" index="2" bw="16" slack="0"/>
<pin id="172" dir="0" index="3" bw="16" slack="0"/>
<pin id="173" dir="0" index="4" bw="16" slack="0"/>
<pin id="174" dir="0" index="5" bw="16" slack="0"/>
<pin id="175" dir="0" index="6" bw="16" slack="0"/>
<pin id="176" dir="0" index="7" bw="16" slack="0"/>
<pin id="177" dir="0" index="8" bw="16" slack="0"/>
<pin id="178" dir="0" index="9" bw="16" slack="0"/>
<pin id="179" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_25/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_Loop_Xpose_Row_Outer_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_29/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_Loop_Xpose_Col_Outer_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_33/9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="36" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="36" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="36" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="36" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="36" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="36" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="36" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="36" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="36" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="36" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="36" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="36" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="130"><net_src comp="40" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="110" pin=10"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="110" pin=11"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="110" pin=12"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="110" pin=13"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="110" pin=14"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="110" pin=15"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="110" pin=16"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="110" pin=17"/></net>

<net id="152"><net_src comp="44" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="139" pin=3"/></net>

<net id="154"><net_src comp="22" pin="0"/><net_sink comp="139" pin=4"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="139" pin=5"/></net>

<net id="156"><net_src comp="26" pin="0"/><net_sink comp="139" pin=6"/></net>

<net id="157"><net_src comp="28" pin="0"/><net_sink comp="139" pin=7"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="139" pin=8"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="139" pin=9"/></net>

<net id="160"><net_src comp="34" pin="0"/><net_sink comp="139" pin=10"/></net>

<net id="166"><net_src comp="48" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="180"><net_src comp="38" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="181"><net_src comp="0" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="182"><net_src comp="74" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="183"><net_src comp="78" pin="1"/><net_sink comp="168" pin=3"/></net>

<net id="184"><net_src comp="82" pin="1"/><net_sink comp="168" pin=4"/></net>

<net id="185"><net_src comp="86" pin="1"/><net_sink comp="168" pin=5"/></net>

<net id="186"><net_src comp="90" pin="1"/><net_sink comp="168" pin=6"/></net>

<net id="187"><net_src comp="94" pin="1"/><net_sink comp="168" pin=7"/></net>

<net id="188"><net_src comp="98" pin="1"/><net_sink comp="168" pin=8"/></net>

<net id="189"><net_src comp="102" pin="1"/><net_sink comp="168" pin=9"/></net>

<net id="195"><net_src comp="42" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="46" pin="0"/><net_sink comp="196" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {11 12 }
 - Input state : 
	Port: dct : input_r | {1 2 }
	Port: dct : dct_coeff_table_14 | {3 4 }
	Port: dct : dct_coeff_table_13 | {3 4 }
	Port: dct : dct_coeff_table_12 | {3 4 }
	Port: dct : dct_coeff_table_11 | {3 4 }
	Port: dct : dct_coeff_table_10 | {3 4 }
	Port: dct : dct_coeff_table_9 | {3 4 }
	Port: dct : dct_coeff_table_8 | {3 4 }
	Port: dct : dct_coeff_table | {3 4 }
	Port: dct : dct_coeff_table_0 | {7 8 }
	Port: dct : dct_coeff_table_1 | {7 8 }
	Port: dct : dct_coeff_table_2 | {7 8 }
	Port: dct : dct_coeff_table_3 | {7 8 }
	Port: dct : dct_coeff_table_4 | {7 8 }
	Port: dct : dct_coeff_table_5 | {7 8 }
	Port: dct : dct_coeff_table_6 | {7 8 }
	Port: dct : dct_coeff_table_7 | {7 8 }
  - Chain level:
	State 1
		StgValue_25 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|          | grp_Loop_Row_DCT_Loop_pr_fu_110 |    8    |  45.559 |   638   |   277   |
|          | grp_Loop_Col_DCT_Loop_pr_fu_139 |    8    |  21.994 |   492   |   173   |
|   call   |      grp_write_data_fu_161      |    0    |  1.571  |    43   |    47   |
|          |       grp_read_data_fu_168      |    0    |  1.571  |    44   |    40   |
|          | grp_Loop_Xpose_Row_Outer_fu_190 |    0    |  1.571  |    41   |    48   |
|          | grp_Loop_Xpose_Col_Outer_fu_196 |    0    |  1.571  |    41   |    48   |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    16   |  73.837 |   1299  |   633   |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |
+------------------+--------+--------+--------+
|    buf_2d_in_0   |    0   |   64   |    4   |
|    buf_2d_in_1   |    0   |   64   |    4   |
|    buf_2d_in_2   |    0   |   64   |    4   |
|    buf_2d_in_3   |    0   |   64   |    4   |
|    buf_2d_in_4   |    0   |   64   |    4   |
|    buf_2d_in_5   |    0   |   64   |    4   |
|    buf_2d_in_6   |    0   |   64   |    4   |
|    buf_2d_in_7   |    0   |   64   |    4   |
|    buf_2d_out    |    2   |    0   |    0   |
|     col_inbuf    |    2   |    0   |    0   |
|   col_outbuf_i   |    2   |    0   |    0   |
|  dct_coeff_table |    0   |   15   |    2   |
| dct_coeff_table_0|    0   |   14   |    2   |
| dct_coeff_table_1|    0   |   15   |    2   |
|dct_coeff_table_10|    0   |   15   |    2   |
|dct_coeff_table_11|    0   |   15   |    2   |
|dct_coeff_table_12|    0   |   15   |    2   |
|dct_coeff_table_13|    0   |   15   |    2   |
|dct_coeff_table_14|    0   |   14   |    2   |
| dct_coeff_table_2|    0   |   15   |    2   |
| dct_coeff_table_3|    0   |   15   |    2   |
| dct_coeff_table_4|    0   |   15   |    2   |
| dct_coeff_table_5|    0   |   15   |    2   |
| dct_coeff_table_6|    0   |   15   |    2   |
| dct_coeff_table_7|    0   |   15   |    2   |
| dct_coeff_table_8|    0   |   15   |    2   |
| dct_coeff_table_9|    0   |   15   |    2   |
|   row_outbuf_i   |    2   |    0   |    0   |
+------------------+--------+--------+--------+
|       Total      |    8   |   750  |   64   |
+------------------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   16   |   73   |  1299  |   633  |
|   Memory  |    8   |    -   |    -   |   750  |   64   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |   16   |   73   |  2049  |   697  |
+-----------+--------+--------+--------+--------+--------+
