
---------- Begin Simulation Statistics ----------
final_tick                               560742212904500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  28763                       # Simulator instruction rate (inst/s)
host_mem_usage                                 878512                       # Number of bytes of host memory used
host_op_rate                                    64652                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   347.67                       # Real time elapsed on the host
host_tick_rate                               23543813                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000008                       # Number of instructions simulated
sim_ops                                      22477347                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008185                       # Number of seconds simulated
sim_ticks                                  8185454500                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           4                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   32                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  12                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          4                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         2     12.50%     12.50% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   6     37.50%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2     12.50%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2     12.50%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  4     25.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       100217                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        202833                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        35100                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          789                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        40186                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        28165                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        35100                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6935                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           45670                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            5111                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           52                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            196484                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           329252                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          789                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              19425                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1552936                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       468785                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22477331                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     16274549                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.381134                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.620553                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     11592219     71.23%     71.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       683221      4.20%     75.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       828785      5.09%     80.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       264218      1.62%     82.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       563847      3.46%     85.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       263529      1.62%     87.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       333193      2.05%     89.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       192601      1.18%     90.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1552936      9.54%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     16274549                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           21302745                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          320                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10363713                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7651132                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          637      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3034804     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          658      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          328      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47726      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5476711     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        11440      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4002296     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       657014      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        55633      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6994118     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2195966      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22477331                       # Class of committed instruction
system.switch_cpus.commit.refs                9902731                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22477331                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.637089                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.637089                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      12476967                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23108063                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           750485                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2484679                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6064                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        617588                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7786239                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1496                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2367965                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   569                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               45670                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1084003                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              15220222                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           125                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10472976                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           12128                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.002790                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1109839                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        33276                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.639732                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     16336125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.426537                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.919210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         12858627     78.71%     78.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           104110      0.64%     79.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           213839      1.31%     80.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           172138      1.05%     81.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           176461      1.08%     82.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           141115      0.86%     83.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           220468      1.35%     85.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            73280      0.45%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2376087     14.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     16336125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          35989629                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19173414                       # number of floating regfile writes
system.switch_cpus.idleCycles                   34763                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          819                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            36997                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.411986                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10298053                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2367965                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          344091                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7789832                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           17                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2418824                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23042149                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7930088                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         4624                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23115468                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3093                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3938147                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6064                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3947187                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        25742                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       563731                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          242                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       138679                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167217                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          242                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          127                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          692                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28874391                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22921022                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606324                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17507235                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.400109                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22964063                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21269075                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1345005                       # number of integer regfile writes
system.switch_cpus.ipc                       0.610840                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.610840                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41151      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3237289     14.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          658      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2681      0.01%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        47763      0.21%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5476927     23.69%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        11440      0.05%     38.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4002398     17.31%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       759028      3.28%     58.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        94645      0.41%     59.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7172659     31.02%     90.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2273459      9.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23120098                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22497503                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     44059397                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     21445071                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21671118                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1035726                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044798                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             400      0.04%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       122459     11.82%     11.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       261155     25.21%     37.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          87681      8.47%     45.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11701      1.13%     46.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       494789     47.77%     94.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        57541      5.56%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1617170                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     19553076                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1475951                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1936039                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23038304                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23120098                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3845                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       564766                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          432                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3525                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       269760                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     16336125                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.415274                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.372587                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     10952780     67.05%     67.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       688745      4.22%     71.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       702992      4.30%     75.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       646490      3.96%     79.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       888918      5.44%     84.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       697152      4.27%     89.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       774565      4.74%     93.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       478787      2.93%     96.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       505696      3.10%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     16336125                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.412269                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1084003                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        21919                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        95048                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7789832                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2418824                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10605776                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 16370888                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4351912                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20390922                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         261202                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1032545                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        3078143                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         11507                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67936927                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23064253                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     20905830                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2811216                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4830080                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6064                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8134046                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           514852                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     36040451                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     21167453                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3830431                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             37601169                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            45953872                       # The number of ROB writes
system.switch_cpus.timesIdled                     348                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       110722                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        43389                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       222749                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          43389                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 560742212904500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              73035                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        29920                       # Transaction distribution
system.membus.trans_dist::CleanEvict            70297                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29581                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29581                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         73035                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       305449                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       305449                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 305449                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8482304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8482304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8482304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            102616                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  102616    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              102616                       # Request fanout histogram
system.membus.reqLayer2.occupancy           340108500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          566870000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8185454500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560742212904500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 560742212904500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 560742212904500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             81122                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        62626                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          166140                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30905                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30905                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           397                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        80725                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       333866                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                334776                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9237504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9270336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          118160                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1914880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           230187                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.188495                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.391107                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 186798     81.15%     81.15% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  43389     18.85%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             230187                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          144194000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         167440500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            592500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 560742212904500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           28                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         9383                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9411                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           28                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         9383                       # number of overall hits
system.l2.overall_hits::total                    9411                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          367                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       102244                       # number of demand (read+write) misses
system.l2.demand_misses::total                 102616                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          367                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       102244                       # number of overall misses
system.l2.overall_misses::total                102616                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     28755500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  10310155000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10338910500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     28755500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  10310155000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10338910500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          395                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       111627                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               112027                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          395                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       111627                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              112027                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.929114                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.915943                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.915993                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.929114                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.915943                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.915993                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78352.861035                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 100838.728923                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100753.396157                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78352.861035                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 100838.728923                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100753.396157                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               29920                       # number of writebacks
system.l2.writebacks::total                     29920                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          367                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       102244                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            102611                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          367                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       102244                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           102611                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     25085500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   9287715000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9312800500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     25085500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   9287715000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9312800500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.929114                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.915943                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.915949                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.929114                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.915943                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.915949                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68352.861035                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90838.728923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90758.305640                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68352.861035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90838.728923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90758.305640                       # average overall mshr miss latency
system.l2.replacements                         118160                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        32706                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            32706                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        32706                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        32706                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        25446                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         25446                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1324                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1324                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        29579                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               29581                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2868770500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2868770500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        30903                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             30905                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.957156                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.957159                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 96986.730451                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96980.173084                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        29579                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          29579                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2572980500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2572980500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.957156                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.957094                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 86986.730451                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86986.730451                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           28                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 28                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          367                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              369                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     28755500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     28755500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.929114                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.929471                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78352.861035                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77928.184282                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          367                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          367                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     25085500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25085500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.929114                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.924433                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68352.861035                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68352.861035                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         8059                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8059                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        72665                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           72666                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   7441384500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7441384500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        80724                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         80725                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.900166                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.900167                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 102406.722631                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102405.313351                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        72665                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        72665                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6714734500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6714734500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.900166                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.900155                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92406.722631                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92406.722631                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 560742212904500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2024.376415                       # Cycle average of tags in use
system.l2.tags.total_refs                      193989                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    118160                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.641748                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              560734027450500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     235.253509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.018452                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.104946                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     8.109256                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1780.890252                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.114870                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003960                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.869575                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988465                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          772                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1160                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1011204                       # Number of tag accesses
system.l2.tags.data_accesses                  1011204                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 560742212904500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        23488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      6543616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6567424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        23488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1914880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1914880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       102244                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              102616                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        29920                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              29920                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             15637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             23456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      2869480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    799419996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             802328570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        15637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      2869480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2885118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      233936918                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            233936918                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      233936918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            15637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            23456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      2869480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    799419996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1036265488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     29920.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       367.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    102239.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000151296750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1760                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1760                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              203845                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              28161                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      102611                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      29920                       # Number of write requests accepted
system.mem_ctrls.readBursts                    102611                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    29920                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2015                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.82                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3136323000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  513030000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5060185500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30566.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49316.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14421                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23323                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 14.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                102611                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                29920                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   56380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   23318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        94742                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     89.496781                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.227146                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    80.122706                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        80626     85.10%     85.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8284      8.74%     93.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3927      4.14%     97.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1127      1.19%     99.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          455      0.48%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          176      0.19%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           84      0.09%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           31      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           32      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        94742                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1760                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      58.264773                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     53.787389                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     43.948550                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1200     68.18%     68.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          547     31.08%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           11      0.62%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1760                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1760                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.984091                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.948037                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.117730                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              946     53.75%     53.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               41      2.33%     56.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              647     36.76%     92.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              110      6.25%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      0.74%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1760                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6566784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1913088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6567104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1914880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       802.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       233.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    802.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    233.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8185193500                       # Total gap between requests
system.mem_ctrls.avgGap                      61760.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        23488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      6543296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1913088                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 2869480.246942915954                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 799380901.817974805832                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 233717993.301410466433                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          367                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       102244                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        29920                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      9988000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5050197500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 195783660250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27215.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49393.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6543571.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    28.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            345790200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            183765285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           384289080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           82162800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     645986640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3674279280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         49057440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5365330725                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        655.471327                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     98398500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    273260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7813785500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            330753360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            175780605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           348317760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           73873440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     645986640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3669682230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         52927200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5297321235                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        647.162749                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    108251250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    273260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7803932750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8185444000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560742212904500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1083600                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1083611                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1083600                       # number of overall hits
system.cpu.icache.overall_hits::total         1083611                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          403                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            405                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          403                       # number of overall misses
system.cpu.icache.overall_misses::total           405                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     30493500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     30493500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     30493500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     30493500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1084003                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1084016                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1084003                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1084016                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000374                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000374                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 75666.253102                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75292.592593                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 75666.253102                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75292.592593                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          395                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          395                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          395                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          395                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     29654000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29654000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     29654000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29654000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000364                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000364                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 75073.417722                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75073.417722                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 75073.417722                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75073.417722                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1083600                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1083611                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          403                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           405                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     30493500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     30493500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1084003                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1084016                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000374                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 75666.253102                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75292.592593                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          395                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          395                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     29654000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29654000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 75073.417722                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75073.417722                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560742212904500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004085                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               44765                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            385.905172                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027450500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000029                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004056                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          281                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.548828                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2168429                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2168429                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560742212904500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560742212904500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560742212904500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560742212904500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560742212904500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560742212904500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560742212904500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9293844                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9293847                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9308557                       # number of overall hits
system.cpu.dcache.overall_hits::total         9308560                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       162841                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         162844                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       165504                       # number of overall misses
system.cpu.dcache.overall_misses::total        165507                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  14796032203                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14796032203                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  14796032203                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14796032203                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9456685                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9456691                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9474061                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9474067                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017220                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017220                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017469                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017469                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 90861.835797                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 90860.161891                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 89399.846548                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 89398.226075                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1943196                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             26321                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    73.826830                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        32706                       # number of writebacks
system.cpu.dcache.writebacks::total             32706                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        52493                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52493                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        52493                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52493                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       110348                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       110348                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       111627                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       111627                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  10466896703                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10466896703                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  10581240703                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10581240703                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011669                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011669                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011782                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011782                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 94853.524332                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 94853.524332                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 94791.051475                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 94791.051475                       # average overall mshr miss latency
system.cpu.dcache.replacements                 110606                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7073196                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7073197                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       131909                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        131910                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  11833881500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11833881500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7205105                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7205107                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018308                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018308                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 89712.464654                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 89711.784550                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        52464                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        52464                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        79445                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79445                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7536540000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7536540000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011026                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011026                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 94864.875071                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 94864.875071                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2220648                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2220650                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        30932                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        30934                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2962150703                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2962150703                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2251580                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2251584                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013738                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013739                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 95763.309938                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 95757.118478                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           29                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           29                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        30903                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        30903                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2930356703                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2930356703                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013725                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013725                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 94824.344012                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 94824.344012                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        14713                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         14713                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         2663                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2663                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        17376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.153257                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.153257                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1279                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1279                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    114344000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    114344000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073607                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073607                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 89401.094605                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89401.094605                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560742212904500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.014828                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8198631                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            110606                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             74.124650                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.014827                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          535                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          367                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19059764                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19059764                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               560767423426500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  38554                       # Simulator instruction rate (inst/s)
host_mem_usage                                 897844                       # Number of bytes of host memory used
host_op_rate                                    86560                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1037.51                       # Real time elapsed on the host
host_tick_rate                               24299014                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      89806643                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.025211                       # Number of seconds simulated
sim_ticks                                 25210522000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       316213                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        632627                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       203066                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           25                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7647                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       227148                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       126523                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       203066                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        76543                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          269535                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           28316                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4092                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           1112886                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          1271233                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         7819                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             145138                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4646349                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         1045                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1720677                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       67329296                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     50090391                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.344156                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.593051                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     36018911     71.91%     71.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2079988      4.15%     76.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2497746      4.99%     81.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       808949      1.61%     82.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1684323      3.36%     86.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       782653      1.56%     87.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       994684      1.99%     89.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       576788      1.15%     90.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4646349      9.28%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     50090391                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           63164629                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         8882                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31443551                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22809050                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         4522      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9509813     14.12%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1963      0.00%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          133      0.00%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1260      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          746      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       151235      0.22%     14.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     14.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4810      0.01%     14.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         4991      0.01%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     16215859     24.08%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        33835      0.05%     38.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     11859929     17.61%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2070834      3.08%     59.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       188850      0.28%     59.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     20738216     30.80%     90.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6542268      9.72%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     67329296                       # Class of committed instruction
system.switch_cpus.commit.refs               29540168                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              67329296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.680701                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.680701                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      38627629                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69639161                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2305922                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7511241                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          24942                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1848914                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23265157                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4824                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             7113309                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1833                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              269535                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3289427                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              46907453                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2160                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           54                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               31682383                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          219                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1171                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           49884                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.005346                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3384809                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       154839                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.628356                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     50318648                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.397357                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.895622                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         39822143     79.14%     79.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           316794      0.63%     79.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           638817      1.27%     81.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           521525      1.04%     82.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           538482      1.07%     83.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           428833      0.85%     84.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           664071      1.32%     85.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           232285      0.46%     85.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7155698     14.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     50318648                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         106676711                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         56837205                       # number of floating regfile writes
system.switch_cpus.idleCycles                  102396                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        10077                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           212410                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.377909                       # Inst execution rate
system.switch_cpus.iew.exec_refs             30796675                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7113309                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1023083                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23286668                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           11                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          409                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7281768                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     69356952                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23683366                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        26277                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      69475617                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          10176                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      12372623                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          24942                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      12400503                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        77639                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1672407                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          113                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          762                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       477635                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       550658                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          762                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         7065                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         3012                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          86696721                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68890143                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606379                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52571066                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.366297                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               69031442                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         64477705                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         4731004                       # number of integer regfile writes
system.switch_cpus.ipc                       0.594990                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.594990                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       137109      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10274834     14.78%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1976      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         8747      0.01%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          784      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       152126      0.22%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         4978      0.01%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5105      0.01%     15.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     15.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     15.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           71      0.00%     15.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     15.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     15.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     15.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     16216519     23.33%     38.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        33836      0.05%     38.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     11860265     17.06%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2413556      3.47%     59.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       320311      0.46%     59.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21277209     30.61%     90.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6794325      9.78%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69501891                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        66750084                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    130716797                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     63630359                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     64364493                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3096085                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044547                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           13948      0.45%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            696      0.02%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           363      0.01%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       363454     11.74%     12.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       768528     24.82%     37.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         259836      8.39%     45.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         37850      1.22%     46.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1476197     47.68%     94.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       175212      5.66%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        5710783                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     61705967                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      5259784                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      7020883                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           69344443                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69501891                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        12509                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2027671                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4246                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        11464                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1117029                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     50318648                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.381235                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.351783                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     34108680     67.79%     67.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2076174      4.13%     71.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2130423      4.23%     76.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1955772      3.89%     80.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2673887      5.31%     85.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2091291      4.16%     89.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2336573      4.64%     94.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1440670      2.86%     97.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1505178      2.99%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     50318648                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.378430                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3289625                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   265                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        65065                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       302295                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23286668                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7281768                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31920556                       # number of misc regfile reads
system.switch_cpus.numCycles                 50421044                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        13597357                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61225031                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         760194                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3147147                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        9283650                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         31828                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     204278758                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       69473167                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     63155299                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8490639                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       15103955                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          24942                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      25058443                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1930273                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    106841261                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     64438624                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          120                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           14                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11424435                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           15                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            114277695                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           138328474                       # The number of ROB writes
system.switch_cpus.timesIdled                    1212                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       339219                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       134040                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       678667                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         134040                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  25210522000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             222690                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        94927                       # Transaction distribution
system.membus.trans_dist::CleanEvict           221286                       # Transaction distribution
system.membus.trans_dist::ReadExReq             93724                       # Transaction distribution
system.membus.trans_dist::ReadExResp            93724                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        222690                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       949041                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       949041                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 949041                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     26325824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     26325824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                26325824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            316414                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  316414    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              316414                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1067432500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1750255250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  25210522000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25210522000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  25210522000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  25210522000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            242614                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       196185                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1990                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          512164                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            96834                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           96834                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2219                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240395                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6428                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1011687                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1018115                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       269376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     28063168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               28332544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          371120                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6075328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           710568                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.188639                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.391222                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 576527     81.14%     81.14% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 134041     18.86%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             710568                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          442581500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         505843500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3328999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  25210522000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          938                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        22096                       # number of demand (read+write) hits
system.l2.demand_hits::total                    23034                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          938                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        22096                       # number of overall hits
system.l2.overall_hits::total                   23034                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1281                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       315133                       # number of demand (read+write) misses
system.l2.demand_misses::total                 316414                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1281                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       315133                       # number of overall misses
system.l2.overall_misses::total                316414                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    103848500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  31921747000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      32025595500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    103848500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  31921747000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     32025595500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2219                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       337229                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               339448                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2219                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       337229                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              339448                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.577287                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.934478                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.932143                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.577287                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.934478                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.932143                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81068.306011                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101296.109896                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101214.217765                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81068.306011                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101296.109896                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101214.217765                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               94927                       # number of writebacks
system.l2.writebacks::total                     94927                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1281                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       315133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            316414                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1281                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       315133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           316414                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     91038500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  28770417000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  28861455500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     91038500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  28770417000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  28861455500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.577287                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.934478                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.932143                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.577287                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.934478                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.932143                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71068.306011                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91296.109896                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91214.217765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71068.306011                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91296.109896                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91214.217765                       # average overall mshr miss latency
system.l2.replacements                         371120                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       101258                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           101258                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       101258                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       101258                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1989                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1989                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1989                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1989                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        79133                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         79133                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         3110                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3110                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        93724                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               93724                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   9191736000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9191736000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        96834                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             96834                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.967883                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.967883                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98072.382741                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98072.382741                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        93724                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          93724                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   8254496000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8254496000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.967883                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.967883                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88072.382741                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88072.382741                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          938                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                938                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1281                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1281                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    103848500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    103848500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2219                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2219                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.577287                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.577287                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81068.306011                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81068.306011                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1281                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1281                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     91038500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     91038500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.577287                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.577287                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71068.306011                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71068.306011                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        18986                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18986                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       221409                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          221409                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  22730011000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  22730011000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240395                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240395                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.921022                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.921022                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 102660.736465                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102660.736465                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       221409                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       221409                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  20515921000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  20515921000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.921022                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.921022                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92660.736465                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92660.736465                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  25210522000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      602847                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    373168                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.615484                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     243.589930                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     7.737595                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1796.672475                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.118940                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003778                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.877281                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          807                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1132                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3085784                       # Number of tag accesses
system.l2.tags.data_accesses                  3085784                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25210522000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        81984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     20168512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           20250496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        81984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         81984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6075328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6075328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       315133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              316414                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        94927                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              94927                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      3251976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    800003744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             803255720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3251976                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3251976                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      240983824                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            240983824                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      240983824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3251976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    800003744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1044239544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     94927.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1281.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    315119.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000211468750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5613                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5613                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              636569                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              89422                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      316414                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      94927                       # Number of write requests accepted
system.mem_ctrls.readBursts                    316414                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    94927                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     14                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             19295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             19551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             19061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             19104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             23492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            22935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            19518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            20278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            19424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5728                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9813937750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1582000000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15746437750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31017.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49767.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    44040                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   74621                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 13.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.61                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                316414                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                94927                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  173483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   73405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   42110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   27340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       292680                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     89.947465                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.498284                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    80.179757                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       248449     84.89%     84.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        25587      8.74%     93.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12816      4.38%     98.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3464      1.18%     99.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1418      0.48%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          541      0.18%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          200      0.07%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           95      0.03%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          110      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       292680                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5613                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.374666                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     52.194723                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     23.805576                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           411      7.32%      7.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          2118     37.73%     45.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          1378     24.55%     69.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           824     14.68%     84.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           472      8.41%     92.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          249      4.44%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          111      1.98%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           26      0.46%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           12      0.21%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            4      0.07%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            2      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            2      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5613                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5613                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.912703                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.876192                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.126151                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3253     57.95%     57.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              102      1.82%     59.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1812     32.28%     92.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              395      7.04%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               43      0.77%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5613                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               20249600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6075584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                20250496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6075328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       803.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       240.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    803.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    240.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   25210339000                       # Total gap between requests
system.mem_ctrls.avgGap                      61288.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        81984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     20167616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6075584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3251975.504513551947                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 799968203.752385616302                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 240993978.625274002552                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1281                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       315133                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        94927                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     38284250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  15708153500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 610327189000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29886.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49846.11                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6429437.24                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    28.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1075498200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            571659825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1181934180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          257737500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1990204320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11320250160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        147998400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        16545282585                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        656.284808                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    293118500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    841880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  24075523500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1014165600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            539060775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1077161820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          237802320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1990204320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11301663030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        163650720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        16323708585                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        647.495858                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    335263000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    841880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  24033379000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    33395966000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560767423426500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4370536                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4370547                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4370536                       # number of overall hits
system.cpu.icache.overall_hits::total         4370547                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2893                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2895                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2893                       # number of overall misses
system.cpu.icache.overall_misses::total          2895                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    164793500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    164793500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    164793500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    164793500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4373429                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4373442                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4373429                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4373442                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000661                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000662                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000661                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000662                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 56962.841341                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56923.488774                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 56962.841341                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56923.488774                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          322                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    29.272727                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2106                       # number of writebacks
system.cpu.icache.writebacks::total              2106                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          279                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          279                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          279                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          279                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2614                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2614                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2614                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2614                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    146747500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    146747500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    146747500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    146747500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000598                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000598                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000598                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000598                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 56139.058914                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56139.058914                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 56139.058914                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56139.058914                       # average overall mshr miss latency
system.cpu.icache.replacements                   2106                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4370536                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4370547                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2893                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2895                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    164793500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    164793500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4373429                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4373442                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000661                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000662                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 56962.841341                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56923.488774                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          279                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          279                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2614                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2614                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    146747500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    146747500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000598                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000598                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 56139.058914                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56139.058914                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560767423426500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.022751                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4373163                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2616                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1671.698394                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027450500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000066                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.022685                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000044                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000044                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8749500                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8749500                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560767423426500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560767423426500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560767423426500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560767423426500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560767423426500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560767423426500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560767423426500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     37072127                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37072130                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     37134421                       # number of overall hits
system.cpu.dcache.overall_hits::total        37134424                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       651944                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         651947                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       663176                       # number of overall misses
system.cpu.dcache.overall_misses::total        663179                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  60539356018                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  60539356018                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  60539356018                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  60539356018                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37724071                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37724077                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37797597                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37797603                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017282                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017282                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017545                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017546                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 92859.748718                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 92859.321414                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 91287.012826                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 91286.599874                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7674052                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            105601                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    72.670259                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       133964                       # number of writebacks
system.cpu.dcache.writebacks::total            133964                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       208527                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       208527                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       208527                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       208527                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       443417                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       443417                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       448856                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       448856                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  42761928018                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  42761928018                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  43255909018                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  43255909018                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011754                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011754                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011875                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011875                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 96437.276915                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 96437.276915                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 96369.234271                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 96369.234271                       # average overall mshr miss latency
system.cpu.dcache.replacements                 447835                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     28217264                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28217265                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       524090                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        524091                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  48104511000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48104511000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28741354                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28741356                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018235                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018235                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 91786.737011                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 91786.561876                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       208410                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       208410                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       315680                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       315680                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  30458248500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  30458248500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010983                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010983                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 96484.568234                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 96484.568234                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8854863                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8854865                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       127854                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       127856                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  12434845018                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12434845018                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8982721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014233                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014234                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 97258.161794                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 97256.640424                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          117                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          117                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       127737                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       127737                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  12303679518                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12303679518                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014220                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014220                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 96320.404566                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 96320.404566                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        62294                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         62294                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        11232                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        11232                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        73526                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        73526                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.152762                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.152762                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5439                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5439                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    493981000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    493981000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073974                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073974                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 90822.026108                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 90822.026108                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560767423426500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.060864                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37583283                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            448859                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.730711                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.060862                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000059                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000059                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          529                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          374                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          76044065                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         76044065                       # Number of data accesses

---------- End Simulation Statistics   ----------
