Protel Design System Design Rule Check
PCB File : C:\Users\chenxi\Desktop\Share\PCB2.PcbDoc
Date     : 2022/10/6
Time     : 15:12:47

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=40mil) (Preferred=15mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad J1-1(4253.819mil,1895.433mil) on Top Layer And Pad J1-2(4279.409mil,1895.433mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J1-2(4279.409mil,1895.433mil) on Top Layer And Pad J1-3(4305mil,1895.433mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J1-3(4305mil,1895.433mil) on Top Layer And Pad J1-4(4330.591mil,1895.433mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad J1-4(4330.591mil,1895.433mil) on Top Layer And Pad J1-5(4356.181mil,1895.433mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-1(4216.614mil,4030.236mil) on Top Layer And Pad U1-2(4216.614mil,3998.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U1-10(4301.26mil,3756.614mil) on Top Layer And Pad U1-11(4332.756mil,3756.614mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-10(4301.26mil,3756.614mil) on Top Layer And Pad U1-9(4269.764mil,3756.614mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-11(4332.756mil,3756.614mil) on Top Layer And Pad U1-12(4364.252mil,3756.614mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-12(4364.252mil,3756.614mil) on Top Layer And Pad U1-13(4395.748mil,3756.614mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U1-13(4395.748mil,3756.614mil) on Top Layer And Pad U1-14(4427.244mil,3756.614mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-14(4427.244mil,3756.614mil) on Top Layer And Pad U1-15(4458.74mil,3756.614mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U1-15(4458.74mil,3756.614mil) on Top Layer And Pad U1-16(4490.236mil,3756.614mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U1-17(4543.386mil,3809.764mil) on Top Layer And Pad U1-18(4543.386mil,3841.26mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-18(4543.386mil,3841.26mil) on Top Layer And Pad U1-19(4543.386mil,3872.756mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U1-19(4543.386mil,3872.756mil) on Top Layer And Pad U1-20(4543.386mil,3904.252mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U1-2(4216.614mil,3998.74mil) on Top Layer And Pad U1-3(4216.614mil,3967.244mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-20(4543.386mil,3904.252mil) on Top Layer And Pad U1-21(4543.386mil,3935.748mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-21(4543.386mil,3935.748mil) on Top Layer And Pad U1-22(4543.386mil,3967.244mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U1-22(4543.386mil,3967.244mil) on Top Layer And Pad U1-23(4543.386mil,3998.74mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-23(4543.386mil,3998.74mil) on Top Layer And Pad U1-24(4543.386mil,4030.236mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U1-25(4490.236mil,4083.386mil) on Top Layer And Pad U1-26(4458.74mil,4083.386mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-26(4458.74mil,4083.386mil) on Top Layer And Pad U1-27(4427.244mil,4083.386mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U1-27(4427.244mil,4083.386mil) on Top Layer And Pad U1-28(4395.748mil,4083.386mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-28(4395.748mil,4083.386mil) on Top Layer And Pad U1-29(4364.252mil,4083.386mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-29(4364.252mil,4083.386mil) on Top Layer And Pad U1-30(4332.756mil,4083.386mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-3(4216.614mil,3967.244mil) on Top Layer And Pad U1-4(4216.614mil,3935.748mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U1-30(4332.756mil,4083.386mil) on Top Layer And Pad U1-31(4301.26mil,4083.386mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-31(4301.26mil,4083.386mil) on Top Layer And Pad U1-32(4269.764mil,4083.386mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-4(4216.614mil,3935.748mil) on Top Layer And Pad U1-5(4216.614mil,3904.252mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U1-5(4216.614mil,3904.252mil) on Top Layer And Pad U1-6(4216.614mil,3872.756mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-6(4216.614mil,3872.756mil) on Top Layer And Pad U1-7(4216.614mil,3841.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U1-7(4216.614mil,3841.26mil) on Top Layer And Pad U1-8(4216.614mil,3809.764mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
Rule Violations :32

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C1-1-1(4920.158mil,4409.094mil) on Top Layer And Track (4880.158mil,4386.693mil)(4880.158mil,4446.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C1-1-1(4920.158mil,4409.094mil) on Top Layer And Track (4960.158mil,4386.693mil)(4960.158mil,4446.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C1-1-2(4920.158mil,4334.291mil) on Top Layer And Track (4880.158mil,4296.693mil)(4880.158mil,4356.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C1-1-2(4920.158mil,4334.291mil) on Top Layer And Track (4960.158mil,4296.693mil)(4960.158mil,4356.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C1-2-1(4345mil,3380.197mil) on Top Layer And Track (4305mil,3342.598mil)(4305mil,3402.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C1-2-1(4345mil,3380.197mil) on Top Layer And Track (4385mil,3342.598mil)(4385mil,3402.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C1-2-2(4345mil,3455mil) on Top Layer And Track (4305mil,3432.598mil)(4305mil,3492.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C1-2-2(4345mil,3455mil) on Top Layer And Track (4385mil,3432.598mil)(4385mil,3492.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C1-3-1(3749.803mil,3855mil) on Top Layer And Track (3727.402mil,3815mil)(3787.402mil,3815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C1-3-1(3749.803mil,3855mil) on Top Layer And Track (3727.402mil,3895mil)(3787.402mil,3895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C1-3-2(3675mil,3855mil) on Top Layer And Track (3637.402mil,3815mil)(3697.402mil,3815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C1-3-2(3675mil,3855mil) on Top Layer And Track (3637.402mil,3895mil)(3697.402mil,3895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C1-4-1(3755mil,3650mil) on Top Layer And Track (3732.599mil,3610mil)(3792.599mil,3610mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C1-4-1(3755mil,3650mil) on Top Layer And Track (3732.599mil,3690mil)(3792.599mil,3690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C1-4-2(3680.197mil,3650mil) on Top Layer And Track (3642.599mil,3610mil)(3702.599mil,3610mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C1-4-2(3680.197mil,3650mil) on Top Layer And Track (3642.599mil,3690mil)(3702.599mil,3690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C1-5-1(4540mil,4405mil) on Top Layer And Track (4500mil,4382.599mil)(4500mil,4442.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C1-5-1(4540mil,4405mil) on Top Layer And Track (4580mil,4382.599mil)(4580mil,4442.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C1-5-2(4540mil,4330.197mil) on Top Layer And Track (4500mil,4292.599mil)(4500mil,4352.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C1-5-2(4540mil,4330.197mil) on Top Layer And Track (4580mil,4292.599mil)(4580mil,4352.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C1-6-1(4310mil,4404.803mil) on Top Layer And Track (4270mil,4382.402mil)(4270mil,4442.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C1-6-1(4310mil,4404.803mil) on Top Layer And Track (4350mil,4382.402mil)(4350mil,4442.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C1-6-2(4310mil,4330mil) on Top Layer And Track (4270mil,4292.402mil)(4270mil,4352.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C1-6-2(4310mil,4330mil) on Top Layer And Track (4350mil,4292.402mil)(4350mil,4352.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C1-7-1(4050mil,4410mil) on Top Layer And Track (4010mil,4387.599mil)(4010mil,4447.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C1-7-1(4050mil,4410mil) on Top Layer And Track (4090mil,4387.599mil)(4090mil,4447.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C1-7-2(4050mil,4335.197mil) on Top Layer And Track (4010mil,4297.599mil)(4010mil,4357.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C1-7-2(4050mil,4335.197mil) on Top Layer And Track (4090mil,4297.599mil)(4090mil,4357.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C21-1(1140.197mil,4560mil) on Top Layer And Track (1102.598mil,4520mil)(1162.598mil,4520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C21-1(1140.197mil,4560mil) on Top Layer And Track (1102.598mil,4600mil)(1162.598mil,4600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C2-1-1(3895mil,2802mil) on Top Layer And Track (3857.401mil,2762mil)(3917.401mil,2762mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C2-1-1(3895mil,2802mil) on Top Layer And Track (3857.401mil,2842mil)(3917.401mil,2842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C21-2(1215mil,4560mil) on Top Layer And Track (1192.598mil,4520mil)(1252.598mil,4520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C21-2(1215mil,4560mil) on Top Layer And Track (1192.598mil,4600mil)(1252.598mil,4600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C2-1-2(3969.803mil,2802mil) on Top Layer And Track (3947.401mil,2762mil)(4007.401mil,2762mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C2-1-2(3969.803mil,2802mil) on Top Layer And Track (3947.401mil,2842mil)(4007.401mil,2842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C22-1(1135mil,3690mil) on Top Layer And Track (1097.401mil,3650mil)(1157.401mil,3650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C22-1(1135mil,3690mil) on Top Layer And Track (1097.401mil,3730mil)(1157.401mil,3730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C2-2-1(3455.197mil,2740mil) on Top Layer And Track (3417.598mil,2700mil)(3477.598mil,2700mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C2-2-1(3455.197mil,2740mil) on Top Layer And Track (3417.598mil,2780mil)(3477.598mil,2780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C22-2(1209.803mil,3690mil) on Top Layer And Track (1187.401mil,3650mil)(1247.401mil,3650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C22-2(1209.803mil,3690mil) on Top Layer And Track (1187.401mil,3730mil)(1247.401mil,3730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C2-2-2(3530mil,2740mil) on Top Layer And Track (3507.598mil,2700mil)(3567.598mil,2700mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C2-2-2(3530mil,2740mil) on Top Layer And Track (3507.598mil,2780mil)(3567.598mil,2780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C23-1(1130mil,2880mil) on Top Layer And Track (1092.401mil,2840mil)(1152.401mil,2840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C23-1(1130mil,2880mil) on Top Layer And Track (1092.401mil,2920mil)(1152.401mil,2920mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-3-1(3450.197mil,2540mil) on Top Layer And Text "C2-3" (3434.422mil,2518.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C2-3-1(3450.197mil,2540mil) on Top Layer And Track (3412.598mil,2500mil)(3472.598mil,2500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C2-3-1(3450.197mil,2540mil) on Top Layer And Track (3412.598mil,2580mil)(3472.598mil,2580mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C23-2(1204.803mil,2880mil) on Top Layer And Track (1182.401mil,2840mil)(1242.401mil,2840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C23-2(1204.803mil,2880mil) on Top Layer And Track (1182.401mil,2920mil)(1242.401mil,2920mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-3-2(3525mil,2540mil) on Top Layer And Text "C2-3" (3434.422mil,2518.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C2-3-2(3525mil,2540mil) on Top Layer And Track (3502.598mil,2500mil)(3562.598mil,2500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C2-3-2(3525mil,2540mil) on Top Layer And Track (3502.598mil,2580mil)(3562.598mil,2580mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C24-1(1165mil,1980mil) on Top Layer And Track (1127.401mil,1940mil)(1187.401mil,1940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C24-1(1165mil,1980mil) on Top Layer And Track (1127.401mil,2020mil)(1187.401mil,2020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C2-4-1(4610.197mil,2970mil) on Top Layer And Track (4572.598mil,2930mil)(4632.598mil,2930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C2-4-1(4610.197mil,2970mil) on Top Layer And Track (4572.598mil,3010mil)(4632.598mil,3010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C24-2(1239.803mil,1980mil) on Top Layer And Track (1217.401mil,1940mil)(1277.401mil,1940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C24-2(1239.803mil,1980mil) on Top Layer And Track (1217.401mil,2020mil)(1277.401mil,2020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C2-4-2(4685mil,2970mil) on Top Layer And Track (4662.598mil,2930mil)(4722.598mil,2930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C2-4-2(4685mil,2970mil) on Top Layer And Track (4662.598mil,3010mil)(4722.598mil,3010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C25-1(2645mil,3060.197mil) on Top Layer And Track (2605mil,3022.598mil)(2605mil,3082.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C25-1(2645mil,3060.197mil) on Top Layer And Track (2685mil,3022.598mil)(2685mil,3082.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C25-2(2645mil,3135mil) on Top Layer And Track (2605mil,3112.598mil)(2605mil,3172.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C25-2(2645mil,3135mil) on Top Layer And Track (2685mil,3112.598mil)(2685mil,3172.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C26-1(2760mil,3060mil) on Top Layer And Track (2720mil,3022.401mil)(2720mil,3082.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C26-1(2760mil,3060mil) on Top Layer And Track (2800mil,3022.401mil)(2800mil,3082.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C26-2(2760mil,3134.803mil) on Top Layer And Track (2720mil,3112.401mil)(2720mil,3172.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad C26-2(2760mil,3134.803mil) on Top Layer And Track (2800mil,3112.401mil)(2800mil,3172.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad F1-1(4057.323mil,2032mil) on Top Layer And Text "J1" (4043.256mil,1996.052mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.865mil < 10mil) Between Pad J1-Shell(4217.402mil,1905.276mil) on Multi-Layer And Track (4159.331mil,1901.929mil)(4184.921mil,1901.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.865mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.865mil < 10mil) Between Pad J1-Shell(4392.598mil,1905.276mil) on Multi-Layer And Track (4425.079mil,1901.929mil)(4450.669mil,1901.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.865mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R1-1-1(4535mil,3460mil) on Top Layer And Track (4497.401mil,3420mil)(4557.401mil,3420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R1-1-1(4535mil,3460mil) on Top Layer And Track (4497.401mil,3500mil)(4557.401mil,3500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R1-1-2(4609.803mil,3460mil) on Top Layer And Track (4587.401mil,3420mil)(4647.401mil,3420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R1-1-2(4609.803mil,3460mil) on Top Layer And Track (4587.401mil,3500mil)(4647.401mil,3500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R2-1-1(2535.197mil,2520mil) on Top Layer And Track (2497.598mil,2480mil)(2557.598mil,2480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R2-1-1(2535.197mil,2520mil) on Top Layer And Track (2497.598mil,2560mil)(2557.598mil,2560mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R21-1(3414mil,4340mil) on Top Layer And Track (3374mil,4302.401mil)(3374mil,4362.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R21-1(3414mil,4340mil) on Top Layer And Track (3454mil,4302.401mil)(3454mil,4362.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R2-1-2(2610mil,2520mil) on Top Layer And Track (2587.598mil,2480mil)(2647.598mil,2480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R2-1-2(2610mil,2520mil) on Top Layer And Track (2587.598mil,2560mil)(2647.598mil,2560mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R21-2(3414mil,4414.803mil) on Top Layer And Track (3374mil,4392.401mil)(3374mil,4452.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R21-2(3414mil,4414.803mil) on Top Layer And Track (3454mil,4392.401mil)(3454mil,4452.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R2-2-1(2530.197mil,2205mil) on Top Layer And Track (2492.598mil,2165mil)(2552.598mil,2165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R2-2-1(2530.197mil,2205mil) on Top Layer And Track (2492.598mil,2245mil)(2552.598mil,2245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R22-1(3110mil,4370mil) on Top Layer And Track (3070mil,4332.401mil)(3070mil,4392.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R22-1(3110mil,4370mil) on Top Layer And Track (3150mil,4332.401mil)(3150mil,4392.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R2-2-2(2605mil,2205mil) on Top Layer And Track (2582.598mil,2165mil)(2642.598mil,2165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R2-2-2(2605mil,2205mil) on Top Layer And Track (2582.598mil,2245mil)(2642.598mil,2245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R22-2(3110mil,4444.803mil) on Top Layer And Track (3070mil,4422.401mil)(3070mil,4482.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R22-2(3110mil,4444.803mil) on Top Layer And Track (3150mil,4422.401mil)(3150mil,4482.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R23-1(2705mil,4355.197mil) on Top Layer And Track (2665mil,4317.598mil)(2665mil,4377.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R23-1(2705mil,4355.197mil) on Top Layer And Track (2745mil,4317.598mil)(2745mil,4377.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R2-3-1(4050mil,3169.803mil) on Top Layer And Track (4010mil,3147.402mil)(4010mil,3207.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R2-3-1(4050mil,3169.803mil) on Top Layer And Track (4090mil,3147.402mil)(4090mil,3207.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R23-2(2705mil,4430mil) on Top Layer And Track (2665mil,4407.598mil)(2665mil,4467.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R23-2(2705mil,4430mil) on Top Layer And Track (2745mil,4407.598mil)(2745mil,4467.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R2-3-2(4050mil,3095mil) on Top Layer And Track (4010mil,3057.402mil)(4010mil,3117.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R2-3-2(4050mil,3095mil) on Top Layer And Track (4090mil,3057.402mil)(4090mil,3117.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R24-1(2395mil,4350.197mil) on Top Layer And Track (2355mil,4312.598mil)(2355mil,4372.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R24-1(2395mil,4350.197mil) on Top Layer And Track (2435mil,4312.598mil)(2435mil,4372.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R2-4-1(3825mil,3154.803mil) on Top Layer And Track (3785mil,3132.402mil)(3785mil,3192.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R2-4-1(3825mil,3154.803mil) on Top Layer And Track (3865mil,3132.402mil)(3865mil,3192.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R24-2(2395mil,4425mil) on Top Layer And Track (2355mil,4402.598mil)(2355mil,4462.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R24-2(2395mil,4425mil) on Top Layer And Track (2435mil,4402.598mil)(2435mil,4462.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R2-4-2(3825mil,3080mil) on Top Layer And Track (3785mil,3042.402mil)(3785mil,3102.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R2-4-2(3825mil,3080mil) on Top Layer And Track (3865mil,3042.402mil)(3865mil,3102.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R3-1(3446mil,1695.197mil) on Top Layer And Track (3406mil,1657.598mil)(3406mil,1717.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R3-1(3446mil,1695.197mil) on Top Layer And Track (3486mil,1657.598mil)(3486mil,1717.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R3-2(3446mil,1770mil) on Top Layer And Track (3406mil,1747.598mil)(3406mil,1807.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R3-2(3446mil,1770mil) on Top Layer And Track (3486mil,1747.598mil)(3486mil,1807.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.646mil < 10mil) Between Pad S1-1-1(4764mil,2299mil) on Multi-Layer And Track (4714mil,2030.496mil)(4714mil,2367.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.646mil < 10mil) Between Pad S1-1-1(4764mil,2299mil) on Multi-Layer And Track (4814mil,2030.496mil)(4814mil,2367.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.629mil < 10mil) Between Pad S1-1-2(4764mil,2099mil) on Multi-Layer And Track (4714mil,2030.496mil)(4714mil,2367.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.629mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.629mil < 10mil) Between Pad S1-1-2(4764mil,2099mil) on Multi-Layer And Track (4814mil,2030.496mil)(4814mil,2367.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.629mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-1(4253.622mil,2965mil) on Top Layer And Text "U2" (4222.869mil,2946.052mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-3(4253.622mil,2865mil) on Top Layer And Text "C2-1" (4113.135mil,2852.786mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :119

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (9.275mil < 10mil) Between Arc (3685.945mil,2820.945mil) on Top Overlay And Text "C2-2" (3529.622mil,2795.786mil) on Top Overlay Silk Text to Silk Clearance [9.275mil]
   Violation between Silk To Silk Clearance Constraint: (4.187mil < 10mil) Between Arc (4253.622mil,2998.465mil) on Top Overlay And Text "U2" (4222.869mil,2946.052mil) on Top Overlay Silk Text to Silk Clearance [4.187mil]
   Violation between Silk To Silk Clearance Constraint: (5.402mil < 10mil) Between Text "1" (4765mil,3410mil) on Top Overlay And Track (4735mil,3380mil)(4935mil,3380mil) on Top Overlay Silk Text to Silk Clearance [5.402mil]
   Violation between Silk To Silk Clearance Constraint: (8.74mil < 10mil) Between Text "2" (4865mil,3430mil) on Top Overlay And Track (4735mil,3380mil)(4935mil,3380mil) on Top Overlay Silk Text to Silk Clearance [8.74mil]
   Violation between Silk To Silk Clearance Constraint: (2.063mil < 10mil) Between Text "5" (4765mil,3070mil) on Top Overlay And Track (4735mil,3080mil)(4935mil,3080mil) on Top Overlay Silk Text to Silk Clearance [2.063mil]
   Violation between Silk To Silk Clearance Constraint: (2.063mil < 10mil) Between Text "6" (4865mil,3070mil) on Top Overlay And Track (4735mil,3080mil)(4935mil,3080mil) on Top Overlay Silk Text to Silk Clearance [2.063mil]
   Violation between Silk To Silk Clearance Constraint: (9.15mil < 10mil) Between Text "C2-2" (3529.622mil,2795.786mil) on Top Overlay And Track (3653.465mil,2439.055mil)(3653.465mil,2820.945mil) on Top Overlay Silk Text to Silk Clearance [9.15mil]
   Violation between Silk To Silk Clearance Constraint: (1.216mil < 10mil) Between Text "S2" (2634.797mil,1710.786mil) on Top Overlay And Track (2615mil,1755mil)(3015mil,1755mil) on Top Overlay Silk Text to Silk Clearance [1.216mil]
Rule Violations :8

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 159
Waived Violations : 0
Time Elapsed        : 00:00:02