|trx
res_led <= power_up:inst6.res_out
clc_in => pll:inst3.inclk0
ext_res => power_up:inst6.ext_res
LED3 <= TENBASET_TxD:inst7.tx_led
adc_in[0] => add:inst.dataa[0]
adc_in[1] => add:inst.dataa[1]
adc_in[2] => add:inst.dataa[2]
adc_in[3] => add:inst.dataa[3]
adc_in[4] => add:inst.dataa[4]
adc_in[5] => add:inst.dataa[5]
adc_in[6] => add:inst.dataa[6]
adc_in[7] => add:inst.dataa[7]
eth_in => TENBASET_RxD:inst13.manchester_data_in
LED1 <= TENBASET_RxD:inst13.rx_led
out_p <= TENBASET_TxD:inst7.Ethernet_TDp
out_m <= TENBASET_TxD:inst7.Ethernet_TDm
clk_adc <= pll:inst3.c1
clk_20mhz <= clk20.DB_MAX_OUTPUT_PORT_TYPE
pin_name1 <= debug[0].DB_MAX_OUTPUT_PORT_TYPE
lpf[0] <= Receiver:inst9.lpf_control[0]
lpf[1] <= Receiver:inst9.lpf_control[1]
lpf[2] <= Receiver:inst9.lpf_control[2]


|trx|power_up:inst6
clk => s_rclk.CLK
clk => rcnt[0].CLK
clk => rcnt[1].CLK
clk => rcnt[2].CLK
clk => rcnt[3].CLK
clk => rcnt[4].CLK
clk => rcnt[5].CLK
clk => rcnt[6].CLK
clk => rcnt[7].CLK
clk => rcnt[8].CLK
clk => rcnt[9].CLK
clk => rcnt[10].CLK
clk => rcnt[11].CLK
clk => rcnt[12].CLK
clk => rcnt[13].CLK
clk => rcnt[14].CLK
clk => rcnt[15].CLK
res_out <= res_out.DB_MAX_OUTPUT_PORT_TYPE
ext_res => res_out.IN1


|trx|clk_div_4:inst11
div_4 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk_in => inst.CLK
div_2 <= inst.DB_MAX_OUTPUT_PORT_TYPE


|trx|clk_div_4:inst8
div_4 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
clk_in => inst.CLK
div_2 <= inst.DB_MAX_OUTPUT_PORT_TYPE


|trx|pll:inst3
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
c2 <= altpll:altpll_component.clk[2]
c3 <= altpll:altpll_component.clk[3]


|trx|pll:inst3|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|trx|pll:inst3|altpll:altpll_component|pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|trx|TENBASET_TxD:inst7
clk20 => Ethernet_TDm~reg0.CLK
clk20 => Ethernet_TDp~reg0.CLK
clk20 => qoe.CLK
clk20 => qo.CLK
clk20 => idlecount[0].CLK
clk20 => idlecount[1].CLK
clk20 => idlecount[2].CLK
clk20 => SendingPacketData.CLK
clk20 => LinkPulse.CLK
clk20 => LinkPulseCount[0].CLK
clk20 => LinkPulseCount[1].CLK
clk20 => LinkPulseCount[2].CLK
clk20 => LinkPulseCount[3].CLK
clk20 => LinkPulseCount[4].CLK
clk20 => LinkPulseCount[5].CLK
clk20 => LinkPulseCount[6].CLK
clk20 => LinkPulseCount[7].CLK
clk20 => LinkPulseCount[8].CLK
clk20 => LinkPulseCount[9].CLK
clk20 => LinkPulseCount[10].CLK
clk20 => LinkPulseCount[11].CLK
clk20 => LinkPulseCount[12].CLK
clk20 => LinkPulseCount[13].CLK
clk20 => LinkPulseCount[14].CLK
clk20 => LinkPulseCount[15].CLK
clk20 => LinkPulseCount[16].CLK
clk20 => LinkPulseCount[17].CLK
clk20 => CRC[0].CLK
clk20 => CRC[1].CLK
clk20 => CRC[2].CLK
clk20 => CRC[3].CLK
clk20 => CRC[4].CLK
clk20 => CRC[5].CLK
clk20 => CRC[6].CLK
clk20 => CRC[7].CLK
clk20 => CRC[8].CLK
clk20 => CRC[9].CLK
clk20 => CRC[10].CLK
clk20 => CRC[11].CLK
clk20 => CRC[12].CLK
clk20 => CRC[13].CLK
clk20 => CRC[14].CLK
clk20 => CRC[15].CLK
clk20 => CRC[16].CLK
clk20 => CRC[17].CLK
clk20 => CRC[18].CLK
clk20 => CRC[19].CLK
clk20 => CRC[20].CLK
clk20 => CRC[21].CLK
clk20 => CRC[22].CLK
clk20 => CRC[23].CLK
clk20 => CRC[24].CLK
clk20 => CRC[25].CLK
clk20 => CRC[26].CLK
clk20 => CRC[27].CLK
clk20 => CRC[28].CLK
clk20 => CRC[29].CLK
clk20 => CRC[30].CLK
clk20 => CRC[31].CLK
clk20 => CRCinit.CLK
clk20 => CRCflush.CLK
clk20 => ShiftData[0].CLK
clk20 => ShiftData[1].CLK
clk20 => ShiftData[2].CLK
clk20 => ShiftData[3].CLK
clk20 => ShiftData[4].CLK
clk20 => ShiftData[5].CLK
clk20 => ShiftData[6].CLK
clk20 => ShiftData[7].CLK
clk20 => rdaddress[0].CLK
clk20 => rdaddress[1].CLK
clk20 => rdaddress[2].CLK
clk20 => rdaddress[3].CLK
clk20 => rdaddress[4].CLK
clk20 => rdaddress[5].CLK
clk20 => rdaddress[6].CLK
clk20 => rdaddress[7].CLK
clk20 => rdaddress[8].CLK
clk20 => rdaddress[9].CLK
clk20 => rdaddress[10].CLK
clk20 => rdaddress[11].CLK
clk20 => ShiftCount[0].CLK
clk20 => ShiftCount[1].CLK
clk20 => ShiftCount[2].CLK
clk20 => ShiftCount[3].CLK
clk20 => SendingPacket.CLK
clk20 => pkt_data[0].CLK
clk20 => pkt_data[1].CLK
clk20 => pkt_data[2].CLK
clk20 => pkt_data[3].CLK
clk20 => pkt_data[4].CLK
clk20 => pkt_data[5].CLK
clk20 => pkt_data[6].CLK
clk20 => pkt_data[7].CLK
clk20 => StartSending.CLK
Ethernet_TDp <= Ethernet_TDp~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ethernet_TDm <= Ethernet_TDm~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_ram_adr[0] <= ext_ram_adr.DB_MAX_OUTPUT_PORT_TYPE
ext_ram_adr[1] <= ext_ram_adr.DB_MAX_OUTPUT_PORT_TYPE
ext_ram_adr[2] <= ext_ram_adr.DB_MAX_OUTPUT_PORT_TYPE
ext_ram_adr[3] <= ext_ram_adr.DB_MAX_OUTPUT_PORT_TYPE
ext_ram_adr[4] <= ext_ram_adr.DB_MAX_OUTPUT_PORT_TYPE
ext_ram_adr[5] <= ext_ram_adr.DB_MAX_OUTPUT_PORT_TYPE
ext_ram_adr[6] <= ext_ram_adr.DB_MAX_OUTPUT_PORT_TYPE
ext_ram_adr[7] <= ext_ram_adr.DB_MAX_OUTPUT_PORT_TYPE
ext_ram_adr[8] <= ext_ram_adr.DB_MAX_OUTPUT_PORT_TYPE
ext_ram_adr[9] <= ext_ram_adr.DB_MAX_OUTPUT_PORT_TYPE
ext_ram_data[0] => pkt_data_mux[0].DATAB
ext_ram_data[1] => pkt_data_mux[1].DATAB
ext_ram_data[2] => pkt_data_mux[2].DATAB
ext_ram_data[3] => pkt_data_mux[3].DATAB
ext_ram_data[4] => pkt_data_mux[4].DATAB
ext_ram_data[5] => pkt_data_mux[5].DATAB
ext_ram_data[6] => pkt_data_mux[6].DATAB
ext_ram_data[7] => pkt_data_mux[7].DATAB
start => StartSending.DATAIN
tx_led <= SendingPacket.DB_MAX_OUTPUT_PORT_TYPE


|trx|data_ctrl:inst4
clk => start~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
start <= start~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_out[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
adr_out[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
adr_out[2] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
adr_out[3] <= counter[3].DB_MAX_OUTPUT_PORT_TYPE
adr_out[4] <= counter[4].DB_MAX_OUTPUT_PORT_TYPE
adr_out[5] <= counter[5].DB_MAX_OUTPUT_PORT_TYPE
adr_out[6] <= counter[6].DB_MAX_OUTPUT_PORT_TYPE
adr_out[7] <= counter[7].DB_MAX_OUTPUT_PORT_TYPE
adr_out[8] <= counter[8].DB_MAX_OUTPUT_PORT_TYPE
adr_out[9] <= counter[9].DB_MAX_OUTPUT_PORT_TYPE
page <= page~reg0.DB_MAX_OUTPUT_PORT_TYPE


|trx|clk_mux1:inst10
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|trx|clk_mux1:inst10|LPM_MUX:LPM_MUX_component
data[0][0] => mux_i7e:auto_generated.data[0]
data[1][0] => mux_i7e:auto_generated.data[1]
sel[0] => mux_i7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_i7e:auto_generated.result[0]


|trx|clk_mux1:inst10|LPM_MUX:LPM_MUX_component|mux_i7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|trx|mem_module:inst5
out_port[0] <= mux1:inst6.result[0]
out_port[1] <= mux1:inst6.result[1]
out_port[2] <= mux1:inst6.result[2]
out_port[3] <= mux1:inst6.result[3]
out_port[4] <= mux1:inst6.result[4]
out_port[5] <= mux1:inst6.result[5]
out_port[6] <= mux1:inst6.result[6]
out_port[7] <= mux1:inst6.result[7]
page => inst5.IN0
page => clk_mux1:inst14.sel
page => mem1:inst.wren
read_clk => clk_mux1:inst14.data1
read_clk => clk_mux1:inst13.data1
write_clk => clk_mux1:inst14.data0
write_clk => clk_mux1:inst13.data0
write_adr[0] => bus_switch11:inst9.bus_in1[0]
write_adr[1] => bus_switch11:inst9.bus_in1[1]
write_adr[2] => bus_switch11:inst9.bus_in1[2]
write_adr[3] => bus_switch11:inst9.bus_in1[3]
write_adr[4] => bus_switch11:inst9.bus_in1[4]
write_adr[5] => bus_switch11:inst9.bus_in1[5]
write_adr[6] => bus_switch11:inst9.bus_in1[6]
write_adr[7] => bus_switch11:inst9.bus_in1[7]
write_adr[8] => bus_switch11:inst9.bus_in1[8]
write_adr[9] => bus_switch11:inst9.bus_in1[9]
read_adr[0] => bus_switch11:inst9.bus_in2[0]
read_adr[1] => bus_switch11:inst9.bus_in2[1]
read_adr[2] => bus_switch11:inst9.bus_in2[2]
read_adr[3] => bus_switch11:inst9.bus_in2[3]
read_adr[4] => bus_switch11:inst9.bus_in2[4]
read_adr[5] => bus_switch11:inst9.bus_in2[5]
read_adr[6] => bus_switch11:inst9.bus_in2[6]
read_adr[7] => bus_switch11:inst9.bus_in2[7]
read_adr[8] => bus_switch11:inst9.bus_in2[8]
read_adr[9] => bus_switch11:inst9.bus_in2[9]
write_bus[0] => bus_switch8:inst1.bus_in[0]
write_bus[1] => bus_switch8:inst1.bus_in[1]
write_bus[2] => bus_switch8:inst1.bus_in[2]
write_bus[3] => bus_switch8:inst1.bus_in[3]
write_bus[4] => bus_switch8:inst1.bus_in[4]
write_bus[5] => bus_switch8:inst1.bus_in[5]
write_bus[6] => bus_switch8:inst1.bus_in[6]
write_bus[7] => bus_switch8:inst1.bus_in[7]


|trx|mem_module:inst5|mux1:inst6
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]


|trx|mem_module:inst5|mux1:inst6|LPM_MUX:LPM_MUX_component
data[0][0] => mux_p7e:auto_generated.data[0]
data[0][1] => mux_p7e:auto_generated.data[1]
data[0][2] => mux_p7e:auto_generated.data[2]
data[0][3] => mux_p7e:auto_generated.data[3]
data[0][4] => mux_p7e:auto_generated.data[4]
data[0][5] => mux_p7e:auto_generated.data[5]
data[0][6] => mux_p7e:auto_generated.data[6]
data[0][7] => mux_p7e:auto_generated.data[7]
data[1][0] => mux_p7e:auto_generated.data[8]
data[1][1] => mux_p7e:auto_generated.data[9]
data[1][2] => mux_p7e:auto_generated.data[10]
data[1][3] => mux_p7e:auto_generated.data[11]
data[1][4] => mux_p7e:auto_generated.data[12]
data[1][5] => mux_p7e:auto_generated.data[13]
data[1][6] => mux_p7e:auto_generated.data[14]
data[1][7] => mux_p7e:auto_generated.data[15]
sel[0] => mux_p7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_p7e:auto_generated.result[0]
result[1] <= mux_p7e:auto_generated.result[1]
result[2] <= mux_p7e:auto_generated.result[2]
result[3] <= mux_p7e:auto_generated.result[3]
result[4] <= mux_p7e:auto_generated.result[4]
result[5] <= mux_p7e:auto_generated.result[5]
result[6] <= mux_p7e:auto_generated.result[6]
result[7] <= mux_p7e:auto_generated.result[7]


|trx|mem_module:inst5|mux1:inst6|LPM_MUX:LPM_MUX_component|mux_p7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|trx|mem_module:inst5|mem2:inst3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|trx|mem_module:inst5|mem2:inst3|altsyncram:altsyncram_component
wren_a => altsyncram_a9g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_a9g1:auto_generated.data_a[0]
data_a[1] => altsyncram_a9g1:auto_generated.data_a[1]
data_a[2] => altsyncram_a9g1:auto_generated.data_a[2]
data_a[3] => altsyncram_a9g1:auto_generated.data_a[3]
data_a[4] => altsyncram_a9g1:auto_generated.data_a[4]
data_a[5] => altsyncram_a9g1:auto_generated.data_a[5]
data_a[6] => altsyncram_a9g1:auto_generated.data_a[6]
data_a[7] => altsyncram_a9g1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_a9g1:auto_generated.address_a[0]
address_a[1] => altsyncram_a9g1:auto_generated.address_a[1]
address_a[2] => altsyncram_a9g1:auto_generated.address_a[2]
address_a[3] => altsyncram_a9g1:auto_generated.address_a[3]
address_a[4] => altsyncram_a9g1:auto_generated.address_a[4]
address_a[5] => altsyncram_a9g1:auto_generated.address_a[5]
address_a[6] => altsyncram_a9g1:auto_generated.address_a[6]
address_a[7] => altsyncram_a9g1:auto_generated.address_a[7]
address_a[8] => altsyncram_a9g1:auto_generated.address_a[8]
address_a[9] => altsyncram_a9g1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_a9g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_a9g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_a9g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_a9g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_a9g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_a9g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_a9g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_a9g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_a9g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|trx|mem_module:inst5|mem2:inst3|altsyncram:altsyncram_component|altsyncram_a9g1:auto_generated
address_a[0] => altsyncram_aj62:altsyncram1.address_a[0]
address_a[1] => altsyncram_aj62:altsyncram1.address_a[1]
address_a[2] => altsyncram_aj62:altsyncram1.address_a[2]
address_a[3] => altsyncram_aj62:altsyncram1.address_a[3]
address_a[4] => altsyncram_aj62:altsyncram1.address_a[4]
address_a[5] => altsyncram_aj62:altsyncram1.address_a[5]
address_a[6] => altsyncram_aj62:altsyncram1.address_a[6]
address_a[7] => altsyncram_aj62:altsyncram1.address_a[7]
address_a[8] => altsyncram_aj62:altsyncram1.address_a[8]
address_a[9] => altsyncram_aj62:altsyncram1.address_a[9]
clock0 => altsyncram_aj62:altsyncram1.clock0
data_a[0] => altsyncram_aj62:altsyncram1.data_a[0]
data_a[1] => altsyncram_aj62:altsyncram1.data_a[1]
data_a[2] => altsyncram_aj62:altsyncram1.data_a[2]
data_a[3] => altsyncram_aj62:altsyncram1.data_a[3]
data_a[4] => altsyncram_aj62:altsyncram1.data_a[4]
data_a[5] => altsyncram_aj62:altsyncram1.data_a[5]
data_a[6] => altsyncram_aj62:altsyncram1.data_a[6]
data_a[7] => altsyncram_aj62:altsyncram1.data_a[7]
q_a[0] <= altsyncram_aj62:altsyncram1.q_a[0]
q_a[1] <= altsyncram_aj62:altsyncram1.q_a[1]
q_a[2] <= altsyncram_aj62:altsyncram1.q_a[2]
q_a[3] <= altsyncram_aj62:altsyncram1.q_a[3]
q_a[4] <= altsyncram_aj62:altsyncram1.q_a[4]
q_a[5] <= altsyncram_aj62:altsyncram1.q_a[5]
q_a[6] <= altsyncram_aj62:altsyncram1.q_a[6]
q_a[7] <= altsyncram_aj62:altsyncram1.q_a[7]
wren_a => altsyncram_aj62:altsyncram1.wren_a


|trx|mem_module:inst5|mem2:inst3|altsyncram:altsyncram_component|altsyncram_a9g1:auto_generated|altsyncram_aj62:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|trx|mem_module:inst5|mem2:inst3|altsyncram:altsyncram_component|altsyncram_a9g1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|trx|mem_module:inst5|mem2:inst3|altsyncram:altsyncram_component|altsyncram_a9g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]


|trx|mem_module:inst5|mem2:inst3|altsyncram:altsyncram_component|altsyncram_a9g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN


|trx|mem_module:inst5|mem2:inst3|altsyncram:altsyncram_component|altsyncram_a9g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|trx|mem_module:inst5|clk_mux1:inst14
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|trx|mem_module:inst5|clk_mux1:inst14|LPM_MUX:LPM_MUX_component
data[0][0] => mux_i7e:auto_generated.data[0]
data[1][0] => mux_i7e:auto_generated.data[1]
sel[0] => mux_i7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_i7e:auto_generated.result[0]


|trx|mem_module:inst5|clk_mux1:inst14|LPM_MUX:LPM_MUX_component|mux_i7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|trx|mem_module:inst5|bus_switch11:inst9
bus_in1[0] => result1.DATAA
bus_in1[0] => result2.DATAB
bus_in1[1] => result1.DATAA
bus_in1[1] => result2.DATAB
bus_in1[2] => result1.DATAA
bus_in1[2] => result2.DATAB
bus_in1[3] => result1.DATAA
bus_in1[3] => result2.DATAB
bus_in1[4] => result1.DATAA
bus_in1[4] => result2.DATAB
bus_in1[5] => result1.DATAA
bus_in1[5] => result2.DATAB
bus_in1[6] => result1.DATAA
bus_in1[6] => result2.DATAB
bus_in1[7] => result1.DATAA
bus_in1[7] => result2.DATAB
bus_in1[8] => result1.DATAA
bus_in1[8] => result2.DATAB
bus_in1[9] => result1.DATAA
bus_in1[9] => result2.DATAB
bus_in2[0] => result1.DATAB
bus_in2[0] => result2.DATAA
bus_in2[1] => result1.DATAB
bus_in2[1] => result2.DATAA
bus_in2[2] => result1.DATAB
bus_in2[2] => result2.DATAA
bus_in2[3] => result1.DATAB
bus_in2[3] => result2.DATAA
bus_in2[4] => result1.DATAB
bus_in2[4] => result2.DATAA
bus_in2[5] => result1.DATAB
bus_in2[5] => result2.DATAA
bus_in2[6] => result1.DATAB
bus_in2[6] => result2.DATAA
bus_in2[7] => result1.DATAB
bus_in2[7] => result2.DATAA
bus_in2[8] => result1.DATAB
bus_in2[8] => result2.DATAA
bus_in2[9] => result1.DATAB
bus_in2[9] => result2.DATAA
result1[0] <= result1.DB_MAX_OUTPUT_PORT_TYPE
result1[1] <= result1.DB_MAX_OUTPUT_PORT_TYPE
result1[2] <= result1.DB_MAX_OUTPUT_PORT_TYPE
result1[3] <= result1.DB_MAX_OUTPUT_PORT_TYPE
result1[4] <= result1.DB_MAX_OUTPUT_PORT_TYPE
result1[5] <= result1.DB_MAX_OUTPUT_PORT_TYPE
result1[6] <= result1.DB_MAX_OUTPUT_PORT_TYPE
result1[7] <= result1.DB_MAX_OUTPUT_PORT_TYPE
result1[8] <= result1.DB_MAX_OUTPUT_PORT_TYPE
result1[9] <= result1.DB_MAX_OUTPUT_PORT_TYPE
result2[0] <= result2.DB_MAX_OUTPUT_PORT_TYPE
result2[1] <= result2.DB_MAX_OUTPUT_PORT_TYPE
result2[2] <= result2.DB_MAX_OUTPUT_PORT_TYPE
result2[3] <= result2.DB_MAX_OUTPUT_PORT_TYPE
result2[4] <= result2.DB_MAX_OUTPUT_PORT_TYPE
result2[5] <= result2.DB_MAX_OUTPUT_PORT_TYPE
result2[6] <= result2.DB_MAX_OUTPUT_PORT_TYPE
result2[7] <= result2.DB_MAX_OUTPUT_PORT_TYPE
result2[8] <= result2.DB_MAX_OUTPUT_PORT_TYPE
result2[9] <= result2.DB_MAX_OUTPUT_PORT_TYPE
sel => result1.OUTPUTSELECT
sel => result1.OUTPUTSELECT
sel => result1.OUTPUTSELECT
sel => result1.OUTPUTSELECT
sel => result1.OUTPUTSELECT
sel => result1.OUTPUTSELECT
sel => result1.OUTPUTSELECT
sel => result1.OUTPUTSELECT
sel => result1.OUTPUTSELECT
sel => result1.OUTPUTSELECT
sel => result2.OUTPUTSELECT
sel => result2.OUTPUTSELECT
sel => result2.OUTPUTSELECT
sel => result2.OUTPUTSELECT
sel => result2.OUTPUTSELECT
sel => result2.OUTPUTSELECT
sel => result2.OUTPUTSELECT
sel => result2.OUTPUTSELECT
sel => result2.OUTPUTSELECT
sel => result2.OUTPUTSELECT


|trx|mem_module:inst5|bus_switch8:inst1
bus_in[0] => result1.DATAA
bus_in[0] => result2.DATAB
bus_in[1] => result1.DATAA
bus_in[1] => result2.DATAB
bus_in[2] => result1.DATAA
bus_in[2] => result2.DATAB
bus_in[3] => result1.DATAA
bus_in[3] => result2.DATAB
bus_in[4] => result1.DATAA
bus_in[4] => result2.DATAB
bus_in[5] => result1.DATAA
bus_in[5] => result2.DATAB
bus_in[6] => result1.DATAA
bus_in[6] => result2.DATAB
bus_in[7] => result1.DATAA
bus_in[7] => result2.DATAB
result1[0] <= result1.DB_MAX_OUTPUT_PORT_TYPE
result1[1] <= result1.DB_MAX_OUTPUT_PORT_TYPE
result1[2] <= result1.DB_MAX_OUTPUT_PORT_TYPE
result1[3] <= result1.DB_MAX_OUTPUT_PORT_TYPE
result1[4] <= result1.DB_MAX_OUTPUT_PORT_TYPE
result1[5] <= result1.DB_MAX_OUTPUT_PORT_TYPE
result1[6] <= result1.DB_MAX_OUTPUT_PORT_TYPE
result1[7] <= result1.DB_MAX_OUTPUT_PORT_TYPE
result2[0] <= result2.DB_MAX_OUTPUT_PORT_TYPE
result2[1] <= result2.DB_MAX_OUTPUT_PORT_TYPE
result2[2] <= result2.DB_MAX_OUTPUT_PORT_TYPE
result2[3] <= result2.DB_MAX_OUTPUT_PORT_TYPE
result2[4] <= result2.DB_MAX_OUTPUT_PORT_TYPE
result2[5] <= result2.DB_MAX_OUTPUT_PORT_TYPE
result2[6] <= result2.DB_MAX_OUTPUT_PORT_TYPE
result2[7] <= result2.DB_MAX_OUTPUT_PORT_TYPE
sel => result1.OUTPUTSELECT
sel => result1.OUTPUTSELECT
sel => result1.OUTPUTSELECT
sel => result1.OUTPUTSELECT
sel => result1.OUTPUTSELECT
sel => result1.OUTPUTSELECT
sel => result1.OUTPUTSELECT
sel => result1.OUTPUTSELECT
sel => result2.OUTPUTSELECT
sel => result2.OUTPUTSELECT
sel => result2.OUTPUTSELECT
sel => result2.OUTPUTSELECT
sel => result2.OUTPUTSELECT
sel => result2.OUTPUTSELECT
sel => result2.OUTPUTSELECT
sel => result2.OUTPUTSELECT


|trx|mem_module:inst5|mem1:inst
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|trx|mem_module:inst5|mem1:inst|altsyncram:altsyncram_component
wren_a => altsyncram_99g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_99g1:auto_generated.data_a[0]
data_a[1] => altsyncram_99g1:auto_generated.data_a[1]
data_a[2] => altsyncram_99g1:auto_generated.data_a[2]
data_a[3] => altsyncram_99g1:auto_generated.data_a[3]
data_a[4] => altsyncram_99g1:auto_generated.data_a[4]
data_a[5] => altsyncram_99g1:auto_generated.data_a[5]
data_a[6] => altsyncram_99g1:auto_generated.data_a[6]
data_a[7] => altsyncram_99g1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_99g1:auto_generated.address_a[0]
address_a[1] => altsyncram_99g1:auto_generated.address_a[1]
address_a[2] => altsyncram_99g1:auto_generated.address_a[2]
address_a[3] => altsyncram_99g1:auto_generated.address_a[3]
address_a[4] => altsyncram_99g1:auto_generated.address_a[4]
address_a[5] => altsyncram_99g1:auto_generated.address_a[5]
address_a[6] => altsyncram_99g1:auto_generated.address_a[6]
address_a[7] => altsyncram_99g1:auto_generated.address_a[7]
address_a[8] => altsyncram_99g1:auto_generated.address_a[8]
address_a[9] => altsyncram_99g1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_99g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_99g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_99g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_99g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_99g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_99g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_99g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_99g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_99g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|trx|mem_module:inst5|mem1:inst|altsyncram:altsyncram_component|altsyncram_99g1:auto_generated
address_a[0] => altsyncram_aj62:altsyncram1.address_a[0]
address_a[1] => altsyncram_aj62:altsyncram1.address_a[1]
address_a[2] => altsyncram_aj62:altsyncram1.address_a[2]
address_a[3] => altsyncram_aj62:altsyncram1.address_a[3]
address_a[4] => altsyncram_aj62:altsyncram1.address_a[4]
address_a[5] => altsyncram_aj62:altsyncram1.address_a[5]
address_a[6] => altsyncram_aj62:altsyncram1.address_a[6]
address_a[7] => altsyncram_aj62:altsyncram1.address_a[7]
address_a[8] => altsyncram_aj62:altsyncram1.address_a[8]
address_a[9] => altsyncram_aj62:altsyncram1.address_a[9]
clock0 => altsyncram_aj62:altsyncram1.clock0
data_a[0] => altsyncram_aj62:altsyncram1.data_a[0]
data_a[1] => altsyncram_aj62:altsyncram1.data_a[1]
data_a[2] => altsyncram_aj62:altsyncram1.data_a[2]
data_a[3] => altsyncram_aj62:altsyncram1.data_a[3]
data_a[4] => altsyncram_aj62:altsyncram1.data_a[4]
data_a[5] => altsyncram_aj62:altsyncram1.data_a[5]
data_a[6] => altsyncram_aj62:altsyncram1.data_a[6]
data_a[7] => altsyncram_aj62:altsyncram1.data_a[7]
q_a[0] <= altsyncram_aj62:altsyncram1.q_a[0]
q_a[1] <= altsyncram_aj62:altsyncram1.q_a[1]
q_a[2] <= altsyncram_aj62:altsyncram1.q_a[2]
q_a[3] <= altsyncram_aj62:altsyncram1.q_a[3]
q_a[4] <= altsyncram_aj62:altsyncram1.q_a[4]
q_a[5] <= altsyncram_aj62:altsyncram1.q_a[5]
q_a[6] <= altsyncram_aj62:altsyncram1.q_a[6]
q_a[7] <= altsyncram_aj62:altsyncram1.q_a[7]
wren_a => altsyncram_aj62:altsyncram1.wren_a


|trx|mem_module:inst5|mem1:inst|altsyncram:altsyncram_component|altsyncram_99g1:auto_generated|altsyncram_aj62:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|trx|mem_module:inst5|mem1:inst|altsyncram:altsyncram_component|altsyncram_99g1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|trx|mem_module:inst5|mem1:inst|altsyncram:altsyncram_component|altsyncram_99g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]


|trx|mem_module:inst5|mem1:inst|altsyncram:altsyncram_component|altsyncram_99g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN


|trx|mem_module:inst5|mem1:inst|altsyncram:altsyncram_component|altsyncram_99g1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|trx|mem_module:inst5|clk_mux1:inst13
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|trx|mem_module:inst5|clk_mux1:inst13|LPM_MUX:LPM_MUX_component
data[0][0] => mux_i7e:auto_generated.data[0]
data[1][0] => mux_i7e:auto_generated.data[1]
sel[0] => mux_i7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_i7e:auto_generated.result[0]


|trx|mem_module:inst5|clk_mux1:inst13|LPM_MUX:LPM_MUX_component|mux_i7e:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|trx|serializer:inst1
clk => out_data[0]~reg0.CLK
clk => out_data[1]~reg0.CLK
clk => out_data[2]~reg0.CLK
clk => out_data[3]~reg0.CLK
clk => out_data[4]~reg0.CLK
clk => out_data[5]~reg0.CLK
clk => out_data[6]~reg0.CLK
clk => out_data[7]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
start => counter.OUTPUTSELECT
start => counter.OUTPUTSELECT
inp_re[0] => ~NO_FANOUT~
inp_re[1] => ~NO_FANOUT~
inp_re[2] => ~NO_FANOUT~
inp_re[3] => ~NO_FANOUT~
inp_re[4] => ~NO_FANOUT~
inp_re[5] => ~NO_FANOUT~
inp_re[6] => ~NO_FANOUT~
inp_re[7] => ~NO_FANOUT~
inp_re[8] => temp_data_re[8].DATAIN
inp_re[9] => temp_data_re[9].DATAIN
inp_re[10] => temp_data_re[10].DATAIN
inp_re[11] => temp_data_re[11].DATAIN
inp_re[12] => temp_data_re[12].DATAIN
inp_re[13] => temp_data_re[13].DATAIN
inp_re[14] => temp_data_re[14].DATAIN
inp_re[15] => temp_data_re[15].DATAIN
inp_re[16] => temp_data_re[16].DATAIN
inp_re[17] => temp_data_re[17].DATAIN
inp_re[18] => temp_data_re[18].DATAIN
inp_re[19] => temp_data_re[19].DATAIN
inp_re[20] => temp_data_re[20].DATAIN
inp_re[21] => temp_data_re[21].DATAIN
inp_re[22] => temp_data_re[22].DATAIN
inp_re[23] => temp_data_re[23].DATAIN
inp_im[0] => ~NO_FANOUT~
inp_im[1] => ~NO_FANOUT~
inp_im[2] => ~NO_FANOUT~
inp_im[3] => ~NO_FANOUT~
inp_im[4] => ~NO_FANOUT~
inp_im[5] => ~NO_FANOUT~
inp_im[6] => ~NO_FANOUT~
inp_im[7] => ~NO_FANOUT~
inp_im[8] => temp_data_im[8].DATAIN
inp_im[9] => temp_data_im[9].DATAIN
inp_im[10] => temp_data_im[10].DATAIN
inp_im[11] => temp_data_im[11].DATAIN
inp_im[12] => temp_data_im[12].DATAIN
inp_im[13] => temp_data_im[13].DATAIN
inp_im[14] => temp_data_im[14].DATAIN
inp_im[15] => temp_data_im[15].DATAIN
inp_im[16] => temp_data_im[16].DATAIN
inp_im[17] => temp_data_im[17].DATAIN
inp_im[18] => temp_data_im[18].DATAIN
inp_im[19] => temp_data_im[19].DATAIN
inp_im[20] => temp_data_im[20].DATAIN
inp_im[21] => temp_data_im[21].DATAIN
inp_im[22] => temp_data_im[22].DATAIN
inp_im[23] => temp_data_im[23].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
capture => temp_data_im[8].CLK
capture => temp_data_im[9].CLK
capture => temp_data_im[10].CLK
capture => temp_data_im[11].CLK
capture => temp_data_im[12].CLK
capture => temp_data_im[13].CLK
capture => temp_data_im[14].CLK
capture => temp_data_im[15].CLK
capture => temp_data_im[16].CLK
capture => temp_data_im[17].CLK
capture => temp_data_im[18].CLK
capture => temp_data_im[19].CLK
capture => temp_data_im[20].CLK
capture => temp_data_im[21].CLK
capture => temp_data_im[22].CLK
capture => temp_data_im[23].CLK
capture => temp_data_re[8].CLK
capture => temp_data_re[9].CLK
capture => temp_data_re[10].CLK
capture => temp_data_re[11].CLK
capture => temp_data_re[12].CLK
capture => temp_data_re[13].CLK
capture => temp_data_re[14].CLK
capture => temp_data_re[15].CLK
capture => temp_data_re[16].CLK
capture => temp_data_re[17].CLK
capture => temp_data_re[18].CLK
capture => temp_data_re[19].CLK
capture => temp_data_re[20].CLK
capture => temp_data_re[21].CLK
capture => temp_data_re[22].CLK
capture => temp_data_re[23].CLK


|trx|Receiver:inst9
clock => clock.IN11
ready => ~NO_FANOUT~
adc_data[0] => adc_data[0].IN1
adc_data[1] => adc_data[1].IN1
adc_data[2] => adc_data[2].IN1
adc_data[3] => adc_data[3].IN1
adc_data[4] => adc_data[4].IN1
adc_data[5] => adc_data[5].IN1
adc_data[6] => adc_data[6].IN1
adc_data[7] => adc_data[7].IN1
rx_freq[0] => rx_freq[0].IN2
rx_freq[1] => rx_freq[1].IN2
rx_freq[2] => rx_freq[2].IN2
rx_freq[3] => rx_freq[3].IN2
rx_freq[4] => rx_freq[4].IN2
rx_freq[5] => rx_freq[5].IN2
rx_freq[6] => rx_freq[6].IN2
rx_freq[7] => rx_freq[7].IN2
rx_freq[8] => rx_freq[8].IN2
rx_freq[9] => rx_freq[9].IN2
rx_freq[10] => rx_freq[10].IN2
rx_freq[11] => rx_freq[11].IN2
rx_freq[12] => rx_freq[12].IN2
rx_freq[13] => rx_freq[13].IN2
rx_freq[14] => rx_freq[14].IN2
rx_freq[15] => rx_freq[15].IN2
rx_freq[16] => rx_freq[16].IN3
rx_freq[17] => rx_freq[17].IN3
rx_freq[18] => rx_freq[18].IN3
rx_freq[19] => rx_freq[19].IN3
rx_freq[20] => rx_freq[20].IN3
rx_freq[21] => rx_freq[21].IN3
rx_freq[22] => rx_freq[22].IN3
rx_freq[23] => rx_freq[23].IN3
rx_freq[24] => rx_freq[24].IN3
rx_freq[25] => rx_freq[25].IN3
rx_freq[26] => rx_freq[26].IN3
rx_freq[27] => rx_freq[27].IN3
rx_freq[28] => rx_freq[28].IN3
rx_freq[29] => rx_freq[29].IN3
rx_freq[30] => rx_freq[30].IN3
rx_freq[31] => rx_freq[31].IN2
tx_real[0] => tx_reg_real[0].DATAIN
tx_real[1] => tx_reg_real[1].DATAIN
tx_real[2] => tx_reg_real[2].DATAIN
tx_real[3] => tx_reg_real[3].DATAIN
tx_real[4] => tx_reg_real[4].DATAIN
tx_real[5] => tx_reg_real[5].DATAIN
tx_real[6] => tx_reg_real[6].DATAIN
tx_real[7] => tx_reg_real[7].DATAIN
tx_real[8] => tx_reg_real[8].DATAIN
tx_real[9] => tx_reg_real[9].DATAIN
tx_real[10] => tx_reg_real[10].DATAIN
tx_real[11] => tx_reg_real[11].DATAIN
tx_real[12] => tx_reg_real[12].DATAIN
tx_real[13] => tx_reg_real[13].DATAIN
tx_real[14] => tx_reg_real[14].DATAIN
tx_real[15] => tx_reg_real[15].DATAIN
tx_imag[0] => tx_reg_imag[0].DATAIN
tx_imag[1] => tx_reg_imag[1].DATAIN
tx_imag[2] => tx_reg_imag[2].DATAIN
tx_imag[3] => tx_reg_imag[3].DATAIN
tx_imag[4] => tx_reg_imag[4].DATAIN
tx_imag[5] => tx_reg_imag[5].DATAIN
tx_imag[6] => tx_reg_imag[6].DATAIN
tx_imag[7] => tx_reg_imag[7].DATAIN
tx_imag[8] => tx_reg_imag[8].DATAIN
tx_imag[9] => tx_reg_imag[9].DATAIN
tx_imag[10] => tx_reg_imag[10].DATAIN
tx_imag[11] => tx_reg_imag[11].DATAIN
tx_imag[12] => tx_reg_imag[12].DATAIN
tx_imag[13] => tx_reg_imag[13].DATAIN
tx_imag[14] => tx_reg_imag[14].DATAIN
tx_imag[15] => tx_reg_imag[15].DATAIN
out_ready <= cic_outstrobe_2.DB_MAX_OUTPUT_PORT_TYPE
lpf_control[0] <= excontrol:ex.port1
lpf_control[1] <= excontrol:ex.port1
lpf_control[2] <= excontrol:ex.port1
rx_real[0] <= rx_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_real[1] <= rx_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_real[2] <= rx_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_real[3] <= rx_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_real[4] <= rx_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_real[5] <= rx_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_real[6] <= rx_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_real[7] <= rx_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_real[8] <= rx_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_real[9] <= rx_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_real[10] <= rx_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_real[11] <= rx_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_real[12] <= rx_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_real[13] <= rx_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_real[14] <= rx_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_real[15] <= rx_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_real[16] <= rx_real[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_real[17] <= rx_real[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_real[18] <= rx_real[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_real[19] <= rx_real[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_real[20] <= rx_real[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_real[21] <= rx_real[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_real[22] <= rx_real[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_real[23] <= rx_real[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_imag[0] <= rx_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_imag[1] <= rx_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_imag[2] <= rx_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_imag[3] <= rx_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_imag[4] <= rx_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_imag[5] <= rx_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_imag[6] <= rx_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_imag[7] <= rx_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_imag[8] <= rx_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_imag[9] <= rx_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_imag[10] <= rx_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_imag[11] <= rx_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_imag[12] <= rx_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_imag[13] <= rx_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_imag[14] <= rx_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_imag[15] <= rx_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_imag[16] <= rx_imag[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_imag[17] <= rx_imag[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_imag[18] <= rx_imag[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_imag[19] <= rx_imag[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_imag[20] <= rx_imag[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_imag[21] <= rx_imag[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_imag[22] <= rx_imag[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_imag[23] <= rx_imag[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_data[0] <= cordic_tx:cordic_inst.out_data_I
dac_data[1] <= cordic_tx:cordic_inst.out_data_I
dac_data[2] <= cordic_tx:cordic_inst.out_data_I
dac_data[3] <= cordic_tx:cordic_inst.out_data_I
dac_data[4] <= cordic_tx:cordic_inst.out_data_I
dac_data[5] <= cordic_tx:cordic_inst.out_data_I
dac_data[6] <= cordic_tx:cordic_inst.out_data_I
dac_data[7] <= cordic_tx:cordic_inst.out_data_I
dac_data[8] <= cordic_tx:cordic_inst.out_data_I
dac_data[9] <= cordic_tx:cordic_inst.out_data_I
dac_data[10] <= cordic_tx:cordic_inst.out_data_I
dac_data[11] <= cordic_tx:cordic_inst.out_data_I
dac_data[12] <= cordic_tx:cordic_inst.out_data_I
dac_data[13] <= cordic_tx:cordic_inst.out_data_I


|trx|Receiver:inst9|excontrol:ex
rx_tune_phase[0] => LessThan0.IN30
rx_tune_phase[0] => LessThan1.IN30
rx_tune_phase[0] => LessThan2.IN30
rx_tune_phase[0] => LessThan3.IN30
rx_tune_phase[0] => LessThan4.IN30
rx_tune_phase[1] => LessThan0.IN29
rx_tune_phase[1] => LessThan1.IN29
rx_tune_phase[1] => LessThan2.IN29
rx_tune_phase[1] => LessThan3.IN29
rx_tune_phase[1] => LessThan4.IN29
rx_tune_phase[2] => LessThan0.IN28
rx_tune_phase[2] => LessThan1.IN28
rx_tune_phase[2] => LessThan2.IN28
rx_tune_phase[2] => LessThan3.IN28
rx_tune_phase[2] => LessThan4.IN28
rx_tune_phase[3] => LessThan0.IN27
rx_tune_phase[3] => LessThan1.IN27
rx_tune_phase[3] => LessThan2.IN27
rx_tune_phase[3] => LessThan3.IN27
rx_tune_phase[3] => LessThan4.IN27
rx_tune_phase[4] => LessThan0.IN26
rx_tune_phase[4] => LessThan1.IN26
rx_tune_phase[4] => LessThan2.IN26
rx_tune_phase[4] => LessThan3.IN26
rx_tune_phase[4] => LessThan4.IN26
rx_tune_phase[5] => LessThan0.IN25
rx_tune_phase[5] => LessThan1.IN25
rx_tune_phase[5] => LessThan2.IN25
rx_tune_phase[5] => LessThan3.IN25
rx_tune_phase[5] => LessThan4.IN25
rx_tune_phase[6] => LessThan0.IN24
rx_tune_phase[6] => LessThan1.IN24
rx_tune_phase[6] => LessThan2.IN24
rx_tune_phase[6] => LessThan3.IN24
rx_tune_phase[6] => LessThan4.IN24
rx_tune_phase[7] => LessThan0.IN23
rx_tune_phase[7] => LessThan1.IN23
rx_tune_phase[7] => LessThan2.IN23
rx_tune_phase[7] => LessThan3.IN23
rx_tune_phase[7] => LessThan4.IN23
rx_tune_phase[8] => LessThan0.IN22
rx_tune_phase[8] => LessThan1.IN22
rx_tune_phase[8] => LessThan2.IN22
rx_tune_phase[8] => LessThan3.IN22
rx_tune_phase[8] => LessThan4.IN22
rx_tune_phase[9] => LessThan0.IN21
rx_tune_phase[9] => LessThan1.IN21
rx_tune_phase[9] => LessThan2.IN21
rx_tune_phase[9] => LessThan3.IN21
rx_tune_phase[9] => LessThan4.IN21
rx_tune_phase[10] => LessThan0.IN20
rx_tune_phase[10] => LessThan1.IN20
rx_tune_phase[10] => LessThan2.IN20
rx_tune_phase[10] => LessThan3.IN20
rx_tune_phase[10] => LessThan4.IN20
rx_tune_phase[11] => LessThan0.IN19
rx_tune_phase[11] => LessThan1.IN19
rx_tune_phase[11] => LessThan2.IN19
rx_tune_phase[11] => LessThan3.IN19
rx_tune_phase[11] => LessThan4.IN19
rx_tune_phase[12] => LessThan0.IN18
rx_tune_phase[12] => LessThan1.IN18
rx_tune_phase[12] => LessThan2.IN18
rx_tune_phase[12] => LessThan3.IN18
rx_tune_phase[12] => LessThan4.IN18
rx_tune_phase[13] => LessThan0.IN17
rx_tune_phase[13] => LessThan1.IN17
rx_tune_phase[13] => LessThan2.IN17
rx_tune_phase[13] => LessThan3.IN17
rx_tune_phase[13] => LessThan4.IN17
rx_tune_phase[14] => LessThan0.IN16
rx_tune_phase[14] => LessThan1.IN16
rx_tune_phase[14] => LessThan2.IN16
rx_tune_phase[14] => LessThan3.IN16
rx_tune_phase[14] => LessThan4.IN16
Conn_X1[0] <= Conn_X1.DB_MAX_OUTPUT_PORT_TYPE
Conn_X1[1] <= Conn_X1.DB_MAX_OUTPUT_PORT_TYPE
Conn_X1[2] <= Conn_X1.DB_MAX_OUTPUT_PORT_TYPE


|trx|Receiver:inst9|cordic_rx:cordic
clock => Y[18][0].CLK
clock => Y[18][1].CLK
clock => Y[18][2].CLK
clock => Y[18][3].CLK
clock => Y[18][4].CLK
clock => Y[18][5].CLK
clock => Y[18][6].CLK
clock => Y[18][7].CLK
clock => Y[18][8].CLK
clock => Y[18][9].CLK
clock => Y[18][10].CLK
clock => Y[18][11].CLK
clock => Y[18][12].CLK
clock => Y[18][13].CLK
clock => Y[18][14].CLK
clock => Y[18][15].CLK
clock => Y[18][16].CLK
clock => Y[18][17].CLK
clock => Y[18][18].CLK
clock => Y[18][19].CLK
clock => Y[18][20].CLK
clock => Y[18][21].CLK
clock => X[18][0].CLK
clock => X[18][1].CLK
clock => X[18][2].CLK
clock => X[18][3].CLK
clock => X[18][4].CLK
clock => X[18][5].CLK
clock => X[18][6].CLK
clock => X[18][7].CLK
clock => X[18][8].CLK
clock => X[18][9].CLK
clock => X[18][10].CLK
clock => X[18][11].CLK
clock => X[18][12].CLK
clock => X[18][13].CLK
clock => X[18][14].CLK
clock => X[18][15].CLK
clock => X[18][16].CLK
clock => X[18][17].CLK
clock => X[18][18].CLK
clock => X[18][19].CLK
clock => X[18][20].CLK
clock => X[18][21].CLK
clock => Z[17][2].CLK
clock => Y[17][0].CLK
clock => Y[17][1].CLK
clock => Y[17][2].CLK
clock => Y[17][3].CLK
clock => Y[17][4].CLK
clock => Y[17][5].CLK
clock => Y[17][6].CLK
clock => Y[17][7].CLK
clock => Y[17][8].CLK
clock => Y[17][9].CLK
clock => Y[17][10].CLK
clock => Y[17][11].CLK
clock => Y[17][12].CLK
clock => Y[17][13].CLK
clock => Y[17][14].CLK
clock => Y[17][15].CLK
clock => Y[17][16].CLK
clock => Y[17][17].CLK
clock => Y[17][18].CLK
clock => Y[17][19].CLK
clock => Y[17][20].CLK
clock => Y[17][21].CLK
clock => X[17][0].CLK
clock => X[17][1].CLK
clock => X[17][2].CLK
clock => X[17][3].CLK
clock => X[17][4].CLK
clock => X[17][5].CLK
clock => X[17][6].CLK
clock => X[17][7].CLK
clock => X[17][8].CLK
clock => X[17][9].CLK
clock => X[17][10].CLK
clock => X[17][11].CLK
clock => X[17][12].CLK
clock => X[17][13].CLK
clock => X[17][14].CLK
clock => X[17][15].CLK
clock => X[17][16].CLK
clock => X[17][17].CLK
clock => X[17][18].CLK
clock => X[17][19].CLK
clock => X[17][20].CLK
clock => X[17][21].CLK
clock => Z[16][0].CLK
clock => Z[16][1].CLK
clock => Z[16][2].CLK
clock => Z[16][3].CLK
clock => Y[16][0].CLK
clock => Y[16][1].CLK
clock => Y[16][2].CLK
clock => Y[16][3].CLK
clock => Y[16][4].CLK
clock => Y[16][5].CLK
clock => Y[16][6].CLK
clock => Y[16][7].CLK
clock => Y[16][8].CLK
clock => Y[16][9].CLK
clock => Y[16][10].CLK
clock => Y[16][11].CLK
clock => Y[16][12].CLK
clock => Y[16][13].CLK
clock => Y[16][14].CLK
clock => Y[16][15].CLK
clock => Y[16][16].CLK
clock => Y[16][17].CLK
clock => Y[16][18].CLK
clock => Y[16][19].CLK
clock => Y[16][20].CLK
clock => Y[16][21].CLK
clock => X[16][0].CLK
clock => X[16][1].CLK
clock => X[16][2].CLK
clock => X[16][3].CLK
clock => X[16][4].CLK
clock => X[16][5].CLK
clock => X[16][6].CLK
clock => X[16][7].CLK
clock => X[16][8].CLK
clock => X[16][9].CLK
clock => X[16][10].CLK
clock => X[16][11].CLK
clock => X[16][12].CLK
clock => X[16][13].CLK
clock => X[16][14].CLK
clock => X[16][15].CLK
clock => X[16][16].CLK
clock => X[16][17].CLK
clock => X[16][18].CLK
clock => X[16][19].CLK
clock => X[16][20].CLK
clock => X[16][21].CLK
clock => Z[15][0].CLK
clock => Z[15][1].CLK
clock => Z[15][2].CLK
clock => Z[15][3].CLK
clock => Z[15][4].CLK
clock => Y[15][0].CLK
clock => Y[15][1].CLK
clock => Y[15][2].CLK
clock => Y[15][3].CLK
clock => Y[15][4].CLK
clock => Y[15][5].CLK
clock => Y[15][6].CLK
clock => Y[15][7].CLK
clock => Y[15][8].CLK
clock => Y[15][9].CLK
clock => Y[15][10].CLK
clock => Y[15][11].CLK
clock => Y[15][12].CLK
clock => Y[15][13].CLK
clock => Y[15][14].CLK
clock => Y[15][15].CLK
clock => Y[15][16].CLK
clock => Y[15][17].CLK
clock => Y[15][18].CLK
clock => Y[15][19].CLK
clock => Y[15][20].CLK
clock => Y[15][21].CLK
clock => X[15][0].CLK
clock => X[15][1].CLK
clock => X[15][2].CLK
clock => X[15][3].CLK
clock => X[15][4].CLK
clock => X[15][5].CLK
clock => X[15][6].CLK
clock => X[15][7].CLK
clock => X[15][8].CLK
clock => X[15][9].CLK
clock => X[15][10].CLK
clock => X[15][11].CLK
clock => X[15][12].CLK
clock => X[15][13].CLK
clock => X[15][14].CLK
clock => X[15][15].CLK
clock => X[15][16].CLK
clock => X[15][17].CLK
clock => X[15][18].CLK
clock => X[15][19].CLK
clock => X[15][20].CLK
clock => X[15][21].CLK
clock => Z[14][0].CLK
clock => Z[14][1].CLK
clock => Z[14][2].CLK
clock => Z[14][3].CLK
clock => Z[14][4].CLK
clock => Z[14][5].CLK
clock => Y[14][0].CLK
clock => Y[14][1].CLK
clock => Y[14][2].CLK
clock => Y[14][3].CLK
clock => Y[14][4].CLK
clock => Y[14][5].CLK
clock => Y[14][6].CLK
clock => Y[14][7].CLK
clock => Y[14][8].CLK
clock => Y[14][9].CLK
clock => Y[14][10].CLK
clock => Y[14][11].CLK
clock => Y[14][12].CLK
clock => Y[14][13].CLK
clock => Y[14][14].CLK
clock => Y[14][15].CLK
clock => Y[14][16].CLK
clock => Y[14][17].CLK
clock => Y[14][18].CLK
clock => Y[14][19].CLK
clock => Y[14][20].CLK
clock => Y[14][21].CLK
clock => X[14][0].CLK
clock => X[14][1].CLK
clock => X[14][2].CLK
clock => X[14][3].CLK
clock => X[14][4].CLK
clock => X[14][5].CLK
clock => X[14][6].CLK
clock => X[14][7].CLK
clock => X[14][8].CLK
clock => X[14][9].CLK
clock => X[14][10].CLK
clock => X[14][11].CLK
clock => X[14][12].CLK
clock => X[14][13].CLK
clock => X[14][14].CLK
clock => X[14][15].CLK
clock => X[14][16].CLK
clock => X[14][17].CLK
clock => X[14][18].CLK
clock => X[14][19].CLK
clock => X[14][20].CLK
clock => X[14][21].CLK
clock => Z[13][0].CLK
clock => Z[13][1].CLK
clock => Z[13][2].CLK
clock => Z[13][3].CLK
clock => Z[13][4].CLK
clock => Z[13][5].CLK
clock => Z[13][6].CLK
clock => Y[13][0].CLK
clock => Y[13][1].CLK
clock => Y[13][2].CLK
clock => Y[13][3].CLK
clock => Y[13][4].CLK
clock => Y[13][5].CLK
clock => Y[13][6].CLK
clock => Y[13][7].CLK
clock => Y[13][8].CLK
clock => Y[13][9].CLK
clock => Y[13][10].CLK
clock => Y[13][11].CLK
clock => Y[13][12].CLK
clock => Y[13][13].CLK
clock => Y[13][14].CLK
clock => Y[13][15].CLK
clock => Y[13][16].CLK
clock => Y[13][17].CLK
clock => Y[13][18].CLK
clock => Y[13][19].CLK
clock => Y[13][20].CLK
clock => Y[13][21].CLK
clock => X[13][0].CLK
clock => X[13][1].CLK
clock => X[13][2].CLK
clock => X[13][3].CLK
clock => X[13][4].CLK
clock => X[13][5].CLK
clock => X[13][6].CLK
clock => X[13][7].CLK
clock => X[13][8].CLK
clock => X[13][9].CLK
clock => X[13][10].CLK
clock => X[13][11].CLK
clock => X[13][12].CLK
clock => X[13][13].CLK
clock => X[13][14].CLK
clock => X[13][15].CLK
clock => X[13][16].CLK
clock => X[13][17].CLK
clock => X[13][18].CLK
clock => X[13][19].CLK
clock => X[13][20].CLK
clock => X[13][21].CLK
clock => Z[12][0].CLK
clock => Z[12][1].CLK
clock => Z[12][2].CLK
clock => Z[12][3].CLK
clock => Z[12][4].CLK
clock => Z[12][5].CLK
clock => Z[12][6].CLK
clock => Z[12][7].CLK
clock => Y[12][0].CLK
clock => Y[12][1].CLK
clock => Y[12][2].CLK
clock => Y[12][3].CLK
clock => Y[12][4].CLK
clock => Y[12][5].CLK
clock => Y[12][6].CLK
clock => Y[12][7].CLK
clock => Y[12][8].CLK
clock => Y[12][9].CLK
clock => Y[12][10].CLK
clock => Y[12][11].CLK
clock => Y[12][12].CLK
clock => Y[12][13].CLK
clock => Y[12][14].CLK
clock => Y[12][15].CLK
clock => Y[12][16].CLK
clock => Y[12][17].CLK
clock => Y[12][18].CLK
clock => Y[12][19].CLK
clock => Y[12][20].CLK
clock => Y[12][21].CLK
clock => X[12][0].CLK
clock => X[12][1].CLK
clock => X[12][2].CLK
clock => X[12][3].CLK
clock => X[12][4].CLK
clock => X[12][5].CLK
clock => X[12][6].CLK
clock => X[12][7].CLK
clock => X[12][8].CLK
clock => X[12][9].CLK
clock => X[12][10].CLK
clock => X[12][11].CLK
clock => X[12][12].CLK
clock => X[12][13].CLK
clock => X[12][14].CLK
clock => X[12][15].CLK
clock => X[12][16].CLK
clock => X[12][17].CLK
clock => X[12][18].CLK
clock => X[12][19].CLK
clock => X[12][20].CLK
clock => X[12][21].CLK
clock => Z[11][0].CLK
clock => Z[11][1].CLK
clock => Z[11][2].CLK
clock => Z[11][3].CLK
clock => Z[11][4].CLK
clock => Z[11][5].CLK
clock => Z[11][6].CLK
clock => Z[11][7].CLK
clock => Z[11][8].CLK
clock => Y[11][0].CLK
clock => Y[11][1].CLK
clock => Y[11][2].CLK
clock => Y[11][3].CLK
clock => Y[11][4].CLK
clock => Y[11][5].CLK
clock => Y[11][6].CLK
clock => Y[11][7].CLK
clock => Y[11][8].CLK
clock => Y[11][9].CLK
clock => Y[11][10].CLK
clock => Y[11][11].CLK
clock => Y[11][12].CLK
clock => Y[11][13].CLK
clock => Y[11][14].CLK
clock => Y[11][15].CLK
clock => Y[11][16].CLK
clock => Y[11][17].CLK
clock => Y[11][18].CLK
clock => Y[11][19].CLK
clock => Y[11][20].CLK
clock => Y[11][21].CLK
clock => X[11][0].CLK
clock => X[11][1].CLK
clock => X[11][2].CLK
clock => X[11][3].CLK
clock => X[11][4].CLK
clock => X[11][5].CLK
clock => X[11][6].CLK
clock => X[11][7].CLK
clock => X[11][8].CLK
clock => X[11][9].CLK
clock => X[11][10].CLK
clock => X[11][11].CLK
clock => X[11][12].CLK
clock => X[11][13].CLK
clock => X[11][14].CLK
clock => X[11][15].CLK
clock => X[11][16].CLK
clock => X[11][17].CLK
clock => X[11][18].CLK
clock => X[11][19].CLK
clock => X[11][20].CLK
clock => X[11][21].CLK
clock => Z[10][0].CLK
clock => Z[10][1].CLK
clock => Z[10][2].CLK
clock => Z[10][3].CLK
clock => Z[10][4].CLK
clock => Z[10][5].CLK
clock => Z[10][6].CLK
clock => Z[10][7].CLK
clock => Z[10][8].CLK
clock => Z[10][9].CLK
clock => Y[10][0].CLK
clock => Y[10][1].CLK
clock => Y[10][2].CLK
clock => Y[10][3].CLK
clock => Y[10][4].CLK
clock => Y[10][5].CLK
clock => Y[10][6].CLK
clock => Y[10][7].CLK
clock => Y[10][8].CLK
clock => Y[10][9].CLK
clock => Y[10][10].CLK
clock => Y[10][11].CLK
clock => Y[10][12].CLK
clock => Y[10][13].CLK
clock => Y[10][14].CLK
clock => Y[10][15].CLK
clock => Y[10][16].CLK
clock => Y[10][17].CLK
clock => Y[10][18].CLK
clock => Y[10][19].CLK
clock => Y[10][20].CLK
clock => Y[10][21].CLK
clock => X[10][0].CLK
clock => X[10][1].CLK
clock => X[10][2].CLK
clock => X[10][3].CLK
clock => X[10][4].CLK
clock => X[10][5].CLK
clock => X[10][6].CLK
clock => X[10][7].CLK
clock => X[10][8].CLK
clock => X[10][9].CLK
clock => X[10][10].CLK
clock => X[10][11].CLK
clock => X[10][12].CLK
clock => X[10][13].CLK
clock => X[10][14].CLK
clock => X[10][15].CLK
clock => X[10][16].CLK
clock => X[10][17].CLK
clock => X[10][18].CLK
clock => X[10][19].CLK
clock => X[10][20].CLK
clock => X[10][21].CLK
clock => Z[9][0].CLK
clock => Z[9][1].CLK
clock => Z[9][2].CLK
clock => Z[9][3].CLK
clock => Z[9][4].CLK
clock => Z[9][5].CLK
clock => Z[9][6].CLK
clock => Z[9][7].CLK
clock => Z[9][8].CLK
clock => Z[9][9].CLK
clock => Z[9][10].CLK
clock => Y[9][0].CLK
clock => Y[9][1].CLK
clock => Y[9][2].CLK
clock => Y[9][3].CLK
clock => Y[9][4].CLK
clock => Y[9][5].CLK
clock => Y[9][6].CLK
clock => Y[9][7].CLK
clock => Y[9][8].CLK
clock => Y[9][9].CLK
clock => Y[9][10].CLK
clock => Y[9][11].CLK
clock => Y[9][12].CLK
clock => Y[9][13].CLK
clock => Y[9][14].CLK
clock => Y[9][15].CLK
clock => Y[9][16].CLK
clock => Y[9][17].CLK
clock => Y[9][18].CLK
clock => Y[9][19].CLK
clock => Y[9][20].CLK
clock => Y[9][21].CLK
clock => X[9][0].CLK
clock => X[9][1].CLK
clock => X[9][2].CLK
clock => X[9][3].CLK
clock => X[9][4].CLK
clock => X[9][5].CLK
clock => X[9][6].CLK
clock => X[9][7].CLK
clock => X[9][8].CLK
clock => X[9][9].CLK
clock => X[9][10].CLK
clock => X[9][11].CLK
clock => X[9][12].CLK
clock => X[9][13].CLK
clock => X[9][14].CLK
clock => X[9][15].CLK
clock => X[9][16].CLK
clock => X[9][17].CLK
clock => X[9][18].CLK
clock => X[9][19].CLK
clock => X[9][20].CLK
clock => X[9][21].CLK
clock => Z[8][0].CLK
clock => Z[8][1].CLK
clock => Z[8][2].CLK
clock => Z[8][3].CLK
clock => Z[8][4].CLK
clock => Z[8][5].CLK
clock => Z[8][6].CLK
clock => Z[8][7].CLK
clock => Z[8][8].CLK
clock => Z[8][9].CLK
clock => Z[8][10].CLK
clock => Z[8][11].CLK
clock => Y[8][0].CLK
clock => Y[8][1].CLK
clock => Y[8][2].CLK
clock => Y[8][3].CLK
clock => Y[8][4].CLK
clock => Y[8][5].CLK
clock => Y[8][6].CLK
clock => Y[8][7].CLK
clock => Y[8][8].CLK
clock => Y[8][9].CLK
clock => Y[8][10].CLK
clock => Y[8][11].CLK
clock => Y[8][12].CLK
clock => Y[8][13].CLK
clock => Y[8][14].CLK
clock => Y[8][15].CLK
clock => Y[8][16].CLK
clock => Y[8][17].CLK
clock => Y[8][18].CLK
clock => Y[8][19].CLK
clock => Y[8][20].CLK
clock => Y[8][21].CLK
clock => X[8][0].CLK
clock => X[8][1].CLK
clock => X[8][2].CLK
clock => X[8][3].CLK
clock => X[8][4].CLK
clock => X[8][5].CLK
clock => X[8][6].CLK
clock => X[8][7].CLK
clock => X[8][8].CLK
clock => X[8][9].CLK
clock => X[8][10].CLK
clock => X[8][11].CLK
clock => X[8][12].CLK
clock => X[8][13].CLK
clock => X[8][14].CLK
clock => X[8][15].CLK
clock => X[8][16].CLK
clock => X[8][17].CLK
clock => X[8][18].CLK
clock => X[8][19].CLK
clock => X[8][20].CLK
clock => X[8][21].CLK
clock => Z[7][0].CLK
clock => Z[7][1].CLK
clock => Z[7][2].CLK
clock => Z[7][3].CLK
clock => Z[7][4].CLK
clock => Z[7][5].CLK
clock => Z[7][6].CLK
clock => Z[7][7].CLK
clock => Z[7][8].CLK
clock => Z[7][9].CLK
clock => Z[7][10].CLK
clock => Z[7][11].CLK
clock => Z[7][12].CLK
clock => Y[7][0].CLK
clock => Y[7][1].CLK
clock => Y[7][2].CLK
clock => Y[7][3].CLK
clock => Y[7][4].CLK
clock => Y[7][5].CLK
clock => Y[7][6].CLK
clock => Y[7][7].CLK
clock => Y[7][8].CLK
clock => Y[7][9].CLK
clock => Y[7][10].CLK
clock => Y[7][11].CLK
clock => Y[7][12].CLK
clock => Y[7][13].CLK
clock => Y[7][14].CLK
clock => Y[7][15].CLK
clock => Y[7][16].CLK
clock => Y[7][17].CLK
clock => Y[7][18].CLK
clock => Y[7][19].CLK
clock => Y[7][20].CLK
clock => Y[7][21].CLK
clock => X[7][0].CLK
clock => X[7][1].CLK
clock => X[7][2].CLK
clock => X[7][3].CLK
clock => X[7][4].CLK
clock => X[7][5].CLK
clock => X[7][6].CLK
clock => X[7][7].CLK
clock => X[7][8].CLK
clock => X[7][9].CLK
clock => X[7][10].CLK
clock => X[7][11].CLK
clock => X[7][12].CLK
clock => X[7][13].CLK
clock => X[7][14].CLK
clock => X[7][15].CLK
clock => X[7][16].CLK
clock => X[7][17].CLK
clock => X[7][18].CLK
clock => X[7][19].CLK
clock => X[7][20].CLK
clock => X[7][21].CLK
clock => Z[6][0].CLK
clock => Z[6][1].CLK
clock => Z[6][2].CLK
clock => Z[6][3].CLK
clock => Z[6][4].CLK
clock => Z[6][5].CLK
clock => Z[6][6].CLK
clock => Z[6][7].CLK
clock => Z[6][8].CLK
clock => Z[6][9].CLK
clock => Z[6][10].CLK
clock => Z[6][11].CLK
clock => Z[6][12].CLK
clock => Z[6][13].CLK
clock => Y[6][0].CLK
clock => Y[6][1].CLK
clock => Y[6][2].CLK
clock => Y[6][3].CLK
clock => Y[6][4].CLK
clock => Y[6][5].CLK
clock => Y[6][6].CLK
clock => Y[6][7].CLK
clock => Y[6][8].CLK
clock => Y[6][9].CLK
clock => Y[6][10].CLK
clock => Y[6][11].CLK
clock => Y[6][12].CLK
clock => Y[6][13].CLK
clock => Y[6][14].CLK
clock => Y[6][15].CLK
clock => Y[6][16].CLK
clock => Y[6][17].CLK
clock => Y[6][18].CLK
clock => Y[6][19].CLK
clock => Y[6][20].CLK
clock => Y[6][21].CLK
clock => X[6][0].CLK
clock => X[6][1].CLK
clock => X[6][2].CLK
clock => X[6][3].CLK
clock => X[6][4].CLK
clock => X[6][5].CLK
clock => X[6][6].CLK
clock => X[6][7].CLK
clock => X[6][8].CLK
clock => X[6][9].CLK
clock => X[6][10].CLK
clock => X[6][11].CLK
clock => X[6][12].CLK
clock => X[6][13].CLK
clock => X[6][14].CLK
clock => X[6][15].CLK
clock => X[6][16].CLK
clock => X[6][17].CLK
clock => X[6][18].CLK
clock => X[6][19].CLK
clock => X[6][20].CLK
clock => X[6][21].CLK
clock => Z[5][0].CLK
clock => Z[5][1].CLK
clock => Z[5][2].CLK
clock => Z[5][3].CLK
clock => Z[5][4].CLK
clock => Z[5][5].CLK
clock => Z[5][6].CLK
clock => Z[5][7].CLK
clock => Z[5][8].CLK
clock => Z[5][9].CLK
clock => Z[5][10].CLK
clock => Z[5][11].CLK
clock => Z[5][12].CLK
clock => Z[5][13].CLK
clock => Z[5][14].CLK
clock => Y[5][0].CLK
clock => Y[5][1].CLK
clock => Y[5][2].CLK
clock => Y[5][3].CLK
clock => Y[5][4].CLK
clock => Y[5][5].CLK
clock => Y[5][6].CLK
clock => Y[5][7].CLK
clock => Y[5][8].CLK
clock => Y[5][9].CLK
clock => Y[5][10].CLK
clock => Y[5][11].CLK
clock => Y[5][12].CLK
clock => Y[5][13].CLK
clock => Y[5][14].CLK
clock => Y[5][15].CLK
clock => Y[5][16].CLK
clock => Y[5][17].CLK
clock => Y[5][18].CLK
clock => Y[5][19].CLK
clock => Y[5][20].CLK
clock => Y[5][21].CLK
clock => X[5][0].CLK
clock => X[5][1].CLK
clock => X[5][2].CLK
clock => X[5][3].CLK
clock => X[5][4].CLK
clock => X[5][5].CLK
clock => X[5][6].CLK
clock => X[5][7].CLK
clock => X[5][8].CLK
clock => X[5][9].CLK
clock => X[5][10].CLK
clock => X[5][11].CLK
clock => X[5][12].CLK
clock => X[5][13].CLK
clock => X[5][14].CLK
clock => X[5][15].CLK
clock => X[5][16].CLK
clock => X[5][17].CLK
clock => X[5][18].CLK
clock => X[5][19].CLK
clock => X[5][20].CLK
clock => X[5][21].CLK
clock => Z[4][0].CLK
clock => Z[4][1].CLK
clock => Z[4][2].CLK
clock => Z[4][3].CLK
clock => Z[4][4].CLK
clock => Z[4][5].CLK
clock => Z[4][6].CLK
clock => Z[4][7].CLK
clock => Z[4][8].CLK
clock => Z[4][9].CLK
clock => Z[4][10].CLK
clock => Z[4][11].CLK
clock => Z[4][12].CLK
clock => Z[4][13].CLK
clock => Z[4][14].CLK
clock => Z[4][15].CLK
clock => Y[4][0].CLK
clock => Y[4][1].CLK
clock => Y[4][2].CLK
clock => Y[4][3].CLK
clock => Y[4][4].CLK
clock => Y[4][5].CLK
clock => Y[4][6].CLK
clock => Y[4][7].CLK
clock => Y[4][8].CLK
clock => Y[4][9].CLK
clock => Y[4][10].CLK
clock => Y[4][11].CLK
clock => Y[4][12].CLK
clock => Y[4][13].CLK
clock => Y[4][14].CLK
clock => Y[4][15].CLK
clock => Y[4][16].CLK
clock => Y[4][17].CLK
clock => Y[4][18].CLK
clock => Y[4][19].CLK
clock => Y[4][20].CLK
clock => Y[4][21].CLK
clock => X[4][0].CLK
clock => X[4][1].CLK
clock => X[4][2].CLK
clock => X[4][3].CLK
clock => X[4][4].CLK
clock => X[4][5].CLK
clock => X[4][6].CLK
clock => X[4][7].CLK
clock => X[4][8].CLK
clock => X[4][9].CLK
clock => X[4][10].CLK
clock => X[4][11].CLK
clock => X[4][12].CLK
clock => X[4][13].CLK
clock => X[4][14].CLK
clock => X[4][15].CLK
clock => X[4][16].CLK
clock => X[4][17].CLK
clock => X[4][18].CLK
clock => X[4][19].CLK
clock => X[4][20].CLK
clock => X[4][21].CLK
clock => Z[3][0].CLK
clock => Z[3][1].CLK
clock => Z[3][2].CLK
clock => Z[3][3].CLK
clock => Z[3][4].CLK
clock => Z[3][5].CLK
clock => Z[3][6].CLK
clock => Z[3][7].CLK
clock => Z[3][8].CLK
clock => Z[3][9].CLK
clock => Z[3][10].CLK
clock => Z[3][11].CLK
clock => Z[3][12].CLK
clock => Z[3][13].CLK
clock => Z[3][14].CLK
clock => Z[3][15].CLK
clock => Z[3][16].CLK
clock => Y[3][0].CLK
clock => Y[3][1].CLK
clock => Y[3][2].CLK
clock => Y[3][3].CLK
clock => Y[3][4].CLK
clock => Y[3][5].CLK
clock => Y[3][6].CLK
clock => Y[3][7].CLK
clock => Y[3][8].CLK
clock => Y[3][9].CLK
clock => Y[3][10].CLK
clock => Y[3][11].CLK
clock => Y[3][12].CLK
clock => Y[3][13].CLK
clock => Y[3][14].CLK
clock => Y[3][15].CLK
clock => Y[3][16].CLK
clock => Y[3][17].CLK
clock => Y[3][18].CLK
clock => Y[3][19].CLK
clock => Y[3][20].CLK
clock => Y[3][21].CLK
clock => X[3][0].CLK
clock => X[3][1].CLK
clock => X[3][2].CLK
clock => X[3][3].CLK
clock => X[3][4].CLK
clock => X[3][5].CLK
clock => X[3][6].CLK
clock => X[3][7].CLK
clock => X[3][8].CLK
clock => X[3][9].CLK
clock => X[3][10].CLK
clock => X[3][11].CLK
clock => X[3][12].CLK
clock => X[3][13].CLK
clock => X[3][14].CLK
clock => X[3][15].CLK
clock => X[3][16].CLK
clock => X[3][17].CLK
clock => X[3][18].CLK
clock => X[3][19].CLK
clock => X[3][20].CLK
clock => X[3][21].CLK
clock => Z[2][0].CLK
clock => Z[2][1].CLK
clock => Z[2][2].CLK
clock => Z[2][3].CLK
clock => Z[2][4].CLK
clock => Z[2][5].CLK
clock => Z[2][6].CLK
clock => Z[2][7].CLK
clock => Z[2][8].CLK
clock => Z[2][9].CLK
clock => Z[2][10].CLK
clock => Z[2][11].CLK
clock => Z[2][12].CLK
clock => Z[2][13].CLK
clock => Z[2][14].CLK
clock => Z[2][15].CLK
clock => Z[2][16].CLK
clock => Z[2][17].CLK
clock => Y[2][0].CLK
clock => Y[2][1].CLK
clock => Y[2][2].CLK
clock => Y[2][3].CLK
clock => Y[2][4].CLK
clock => Y[2][5].CLK
clock => Y[2][6].CLK
clock => Y[2][7].CLK
clock => Y[2][8].CLK
clock => Y[2][9].CLK
clock => Y[2][10].CLK
clock => Y[2][11].CLK
clock => Y[2][12].CLK
clock => Y[2][13].CLK
clock => Y[2][14].CLK
clock => Y[2][15].CLK
clock => Y[2][16].CLK
clock => Y[2][17].CLK
clock => Y[2][18].CLK
clock => Y[2][19].CLK
clock => Y[2][20].CLK
clock => Y[2][21].CLK
clock => X[2][0].CLK
clock => X[2][1].CLK
clock => X[2][2].CLK
clock => X[2][3].CLK
clock => X[2][4].CLK
clock => X[2][5].CLK
clock => X[2][6].CLK
clock => X[2][7].CLK
clock => X[2][8].CLK
clock => X[2][9].CLK
clock => X[2][10].CLK
clock => X[2][11].CLK
clock => X[2][12].CLK
clock => X[2][13].CLK
clock => X[2][14].CLK
clock => X[2][15].CLK
clock => X[2][16].CLK
clock => X[2][17].CLK
clock => X[2][18].CLK
clock => X[2][19].CLK
clock => X[2][20].CLK
clock => X[2][21].CLK
clock => Z[1][0].CLK
clock => Z[1][1].CLK
clock => Z[1][2].CLK
clock => Z[1][3].CLK
clock => Z[1][4].CLK
clock => Z[1][5].CLK
clock => Z[1][6].CLK
clock => Z[1][7].CLK
clock => Z[1][8].CLK
clock => Z[1][9].CLK
clock => Z[1][10].CLK
clock => Z[1][11].CLK
clock => Z[1][12].CLK
clock => Z[1][13].CLK
clock => Z[1][14].CLK
clock => Z[1][15].CLK
clock => Z[1][16].CLK
clock => Z[1][17].CLK
clock => Z[1][18].CLK
clock => Y[1][0].CLK
clock => Y[1][1].CLK
clock => Y[1][2].CLK
clock => Y[1][3].CLK
clock => Y[1][4].CLK
clock => Y[1][5].CLK
clock => Y[1][6].CLK
clock => Y[1][7].CLK
clock => Y[1][8].CLK
clock => Y[1][9].CLK
clock => Y[1][10].CLK
clock => Y[1][11].CLK
clock => Y[1][12].CLK
clock => Y[1][13].CLK
clock => Y[1][14].CLK
clock => Y[1][15].CLK
clock => Y[1][16].CLK
clock => Y[1][17].CLK
clock => Y[1][18].CLK
clock => Y[1][19].CLK
clock => Y[1][20].CLK
clock => Y[1][21].CLK
clock => X[1][0].CLK
clock => X[1][1].CLK
clock => X[1][2].CLK
clock => X[1][3].CLK
clock => X[1][4].CLK
clock => X[1][5].CLK
clock => X[1][6].CLK
clock => X[1][7].CLK
clock => X[1][8].CLK
clock => X[1][9].CLK
clock => X[1][10].CLK
clock => X[1][11].CLK
clock => X[1][12].CLK
clock => X[1][13].CLK
clock => X[1][14].CLK
clock => X[1][15].CLK
clock => X[1][16].CLK
clock => X[1][17].CLK
clock => X[1][18].CLK
clock => X[1][19].CLK
clock => X[1][20].CLK
clock => X[1][21].CLK
clock => phase[0].CLK
clock => phase[1].CLK
clock => phase[2].CLK
clock => phase[3].CLK
clock => phase[4].CLK
clock => phase[5].CLK
clock => phase[6].CLK
clock => phase[7].CLK
clock => phase[8].CLK
clock => phase[9].CLK
clock => phase[10].CLK
clock => phase[11].CLK
clock => phase[12].CLK
clock => phase[13].CLK
clock => phase[14].CLK
clock => phase[15].CLK
clock => phase[16].CLK
clock => phase[17].CLK
clock => phase[18].CLK
clock => phase[19].CLK
clock => phase[20].CLK
clock => phase[21].CLK
clock => phase[22].CLK
clock => phase[23].CLK
clock => phase[24].CLK
clock => phase[25].CLK
clock => phase[26].CLK
clock => phase[27].CLK
clock => phase[28].CLK
clock => phase[29].CLK
clock => phase[30].CLK
clock => phase[31].CLK
clock => Z[0][0].CLK
clock => Z[0][1].CLK
clock => Z[0][2].CLK
clock => Z[0][3].CLK
clock => Z[0][4].CLK
clock => Z[0][5].CLK
clock => Z[0][6].CLK
clock => Z[0][7].CLK
clock => Z[0][8].CLK
clock => Z[0][9].CLK
clock => Z[0][10].CLK
clock => Z[0][11].CLK
clock => Z[0][12].CLK
clock => Z[0][13].CLK
clock => Z[0][14].CLK
clock => Z[0][15].CLK
clock => Z[0][16].CLK
clock => Z[0][17].CLK
clock => Z[0][18].CLK
clock => Z[0][19].CLK
clock => Y[0][0].CLK
clock => Y[0][1].CLK
clock => Y[0][2].CLK
clock => Y[0][3].CLK
clock => Y[0][4].CLK
clock => Y[0][5].CLK
clock => Y[0][6].CLK
clock => Y[0][7].CLK
clock => Y[0][8].CLK
clock => Y[0][9].CLK
clock => Y[0][10].CLK
clock => Y[0][11].CLK
clock => Y[0][12].CLK
clock => Y[0][13].CLK
clock => Y[0][14].CLK
clock => Y[0][15].CLK
clock => Y[0][16].CLK
clock => Y[0][17].CLK
clock => Y[0][18].CLK
clock => Y[0][19].CLK
clock => Y[0][20].CLK
clock => Y[0][21].CLK
clock => X[0][0].CLK
clock => X[0][1].CLK
clock => X[0][2].CLK
clock => X[0][3].CLK
clock => X[0][4].CLK
clock => X[0][5].CLK
clock => X[0][6].CLK
clock => X[0][7].CLK
clock => X[0][8].CLK
clock => X[0][9].CLK
clock => X[0][10].CLK
clock => X[0][11].CLK
clock => X[0][12].CLK
clock => X[0][13].CLK
clock => X[0][14].CLK
clock => X[0][15].CLK
clock => X[0][16].CLK
clock => X[0][17].CLK
clock => X[0][18].CLK
clock => X[0][19].CLK
clock => X[0][20].CLK
clock => X[0][21].CLK
frequency[0] => Add1.IN32
frequency[1] => Add1.IN31
frequency[2] => Add1.IN30
frequency[3] => Add1.IN29
frequency[4] => Add1.IN28
frequency[5] => Add1.IN27
frequency[6] => Add1.IN26
frequency[7] => Add1.IN25
frequency[8] => Add1.IN24
frequency[9] => Add1.IN23
frequency[10] => Add1.IN22
frequency[11] => Add1.IN21
frequency[12] => Add1.IN20
frequency[13] => Add1.IN19
frequency[14] => Add1.IN18
frequency[15] => Add1.IN17
frequency[16] => Add1.IN16
frequency[17] => Add1.IN15
frequency[18] => Add1.IN14
frequency[19] => Add1.IN13
frequency[20] => Add1.IN12
frequency[21] => Add1.IN11
frequency[22] => Add1.IN10
frequency[23] => Add1.IN9
frequency[24] => Add1.IN8
frequency[25] => Add1.IN7
frequency[26] => Add1.IN6
frequency[27] => Add1.IN5
frequency[28] => Add1.IN4
frequency[29] => Add1.IN3
frequency[30] => Add1.IN2
frequency[31] => Add1.IN1
in_data[0] => Mux16.IN2
in_data[0] => Mux16.IN3
in_data[0] => Mux38.IN2
in_data[0] => Mux38.IN3
in_data[0] => Add0.IN23
in_data[1] => Mux15.IN2
in_data[1] => Mux15.IN3
in_data[1] => Mux37.IN2
in_data[1] => Mux37.IN3
in_data[1] => Add0.IN22
in_data[2] => Mux14.IN2
in_data[2] => Mux14.IN3
in_data[2] => Mux36.IN2
in_data[2] => Mux36.IN3
in_data[2] => Add0.IN21
in_data[3] => Mux13.IN2
in_data[3] => Mux13.IN3
in_data[3] => Mux35.IN2
in_data[3] => Mux35.IN3
in_data[3] => Add0.IN20
in_data[4] => Mux12.IN2
in_data[4] => Mux12.IN3
in_data[4] => Mux34.IN2
in_data[4] => Mux34.IN3
in_data[4] => Add0.IN19
in_data[5] => Mux11.IN2
in_data[5] => Mux11.IN3
in_data[5] => Mux33.IN2
in_data[5] => Mux33.IN3
in_data[5] => Add0.IN18
in_data[6] => Mux10.IN2
in_data[6] => Mux10.IN3
in_data[6] => Mux32.IN2
in_data[6] => Mux32.IN3
in_data[6] => Add0.IN17
in_data[7] => Mux9.IN2
in_data[7] => Mux9.IN3
in_data[7] => Mux31.IN2
in_data[7] => Mux31.IN3
in_data[7] => Add0.IN16
in_data[8] => Mux8.IN2
in_data[8] => Mux8.IN3
in_data[8] => Mux30.IN2
in_data[8] => Mux30.IN3
in_data[8] => Add0.IN15
in_data[9] => Mux7.IN2
in_data[9] => Mux7.IN3
in_data[9] => Mux29.IN2
in_data[9] => Mux29.IN3
in_data[9] => Add0.IN14
in_data[10] => Mux6.IN2
in_data[10] => Mux6.IN3
in_data[10] => Mux28.IN2
in_data[10] => Mux28.IN3
in_data[10] => Add0.IN13
in_data[11] => Mux5.IN2
in_data[11] => Mux5.IN3
in_data[11] => Mux27.IN2
in_data[11] => Mux27.IN3
in_data[11] => Add0.IN12
in_data[12] => Mux4.IN2
in_data[12] => Mux4.IN3
in_data[12] => Mux26.IN2
in_data[12] => Mux26.IN3
in_data[12] => Add0.IN11
in_data[13] => Mux3.IN2
in_data[13] => Mux3.IN3
in_data[13] => Mux25.IN2
in_data[13] => Mux25.IN3
in_data[13] => Add0.IN10
in_data[14] => Mux2.IN2
in_data[14] => Mux2.IN3
in_data[14] => Mux24.IN2
in_data[14] => Mux24.IN3
in_data[14] => Add0.IN9
in_data[15] => Mux1.IN2
in_data[15] => Mux1.IN3
in_data[15] => Mux23.IN2
in_data[15] => Mux23.IN3
in_data[15] => Mux0.IN2
in_data[15] => Mux0.IN3
in_data[15] => Mux22.IN2
in_data[15] => Mux22.IN3
in_data[15] => Add0.IN7
in_data[15] => Add0.IN8
out_data_I[0] <= X[18][0].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[1] <= X[18][1].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[2] <= X[18][2].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[3] <= X[18][3].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[4] <= X[18][4].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[5] <= X[18][5].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[6] <= X[18][6].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[7] <= X[18][7].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[8] <= X[18][8].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[9] <= X[18][9].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[10] <= X[18][10].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[11] <= X[18][11].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[12] <= X[18][12].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[13] <= X[18][13].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[14] <= X[18][14].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[15] <= X[18][15].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[16] <= X[18][16].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[17] <= X[18][17].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[18] <= X[18][18].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[19] <= X[18][19].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[20] <= X[18][20].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[21] <= X[18][21].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[0] <= Y[18][0].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[1] <= Y[18][1].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[2] <= Y[18][2].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[3] <= Y[18][3].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[4] <= Y[18][4].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[5] <= Y[18][5].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[6] <= Y[18][6].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[7] <= Y[18][7].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[8] <= Y[18][8].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[9] <= Y[18][9].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[10] <= Y[18][10].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[11] <= Y[18][11].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[12] <= Y[18][12].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[13] <= Y[18][13].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[14] <= Y[18][14].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[15] <= Y[18][15].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[16] <= Y[18][16].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[17] <= Y[18][17].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[18] <= Y[18][18].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[19] <= Y[18][19].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[20] <= Y[18][20].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[21] <= Y[18][21].DB_MAX_OUTPUT_PORT_TYPE


|trx|Receiver:inst9|cic:cic_inst_I1
clock => clock.IN6
in_strobe => in_strobe.IN3
out_strobe <= out_strobe.DB_MAX_OUTPUT_PORT_TYPE
in_data[0] => integrator_data[0][0].IN1
in_data[1] => integrator_data[0][1].IN1
in_data[2] => integrator_data[0][2].IN1
in_data[3] => integrator_data[0][3].IN1
in_data[4] => integrator_data[0][4].IN1
in_data[5] => integrator_data[0][5].IN1
in_data[6] => integrator_data[0][6].IN1
in_data[7] => integrator_data[0][7].IN1
in_data[8] => integrator_data[0][8].IN1
in_data[9] => integrator_data[0][9].IN1
in_data[10] => integrator_data[0][10].IN1
in_data[11] => integrator_data[0][11].IN1
in_data[12] => integrator_data[0][12].IN1
in_data[13] => integrator_data[0][13].IN1
in_data[14] => integrator_data[0][14].IN1
in_data[15] => integrator_data[0][15].IN1
in_data[16] => integrator_data[0][16].IN1
in_data[17] => integrator_data[0][17].IN1
in_data[18] => integrator_data[0][18].IN1
in_data[19] => integrator_data[0][19].IN1
in_data[20] => integrator_data[0][20].IN1
in_data[21] => integrator_data[0][21].IN18
out_data[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|trx|Receiver:inst9|cic:cic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|trx|Receiver:inst9|cic:cic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|trx|Receiver:inst9|cic:cic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|trx|Receiver:inst9|cic:cic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|trx|Receiver:inst9|cic:cic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|trx|Receiver:inst9|cic:cic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|trx|Receiver:inst9|cic:cic_inst_Q1
clock => clock.IN6
in_strobe => in_strobe.IN3
out_strobe <= out_strobe.DB_MAX_OUTPUT_PORT_TYPE
in_data[0] => integrator_data[0][0].IN1
in_data[1] => integrator_data[0][1].IN1
in_data[2] => integrator_data[0][2].IN1
in_data[3] => integrator_data[0][3].IN1
in_data[4] => integrator_data[0][4].IN1
in_data[5] => integrator_data[0][5].IN1
in_data[6] => integrator_data[0][6].IN1
in_data[7] => integrator_data[0][7].IN1
in_data[8] => integrator_data[0][8].IN1
in_data[9] => integrator_data[0][9].IN1
in_data[10] => integrator_data[0][10].IN1
in_data[11] => integrator_data[0][11].IN1
in_data[12] => integrator_data[0][12].IN1
in_data[13] => integrator_data[0][13].IN1
in_data[14] => integrator_data[0][14].IN1
in_data[15] => integrator_data[0][15].IN1
in_data[16] => integrator_data[0][16].IN1
in_data[17] => integrator_data[0][17].IN1
in_data[18] => integrator_data[0][18].IN1
in_data[19] => integrator_data[0][19].IN1
in_data[20] => integrator_data[0][20].IN1
in_data[21] => integrator_data[0][21].IN18
out_data[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|trx|Receiver:inst9|cic:cic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|trx|Receiver:inst9|cic:cic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|trx|Receiver:inst9|cic:cic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|trx|Receiver:inst9|cic:cic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|trx|Receiver:inst9|cic:cic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN39
in_data[1] => Add0.IN38
in_data[2] => Add0.IN37
in_data[3] => Add0.IN36
in_data[4] => Add0.IN35
in_data[5] => Add0.IN34
in_data[6] => Add0.IN33
in_data[7] => Add0.IN32
in_data[8] => Add0.IN31
in_data[9] => Add0.IN30
in_data[10] => Add0.IN29
in_data[11] => Add0.IN28
in_data[12] => Add0.IN27
in_data[13] => Add0.IN26
in_data[14] => Add0.IN25
in_data[15] => Add0.IN24
in_data[16] => Add0.IN23
in_data[17] => Add0.IN22
in_data[18] => Add0.IN21
in_data[19] => Add0.IN20
in_data[20] => Add0.IN19
in_data[21] => Add0.IN18
in_data[22] => Add0.IN17
in_data[23] => Add0.IN16
in_data[24] => Add0.IN15
in_data[25] => Add0.IN14
in_data[26] => Add0.IN13
in_data[27] => Add0.IN12
in_data[28] => Add0.IN11
in_data[29] => Add0.IN10
in_data[30] => Add0.IN9
in_data[31] => Add0.IN8
in_data[32] => Add0.IN7
in_data[33] => Add0.IN6
in_data[34] => Add0.IN5
in_data[35] => Add0.IN4
in_data[36] => Add0.IN3
in_data[37] => Add0.IN2
in_data[38] => Add0.IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|trx|Receiver:inst9|cic:cic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst
clock => prev_data[0].CLK
clock => prev_data[1].CLK
clock => prev_data[2].CLK
clock => prev_data[3].CLK
clock => prev_data[4].CLK
clock => prev_data[5].CLK
clock => prev_data[6].CLK
clock => prev_data[7].CLK
clock => prev_data[8].CLK
clock => prev_data[9].CLK
clock => prev_data[10].CLK
clock => prev_data[11].CLK
clock => prev_data[12].CLK
clock => prev_data[13].CLK
clock => prev_data[14].CLK
clock => prev_data[15].CLK
clock => prev_data[16].CLK
clock => prev_data[17].CLK
clock => prev_data[18].CLK
clock => prev_data[19].CLK
clock => prev_data[20].CLK
clock => prev_data[21].CLK
clock => prev_data[22].CLK
clock => prev_data[23].CLK
clock => prev_data[24].CLK
clock => prev_data[25].CLK
clock => prev_data[26].CLK
clock => prev_data[27].CLK
clock => prev_data[28].CLK
clock => prev_data[29].CLK
clock => prev_data[30].CLK
clock => prev_data[31].CLK
clock => prev_data[32].CLK
clock => prev_data[33].CLK
clock => prev_data[34].CLK
clock => prev_data[35].CLK
clock => prev_data[36].CLK
clock => prev_data[37].CLK
clock => prev_data[38].CLK
clock => out_data[0]~reg0.CLK
clock => out_data[1]~reg0.CLK
clock => out_data[2]~reg0.CLK
clock => out_data[3]~reg0.CLK
clock => out_data[4]~reg0.CLK
clock => out_data[5]~reg0.CLK
clock => out_data[6]~reg0.CLK
clock => out_data[7]~reg0.CLK
clock => out_data[8]~reg0.CLK
clock => out_data[9]~reg0.CLK
clock => out_data[10]~reg0.CLK
clock => out_data[11]~reg0.CLK
clock => out_data[12]~reg0.CLK
clock => out_data[13]~reg0.CLK
clock => out_data[14]~reg0.CLK
clock => out_data[15]~reg0.CLK
clock => out_data[16]~reg0.CLK
clock => out_data[17]~reg0.CLK
clock => out_data[18]~reg0.CLK
clock => out_data[19]~reg0.CLK
clock => out_data[20]~reg0.CLK
clock => out_data[21]~reg0.CLK
clock => out_data[22]~reg0.CLK
clock => out_data[23]~reg0.CLK
clock => out_data[24]~reg0.CLK
clock => out_data[25]~reg0.CLK
clock => out_data[26]~reg0.CLK
clock => out_data[27]~reg0.CLK
clock => out_data[28]~reg0.CLK
clock => out_data[29]~reg0.CLK
clock => out_data[30]~reg0.CLK
clock => out_data[31]~reg0.CLK
clock => out_data[32]~reg0.CLK
clock => out_data[33]~reg0.CLK
clock => out_data[34]~reg0.CLK
clock => out_data[35]~reg0.CLK
clock => out_data[36]~reg0.CLK
clock => out_data[37]~reg0.CLK
clock => out_data[38]~reg0.CLK
strobe => prev_data[0].ENA
strobe => prev_data[1].ENA
strobe => prev_data[2].ENA
strobe => prev_data[3].ENA
strobe => prev_data[4].ENA
strobe => prev_data[5].ENA
strobe => prev_data[6].ENA
strobe => prev_data[7].ENA
strobe => prev_data[8].ENA
strobe => prev_data[9].ENA
strobe => prev_data[10].ENA
strobe => prev_data[11].ENA
strobe => prev_data[12].ENA
strobe => prev_data[13].ENA
strobe => prev_data[14].ENA
strobe => prev_data[15].ENA
strobe => prev_data[16].ENA
strobe => prev_data[17].ENA
strobe => prev_data[18].ENA
strobe => prev_data[19].ENA
strobe => prev_data[20].ENA
strobe => prev_data[21].ENA
strobe => prev_data[22].ENA
strobe => prev_data[23].ENA
strobe => prev_data[24].ENA
strobe => prev_data[25].ENA
strobe => prev_data[26].ENA
strobe => prev_data[27].ENA
strobe => prev_data[28].ENA
strobe => prev_data[29].ENA
strobe => prev_data[30].ENA
strobe => prev_data[31].ENA
strobe => prev_data[32].ENA
strobe => prev_data[33].ENA
strobe => prev_data[34].ENA
strobe => prev_data[35].ENA
strobe => prev_data[36].ENA
strobe => prev_data[37].ENA
strobe => prev_data[38].ENA
strobe => out_data[0]~reg0.ENA
strobe => out_data[1]~reg0.ENA
strobe => out_data[2]~reg0.ENA
strobe => out_data[3]~reg0.ENA
strobe => out_data[4]~reg0.ENA
strobe => out_data[5]~reg0.ENA
strobe => out_data[6]~reg0.ENA
strobe => out_data[7]~reg0.ENA
strobe => out_data[8]~reg0.ENA
strobe => out_data[9]~reg0.ENA
strobe => out_data[10]~reg0.ENA
strobe => out_data[11]~reg0.ENA
strobe => out_data[12]~reg0.ENA
strobe => out_data[13]~reg0.ENA
strobe => out_data[14]~reg0.ENA
strobe => out_data[15]~reg0.ENA
strobe => out_data[16]~reg0.ENA
strobe => out_data[17]~reg0.ENA
strobe => out_data[18]~reg0.ENA
strobe => out_data[19]~reg0.ENA
strobe => out_data[20]~reg0.ENA
strobe => out_data[21]~reg0.ENA
strobe => out_data[22]~reg0.ENA
strobe => out_data[23]~reg0.ENA
strobe => out_data[24]~reg0.ENA
strobe => out_data[25]~reg0.ENA
strobe => out_data[26]~reg0.ENA
strobe => out_data[27]~reg0.ENA
strobe => out_data[28]~reg0.ENA
strobe => out_data[29]~reg0.ENA
strobe => out_data[30]~reg0.ENA
strobe => out_data[31]~reg0.ENA
strobe => out_data[32]~reg0.ENA
strobe => out_data[33]~reg0.ENA
strobe => out_data[34]~reg0.ENA
strobe => out_data[35]~reg0.ENA
strobe => out_data[36]~reg0.ENA
strobe => out_data[37]~reg0.ENA
strobe => out_data[38]~reg0.ENA
in_data[0] => Add0.IN78
in_data[0] => prev_data[0].DATAIN
in_data[1] => Add0.IN77
in_data[1] => prev_data[1].DATAIN
in_data[2] => Add0.IN76
in_data[2] => prev_data[2].DATAIN
in_data[3] => Add0.IN75
in_data[3] => prev_data[3].DATAIN
in_data[4] => Add0.IN74
in_data[4] => prev_data[4].DATAIN
in_data[5] => Add0.IN73
in_data[5] => prev_data[5].DATAIN
in_data[6] => Add0.IN72
in_data[6] => prev_data[6].DATAIN
in_data[7] => Add0.IN71
in_data[7] => prev_data[7].DATAIN
in_data[8] => Add0.IN70
in_data[8] => prev_data[8].DATAIN
in_data[9] => Add0.IN69
in_data[9] => prev_data[9].DATAIN
in_data[10] => Add0.IN68
in_data[10] => prev_data[10].DATAIN
in_data[11] => Add0.IN67
in_data[11] => prev_data[11].DATAIN
in_data[12] => Add0.IN66
in_data[12] => prev_data[12].DATAIN
in_data[13] => Add0.IN65
in_data[13] => prev_data[13].DATAIN
in_data[14] => Add0.IN64
in_data[14] => prev_data[14].DATAIN
in_data[15] => Add0.IN63
in_data[15] => prev_data[15].DATAIN
in_data[16] => Add0.IN62
in_data[16] => prev_data[16].DATAIN
in_data[17] => Add0.IN61
in_data[17] => prev_data[17].DATAIN
in_data[18] => Add0.IN60
in_data[18] => prev_data[18].DATAIN
in_data[19] => Add0.IN59
in_data[19] => prev_data[19].DATAIN
in_data[20] => Add0.IN58
in_data[20] => prev_data[20].DATAIN
in_data[21] => Add0.IN57
in_data[21] => prev_data[21].DATAIN
in_data[22] => Add0.IN56
in_data[22] => prev_data[22].DATAIN
in_data[23] => Add0.IN55
in_data[23] => prev_data[23].DATAIN
in_data[24] => Add0.IN54
in_data[24] => prev_data[24].DATAIN
in_data[25] => Add0.IN53
in_data[25] => prev_data[25].DATAIN
in_data[26] => Add0.IN52
in_data[26] => prev_data[26].DATAIN
in_data[27] => Add0.IN51
in_data[27] => prev_data[27].DATAIN
in_data[28] => Add0.IN50
in_data[28] => prev_data[28].DATAIN
in_data[29] => Add0.IN49
in_data[29] => prev_data[29].DATAIN
in_data[30] => Add0.IN48
in_data[30] => prev_data[30].DATAIN
in_data[31] => Add0.IN47
in_data[31] => prev_data[31].DATAIN
in_data[32] => Add0.IN46
in_data[32] => prev_data[32].DATAIN
in_data[33] => Add0.IN45
in_data[33] => prev_data[33].DATAIN
in_data[34] => Add0.IN44
in_data[34] => prev_data[34].DATAIN
in_data[35] => Add0.IN43
in_data[35] => prev_data[35].DATAIN
in_data[36] => Add0.IN42
in_data[36] => prev_data[36].DATAIN
in_data[37] => Add0.IN41
in_data[37] => prev_data[37].DATAIN
in_data[38] => Add0.IN40
in_data[38] => prev_data[38].DATAIN
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|trx|Receiver:inst9|memcic:memcic_inst_I
clock => clock.IN1
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => rdaddress.OUTPUTSELECT
in_strobe => rdaddress.OUTPUTSELECT
in_strobe => rdaddress.OUTPUTSELECT
in_strobe => rdaddress.OUTPUTSELECT
in_strobe => state.OUTPUTSELECT
in_strobe => state.OUTPUTSELECT
in_strobe => state.OUTPUTSELECT
out_strobe <= out_strobe~reg0.DB_MAX_OUTPUT_PORT_TYPE
in_data[0] => work_reg.DATAB
in_data[1] => work_reg.DATAB
in_data[2] => work_reg.DATAB
in_data[3] => work_reg.DATAB
in_data[4] => work_reg.DATAB
in_data[5] => work_reg.DATAB
in_data[6] => work_reg.DATAB
in_data[7] => work_reg.DATAB
in_data[8] => work_reg.DATAB
in_data[9] => work_reg.DATAB
in_data[10] => work_reg.DATAB
in_data[11] => work_reg.DATAB
in_data[12] => work_reg.DATAB
in_data[13] => work_reg.DATAB
in_data[14] => work_reg.DATAB
in_data[15] => work_reg.DATAB
in_data[16] => work_reg.DATAB
in_data[17] => work_reg.DATAB
in_data[18] => work_reg.DATAB
in_data[19] => work_reg.DATAB
in_data[20] => work_reg.DATAB
in_data[21] => work_reg.DATAB
in_data[22] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|trx|Receiver:inst9|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
data[50] => data[50].IN1
data[51] => data[51].IN1
data[52] => data[52].IN1
data[53] => data[53].IN1
data[54] => data[54].IN1
data[55] => data[55].IN1
data[56] => data[56].IN1
data[57] => data[57].IN1
data[58] => data[58].IN1
data[59] => data[59].IN1
data[60] => data[60].IN1
data[61] => data[61].IN1
data[62] => data[62].IN1
data[63] => data[63].IN1
data[64] => data[64].IN1
data[65] => data[65].IN1
data[66] => data[66].IN1
data[67] => data[67].IN1
data[68] => data[68].IN1
data[69] => data[69].IN1
data[70] => data[70].IN1
data[71] => data[71].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b
q[36] <= altsyncram:altsyncram_component.q_b
q[37] <= altsyncram:altsyncram_component.q_b
q[38] <= altsyncram:altsyncram_component.q_b
q[39] <= altsyncram:altsyncram_component.q_b
q[40] <= altsyncram:altsyncram_component.q_b
q[41] <= altsyncram:altsyncram_component.q_b
q[42] <= altsyncram:altsyncram_component.q_b
q[43] <= altsyncram:altsyncram_component.q_b
q[44] <= altsyncram:altsyncram_component.q_b
q[45] <= altsyncram:altsyncram_component.q_b
q[46] <= altsyncram:altsyncram_component.q_b
q[47] <= altsyncram:altsyncram_component.q_b
q[48] <= altsyncram:altsyncram_component.q_b
q[49] <= altsyncram:altsyncram_component.q_b
q[50] <= altsyncram:altsyncram_component.q_b
q[51] <= altsyncram:altsyncram_component.q_b
q[52] <= altsyncram:altsyncram_component.q_b
q[53] <= altsyncram:altsyncram_component.q_b
q[54] <= altsyncram:altsyncram_component.q_b
q[55] <= altsyncram:altsyncram_component.q_b
q[56] <= altsyncram:altsyncram_component.q_b
q[57] <= altsyncram:altsyncram_component.q_b
q[58] <= altsyncram:altsyncram_component.q_b
q[59] <= altsyncram:altsyncram_component.q_b
q[60] <= altsyncram:altsyncram_component.q_b
q[61] <= altsyncram:altsyncram_component.q_b
q[62] <= altsyncram:altsyncram_component.q_b
q[63] <= altsyncram:altsyncram_component.q_b
q[64] <= altsyncram:altsyncram_component.q_b
q[65] <= altsyncram:altsyncram_component.q_b
q[66] <= altsyncram:altsyncram_component.q_b
q[67] <= altsyncram:altsyncram_component.q_b
q[68] <= altsyncram:altsyncram_component.q_b
q[69] <= altsyncram:altsyncram_component.q_b
q[70] <= altsyncram:altsyncram_component.q_b
q[71] <= altsyncram:altsyncram_component.q_b


|trx|Receiver:inst9|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component
wren_a => altsyncram_7bp1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_7bp1:auto_generated.data_a[0]
data_a[1] => altsyncram_7bp1:auto_generated.data_a[1]
data_a[2] => altsyncram_7bp1:auto_generated.data_a[2]
data_a[3] => altsyncram_7bp1:auto_generated.data_a[3]
data_a[4] => altsyncram_7bp1:auto_generated.data_a[4]
data_a[5] => altsyncram_7bp1:auto_generated.data_a[5]
data_a[6] => altsyncram_7bp1:auto_generated.data_a[6]
data_a[7] => altsyncram_7bp1:auto_generated.data_a[7]
data_a[8] => altsyncram_7bp1:auto_generated.data_a[8]
data_a[9] => altsyncram_7bp1:auto_generated.data_a[9]
data_a[10] => altsyncram_7bp1:auto_generated.data_a[10]
data_a[11] => altsyncram_7bp1:auto_generated.data_a[11]
data_a[12] => altsyncram_7bp1:auto_generated.data_a[12]
data_a[13] => altsyncram_7bp1:auto_generated.data_a[13]
data_a[14] => altsyncram_7bp1:auto_generated.data_a[14]
data_a[15] => altsyncram_7bp1:auto_generated.data_a[15]
data_a[16] => altsyncram_7bp1:auto_generated.data_a[16]
data_a[17] => altsyncram_7bp1:auto_generated.data_a[17]
data_a[18] => altsyncram_7bp1:auto_generated.data_a[18]
data_a[19] => altsyncram_7bp1:auto_generated.data_a[19]
data_a[20] => altsyncram_7bp1:auto_generated.data_a[20]
data_a[21] => altsyncram_7bp1:auto_generated.data_a[21]
data_a[22] => altsyncram_7bp1:auto_generated.data_a[22]
data_a[23] => altsyncram_7bp1:auto_generated.data_a[23]
data_a[24] => altsyncram_7bp1:auto_generated.data_a[24]
data_a[25] => altsyncram_7bp1:auto_generated.data_a[25]
data_a[26] => altsyncram_7bp1:auto_generated.data_a[26]
data_a[27] => altsyncram_7bp1:auto_generated.data_a[27]
data_a[28] => altsyncram_7bp1:auto_generated.data_a[28]
data_a[29] => altsyncram_7bp1:auto_generated.data_a[29]
data_a[30] => altsyncram_7bp1:auto_generated.data_a[30]
data_a[31] => altsyncram_7bp1:auto_generated.data_a[31]
data_a[32] => altsyncram_7bp1:auto_generated.data_a[32]
data_a[33] => altsyncram_7bp1:auto_generated.data_a[33]
data_a[34] => altsyncram_7bp1:auto_generated.data_a[34]
data_a[35] => altsyncram_7bp1:auto_generated.data_a[35]
data_a[36] => altsyncram_7bp1:auto_generated.data_a[36]
data_a[37] => altsyncram_7bp1:auto_generated.data_a[37]
data_a[38] => altsyncram_7bp1:auto_generated.data_a[38]
data_a[39] => altsyncram_7bp1:auto_generated.data_a[39]
data_a[40] => altsyncram_7bp1:auto_generated.data_a[40]
data_a[41] => altsyncram_7bp1:auto_generated.data_a[41]
data_a[42] => altsyncram_7bp1:auto_generated.data_a[42]
data_a[43] => altsyncram_7bp1:auto_generated.data_a[43]
data_a[44] => altsyncram_7bp1:auto_generated.data_a[44]
data_a[45] => altsyncram_7bp1:auto_generated.data_a[45]
data_a[46] => altsyncram_7bp1:auto_generated.data_a[46]
data_a[47] => altsyncram_7bp1:auto_generated.data_a[47]
data_a[48] => altsyncram_7bp1:auto_generated.data_a[48]
data_a[49] => altsyncram_7bp1:auto_generated.data_a[49]
data_a[50] => altsyncram_7bp1:auto_generated.data_a[50]
data_a[51] => altsyncram_7bp1:auto_generated.data_a[51]
data_a[52] => altsyncram_7bp1:auto_generated.data_a[52]
data_a[53] => altsyncram_7bp1:auto_generated.data_a[53]
data_a[54] => altsyncram_7bp1:auto_generated.data_a[54]
data_a[55] => altsyncram_7bp1:auto_generated.data_a[55]
data_a[56] => altsyncram_7bp1:auto_generated.data_a[56]
data_a[57] => altsyncram_7bp1:auto_generated.data_a[57]
data_a[58] => altsyncram_7bp1:auto_generated.data_a[58]
data_a[59] => altsyncram_7bp1:auto_generated.data_a[59]
data_a[60] => altsyncram_7bp1:auto_generated.data_a[60]
data_a[61] => altsyncram_7bp1:auto_generated.data_a[61]
data_a[62] => altsyncram_7bp1:auto_generated.data_a[62]
data_a[63] => altsyncram_7bp1:auto_generated.data_a[63]
data_a[64] => altsyncram_7bp1:auto_generated.data_a[64]
data_a[65] => altsyncram_7bp1:auto_generated.data_a[65]
data_a[66] => altsyncram_7bp1:auto_generated.data_a[66]
data_a[67] => altsyncram_7bp1:auto_generated.data_a[67]
data_a[68] => altsyncram_7bp1:auto_generated.data_a[68]
data_a[69] => altsyncram_7bp1:auto_generated.data_a[69]
data_a[70] => altsyncram_7bp1:auto_generated.data_a[70]
data_a[71] => altsyncram_7bp1:auto_generated.data_a[71]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
data_b[36] => ~NO_FANOUT~
data_b[37] => ~NO_FANOUT~
data_b[38] => ~NO_FANOUT~
data_b[39] => ~NO_FANOUT~
data_b[40] => ~NO_FANOUT~
data_b[41] => ~NO_FANOUT~
data_b[42] => ~NO_FANOUT~
data_b[43] => ~NO_FANOUT~
data_b[44] => ~NO_FANOUT~
data_b[45] => ~NO_FANOUT~
data_b[46] => ~NO_FANOUT~
data_b[47] => ~NO_FANOUT~
data_b[48] => ~NO_FANOUT~
data_b[49] => ~NO_FANOUT~
data_b[50] => ~NO_FANOUT~
data_b[51] => ~NO_FANOUT~
data_b[52] => ~NO_FANOUT~
data_b[53] => ~NO_FANOUT~
data_b[54] => ~NO_FANOUT~
data_b[55] => ~NO_FANOUT~
data_b[56] => ~NO_FANOUT~
data_b[57] => ~NO_FANOUT~
data_b[58] => ~NO_FANOUT~
data_b[59] => ~NO_FANOUT~
data_b[60] => ~NO_FANOUT~
data_b[61] => ~NO_FANOUT~
data_b[62] => ~NO_FANOUT~
data_b[63] => ~NO_FANOUT~
data_b[64] => ~NO_FANOUT~
data_b[65] => ~NO_FANOUT~
data_b[66] => ~NO_FANOUT~
data_b[67] => ~NO_FANOUT~
data_b[68] => ~NO_FANOUT~
data_b[69] => ~NO_FANOUT~
data_b[70] => ~NO_FANOUT~
data_b[71] => ~NO_FANOUT~
address_a[0] => altsyncram_7bp1:auto_generated.address_a[0]
address_a[1] => altsyncram_7bp1:auto_generated.address_a[1]
address_a[2] => altsyncram_7bp1:auto_generated.address_a[2]
address_a[3] => altsyncram_7bp1:auto_generated.address_a[3]
address_a[4] => altsyncram_7bp1:auto_generated.address_a[4]
address_b[0] => altsyncram_7bp1:auto_generated.address_b[0]
address_b[1] => altsyncram_7bp1:auto_generated.address_b[1]
address_b[2] => altsyncram_7bp1:auto_generated.address_b[2]
address_b[3] => altsyncram_7bp1:auto_generated.address_b[3]
address_b[4] => altsyncram_7bp1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7bp1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_a[36] <= <GND>
q_a[37] <= <GND>
q_a[38] <= <GND>
q_a[39] <= <GND>
q_a[40] <= <GND>
q_a[41] <= <GND>
q_a[42] <= <GND>
q_a[43] <= <GND>
q_a[44] <= <GND>
q_a[45] <= <GND>
q_a[46] <= <GND>
q_a[47] <= <GND>
q_a[48] <= <GND>
q_a[49] <= <GND>
q_a[50] <= <GND>
q_a[51] <= <GND>
q_a[52] <= <GND>
q_a[53] <= <GND>
q_a[54] <= <GND>
q_a[55] <= <GND>
q_a[56] <= <GND>
q_a[57] <= <GND>
q_a[58] <= <GND>
q_a[59] <= <GND>
q_a[60] <= <GND>
q_a[61] <= <GND>
q_a[62] <= <GND>
q_a[63] <= <GND>
q_a[64] <= <GND>
q_a[65] <= <GND>
q_a[66] <= <GND>
q_a[67] <= <GND>
q_a[68] <= <GND>
q_a[69] <= <GND>
q_a[70] <= <GND>
q_a[71] <= <GND>
q_b[0] <= altsyncram_7bp1:auto_generated.q_b[0]
q_b[1] <= altsyncram_7bp1:auto_generated.q_b[1]
q_b[2] <= altsyncram_7bp1:auto_generated.q_b[2]
q_b[3] <= altsyncram_7bp1:auto_generated.q_b[3]
q_b[4] <= altsyncram_7bp1:auto_generated.q_b[4]
q_b[5] <= altsyncram_7bp1:auto_generated.q_b[5]
q_b[6] <= altsyncram_7bp1:auto_generated.q_b[6]
q_b[7] <= altsyncram_7bp1:auto_generated.q_b[7]
q_b[8] <= altsyncram_7bp1:auto_generated.q_b[8]
q_b[9] <= altsyncram_7bp1:auto_generated.q_b[9]
q_b[10] <= altsyncram_7bp1:auto_generated.q_b[10]
q_b[11] <= altsyncram_7bp1:auto_generated.q_b[11]
q_b[12] <= altsyncram_7bp1:auto_generated.q_b[12]
q_b[13] <= altsyncram_7bp1:auto_generated.q_b[13]
q_b[14] <= altsyncram_7bp1:auto_generated.q_b[14]
q_b[15] <= altsyncram_7bp1:auto_generated.q_b[15]
q_b[16] <= altsyncram_7bp1:auto_generated.q_b[16]
q_b[17] <= altsyncram_7bp1:auto_generated.q_b[17]
q_b[18] <= altsyncram_7bp1:auto_generated.q_b[18]
q_b[19] <= altsyncram_7bp1:auto_generated.q_b[19]
q_b[20] <= altsyncram_7bp1:auto_generated.q_b[20]
q_b[21] <= altsyncram_7bp1:auto_generated.q_b[21]
q_b[22] <= altsyncram_7bp1:auto_generated.q_b[22]
q_b[23] <= altsyncram_7bp1:auto_generated.q_b[23]
q_b[24] <= altsyncram_7bp1:auto_generated.q_b[24]
q_b[25] <= altsyncram_7bp1:auto_generated.q_b[25]
q_b[26] <= altsyncram_7bp1:auto_generated.q_b[26]
q_b[27] <= altsyncram_7bp1:auto_generated.q_b[27]
q_b[28] <= altsyncram_7bp1:auto_generated.q_b[28]
q_b[29] <= altsyncram_7bp1:auto_generated.q_b[29]
q_b[30] <= altsyncram_7bp1:auto_generated.q_b[30]
q_b[31] <= altsyncram_7bp1:auto_generated.q_b[31]
q_b[32] <= altsyncram_7bp1:auto_generated.q_b[32]
q_b[33] <= altsyncram_7bp1:auto_generated.q_b[33]
q_b[34] <= altsyncram_7bp1:auto_generated.q_b[34]
q_b[35] <= altsyncram_7bp1:auto_generated.q_b[35]
q_b[36] <= altsyncram_7bp1:auto_generated.q_b[36]
q_b[37] <= altsyncram_7bp1:auto_generated.q_b[37]
q_b[38] <= altsyncram_7bp1:auto_generated.q_b[38]
q_b[39] <= altsyncram_7bp1:auto_generated.q_b[39]
q_b[40] <= altsyncram_7bp1:auto_generated.q_b[40]
q_b[41] <= altsyncram_7bp1:auto_generated.q_b[41]
q_b[42] <= altsyncram_7bp1:auto_generated.q_b[42]
q_b[43] <= altsyncram_7bp1:auto_generated.q_b[43]
q_b[44] <= altsyncram_7bp1:auto_generated.q_b[44]
q_b[45] <= altsyncram_7bp1:auto_generated.q_b[45]
q_b[46] <= altsyncram_7bp1:auto_generated.q_b[46]
q_b[47] <= altsyncram_7bp1:auto_generated.q_b[47]
q_b[48] <= altsyncram_7bp1:auto_generated.q_b[48]
q_b[49] <= altsyncram_7bp1:auto_generated.q_b[49]
q_b[50] <= altsyncram_7bp1:auto_generated.q_b[50]
q_b[51] <= altsyncram_7bp1:auto_generated.q_b[51]
q_b[52] <= altsyncram_7bp1:auto_generated.q_b[52]
q_b[53] <= altsyncram_7bp1:auto_generated.q_b[53]
q_b[54] <= altsyncram_7bp1:auto_generated.q_b[54]
q_b[55] <= altsyncram_7bp1:auto_generated.q_b[55]
q_b[56] <= altsyncram_7bp1:auto_generated.q_b[56]
q_b[57] <= altsyncram_7bp1:auto_generated.q_b[57]
q_b[58] <= altsyncram_7bp1:auto_generated.q_b[58]
q_b[59] <= altsyncram_7bp1:auto_generated.q_b[59]
q_b[60] <= altsyncram_7bp1:auto_generated.q_b[60]
q_b[61] <= altsyncram_7bp1:auto_generated.q_b[61]
q_b[62] <= altsyncram_7bp1:auto_generated.q_b[62]
q_b[63] <= altsyncram_7bp1:auto_generated.q_b[63]
q_b[64] <= altsyncram_7bp1:auto_generated.q_b[64]
q_b[65] <= altsyncram_7bp1:auto_generated.q_b[65]
q_b[66] <= altsyncram_7bp1:auto_generated.q_b[66]
q_b[67] <= altsyncram_7bp1:auto_generated.q_b[67]
q_b[68] <= altsyncram_7bp1:auto_generated.q_b[68]
q_b[69] <= altsyncram_7bp1:auto_generated.q_b[69]
q_b[70] <= altsyncram_7bp1:auto_generated.q_b[70]
q_b[71] <= altsyncram_7bp1:auto_generated.q_b[71]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|trx|Receiver:inst9|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[0] => ram_block1a64.PORTBADDR
address_b[0] => ram_block1a65.PORTBADDR
address_b[0] => ram_block1a66.PORTBADDR
address_b[0] => ram_block1a67.PORTBADDR
address_b[0] => ram_block1a68.PORTBADDR
address_b[0] => ram_block1a69.PORTBADDR
address_b[0] => ram_block1a70.PORTBADDR
address_b[0] => ram_block1a71.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[1] => ram_block1a64.PORTBADDR1
address_b[1] => ram_block1a65.PORTBADDR1
address_b[1] => ram_block1a66.PORTBADDR1
address_b[1] => ram_block1a67.PORTBADDR1
address_b[1] => ram_block1a68.PORTBADDR1
address_b[1] => ram_block1a69.PORTBADDR1
address_b[1] => ram_block1a70.PORTBADDR1
address_b[1] => ram_block1a71.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[2] => ram_block1a64.PORTBADDR2
address_b[2] => ram_block1a65.PORTBADDR2
address_b[2] => ram_block1a66.PORTBADDR2
address_b[2] => ram_block1a67.PORTBADDR2
address_b[2] => ram_block1a68.PORTBADDR2
address_b[2] => ram_block1a69.PORTBADDR2
address_b[2] => ram_block1a70.PORTBADDR2
address_b[2] => ram_block1a71.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[3] => ram_block1a64.PORTBADDR3
address_b[3] => ram_block1a65.PORTBADDR3
address_b[3] => ram_block1a66.PORTBADDR3
address_b[3] => ram_block1a67.PORTBADDR3
address_b[3] => ram_block1a68.PORTBADDR3
address_b[3] => ram_block1a69.PORTBADDR3
address_b[3] => ram_block1a70.PORTBADDR3
address_b[3] => ram_block1a71.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[4] => ram_block1a64.PORTBADDR4
address_b[4] => ram_block1a65.PORTBADDR4
address_b[4] => ram_block1a66.PORTBADDR4
address_b[4] => ram_block1a67.PORTBADDR4
address_b[4] => ram_block1a68.PORTBADDR4
address_b[4] => ram_block1a69.PORTBADDR4
address_b[4] => ram_block1a70.PORTBADDR4
address_b[4] => ram_block1a71.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a36.CLK1
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a37.CLK1
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a38.CLK1
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a39.CLK1
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a40.CLK1
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a41.CLK1
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a42.CLK1
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a43.CLK1
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a44.CLK1
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a45.CLK1
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a46.CLK1
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a47.CLK1
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a48.CLK1
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a49.CLK1
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a50.CLK1
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a51.CLK1
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a52.CLK1
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a53.CLK1
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a54.CLK1
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a55.CLK1
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a56.CLK1
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a57.CLK1
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a58.CLK1
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a59.CLK1
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a60.CLK1
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a61.CLK1
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a62.CLK1
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a63.CLK1
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a64.CLK1
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a65.CLK1
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a66.CLK1
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a67.CLK1
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a68.CLK1
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a69.CLK1
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a70.CLK1
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a71.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
data_a[64] => ram_block1a64.PORTADATAIN
data_a[65] => ram_block1a65.PORTADATAIN
data_a[66] => ram_block1a66.PORTADATAIN
data_a[67] => ram_block1a67.PORTADATAIN
data_a[68] => ram_block1a68.PORTADATAIN
data_a[69] => ram_block1a69.PORTADATAIN
data_a[70] => ram_block1a70.PORTADATAIN
data_a[71] => ram_block1a71.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
q_b[56] <= ram_block1a56.PORTBDATAOUT
q_b[57] <= ram_block1a57.PORTBDATAOUT
q_b[58] <= ram_block1a58.PORTBDATAOUT
q_b[59] <= ram_block1a59.PORTBDATAOUT
q_b[60] <= ram_block1a60.PORTBDATAOUT
q_b[61] <= ram_block1a61.PORTBDATAOUT
q_b[62] <= ram_block1a62.PORTBDATAOUT
q_b[63] <= ram_block1a63.PORTBDATAOUT
q_b[64] <= ram_block1a64.PORTBDATAOUT
q_b[65] <= ram_block1a65.PORTBDATAOUT
q_b[66] <= ram_block1a66.PORTBDATAOUT
q_b[67] <= ram_block1a67.PORTBDATAOUT
q_b[68] <= ram_block1a68.PORTBDATAOUT
q_b[69] <= ram_block1a69.PORTBDATAOUT
q_b[70] <= ram_block1a70.PORTBDATAOUT
q_b[71] <= ram_block1a71.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a40.ENA0
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a41.ENA0
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a42.ENA0
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a43.ENA0
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a44.ENA0
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a45.ENA0
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a46.ENA0
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a47.ENA0
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a48.ENA0
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a49.ENA0
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a50.ENA0
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a51.ENA0
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a52.ENA0
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a53.ENA0
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a54.ENA0
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a55.ENA0
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a56.ENA0
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a57.ENA0
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a58.ENA0
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a59.ENA0
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a60.ENA0
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a61.ENA0
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a62.ENA0
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a63.ENA0
wren_a => ram_block1a64.PORTAWE
wren_a => ram_block1a64.ENA0
wren_a => ram_block1a65.PORTAWE
wren_a => ram_block1a65.ENA0
wren_a => ram_block1a66.PORTAWE
wren_a => ram_block1a66.ENA0
wren_a => ram_block1a67.PORTAWE
wren_a => ram_block1a67.ENA0
wren_a => ram_block1a68.PORTAWE
wren_a => ram_block1a68.ENA0
wren_a => ram_block1a69.PORTAWE
wren_a => ram_block1a69.ENA0
wren_a => ram_block1a70.PORTAWE
wren_a => ram_block1a70.ENA0
wren_a => ram_block1a71.PORTAWE
wren_a => ram_block1a71.ENA0


|trx|Receiver:inst9|memcic:memcic_inst_Q
clock => clock.IN1
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => work_reg.OUTPUTSELECT
in_strobe => rdaddress.OUTPUTSELECT
in_strobe => rdaddress.OUTPUTSELECT
in_strobe => rdaddress.OUTPUTSELECT
in_strobe => rdaddress.OUTPUTSELECT
in_strobe => state.OUTPUTSELECT
in_strobe => state.OUTPUTSELECT
in_strobe => state.OUTPUTSELECT
out_strobe <= out_strobe~reg0.DB_MAX_OUTPUT_PORT_TYPE
in_data[0] => work_reg.DATAB
in_data[1] => work_reg.DATAB
in_data[2] => work_reg.DATAB
in_data[3] => work_reg.DATAB
in_data[4] => work_reg.DATAB
in_data[5] => work_reg.DATAB
in_data[6] => work_reg.DATAB
in_data[7] => work_reg.DATAB
in_data[8] => work_reg.DATAB
in_data[9] => work_reg.DATAB
in_data[10] => work_reg.DATAB
in_data[11] => work_reg.DATAB
in_data[12] => work_reg.DATAB
in_data[13] => work_reg.DATAB
in_data[14] => work_reg.DATAB
in_data[15] => work_reg.DATAB
in_data[16] => work_reg.DATAB
in_data[17] => work_reg.DATAB
in_data[18] => work_reg.DATAB
in_data[19] => work_reg.DATAB
in_data[20] => work_reg.DATAB
in_data[21] => work_reg.DATAB
in_data[22] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
in_data[23] => work_reg.DATAB
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|trx|Receiver:inst9|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
data[50] => data[50].IN1
data[51] => data[51].IN1
data[52] => data[52].IN1
data[53] => data[53].IN1
data[54] => data[54].IN1
data[55] => data[55].IN1
data[56] => data[56].IN1
data[57] => data[57].IN1
data[58] => data[58].IN1
data[59] => data[59].IN1
data[60] => data[60].IN1
data[61] => data[61].IN1
data[62] => data[62].IN1
data[63] => data[63].IN1
data[64] => data[64].IN1
data[65] => data[65].IN1
data[66] => data[66].IN1
data[67] => data[67].IN1
data[68] => data[68].IN1
data[69] => data[69].IN1
data[70] => data[70].IN1
data[71] => data[71].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b
q[36] <= altsyncram:altsyncram_component.q_b
q[37] <= altsyncram:altsyncram_component.q_b
q[38] <= altsyncram:altsyncram_component.q_b
q[39] <= altsyncram:altsyncram_component.q_b
q[40] <= altsyncram:altsyncram_component.q_b
q[41] <= altsyncram:altsyncram_component.q_b
q[42] <= altsyncram:altsyncram_component.q_b
q[43] <= altsyncram:altsyncram_component.q_b
q[44] <= altsyncram:altsyncram_component.q_b
q[45] <= altsyncram:altsyncram_component.q_b
q[46] <= altsyncram:altsyncram_component.q_b
q[47] <= altsyncram:altsyncram_component.q_b
q[48] <= altsyncram:altsyncram_component.q_b
q[49] <= altsyncram:altsyncram_component.q_b
q[50] <= altsyncram:altsyncram_component.q_b
q[51] <= altsyncram:altsyncram_component.q_b
q[52] <= altsyncram:altsyncram_component.q_b
q[53] <= altsyncram:altsyncram_component.q_b
q[54] <= altsyncram:altsyncram_component.q_b
q[55] <= altsyncram:altsyncram_component.q_b
q[56] <= altsyncram:altsyncram_component.q_b
q[57] <= altsyncram:altsyncram_component.q_b
q[58] <= altsyncram:altsyncram_component.q_b
q[59] <= altsyncram:altsyncram_component.q_b
q[60] <= altsyncram:altsyncram_component.q_b
q[61] <= altsyncram:altsyncram_component.q_b
q[62] <= altsyncram:altsyncram_component.q_b
q[63] <= altsyncram:altsyncram_component.q_b
q[64] <= altsyncram:altsyncram_component.q_b
q[65] <= altsyncram:altsyncram_component.q_b
q[66] <= altsyncram:altsyncram_component.q_b
q[67] <= altsyncram:altsyncram_component.q_b
q[68] <= altsyncram:altsyncram_component.q_b
q[69] <= altsyncram:altsyncram_component.q_b
q[70] <= altsyncram:altsyncram_component.q_b
q[71] <= altsyncram:altsyncram_component.q_b


|trx|Receiver:inst9|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component
wren_a => altsyncram_7bp1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_7bp1:auto_generated.data_a[0]
data_a[1] => altsyncram_7bp1:auto_generated.data_a[1]
data_a[2] => altsyncram_7bp1:auto_generated.data_a[2]
data_a[3] => altsyncram_7bp1:auto_generated.data_a[3]
data_a[4] => altsyncram_7bp1:auto_generated.data_a[4]
data_a[5] => altsyncram_7bp1:auto_generated.data_a[5]
data_a[6] => altsyncram_7bp1:auto_generated.data_a[6]
data_a[7] => altsyncram_7bp1:auto_generated.data_a[7]
data_a[8] => altsyncram_7bp1:auto_generated.data_a[8]
data_a[9] => altsyncram_7bp1:auto_generated.data_a[9]
data_a[10] => altsyncram_7bp1:auto_generated.data_a[10]
data_a[11] => altsyncram_7bp1:auto_generated.data_a[11]
data_a[12] => altsyncram_7bp1:auto_generated.data_a[12]
data_a[13] => altsyncram_7bp1:auto_generated.data_a[13]
data_a[14] => altsyncram_7bp1:auto_generated.data_a[14]
data_a[15] => altsyncram_7bp1:auto_generated.data_a[15]
data_a[16] => altsyncram_7bp1:auto_generated.data_a[16]
data_a[17] => altsyncram_7bp1:auto_generated.data_a[17]
data_a[18] => altsyncram_7bp1:auto_generated.data_a[18]
data_a[19] => altsyncram_7bp1:auto_generated.data_a[19]
data_a[20] => altsyncram_7bp1:auto_generated.data_a[20]
data_a[21] => altsyncram_7bp1:auto_generated.data_a[21]
data_a[22] => altsyncram_7bp1:auto_generated.data_a[22]
data_a[23] => altsyncram_7bp1:auto_generated.data_a[23]
data_a[24] => altsyncram_7bp1:auto_generated.data_a[24]
data_a[25] => altsyncram_7bp1:auto_generated.data_a[25]
data_a[26] => altsyncram_7bp1:auto_generated.data_a[26]
data_a[27] => altsyncram_7bp1:auto_generated.data_a[27]
data_a[28] => altsyncram_7bp1:auto_generated.data_a[28]
data_a[29] => altsyncram_7bp1:auto_generated.data_a[29]
data_a[30] => altsyncram_7bp1:auto_generated.data_a[30]
data_a[31] => altsyncram_7bp1:auto_generated.data_a[31]
data_a[32] => altsyncram_7bp1:auto_generated.data_a[32]
data_a[33] => altsyncram_7bp1:auto_generated.data_a[33]
data_a[34] => altsyncram_7bp1:auto_generated.data_a[34]
data_a[35] => altsyncram_7bp1:auto_generated.data_a[35]
data_a[36] => altsyncram_7bp1:auto_generated.data_a[36]
data_a[37] => altsyncram_7bp1:auto_generated.data_a[37]
data_a[38] => altsyncram_7bp1:auto_generated.data_a[38]
data_a[39] => altsyncram_7bp1:auto_generated.data_a[39]
data_a[40] => altsyncram_7bp1:auto_generated.data_a[40]
data_a[41] => altsyncram_7bp1:auto_generated.data_a[41]
data_a[42] => altsyncram_7bp1:auto_generated.data_a[42]
data_a[43] => altsyncram_7bp1:auto_generated.data_a[43]
data_a[44] => altsyncram_7bp1:auto_generated.data_a[44]
data_a[45] => altsyncram_7bp1:auto_generated.data_a[45]
data_a[46] => altsyncram_7bp1:auto_generated.data_a[46]
data_a[47] => altsyncram_7bp1:auto_generated.data_a[47]
data_a[48] => altsyncram_7bp1:auto_generated.data_a[48]
data_a[49] => altsyncram_7bp1:auto_generated.data_a[49]
data_a[50] => altsyncram_7bp1:auto_generated.data_a[50]
data_a[51] => altsyncram_7bp1:auto_generated.data_a[51]
data_a[52] => altsyncram_7bp1:auto_generated.data_a[52]
data_a[53] => altsyncram_7bp1:auto_generated.data_a[53]
data_a[54] => altsyncram_7bp1:auto_generated.data_a[54]
data_a[55] => altsyncram_7bp1:auto_generated.data_a[55]
data_a[56] => altsyncram_7bp1:auto_generated.data_a[56]
data_a[57] => altsyncram_7bp1:auto_generated.data_a[57]
data_a[58] => altsyncram_7bp1:auto_generated.data_a[58]
data_a[59] => altsyncram_7bp1:auto_generated.data_a[59]
data_a[60] => altsyncram_7bp1:auto_generated.data_a[60]
data_a[61] => altsyncram_7bp1:auto_generated.data_a[61]
data_a[62] => altsyncram_7bp1:auto_generated.data_a[62]
data_a[63] => altsyncram_7bp1:auto_generated.data_a[63]
data_a[64] => altsyncram_7bp1:auto_generated.data_a[64]
data_a[65] => altsyncram_7bp1:auto_generated.data_a[65]
data_a[66] => altsyncram_7bp1:auto_generated.data_a[66]
data_a[67] => altsyncram_7bp1:auto_generated.data_a[67]
data_a[68] => altsyncram_7bp1:auto_generated.data_a[68]
data_a[69] => altsyncram_7bp1:auto_generated.data_a[69]
data_a[70] => altsyncram_7bp1:auto_generated.data_a[70]
data_a[71] => altsyncram_7bp1:auto_generated.data_a[71]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
data_b[36] => ~NO_FANOUT~
data_b[37] => ~NO_FANOUT~
data_b[38] => ~NO_FANOUT~
data_b[39] => ~NO_FANOUT~
data_b[40] => ~NO_FANOUT~
data_b[41] => ~NO_FANOUT~
data_b[42] => ~NO_FANOUT~
data_b[43] => ~NO_FANOUT~
data_b[44] => ~NO_FANOUT~
data_b[45] => ~NO_FANOUT~
data_b[46] => ~NO_FANOUT~
data_b[47] => ~NO_FANOUT~
data_b[48] => ~NO_FANOUT~
data_b[49] => ~NO_FANOUT~
data_b[50] => ~NO_FANOUT~
data_b[51] => ~NO_FANOUT~
data_b[52] => ~NO_FANOUT~
data_b[53] => ~NO_FANOUT~
data_b[54] => ~NO_FANOUT~
data_b[55] => ~NO_FANOUT~
data_b[56] => ~NO_FANOUT~
data_b[57] => ~NO_FANOUT~
data_b[58] => ~NO_FANOUT~
data_b[59] => ~NO_FANOUT~
data_b[60] => ~NO_FANOUT~
data_b[61] => ~NO_FANOUT~
data_b[62] => ~NO_FANOUT~
data_b[63] => ~NO_FANOUT~
data_b[64] => ~NO_FANOUT~
data_b[65] => ~NO_FANOUT~
data_b[66] => ~NO_FANOUT~
data_b[67] => ~NO_FANOUT~
data_b[68] => ~NO_FANOUT~
data_b[69] => ~NO_FANOUT~
data_b[70] => ~NO_FANOUT~
data_b[71] => ~NO_FANOUT~
address_a[0] => altsyncram_7bp1:auto_generated.address_a[0]
address_a[1] => altsyncram_7bp1:auto_generated.address_a[1]
address_a[2] => altsyncram_7bp1:auto_generated.address_a[2]
address_a[3] => altsyncram_7bp1:auto_generated.address_a[3]
address_a[4] => altsyncram_7bp1:auto_generated.address_a[4]
address_b[0] => altsyncram_7bp1:auto_generated.address_b[0]
address_b[1] => altsyncram_7bp1:auto_generated.address_b[1]
address_b[2] => altsyncram_7bp1:auto_generated.address_b[2]
address_b[3] => altsyncram_7bp1:auto_generated.address_b[3]
address_b[4] => altsyncram_7bp1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7bp1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_a[36] <= <GND>
q_a[37] <= <GND>
q_a[38] <= <GND>
q_a[39] <= <GND>
q_a[40] <= <GND>
q_a[41] <= <GND>
q_a[42] <= <GND>
q_a[43] <= <GND>
q_a[44] <= <GND>
q_a[45] <= <GND>
q_a[46] <= <GND>
q_a[47] <= <GND>
q_a[48] <= <GND>
q_a[49] <= <GND>
q_a[50] <= <GND>
q_a[51] <= <GND>
q_a[52] <= <GND>
q_a[53] <= <GND>
q_a[54] <= <GND>
q_a[55] <= <GND>
q_a[56] <= <GND>
q_a[57] <= <GND>
q_a[58] <= <GND>
q_a[59] <= <GND>
q_a[60] <= <GND>
q_a[61] <= <GND>
q_a[62] <= <GND>
q_a[63] <= <GND>
q_a[64] <= <GND>
q_a[65] <= <GND>
q_a[66] <= <GND>
q_a[67] <= <GND>
q_a[68] <= <GND>
q_a[69] <= <GND>
q_a[70] <= <GND>
q_a[71] <= <GND>
q_b[0] <= altsyncram_7bp1:auto_generated.q_b[0]
q_b[1] <= altsyncram_7bp1:auto_generated.q_b[1]
q_b[2] <= altsyncram_7bp1:auto_generated.q_b[2]
q_b[3] <= altsyncram_7bp1:auto_generated.q_b[3]
q_b[4] <= altsyncram_7bp1:auto_generated.q_b[4]
q_b[5] <= altsyncram_7bp1:auto_generated.q_b[5]
q_b[6] <= altsyncram_7bp1:auto_generated.q_b[6]
q_b[7] <= altsyncram_7bp1:auto_generated.q_b[7]
q_b[8] <= altsyncram_7bp1:auto_generated.q_b[8]
q_b[9] <= altsyncram_7bp1:auto_generated.q_b[9]
q_b[10] <= altsyncram_7bp1:auto_generated.q_b[10]
q_b[11] <= altsyncram_7bp1:auto_generated.q_b[11]
q_b[12] <= altsyncram_7bp1:auto_generated.q_b[12]
q_b[13] <= altsyncram_7bp1:auto_generated.q_b[13]
q_b[14] <= altsyncram_7bp1:auto_generated.q_b[14]
q_b[15] <= altsyncram_7bp1:auto_generated.q_b[15]
q_b[16] <= altsyncram_7bp1:auto_generated.q_b[16]
q_b[17] <= altsyncram_7bp1:auto_generated.q_b[17]
q_b[18] <= altsyncram_7bp1:auto_generated.q_b[18]
q_b[19] <= altsyncram_7bp1:auto_generated.q_b[19]
q_b[20] <= altsyncram_7bp1:auto_generated.q_b[20]
q_b[21] <= altsyncram_7bp1:auto_generated.q_b[21]
q_b[22] <= altsyncram_7bp1:auto_generated.q_b[22]
q_b[23] <= altsyncram_7bp1:auto_generated.q_b[23]
q_b[24] <= altsyncram_7bp1:auto_generated.q_b[24]
q_b[25] <= altsyncram_7bp1:auto_generated.q_b[25]
q_b[26] <= altsyncram_7bp1:auto_generated.q_b[26]
q_b[27] <= altsyncram_7bp1:auto_generated.q_b[27]
q_b[28] <= altsyncram_7bp1:auto_generated.q_b[28]
q_b[29] <= altsyncram_7bp1:auto_generated.q_b[29]
q_b[30] <= altsyncram_7bp1:auto_generated.q_b[30]
q_b[31] <= altsyncram_7bp1:auto_generated.q_b[31]
q_b[32] <= altsyncram_7bp1:auto_generated.q_b[32]
q_b[33] <= altsyncram_7bp1:auto_generated.q_b[33]
q_b[34] <= altsyncram_7bp1:auto_generated.q_b[34]
q_b[35] <= altsyncram_7bp1:auto_generated.q_b[35]
q_b[36] <= altsyncram_7bp1:auto_generated.q_b[36]
q_b[37] <= altsyncram_7bp1:auto_generated.q_b[37]
q_b[38] <= altsyncram_7bp1:auto_generated.q_b[38]
q_b[39] <= altsyncram_7bp1:auto_generated.q_b[39]
q_b[40] <= altsyncram_7bp1:auto_generated.q_b[40]
q_b[41] <= altsyncram_7bp1:auto_generated.q_b[41]
q_b[42] <= altsyncram_7bp1:auto_generated.q_b[42]
q_b[43] <= altsyncram_7bp1:auto_generated.q_b[43]
q_b[44] <= altsyncram_7bp1:auto_generated.q_b[44]
q_b[45] <= altsyncram_7bp1:auto_generated.q_b[45]
q_b[46] <= altsyncram_7bp1:auto_generated.q_b[46]
q_b[47] <= altsyncram_7bp1:auto_generated.q_b[47]
q_b[48] <= altsyncram_7bp1:auto_generated.q_b[48]
q_b[49] <= altsyncram_7bp1:auto_generated.q_b[49]
q_b[50] <= altsyncram_7bp1:auto_generated.q_b[50]
q_b[51] <= altsyncram_7bp1:auto_generated.q_b[51]
q_b[52] <= altsyncram_7bp1:auto_generated.q_b[52]
q_b[53] <= altsyncram_7bp1:auto_generated.q_b[53]
q_b[54] <= altsyncram_7bp1:auto_generated.q_b[54]
q_b[55] <= altsyncram_7bp1:auto_generated.q_b[55]
q_b[56] <= altsyncram_7bp1:auto_generated.q_b[56]
q_b[57] <= altsyncram_7bp1:auto_generated.q_b[57]
q_b[58] <= altsyncram_7bp1:auto_generated.q_b[58]
q_b[59] <= altsyncram_7bp1:auto_generated.q_b[59]
q_b[60] <= altsyncram_7bp1:auto_generated.q_b[60]
q_b[61] <= altsyncram_7bp1:auto_generated.q_b[61]
q_b[62] <= altsyncram_7bp1:auto_generated.q_b[62]
q_b[63] <= altsyncram_7bp1:auto_generated.q_b[63]
q_b[64] <= altsyncram_7bp1:auto_generated.q_b[64]
q_b[65] <= altsyncram_7bp1:auto_generated.q_b[65]
q_b[66] <= altsyncram_7bp1:auto_generated.q_b[66]
q_b[67] <= altsyncram_7bp1:auto_generated.q_b[67]
q_b[68] <= altsyncram_7bp1:auto_generated.q_b[68]
q_b[69] <= altsyncram_7bp1:auto_generated.q_b[69]
q_b[70] <= altsyncram_7bp1:auto_generated.q_b[70]
q_b[71] <= altsyncram_7bp1:auto_generated.q_b[71]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|trx|Receiver:inst9|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[0] => ram_block1a64.PORTBADDR
address_b[0] => ram_block1a65.PORTBADDR
address_b[0] => ram_block1a66.PORTBADDR
address_b[0] => ram_block1a67.PORTBADDR
address_b[0] => ram_block1a68.PORTBADDR
address_b[0] => ram_block1a69.PORTBADDR
address_b[0] => ram_block1a70.PORTBADDR
address_b[0] => ram_block1a71.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[1] => ram_block1a64.PORTBADDR1
address_b[1] => ram_block1a65.PORTBADDR1
address_b[1] => ram_block1a66.PORTBADDR1
address_b[1] => ram_block1a67.PORTBADDR1
address_b[1] => ram_block1a68.PORTBADDR1
address_b[1] => ram_block1a69.PORTBADDR1
address_b[1] => ram_block1a70.PORTBADDR1
address_b[1] => ram_block1a71.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[2] => ram_block1a64.PORTBADDR2
address_b[2] => ram_block1a65.PORTBADDR2
address_b[2] => ram_block1a66.PORTBADDR2
address_b[2] => ram_block1a67.PORTBADDR2
address_b[2] => ram_block1a68.PORTBADDR2
address_b[2] => ram_block1a69.PORTBADDR2
address_b[2] => ram_block1a70.PORTBADDR2
address_b[2] => ram_block1a71.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[3] => ram_block1a64.PORTBADDR3
address_b[3] => ram_block1a65.PORTBADDR3
address_b[3] => ram_block1a66.PORTBADDR3
address_b[3] => ram_block1a67.PORTBADDR3
address_b[3] => ram_block1a68.PORTBADDR3
address_b[3] => ram_block1a69.PORTBADDR3
address_b[3] => ram_block1a70.PORTBADDR3
address_b[3] => ram_block1a71.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[4] => ram_block1a64.PORTBADDR4
address_b[4] => ram_block1a65.PORTBADDR4
address_b[4] => ram_block1a66.PORTBADDR4
address_b[4] => ram_block1a67.PORTBADDR4
address_b[4] => ram_block1a68.PORTBADDR4
address_b[4] => ram_block1a69.PORTBADDR4
address_b[4] => ram_block1a70.PORTBADDR4
address_b[4] => ram_block1a71.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a36.CLK1
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a37.CLK1
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a38.CLK1
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a39.CLK1
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a40.CLK1
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a41.CLK1
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a42.CLK1
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a43.CLK1
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a44.CLK1
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a45.CLK1
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a46.CLK1
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a47.CLK1
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a48.CLK1
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a49.CLK1
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a50.CLK1
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a51.CLK1
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a52.CLK1
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a53.CLK1
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a54.CLK1
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a55.CLK1
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a56.CLK1
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a57.CLK1
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a58.CLK1
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a59.CLK1
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a60.CLK1
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a61.CLK1
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a62.CLK1
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a63.CLK1
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a64.CLK1
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a65.CLK1
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a66.CLK1
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a67.CLK1
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a68.CLK1
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a69.CLK1
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a70.CLK1
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a71.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
data_a[64] => ram_block1a64.PORTADATAIN
data_a[65] => ram_block1a65.PORTADATAIN
data_a[66] => ram_block1a66.PORTADATAIN
data_a[67] => ram_block1a67.PORTADATAIN
data_a[68] => ram_block1a68.PORTADATAIN
data_a[69] => ram_block1a69.PORTADATAIN
data_a[70] => ram_block1a70.PORTADATAIN
data_a[71] => ram_block1a71.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
q_b[56] <= ram_block1a56.PORTBDATAOUT
q_b[57] <= ram_block1a57.PORTBDATAOUT
q_b[58] <= ram_block1a58.PORTBDATAOUT
q_b[59] <= ram_block1a59.PORTBDATAOUT
q_b[60] <= ram_block1a60.PORTBDATAOUT
q_b[61] <= ram_block1a61.PORTBDATAOUT
q_b[62] <= ram_block1a62.PORTBDATAOUT
q_b[63] <= ram_block1a63.PORTBDATAOUT
q_b[64] <= ram_block1a64.PORTBDATAOUT
q_b[65] <= ram_block1a65.PORTBDATAOUT
q_b[66] <= ram_block1a66.PORTBDATAOUT
q_b[67] <= ram_block1a67.PORTBDATAOUT
q_b[68] <= ram_block1a68.PORTBDATAOUT
q_b[69] <= ram_block1a69.PORTBDATAOUT
q_b[70] <= ram_block1a70.PORTBDATAOUT
q_b[71] <= ram_block1a71.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a40.ENA0
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a41.ENA0
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a42.ENA0
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a43.ENA0
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a44.ENA0
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a45.ENA0
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a46.ENA0
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a47.ENA0
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a48.ENA0
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a49.ENA0
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a50.ENA0
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a51.ENA0
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a52.ENA0
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a53.ENA0
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a54.ENA0
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a55.ENA0
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a56.ENA0
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a57.ENA0
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a58.ENA0
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a59.ENA0
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a60.ENA0
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a61.ENA0
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a62.ENA0
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a63.ENA0
wren_a => ram_block1a64.PORTAWE
wren_a => ram_block1a64.ENA0
wren_a => ram_block1a65.PORTAWE
wren_a => ram_block1a65.ENA0
wren_a => ram_block1a66.PORTAWE
wren_a => ram_block1a66.ENA0
wren_a => ram_block1a67.PORTAWE
wren_a => ram_block1a67.ENA0
wren_a => ram_block1a68.PORTAWE
wren_a => ram_block1a68.ENA0
wren_a => ram_block1a69.PORTAWE
wren_a => ram_block1a69.ENA0
wren_a => ram_block1a70.PORTAWE
wren_a => ram_block1a70.ENA0
wren_a => ram_block1a71.PORTAWE
wren_a => ram_block1a71.ENA0


|trx|Receiver:inst9|fir_coeffs:fir_coeffs_inst
clock => clock.IN1
start => coeff_idx.OUTPUTSELECT
start => coeff_idx.OUTPUTSELECT
start => coeff_idx.OUTPUTSELECT
start => coeff_idx.OUTPUTSELECT
start => coeff_idx.OUTPUTSELECT
start => coeff_idx.OUTPUTSELECT
start => coeff_idx.OUTPUTSELECT
start => coeff_idx.OUTPUTSELECT
coeff[0] <= fir_coeffs_rom:fir_coeffs_rom_inst.q
coeff[1] <= fir_coeffs_rom:fir_coeffs_rom_inst.q
coeff[2] <= fir_coeffs_rom:fir_coeffs_rom_inst.q
coeff[3] <= fir_coeffs_rom:fir_coeffs_rom_inst.q
coeff[4] <= fir_coeffs_rom:fir_coeffs_rom_inst.q
coeff[5] <= fir_coeffs_rom:fir_coeffs_rom_inst.q
coeff[6] <= fir_coeffs_rom:fir_coeffs_rom_inst.q
coeff[7] <= fir_coeffs_rom:fir_coeffs_rom_inst.q
coeff[8] <= fir_coeffs_rom:fir_coeffs_rom_inst.q
coeff[9] <= fir_coeffs_rom:fir_coeffs_rom_inst.q
coeff[10] <= fir_coeffs_rom:fir_coeffs_rom_inst.q
coeff[11] <= fir_coeffs_rom:fir_coeffs_rom_inst.q
coeff[12] <= fir_coeffs_rom:fir_coeffs_rom_inst.q
coeff[13] <= fir_coeffs_rom:fir_coeffs_rom_inst.q
coeff[14] <= fir_coeffs_rom:fir_coeffs_rom_inst.q
coeff[15] <= fir_coeffs_rom:fir_coeffs_rom_inst.q
coeff[16] <= fir_coeffs_rom:fir_coeffs_rom_inst.q
coeff[17] <= fir_coeffs_rom:fir_coeffs_rom_inst.q
coeff[18] <= fir_coeffs_rom:fir_coeffs_rom_inst.q
coeff[19] <= fir_coeffs_rom:fir_coeffs_rom_inst.q
coeff[20] <= fir_coeffs_rom:fir_coeffs_rom_inst.q
coeff[21] <= fir_coeffs_rom:fir_coeffs_rom_inst.q
coeff[22] <= fir_coeffs_rom:fir_coeffs_rom_inst.q
coeff[23] <= fir_coeffs_rom:fir_coeffs_rom_inst.q


|trx|Receiver:inst9|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a


|trx|Receiver:inst9|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_nvb1:auto_generated.address_a[0]
address_a[1] => altsyncram_nvb1:auto_generated.address_a[1]
address_a[2] => altsyncram_nvb1:auto_generated.address_a[2]
address_a[3] => altsyncram_nvb1:auto_generated.address_a[3]
address_a[4] => altsyncram_nvb1:auto_generated.address_a[4]
address_a[5] => altsyncram_nvb1:auto_generated.address_a[5]
address_a[6] => altsyncram_nvb1:auto_generated.address_a[6]
address_a[7] => altsyncram_nvb1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nvb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_nvb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_nvb1:auto_generated.q_a[1]
q_a[2] <= altsyncram_nvb1:auto_generated.q_a[2]
q_a[3] <= altsyncram_nvb1:auto_generated.q_a[3]
q_a[4] <= altsyncram_nvb1:auto_generated.q_a[4]
q_a[5] <= altsyncram_nvb1:auto_generated.q_a[5]
q_a[6] <= altsyncram_nvb1:auto_generated.q_a[6]
q_a[7] <= altsyncram_nvb1:auto_generated.q_a[7]
q_a[8] <= altsyncram_nvb1:auto_generated.q_a[8]
q_a[9] <= altsyncram_nvb1:auto_generated.q_a[9]
q_a[10] <= altsyncram_nvb1:auto_generated.q_a[10]
q_a[11] <= altsyncram_nvb1:auto_generated.q_a[11]
q_a[12] <= altsyncram_nvb1:auto_generated.q_a[12]
q_a[13] <= altsyncram_nvb1:auto_generated.q_a[13]
q_a[14] <= altsyncram_nvb1:auto_generated.q_a[14]
q_a[15] <= altsyncram_nvb1:auto_generated.q_a[15]
q_a[16] <= altsyncram_nvb1:auto_generated.q_a[16]
q_a[17] <= altsyncram_nvb1:auto_generated.q_a[17]
q_a[18] <= altsyncram_nvb1:auto_generated.q_a[18]
q_a[19] <= altsyncram_nvb1:auto_generated.q_a[19]
q_a[20] <= altsyncram_nvb1:auto_generated.q_a[20]
q_a[21] <= altsyncram_nvb1:auto_generated.q_a[21]
q_a[22] <= altsyncram_nvb1:auto_generated.q_a[22]
q_a[23] <= altsyncram_nvb1:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|trx|Receiver:inst9|fir_coeffs:fir_coeffs_inst|fir_coeffs_rom:fir_coeffs_rom_inst|altsyncram:altsyncram_component|altsyncram_nvb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT


|trx|Receiver:inst9|fir:fir_inst_I
clock => clock.IN2
start => start.IN1
coeff[0] => coeff[0].IN1
coeff[1] => coeff[1].IN1
coeff[2] => coeff[2].IN1
coeff[3] => coeff[3].IN1
coeff[4] => coeff[4].IN1
coeff[5] => coeff[5].IN1
coeff[6] => coeff[6].IN1
coeff[7] => coeff[7].IN1
coeff[8] => coeff[8].IN1
coeff[9] => coeff[9].IN1
coeff[10] => coeff[10].IN1
coeff[11] => coeff[11].IN1
coeff[12] => coeff[12].IN1
coeff[13] => coeff[13].IN1
coeff[14] => coeff[14].IN1
coeff[15] => coeff[15].IN1
coeff[16] => coeff[16].IN1
coeff[17] => coeff[17].IN1
coeff[18] => coeff[18].IN1
coeff[19] => coeff[19].IN1
coeff[20] => coeff[20].IN1
coeff[21] => coeff[21].IN1
coeff[22] => coeff[22].IN1
coeff[23] => coeff[23].IN1
in_data[0] => comb.DATAB
in_data[1] => comb.DATAB
in_data[2] => comb.DATAB
in_data[3] => comb.DATAB
in_data[4] => comb.DATAB
in_data[5] => comb.DATAB
in_data[6] => comb.DATAB
in_data[7] => comb.DATAB
in_data[8] => comb.DATAB
in_data[9] => comb.DATAB
in_data[10] => comb.DATAB
in_data[11] => comb.DATAB
in_data[12] => comb.DATAB
in_data[13] => comb.DATAB
in_data[14] => comb.DATAB
in_data[15] => comb.DATAB
in_data[16] => comb.DATAB
in_data[17] => comb.DATAB
in_data[18] => comb.DATAB
in_data[19] => comb.DATAB
in_data[20] => comb.DATAB
in_data[21] => comb.DATAB
in_data[22] => comb.DATAB
in_data[23] => comb.DATAB
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_strobe <= out_strobe~reg0.DB_MAX_OUTPUT_PORT_TYPE


|trx|Receiver:inst9|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftin[8] => shiftin[8].IN1
shiftin[9] => shiftin[9].IN1
shiftin[10] => shiftin[10].IN1
shiftin[11] => shiftin[11].IN1
shiftin[12] => shiftin[12].IN1
shiftin[13] => shiftin[13].IN1
shiftin[14] => shiftin[14].IN1
shiftin[15] => shiftin[15].IN1
shiftin[16] => shiftin[16].IN1
shiftin[17] => shiftin[17].IN1
shiftin[18] => shiftin[18].IN1
shiftin[19] => shiftin[19].IN1
shiftin[20] => shiftin[20].IN1
shiftin[21] => shiftin[21].IN1
shiftin[22] => shiftin[22].IN1
shiftin[23] => shiftin[23].IN1
shiftin[24] => shiftin[24].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[8] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[9] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[10] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[11] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[12] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[13] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[14] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[15] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[16] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[17] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[18] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[19] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[20] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[21] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[22] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[23] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[24] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[16] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[17] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[18] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[19] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[20] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[21] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[22] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[23] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[24] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|trx|Receiver:inst9|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_frv:auto_generated.shiftin[0]
shiftin[1] => shift_taps_frv:auto_generated.shiftin[1]
shiftin[2] => shift_taps_frv:auto_generated.shiftin[2]
shiftin[3] => shift_taps_frv:auto_generated.shiftin[3]
shiftin[4] => shift_taps_frv:auto_generated.shiftin[4]
shiftin[5] => shift_taps_frv:auto_generated.shiftin[5]
shiftin[6] => shift_taps_frv:auto_generated.shiftin[6]
shiftin[7] => shift_taps_frv:auto_generated.shiftin[7]
shiftin[8] => shift_taps_frv:auto_generated.shiftin[8]
shiftin[9] => shift_taps_frv:auto_generated.shiftin[9]
shiftin[10] => shift_taps_frv:auto_generated.shiftin[10]
shiftin[11] => shift_taps_frv:auto_generated.shiftin[11]
shiftin[12] => shift_taps_frv:auto_generated.shiftin[12]
shiftin[13] => shift_taps_frv:auto_generated.shiftin[13]
shiftin[14] => shift_taps_frv:auto_generated.shiftin[14]
shiftin[15] => shift_taps_frv:auto_generated.shiftin[15]
shiftin[16] => shift_taps_frv:auto_generated.shiftin[16]
shiftin[17] => shift_taps_frv:auto_generated.shiftin[17]
shiftin[18] => shift_taps_frv:auto_generated.shiftin[18]
shiftin[19] => shift_taps_frv:auto_generated.shiftin[19]
shiftin[20] => shift_taps_frv:auto_generated.shiftin[20]
shiftin[21] => shift_taps_frv:auto_generated.shiftin[21]
shiftin[22] => shift_taps_frv:auto_generated.shiftin[22]
shiftin[23] => shift_taps_frv:auto_generated.shiftin[23]
shiftin[24] => shift_taps_frv:auto_generated.shiftin[24]
clock => shift_taps_frv:auto_generated.clock
clken => shift_taps_frv:auto_generated.clken
shiftout[0] <= shift_taps_frv:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_frv:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_frv:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_frv:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_frv:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_frv:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_frv:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_frv:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_frv:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_frv:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_frv:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_frv:auto_generated.shiftout[11]
shiftout[12] <= shift_taps_frv:auto_generated.shiftout[12]
shiftout[13] <= shift_taps_frv:auto_generated.shiftout[13]
shiftout[14] <= shift_taps_frv:auto_generated.shiftout[14]
shiftout[15] <= shift_taps_frv:auto_generated.shiftout[15]
shiftout[16] <= shift_taps_frv:auto_generated.shiftout[16]
shiftout[17] <= shift_taps_frv:auto_generated.shiftout[17]
shiftout[18] <= shift_taps_frv:auto_generated.shiftout[18]
shiftout[19] <= shift_taps_frv:auto_generated.shiftout[19]
shiftout[20] <= shift_taps_frv:auto_generated.shiftout[20]
shiftout[21] <= shift_taps_frv:auto_generated.shiftout[21]
shiftout[22] <= shift_taps_frv:auto_generated.shiftout[22]
shiftout[23] <= shift_taps_frv:auto_generated.shiftout[23]
shiftout[24] <= shift_taps_frv:auto_generated.shiftout[24]
taps[0] <= shift_taps_frv:auto_generated.taps[0]
taps[1] <= shift_taps_frv:auto_generated.taps[1]
taps[2] <= shift_taps_frv:auto_generated.taps[2]
taps[3] <= shift_taps_frv:auto_generated.taps[3]
taps[4] <= shift_taps_frv:auto_generated.taps[4]
taps[5] <= shift_taps_frv:auto_generated.taps[5]
taps[6] <= shift_taps_frv:auto_generated.taps[6]
taps[7] <= shift_taps_frv:auto_generated.taps[7]
taps[8] <= shift_taps_frv:auto_generated.taps[8]
taps[9] <= shift_taps_frv:auto_generated.taps[9]
taps[10] <= shift_taps_frv:auto_generated.taps[10]
taps[11] <= shift_taps_frv:auto_generated.taps[11]
taps[12] <= shift_taps_frv:auto_generated.taps[12]
taps[13] <= shift_taps_frv:auto_generated.taps[13]
taps[14] <= shift_taps_frv:auto_generated.taps[14]
taps[15] <= shift_taps_frv:auto_generated.taps[15]
taps[16] <= shift_taps_frv:auto_generated.taps[16]
taps[17] <= shift_taps_frv:auto_generated.taps[17]
taps[18] <= shift_taps_frv:auto_generated.taps[18]
taps[19] <= shift_taps_frv:auto_generated.taps[19]
taps[20] <= shift_taps_frv:auto_generated.taps[20]
taps[21] <= shift_taps_frv:auto_generated.taps[21]
taps[22] <= shift_taps_frv:auto_generated.taps[22]
taps[23] <= shift_taps_frv:auto_generated.taps[23]
taps[24] <= shift_taps_frv:auto_generated.taps[24]
aclr => ~NO_FANOUT~


|trx|Receiver:inst9|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_frv:auto_generated
clken => altsyncram_rga1:altsyncram2.clocken0
clken => cntr_ksf:cntr1.clk_en
clock => altsyncram_rga1:altsyncram2.clock0
clock => cntr_ksf:cntr1.clock
shiftin[0] => altsyncram_rga1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_rga1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_rga1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_rga1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_rga1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_rga1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_rga1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_rga1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_rga1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_rga1:altsyncram2.data_a[9]
shiftin[10] => altsyncram_rga1:altsyncram2.data_a[10]
shiftin[11] => altsyncram_rga1:altsyncram2.data_a[11]
shiftin[12] => altsyncram_rga1:altsyncram2.data_a[12]
shiftin[13] => altsyncram_rga1:altsyncram2.data_a[13]
shiftin[14] => altsyncram_rga1:altsyncram2.data_a[14]
shiftin[15] => altsyncram_rga1:altsyncram2.data_a[15]
shiftin[16] => altsyncram_rga1:altsyncram2.data_a[16]
shiftin[17] => altsyncram_rga1:altsyncram2.data_a[17]
shiftin[18] => altsyncram_rga1:altsyncram2.data_a[18]
shiftin[19] => altsyncram_rga1:altsyncram2.data_a[19]
shiftin[20] => altsyncram_rga1:altsyncram2.data_a[20]
shiftin[21] => altsyncram_rga1:altsyncram2.data_a[21]
shiftin[22] => altsyncram_rga1:altsyncram2.data_a[22]
shiftin[23] => altsyncram_rga1:altsyncram2.data_a[23]
shiftin[24] => altsyncram_rga1:altsyncram2.data_a[24]
shiftout[0] <= altsyncram_rga1:altsyncram2.q_b[0]
shiftout[1] <= altsyncram_rga1:altsyncram2.q_b[1]
shiftout[2] <= altsyncram_rga1:altsyncram2.q_b[2]
shiftout[3] <= altsyncram_rga1:altsyncram2.q_b[3]
shiftout[4] <= altsyncram_rga1:altsyncram2.q_b[4]
shiftout[5] <= altsyncram_rga1:altsyncram2.q_b[5]
shiftout[6] <= altsyncram_rga1:altsyncram2.q_b[6]
shiftout[7] <= altsyncram_rga1:altsyncram2.q_b[7]
shiftout[8] <= altsyncram_rga1:altsyncram2.q_b[8]
shiftout[9] <= altsyncram_rga1:altsyncram2.q_b[9]
shiftout[10] <= altsyncram_rga1:altsyncram2.q_b[10]
shiftout[11] <= altsyncram_rga1:altsyncram2.q_b[11]
shiftout[12] <= altsyncram_rga1:altsyncram2.q_b[12]
shiftout[13] <= altsyncram_rga1:altsyncram2.q_b[13]
shiftout[14] <= altsyncram_rga1:altsyncram2.q_b[14]
shiftout[15] <= altsyncram_rga1:altsyncram2.q_b[15]
shiftout[16] <= altsyncram_rga1:altsyncram2.q_b[16]
shiftout[17] <= altsyncram_rga1:altsyncram2.q_b[17]
shiftout[18] <= altsyncram_rga1:altsyncram2.q_b[18]
shiftout[19] <= altsyncram_rga1:altsyncram2.q_b[19]
shiftout[20] <= altsyncram_rga1:altsyncram2.q_b[20]
shiftout[21] <= altsyncram_rga1:altsyncram2.q_b[21]
shiftout[22] <= altsyncram_rga1:altsyncram2.q_b[22]
shiftout[23] <= altsyncram_rga1:altsyncram2.q_b[23]
shiftout[24] <= altsyncram_rga1:altsyncram2.q_b[24]
taps[0] <= altsyncram_rga1:altsyncram2.q_b[0]
taps[1] <= altsyncram_rga1:altsyncram2.q_b[1]
taps[2] <= altsyncram_rga1:altsyncram2.q_b[2]
taps[3] <= altsyncram_rga1:altsyncram2.q_b[3]
taps[4] <= altsyncram_rga1:altsyncram2.q_b[4]
taps[5] <= altsyncram_rga1:altsyncram2.q_b[5]
taps[6] <= altsyncram_rga1:altsyncram2.q_b[6]
taps[7] <= altsyncram_rga1:altsyncram2.q_b[7]
taps[8] <= altsyncram_rga1:altsyncram2.q_b[8]
taps[9] <= altsyncram_rga1:altsyncram2.q_b[9]
taps[10] <= altsyncram_rga1:altsyncram2.q_b[10]
taps[11] <= altsyncram_rga1:altsyncram2.q_b[11]
taps[12] <= altsyncram_rga1:altsyncram2.q_b[12]
taps[13] <= altsyncram_rga1:altsyncram2.q_b[13]
taps[14] <= altsyncram_rga1:altsyncram2.q_b[14]
taps[15] <= altsyncram_rga1:altsyncram2.q_b[15]
taps[16] <= altsyncram_rga1:altsyncram2.q_b[16]
taps[17] <= altsyncram_rga1:altsyncram2.q_b[17]
taps[18] <= altsyncram_rga1:altsyncram2.q_b[18]
taps[19] <= altsyncram_rga1:altsyncram2.q_b[19]
taps[20] <= altsyncram_rga1:altsyncram2.q_b[20]
taps[21] <= altsyncram_rga1:altsyncram2.q_b[21]
taps[22] <= altsyncram_rga1:altsyncram2.q_b[22]
taps[23] <= altsyncram_rga1:altsyncram2.q_b[23]
taps[24] <= altsyncram_rga1:altsyncram2.q_b[24]


|trx|Receiver:inst9|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_frv:auto_generated|altsyncram_rga1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
clocken0 => ram_block3a16.ENA0
clocken0 => ram_block3a17.ENA0
clocken0 => ram_block3a18.ENA0
clocken0 => ram_block3a19.ENA0
clocken0 => ram_block3a20.ENA0
clocken0 => ram_block3a21.ENA0
clocken0 => ram_block3a22.ENA0
clocken0 => ram_block3a23.ENA0
clocken0 => ram_block3a24.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE


|trx|Receiver:inst9|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_frv:auto_generated|cntr_ksf:cntr1
clk_en => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE


|trx|Receiver:inst9|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_frv:auto_generated|cntr_ksf:cntr1|cmpr_ugc:cmpr4
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|trx|Receiver:inst9|fir:fir_inst_I|fir_mac:fir_mac_inst
clock => clock.IN1
clear => clear.IN1
in_data_1[0] => in_data_1[0].IN1
in_data_1[1] => in_data_1[1].IN1
in_data_1[2] => in_data_1[2].IN1
in_data_1[3] => in_data_1[3].IN1
in_data_1[4] => in_data_1[4].IN1
in_data_1[5] => in_data_1[5].IN1
in_data_1[6] => in_data_1[6].IN1
in_data_1[7] => in_data_1[7].IN1
in_data_1[8] => in_data_1[8].IN1
in_data_1[9] => in_data_1[9].IN1
in_data_1[10] => in_data_1[10].IN1
in_data_1[11] => in_data_1[11].IN1
in_data_1[12] => in_data_1[12].IN1
in_data_1[13] => in_data_1[13].IN1
in_data_1[14] => in_data_1[14].IN1
in_data_1[15] => in_data_1[15].IN1
in_data_1[16] => in_data_1[16].IN1
in_data_1[17] => in_data_1[17].IN1
in_data_1[18] => in_data_1[18].IN1
in_data_1[19] => in_data_1[19].IN1
in_data_1[20] => in_data_1[20].IN1
in_data_1[21] => in_data_1[21].IN1
in_data_1[22] => in_data_1[22].IN1
in_data_1[23] => in_data_1[23].IN1
in_data_2[0] => in_data_2[0].IN1
in_data_2[1] => in_data_2[1].IN1
in_data_2[2] => in_data_2[2].IN1
in_data_2[3] => in_data_2[3].IN1
in_data_2[4] => in_data_2[4].IN1
in_data_2[5] => in_data_2[5].IN1
in_data_2[6] => in_data_2[6].IN1
in_data_2[7] => in_data_2[7].IN1
in_data_2[8] => in_data_2[8].IN1
in_data_2[9] => in_data_2[9].IN1
in_data_2[10] => in_data_2[10].IN1
in_data_2[11] => in_data_2[11].IN1
in_data_2[12] => in_data_2[12].IN1
in_data_2[13] => in_data_2[13].IN1
in_data_2[14] => in_data_2[14].IN1
in_data_2[15] => in_data_2[15].IN1
in_data_2[16] => in_data_2[16].IN1
in_data_2[17] => in_data_2[17].IN1
in_data_2[18] => in_data_2[18].IN1
in_data_2[19] => in_data_2[19].IN1
in_data_2[20] => in_data_2[20].IN1
in_data_2[21] => in_data_2[21].IN1
in_data_2[22] => in_data_2[22].IN1
in_data_2[23] => in_data_2[23].IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= out_data[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= out_data[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= out_data[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= out_data[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= out_data[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= out_data[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= out_data[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= out_data[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= out_data[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= out_data[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= out_data[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= out_data[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= out_data[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= out_data[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= out_data[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= out_data[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= out_data[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|trx|Receiver:inst9|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst
aclr => aclr.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result
result[32] <= lpm_mult:lpm_mult_component.result
result[33] <= lpm_mult:lpm_mult_component.result
result[34] <= lpm_mult:lpm_mult_component.result
result[35] <= lpm_mult:lpm_mult_component.result
result[36] <= lpm_mult:lpm_mult_component.result
result[37] <= lpm_mult:lpm_mult_component.result
result[38] <= lpm_mult:lpm_mult_component.result
result[39] <= lpm_mult:lpm_mult_component.result
result[40] <= lpm_mult:lpm_mult_component.result
result[41] <= lpm_mult:lpm_mult_component.result
result[42] <= lpm_mult:lpm_mult_component.result
result[43] <= lpm_mult:lpm_mult_component.result
result[44] <= lpm_mult:lpm_mult_component.result
result[45] <= lpm_mult:lpm_mult_component.result
result[46] <= lpm_mult:lpm_mult_component.result
result[47] <= lpm_mult:lpm_mult_component.result


|trx|Receiver:inst9|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
dataa[0] => mult_okp:auto_generated.dataa[0]
dataa[1] => mult_okp:auto_generated.dataa[1]
dataa[2] => mult_okp:auto_generated.dataa[2]
dataa[3] => mult_okp:auto_generated.dataa[3]
dataa[4] => mult_okp:auto_generated.dataa[4]
dataa[5] => mult_okp:auto_generated.dataa[5]
dataa[6] => mult_okp:auto_generated.dataa[6]
dataa[7] => mult_okp:auto_generated.dataa[7]
dataa[8] => mult_okp:auto_generated.dataa[8]
dataa[9] => mult_okp:auto_generated.dataa[9]
dataa[10] => mult_okp:auto_generated.dataa[10]
dataa[11] => mult_okp:auto_generated.dataa[11]
dataa[12] => mult_okp:auto_generated.dataa[12]
dataa[13] => mult_okp:auto_generated.dataa[13]
dataa[14] => mult_okp:auto_generated.dataa[14]
dataa[15] => mult_okp:auto_generated.dataa[15]
dataa[16] => mult_okp:auto_generated.dataa[16]
dataa[17] => mult_okp:auto_generated.dataa[17]
dataa[18] => mult_okp:auto_generated.dataa[18]
dataa[19] => mult_okp:auto_generated.dataa[19]
dataa[20] => mult_okp:auto_generated.dataa[20]
dataa[21] => mult_okp:auto_generated.dataa[21]
dataa[22] => mult_okp:auto_generated.dataa[22]
dataa[23] => mult_okp:auto_generated.dataa[23]
datab[0] => mult_okp:auto_generated.datab[0]
datab[1] => mult_okp:auto_generated.datab[1]
datab[2] => mult_okp:auto_generated.datab[2]
datab[3] => mult_okp:auto_generated.datab[3]
datab[4] => mult_okp:auto_generated.datab[4]
datab[5] => mult_okp:auto_generated.datab[5]
datab[6] => mult_okp:auto_generated.datab[6]
datab[7] => mult_okp:auto_generated.datab[7]
datab[8] => mult_okp:auto_generated.datab[8]
datab[9] => mult_okp:auto_generated.datab[9]
datab[10] => mult_okp:auto_generated.datab[10]
datab[11] => mult_okp:auto_generated.datab[11]
datab[12] => mult_okp:auto_generated.datab[12]
datab[13] => mult_okp:auto_generated.datab[13]
datab[14] => mult_okp:auto_generated.datab[14]
datab[15] => mult_okp:auto_generated.datab[15]
datab[16] => mult_okp:auto_generated.datab[16]
datab[17] => mult_okp:auto_generated.datab[17]
datab[18] => mult_okp:auto_generated.datab[18]
datab[19] => mult_okp:auto_generated.datab[19]
datab[20] => mult_okp:auto_generated.datab[20]
datab[21] => mult_okp:auto_generated.datab[21]
datab[22] => mult_okp:auto_generated.datab[22]
datab[23] => mult_okp:auto_generated.datab[23]
sum[0] => ~NO_FANOUT~
aclr => mult_okp:auto_generated.aclr
clock => mult_okp:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_okp:auto_generated.result[0]
result[1] <= mult_okp:auto_generated.result[1]
result[2] <= mult_okp:auto_generated.result[2]
result[3] <= mult_okp:auto_generated.result[3]
result[4] <= mult_okp:auto_generated.result[4]
result[5] <= mult_okp:auto_generated.result[5]
result[6] <= mult_okp:auto_generated.result[6]
result[7] <= mult_okp:auto_generated.result[7]
result[8] <= mult_okp:auto_generated.result[8]
result[9] <= mult_okp:auto_generated.result[9]
result[10] <= mult_okp:auto_generated.result[10]
result[11] <= mult_okp:auto_generated.result[11]
result[12] <= mult_okp:auto_generated.result[12]
result[13] <= mult_okp:auto_generated.result[13]
result[14] <= mult_okp:auto_generated.result[14]
result[15] <= mult_okp:auto_generated.result[15]
result[16] <= mult_okp:auto_generated.result[16]
result[17] <= mult_okp:auto_generated.result[17]
result[18] <= mult_okp:auto_generated.result[18]
result[19] <= mult_okp:auto_generated.result[19]
result[20] <= mult_okp:auto_generated.result[20]
result[21] <= mult_okp:auto_generated.result[21]
result[22] <= mult_okp:auto_generated.result[22]
result[23] <= mult_okp:auto_generated.result[23]
result[24] <= mult_okp:auto_generated.result[24]
result[25] <= mult_okp:auto_generated.result[25]
result[26] <= mult_okp:auto_generated.result[26]
result[27] <= mult_okp:auto_generated.result[27]
result[28] <= mult_okp:auto_generated.result[28]
result[29] <= mult_okp:auto_generated.result[29]
result[30] <= mult_okp:auto_generated.result[30]
result[31] <= mult_okp:auto_generated.result[31]
result[32] <= mult_okp:auto_generated.result[32]
result[33] <= mult_okp:auto_generated.result[33]
result[34] <= mult_okp:auto_generated.result[34]
result[35] <= mult_okp:auto_generated.result[35]
result[36] <= mult_okp:auto_generated.result[36]
result[37] <= mult_okp:auto_generated.result[37]
result[38] <= mult_okp:auto_generated.result[38]
result[39] <= mult_okp:auto_generated.result[39]
result[40] <= mult_okp:auto_generated.result[40]
result[41] <= mult_okp:auto_generated.result[41]
result[42] <= mult_okp:auto_generated.result[42]
result[43] <= mult_okp:auto_generated.result[43]
result[44] <= mult_okp:auto_generated.result[44]
result[45] <= mult_okp:auto_generated.result[45]
result[46] <= mult_okp:auto_generated.result[46]
result[47] <= mult_okp:auto_generated.result[47]


|trx|Receiver:inst9|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_okp:auto_generated
aclr => mac_out2.ACLR
aclr => mac_out4.ACLR
aclr => mac_out6.ACLR
aclr => mac_out8.ACLR
clock => mac_out2.CLK
clock => mac_out4.CLK
clock => mac_out6.CLK
clock => mac_out8.CLK
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft16a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft16a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft16a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft16a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft16a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft16a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft16a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft16a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft16a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft16a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft16a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft16a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft16a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft16a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft16a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft16a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft16a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft16a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft16a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft16a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft16a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft16a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft16a[22].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft16a[23].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft16a[24].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft16a[25].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft16a[26].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft16a[27].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sft16a[28].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sft16a[29].DB_MAX_OUTPUT_PORT_TYPE


|trx|Receiver:inst9|fir:fir_inst_Q
clock => clock.IN2
start => start.IN1
coeff[0] => coeff[0].IN1
coeff[1] => coeff[1].IN1
coeff[2] => coeff[2].IN1
coeff[3] => coeff[3].IN1
coeff[4] => coeff[4].IN1
coeff[5] => coeff[5].IN1
coeff[6] => coeff[6].IN1
coeff[7] => coeff[7].IN1
coeff[8] => coeff[8].IN1
coeff[9] => coeff[9].IN1
coeff[10] => coeff[10].IN1
coeff[11] => coeff[11].IN1
coeff[12] => coeff[12].IN1
coeff[13] => coeff[13].IN1
coeff[14] => coeff[14].IN1
coeff[15] => coeff[15].IN1
coeff[16] => coeff[16].IN1
coeff[17] => coeff[17].IN1
coeff[18] => coeff[18].IN1
coeff[19] => coeff[19].IN1
coeff[20] => coeff[20].IN1
coeff[21] => coeff[21].IN1
coeff[22] => coeff[22].IN1
coeff[23] => coeff[23].IN1
in_data[0] => comb.DATAB
in_data[1] => comb.DATAB
in_data[2] => comb.DATAB
in_data[3] => comb.DATAB
in_data[4] => comb.DATAB
in_data[5] => comb.DATAB
in_data[6] => comb.DATAB
in_data[7] => comb.DATAB
in_data[8] => comb.DATAB
in_data[9] => comb.DATAB
in_data[10] => comb.DATAB
in_data[11] => comb.DATAB
in_data[12] => comb.DATAB
in_data[13] => comb.DATAB
in_data[14] => comb.DATAB
in_data[15] => comb.DATAB
in_data[16] => comb.DATAB
in_data[17] => comb.DATAB
in_data[18] => comb.DATAB
in_data[19] => comb.DATAB
in_data[20] => comb.DATAB
in_data[21] => comb.DATAB
in_data[22] => comb.DATAB
in_data[23] => comb.DATAB
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_strobe <= out_strobe~reg0.DB_MAX_OUTPUT_PORT_TYPE


|trx|Receiver:inst9|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftin[8] => shiftin[8].IN1
shiftin[9] => shiftin[9].IN1
shiftin[10] => shiftin[10].IN1
shiftin[11] => shiftin[11].IN1
shiftin[12] => shiftin[12].IN1
shiftin[13] => shiftin[13].IN1
shiftin[14] => shiftin[14].IN1
shiftin[15] => shiftin[15].IN1
shiftin[16] => shiftin[16].IN1
shiftin[17] => shiftin[17].IN1
shiftin[18] => shiftin[18].IN1
shiftin[19] => shiftin[19].IN1
shiftin[20] => shiftin[20].IN1
shiftin[21] => shiftin[21].IN1
shiftin[22] => shiftin[22].IN1
shiftin[23] => shiftin[23].IN1
shiftin[24] => shiftin[24].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[8] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[9] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[10] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[11] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[12] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[13] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[14] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[15] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[16] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[17] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[18] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[19] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[20] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[21] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[22] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[23] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[24] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[12] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[13] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[14] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[15] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[16] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[17] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[18] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[19] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[20] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[21] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[22] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[23] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[24] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|trx|Receiver:inst9|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_frv:auto_generated.shiftin[0]
shiftin[1] => shift_taps_frv:auto_generated.shiftin[1]
shiftin[2] => shift_taps_frv:auto_generated.shiftin[2]
shiftin[3] => shift_taps_frv:auto_generated.shiftin[3]
shiftin[4] => shift_taps_frv:auto_generated.shiftin[4]
shiftin[5] => shift_taps_frv:auto_generated.shiftin[5]
shiftin[6] => shift_taps_frv:auto_generated.shiftin[6]
shiftin[7] => shift_taps_frv:auto_generated.shiftin[7]
shiftin[8] => shift_taps_frv:auto_generated.shiftin[8]
shiftin[9] => shift_taps_frv:auto_generated.shiftin[9]
shiftin[10] => shift_taps_frv:auto_generated.shiftin[10]
shiftin[11] => shift_taps_frv:auto_generated.shiftin[11]
shiftin[12] => shift_taps_frv:auto_generated.shiftin[12]
shiftin[13] => shift_taps_frv:auto_generated.shiftin[13]
shiftin[14] => shift_taps_frv:auto_generated.shiftin[14]
shiftin[15] => shift_taps_frv:auto_generated.shiftin[15]
shiftin[16] => shift_taps_frv:auto_generated.shiftin[16]
shiftin[17] => shift_taps_frv:auto_generated.shiftin[17]
shiftin[18] => shift_taps_frv:auto_generated.shiftin[18]
shiftin[19] => shift_taps_frv:auto_generated.shiftin[19]
shiftin[20] => shift_taps_frv:auto_generated.shiftin[20]
shiftin[21] => shift_taps_frv:auto_generated.shiftin[21]
shiftin[22] => shift_taps_frv:auto_generated.shiftin[22]
shiftin[23] => shift_taps_frv:auto_generated.shiftin[23]
shiftin[24] => shift_taps_frv:auto_generated.shiftin[24]
clock => shift_taps_frv:auto_generated.clock
clken => shift_taps_frv:auto_generated.clken
shiftout[0] <= shift_taps_frv:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_frv:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_frv:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_frv:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_frv:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_frv:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_frv:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_frv:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_frv:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_frv:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_frv:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_frv:auto_generated.shiftout[11]
shiftout[12] <= shift_taps_frv:auto_generated.shiftout[12]
shiftout[13] <= shift_taps_frv:auto_generated.shiftout[13]
shiftout[14] <= shift_taps_frv:auto_generated.shiftout[14]
shiftout[15] <= shift_taps_frv:auto_generated.shiftout[15]
shiftout[16] <= shift_taps_frv:auto_generated.shiftout[16]
shiftout[17] <= shift_taps_frv:auto_generated.shiftout[17]
shiftout[18] <= shift_taps_frv:auto_generated.shiftout[18]
shiftout[19] <= shift_taps_frv:auto_generated.shiftout[19]
shiftout[20] <= shift_taps_frv:auto_generated.shiftout[20]
shiftout[21] <= shift_taps_frv:auto_generated.shiftout[21]
shiftout[22] <= shift_taps_frv:auto_generated.shiftout[22]
shiftout[23] <= shift_taps_frv:auto_generated.shiftout[23]
shiftout[24] <= shift_taps_frv:auto_generated.shiftout[24]
taps[0] <= shift_taps_frv:auto_generated.taps[0]
taps[1] <= shift_taps_frv:auto_generated.taps[1]
taps[2] <= shift_taps_frv:auto_generated.taps[2]
taps[3] <= shift_taps_frv:auto_generated.taps[3]
taps[4] <= shift_taps_frv:auto_generated.taps[4]
taps[5] <= shift_taps_frv:auto_generated.taps[5]
taps[6] <= shift_taps_frv:auto_generated.taps[6]
taps[7] <= shift_taps_frv:auto_generated.taps[7]
taps[8] <= shift_taps_frv:auto_generated.taps[8]
taps[9] <= shift_taps_frv:auto_generated.taps[9]
taps[10] <= shift_taps_frv:auto_generated.taps[10]
taps[11] <= shift_taps_frv:auto_generated.taps[11]
taps[12] <= shift_taps_frv:auto_generated.taps[12]
taps[13] <= shift_taps_frv:auto_generated.taps[13]
taps[14] <= shift_taps_frv:auto_generated.taps[14]
taps[15] <= shift_taps_frv:auto_generated.taps[15]
taps[16] <= shift_taps_frv:auto_generated.taps[16]
taps[17] <= shift_taps_frv:auto_generated.taps[17]
taps[18] <= shift_taps_frv:auto_generated.taps[18]
taps[19] <= shift_taps_frv:auto_generated.taps[19]
taps[20] <= shift_taps_frv:auto_generated.taps[20]
taps[21] <= shift_taps_frv:auto_generated.taps[21]
taps[22] <= shift_taps_frv:auto_generated.taps[22]
taps[23] <= shift_taps_frv:auto_generated.taps[23]
taps[24] <= shift_taps_frv:auto_generated.taps[24]
aclr => ~NO_FANOUT~


|trx|Receiver:inst9|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_frv:auto_generated
clken => altsyncram_rga1:altsyncram2.clocken0
clken => cntr_ksf:cntr1.clk_en
clock => altsyncram_rga1:altsyncram2.clock0
clock => cntr_ksf:cntr1.clock
shiftin[0] => altsyncram_rga1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_rga1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_rga1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_rga1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_rga1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_rga1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_rga1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_rga1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_rga1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_rga1:altsyncram2.data_a[9]
shiftin[10] => altsyncram_rga1:altsyncram2.data_a[10]
shiftin[11] => altsyncram_rga1:altsyncram2.data_a[11]
shiftin[12] => altsyncram_rga1:altsyncram2.data_a[12]
shiftin[13] => altsyncram_rga1:altsyncram2.data_a[13]
shiftin[14] => altsyncram_rga1:altsyncram2.data_a[14]
shiftin[15] => altsyncram_rga1:altsyncram2.data_a[15]
shiftin[16] => altsyncram_rga1:altsyncram2.data_a[16]
shiftin[17] => altsyncram_rga1:altsyncram2.data_a[17]
shiftin[18] => altsyncram_rga1:altsyncram2.data_a[18]
shiftin[19] => altsyncram_rga1:altsyncram2.data_a[19]
shiftin[20] => altsyncram_rga1:altsyncram2.data_a[20]
shiftin[21] => altsyncram_rga1:altsyncram2.data_a[21]
shiftin[22] => altsyncram_rga1:altsyncram2.data_a[22]
shiftin[23] => altsyncram_rga1:altsyncram2.data_a[23]
shiftin[24] => altsyncram_rga1:altsyncram2.data_a[24]
shiftout[0] <= altsyncram_rga1:altsyncram2.q_b[0]
shiftout[1] <= altsyncram_rga1:altsyncram2.q_b[1]
shiftout[2] <= altsyncram_rga1:altsyncram2.q_b[2]
shiftout[3] <= altsyncram_rga1:altsyncram2.q_b[3]
shiftout[4] <= altsyncram_rga1:altsyncram2.q_b[4]
shiftout[5] <= altsyncram_rga1:altsyncram2.q_b[5]
shiftout[6] <= altsyncram_rga1:altsyncram2.q_b[6]
shiftout[7] <= altsyncram_rga1:altsyncram2.q_b[7]
shiftout[8] <= altsyncram_rga1:altsyncram2.q_b[8]
shiftout[9] <= altsyncram_rga1:altsyncram2.q_b[9]
shiftout[10] <= altsyncram_rga1:altsyncram2.q_b[10]
shiftout[11] <= altsyncram_rga1:altsyncram2.q_b[11]
shiftout[12] <= altsyncram_rga1:altsyncram2.q_b[12]
shiftout[13] <= altsyncram_rga1:altsyncram2.q_b[13]
shiftout[14] <= altsyncram_rga1:altsyncram2.q_b[14]
shiftout[15] <= altsyncram_rga1:altsyncram2.q_b[15]
shiftout[16] <= altsyncram_rga1:altsyncram2.q_b[16]
shiftout[17] <= altsyncram_rga1:altsyncram2.q_b[17]
shiftout[18] <= altsyncram_rga1:altsyncram2.q_b[18]
shiftout[19] <= altsyncram_rga1:altsyncram2.q_b[19]
shiftout[20] <= altsyncram_rga1:altsyncram2.q_b[20]
shiftout[21] <= altsyncram_rga1:altsyncram2.q_b[21]
shiftout[22] <= altsyncram_rga1:altsyncram2.q_b[22]
shiftout[23] <= altsyncram_rga1:altsyncram2.q_b[23]
shiftout[24] <= altsyncram_rga1:altsyncram2.q_b[24]
taps[0] <= altsyncram_rga1:altsyncram2.q_b[0]
taps[1] <= altsyncram_rga1:altsyncram2.q_b[1]
taps[2] <= altsyncram_rga1:altsyncram2.q_b[2]
taps[3] <= altsyncram_rga1:altsyncram2.q_b[3]
taps[4] <= altsyncram_rga1:altsyncram2.q_b[4]
taps[5] <= altsyncram_rga1:altsyncram2.q_b[5]
taps[6] <= altsyncram_rga1:altsyncram2.q_b[6]
taps[7] <= altsyncram_rga1:altsyncram2.q_b[7]
taps[8] <= altsyncram_rga1:altsyncram2.q_b[8]
taps[9] <= altsyncram_rga1:altsyncram2.q_b[9]
taps[10] <= altsyncram_rga1:altsyncram2.q_b[10]
taps[11] <= altsyncram_rga1:altsyncram2.q_b[11]
taps[12] <= altsyncram_rga1:altsyncram2.q_b[12]
taps[13] <= altsyncram_rga1:altsyncram2.q_b[13]
taps[14] <= altsyncram_rga1:altsyncram2.q_b[14]
taps[15] <= altsyncram_rga1:altsyncram2.q_b[15]
taps[16] <= altsyncram_rga1:altsyncram2.q_b[16]
taps[17] <= altsyncram_rga1:altsyncram2.q_b[17]
taps[18] <= altsyncram_rga1:altsyncram2.q_b[18]
taps[19] <= altsyncram_rga1:altsyncram2.q_b[19]
taps[20] <= altsyncram_rga1:altsyncram2.q_b[20]
taps[21] <= altsyncram_rga1:altsyncram2.q_b[21]
taps[22] <= altsyncram_rga1:altsyncram2.q_b[22]
taps[23] <= altsyncram_rga1:altsyncram2.q_b[23]
taps[24] <= altsyncram_rga1:altsyncram2.q_b[24]


|trx|Receiver:inst9|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_frv:auto_generated|altsyncram_rga1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
clocken0 => ram_block3a16.ENA0
clocken0 => ram_block3a17.ENA0
clocken0 => ram_block3a18.ENA0
clocken0 => ram_block3a19.ENA0
clocken0 => ram_block3a20.ENA0
clocken0 => ram_block3a21.ENA0
clocken0 => ram_block3a22.ENA0
clocken0 => ram_block3a23.ENA0
clocken0 => ram_block3a24.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE


|trx|Receiver:inst9|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_frv:auto_generated|cntr_ksf:cntr1
clk_en => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE


|trx|Receiver:inst9|fir:fir_inst_Q|fir_shiftreg:fir_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_frv:auto_generated|cntr_ksf:cntr1|cmpr_ugc:cmpr4
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|trx|Receiver:inst9|fir:fir_inst_Q|fir_mac:fir_mac_inst
clock => clock.IN1
clear => clear.IN1
in_data_1[0] => in_data_1[0].IN1
in_data_1[1] => in_data_1[1].IN1
in_data_1[2] => in_data_1[2].IN1
in_data_1[3] => in_data_1[3].IN1
in_data_1[4] => in_data_1[4].IN1
in_data_1[5] => in_data_1[5].IN1
in_data_1[6] => in_data_1[6].IN1
in_data_1[7] => in_data_1[7].IN1
in_data_1[8] => in_data_1[8].IN1
in_data_1[9] => in_data_1[9].IN1
in_data_1[10] => in_data_1[10].IN1
in_data_1[11] => in_data_1[11].IN1
in_data_1[12] => in_data_1[12].IN1
in_data_1[13] => in_data_1[13].IN1
in_data_1[14] => in_data_1[14].IN1
in_data_1[15] => in_data_1[15].IN1
in_data_1[16] => in_data_1[16].IN1
in_data_1[17] => in_data_1[17].IN1
in_data_1[18] => in_data_1[18].IN1
in_data_1[19] => in_data_1[19].IN1
in_data_1[20] => in_data_1[20].IN1
in_data_1[21] => in_data_1[21].IN1
in_data_1[22] => in_data_1[22].IN1
in_data_1[23] => in_data_1[23].IN1
in_data_2[0] => in_data_2[0].IN1
in_data_2[1] => in_data_2[1].IN1
in_data_2[2] => in_data_2[2].IN1
in_data_2[3] => in_data_2[3].IN1
in_data_2[4] => in_data_2[4].IN1
in_data_2[5] => in_data_2[5].IN1
in_data_2[6] => in_data_2[6].IN1
in_data_2[7] => in_data_2[7].IN1
in_data_2[8] => in_data_2[8].IN1
in_data_2[9] => in_data_2[9].IN1
in_data_2[10] => in_data_2[10].IN1
in_data_2[11] => in_data_2[11].IN1
in_data_2[12] => in_data_2[12].IN1
in_data_2[13] => in_data_2[13].IN1
in_data_2[14] => in_data_2[14].IN1
in_data_2[15] => in_data_2[15].IN1
in_data_2[16] => in_data_2[16].IN1
in_data_2[17] => in_data_2[17].IN1
in_data_2[18] => in_data_2[18].IN1
in_data_2[19] => in_data_2[19].IN1
in_data_2[20] => in_data_2[20].IN1
in_data_2[21] => in_data_2[21].IN1
in_data_2[22] => in_data_2[22].IN1
in_data_2[23] => in_data_2[23].IN1
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= out_data[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= out_data[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= out_data[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= out_data[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= out_data[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= out_data[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= out_data[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= out_data[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= out_data[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= out_data[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= out_data[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= out_data[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= out_data[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= out_data[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= out_data[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= out_data[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= out_data[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|trx|Receiver:inst9|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst
aclr => aclr.IN1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result
result[32] <= lpm_mult:lpm_mult_component.result
result[33] <= lpm_mult:lpm_mult_component.result
result[34] <= lpm_mult:lpm_mult_component.result
result[35] <= lpm_mult:lpm_mult_component.result
result[36] <= lpm_mult:lpm_mult_component.result
result[37] <= lpm_mult:lpm_mult_component.result
result[38] <= lpm_mult:lpm_mult_component.result
result[39] <= lpm_mult:lpm_mult_component.result
result[40] <= lpm_mult:lpm_mult_component.result
result[41] <= lpm_mult:lpm_mult_component.result
result[42] <= lpm_mult:lpm_mult_component.result
result[43] <= lpm_mult:lpm_mult_component.result
result[44] <= lpm_mult:lpm_mult_component.result
result[45] <= lpm_mult:lpm_mult_component.result
result[46] <= lpm_mult:lpm_mult_component.result
result[47] <= lpm_mult:lpm_mult_component.result


|trx|Receiver:inst9|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component
dataa[0] => mult_okp:auto_generated.dataa[0]
dataa[1] => mult_okp:auto_generated.dataa[1]
dataa[2] => mult_okp:auto_generated.dataa[2]
dataa[3] => mult_okp:auto_generated.dataa[3]
dataa[4] => mult_okp:auto_generated.dataa[4]
dataa[5] => mult_okp:auto_generated.dataa[5]
dataa[6] => mult_okp:auto_generated.dataa[6]
dataa[7] => mult_okp:auto_generated.dataa[7]
dataa[8] => mult_okp:auto_generated.dataa[8]
dataa[9] => mult_okp:auto_generated.dataa[9]
dataa[10] => mult_okp:auto_generated.dataa[10]
dataa[11] => mult_okp:auto_generated.dataa[11]
dataa[12] => mult_okp:auto_generated.dataa[12]
dataa[13] => mult_okp:auto_generated.dataa[13]
dataa[14] => mult_okp:auto_generated.dataa[14]
dataa[15] => mult_okp:auto_generated.dataa[15]
dataa[16] => mult_okp:auto_generated.dataa[16]
dataa[17] => mult_okp:auto_generated.dataa[17]
dataa[18] => mult_okp:auto_generated.dataa[18]
dataa[19] => mult_okp:auto_generated.dataa[19]
dataa[20] => mult_okp:auto_generated.dataa[20]
dataa[21] => mult_okp:auto_generated.dataa[21]
dataa[22] => mult_okp:auto_generated.dataa[22]
dataa[23] => mult_okp:auto_generated.dataa[23]
datab[0] => mult_okp:auto_generated.datab[0]
datab[1] => mult_okp:auto_generated.datab[1]
datab[2] => mult_okp:auto_generated.datab[2]
datab[3] => mult_okp:auto_generated.datab[3]
datab[4] => mult_okp:auto_generated.datab[4]
datab[5] => mult_okp:auto_generated.datab[5]
datab[6] => mult_okp:auto_generated.datab[6]
datab[7] => mult_okp:auto_generated.datab[7]
datab[8] => mult_okp:auto_generated.datab[8]
datab[9] => mult_okp:auto_generated.datab[9]
datab[10] => mult_okp:auto_generated.datab[10]
datab[11] => mult_okp:auto_generated.datab[11]
datab[12] => mult_okp:auto_generated.datab[12]
datab[13] => mult_okp:auto_generated.datab[13]
datab[14] => mult_okp:auto_generated.datab[14]
datab[15] => mult_okp:auto_generated.datab[15]
datab[16] => mult_okp:auto_generated.datab[16]
datab[17] => mult_okp:auto_generated.datab[17]
datab[18] => mult_okp:auto_generated.datab[18]
datab[19] => mult_okp:auto_generated.datab[19]
datab[20] => mult_okp:auto_generated.datab[20]
datab[21] => mult_okp:auto_generated.datab[21]
datab[22] => mult_okp:auto_generated.datab[22]
datab[23] => mult_okp:auto_generated.datab[23]
sum[0] => ~NO_FANOUT~
aclr => mult_okp:auto_generated.aclr
clock => mult_okp:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_okp:auto_generated.result[0]
result[1] <= mult_okp:auto_generated.result[1]
result[2] <= mult_okp:auto_generated.result[2]
result[3] <= mult_okp:auto_generated.result[3]
result[4] <= mult_okp:auto_generated.result[4]
result[5] <= mult_okp:auto_generated.result[5]
result[6] <= mult_okp:auto_generated.result[6]
result[7] <= mult_okp:auto_generated.result[7]
result[8] <= mult_okp:auto_generated.result[8]
result[9] <= mult_okp:auto_generated.result[9]
result[10] <= mult_okp:auto_generated.result[10]
result[11] <= mult_okp:auto_generated.result[11]
result[12] <= mult_okp:auto_generated.result[12]
result[13] <= mult_okp:auto_generated.result[13]
result[14] <= mult_okp:auto_generated.result[14]
result[15] <= mult_okp:auto_generated.result[15]
result[16] <= mult_okp:auto_generated.result[16]
result[17] <= mult_okp:auto_generated.result[17]
result[18] <= mult_okp:auto_generated.result[18]
result[19] <= mult_okp:auto_generated.result[19]
result[20] <= mult_okp:auto_generated.result[20]
result[21] <= mult_okp:auto_generated.result[21]
result[22] <= mult_okp:auto_generated.result[22]
result[23] <= mult_okp:auto_generated.result[23]
result[24] <= mult_okp:auto_generated.result[24]
result[25] <= mult_okp:auto_generated.result[25]
result[26] <= mult_okp:auto_generated.result[26]
result[27] <= mult_okp:auto_generated.result[27]
result[28] <= mult_okp:auto_generated.result[28]
result[29] <= mult_okp:auto_generated.result[29]
result[30] <= mult_okp:auto_generated.result[30]
result[31] <= mult_okp:auto_generated.result[31]
result[32] <= mult_okp:auto_generated.result[32]
result[33] <= mult_okp:auto_generated.result[33]
result[34] <= mult_okp:auto_generated.result[34]
result[35] <= mult_okp:auto_generated.result[35]
result[36] <= mult_okp:auto_generated.result[36]
result[37] <= mult_okp:auto_generated.result[37]
result[38] <= mult_okp:auto_generated.result[38]
result[39] <= mult_okp:auto_generated.result[39]
result[40] <= mult_okp:auto_generated.result[40]
result[41] <= mult_okp:auto_generated.result[41]
result[42] <= mult_okp:auto_generated.result[42]
result[43] <= mult_okp:auto_generated.result[43]
result[44] <= mult_okp:auto_generated.result[44]
result[45] <= mult_okp:auto_generated.result[45]
result[46] <= mult_okp:auto_generated.result[46]
result[47] <= mult_okp:auto_generated.result[47]


|trx|Receiver:inst9|fir:fir_inst_Q|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_okp:auto_generated
aclr => mac_out2.ACLR
aclr => mac_out4.ACLR
aclr => mac_out6.ACLR
aclr => mac_out8.ACLR
clock => mac_out2.CLK
clock => mac_out4.CLK
clock => mac_out6.CLK
clock => mac_out8.CLK
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft16a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft16a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft16a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft16a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft16a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft16a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft16a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft16a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft16a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft16a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft16a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft16a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft16a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft16a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft16a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft16a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft16a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft16a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft16a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft16a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft16a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft16a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft16a[22].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft16a[23].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft16a[24].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft16a[25].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft16a[26].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft16a[27].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sft16a[28].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sft16a[29].DB_MAX_OUTPUT_PORT_TYPE


|trx|Receiver:inst9|FirInterp8:fi
clock => clock.IN2
calc => rstate.OUTPUTSELECT
calc => rstate.OUTPUTSELECT
calc => rstate.OUTPUTSELECT
calc => rstate.OUTPUTSELECT
calc => rstate.OUTPUTSELECT
calc => rstate.OUTPUTSELECT
calc => rstate.OUTPUTSELECT
calc => rstate.OUTPUTSELECT
calc => rstate.OUTPUTSELECT
calc => rstate.OUTPUTSELECT
calc => raddr.OUTPUTSELECT
calc => raddr.OUTPUTSELECT
calc => raddr.OUTPUTSELECT
calc => raddr.OUTPUTSELECT
calc => raddr.OUTPUTSELECT
calc => raddr.OUTPUTSELECT
calc => caddr.OUTPUTSELECT
calc => caddr.OUTPUTSELECT
calc => caddr.OUTPUTSELECT
calc => caddr.OUTPUTSELECT
calc => caddr.OUTPUTSELECT
calc => caddr.OUTPUTSELECT
calc => caddr.OUTPUTSELECT
calc => caddr.OUTPUTSELECT
calc => caddr.OUTPUTSELECT
calc => counter.OUTPUTSELECT
calc => counter.OUTPUTSELECT
calc => counter.OUTPUTSELECT
calc => counter.OUTPUTSELECT
calc => counter.OUTPUTSELECT
calc => counter.OUTPUTSELECT
calc => counter.OUTPUTSELECT
calc => counter.OUTPUTSELECT
calc => counter.OUTPUTSELECT
calc => counter.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Raccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Iaccum.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Rmult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
calc => Imult.OUTPUTSELECT
req <= req~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_real[0] => sx_input[18].IN1
x_real[1] => sx_input[19].IN1
x_real[2] => sx_input[20].IN1
x_real[3] => sx_input[21].IN1
x_real[4] => sx_input[22].IN1
x_real[5] => sx_input[23].IN1
x_real[6] => sx_input[24].IN1
x_real[7] => sx_input[25].IN1
x_real[8] => sx_input[26].IN1
x_real[9] => sx_input[27].IN1
x_real[10] => sx_input[28].IN1
x_real[11] => sx_input[29].IN1
x_real[12] => sx_input[30].IN1
x_real[13] => sx_input[31].IN1
x_real[14] => sx_input[32].IN1
x_real[15] => sx_input[33].IN3
x_imag[0] => sx_input[0].IN1
x_imag[1] => sx_input[1].IN1
x_imag[2] => sx_input[2].IN1
x_imag[3] => sx_input[3].IN1
x_imag[4] => sx_input[4].IN1
x_imag[5] => sx_input[5].IN1
x_imag[6] => sx_input[6].IN1
x_imag[7] => sx_input[7].IN1
x_imag[8] => sx_input[8].IN1
x_imag[9] => sx_input[9].IN1
x_imag[10] => sx_input[10].IN1
x_imag[11] => sx_input[11].IN1
x_imag[12] => sx_input[12].IN1
x_imag[13] => sx_input[13].IN1
x_imag[14] => sx_input[14].IN1
x_imag[15] => sx_input[15].IN3
y_real[0] <= y_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_real[1] <= y_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_real[2] <= y_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_real[3] <= y_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_real[4] <= y_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_real[5] <= y_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_real[6] <= y_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_real[7] <= y_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_real[8] <= y_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_real[9] <= y_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_real[10] <= y_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_real[11] <= y_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_real[12] <= y_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_real[13] <= y_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_real[14] <= y_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_real[15] <= y_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_real[16] <= y_real[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_real[17] <= y_real[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_real[18] <= y_real[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_real[19] <= y_real[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[0] <= y_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[1] <= y_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[2] <= y_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[3] <= y_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[4] <= y_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[5] <= y_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[6] <= y_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[7] <= y_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[8] <= y_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[9] <= y_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[10] <= y_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[11] <= y_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[12] <= y_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[13] <= y_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[14] <= y_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[15] <= y_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[16] <= y_imag[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[17] <= y_imag[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[18] <= y_imag[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_imag[19] <= y_imag[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|trx|Receiver:inst9|FirInterp8:fi|firromI:rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a


|trx|Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_83b1:auto_generated.address_a[0]
address_a[1] => altsyncram_83b1:auto_generated.address_a[1]
address_a[2] => altsyncram_83b1:auto_generated.address_a[2]
address_a[3] => altsyncram_83b1:auto_generated.address_a[3]
address_a[4] => altsyncram_83b1:auto_generated.address_a[4]
address_a[5] => altsyncram_83b1:auto_generated.address_a[5]
address_a[6] => altsyncram_83b1:auto_generated.address_a[6]
address_a[7] => altsyncram_83b1:auto_generated.address_a[7]
address_a[8] => altsyncram_83b1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_83b1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_83b1:auto_generated.q_a[0]
q_a[1] <= altsyncram_83b1:auto_generated.q_a[1]
q_a[2] <= altsyncram_83b1:auto_generated.q_a[2]
q_a[3] <= altsyncram_83b1:auto_generated.q_a[3]
q_a[4] <= altsyncram_83b1:auto_generated.q_a[4]
q_a[5] <= altsyncram_83b1:auto_generated.q_a[5]
q_a[6] <= altsyncram_83b1:auto_generated.q_a[6]
q_a[7] <= altsyncram_83b1:auto_generated.q_a[7]
q_a[8] <= altsyncram_83b1:auto_generated.q_a[8]
q_a[9] <= altsyncram_83b1:auto_generated.q_a[9]
q_a[10] <= altsyncram_83b1:auto_generated.q_a[10]
q_a[11] <= altsyncram_83b1:auto_generated.q_a[11]
q_a[12] <= altsyncram_83b1:auto_generated.q_a[12]
q_a[13] <= altsyncram_83b1:auto_generated.q_a[13]
q_a[14] <= altsyncram_83b1:auto_generated.q_a[14]
q_a[15] <= altsyncram_83b1:auto_generated.q_a[15]
q_a[16] <= altsyncram_83b1:auto_generated.q_a[16]
q_a[17] <= altsyncram_83b1:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|trx|Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component|altsyncram_83b1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|trx|Receiver:inst9|FirInterp8:fi|firram36I:ram
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b


|trx|Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component
wren_a => altsyncram_jbp1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_jbp1:auto_generated.data_a[0]
data_a[1] => altsyncram_jbp1:auto_generated.data_a[1]
data_a[2] => altsyncram_jbp1:auto_generated.data_a[2]
data_a[3] => altsyncram_jbp1:auto_generated.data_a[3]
data_a[4] => altsyncram_jbp1:auto_generated.data_a[4]
data_a[5] => altsyncram_jbp1:auto_generated.data_a[5]
data_a[6] => altsyncram_jbp1:auto_generated.data_a[6]
data_a[7] => altsyncram_jbp1:auto_generated.data_a[7]
data_a[8] => altsyncram_jbp1:auto_generated.data_a[8]
data_a[9] => altsyncram_jbp1:auto_generated.data_a[9]
data_a[10] => altsyncram_jbp1:auto_generated.data_a[10]
data_a[11] => altsyncram_jbp1:auto_generated.data_a[11]
data_a[12] => altsyncram_jbp1:auto_generated.data_a[12]
data_a[13] => altsyncram_jbp1:auto_generated.data_a[13]
data_a[14] => altsyncram_jbp1:auto_generated.data_a[14]
data_a[15] => altsyncram_jbp1:auto_generated.data_a[15]
data_a[16] => altsyncram_jbp1:auto_generated.data_a[16]
data_a[17] => altsyncram_jbp1:auto_generated.data_a[17]
data_a[18] => altsyncram_jbp1:auto_generated.data_a[18]
data_a[19] => altsyncram_jbp1:auto_generated.data_a[19]
data_a[20] => altsyncram_jbp1:auto_generated.data_a[20]
data_a[21] => altsyncram_jbp1:auto_generated.data_a[21]
data_a[22] => altsyncram_jbp1:auto_generated.data_a[22]
data_a[23] => altsyncram_jbp1:auto_generated.data_a[23]
data_a[24] => altsyncram_jbp1:auto_generated.data_a[24]
data_a[25] => altsyncram_jbp1:auto_generated.data_a[25]
data_a[26] => altsyncram_jbp1:auto_generated.data_a[26]
data_a[27] => altsyncram_jbp1:auto_generated.data_a[27]
data_a[28] => altsyncram_jbp1:auto_generated.data_a[28]
data_a[29] => altsyncram_jbp1:auto_generated.data_a[29]
data_a[30] => altsyncram_jbp1:auto_generated.data_a[30]
data_a[31] => altsyncram_jbp1:auto_generated.data_a[31]
data_a[32] => altsyncram_jbp1:auto_generated.data_a[32]
data_a[33] => altsyncram_jbp1:auto_generated.data_a[33]
data_a[34] => altsyncram_jbp1:auto_generated.data_a[34]
data_a[35] => altsyncram_jbp1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_jbp1:auto_generated.address_a[0]
address_a[1] => altsyncram_jbp1:auto_generated.address_a[1]
address_a[2] => altsyncram_jbp1:auto_generated.address_a[2]
address_a[3] => altsyncram_jbp1:auto_generated.address_a[3]
address_a[4] => altsyncram_jbp1:auto_generated.address_a[4]
address_a[5] => altsyncram_jbp1:auto_generated.address_a[5]
address_b[0] => altsyncram_jbp1:auto_generated.address_b[0]
address_b[1] => altsyncram_jbp1:auto_generated.address_b[1]
address_b[2] => altsyncram_jbp1:auto_generated.address_b[2]
address_b[3] => altsyncram_jbp1:auto_generated.address_b[3]
address_b[4] => altsyncram_jbp1:auto_generated.address_b[4]
address_b[5] => altsyncram_jbp1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jbp1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_b[0] <= altsyncram_jbp1:auto_generated.q_b[0]
q_b[1] <= altsyncram_jbp1:auto_generated.q_b[1]
q_b[2] <= altsyncram_jbp1:auto_generated.q_b[2]
q_b[3] <= altsyncram_jbp1:auto_generated.q_b[3]
q_b[4] <= altsyncram_jbp1:auto_generated.q_b[4]
q_b[5] <= altsyncram_jbp1:auto_generated.q_b[5]
q_b[6] <= altsyncram_jbp1:auto_generated.q_b[6]
q_b[7] <= altsyncram_jbp1:auto_generated.q_b[7]
q_b[8] <= altsyncram_jbp1:auto_generated.q_b[8]
q_b[9] <= altsyncram_jbp1:auto_generated.q_b[9]
q_b[10] <= altsyncram_jbp1:auto_generated.q_b[10]
q_b[11] <= altsyncram_jbp1:auto_generated.q_b[11]
q_b[12] <= altsyncram_jbp1:auto_generated.q_b[12]
q_b[13] <= altsyncram_jbp1:auto_generated.q_b[13]
q_b[14] <= altsyncram_jbp1:auto_generated.q_b[14]
q_b[15] <= altsyncram_jbp1:auto_generated.q_b[15]
q_b[16] <= altsyncram_jbp1:auto_generated.q_b[16]
q_b[17] <= altsyncram_jbp1:auto_generated.q_b[17]
q_b[18] <= altsyncram_jbp1:auto_generated.q_b[18]
q_b[19] <= altsyncram_jbp1:auto_generated.q_b[19]
q_b[20] <= altsyncram_jbp1:auto_generated.q_b[20]
q_b[21] <= altsyncram_jbp1:auto_generated.q_b[21]
q_b[22] <= altsyncram_jbp1:auto_generated.q_b[22]
q_b[23] <= altsyncram_jbp1:auto_generated.q_b[23]
q_b[24] <= altsyncram_jbp1:auto_generated.q_b[24]
q_b[25] <= altsyncram_jbp1:auto_generated.q_b[25]
q_b[26] <= altsyncram_jbp1:auto_generated.q_b[26]
q_b[27] <= altsyncram_jbp1:auto_generated.q_b[27]
q_b[28] <= altsyncram_jbp1:auto_generated.q_b[28]
q_b[29] <= altsyncram_jbp1:auto_generated.q_b[29]
q_b[30] <= altsyncram_jbp1:auto_generated.q_b[30]
q_b[31] <= altsyncram_jbp1:auto_generated.q_b[31]
q_b[32] <= altsyncram_jbp1:auto_generated.q_b[32]
q_b[33] <= altsyncram_jbp1:auto_generated.q_b[33]
q_b[34] <= altsyncram_jbp1:auto_generated.q_b[34]
q_b[35] <= altsyncram_jbp1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|trx|Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0


|trx|Receiver:inst9|CicInterpM5:in2
clock => s5[0].CLK
clock => s5[1].CLK
clock => s5[2].CLK
clock => s5[3].CLK
clock => s5[4].CLK
clock => s5[5].CLK
clock => s5[6].CLK
clock => s5[7].CLK
clock => s5[8].CLK
clock => s5[9].CLK
clock => s5[10].CLK
clock => s5[11].CLK
clock => s5[12].CLK
clock => s5[13].CLK
clock => s5[14].CLK
clock => s5[15].CLK
clock => s5[16].CLK
clock => s5[17].CLK
clock => s5[18].CLK
clock => s5[19].CLK
clock => s5[20].CLK
clock => s5[21].CLK
clock => s5[22].CLK
clock => s5[23].CLK
clock => s5[24].CLK
clock => s5[25].CLK
clock => s5[26].CLK
clock => s5[27].CLK
clock => s5[28].CLK
clock => s5[29].CLK
clock => s5[30].CLK
clock => s5[31].CLK
clock => s5[32].CLK
clock => s5[33].CLK
clock => s5[34].CLK
clock => s5[35].CLK
clock => s5[36].CLK
clock => s5[37].CLK
clock => s5[38].CLK
clock => s5[39].CLK
clock => s5[40].CLK
clock => s5[41].CLK
clock => s5[42].CLK
clock => s5[43].CLK
clock => s5[44].CLK
clock => s5[45].CLK
clock => s5[46].CLK
clock => s5[47].CLK
clock => s4[0].CLK
clock => s4[1].CLK
clock => s4[2].CLK
clock => s4[3].CLK
clock => s4[4].CLK
clock => s4[5].CLK
clock => s4[6].CLK
clock => s4[7].CLK
clock => s4[8].CLK
clock => s4[9].CLK
clock => s4[10].CLK
clock => s4[11].CLK
clock => s4[12].CLK
clock => s4[13].CLK
clock => s4[14].CLK
clock => s4[15].CLK
clock => s4[16].CLK
clock => s4[17].CLK
clock => s4[18].CLK
clock => s4[19].CLK
clock => s4[20].CLK
clock => s4[21].CLK
clock => s4[22].CLK
clock => s4[23].CLK
clock => s4[24].CLK
clock => s4[25].CLK
clock => s4[26].CLK
clock => s4[27].CLK
clock => s4[28].CLK
clock => s4[29].CLK
clock => s4[30].CLK
clock => s4[31].CLK
clock => s4[32].CLK
clock => s4[33].CLK
clock => s4[34].CLK
clock => s4[35].CLK
clock => s4[36].CLK
clock => s4[37].CLK
clock => s4[38].CLK
clock => s4[39].CLK
clock => s4[40].CLK
clock => s4[41].CLK
clock => s4[42].CLK
clock => s4[43].CLK
clock => s4[44].CLK
clock => s4[45].CLK
clock => s4[46].CLK
clock => s4[47].CLK
clock => s3[0].CLK
clock => s3[1].CLK
clock => s3[2].CLK
clock => s3[3].CLK
clock => s3[4].CLK
clock => s3[5].CLK
clock => s3[6].CLK
clock => s3[7].CLK
clock => s3[8].CLK
clock => s3[9].CLK
clock => s3[10].CLK
clock => s3[11].CLK
clock => s3[12].CLK
clock => s3[13].CLK
clock => s3[14].CLK
clock => s3[15].CLK
clock => s3[16].CLK
clock => s3[17].CLK
clock => s3[18].CLK
clock => s3[19].CLK
clock => s3[20].CLK
clock => s3[21].CLK
clock => s3[22].CLK
clock => s3[23].CLK
clock => s3[24].CLK
clock => s3[25].CLK
clock => s3[26].CLK
clock => s3[27].CLK
clock => s3[28].CLK
clock => s3[29].CLK
clock => s3[30].CLK
clock => s3[31].CLK
clock => s3[32].CLK
clock => s3[33].CLK
clock => s3[34].CLK
clock => s3[35].CLK
clock => s3[36].CLK
clock => s3[37].CLK
clock => s3[38].CLK
clock => s3[39].CLK
clock => s3[40].CLK
clock => s3[41].CLK
clock => s3[42].CLK
clock => s3[43].CLK
clock => s3[44].CLK
clock => s3[45].CLK
clock => s3[46].CLK
clock => s3[47].CLK
clock => s2[0].CLK
clock => s2[1].CLK
clock => s2[2].CLK
clock => s2[3].CLK
clock => s2[4].CLK
clock => s2[5].CLK
clock => s2[6].CLK
clock => s2[7].CLK
clock => s2[8].CLK
clock => s2[9].CLK
clock => s2[10].CLK
clock => s2[11].CLK
clock => s2[12].CLK
clock => s2[13].CLK
clock => s2[14].CLK
clock => s2[15].CLK
clock => s2[16].CLK
clock => s2[17].CLK
clock => s2[18].CLK
clock => s2[19].CLK
clock => s2[20].CLK
clock => s2[21].CLK
clock => s2[22].CLK
clock => s2[23].CLK
clock => s2[24].CLK
clock => s2[25].CLK
clock => s2[26].CLK
clock => s2[27].CLK
clock => s2[28].CLK
clock => s2[29].CLK
clock => s2[30].CLK
clock => s2[31].CLK
clock => s2[32].CLK
clock => s2[33].CLK
clock => s2[34].CLK
clock => s2[35].CLK
clock => s2[36].CLK
clock => s2[37].CLK
clock => s2[38].CLK
clock => s2[39].CLK
clock => s2[40].CLK
clock => s2[41].CLK
clock => s2[42].CLK
clock => s2[43].CLK
clock => s2[44].CLK
clock => s2[45].CLK
clock => s2[46].CLK
clock => s2[47].CLK
clock => s1[0].CLK
clock => s1[1].CLK
clock => s1[2].CLK
clock => s1[3].CLK
clock => s1[4].CLK
clock => s1[5].CLK
clock => s1[6].CLK
clock => s1[7].CLK
clock => s1[8].CLK
clock => s1[9].CLK
clock => s1[10].CLK
clock => s1[11].CLK
clock => s1[12].CLK
clock => s1[13].CLK
clock => s1[14].CLK
clock => s1[15].CLK
clock => s1[16].CLK
clock => s1[17].CLK
clock => s1[18].CLK
clock => s1[19].CLK
clock => s1[20].CLK
clock => s1[21].CLK
clock => s1[22].CLK
clock => s1[23].CLK
clock => s1[24].CLK
clock => s1[25].CLK
clock => s1[26].CLK
clock => s1[27].CLK
clock => s1[28].CLK
clock => s1[29].CLK
clock => s1[30].CLK
clock => s1[31].CLK
clock => s1[32].CLK
clock => s1[33].CLK
clock => s1[34].CLK
clock => s1[35].CLK
clock => s1[36].CLK
clock => s1[37].CLK
clock => s1[38].CLK
clock => s1[39].CLK
clock => s1[40].CLK
clock => s1[41].CLK
clock => s1[42].CLK
clock => s1[43].CLK
clock => s1[44].CLK
clock => s1[45].CLK
clock => s1[46].CLK
clock => s1[47].CLK
clock => y5[0].CLK
clock => y5[1].CLK
clock => y5[2].CLK
clock => y5[3].CLK
clock => y5[4].CLK
clock => y5[5].CLK
clock => y5[6].CLK
clock => y5[7].CLK
clock => y5[8].CLK
clock => y5[9].CLK
clock => y5[10].CLK
clock => y5[11].CLK
clock => y5[12].CLK
clock => y5[13].CLK
clock => y5[14].CLK
clock => y5[15].CLK
clock => y5[16].CLK
clock => y5[17].CLK
clock => y5[18].CLK
clock => y5[19].CLK
clock => y5[20].CLK
clock => y5[21].CLK
clock => y5[22].CLK
clock => y5[23].CLK
clock => y5[24].CLK
clock => y5[25].CLK
clock => y5[26].CLK
clock => y5[27].CLK
clock => y5[28].CLK
clock => y5[29].CLK
clock => y5[30].CLK
clock => y5[31].CLK
clock => y5[32].CLK
clock => y5[33].CLK
clock => y5[34].CLK
clock => y5[35].CLK
clock => y5[36].CLK
clock => y5[37].CLK
clock => y5[38].CLK
clock => y5[39].CLK
clock => y5[40].CLK
clock => y5[41].CLK
clock => y5[42].CLK
clock => y5[43].CLK
clock => y5[44].CLK
clock => y5[45].CLK
clock => y5[46].CLK
clock => y5[47].CLK
clock => y4[0].CLK
clock => y4[1].CLK
clock => y4[2].CLK
clock => y4[3].CLK
clock => y4[4].CLK
clock => y4[5].CLK
clock => y4[6].CLK
clock => y4[7].CLK
clock => y4[8].CLK
clock => y4[9].CLK
clock => y4[10].CLK
clock => y4[11].CLK
clock => y4[12].CLK
clock => y4[13].CLK
clock => y4[14].CLK
clock => y4[15].CLK
clock => y4[16].CLK
clock => y4[17].CLK
clock => y4[18].CLK
clock => y4[19].CLK
clock => y4[20].CLK
clock => y4[21].CLK
clock => y4[22].CLK
clock => y4[23].CLK
clock => y4[24].CLK
clock => y4[25].CLK
clock => y4[26].CLK
clock => y4[27].CLK
clock => y4[28].CLK
clock => y4[29].CLK
clock => y4[30].CLK
clock => y4[31].CLK
clock => y4[32].CLK
clock => y4[33].CLK
clock => y4[34].CLK
clock => y4[35].CLK
clock => y4[36].CLK
clock => y4[37].CLK
clock => y4[38].CLK
clock => y4[39].CLK
clock => y4[40].CLK
clock => y4[41].CLK
clock => y4[42].CLK
clock => y4[43].CLK
clock => y4[44].CLK
clock => y4[45].CLK
clock => y4[46].CLK
clock => y4[47].CLK
clock => y3[0].CLK
clock => y3[1].CLK
clock => y3[2].CLK
clock => y3[3].CLK
clock => y3[4].CLK
clock => y3[5].CLK
clock => y3[6].CLK
clock => y3[7].CLK
clock => y3[8].CLK
clock => y3[9].CLK
clock => y3[10].CLK
clock => y3[11].CLK
clock => y3[12].CLK
clock => y3[13].CLK
clock => y3[14].CLK
clock => y3[15].CLK
clock => y3[16].CLK
clock => y3[17].CLK
clock => y3[18].CLK
clock => y3[19].CLK
clock => y3[20].CLK
clock => y3[21].CLK
clock => y3[22].CLK
clock => y3[23].CLK
clock => y3[24].CLK
clock => y3[25].CLK
clock => y3[26].CLK
clock => y3[27].CLK
clock => y3[28].CLK
clock => y3[29].CLK
clock => y3[30].CLK
clock => y3[31].CLK
clock => y3[32].CLK
clock => y3[33].CLK
clock => y3[34].CLK
clock => y3[35].CLK
clock => y3[36].CLK
clock => y3[37].CLK
clock => y3[38].CLK
clock => y3[39].CLK
clock => y3[40].CLK
clock => y3[41].CLK
clock => y3[42].CLK
clock => y3[43].CLK
clock => y3[44].CLK
clock => y3[45].CLK
clock => y3[46].CLK
clock => y3[47].CLK
clock => y2[0].CLK
clock => y2[1].CLK
clock => y2[2].CLK
clock => y2[3].CLK
clock => y2[4].CLK
clock => y2[5].CLK
clock => y2[6].CLK
clock => y2[7].CLK
clock => y2[8].CLK
clock => y2[9].CLK
clock => y2[10].CLK
clock => y2[11].CLK
clock => y2[12].CLK
clock => y2[13].CLK
clock => y2[14].CLK
clock => y2[15].CLK
clock => y2[16].CLK
clock => y2[17].CLK
clock => y2[18].CLK
clock => y2[19].CLK
clock => y2[20].CLK
clock => y2[21].CLK
clock => y2[22].CLK
clock => y2[23].CLK
clock => y2[24].CLK
clock => y2[25].CLK
clock => y2[26].CLK
clock => y2[27].CLK
clock => y2[28].CLK
clock => y2[29].CLK
clock => y2[30].CLK
clock => y2[31].CLK
clock => y2[32].CLK
clock => y2[33].CLK
clock => y2[34].CLK
clock => y2[35].CLK
clock => y2[36].CLK
clock => y2[37].CLK
clock => y2[38].CLK
clock => y2[39].CLK
clock => y2[40].CLK
clock => y2[41].CLK
clock => y2[42].CLK
clock => y2[43].CLK
clock => y2[44].CLK
clock => y2[45].CLK
clock => y2[46].CLK
clock => y2[47].CLK
clock => y1[0].CLK
clock => y1[1].CLK
clock => y1[2].CLK
clock => y1[3].CLK
clock => y1[4].CLK
clock => y1[5].CLK
clock => y1[6].CLK
clock => y1[7].CLK
clock => y1[8].CLK
clock => y1[9].CLK
clock => y1[10].CLK
clock => y1[11].CLK
clock => y1[12].CLK
clock => y1[13].CLK
clock => y1[14].CLK
clock => y1[15].CLK
clock => y1[16].CLK
clock => y1[17].CLK
clock => y1[18].CLK
clock => y1[19].CLK
clock => y1[20].CLK
clock => y1[21].CLK
clock => y1[22].CLK
clock => y1[23].CLK
clock => y1[24].CLK
clock => y1[25].CLK
clock => y1[26].CLK
clock => y1[27].CLK
clock => y1[28].CLK
clock => y1[29].CLK
clock => y1[30].CLK
clock => y1[31].CLK
clock => y1[32].CLK
clock => y1[33].CLK
clock => y1[34].CLK
clock => y1[35].CLK
clock => y1[36].CLK
clock => y1[37].CLK
clock => y1[38].CLK
clock => y1[39].CLK
clock => y1[40].CLK
clock => y1[41].CLK
clock => y1[42].CLK
clock => y1[43].CLK
clock => y1[44].CLK
clock => y1[45].CLK
clock => y1[46].CLK
clock => y1[47].CLK
clock => dq4[0].CLK
clock => dq4[1].CLK
clock => dq4[2].CLK
clock => dq4[3].CLK
clock => dq4[4].CLK
clock => dq4[5].CLK
clock => dq4[6].CLK
clock => dq4[7].CLK
clock => dq4[8].CLK
clock => dq4[9].CLK
clock => dq4[10].CLK
clock => dq4[11].CLK
clock => dq4[12].CLK
clock => dq4[13].CLK
clock => dq4[14].CLK
clock => dq4[15].CLK
clock => dq4[16].CLK
clock => dq4[17].CLK
clock => dq4[18].CLK
clock => dq4[19].CLK
clock => dq4[20].CLK
clock => dq4[21].CLK
clock => dq4[22].CLK
clock => dq4[23].CLK
clock => dq4[24].CLK
clock => dq4[25].CLK
clock => dq4[26].CLK
clock => dq4[27].CLK
clock => dq4[28].CLK
clock => dq4[29].CLK
clock => dq4[30].CLK
clock => dq4[31].CLK
clock => dq4[32].CLK
clock => dq4[33].CLK
clock => dq4[34].CLK
clock => dq4[35].CLK
clock => dq4[36].CLK
clock => dq4[37].CLK
clock => dq4[38].CLK
clock => dq4[39].CLK
clock => dq4[40].CLK
clock => dq4[41].CLK
clock => dq4[42].CLK
clock => dq4[43].CLK
clock => dq4[44].CLK
clock => dq4[45].CLK
clock => dq4[46].CLK
clock => dq4[47].CLK
clock => dq3[0].CLK
clock => dq3[1].CLK
clock => dq3[2].CLK
clock => dq3[3].CLK
clock => dq3[4].CLK
clock => dq3[5].CLK
clock => dq3[6].CLK
clock => dq3[7].CLK
clock => dq3[8].CLK
clock => dq3[9].CLK
clock => dq3[10].CLK
clock => dq3[11].CLK
clock => dq3[12].CLK
clock => dq3[13].CLK
clock => dq3[14].CLK
clock => dq3[15].CLK
clock => dq3[16].CLK
clock => dq3[17].CLK
clock => dq3[18].CLK
clock => dq3[19].CLK
clock => dq3[20].CLK
clock => dq3[21].CLK
clock => dq3[22].CLK
clock => dq3[23].CLK
clock => dq3[24].CLK
clock => dq3[25].CLK
clock => dq3[26].CLK
clock => dq3[27].CLK
clock => dq3[28].CLK
clock => dq3[29].CLK
clock => dq3[30].CLK
clock => dq3[31].CLK
clock => dq3[32].CLK
clock => dq3[33].CLK
clock => dq3[34].CLK
clock => dq3[35].CLK
clock => dq3[36].CLK
clock => dq3[37].CLK
clock => dq3[38].CLK
clock => dq3[39].CLK
clock => dq3[40].CLK
clock => dq3[41].CLK
clock => dq3[42].CLK
clock => dq3[43].CLK
clock => dq3[44].CLK
clock => dq3[45].CLK
clock => dq3[46].CLK
clock => dq3[47].CLK
clock => dq2[0].CLK
clock => dq2[1].CLK
clock => dq2[2].CLK
clock => dq2[3].CLK
clock => dq2[4].CLK
clock => dq2[5].CLK
clock => dq2[6].CLK
clock => dq2[7].CLK
clock => dq2[8].CLK
clock => dq2[9].CLK
clock => dq2[10].CLK
clock => dq2[11].CLK
clock => dq2[12].CLK
clock => dq2[13].CLK
clock => dq2[14].CLK
clock => dq2[15].CLK
clock => dq2[16].CLK
clock => dq2[17].CLK
clock => dq2[18].CLK
clock => dq2[19].CLK
clock => dq2[20].CLK
clock => dq2[21].CLK
clock => dq2[22].CLK
clock => dq2[23].CLK
clock => dq2[24].CLK
clock => dq2[25].CLK
clock => dq2[26].CLK
clock => dq2[27].CLK
clock => dq2[28].CLK
clock => dq2[29].CLK
clock => dq2[30].CLK
clock => dq2[31].CLK
clock => dq2[32].CLK
clock => dq2[33].CLK
clock => dq2[34].CLK
clock => dq2[35].CLK
clock => dq2[36].CLK
clock => dq2[37].CLK
clock => dq2[38].CLK
clock => dq2[39].CLK
clock => dq2[40].CLK
clock => dq2[41].CLK
clock => dq2[42].CLK
clock => dq2[43].CLK
clock => dq2[44].CLK
clock => dq2[45].CLK
clock => dq2[46].CLK
clock => dq2[47].CLK
clock => dq1[0].CLK
clock => dq1[1].CLK
clock => dq1[2].CLK
clock => dq1[3].CLK
clock => dq1[4].CLK
clock => dq1[5].CLK
clock => dq1[6].CLK
clock => dq1[7].CLK
clock => dq1[8].CLK
clock => dq1[9].CLK
clock => dq1[10].CLK
clock => dq1[11].CLK
clock => dq1[12].CLK
clock => dq1[13].CLK
clock => dq1[14].CLK
clock => dq1[15].CLK
clock => dq1[16].CLK
clock => dq1[17].CLK
clock => dq1[18].CLK
clock => dq1[19].CLK
clock => dq1[20].CLK
clock => dq1[21].CLK
clock => dq1[22].CLK
clock => dq1[23].CLK
clock => dq1[24].CLK
clock => dq1[25].CLK
clock => dq1[26].CLK
clock => dq1[27].CLK
clock => dq1[28].CLK
clock => dq1[29].CLK
clock => dq1[30].CLK
clock => dq1[31].CLK
clock => dq1[32].CLK
clock => dq1[33].CLK
clock => dq1[34].CLK
clock => dq1[35].CLK
clock => dq1[36].CLK
clock => dq1[37].CLK
clock => dq1[38].CLK
clock => dq1[39].CLK
clock => dq1[40].CLK
clock => dq1[41].CLK
clock => dq1[42].CLK
clock => dq1[43].CLK
clock => dq1[44].CLK
clock => dq1[45].CLK
clock => dq1[46].CLK
clock => dq1[47].CLK
clock => dq0[0].CLK
clock => dq0[1].CLK
clock => dq0[2].CLK
clock => dq0[3].CLK
clock => dq0[4].CLK
clock => dq0[5].CLK
clock => dq0[6].CLK
clock => dq0[7].CLK
clock => dq0[8].CLK
clock => dq0[9].CLK
clock => dq0[10].CLK
clock => dq0[11].CLK
clock => dq0[12].CLK
clock => dq0[13].CLK
clock => dq0[14].CLK
clock => dq0[15].CLK
clock => dq0[16].CLK
clock => dq0[17].CLK
clock => dq0[18].CLK
clock => dq0[19].CLK
clock => dq0[20].CLK
clock => dq0[21].CLK
clock => dq0[22].CLK
clock => dq0[23].CLK
clock => dq0[24].CLK
clock => dq0[25].CLK
clock => dq0[26].CLK
clock => dq0[27].CLK
clock => dq0[28].CLK
clock => dq0[29].CLK
clock => dq0[30].CLK
clock => dq0[31].CLK
clock => dq0[32].CLK
clock => dq0[33].CLK
clock => dq0[34].CLK
clock => dq0[35].CLK
clock => dq0[36].CLK
clock => dq0[37].CLK
clock => dq0[38].CLK
clock => dq0[39].CLK
clock => dq0[40].CLK
clock => dq0[41].CLK
clock => dq0[42].CLK
clock => dq0[43].CLK
clock => dq0[44].CLK
clock => dq0[45].CLK
clock => dq0[46].CLK
clock => dq0[47].CLK
clock => q5[0].CLK
clock => q5[1].CLK
clock => q5[2].CLK
clock => q5[3].CLK
clock => q5[4].CLK
clock => q5[5].CLK
clock => q5[6].CLK
clock => q5[7].CLK
clock => q5[8].CLK
clock => q5[9].CLK
clock => q5[10].CLK
clock => q5[11].CLK
clock => q5[12].CLK
clock => q5[13].CLK
clock => q5[14].CLK
clock => q5[15].CLK
clock => q5[16].CLK
clock => q5[17].CLK
clock => q5[18].CLK
clock => q5[19].CLK
clock => q5[20].CLK
clock => q5[21].CLK
clock => q5[22].CLK
clock => q5[23].CLK
clock => q5[24].CLK
clock => q5[25].CLK
clock => q5[26].CLK
clock => q5[27].CLK
clock => q5[28].CLK
clock => q5[29].CLK
clock => q5[30].CLK
clock => q5[31].CLK
clock => q5[32].CLK
clock => q5[33].CLK
clock => q5[34].CLK
clock => q5[35].CLK
clock => q5[36].CLK
clock => q5[37].CLK
clock => q5[38].CLK
clock => q5[39].CLK
clock => q5[40].CLK
clock => q5[41].CLK
clock => q5[42].CLK
clock => q5[43].CLK
clock => q5[44].CLK
clock => q5[45].CLK
clock => q5[46].CLK
clock => q5[47].CLK
clock => q4[0].CLK
clock => q4[1].CLK
clock => q4[2].CLK
clock => q4[3].CLK
clock => q4[4].CLK
clock => q4[5].CLK
clock => q4[6].CLK
clock => q4[7].CLK
clock => q4[8].CLK
clock => q4[9].CLK
clock => q4[10].CLK
clock => q4[11].CLK
clock => q4[12].CLK
clock => q4[13].CLK
clock => q4[14].CLK
clock => q4[15].CLK
clock => q4[16].CLK
clock => q4[17].CLK
clock => q4[18].CLK
clock => q4[19].CLK
clock => q4[20].CLK
clock => q4[21].CLK
clock => q4[22].CLK
clock => q4[23].CLK
clock => q4[24].CLK
clock => q4[25].CLK
clock => q4[26].CLK
clock => q4[27].CLK
clock => q4[28].CLK
clock => q4[29].CLK
clock => q4[30].CLK
clock => q4[31].CLK
clock => q4[32].CLK
clock => q4[33].CLK
clock => q4[34].CLK
clock => q4[35].CLK
clock => q4[36].CLK
clock => q4[37].CLK
clock => q4[38].CLK
clock => q4[39].CLK
clock => q4[40].CLK
clock => q4[41].CLK
clock => q4[42].CLK
clock => q4[43].CLK
clock => q4[44].CLK
clock => q4[45].CLK
clock => q4[46].CLK
clock => q4[47].CLK
clock => q3[0].CLK
clock => q3[1].CLK
clock => q3[2].CLK
clock => q3[3].CLK
clock => q3[4].CLK
clock => q3[5].CLK
clock => q3[6].CLK
clock => q3[7].CLK
clock => q3[8].CLK
clock => q3[9].CLK
clock => q3[10].CLK
clock => q3[11].CLK
clock => q3[12].CLK
clock => q3[13].CLK
clock => q3[14].CLK
clock => q3[15].CLK
clock => q3[16].CLK
clock => q3[17].CLK
clock => q3[18].CLK
clock => q3[19].CLK
clock => q3[20].CLK
clock => q3[21].CLK
clock => q3[22].CLK
clock => q3[23].CLK
clock => q3[24].CLK
clock => q3[25].CLK
clock => q3[26].CLK
clock => q3[27].CLK
clock => q3[28].CLK
clock => q3[29].CLK
clock => q3[30].CLK
clock => q3[31].CLK
clock => q3[32].CLK
clock => q3[33].CLK
clock => q3[34].CLK
clock => q3[35].CLK
clock => q3[36].CLK
clock => q3[37].CLK
clock => q3[38].CLK
clock => q3[39].CLK
clock => q3[40].CLK
clock => q3[41].CLK
clock => q3[42].CLK
clock => q3[43].CLK
clock => q3[44].CLK
clock => q3[45].CLK
clock => q3[46].CLK
clock => q3[47].CLK
clock => q2[0].CLK
clock => q2[1].CLK
clock => q2[2].CLK
clock => q2[3].CLK
clock => q2[4].CLK
clock => q2[5].CLK
clock => q2[6].CLK
clock => q2[7].CLK
clock => q2[8].CLK
clock => q2[9].CLK
clock => q2[10].CLK
clock => q2[11].CLK
clock => q2[12].CLK
clock => q2[13].CLK
clock => q2[14].CLK
clock => q2[15].CLK
clock => q2[16].CLK
clock => q2[17].CLK
clock => q2[18].CLK
clock => q2[19].CLK
clock => q2[20].CLK
clock => q2[21].CLK
clock => q2[22].CLK
clock => q2[23].CLK
clock => q2[24].CLK
clock => q2[25].CLK
clock => q2[26].CLK
clock => q2[27].CLK
clock => q2[28].CLK
clock => q2[29].CLK
clock => q2[30].CLK
clock => q2[31].CLK
clock => q2[32].CLK
clock => q2[33].CLK
clock => q2[34].CLK
clock => q2[35].CLK
clock => q2[36].CLK
clock => q2[37].CLK
clock => q2[38].CLK
clock => q2[39].CLK
clock => q2[40].CLK
clock => q2[41].CLK
clock => q2[42].CLK
clock => q2[43].CLK
clock => q2[44].CLK
clock => q2[45].CLK
clock => q2[46].CLK
clock => q2[47].CLK
clock => q1[0].CLK
clock => q1[1].CLK
clock => q1[2].CLK
clock => q1[3].CLK
clock => q1[4].CLK
clock => q1[5].CLK
clock => q1[6].CLK
clock => q1[7].CLK
clock => q1[8].CLK
clock => q1[9].CLK
clock => q1[10].CLK
clock => q1[11].CLK
clock => q1[12].CLK
clock => q1[13].CLK
clock => q1[14].CLK
clock => q1[15].CLK
clock => q1[16].CLK
clock => q1[17].CLK
clock => q1[18].CLK
clock => q1[19].CLK
clock => q1[20].CLK
clock => q1[21].CLK
clock => q1[22].CLK
clock => q1[23].CLK
clock => q1[24].CLK
clock => q1[25].CLK
clock => q1[26].CLK
clock => q1[27].CLK
clock => q1[28].CLK
clock => q1[29].CLK
clock => q1[30].CLK
clock => q1[31].CLK
clock => q1[32].CLK
clock => q1[33].CLK
clock => q1[34].CLK
clock => q1[35].CLK
clock => q1[36].CLK
clock => q1[37].CLK
clock => q1[38].CLK
clock => q1[39].CLK
clock => q1[40].CLK
clock => q1[41].CLK
clock => q1[42].CLK
clock => q1[43].CLK
clock => q1[44].CLK
clock => q1[45].CLK
clock => q1[46].CLK
clock => q1[47].CLK
clock => dx4[0].CLK
clock => dx4[1].CLK
clock => dx4[2].CLK
clock => dx4[3].CLK
clock => dx4[4].CLK
clock => dx4[5].CLK
clock => dx4[6].CLK
clock => dx4[7].CLK
clock => dx4[8].CLK
clock => dx4[9].CLK
clock => dx4[10].CLK
clock => dx4[11].CLK
clock => dx4[12].CLK
clock => dx4[13].CLK
clock => dx4[14].CLK
clock => dx4[15].CLK
clock => dx4[16].CLK
clock => dx4[17].CLK
clock => dx4[18].CLK
clock => dx4[19].CLK
clock => dx4[20].CLK
clock => dx4[21].CLK
clock => dx4[22].CLK
clock => dx4[23].CLK
clock => dx4[24].CLK
clock => dx4[25].CLK
clock => dx4[26].CLK
clock => dx4[27].CLK
clock => dx4[28].CLK
clock => dx4[29].CLK
clock => dx4[30].CLK
clock => dx4[31].CLK
clock => dx4[32].CLK
clock => dx4[33].CLK
clock => dx4[34].CLK
clock => dx4[35].CLK
clock => dx4[36].CLK
clock => dx4[37].CLK
clock => dx4[38].CLK
clock => dx4[39].CLK
clock => dx4[40].CLK
clock => dx4[41].CLK
clock => dx4[42].CLK
clock => dx4[43].CLK
clock => dx4[44].CLK
clock => dx4[45].CLK
clock => dx4[46].CLK
clock => dx4[47].CLK
clock => dx3[0].CLK
clock => dx3[1].CLK
clock => dx3[2].CLK
clock => dx3[3].CLK
clock => dx3[4].CLK
clock => dx3[5].CLK
clock => dx3[6].CLK
clock => dx3[7].CLK
clock => dx3[8].CLK
clock => dx3[9].CLK
clock => dx3[10].CLK
clock => dx3[11].CLK
clock => dx3[12].CLK
clock => dx3[13].CLK
clock => dx3[14].CLK
clock => dx3[15].CLK
clock => dx3[16].CLK
clock => dx3[17].CLK
clock => dx3[18].CLK
clock => dx3[19].CLK
clock => dx3[20].CLK
clock => dx3[21].CLK
clock => dx3[22].CLK
clock => dx3[23].CLK
clock => dx3[24].CLK
clock => dx3[25].CLK
clock => dx3[26].CLK
clock => dx3[27].CLK
clock => dx3[28].CLK
clock => dx3[29].CLK
clock => dx3[30].CLK
clock => dx3[31].CLK
clock => dx3[32].CLK
clock => dx3[33].CLK
clock => dx3[34].CLK
clock => dx3[35].CLK
clock => dx3[36].CLK
clock => dx3[37].CLK
clock => dx3[38].CLK
clock => dx3[39].CLK
clock => dx3[40].CLK
clock => dx3[41].CLK
clock => dx3[42].CLK
clock => dx3[43].CLK
clock => dx3[44].CLK
clock => dx3[45].CLK
clock => dx3[46].CLK
clock => dx3[47].CLK
clock => dx2[0].CLK
clock => dx2[1].CLK
clock => dx2[2].CLK
clock => dx2[3].CLK
clock => dx2[4].CLK
clock => dx2[5].CLK
clock => dx2[6].CLK
clock => dx2[7].CLK
clock => dx2[8].CLK
clock => dx2[9].CLK
clock => dx2[10].CLK
clock => dx2[11].CLK
clock => dx2[12].CLK
clock => dx2[13].CLK
clock => dx2[14].CLK
clock => dx2[15].CLK
clock => dx2[16].CLK
clock => dx2[17].CLK
clock => dx2[18].CLK
clock => dx2[19].CLK
clock => dx2[20].CLK
clock => dx2[21].CLK
clock => dx2[22].CLK
clock => dx2[23].CLK
clock => dx2[24].CLK
clock => dx2[25].CLK
clock => dx2[26].CLK
clock => dx2[27].CLK
clock => dx2[28].CLK
clock => dx2[29].CLK
clock => dx2[30].CLK
clock => dx2[31].CLK
clock => dx2[32].CLK
clock => dx2[33].CLK
clock => dx2[34].CLK
clock => dx2[35].CLK
clock => dx2[36].CLK
clock => dx2[37].CLK
clock => dx2[38].CLK
clock => dx2[39].CLK
clock => dx2[40].CLK
clock => dx2[41].CLK
clock => dx2[42].CLK
clock => dx2[43].CLK
clock => dx2[44].CLK
clock => dx2[45].CLK
clock => dx2[46].CLK
clock => dx2[47].CLK
clock => dx1[0].CLK
clock => dx1[1].CLK
clock => dx1[2].CLK
clock => dx1[3].CLK
clock => dx1[4].CLK
clock => dx1[5].CLK
clock => dx1[6].CLK
clock => dx1[7].CLK
clock => dx1[8].CLK
clock => dx1[9].CLK
clock => dx1[10].CLK
clock => dx1[11].CLK
clock => dx1[12].CLK
clock => dx1[13].CLK
clock => dx1[14].CLK
clock => dx1[15].CLK
clock => dx1[16].CLK
clock => dx1[17].CLK
clock => dx1[18].CLK
clock => dx1[19].CLK
clock => dx1[20].CLK
clock => dx1[21].CLK
clock => dx1[22].CLK
clock => dx1[23].CLK
clock => dx1[24].CLK
clock => dx1[25].CLK
clock => dx1[26].CLK
clock => dx1[27].CLK
clock => dx1[28].CLK
clock => dx1[29].CLK
clock => dx1[30].CLK
clock => dx1[31].CLK
clock => dx1[32].CLK
clock => dx1[33].CLK
clock => dx1[34].CLK
clock => dx1[35].CLK
clock => dx1[36].CLK
clock => dx1[37].CLK
clock => dx1[38].CLK
clock => dx1[39].CLK
clock => dx1[40].CLK
clock => dx1[41].CLK
clock => dx1[42].CLK
clock => dx1[43].CLK
clock => dx1[44].CLK
clock => dx1[45].CLK
clock => dx1[46].CLK
clock => dx1[47].CLK
clock => dx0[0].CLK
clock => dx0[1].CLK
clock => dx0[2].CLK
clock => dx0[3].CLK
clock => dx0[4].CLK
clock => dx0[5].CLK
clock => dx0[6].CLK
clock => dx0[7].CLK
clock => dx0[8].CLK
clock => dx0[9].CLK
clock => dx0[10].CLK
clock => dx0[11].CLK
clock => dx0[12].CLK
clock => dx0[13].CLK
clock => dx0[14].CLK
clock => dx0[15].CLK
clock => dx0[16].CLK
clock => dx0[17].CLK
clock => dx0[18].CLK
clock => dx0[19].CLK
clock => dx0[20].CLK
clock => dx0[21].CLK
clock => dx0[22].CLK
clock => dx0[23].CLK
clock => dx0[24].CLK
clock => dx0[25].CLK
clock => dx0[26].CLK
clock => dx0[27].CLK
clock => dx0[28].CLK
clock => dx0[29].CLK
clock => dx0[30].CLK
clock => dx0[31].CLK
clock => dx0[32].CLK
clock => dx0[33].CLK
clock => dx0[34].CLK
clock => dx0[35].CLK
clock => dx0[36].CLK
clock => dx0[37].CLK
clock => dx0[38].CLK
clock => dx0[39].CLK
clock => dx0[40].CLK
clock => dx0[41].CLK
clock => dx0[42].CLK
clock => dx0[43].CLK
clock => dx0[44].CLK
clock => dx0[45].CLK
clock => dx0[46].CLK
clock => dx0[47].CLK
clock => x5[0].CLK
clock => x5[1].CLK
clock => x5[2].CLK
clock => x5[3].CLK
clock => x5[4].CLK
clock => x5[5].CLK
clock => x5[6].CLK
clock => x5[7].CLK
clock => x5[8].CLK
clock => x5[9].CLK
clock => x5[10].CLK
clock => x5[11].CLK
clock => x5[12].CLK
clock => x5[13].CLK
clock => x5[14].CLK
clock => x5[15].CLK
clock => x5[16].CLK
clock => x5[17].CLK
clock => x5[18].CLK
clock => x5[19].CLK
clock => x5[20].CLK
clock => x5[21].CLK
clock => x5[22].CLK
clock => x5[23].CLK
clock => x5[24].CLK
clock => x5[25].CLK
clock => x5[26].CLK
clock => x5[27].CLK
clock => x5[28].CLK
clock => x5[29].CLK
clock => x5[30].CLK
clock => x5[31].CLK
clock => x5[32].CLK
clock => x5[33].CLK
clock => x5[34].CLK
clock => x5[35].CLK
clock => x5[36].CLK
clock => x5[37].CLK
clock => x5[38].CLK
clock => x5[39].CLK
clock => x5[40].CLK
clock => x5[41].CLK
clock => x5[42].CLK
clock => x5[43].CLK
clock => x5[44].CLK
clock => x5[45].CLK
clock => x5[46].CLK
clock => x5[47].CLK
clock => x4[0].CLK
clock => x4[1].CLK
clock => x4[2].CLK
clock => x4[3].CLK
clock => x4[4].CLK
clock => x4[5].CLK
clock => x4[6].CLK
clock => x4[7].CLK
clock => x4[8].CLK
clock => x4[9].CLK
clock => x4[10].CLK
clock => x4[11].CLK
clock => x4[12].CLK
clock => x4[13].CLK
clock => x4[14].CLK
clock => x4[15].CLK
clock => x4[16].CLK
clock => x4[17].CLK
clock => x4[18].CLK
clock => x4[19].CLK
clock => x4[20].CLK
clock => x4[21].CLK
clock => x4[22].CLK
clock => x4[23].CLK
clock => x4[24].CLK
clock => x4[25].CLK
clock => x4[26].CLK
clock => x4[27].CLK
clock => x4[28].CLK
clock => x4[29].CLK
clock => x4[30].CLK
clock => x4[31].CLK
clock => x4[32].CLK
clock => x4[33].CLK
clock => x4[34].CLK
clock => x4[35].CLK
clock => x4[36].CLK
clock => x4[37].CLK
clock => x4[38].CLK
clock => x4[39].CLK
clock => x4[40].CLK
clock => x4[41].CLK
clock => x4[42].CLK
clock => x4[43].CLK
clock => x4[44].CLK
clock => x4[45].CLK
clock => x4[46].CLK
clock => x4[47].CLK
clock => x3[0].CLK
clock => x3[1].CLK
clock => x3[2].CLK
clock => x3[3].CLK
clock => x3[4].CLK
clock => x3[5].CLK
clock => x3[6].CLK
clock => x3[7].CLK
clock => x3[8].CLK
clock => x3[9].CLK
clock => x3[10].CLK
clock => x3[11].CLK
clock => x3[12].CLK
clock => x3[13].CLK
clock => x3[14].CLK
clock => x3[15].CLK
clock => x3[16].CLK
clock => x3[17].CLK
clock => x3[18].CLK
clock => x3[19].CLK
clock => x3[20].CLK
clock => x3[21].CLK
clock => x3[22].CLK
clock => x3[23].CLK
clock => x3[24].CLK
clock => x3[25].CLK
clock => x3[26].CLK
clock => x3[27].CLK
clock => x3[28].CLK
clock => x3[29].CLK
clock => x3[30].CLK
clock => x3[31].CLK
clock => x3[32].CLK
clock => x3[33].CLK
clock => x3[34].CLK
clock => x3[35].CLK
clock => x3[36].CLK
clock => x3[37].CLK
clock => x3[38].CLK
clock => x3[39].CLK
clock => x3[40].CLK
clock => x3[41].CLK
clock => x3[42].CLK
clock => x3[43].CLK
clock => x3[44].CLK
clock => x3[45].CLK
clock => x3[46].CLK
clock => x3[47].CLK
clock => x2[0].CLK
clock => x2[1].CLK
clock => x2[2].CLK
clock => x2[3].CLK
clock => x2[4].CLK
clock => x2[5].CLK
clock => x2[6].CLK
clock => x2[7].CLK
clock => x2[8].CLK
clock => x2[9].CLK
clock => x2[10].CLK
clock => x2[11].CLK
clock => x2[12].CLK
clock => x2[13].CLK
clock => x2[14].CLK
clock => x2[15].CLK
clock => x2[16].CLK
clock => x2[17].CLK
clock => x2[18].CLK
clock => x2[19].CLK
clock => x2[20].CLK
clock => x2[21].CLK
clock => x2[22].CLK
clock => x2[23].CLK
clock => x2[24].CLK
clock => x2[25].CLK
clock => x2[26].CLK
clock => x2[27].CLK
clock => x2[28].CLK
clock => x2[29].CLK
clock => x2[30].CLK
clock => x2[31].CLK
clock => x2[32].CLK
clock => x2[33].CLK
clock => x2[34].CLK
clock => x2[35].CLK
clock => x2[36].CLK
clock => x2[37].CLK
clock => x2[38].CLK
clock => x2[39].CLK
clock => x2[40].CLK
clock => x2[41].CLK
clock => x2[42].CLK
clock => x2[43].CLK
clock => x2[44].CLK
clock => x2[45].CLK
clock => x2[46].CLK
clock => x2[47].CLK
clock => x1[0].CLK
clock => x1[1].CLK
clock => x1[2].CLK
clock => x1[3].CLK
clock => x1[4].CLK
clock => x1[5].CLK
clock => x1[6].CLK
clock => x1[7].CLK
clock => x1[8].CLK
clock => x1[9].CLK
clock => x1[10].CLK
clock => x1[11].CLK
clock => x1[12].CLK
clock => x1[13].CLK
clock => x1[14].CLK
clock => x1[15].CLK
clock => x1[16].CLK
clock => x1[17].CLK
clock => x1[18].CLK
clock => x1[19].CLK
clock => x1[20].CLK
clock => x1[21].CLK
clock => x1[22].CLK
clock => x1[23].CLK
clock => x1[24].CLK
clock => x1[25].CLK
clock => x1[26].CLK
clock => x1[27].CLK
clock => x1[28].CLK
clock => x1[29].CLK
clock => x1[30].CLK
clock => x1[31].CLK
clock => x1[32].CLK
clock => x1[33].CLK
clock => x1[34].CLK
clock => x1[35].CLK
clock => x1[36].CLK
clock => x1[37].CLK
clock => x1[38].CLK
clock => x1[39].CLK
clock => x1[40].CLK
clock => x1[41].CLK
clock => x1[42].CLK
clock => x1[43].CLK
clock => x1[44].CLK
clock => x1[45].CLK
clock => x1[46].CLK
clock => x1[47].CLK
clock => req~reg0.CLK
clock => q0[0].CLK
clock => q0[1].CLK
clock => q0[2].CLK
clock => q0[3].CLK
clock => q0[4].CLK
clock => q0[5].CLK
clock => q0[6].CLK
clock => q0[7].CLK
clock => q0[8].CLK
clock => q0[9].CLK
clock => q0[10].CLK
clock => q0[11].CLK
clock => q0[12].CLK
clock => q0[13].CLK
clock => q0[14].CLK
clock => q0[15].CLK
clock => q0[16].CLK
clock => q0[17].CLK
clock => q0[18].CLK
clock => q0[19].CLK
clock => q0[20].CLK
clock => q0[21].CLK
clock => q0[22].CLK
clock => q0[23].CLK
clock => q0[24].CLK
clock => q0[25].CLK
clock => q0[26].CLK
clock => q0[27].CLK
clock => q0[28].CLK
clock => q0[29].CLK
clock => q0[30].CLK
clock => q0[31].CLK
clock => q0[32].CLK
clock => q0[33].CLK
clock => q0[34].CLK
clock => q0[35].CLK
clock => q0[36].CLK
clock => q0[37].CLK
clock => q0[38].CLK
clock => q0[39].CLK
clock => q0[40].CLK
clock => q0[41].CLK
clock => q0[42].CLK
clock => q0[43].CLK
clock => q0[44].CLK
clock => q0[45].CLK
clock => q0[46].CLK
clock => q0[47].CLK
clock => x0[0].CLK
clock => x0[1].CLK
clock => x0[2].CLK
clock => x0[3].CLK
clock => x0[4].CLK
clock => x0[5].CLK
clock => x0[6].CLK
clock => x0[7].CLK
clock => x0[8].CLK
clock => x0[9].CLK
clock => x0[10].CLK
clock => x0[11].CLK
clock => x0[12].CLK
clock => x0[13].CLK
clock => x0[14].CLK
clock => x0[15].CLK
clock => x0[16].CLK
clock => x0[17].CLK
clock => x0[18].CLK
clock => x0[19].CLK
clock => x0[20].CLK
clock => x0[21].CLK
clock => x0[22].CLK
clock => x0[23].CLK
clock => x0[24].CLK
clock => x0[25].CLK
clock => x0[26].CLK
clock => x0[27].CLK
clock => x0[28].CLK
clock => x0[29].CLK
clock => x0[30].CLK
clock => x0[31].CLK
clock => x0[32].CLK
clock => x0[33].CLK
clock => x0[34].CLK
clock => x0[35].CLK
clock => x0[36].CLK
clock => x0[37].CLK
clock => x0[38].CLK
clock => x0[39].CLK
clock => x0[40].CLK
clock => x0[41].CLK
clock => x0[42].CLK
clock => x0[43].CLK
clock => x0[44].CLK
clock => x0[45].CLK
clock => x0[46].CLK
clock => x0[47].CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => counter[8].CLK
clock_en => req.OUTPUTSELECT
clock_en => s5[1].ENA
clock_en => s5[0].ENA
clock_en => s5[2].ENA
clock_en => s5[3].ENA
clock_en => s5[4].ENA
clock_en => s5[5].ENA
clock_en => s5[6].ENA
clock_en => s5[7].ENA
clock_en => s5[8].ENA
clock_en => s5[9].ENA
clock_en => s5[10].ENA
clock_en => s5[11].ENA
clock_en => s5[12].ENA
clock_en => s5[13].ENA
clock_en => s5[14].ENA
clock_en => s5[15].ENA
clock_en => s5[16].ENA
clock_en => s5[17].ENA
clock_en => s5[18].ENA
clock_en => s5[19].ENA
clock_en => s5[20].ENA
clock_en => s5[21].ENA
clock_en => s5[22].ENA
clock_en => s5[23].ENA
clock_en => s5[24].ENA
clock_en => s5[25].ENA
clock_en => s5[26].ENA
clock_en => s5[27].ENA
clock_en => s5[28].ENA
clock_en => s5[29].ENA
clock_en => s5[30].ENA
clock_en => s5[31].ENA
clock_en => s5[32].ENA
clock_en => s5[33].ENA
clock_en => s5[34].ENA
clock_en => s5[35].ENA
clock_en => s5[36].ENA
clock_en => s5[37].ENA
clock_en => s5[38].ENA
clock_en => s5[39].ENA
clock_en => s5[40].ENA
clock_en => s5[41].ENA
clock_en => s5[42].ENA
clock_en => s5[43].ENA
clock_en => s5[44].ENA
clock_en => s5[45].ENA
clock_en => s5[46].ENA
clock_en => s5[47].ENA
clock_en => s4[0].ENA
clock_en => s4[1].ENA
clock_en => s4[2].ENA
clock_en => s4[3].ENA
clock_en => s4[4].ENA
clock_en => s4[5].ENA
clock_en => s4[6].ENA
clock_en => s4[7].ENA
clock_en => s4[8].ENA
clock_en => s4[9].ENA
clock_en => s4[10].ENA
clock_en => s4[11].ENA
clock_en => s4[12].ENA
clock_en => s4[13].ENA
clock_en => s4[14].ENA
clock_en => s4[15].ENA
clock_en => s4[16].ENA
clock_en => s4[17].ENA
clock_en => s4[18].ENA
clock_en => s4[19].ENA
clock_en => s4[20].ENA
clock_en => s4[21].ENA
clock_en => s4[22].ENA
clock_en => s4[23].ENA
clock_en => s4[24].ENA
clock_en => s4[25].ENA
clock_en => s4[26].ENA
clock_en => s4[27].ENA
clock_en => s4[28].ENA
clock_en => s4[29].ENA
clock_en => s4[30].ENA
clock_en => s4[31].ENA
clock_en => s4[32].ENA
clock_en => s4[33].ENA
clock_en => s4[34].ENA
clock_en => s4[35].ENA
clock_en => s4[36].ENA
clock_en => s4[37].ENA
clock_en => s4[38].ENA
clock_en => s4[39].ENA
clock_en => s4[40].ENA
clock_en => s4[41].ENA
clock_en => s4[42].ENA
clock_en => s4[43].ENA
clock_en => s4[44].ENA
clock_en => s4[45].ENA
clock_en => s4[46].ENA
clock_en => s4[47].ENA
clock_en => s3[0].ENA
clock_en => s3[1].ENA
clock_en => s3[2].ENA
clock_en => s3[3].ENA
clock_en => s3[4].ENA
clock_en => s3[5].ENA
clock_en => s3[6].ENA
clock_en => s3[7].ENA
clock_en => s3[8].ENA
clock_en => s3[9].ENA
clock_en => s3[10].ENA
clock_en => s3[11].ENA
clock_en => s3[12].ENA
clock_en => s3[13].ENA
clock_en => s3[14].ENA
clock_en => s3[15].ENA
clock_en => s3[16].ENA
clock_en => s3[17].ENA
clock_en => s3[18].ENA
clock_en => s3[19].ENA
clock_en => s3[20].ENA
clock_en => s3[21].ENA
clock_en => s3[22].ENA
clock_en => s3[23].ENA
clock_en => s3[24].ENA
clock_en => s3[25].ENA
clock_en => s3[26].ENA
clock_en => s3[27].ENA
clock_en => s3[28].ENA
clock_en => s3[29].ENA
clock_en => s3[30].ENA
clock_en => s3[31].ENA
clock_en => s3[32].ENA
clock_en => s3[33].ENA
clock_en => s3[34].ENA
clock_en => s3[35].ENA
clock_en => s3[36].ENA
clock_en => s3[37].ENA
clock_en => s3[38].ENA
clock_en => s3[39].ENA
clock_en => s3[40].ENA
clock_en => s3[41].ENA
clock_en => s3[42].ENA
clock_en => s3[43].ENA
clock_en => s3[44].ENA
clock_en => s3[45].ENA
clock_en => s3[46].ENA
clock_en => s3[47].ENA
clock_en => s2[0].ENA
clock_en => s2[1].ENA
clock_en => s2[2].ENA
clock_en => s2[3].ENA
clock_en => s2[4].ENA
clock_en => s2[5].ENA
clock_en => s2[6].ENA
clock_en => s2[7].ENA
clock_en => s2[8].ENA
clock_en => s2[9].ENA
clock_en => s2[10].ENA
clock_en => s2[11].ENA
clock_en => s2[12].ENA
clock_en => s2[13].ENA
clock_en => s2[14].ENA
clock_en => s2[15].ENA
clock_en => s2[16].ENA
clock_en => s2[17].ENA
clock_en => s2[18].ENA
clock_en => s2[19].ENA
clock_en => s2[20].ENA
clock_en => s2[21].ENA
clock_en => s2[22].ENA
clock_en => s2[23].ENA
clock_en => s2[24].ENA
clock_en => s2[25].ENA
clock_en => s2[26].ENA
clock_en => s2[27].ENA
clock_en => s2[28].ENA
clock_en => s2[29].ENA
clock_en => s2[30].ENA
clock_en => s2[31].ENA
clock_en => s2[32].ENA
clock_en => s2[33].ENA
clock_en => s2[34].ENA
clock_en => s2[35].ENA
clock_en => s2[36].ENA
clock_en => s2[37].ENA
clock_en => s2[38].ENA
clock_en => s2[39].ENA
clock_en => s2[40].ENA
clock_en => s2[41].ENA
clock_en => s2[42].ENA
clock_en => s2[43].ENA
clock_en => s2[44].ENA
clock_en => s2[45].ENA
clock_en => s2[46].ENA
clock_en => s2[47].ENA
clock_en => s1[0].ENA
clock_en => s1[1].ENA
clock_en => s1[2].ENA
clock_en => s1[3].ENA
clock_en => s1[4].ENA
clock_en => s1[5].ENA
clock_en => s1[6].ENA
clock_en => s1[7].ENA
clock_en => s1[8].ENA
clock_en => s1[9].ENA
clock_en => s1[10].ENA
clock_en => s1[11].ENA
clock_en => s1[12].ENA
clock_en => s1[13].ENA
clock_en => s1[14].ENA
clock_en => s1[15].ENA
clock_en => s1[16].ENA
clock_en => s1[17].ENA
clock_en => s1[18].ENA
clock_en => s1[19].ENA
clock_en => s1[20].ENA
clock_en => s1[21].ENA
clock_en => s1[22].ENA
clock_en => s1[23].ENA
clock_en => s1[24].ENA
clock_en => s1[25].ENA
clock_en => s1[26].ENA
clock_en => s1[27].ENA
clock_en => s1[28].ENA
clock_en => s1[29].ENA
clock_en => s1[30].ENA
clock_en => s1[31].ENA
clock_en => s1[32].ENA
clock_en => s1[33].ENA
clock_en => s1[34].ENA
clock_en => s1[35].ENA
clock_en => s1[36].ENA
clock_en => s1[37].ENA
clock_en => s1[38].ENA
clock_en => s1[39].ENA
clock_en => s1[40].ENA
clock_en => s1[41].ENA
clock_en => s1[42].ENA
clock_en => s1[43].ENA
clock_en => s1[44].ENA
clock_en => s1[45].ENA
clock_en => s1[46].ENA
clock_en => s1[47].ENA
clock_en => y5[0].ENA
clock_en => y5[1].ENA
clock_en => y5[2].ENA
clock_en => y5[3].ENA
clock_en => y5[4].ENA
clock_en => y5[5].ENA
clock_en => y5[6].ENA
clock_en => y5[7].ENA
clock_en => y5[8].ENA
clock_en => y5[9].ENA
clock_en => y5[10].ENA
clock_en => y5[11].ENA
clock_en => y5[12].ENA
clock_en => y5[13].ENA
clock_en => y5[14].ENA
clock_en => y5[15].ENA
clock_en => y5[16].ENA
clock_en => y5[17].ENA
clock_en => y5[18].ENA
clock_en => y5[19].ENA
clock_en => y5[20].ENA
clock_en => y5[21].ENA
clock_en => y5[22].ENA
clock_en => y5[23].ENA
clock_en => y5[24].ENA
clock_en => y5[25].ENA
clock_en => y5[26].ENA
clock_en => y5[27].ENA
clock_en => y5[28].ENA
clock_en => y5[29].ENA
clock_en => y5[30].ENA
clock_en => y5[31].ENA
clock_en => y5[32].ENA
clock_en => y5[33].ENA
clock_en => y5[34].ENA
clock_en => y5[35].ENA
clock_en => y5[36].ENA
clock_en => y5[37].ENA
clock_en => y5[38].ENA
clock_en => y5[39].ENA
clock_en => y5[40].ENA
clock_en => y5[41].ENA
clock_en => y5[42].ENA
clock_en => y5[43].ENA
clock_en => y5[44].ENA
clock_en => y5[45].ENA
clock_en => y5[46].ENA
clock_en => y5[47].ENA
clock_en => y4[0].ENA
clock_en => y4[1].ENA
clock_en => y4[2].ENA
clock_en => y4[3].ENA
clock_en => y4[4].ENA
clock_en => y4[5].ENA
clock_en => y4[6].ENA
clock_en => y4[7].ENA
clock_en => y4[8].ENA
clock_en => y4[9].ENA
clock_en => y4[10].ENA
clock_en => y4[11].ENA
clock_en => y4[12].ENA
clock_en => y4[13].ENA
clock_en => y4[14].ENA
clock_en => y4[15].ENA
clock_en => y4[16].ENA
clock_en => y4[17].ENA
clock_en => y4[18].ENA
clock_en => y4[19].ENA
clock_en => y4[20].ENA
clock_en => y4[21].ENA
clock_en => y4[22].ENA
clock_en => y4[23].ENA
clock_en => y4[24].ENA
clock_en => y4[25].ENA
clock_en => y4[26].ENA
clock_en => y4[27].ENA
clock_en => y4[28].ENA
clock_en => y4[29].ENA
clock_en => y4[30].ENA
clock_en => y4[31].ENA
clock_en => y4[32].ENA
clock_en => y4[33].ENA
clock_en => y4[34].ENA
clock_en => y4[35].ENA
clock_en => y4[36].ENA
clock_en => y4[37].ENA
clock_en => y4[38].ENA
clock_en => y4[39].ENA
clock_en => y4[40].ENA
clock_en => y4[41].ENA
clock_en => y4[42].ENA
clock_en => y4[43].ENA
clock_en => y4[44].ENA
clock_en => y4[45].ENA
clock_en => y4[46].ENA
clock_en => y4[47].ENA
clock_en => y3[0].ENA
clock_en => y3[1].ENA
clock_en => y3[2].ENA
clock_en => y3[3].ENA
clock_en => y3[4].ENA
clock_en => y3[5].ENA
clock_en => y3[6].ENA
clock_en => y3[7].ENA
clock_en => y3[8].ENA
clock_en => y3[9].ENA
clock_en => y3[10].ENA
clock_en => y3[11].ENA
clock_en => y3[12].ENA
clock_en => y3[13].ENA
clock_en => y3[14].ENA
clock_en => y3[15].ENA
clock_en => y3[16].ENA
clock_en => y3[17].ENA
clock_en => y3[18].ENA
clock_en => y3[19].ENA
clock_en => y3[20].ENA
clock_en => y3[21].ENA
clock_en => y3[22].ENA
clock_en => y3[23].ENA
clock_en => y3[24].ENA
clock_en => y3[25].ENA
clock_en => y3[26].ENA
clock_en => y3[27].ENA
clock_en => y3[28].ENA
clock_en => y3[29].ENA
clock_en => y3[30].ENA
clock_en => y3[31].ENA
clock_en => y3[32].ENA
clock_en => y3[33].ENA
clock_en => y3[34].ENA
clock_en => y3[35].ENA
clock_en => y3[36].ENA
clock_en => y3[37].ENA
clock_en => y3[38].ENA
clock_en => y3[39].ENA
clock_en => y3[40].ENA
clock_en => y3[41].ENA
clock_en => y3[42].ENA
clock_en => y3[43].ENA
clock_en => y3[44].ENA
clock_en => y3[45].ENA
clock_en => y3[46].ENA
clock_en => y3[47].ENA
clock_en => y2[0].ENA
clock_en => y2[1].ENA
clock_en => y2[2].ENA
clock_en => y2[3].ENA
clock_en => y2[4].ENA
clock_en => y2[5].ENA
clock_en => y2[6].ENA
clock_en => y2[7].ENA
clock_en => y2[8].ENA
clock_en => y2[9].ENA
clock_en => y2[10].ENA
clock_en => y2[11].ENA
clock_en => y2[12].ENA
clock_en => y2[13].ENA
clock_en => y2[14].ENA
clock_en => y2[15].ENA
clock_en => y2[16].ENA
clock_en => y2[17].ENA
clock_en => y2[18].ENA
clock_en => y2[19].ENA
clock_en => y2[20].ENA
clock_en => y2[21].ENA
clock_en => y2[22].ENA
clock_en => y2[23].ENA
clock_en => y2[24].ENA
clock_en => y2[25].ENA
clock_en => y2[26].ENA
clock_en => y2[27].ENA
clock_en => y2[28].ENA
clock_en => y2[29].ENA
clock_en => y2[30].ENA
clock_en => y2[31].ENA
clock_en => y2[32].ENA
clock_en => y2[33].ENA
clock_en => y2[34].ENA
clock_en => y2[35].ENA
clock_en => y2[36].ENA
clock_en => y2[37].ENA
clock_en => y2[38].ENA
clock_en => y2[39].ENA
clock_en => y2[40].ENA
clock_en => y2[41].ENA
clock_en => y2[42].ENA
clock_en => y2[43].ENA
clock_en => y2[44].ENA
clock_en => y2[45].ENA
clock_en => y2[46].ENA
clock_en => y2[47].ENA
clock_en => y1[0].ENA
clock_en => y1[1].ENA
clock_en => y1[2].ENA
clock_en => y1[3].ENA
clock_en => y1[4].ENA
clock_en => y1[5].ENA
clock_en => y1[6].ENA
clock_en => y1[7].ENA
clock_en => y1[8].ENA
clock_en => y1[9].ENA
clock_en => y1[10].ENA
clock_en => y1[11].ENA
clock_en => y1[12].ENA
clock_en => y1[13].ENA
clock_en => y1[14].ENA
clock_en => y1[15].ENA
clock_en => y1[16].ENA
clock_en => y1[17].ENA
clock_en => y1[18].ENA
clock_en => y1[19].ENA
clock_en => y1[20].ENA
clock_en => y1[21].ENA
clock_en => y1[22].ENA
clock_en => y1[23].ENA
clock_en => y1[24].ENA
clock_en => y1[25].ENA
clock_en => y1[26].ENA
clock_en => y1[27].ENA
clock_en => y1[28].ENA
clock_en => y1[29].ENA
clock_en => y1[30].ENA
clock_en => y1[31].ENA
clock_en => y1[32].ENA
clock_en => y1[33].ENA
clock_en => y1[34].ENA
clock_en => y1[35].ENA
clock_en => y1[36].ENA
clock_en => y1[37].ENA
clock_en => y1[38].ENA
clock_en => y1[39].ENA
clock_en => y1[40].ENA
clock_en => y1[41].ENA
clock_en => y1[42].ENA
clock_en => y1[43].ENA
clock_en => y1[44].ENA
clock_en => y1[45].ENA
clock_en => y1[46].ENA
clock_en => y1[47].ENA
clock_en => dq4[0].ENA
clock_en => dq4[1].ENA
clock_en => dq4[2].ENA
clock_en => dq4[3].ENA
clock_en => dq4[4].ENA
clock_en => dq4[5].ENA
clock_en => dq4[6].ENA
clock_en => dq4[7].ENA
clock_en => dq4[8].ENA
clock_en => dq4[9].ENA
clock_en => dq4[10].ENA
clock_en => dq4[11].ENA
clock_en => dq4[12].ENA
clock_en => dq4[13].ENA
clock_en => dq4[14].ENA
clock_en => dq4[15].ENA
clock_en => dq4[16].ENA
clock_en => dq4[17].ENA
clock_en => dq4[18].ENA
clock_en => dq4[19].ENA
clock_en => dq4[20].ENA
clock_en => dq4[21].ENA
clock_en => dq4[22].ENA
clock_en => dq4[23].ENA
clock_en => dq4[24].ENA
clock_en => dq4[25].ENA
clock_en => dq4[26].ENA
clock_en => dq4[27].ENA
clock_en => dq4[28].ENA
clock_en => dq4[29].ENA
clock_en => dq4[30].ENA
clock_en => dq4[31].ENA
clock_en => dq4[32].ENA
clock_en => dq4[33].ENA
clock_en => dq4[34].ENA
clock_en => dq4[35].ENA
clock_en => dq4[36].ENA
clock_en => dq4[37].ENA
clock_en => dq4[38].ENA
clock_en => dq4[39].ENA
clock_en => dq4[40].ENA
clock_en => dq4[41].ENA
clock_en => dq4[42].ENA
clock_en => dq4[43].ENA
clock_en => dq4[44].ENA
clock_en => dq4[45].ENA
clock_en => dq4[46].ENA
clock_en => dq4[47].ENA
clock_en => dq3[0].ENA
clock_en => dq3[1].ENA
clock_en => dq3[2].ENA
clock_en => dq3[3].ENA
clock_en => dq3[4].ENA
clock_en => dq3[5].ENA
clock_en => dq3[6].ENA
clock_en => dq3[7].ENA
clock_en => dq3[8].ENA
clock_en => dq3[9].ENA
clock_en => dq3[10].ENA
clock_en => dq3[11].ENA
clock_en => dq3[12].ENA
clock_en => dq3[13].ENA
clock_en => dq3[14].ENA
clock_en => dq3[15].ENA
clock_en => dq3[16].ENA
clock_en => dq3[17].ENA
clock_en => dq3[18].ENA
clock_en => dq3[19].ENA
clock_en => dq3[20].ENA
clock_en => dq3[21].ENA
clock_en => dq3[22].ENA
clock_en => dq3[23].ENA
clock_en => dq3[24].ENA
clock_en => dq3[25].ENA
clock_en => dq3[26].ENA
clock_en => dq3[27].ENA
clock_en => dq3[28].ENA
clock_en => dq3[29].ENA
clock_en => dq3[30].ENA
clock_en => dq3[31].ENA
clock_en => dq3[32].ENA
clock_en => dq3[33].ENA
clock_en => dq3[34].ENA
clock_en => dq3[35].ENA
clock_en => dq3[36].ENA
clock_en => dq3[37].ENA
clock_en => dq3[38].ENA
clock_en => dq3[39].ENA
clock_en => dq3[40].ENA
clock_en => dq3[41].ENA
clock_en => dq3[42].ENA
clock_en => dq3[43].ENA
clock_en => dq3[44].ENA
clock_en => dq3[45].ENA
clock_en => dq3[46].ENA
clock_en => dq3[47].ENA
clock_en => dq2[0].ENA
clock_en => dq2[1].ENA
clock_en => dq2[2].ENA
clock_en => dq2[3].ENA
clock_en => dq2[4].ENA
clock_en => dq2[5].ENA
clock_en => dq2[6].ENA
clock_en => dq2[7].ENA
clock_en => dq2[8].ENA
clock_en => dq2[9].ENA
clock_en => dq2[10].ENA
clock_en => dq2[11].ENA
clock_en => dq2[12].ENA
clock_en => dq2[13].ENA
clock_en => dq2[14].ENA
clock_en => dq2[15].ENA
clock_en => dq2[16].ENA
clock_en => dq2[17].ENA
clock_en => dq2[18].ENA
clock_en => dq2[19].ENA
clock_en => dq2[20].ENA
clock_en => dq2[21].ENA
clock_en => dq2[22].ENA
clock_en => dq2[23].ENA
clock_en => dq2[24].ENA
clock_en => dq2[25].ENA
clock_en => dq2[26].ENA
clock_en => dq2[27].ENA
clock_en => dq2[28].ENA
clock_en => dq2[29].ENA
clock_en => dq2[30].ENA
clock_en => dq2[31].ENA
clock_en => dq2[32].ENA
clock_en => dq2[33].ENA
clock_en => dq2[34].ENA
clock_en => dq2[35].ENA
clock_en => dq2[36].ENA
clock_en => dq2[37].ENA
clock_en => dq2[38].ENA
clock_en => dq2[39].ENA
clock_en => dq2[40].ENA
clock_en => dq2[41].ENA
clock_en => dq2[42].ENA
clock_en => dq2[43].ENA
clock_en => dq2[44].ENA
clock_en => dq2[45].ENA
clock_en => dq2[46].ENA
clock_en => dq2[47].ENA
clock_en => dq1[0].ENA
clock_en => dq1[1].ENA
clock_en => dq1[2].ENA
clock_en => dq1[3].ENA
clock_en => dq1[4].ENA
clock_en => dq1[5].ENA
clock_en => dq1[6].ENA
clock_en => dq1[7].ENA
clock_en => dq1[8].ENA
clock_en => dq1[9].ENA
clock_en => dq1[10].ENA
clock_en => dq1[11].ENA
clock_en => dq1[12].ENA
clock_en => dq1[13].ENA
clock_en => dq1[14].ENA
clock_en => dq1[15].ENA
clock_en => dq1[16].ENA
clock_en => dq1[17].ENA
clock_en => dq1[18].ENA
clock_en => dq1[19].ENA
clock_en => dq1[20].ENA
clock_en => dq1[21].ENA
clock_en => dq1[22].ENA
clock_en => dq1[23].ENA
clock_en => dq1[24].ENA
clock_en => dq1[25].ENA
clock_en => dq1[26].ENA
clock_en => dq1[27].ENA
clock_en => dq1[28].ENA
clock_en => dq1[29].ENA
clock_en => dq1[30].ENA
clock_en => dq1[31].ENA
clock_en => dq1[32].ENA
clock_en => dq1[33].ENA
clock_en => dq1[34].ENA
clock_en => dq1[35].ENA
clock_en => dq1[36].ENA
clock_en => dq1[37].ENA
clock_en => dq1[38].ENA
clock_en => dq1[39].ENA
clock_en => dq1[40].ENA
clock_en => dq1[41].ENA
clock_en => dq1[42].ENA
clock_en => dq1[43].ENA
clock_en => dq1[44].ENA
clock_en => dq1[45].ENA
clock_en => dq1[46].ENA
clock_en => dq1[47].ENA
clock_en => dq0[0].ENA
clock_en => dq0[1].ENA
clock_en => dq0[2].ENA
clock_en => dq0[3].ENA
clock_en => dq0[4].ENA
clock_en => dq0[5].ENA
clock_en => dq0[6].ENA
clock_en => dq0[7].ENA
clock_en => dq0[8].ENA
clock_en => dq0[9].ENA
clock_en => dq0[10].ENA
clock_en => dq0[11].ENA
clock_en => dq0[12].ENA
clock_en => dq0[13].ENA
clock_en => dq0[14].ENA
clock_en => dq0[15].ENA
clock_en => dq0[16].ENA
clock_en => dq0[17].ENA
clock_en => dq0[18].ENA
clock_en => dq0[19].ENA
clock_en => dq0[20].ENA
clock_en => dq0[21].ENA
clock_en => dq0[22].ENA
clock_en => dq0[23].ENA
clock_en => dq0[24].ENA
clock_en => dq0[25].ENA
clock_en => dq0[26].ENA
clock_en => dq0[27].ENA
clock_en => dq0[28].ENA
clock_en => dq0[29].ENA
clock_en => dq0[30].ENA
clock_en => dq0[31].ENA
clock_en => dq0[32].ENA
clock_en => dq0[33].ENA
clock_en => dq0[34].ENA
clock_en => dq0[35].ENA
clock_en => dq0[36].ENA
clock_en => dq0[37].ENA
clock_en => dq0[38].ENA
clock_en => dq0[39].ENA
clock_en => dq0[40].ENA
clock_en => dq0[41].ENA
clock_en => dq0[42].ENA
clock_en => dq0[43].ENA
clock_en => dq0[44].ENA
clock_en => dq0[45].ENA
clock_en => dq0[46].ENA
clock_en => dq0[47].ENA
clock_en => q5[0].ENA
clock_en => q5[1].ENA
clock_en => q5[2].ENA
clock_en => q5[3].ENA
clock_en => q5[4].ENA
clock_en => q5[5].ENA
clock_en => q5[6].ENA
clock_en => q5[7].ENA
clock_en => q5[8].ENA
clock_en => q5[9].ENA
clock_en => q5[10].ENA
clock_en => q5[11].ENA
clock_en => q5[12].ENA
clock_en => q5[13].ENA
clock_en => q5[14].ENA
clock_en => q5[15].ENA
clock_en => q5[16].ENA
clock_en => q5[17].ENA
clock_en => q5[18].ENA
clock_en => q5[19].ENA
clock_en => q5[20].ENA
clock_en => q5[21].ENA
clock_en => q5[22].ENA
clock_en => q5[23].ENA
clock_en => q5[24].ENA
clock_en => q5[25].ENA
clock_en => q5[26].ENA
clock_en => q5[27].ENA
clock_en => q5[28].ENA
clock_en => q5[29].ENA
clock_en => q5[30].ENA
clock_en => q5[31].ENA
clock_en => q5[32].ENA
clock_en => q5[33].ENA
clock_en => q5[34].ENA
clock_en => q5[35].ENA
clock_en => q5[36].ENA
clock_en => q5[37].ENA
clock_en => q5[38].ENA
clock_en => q5[39].ENA
clock_en => q5[40].ENA
clock_en => q5[41].ENA
clock_en => q5[42].ENA
clock_en => q5[43].ENA
clock_en => q5[44].ENA
clock_en => q5[45].ENA
clock_en => q5[46].ENA
clock_en => q5[47].ENA
clock_en => q4[0].ENA
clock_en => q4[1].ENA
clock_en => q4[2].ENA
clock_en => q4[3].ENA
clock_en => q4[4].ENA
clock_en => q4[5].ENA
clock_en => q4[6].ENA
clock_en => q4[7].ENA
clock_en => q4[8].ENA
clock_en => q4[9].ENA
clock_en => q4[10].ENA
clock_en => q4[11].ENA
clock_en => q4[12].ENA
clock_en => q4[13].ENA
clock_en => q4[14].ENA
clock_en => q4[15].ENA
clock_en => q4[16].ENA
clock_en => q4[17].ENA
clock_en => q4[18].ENA
clock_en => q4[19].ENA
clock_en => q4[20].ENA
clock_en => q4[21].ENA
clock_en => q4[22].ENA
clock_en => q4[23].ENA
clock_en => q4[24].ENA
clock_en => q4[25].ENA
clock_en => q4[26].ENA
clock_en => q4[27].ENA
clock_en => q4[28].ENA
clock_en => q4[29].ENA
clock_en => q4[30].ENA
clock_en => q4[31].ENA
clock_en => q4[32].ENA
clock_en => q4[33].ENA
clock_en => q4[34].ENA
clock_en => q4[35].ENA
clock_en => q4[36].ENA
clock_en => q4[37].ENA
clock_en => q4[38].ENA
clock_en => q4[39].ENA
clock_en => q4[40].ENA
clock_en => q4[41].ENA
clock_en => q4[42].ENA
clock_en => q4[43].ENA
clock_en => q4[44].ENA
clock_en => q4[45].ENA
clock_en => q4[46].ENA
clock_en => q4[47].ENA
clock_en => q3[0].ENA
clock_en => q3[1].ENA
clock_en => q3[2].ENA
clock_en => q3[3].ENA
clock_en => q3[4].ENA
clock_en => q3[5].ENA
clock_en => q3[6].ENA
clock_en => q3[7].ENA
clock_en => q3[8].ENA
clock_en => q3[9].ENA
clock_en => q3[10].ENA
clock_en => q3[11].ENA
clock_en => q3[12].ENA
clock_en => q3[13].ENA
clock_en => q3[14].ENA
clock_en => q3[15].ENA
clock_en => q3[16].ENA
clock_en => q3[17].ENA
clock_en => q3[18].ENA
clock_en => q3[19].ENA
clock_en => q3[20].ENA
clock_en => q3[21].ENA
clock_en => q3[22].ENA
clock_en => q3[23].ENA
clock_en => q3[24].ENA
clock_en => q3[25].ENA
clock_en => q3[26].ENA
clock_en => q3[27].ENA
clock_en => q3[28].ENA
clock_en => q3[29].ENA
clock_en => q3[30].ENA
clock_en => q3[31].ENA
clock_en => q3[32].ENA
clock_en => q3[33].ENA
clock_en => q3[34].ENA
clock_en => q3[35].ENA
clock_en => q3[36].ENA
clock_en => q3[37].ENA
clock_en => q3[38].ENA
clock_en => q3[39].ENA
clock_en => q3[40].ENA
clock_en => q3[41].ENA
clock_en => q3[42].ENA
clock_en => q3[43].ENA
clock_en => q3[44].ENA
clock_en => q3[45].ENA
clock_en => q3[46].ENA
clock_en => q3[47].ENA
clock_en => q2[0].ENA
clock_en => q2[1].ENA
clock_en => q2[2].ENA
clock_en => q2[3].ENA
clock_en => q2[4].ENA
clock_en => q2[5].ENA
clock_en => q2[6].ENA
clock_en => q2[7].ENA
clock_en => q2[8].ENA
clock_en => q2[9].ENA
clock_en => q2[10].ENA
clock_en => q2[11].ENA
clock_en => q2[12].ENA
clock_en => q2[13].ENA
clock_en => q2[14].ENA
clock_en => q2[15].ENA
clock_en => q2[16].ENA
clock_en => q2[17].ENA
clock_en => q2[18].ENA
clock_en => q2[19].ENA
clock_en => q2[20].ENA
clock_en => q2[21].ENA
clock_en => q2[22].ENA
clock_en => q2[23].ENA
clock_en => q2[24].ENA
clock_en => q2[25].ENA
clock_en => q2[26].ENA
clock_en => q2[27].ENA
clock_en => q2[28].ENA
clock_en => q2[29].ENA
clock_en => q2[30].ENA
clock_en => q2[31].ENA
clock_en => q2[32].ENA
clock_en => q2[33].ENA
clock_en => q2[34].ENA
clock_en => q2[35].ENA
clock_en => q2[36].ENA
clock_en => q2[37].ENA
clock_en => q2[38].ENA
clock_en => q2[39].ENA
clock_en => q2[40].ENA
clock_en => q2[41].ENA
clock_en => q2[42].ENA
clock_en => q2[43].ENA
clock_en => q2[44].ENA
clock_en => q2[45].ENA
clock_en => q2[46].ENA
clock_en => q2[47].ENA
clock_en => q1[0].ENA
clock_en => q1[1].ENA
clock_en => q1[2].ENA
clock_en => q1[3].ENA
clock_en => q1[4].ENA
clock_en => q1[5].ENA
clock_en => q1[6].ENA
clock_en => q1[7].ENA
clock_en => q1[8].ENA
clock_en => q1[9].ENA
clock_en => q1[10].ENA
clock_en => q1[11].ENA
clock_en => q1[12].ENA
clock_en => q1[13].ENA
clock_en => q1[14].ENA
clock_en => q1[15].ENA
clock_en => q1[16].ENA
clock_en => q1[17].ENA
clock_en => q1[18].ENA
clock_en => q1[19].ENA
clock_en => q1[20].ENA
clock_en => q1[21].ENA
clock_en => q1[22].ENA
clock_en => q1[23].ENA
clock_en => q1[24].ENA
clock_en => q1[25].ENA
clock_en => q1[26].ENA
clock_en => q1[27].ENA
clock_en => q1[28].ENA
clock_en => q1[29].ENA
clock_en => q1[30].ENA
clock_en => q1[31].ENA
clock_en => q1[32].ENA
clock_en => q1[33].ENA
clock_en => q1[34].ENA
clock_en => q1[35].ENA
clock_en => q1[36].ENA
clock_en => q1[37].ENA
clock_en => q1[38].ENA
clock_en => q1[39].ENA
clock_en => q1[40].ENA
clock_en => q1[41].ENA
clock_en => q1[42].ENA
clock_en => q1[43].ENA
clock_en => q1[44].ENA
clock_en => q1[45].ENA
clock_en => q1[46].ENA
clock_en => q1[47].ENA
clock_en => dx4[0].ENA
clock_en => dx4[1].ENA
clock_en => dx4[2].ENA
clock_en => dx4[3].ENA
clock_en => dx4[4].ENA
clock_en => dx4[5].ENA
clock_en => dx4[6].ENA
clock_en => dx4[7].ENA
clock_en => dx4[8].ENA
clock_en => dx4[9].ENA
clock_en => dx4[10].ENA
clock_en => dx4[11].ENA
clock_en => dx4[12].ENA
clock_en => dx4[13].ENA
clock_en => dx4[14].ENA
clock_en => dx4[15].ENA
clock_en => dx4[16].ENA
clock_en => dx4[17].ENA
clock_en => dx4[18].ENA
clock_en => dx4[19].ENA
clock_en => dx4[20].ENA
clock_en => dx4[21].ENA
clock_en => dx4[22].ENA
clock_en => dx4[23].ENA
clock_en => dx4[24].ENA
clock_en => dx4[25].ENA
clock_en => dx4[26].ENA
clock_en => dx4[27].ENA
clock_en => dx4[28].ENA
clock_en => dx4[29].ENA
clock_en => dx4[30].ENA
clock_en => dx4[31].ENA
clock_en => dx4[32].ENA
clock_en => dx4[33].ENA
clock_en => dx4[34].ENA
clock_en => dx4[35].ENA
clock_en => dx4[36].ENA
clock_en => dx4[37].ENA
clock_en => dx4[38].ENA
clock_en => dx4[39].ENA
clock_en => dx4[40].ENA
clock_en => dx4[41].ENA
clock_en => dx4[42].ENA
clock_en => dx4[43].ENA
clock_en => dx4[44].ENA
clock_en => dx4[45].ENA
clock_en => dx4[46].ENA
clock_en => dx4[47].ENA
clock_en => dx3[0].ENA
clock_en => dx3[1].ENA
clock_en => dx3[2].ENA
clock_en => dx3[3].ENA
clock_en => dx3[4].ENA
clock_en => dx3[5].ENA
clock_en => dx3[6].ENA
clock_en => dx3[7].ENA
clock_en => dx3[8].ENA
clock_en => dx3[9].ENA
clock_en => dx3[10].ENA
clock_en => dx3[11].ENA
clock_en => dx3[12].ENA
clock_en => dx3[13].ENA
clock_en => dx3[14].ENA
clock_en => dx3[15].ENA
clock_en => dx3[16].ENA
clock_en => dx3[17].ENA
clock_en => dx3[18].ENA
clock_en => dx3[19].ENA
clock_en => dx3[20].ENA
clock_en => dx3[21].ENA
clock_en => dx3[22].ENA
clock_en => dx3[23].ENA
clock_en => dx3[24].ENA
clock_en => dx3[25].ENA
clock_en => dx3[26].ENA
clock_en => dx3[27].ENA
clock_en => dx3[28].ENA
clock_en => dx3[29].ENA
clock_en => dx3[30].ENA
clock_en => dx3[31].ENA
clock_en => dx3[32].ENA
clock_en => dx3[33].ENA
clock_en => dx3[34].ENA
clock_en => dx3[35].ENA
clock_en => dx3[36].ENA
clock_en => dx3[37].ENA
clock_en => dx3[38].ENA
clock_en => dx3[39].ENA
clock_en => dx3[40].ENA
clock_en => dx3[41].ENA
clock_en => dx3[42].ENA
clock_en => dx3[43].ENA
clock_en => dx3[44].ENA
clock_en => dx3[45].ENA
clock_en => dx3[46].ENA
clock_en => dx3[47].ENA
clock_en => dx2[0].ENA
clock_en => dx2[1].ENA
clock_en => dx2[2].ENA
clock_en => dx2[3].ENA
clock_en => dx2[4].ENA
clock_en => dx2[5].ENA
clock_en => dx2[6].ENA
clock_en => dx2[7].ENA
clock_en => dx2[8].ENA
clock_en => dx2[9].ENA
clock_en => dx2[10].ENA
clock_en => dx2[11].ENA
clock_en => dx2[12].ENA
clock_en => dx2[13].ENA
clock_en => dx2[14].ENA
clock_en => dx2[15].ENA
clock_en => dx2[16].ENA
clock_en => dx2[17].ENA
clock_en => dx2[18].ENA
clock_en => dx2[19].ENA
clock_en => dx2[20].ENA
clock_en => dx2[21].ENA
clock_en => dx2[22].ENA
clock_en => dx2[23].ENA
clock_en => dx2[24].ENA
clock_en => dx2[25].ENA
clock_en => dx2[26].ENA
clock_en => dx2[27].ENA
clock_en => dx2[28].ENA
clock_en => dx2[29].ENA
clock_en => dx2[30].ENA
clock_en => dx2[31].ENA
clock_en => dx2[32].ENA
clock_en => dx2[33].ENA
clock_en => dx2[34].ENA
clock_en => dx2[35].ENA
clock_en => dx2[36].ENA
clock_en => dx2[37].ENA
clock_en => dx2[38].ENA
clock_en => dx2[39].ENA
clock_en => dx2[40].ENA
clock_en => dx2[41].ENA
clock_en => dx2[42].ENA
clock_en => dx2[43].ENA
clock_en => dx2[44].ENA
clock_en => dx2[45].ENA
clock_en => dx2[46].ENA
clock_en => dx2[47].ENA
clock_en => dx1[0].ENA
clock_en => dx1[1].ENA
clock_en => dx1[2].ENA
clock_en => dx1[3].ENA
clock_en => dx1[4].ENA
clock_en => dx1[5].ENA
clock_en => dx1[6].ENA
clock_en => dx1[7].ENA
clock_en => dx1[8].ENA
clock_en => dx1[9].ENA
clock_en => dx1[10].ENA
clock_en => dx1[11].ENA
clock_en => dx1[12].ENA
clock_en => dx1[13].ENA
clock_en => dx1[14].ENA
clock_en => dx1[15].ENA
clock_en => dx1[16].ENA
clock_en => dx1[17].ENA
clock_en => dx1[18].ENA
clock_en => dx1[19].ENA
clock_en => dx1[20].ENA
clock_en => dx1[21].ENA
clock_en => dx1[22].ENA
clock_en => dx1[23].ENA
clock_en => dx1[24].ENA
clock_en => dx1[25].ENA
clock_en => dx1[26].ENA
clock_en => dx1[27].ENA
clock_en => dx1[28].ENA
clock_en => dx1[29].ENA
clock_en => dx1[30].ENA
clock_en => dx1[31].ENA
clock_en => dx1[32].ENA
clock_en => dx1[33].ENA
clock_en => dx1[34].ENA
clock_en => dx1[35].ENA
clock_en => dx1[36].ENA
clock_en => dx1[37].ENA
clock_en => dx1[38].ENA
clock_en => dx1[39].ENA
clock_en => dx1[40].ENA
clock_en => dx1[41].ENA
clock_en => dx1[42].ENA
clock_en => dx1[43].ENA
clock_en => dx1[44].ENA
clock_en => dx1[45].ENA
clock_en => dx1[46].ENA
clock_en => dx1[47].ENA
clock_en => dx0[0].ENA
clock_en => dx0[1].ENA
clock_en => dx0[2].ENA
clock_en => dx0[3].ENA
clock_en => dx0[4].ENA
clock_en => dx0[5].ENA
clock_en => dx0[6].ENA
clock_en => dx0[7].ENA
clock_en => dx0[8].ENA
clock_en => dx0[9].ENA
clock_en => dx0[10].ENA
clock_en => dx0[11].ENA
clock_en => dx0[12].ENA
clock_en => dx0[13].ENA
clock_en => dx0[14].ENA
clock_en => dx0[15].ENA
clock_en => dx0[16].ENA
clock_en => dx0[17].ENA
clock_en => dx0[18].ENA
clock_en => dx0[19].ENA
clock_en => dx0[20].ENA
clock_en => dx0[21].ENA
clock_en => dx0[22].ENA
clock_en => dx0[23].ENA
clock_en => dx0[24].ENA
clock_en => dx0[25].ENA
clock_en => dx0[26].ENA
clock_en => dx0[27].ENA
clock_en => dx0[28].ENA
clock_en => dx0[29].ENA
clock_en => dx0[30].ENA
clock_en => dx0[31].ENA
clock_en => dx0[32].ENA
clock_en => dx0[33].ENA
clock_en => dx0[34].ENA
clock_en => dx0[35].ENA
clock_en => dx0[36].ENA
clock_en => dx0[37].ENA
clock_en => dx0[38].ENA
clock_en => dx0[39].ENA
clock_en => dx0[40].ENA
clock_en => dx0[41].ENA
clock_en => dx0[42].ENA
clock_en => dx0[43].ENA
clock_en => dx0[44].ENA
clock_en => dx0[45].ENA
clock_en => dx0[46].ENA
clock_en => dx0[47].ENA
clock_en => x5[0].ENA
clock_en => x5[1].ENA
clock_en => x5[2].ENA
clock_en => x5[3].ENA
clock_en => x5[4].ENA
clock_en => x5[5].ENA
clock_en => x5[6].ENA
clock_en => x5[7].ENA
clock_en => x5[8].ENA
clock_en => x5[9].ENA
clock_en => x5[10].ENA
clock_en => x5[11].ENA
clock_en => x5[12].ENA
clock_en => x5[13].ENA
clock_en => x5[14].ENA
clock_en => x5[15].ENA
clock_en => x5[16].ENA
clock_en => x5[17].ENA
clock_en => x5[18].ENA
clock_en => x5[19].ENA
clock_en => x5[20].ENA
clock_en => x5[21].ENA
clock_en => x5[22].ENA
clock_en => x5[23].ENA
clock_en => x5[24].ENA
clock_en => x5[25].ENA
clock_en => x5[26].ENA
clock_en => x5[27].ENA
clock_en => x5[28].ENA
clock_en => x5[29].ENA
clock_en => x5[30].ENA
clock_en => x5[31].ENA
clock_en => x5[32].ENA
clock_en => x5[33].ENA
clock_en => x5[34].ENA
clock_en => x5[35].ENA
clock_en => x5[36].ENA
clock_en => x5[37].ENA
clock_en => x5[38].ENA
clock_en => x5[39].ENA
clock_en => x5[40].ENA
clock_en => x5[41].ENA
clock_en => x5[42].ENA
clock_en => x5[43].ENA
clock_en => x5[44].ENA
clock_en => x5[45].ENA
clock_en => x5[46].ENA
clock_en => x5[47].ENA
clock_en => x4[0].ENA
clock_en => x4[1].ENA
clock_en => x4[2].ENA
clock_en => x4[3].ENA
clock_en => x4[4].ENA
clock_en => x4[5].ENA
clock_en => x4[6].ENA
clock_en => x4[7].ENA
clock_en => x4[8].ENA
clock_en => x4[9].ENA
clock_en => x4[10].ENA
clock_en => x4[11].ENA
clock_en => x4[12].ENA
clock_en => x4[13].ENA
clock_en => x4[14].ENA
clock_en => x4[15].ENA
clock_en => x4[16].ENA
clock_en => x4[17].ENA
clock_en => x4[18].ENA
clock_en => x4[19].ENA
clock_en => x4[20].ENA
clock_en => x4[21].ENA
clock_en => x4[22].ENA
clock_en => x4[23].ENA
clock_en => x4[24].ENA
clock_en => x4[25].ENA
clock_en => x4[26].ENA
clock_en => x4[27].ENA
clock_en => x4[28].ENA
clock_en => x4[29].ENA
clock_en => x4[30].ENA
clock_en => x4[31].ENA
clock_en => x4[32].ENA
clock_en => x4[33].ENA
clock_en => x4[34].ENA
clock_en => x4[35].ENA
clock_en => x4[36].ENA
clock_en => x4[37].ENA
clock_en => x4[38].ENA
clock_en => x4[39].ENA
clock_en => x4[40].ENA
clock_en => x4[41].ENA
clock_en => x4[42].ENA
clock_en => x4[43].ENA
clock_en => x4[44].ENA
clock_en => x4[45].ENA
clock_en => x4[46].ENA
clock_en => x4[47].ENA
clock_en => x3[0].ENA
clock_en => x3[1].ENA
clock_en => x3[2].ENA
clock_en => x3[3].ENA
clock_en => x3[4].ENA
clock_en => x3[5].ENA
clock_en => x3[6].ENA
clock_en => x3[7].ENA
clock_en => x3[8].ENA
clock_en => x3[9].ENA
clock_en => x3[10].ENA
clock_en => x3[11].ENA
clock_en => x3[12].ENA
clock_en => x3[13].ENA
clock_en => x3[14].ENA
clock_en => x3[15].ENA
clock_en => x3[16].ENA
clock_en => x3[17].ENA
clock_en => x3[18].ENA
clock_en => x3[19].ENA
clock_en => x3[20].ENA
clock_en => x3[21].ENA
clock_en => x3[22].ENA
clock_en => x3[23].ENA
clock_en => x3[24].ENA
clock_en => x3[25].ENA
clock_en => x3[26].ENA
clock_en => x3[27].ENA
clock_en => x3[28].ENA
clock_en => x3[29].ENA
clock_en => x3[30].ENA
clock_en => x3[31].ENA
clock_en => x3[32].ENA
clock_en => x3[33].ENA
clock_en => x3[34].ENA
clock_en => x3[35].ENA
clock_en => x3[36].ENA
clock_en => x3[37].ENA
clock_en => x3[38].ENA
clock_en => x3[39].ENA
clock_en => x3[40].ENA
clock_en => x3[41].ENA
clock_en => x3[42].ENA
clock_en => x3[43].ENA
clock_en => x3[44].ENA
clock_en => x3[45].ENA
clock_en => x3[46].ENA
clock_en => x3[47].ENA
clock_en => x2[0].ENA
clock_en => x2[1].ENA
clock_en => x2[2].ENA
clock_en => x2[3].ENA
clock_en => x2[4].ENA
clock_en => x2[5].ENA
clock_en => x2[6].ENA
clock_en => x2[7].ENA
clock_en => x2[8].ENA
clock_en => x2[9].ENA
clock_en => x2[10].ENA
clock_en => x2[11].ENA
clock_en => x2[12].ENA
clock_en => x2[13].ENA
clock_en => x2[14].ENA
clock_en => x2[15].ENA
clock_en => x2[16].ENA
clock_en => x2[17].ENA
clock_en => x2[18].ENA
clock_en => x2[19].ENA
clock_en => x2[20].ENA
clock_en => x2[21].ENA
clock_en => x2[22].ENA
clock_en => x2[23].ENA
clock_en => x2[24].ENA
clock_en => x2[25].ENA
clock_en => x2[26].ENA
clock_en => x2[27].ENA
clock_en => x2[28].ENA
clock_en => x2[29].ENA
clock_en => x2[30].ENA
clock_en => x2[31].ENA
clock_en => x2[32].ENA
clock_en => x2[33].ENA
clock_en => x2[34].ENA
clock_en => x2[35].ENA
clock_en => x2[36].ENA
clock_en => x2[37].ENA
clock_en => x2[38].ENA
clock_en => x2[39].ENA
clock_en => x2[40].ENA
clock_en => x2[41].ENA
clock_en => x2[42].ENA
clock_en => x2[43].ENA
clock_en => x2[44].ENA
clock_en => x2[45].ENA
clock_en => x2[46].ENA
clock_en => x2[47].ENA
clock_en => x1[0].ENA
clock_en => x1[1].ENA
clock_en => x1[2].ENA
clock_en => x1[3].ENA
clock_en => x1[4].ENA
clock_en => x1[5].ENA
clock_en => x1[6].ENA
clock_en => x1[7].ENA
clock_en => x1[8].ENA
clock_en => x1[9].ENA
clock_en => x1[10].ENA
clock_en => x1[11].ENA
clock_en => x1[12].ENA
clock_en => x1[13].ENA
clock_en => x1[14].ENA
clock_en => x1[15].ENA
clock_en => x1[16].ENA
clock_en => x1[17].ENA
clock_en => x1[18].ENA
clock_en => x1[19].ENA
clock_en => x1[20].ENA
clock_en => x1[21].ENA
clock_en => x1[22].ENA
clock_en => x1[23].ENA
clock_en => x1[24].ENA
clock_en => x1[25].ENA
clock_en => x1[26].ENA
clock_en => x1[27].ENA
clock_en => x1[28].ENA
clock_en => x1[29].ENA
clock_en => x1[30].ENA
clock_en => x1[31].ENA
clock_en => x1[32].ENA
clock_en => x1[33].ENA
clock_en => x1[34].ENA
clock_en => x1[35].ENA
clock_en => x1[36].ENA
clock_en => x1[37].ENA
clock_en => x1[38].ENA
clock_en => x1[39].ENA
clock_en => x1[40].ENA
clock_en => x1[41].ENA
clock_en => x1[42].ENA
clock_en => x1[43].ENA
clock_en => x1[44].ENA
clock_en => x1[45].ENA
clock_en => x1[46].ENA
clock_en => x1[47].ENA
clock_en => q0[0].ENA
clock_en => q0[1].ENA
clock_en => q0[2].ENA
clock_en => q0[3].ENA
clock_en => q0[4].ENA
clock_en => q0[5].ENA
clock_en => q0[6].ENA
clock_en => q0[7].ENA
clock_en => q0[8].ENA
clock_en => q0[9].ENA
clock_en => q0[10].ENA
clock_en => q0[11].ENA
clock_en => q0[12].ENA
clock_en => q0[13].ENA
clock_en => q0[14].ENA
clock_en => q0[15].ENA
clock_en => q0[16].ENA
clock_en => q0[17].ENA
clock_en => q0[18].ENA
clock_en => q0[19].ENA
clock_en => q0[20].ENA
clock_en => q0[21].ENA
clock_en => q0[22].ENA
clock_en => q0[23].ENA
clock_en => q0[24].ENA
clock_en => q0[25].ENA
clock_en => q0[26].ENA
clock_en => q0[27].ENA
clock_en => q0[28].ENA
clock_en => q0[29].ENA
clock_en => q0[30].ENA
clock_en => q0[31].ENA
clock_en => q0[32].ENA
clock_en => q0[33].ENA
clock_en => q0[34].ENA
clock_en => q0[35].ENA
clock_en => q0[36].ENA
clock_en => q0[37].ENA
clock_en => q0[38].ENA
clock_en => q0[39].ENA
clock_en => q0[40].ENA
clock_en => q0[41].ENA
clock_en => q0[42].ENA
clock_en => q0[43].ENA
clock_en => q0[44].ENA
clock_en => q0[45].ENA
clock_en => q0[46].ENA
clock_en => q0[47].ENA
clock_en => x0[0].ENA
clock_en => x0[1].ENA
clock_en => x0[2].ENA
clock_en => x0[3].ENA
clock_en => x0[4].ENA
clock_en => x0[5].ENA
clock_en => x0[6].ENA
clock_en => x0[7].ENA
clock_en => x0[8].ENA
clock_en => x0[9].ENA
clock_en => x0[10].ENA
clock_en => x0[11].ENA
clock_en => x0[12].ENA
clock_en => x0[13].ENA
clock_en => x0[14].ENA
clock_en => x0[15].ENA
clock_en => x0[16].ENA
clock_en => x0[17].ENA
clock_en => x0[18].ENA
clock_en => x0[19].ENA
clock_en => x0[20].ENA
clock_en => x0[21].ENA
clock_en => x0[22].ENA
clock_en => x0[23].ENA
clock_en => x0[24].ENA
clock_en => x0[25].ENA
clock_en => x0[26].ENA
clock_en => x0[27].ENA
clock_en => x0[28].ENA
clock_en => x0[29].ENA
clock_en => x0[30].ENA
clock_en => x0[31].ENA
clock_en => x0[32].ENA
clock_en => x0[33].ENA
clock_en => x0[34].ENA
clock_en => x0[35].ENA
clock_en => x0[36].ENA
clock_en => x0[37].ENA
clock_en => x0[38].ENA
clock_en => x0[39].ENA
clock_en => x0[40].ENA
clock_en => x0[41].ENA
clock_en => x0[42].ENA
clock_en => x0[43].ENA
clock_en => x0[44].ENA
clock_en => x0[45].ENA
clock_en => x0[46].ENA
clock_en => x0[47].ENA
clock_en => counter[0].ENA
clock_en => counter[1].ENA
clock_en => counter[2].ENA
clock_en => counter[3].ENA
clock_en => counter[4].ENA
clock_en => counter[5].ENA
clock_en => counter[6].ENA
clock_en => counter[7].ENA
clock_en => counter[8].ENA
req <= req~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_real[0] => x0.DATAB
x_real[1] => x0.DATAB
x_real[2] => x0.DATAB
x_real[3] => x0.DATAB
x_real[4] => x0.DATAB
x_real[5] => x0.DATAB
x_real[6] => x0.DATAB
x_real[7] => x0.DATAB
x_real[8] => x0.DATAB
x_real[9] => x0.DATAB
x_real[10] => x0.DATAB
x_real[11] => x0.DATAB
x_real[12] => x0.DATAB
x_real[13] => x0.DATAB
x_real[14] => x0.DATAB
x_real[15] => x0.DATAB
x_real[16] => x0.DATAB
x_real[17] => x0.DATAB
x_real[18] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_real[19] => x0.DATAB
x_imag[0] => q0.DATAB
x_imag[1] => q0.DATAB
x_imag[2] => q0.DATAB
x_imag[3] => q0.DATAB
x_imag[4] => q0.DATAB
x_imag[5] => q0.DATAB
x_imag[6] => q0.DATAB
x_imag[7] => q0.DATAB
x_imag[8] => q0.DATAB
x_imag[9] => q0.DATAB
x_imag[10] => q0.DATAB
x_imag[11] => q0.DATAB
x_imag[12] => q0.DATAB
x_imag[13] => q0.DATAB
x_imag[14] => q0.DATAB
x_imag[15] => q0.DATAB
x_imag[16] => q0.DATAB
x_imag[17] => q0.DATAB
x_imag[18] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
x_imag[19] => q0.DATAB
y_real[0] <= y5[32].DB_MAX_OUTPUT_PORT_TYPE
y_real[1] <= y5[33].DB_MAX_OUTPUT_PORT_TYPE
y_real[2] <= y5[34].DB_MAX_OUTPUT_PORT_TYPE
y_real[3] <= y5[35].DB_MAX_OUTPUT_PORT_TYPE
y_real[4] <= y5[36].DB_MAX_OUTPUT_PORT_TYPE
y_real[5] <= y5[37].DB_MAX_OUTPUT_PORT_TYPE
y_real[6] <= y5[38].DB_MAX_OUTPUT_PORT_TYPE
y_real[7] <= y5[39].DB_MAX_OUTPUT_PORT_TYPE
y_real[8] <= y5[40].DB_MAX_OUTPUT_PORT_TYPE
y_real[9] <= y5[41].DB_MAX_OUTPUT_PORT_TYPE
y_real[10] <= y5[42].DB_MAX_OUTPUT_PORT_TYPE
y_real[11] <= y5[43].DB_MAX_OUTPUT_PORT_TYPE
y_real[12] <= y5[44].DB_MAX_OUTPUT_PORT_TYPE
y_real[13] <= y5[45].DB_MAX_OUTPUT_PORT_TYPE
y_real[14] <= y5[46].DB_MAX_OUTPUT_PORT_TYPE
y_real[15] <= y5[47].DB_MAX_OUTPUT_PORT_TYPE
y_imag[0] <= s5[32].DB_MAX_OUTPUT_PORT_TYPE
y_imag[1] <= s5[33].DB_MAX_OUTPUT_PORT_TYPE
y_imag[2] <= s5[34].DB_MAX_OUTPUT_PORT_TYPE
y_imag[3] <= s5[35].DB_MAX_OUTPUT_PORT_TYPE
y_imag[4] <= s5[36].DB_MAX_OUTPUT_PORT_TYPE
y_imag[5] <= s5[37].DB_MAX_OUTPUT_PORT_TYPE
y_imag[6] <= s5[38].DB_MAX_OUTPUT_PORT_TYPE
y_imag[7] <= s5[39].DB_MAX_OUTPUT_PORT_TYPE
y_imag[8] <= s5[40].DB_MAX_OUTPUT_PORT_TYPE
y_imag[9] <= s5[41].DB_MAX_OUTPUT_PORT_TYPE
y_imag[10] <= s5[42].DB_MAX_OUTPUT_PORT_TYPE
y_imag[11] <= s5[43].DB_MAX_OUTPUT_PORT_TYPE
y_imag[12] <= s5[44].DB_MAX_OUTPUT_PORT_TYPE
y_imag[13] <= s5[45].DB_MAX_OUTPUT_PORT_TYPE
y_imag[14] <= s5[46].DB_MAX_OUTPUT_PORT_TYPE
y_imag[15] <= s5[47].DB_MAX_OUTPUT_PORT_TYPE


|trx|Receiver:inst9|cordic_tx:cordic_inst
clock => rounded_Q[0].CLK
clock => rounded_Q[1].CLK
clock => rounded_Q[2].CLK
clock => rounded_Q[3].CLK
clock => rounded_Q[4].CLK
clock => rounded_Q[5].CLK
clock => rounded_Q[6].CLK
clock => rounded_Q[7].CLK
clock => rounded_Q[8].CLK
clock => rounded_Q[9].CLK
clock => rounded_Q[10].CLK
clock => rounded_Q[11].CLK
clock => rounded_Q[12].CLK
clock => rounded_Q[13].CLK
clock => rounded_Q[14].CLK
clock => rounded_Q[15].CLK
clock => rounded_I[0].CLK
clock => rounded_I[1].CLK
clock => rounded_I[2].CLK
clock => rounded_I[3].CLK
clock => rounded_I[4].CLK
clock => rounded_I[5].CLK
clock => rounded_I[6].CLK
clock => rounded_I[7].CLK
clock => rounded_I[8].CLK
clock => rounded_I[9].CLK
clock => rounded_I[10].CLK
clock => rounded_I[11].CLK
clock => rounded_I[12].CLK
clock => rounded_I[13].CLK
clock => rounded_I[14].CLK
clock => rounded_I[15].CLK
clock => Y[14][2].CLK
clock => Y[14][3].CLK
clock => Y[14][4].CLK
clock => Y[14][5].CLK
clock => Y[14][6].CLK
clock => Y[14][7].CLK
clock => Y[14][8].CLK
clock => Y[14][9].CLK
clock => Y[14][10].CLK
clock => Y[14][11].CLK
clock => Y[14][12].CLK
clock => Y[14][13].CLK
clock => Y[14][14].CLK
clock => Y[14][15].CLK
clock => Y[14][16].CLK
clock => Y[14][17].CLK
clock => Y[14][18].CLK
clock => X[14][2].CLK
clock => X[14][3].CLK
clock => X[14][4].CLK
clock => X[14][5].CLK
clock => X[14][6].CLK
clock => X[14][7].CLK
clock => X[14][8].CLK
clock => X[14][9].CLK
clock => X[14][10].CLK
clock => X[14][11].CLK
clock => X[14][12].CLK
clock => X[14][13].CLK
clock => X[14][14].CLK
clock => X[14][15].CLK
clock => X[14][16].CLK
clock => X[14][17].CLK
clock => X[14][18].CLK
clock => Z[13][2].CLK
clock => Y[13][0].CLK
clock => Y[13][1].CLK
clock => Y[13][2].CLK
clock => Y[13][3].CLK
clock => Y[13][4].CLK
clock => Y[13][5].CLK
clock => Y[13][6].CLK
clock => Y[13][7].CLK
clock => Y[13][8].CLK
clock => Y[13][9].CLK
clock => Y[13][10].CLK
clock => Y[13][11].CLK
clock => Y[13][12].CLK
clock => Y[13][13].CLK
clock => Y[13][14].CLK
clock => Y[13][15].CLK
clock => Y[13][16].CLK
clock => Y[13][17].CLK
clock => Y[13][18].CLK
clock => X[13][0].CLK
clock => X[13][1].CLK
clock => X[13][2].CLK
clock => X[13][3].CLK
clock => X[13][4].CLK
clock => X[13][5].CLK
clock => X[13][6].CLK
clock => X[13][7].CLK
clock => X[13][8].CLK
clock => X[13][9].CLK
clock => X[13][10].CLK
clock => X[13][11].CLK
clock => X[13][12].CLK
clock => X[13][13].CLK
clock => X[13][14].CLK
clock => X[13][15].CLK
clock => X[13][16].CLK
clock => X[13][17].CLK
clock => X[13][18].CLK
clock => Z[12][0].CLK
clock => Z[12][1].CLK
clock => Z[12][2].CLK
clock => Z[12][3].CLK
clock => Y[12][0].CLK
clock => Y[12][1].CLK
clock => Y[12][2].CLK
clock => Y[12][3].CLK
clock => Y[12][4].CLK
clock => Y[12][5].CLK
clock => Y[12][6].CLK
clock => Y[12][7].CLK
clock => Y[12][8].CLK
clock => Y[12][9].CLK
clock => Y[12][10].CLK
clock => Y[12][11].CLK
clock => Y[12][12].CLK
clock => Y[12][13].CLK
clock => Y[12][14].CLK
clock => Y[12][15].CLK
clock => Y[12][16].CLK
clock => Y[12][17].CLK
clock => Y[12][18].CLK
clock => X[12][0].CLK
clock => X[12][1].CLK
clock => X[12][2].CLK
clock => X[12][3].CLK
clock => X[12][4].CLK
clock => X[12][5].CLK
clock => X[12][6].CLK
clock => X[12][7].CLK
clock => X[12][8].CLK
clock => X[12][9].CLK
clock => X[12][10].CLK
clock => X[12][11].CLK
clock => X[12][12].CLK
clock => X[12][13].CLK
clock => X[12][14].CLK
clock => X[12][15].CLK
clock => X[12][16].CLK
clock => X[12][17].CLK
clock => X[12][18].CLK
clock => Z[11][0].CLK
clock => Z[11][1].CLK
clock => Z[11][2].CLK
clock => Z[11][3].CLK
clock => Z[11][4].CLK
clock => Y[11][0].CLK
clock => Y[11][1].CLK
clock => Y[11][2].CLK
clock => Y[11][3].CLK
clock => Y[11][4].CLK
clock => Y[11][5].CLK
clock => Y[11][6].CLK
clock => Y[11][7].CLK
clock => Y[11][8].CLK
clock => Y[11][9].CLK
clock => Y[11][10].CLK
clock => Y[11][11].CLK
clock => Y[11][12].CLK
clock => Y[11][13].CLK
clock => Y[11][14].CLK
clock => Y[11][15].CLK
clock => Y[11][16].CLK
clock => Y[11][17].CLK
clock => Y[11][18].CLK
clock => X[11][0].CLK
clock => X[11][1].CLK
clock => X[11][2].CLK
clock => X[11][3].CLK
clock => X[11][4].CLK
clock => X[11][5].CLK
clock => X[11][6].CLK
clock => X[11][7].CLK
clock => X[11][8].CLK
clock => X[11][9].CLK
clock => X[11][10].CLK
clock => X[11][11].CLK
clock => X[11][12].CLK
clock => X[11][13].CLK
clock => X[11][14].CLK
clock => X[11][15].CLK
clock => X[11][16].CLK
clock => X[11][17].CLK
clock => X[11][18].CLK
clock => Z[10][0].CLK
clock => Z[10][1].CLK
clock => Z[10][2].CLK
clock => Z[10][3].CLK
clock => Z[10][4].CLK
clock => Z[10][5].CLK
clock => Y[10][0].CLK
clock => Y[10][1].CLK
clock => Y[10][2].CLK
clock => Y[10][3].CLK
clock => Y[10][4].CLK
clock => Y[10][5].CLK
clock => Y[10][6].CLK
clock => Y[10][7].CLK
clock => Y[10][8].CLK
clock => Y[10][9].CLK
clock => Y[10][10].CLK
clock => Y[10][11].CLK
clock => Y[10][12].CLK
clock => Y[10][13].CLK
clock => Y[10][14].CLK
clock => Y[10][15].CLK
clock => Y[10][16].CLK
clock => Y[10][17].CLK
clock => Y[10][18].CLK
clock => X[10][0].CLK
clock => X[10][1].CLK
clock => X[10][2].CLK
clock => X[10][3].CLK
clock => X[10][4].CLK
clock => X[10][5].CLK
clock => X[10][6].CLK
clock => X[10][7].CLK
clock => X[10][8].CLK
clock => X[10][9].CLK
clock => X[10][10].CLK
clock => X[10][11].CLK
clock => X[10][12].CLK
clock => X[10][13].CLK
clock => X[10][14].CLK
clock => X[10][15].CLK
clock => X[10][16].CLK
clock => X[10][17].CLK
clock => X[10][18].CLK
clock => Z[9][0].CLK
clock => Z[9][1].CLK
clock => Z[9][2].CLK
clock => Z[9][3].CLK
clock => Z[9][4].CLK
clock => Z[9][5].CLK
clock => Z[9][6].CLK
clock => Y[9][0].CLK
clock => Y[9][1].CLK
clock => Y[9][2].CLK
clock => Y[9][3].CLK
clock => Y[9][4].CLK
clock => Y[9][5].CLK
clock => Y[9][6].CLK
clock => Y[9][7].CLK
clock => Y[9][8].CLK
clock => Y[9][9].CLK
clock => Y[9][10].CLK
clock => Y[9][11].CLK
clock => Y[9][12].CLK
clock => Y[9][13].CLK
clock => Y[9][14].CLK
clock => Y[9][15].CLK
clock => Y[9][16].CLK
clock => Y[9][17].CLK
clock => Y[9][18].CLK
clock => X[9][0].CLK
clock => X[9][1].CLK
clock => X[9][2].CLK
clock => X[9][3].CLK
clock => X[9][4].CLK
clock => X[9][5].CLK
clock => X[9][6].CLK
clock => X[9][7].CLK
clock => X[9][8].CLK
clock => X[9][9].CLK
clock => X[9][10].CLK
clock => X[9][11].CLK
clock => X[9][12].CLK
clock => X[9][13].CLK
clock => X[9][14].CLK
clock => X[9][15].CLK
clock => X[9][16].CLK
clock => X[9][17].CLK
clock => X[9][18].CLK
clock => Z[8][0].CLK
clock => Z[8][1].CLK
clock => Z[8][2].CLK
clock => Z[8][3].CLK
clock => Z[8][4].CLK
clock => Z[8][5].CLK
clock => Z[8][6].CLK
clock => Z[8][7].CLK
clock => Y[8][0].CLK
clock => Y[8][1].CLK
clock => Y[8][2].CLK
clock => Y[8][3].CLK
clock => Y[8][4].CLK
clock => Y[8][5].CLK
clock => Y[8][6].CLK
clock => Y[8][7].CLK
clock => Y[8][8].CLK
clock => Y[8][9].CLK
clock => Y[8][10].CLK
clock => Y[8][11].CLK
clock => Y[8][12].CLK
clock => Y[8][13].CLK
clock => Y[8][14].CLK
clock => Y[8][15].CLK
clock => Y[8][16].CLK
clock => Y[8][17].CLK
clock => Y[8][18].CLK
clock => X[8][0].CLK
clock => X[8][1].CLK
clock => X[8][2].CLK
clock => X[8][3].CLK
clock => X[8][4].CLK
clock => X[8][5].CLK
clock => X[8][6].CLK
clock => X[8][7].CLK
clock => X[8][8].CLK
clock => X[8][9].CLK
clock => X[8][10].CLK
clock => X[8][11].CLK
clock => X[8][12].CLK
clock => X[8][13].CLK
clock => X[8][14].CLK
clock => X[8][15].CLK
clock => X[8][16].CLK
clock => X[8][17].CLK
clock => X[8][18].CLK
clock => Z[7][0].CLK
clock => Z[7][1].CLK
clock => Z[7][2].CLK
clock => Z[7][3].CLK
clock => Z[7][4].CLK
clock => Z[7][5].CLK
clock => Z[7][6].CLK
clock => Z[7][7].CLK
clock => Z[7][8].CLK
clock => Y[7][0].CLK
clock => Y[7][1].CLK
clock => Y[7][2].CLK
clock => Y[7][3].CLK
clock => Y[7][4].CLK
clock => Y[7][5].CLK
clock => Y[7][6].CLK
clock => Y[7][7].CLK
clock => Y[7][8].CLK
clock => Y[7][9].CLK
clock => Y[7][10].CLK
clock => Y[7][11].CLK
clock => Y[7][12].CLK
clock => Y[7][13].CLK
clock => Y[7][14].CLK
clock => Y[7][15].CLK
clock => Y[7][16].CLK
clock => Y[7][17].CLK
clock => Y[7][18].CLK
clock => X[7][0].CLK
clock => X[7][1].CLK
clock => X[7][2].CLK
clock => X[7][3].CLK
clock => X[7][4].CLK
clock => X[7][5].CLK
clock => X[7][6].CLK
clock => X[7][7].CLK
clock => X[7][8].CLK
clock => X[7][9].CLK
clock => X[7][10].CLK
clock => X[7][11].CLK
clock => X[7][12].CLK
clock => X[7][13].CLK
clock => X[7][14].CLK
clock => X[7][15].CLK
clock => X[7][16].CLK
clock => X[7][17].CLK
clock => X[7][18].CLK
clock => Z[6][0].CLK
clock => Z[6][1].CLK
clock => Z[6][2].CLK
clock => Z[6][3].CLK
clock => Z[6][4].CLK
clock => Z[6][5].CLK
clock => Z[6][6].CLK
clock => Z[6][7].CLK
clock => Z[6][8].CLK
clock => Z[6][9].CLK
clock => Y[6][0].CLK
clock => Y[6][1].CLK
clock => Y[6][2].CLK
clock => Y[6][3].CLK
clock => Y[6][4].CLK
clock => Y[6][5].CLK
clock => Y[6][6].CLK
clock => Y[6][7].CLK
clock => Y[6][8].CLK
clock => Y[6][9].CLK
clock => Y[6][10].CLK
clock => Y[6][11].CLK
clock => Y[6][12].CLK
clock => Y[6][13].CLK
clock => Y[6][14].CLK
clock => Y[6][15].CLK
clock => Y[6][16].CLK
clock => Y[6][17].CLK
clock => Y[6][18].CLK
clock => X[6][0].CLK
clock => X[6][1].CLK
clock => X[6][2].CLK
clock => X[6][3].CLK
clock => X[6][4].CLK
clock => X[6][5].CLK
clock => X[6][6].CLK
clock => X[6][7].CLK
clock => X[6][8].CLK
clock => X[6][9].CLK
clock => X[6][10].CLK
clock => X[6][11].CLK
clock => X[6][12].CLK
clock => X[6][13].CLK
clock => X[6][14].CLK
clock => X[6][15].CLK
clock => X[6][16].CLK
clock => X[6][17].CLK
clock => X[6][18].CLK
clock => Z[5][0].CLK
clock => Z[5][1].CLK
clock => Z[5][2].CLK
clock => Z[5][3].CLK
clock => Z[5][4].CLK
clock => Z[5][5].CLK
clock => Z[5][6].CLK
clock => Z[5][7].CLK
clock => Z[5][8].CLK
clock => Z[5][9].CLK
clock => Z[5][10].CLK
clock => Y[5][0].CLK
clock => Y[5][1].CLK
clock => Y[5][2].CLK
clock => Y[5][3].CLK
clock => Y[5][4].CLK
clock => Y[5][5].CLK
clock => Y[5][6].CLK
clock => Y[5][7].CLK
clock => Y[5][8].CLK
clock => Y[5][9].CLK
clock => Y[5][10].CLK
clock => Y[5][11].CLK
clock => Y[5][12].CLK
clock => Y[5][13].CLK
clock => Y[5][14].CLK
clock => Y[5][15].CLK
clock => Y[5][16].CLK
clock => Y[5][17].CLK
clock => Y[5][18].CLK
clock => X[5][0].CLK
clock => X[5][1].CLK
clock => X[5][2].CLK
clock => X[5][3].CLK
clock => X[5][4].CLK
clock => X[5][5].CLK
clock => X[5][6].CLK
clock => X[5][7].CLK
clock => X[5][8].CLK
clock => X[5][9].CLK
clock => X[5][10].CLK
clock => X[5][11].CLK
clock => X[5][12].CLK
clock => X[5][13].CLK
clock => X[5][14].CLK
clock => X[5][15].CLK
clock => X[5][16].CLK
clock => X[5][17].CLK
clock => X[5][18].CLK
clock => Z[4][0].CLK
clock => Z[4][1].CLK
clock => Z[4][2].CLK
clock => Z[4][3].CLK
clock => Z[4][4].CLK
clock => Z[4][5].CLK
clock => Z[4][6].CLK
clock => Z[4][7].CLK
clock => Z[4][8].CLK
clock => Z[4][9].CLK
clock => Z[4][10].CLK
clock => Z[4][11].CLK
clock => Y[4][0].CLK
clock => Y[4][1].CLK
clock => Y[4][2].CLK
clock => Y[4][3].CLK
clock => Y[4][4].CLK
clock => Y[4][5].CLK
clock => Y[4][6].CLK
clock => Y[4][7].CLK
clock => Y[4][8].CLK
clock => Y[4][9].CLK
clock => Y[4][10].CLK
clock => Y[4][11].CLK
clock => Y[4][12].CLK
clock => Y[4][13].CLK
clock => Y[4][14].CLK
clock => Y[4][15].CLK
clock => Y[4][16].CLK
clock => Y[4][17].CLK
clock => Y[4][18].CLK
clock => X[4][0].CLK
clock => X[4][1].CLK
clock => X[4][2].CLK
clock => X[4][3].CLK
clock => X[4][4].CLK
clock => X[4][5].CLK
clock => X[4][6].CLK
clock => X[4][7].CLK
clock => X[4][8].CLK
clock => X[4][9].CLK
clock => X[4][10].CLK
clock => X[4][11].CLK
clock => X[4][12].CLK
clock => X[4][13].CLK
clock => X[4][14].CLK
clock => X[4][15].CLK
clock => X[4][16].CLK
clock => X[4][17].CLK
clock => X[4][18].CLK
clock => Z[3][0].CLK
clock => Z[3][1].CLK
clock => Z[3][2].CLK
clock => Z[3][3].CLK
clock => Z[3][4].CLK
clock => Z[3][5].CLK
clock => Z[3][6].CLK
clock => Z[3][7].CLK
clock => Z[3][8].CLK
clock => Z[3][9].CLK
clock => Z[3][10].CLK
clock => Z[3][11].CLK
clock => Z[3][12].CLK
clock => Y[3][0].CLK
clock => Y[3][1].CLK
clock => Y[3][2].CLK
clock => Y[3][3].CLK
clock => Y[3][4].CLK
clock => Y[3][5].CLK
clock => Y[3][6].CLK
clock => Y[3][7].CLK
clock => Y[3][8].CLK
clock => Y[3][9].CLK
clock => Y[3][10].CLK
clock => Y[3][11].CLK
clock => Y[3][12].CLK
clock => Y[3][13].CLK
clock => Y[3][14].CLK
clock => Y[3][15].CLK
clock => Y[3][16].CLK
clock => Y[3][17].CLK
clock => Y[3][18].CLK
clock => X[3][0].CLK
clock => X[3][1].CLK
clock => X[3][2].CLK
clock => X[3][3].CLK
clock => X[3][4].CLK
clock => X[3][5].CLK
clock => X[3][6].CLK
clock => X[3][7].CLK
clock => X[3][8].CLK
clock => X[3][9].CLK
clock => X[3][10].CLK
clock => X[3][11].CLK
clock => X[3][12].CLK
clock => X[3][13].CLK
clock => X[3][14].CLK
clock => X[3][15].CLK
clock => X[3][16].CLK
clock => X[3][17].CLK
clock => X[3][18].CLK
clock => Z[2][0].CLK
clock => Z[2][1].CLK
clock => Z[2][2].CLK
clock => Z[2][3].CLK
clock => Z[2][4].CLK
clock => Z[2][5].CLK
clock => Z[2][6].CLK
clock => Z[2][7].CLK
clock => Z[2][8].CLK
clock => Z[2][9].CLK
clock => Z[2][10].CLK
clock => Z[2][11].CLK
clock => Z[2][12].CLK
clock => Z[2][13].CLK
clock => Y[2][0].CLK
clock => Y[2][1].CLK
clock => Y[2][2].CLK
clock => Y[2][3].CLK
clock => Y[2][4].CLK
clock => Y[2][5].CLK
clock => Y[2][6].CLK
clock => Y[2][7].CLK
clock => Y[2][8].CLK
clock => Y[2][9].CLK
clock => Y[2][10].CLK
clock => Y[2][11].CLK
clock => Y[2][12].CLK
clock => Y[2][13].CLK
clock => Y[2][14].CLK
clock => Y[2][15].CLK
clock => Y[2][16].CLK
clock => Y[2][17].CLK
clock => Y[2][18].CLK
clock => X[2][0].CLK
clock => X[2][1].CLK
clock => X[2][2].CLK
clock => X[2][3].CLK
clock => X[2][4].CLK
clock => X[2][5].CLK
clock => X[2][6].CLK
clock => X[2][7].CLK
clock => X[2][8].CLK
clock => X[2][9].CLK
clock => X[2][10].CLK
clock => X[2][11].CLK
clock => X[2][12].CLK
clock => X[2][13].CLK
clock => X[2][14].CLK
clock => X[2][15].CLK
clock => X[2][16].CLK
clock => X[2][17].CLK
clock => X[2][18].CLK
clock => Z[1][0].CLK
clock => Z[1][1].CLK
clock => Z[1][2].CLK
clock => Z[1][3].CLK
clock => Z[1][4].CLK
clock => Z[1][5].CLK
clock => Z[1][6].CLK
clock => Z[1][7].CLK
clock => Z[1][8].CLK
clock => Z[1][9].CLK
clock => Z[1][10].CLK
clock => Z[1][11].CLK
clock => Z[1][12].CLK
clock => Z[1][13].CLK
clock => Z[1][14].CLK
clock => Y[1][0].CLK
clock => Y[1][1].CLK
clock => Y[1][2].CLK
clock => Y[1][3].CLK
clock => Y[1][4].CLK
clock => Y[1][5].CLK
clock => Y[1][6].CLK
clock => Y[1][7].CLK
clock => Y[1][8].CLK
clock => Y[1][9].CLK
clock => Y[1][10].CLK
clock => Y[1][11].CLK
clock => Y[1][12].CLK
clock => Y[1][13].CLK
clock => Y[1][14].CLK
clock => Y[1][15].CLK
clock => Y[1][16].CLK
clock => Y[1][17].CLK
clock => Y[1][18].CLK
clock => X[1][0].CLK
clock => X[1][1].CLK
clock => X[1][2].CLK
clock => X[1][3].CLK
clock => X[1][4].CLK
clock => X[1][5].CLK
clock => X[1][6].CLK
clock => X[1][7].CLK
clock => X[1][8].CLK
clock => X[1][9].CLK
clock => X[1][10].CLK
clock => X[1][11].CLK
clock => X[1][12].CLK
clock => X[1][13].CLK
clock => X[1][14].CLK
clock => X[1][15].CLK
clock => X[1][16].CLK
clock => X[1][17].CLK
clock => X[1][18].CLK
clock => phase[0].CLK
clock => phase[1].CLK
clock => phase[2].CLK
clock => phase[3].CLK
clock => phase[4].CLK
clock => phase[5].CLK
clock => phase[6].CLK
clock => phase[7].CLK
clock => phase[8].CLK
clock => phase[9].CLK
clock => phase[10].CLK
clock => phase[11].CLK
clock => phase[12].CLK
clock => phase[13].CLK
clock => phase[14].CLK
clock => phase[15].CLK
clock => phase[16].CLK
clock => phase[17].CLK
clock => phase[18].CLK
clock => phase[19].CLK
clock => phase[20].CLK
clock => phase[21].CLK
clock => phase[22].CLK
clock => phase[23].CLK
clock => phase[24].CLK
clock => phase[25].CLK
clock => phase[26].CLK
clock => phase[27].CLK
clock => phase[28].CLK
clock => phase[29].CLK
clock => phase[30].CLK
clock => phase[31].CLK
clock => Z[0][0].CLK
clock => Z[0][1].CLK
clock => Z[0][2].CLK
clock => Z[0][3].CLK
clock => Z[0][4].CLK
clock => Z[0][5].CLK
clock => Z[0][6].CLK
clock => Z[0][7].CLK
clock => Z[0][8].CLK
clock => Z[0][9].CLK
clock => Z[0][10].CLK
clock => Z[0][11].CLK
clock => Z[0][12].CLK
clock => Z[0][13].CLK
clock => Z[0][14].CLK
clock => Z[0][15].CLK
clock => Y[0][0].CLK
clock => Y[0][1].CLK
clock => Y[0][2].CLK
clock => Y[0][3].CLK
clock => Y[0][4].CLK
clock => Y[0][5].CLK
clock => Y[0][6].CLK
clock => Y[0][7].CLK
clock => Y[0][8].CLK
clock => Y[0][9].CLK
clock => Y[0][10].CLK
clock => Y[0][11].CLK
clock => Y[0][12].CLK
clock => Y[0][13].CLK
clock => Y[0][14].CLK
clock => Y[0][15].CLK
clock => Y[0][16].CLK
clock => Y[0][17].CLK
clock => Y[0][18].CLK
clock => X[0][0].CLK
clock => X[0][1].CLK
clock => X[0][2].CLK
clock => X[0][3].CLK
clock => X[0][4].CLK
clock => X[0][5].CLK
clock => X[0][6].CLK
clock => X[0][7].CLK
clock => X[0][8].CLK
clock => X[0][9].CLK
clock => X[0][10].CLK
clock => X[0][11].CLK
clock => X[0][12].CLK
clock => X[0][13].CLK
clock => X[0][14].CLK
clock => X[0][15].CLK
clock => X[0][16].CLK
clock => X[0][17].CLK
clock => X[0][18].CLK
frequency[0] => Add5.IN32
frequency[1] => Add5.IN31
frequency[2] => Add5.IN30
frequency[3] => Add5.IN29
frequency[4] => Add5.IN28
frequency[5] => Add5.IN27
frequency[6] => Add5.IN26
frequency[7] => Add5.IN25
frequency[8] => Add5.IN24
frequency[9] => Add5.IN23
frequency[10] => Add5.IN22
frequency[11] => Add5.IN21
frequency[12] => Add5.IN20
frequency[13] => Add5.IN19
frequency[14] => Add5.IN18
frequency[15] => Add5.IN17
frequency[16] => Add5.IN16
frequency[17] => Add5.IN15
frequency[18] => Add5.IN14
frequency[19] => Add5.IN13
frequency[20] => Add5.IN12
frequency[21] => Add5.IN11
frequency[22] => Add5.IN10
frequency[23] => Add5.IN9
frequency[24] => Add5.IN8
frequency[25] => Add5.IN7
frequency[26] => Add5.IN6
frequency[27] => Add5.IN5
frequency[28] => Add5.IN4
frequency[29] => Add5.IN3
frequency[30] => Add5.IN2
frequency[31] => Add5.IN1
in_data_I[0] => Add0.IN38
in_data_I[0] => Add4.IN20
in_data_I[0] => Add2.IN20
in_data_I[1] => Add0.IN37
in_data_I[1] => Add4.IN19
in_data_I[1] => Add2.IN19
in_data_I[2] => Add0.IN36
in_data_I[2] => Add4.IN18
in_data_I[2] => Add2.IN18
in_data_I[3] => Add0.IN35
in_data_I[3] => Add4.IN17
in_data_I[3] => Add2.IN17
in_data_I[4] => Add0.IN34
in_data_I[4] => Add4.IN16
in_data_I[4] => Add2.IN16
in_data_I[5] => Add0.IN33
in_data_I[5] => Add4.IN15
in_data_I[5] => Add2.IN15
in_data_I[6] => Add0.IN32
in_data_I[6] => Add4.IN14
in_data_I[6] => Add2.IN14
in_data_I[7] => Add0.IN31
in_data_I[7] => Add4.IN13
in_data_I[7] => Add2.IN13
in_data_I[8] => Add0.IN30
in_data_I[8] => Add4.IN12
in_data_I[8] => Add2.IN12
in_data_I[9] => Add0.IN29
in_data_I[9] => Add4.IN11
in_data_I[9] => Add2.IN11
in_data_I[10] => Add0.IN28
in_data_I[10] => Add4.IN10
in_data_I[10] => Add2.IN10
in_data_I[11] => Add0.IN27
in_data_I[11] => Add4.IN9
in_data_I[11] => Add2.IN9
in_data_I[12] => Add0.IN26
in_data_I[12] => Add4.IN8
in_data_I[12] => Add2.IN8
in_data_I[13] => Add0.IN25
in_data_I[13] => Add4.IN7
in_data_I[13] => Add2.IN7
in_data_I[14] => Add0.IN24
in_data_I[14] => Add4.IN6
in_data_I[14] => Add2.IN6
in_data_I[15] => Add0.IN21
in_data_I[15] => Add4.IN3
in_data_I[15] => Add0.IN22
in_data_I[15] => Add4.IN4
in_data_I[15] => Add0.IN23
in_data_I[15] => Add4.IN5
in_data_I[15] => Add2.IN3
in_data_I[15] => Add2.IN4
in_data_I[15] => Add2.IN5
in_data_Q[0] => Add3.IN38
in_data_Q[0] => Add4.IN38
in_data_Q[0] => Add1.IN19
in_data_Q[0] => Add0.IN20
in_data_Q[1] => Add3.IN37
in_data_Q[1] => Add4.IN37
in_data_Q[1] => Add1.IN18
in_data_Q[1] => Add0.IN19
in_data_Q[2] => Add3.IN36
in_data_Q[2] => Add4.IN36
in_data_Q[2] => Add1.IN17
in_data_Q[2] => Add0.IN18
in_data_Q[3] => Add3.IN35
in_data_Q[3] => Add4.IN35
in_data_Q[3] => Add1.IN16
in_data_Q[3] => Add0.IN17
in_data_Q[4] => Add3.IN34
in_data_Q[4] => Add4.IN34
in_data_Q[4] => Add1.IN15
in_data_Q[4] => Add0.IN16
in_data_Q[5] => Add3.IN33
in_data_Q[5] => Add4.IN33
in_data_Q[5] => Add1.IN14
in_data_Q[5] => Add0.IN15
in_data_Q[6] => Add3.IN32
in_data_Q[6] => Add4.IN32
in_data_Q[6] => Add1.IN13
in_data_Q[6] => Add0.IN14
in_data_Q[7] => Add3.IN31
in_data_Q[7] => Add4.IN31
in_data_Q[7] => Add1.IN12
in_data_Q[7] => Add0.IN13
in_data_Q[8] => Add3.IN30
in_data_Q[8] => Add4.IN30
in_data_Q[8] => Add1.IN11
in_data_Q[8] => Add0.IN12
in_data_Q[9] => Add3.IN29
in_data_Q[9] => Add4.IN29
in_data_Q[9] => Add1.IN10
in_data_Q[9] => Add0.IN11
in_data_Q[10] => Add3.IN28
in_data_Q[10] => Add4.IN28
in_data_Q[10] => Add1.IN9
in_data_Q[10] => Add0.IN10
in_data_Q[11] => Add3.IN27
in_data_Q[11] => Add4.IN27
in_data_Q[11] => Add1.IN8
in_data_Q[11] => Add0.IN9
in_data_Q[12] => Add3.IN26
in_data_Q[12] => Add4.IN26
in_data_Q[12] => Add1.IN7
in_data_Q[12] => Add0.IN8
in_data_Q[13] => Add3.IN25
in_data_Q[13] => Add4.IN25
in_data_Q[13] => Add1.IN6
in_data_Q[13] => Add0.IN7
in_data_Q[14] => Add3.IN24
in_data_Q[14] => Add4.IN24
in_data_Q[14] => Add1.IN5
in_data_Q[14] => Add0.IN6
in_data_Q[15] => Add3.IN21
in_data_Q[15] => Add4.IN21
in_data_Q[15] => Add3.IN22
in_data_Q[15] => Add4.IN22
in_data_Q[15] => Add3.IN23
in_data_Q[15] => Add4.IN23
in_data_Q[15] => Add1.IN2
in_data_Q[15] => Add1.IN3
in_data_Q[15] => Add1.IN4
in_data_Q[15] => Add0.IN3
in_data_Q[15] => Add0.IN4
in_data_Q[15] => Add0.IN5
out_data_I[0] <= rounded_I[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[1] <= rounded_I[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[2] <= rounded_I[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[3] <= rounded_I[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[4] <= rounded_I[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[5] <= rounded_I[5].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[6] <= rounded_I[6].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[7] <= rounded_I[7].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[8] <= rounded_I[8].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[9] <= rounded_I[9].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[10] <= rounded_I[10].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[11] <= rounded_I[11].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[12] <= rounded_I[12].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[13] <= rounded_I[13].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[14] <= rounded_I[14].DB_MAX_OUTPUT_PORT_TYPE
out_data_I[15] <= rounded_I[15].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[0] <= rounded_Q[0].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[1] <= rounded_Q[1].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[2] <= rounded_Q[2].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[3] <= rounded_Q[3].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[4] <= rounded_Q[4].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[5] <= rounded_Q[5].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[6] <= rounded_Q[6].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[7] <= rounded_Q[7].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[8] <= rounded_Q[8].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[9] <= rounded_Q[9].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[10] <= rounded_Q[10].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[11] <= rounded_Q[11].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[12] <= rounded_Q[12].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[13] <= rounded_Q[13].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[14] <= rounded_Q[14].DB_MAX_OUTPUT_PORT_TYPE
out_data_Q[15] <= rounded_Q[15].DB_MAX_OUTPUT_PORT_TYPE


|trx|add:inst
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result


|trx|add:inst|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_gmh:auto_generated.dataa[0]
dataa[1] => add_sub_gmh:auto_generated.dataa[1]
dataa[2] => add_sub_gmh:auto_generated.dataa[2]
dataa[3] => add_sub_gmh:auto_generated.dataa[3]
dataa[4] => add_sub_gmh:auto_generated.dataa[4]
dataa[5] => add_sub_gmh:auto_generated.dataa[5]
dataa[6] => add_sub_gmh:auto_generated.dataa[6]
dataa[7] => add_sub_gmh:auto_generated.dataa[7]
datab[0] => add_sub_gmh:auto_generated.datab[0]
datab[1] => add_sub_gmh:auto_generated.datab[1]
datab[2] => add_sub_gmh:auto_generated.datab[2]
datab[3] => add_sub_gmh:auto_generated.datab[3]
datab[4] => add_sub_gmh:auto_generated.datab[4]
datab[5] => add_sub_gmh:auto_generated.datab[5]
datab[6] => add_sub_gmh:auto_generated.datab[6]
datab[7] => add_sub_gmh:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_gmh:auto_generated.result[0]
result[1] <= add_sub_gmh:auto_generated.result[1]
result[2] <= add_sub_gmh:auto_generated.result[2]
result[3] <= add_sub_gmh:auto_generated.result[3]
result[4] <= add_sub_gmh:auto_generated.result[4]
result[5] <= add_sub_gmh:auto_generated.result[5]
result[6] <= add_sub_gmh:auto_generated.result[6]
result[7] <= add_sub_gmh:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|trx|add:inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_gmh:auto_generated
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
dataa[7] => op_1.IN1
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
datab[7] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|trx|TENBASET_RxD:inst13
clk48 => led_cnt[0].CLK
clk48 => led_cnt[1].CLK
clk48 => led_cnt[2].CLK
clk48 => led_cnt[3].CLK
clk48 => led_cnt[4].CLK
clk48 => led_cnt[5].CLK
clk48 => led_cnt[6].CLK
clk48 => led_cnt[7].CLK
clk48 => led_cnt[8].CLK
clk48 => led_cnt[9].CLK
clk48 => led_cnt[10].CLK
clk48 => led_cnt[11].CLK
clk48 => led_cnt[12].CLK
clk48 => led_cnt[13].CLK
clk48 => led_cnt[14].CLK
clk48 => led_cnt[15].CLK
clk48 => led_cnt[16].CLK
clk48 => led_cnt[17].CLK
clk48 => led_cnt[18].CLK
clk48 => led_cnt[19].CLK
clk48 => led_cnt[20].CLK
clk48 => led_cnt[21].CLK
clk48 => led_cnt[22].CLK
clk48 => led_cnt[23].CLK
clk48 => led_cnt[24].CLK
clk48 => led_cnt[25].CLK
clk48 => data_tmp[0].CLK
clk48 => data_tmp[1].CLK
clk48 => data_tmp[2].CLK
clk48 => data_tmp[3].CLK
clk48 => data_tmp[4].CLK
clk48 => data_tmp[5].CLK
clk48 => data_tmp[6].CLK
clk48 => data_tmp[7].CLK
clk48 => data_tmp[8].CLK
clk48 => data_tmp[9].CLK
clk48 => data_tmp[10].CLK
clk48 => data_tmp[11].CLK
clk48 => data_tmp[12].CLK
clk48 => data_tmp[13].CLK
clk48 => data_tmp[14].CLK
clk48 => data_tmp[15].CLK
clk48 => data_tmp[16].CLK
clk48 => data_tmp[17].CLK
clk48 => data_tmp[18].CLK
clk48 => data_tmp[19].CLK
clk48 => data_tmp[20].CLK
clk48 => data_tmp[21].CLK
clk48 => data_tmp[22].CLK
clk48 => data_tmp[23].CLK
clk48 => data_out[8]~reg0.CLK
clk48 => data_out[9]~reg0.CLK
clk48 => data_out[10]~reg0.CLK
clk48 => data_out[11]~reg0.CLK
clk48 => data_out[12]~reg0.CLK
clk48 => data_out[13]~reg0.CLK
clk48 => data_out[14]~reg0.CLK
clk48 => data_out[15]~reg0.CLK
clk48 => data_out[16]~reg0.CLK
clk48 => data_out[17]~reg0.CLK
clk48 => data_out[18]~reg0.CLK
clk48 => data_out[19]~reg0.CLK
clk48 => data_out[20]~reg0.CLK
clk48 => data_out[21]~reg0.CLK
clk48 => data_out[22]~reg0.CLK
clk48 => data_out[23]~reg0.CLK
clk48 => data_out[24]~reg0.CLK
clk48 => data_out[25]~reg0.CLK
clk48 => data_out[26]~reg0.CLK
clk48 => data_out[27]~reg0.CLK
clk48 => data_out[28]~reg0.CLK
clk48 => data_out[29]~reg0.CLK
clk48 => data_out[30]~reg0.CLK
clk48 => data_out[31]~reg0.CLK
clk48 => rx_led_tmp.CLK
clk48 => state_cnt[0].CLK
clk48 => state_cnt[1].CLK
clk48 => state_cnt[2].CLK
clk48 => state_cnt[3].CLK
clk48 => state_cnt[4].CLK
clk48 => end_of_frame~reg0.CLK
clk48 => transition_timeout[0].CLK
clk48 => transition_timeout[1].CLK
clk48 => transition_timeout[2].CLK
clk48 => sync2[0].CLK
clk48 => sync2[1].CLK
clk48 => sync2[2].CLK
clk48 => sync2[3].CLK
clk48 => sync2[4].CLK
clk48 => sync2[5].CLK
clk48 => sync2[6].CLK
clk48 => sync2[7].CLK
clk48 => sync2[8].CLK
clk48 => sync2[9].CLK
clk48 => sync1[0].CLK
clk48 => sync1[1].CLK
clk48 => sync1[2].CLK
clk48 => sync1[3].CLK
clk48 => sync1[4].CLK
clk48 => data[0].CLK
clk48 => data[1].CLK
clk48 => data[2].CLK
clk48 => data[3].CLK
clk48 => data[4].CLK
clk48 => data[5].CLK
clk48 => data[6].CLK
clk48 => data[7].CLK
clk48 => new_bit_avail.CLK
clk48 => cnt[0].CLK
clk48 => cnt[1].CLK
clk48 => in_data[0].CLK
clk48 => in_data[1].CLK
clk48 => in_data[2].CLK
manchester_data_in => in_data[0].DATAIN
new_byte_available <= comb.DB_MAX_OUTPUT_PORT_TYPE
end_of_frame <= end_of_frame~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_led <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= <GND>
data_out[1] <= <VCC>
data_out[2] <= <VCC>
data_out[3] <= <GND>
data_out[4] <= <VCC>
data_out[5] <= <GND>
data_out[6] <= <VCC>
data_out[7] <= <GND>
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


