START header

gEDA's netlist format
Created specifically for testing of gnetlist

END header

START components

U3 device=LDO
D6 device=DIODE
D5 device=DIODE
R11 device=RESISTOR
R10 device=RESISTOR
J9 device=CONNECTOR
J5 device=SOLDER-JUMPER-NO
J4 device=SOLDER-JUMPER-NO
J6 device=CONNECTOR
R9 device=RESISTOR
S2 device=SWITCH_PUSHBUTTON_NO
J2 device=BARREL-JACK-NO
J8 device=CONNECTOR
J7 device=CONNECTOR
F1 device=FUSE
PORT_A device=CONNECTOR
PORT_C device=CONNECTOR
PORT_B device=CONNECTOR
JP3 device=CONNECTOR
JP2 device=CONNECTOR
JP4 device=CONNECTOR
JP1 device=CONNECTOR
D device=MTG
A device=MTG
B device=MTG
C device=MTG
C10 device=POLARIZED_CAPACITOR
D4 device=LED
R4 device=RESISTOR
D3 device=LED
D2 device=LED
D1 device=LED
R3 device=RESISTOR
R2 device=RESISTOR
R1 device=RESISTOR
S1 device=SWITCH_PUSHBUTTON_NO
C6 device=CAPACITOR
C5 device=CAPACITOR
C3 device=CAPACITOR
R5 device=RESISTOR
Q1 device=FET
C2 device=POLARIZED_CAPACITOR
C1 device=CAPACITOR
L1 device=INDUCTOR
C4 device=CAPACITOR
U1 device=USB_CONTROLLER
J1 device=CONNECTOR
C11 device=CAPACITOR
X1 device=CRYSTAL
R7 device=RESISTOR
R6 device=RESISTOR
C9 device=CAPACITOR
C8 device=CAPACITOR
C12 device=POLARIZED_CAPACITOR
J3 device=CONNECTOR
R8 device=RESISTOR
U2 device=MICRO_CONTROLLER
C7 device=CAPACITOR

END components

START renamed-nets

5V -> +5V

END renamed-nets

START nets

unnamed_net45 : R11 2, J9 2 
unnamed_net44 : R10 2, J9 1 
unnamed_net43 : D5 1, F1 1 
VIN : D5 2, J2 1, JP3 8 
unnamed_net42 : JP3 3 
unnamed_net41 : JP3 2 
unnamed_net40 : JP3 1 
unnamed_net39 : J7 8, JP2 8 
unnamed_net38 : J7 7, JP2 7 
unnamed_net37 : J7 6, JP2 6 
unnamed_net36 : J7 5, JP2 5 
unnamed_net35 : J7 4, JP2 4 
unnamed_net34 : J7 3, JP2 3 
unnamed_net33 : J7 2, JP2 2 
unnamed_net32 : J7 1, JP2 1 
unnamed_net31 : J6 4, JP4 4 
unnamed_net30 : J6 3, JP4 3 
unnamed_net29 : J6 2, JP4 2 
unnamed_net28 : J6 1, JP4 1 
unnamed_net27 : J8 1, JP1 10 
unnamed_net26 : J8 2, JP1 9 
unnamed_net25 : J8 3, JP1 8 
unnamed_net24 : J8 4, JP1 7 
unnamed_net23 : JP1 6 
unnamed_net22 : JP1 5 
unnamed_net21 : JP1 3 
unnamed_net20 : J6 5, JP4 5, JP1 2 
unnamed_net19 : J6 6, JP4 6, JP1 1 
unnamed_net18 : D4 1, R4 2 
unnamed_net17 : D3 1, R3 2 
unnamed_net16 : D2 1, R2 2 
unnamed_net15 : D1 1, R1 2 
unnamed_net14 : C3 2, R5 1, Q1 1 
Vcc : D4 2, D3 2, D2 2, D1 2, S1 2, Q1 2, C2 1, L1 2, U1 4, U1 20 
unnamed_net13 : U1 8 
TXD : R11 1, J6 7, U1 1 
RXD : R10 1, J6 8, U1 5 
RTS : U1 3 
CTS : U1 11 
DTR : U1 2 
DSR : U1 9 
DCD : U1 10 
RST : S1 1, U1 19 
unnamed_net12 : U1 24 
unnamed_net11 : U1 27 
unnamed_net10 : U1 28 
RI : U1 6 
TXLED : R2 1, U1 23 
RXLED : R1 1, U1 22 
TXDEN : U1 13 
PWREN : R4 1, U1 14 
3V3 : JP3 4, C4 2, U1 17 
SLEEP : R3 1, R5 2, U1 12 
unnamed_net9 : U1 15, J1 3 
USB_5V : C1 1, L1 1, J1 1 
unnamed_net8 : U1 16, J1 2 
unnamed_net7 : U3 3, D6 1, F1 2, C10 1, C11 2 
unnamed_net6 : J5 1, R7 2, R6 2 
unnamed_net5 : X1 2, R7 1, C9 2 
unnamed_net4 : J4 1, R6 1, X1 1, C8 2 
unnamed_net3 : R9 2, S2 2, R8 1 
unnamed_net2 : J5 2, J3 4, U2 27 
unnamed_net1 : J4 2, J3 3, U2 26 
RB7 : PORT_B 8, U2 17 
RB6 : PORT_B 7, U2 16 
RB5 : PORT_B 6, U2 15 
RB4 : PORT_B 5, U2 14 
RB3 : PORT_B 4, U2 13 
RB2 : PORT_B 3, U2 12 
RB1 : PORT_B 2, U2 11 
RB0 : PORT_B 1, U2 10 
RC0 : PORT_C 1, U2 18 
RC1 : PORT_C 2, U2 19 
RC2 : PORT_C 3, U2 20 
RC3 : PORT_C 4, U2 21 
RC4 : PORT_C 5, U2 22 
RC5 : PORT_C 6, U2 23 
RC6 : PORT_C 7, U2 24 
RC7 : PORT_C 8, U2 25 
RA3 : PORT_A 4, U2 9 
RA2 : PORT_A 3, U2 8 
RA1 : PORT_A 2, U2 7 
RA0 : PORT_A 1, U2 6 
MCLR : R9 1, U2 28 
+5V : JP3 5, C6 1, C5 1, Q1 3, U3 2, D6 2, C12 1, R8 2, J3 2, U2 1, U2 2, C7 2 
GND : S2 1, JP3 7, JP3 6, JP1 4, C6 2, C5 2, C3 1, C2 2, C1 2, U1 21, U1 7, U1 18, U1 26, C4 1, U1 25, J1 6, J1 5, J1 4, C9 1, C8 1, C10 2, C11 1, J2 3, J2 2, U3 1, C12 2, J3 1, U2 4, C7 1 

END nets

