                         Lattice Mapping Report File
Design:  Top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2023.1.0.43.3
Mapped on: Mon Nov 20 17:05:36 2023

Design Information
------------------

Command line:   map -i Lab7_impl_1_syn.udb -pdc Z:/Lab7/trial1.pdc -o
     Lab7_impl_1_map.udb -mp Lab7_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers:  25 out of  5280 (<1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:            40 out of  5280 (1%)
      Number of logic LUT4s:              15
      Number of inserted feedthru LUT4s:   7
      Number of ripple logic:              9 (18 LUT4s)
   Number of IO sites used:   12 out of 39 (31%)
      Number of IO sites used for general PIO: 12
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 12 out of 36 (33%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 12 out of 39 (31%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  2
      Net clk_c: 9 loads, 9 rising, 0 falling (Driver: Pin NES0.osc/CLKHF)
      Net nesclk_c: 8 loads, 8 rising, 0 falling (Driver: Pin
     NES0.nesclk_c_I_0/Z)
   Number of Clock Enables:  1
      Net clk_pad.vcc: 1 loads, 0 SLICEs
   Number of LSRs:  0
   Top 10 highest fanout non-clock nets:
      Net latch_c: 9 loads
      Net clk_pad.vcc: 3 loads
      Net NES0.nescount[1]: 3 loads
      Net NES0.nescount[2]: 3 loads
      Net NES0.nescount[3]: 3 loads
      Net NES0.inputs[3]: 2 loads
      Net NES0.inputs[4]: 2 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net NES0.inputs[5]: 2 loads
      Net NES0.n1239: 2 loads
      Net NES0.n780: 2 loads




   Number of warnings:  4
   Number of errors:    0

Design Errors/Warnings
----------------------

WARNING <1026001> - map: Z:/Lab7/trial1.pdc (13) : No port matched
     'controllerclk'.
WARNING <1027013> - map: No port matched 'controllerclk'.
WARNING <1014301> - map: Can't resolve object 'controllerclk' in constraint
     'ldc_set_location -site {36} [get_ports controllerclk]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {36}
     [get_ports controllerclk]'.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| data                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk                 | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| latch               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| nesclk              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dataout[0]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dataout[1]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dataout[2]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dataout[3]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dataout[4]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dataout[5]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dataout[6]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dataout[7]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i5 was optimized away.

                                    Page 2






OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            NES0/osc
  Power UP:                            NODE     clk_pad.vcc
  Enable Signal:                       NODE     clk_pad.vcc
  OSC Output:                          PIN,NODE clk_c
  DIV Setting:                                  00

ASIC Components
---------------

Instance Name: NES0/osc
         Type: HFOSC

Constraint Summary
------------------

   Total number of constraints: 14
   Total number of constraints dropped: 1

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 56 MB































                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor
     Corporation,  All rights reserved.
