#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7f781f9054d0 .scope module, "ArithmeticUnit" "ArithmeticUnit" 2 15;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "add";
    .port_info 3 /INPUT 1 "sub";
    .port_info 4 /INPUT 1 "lshift";
    .port_info 5 /INPUT 1 "rshift";
    .port_info 6 /INPUT 4 "in1";
    .port_info 7 /INPUT 4 "in2";
    .port_info 8 /OUTPUT 4 "out";
    .port_info 9 /OUTPUT 1 "overflow";
o0x7f781f8323f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f781f9186e0_0 .net "add", 0 0, o0x7f781f8323f8;  0 drivers
v0x7f781f918790_0 .net "adderOut", 3 0, v0x7f781f917a00_0;  1 drivers
v0x7f781f918830_0 .net "adderOverflowFlag", 0 0, v0x7f781f917ac0_0;  1 drivers
o0x7f781f832428 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f781f918900_0 .net "clk", 0 0, o0x7f781f832428;  0 drivers
o0x7f781f832008 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7f781f918990_0 .net "in1", 3 0, o0x7f781f832008;  0 drivers
o0x7f781f832038 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7f781f918a60_0 .net "in2", 3 0, o0x7f781f832038;  0 drivers
o0x7f781f832458 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f781f918b30_0 .net "lshift", 0 0, o0x7f781f832458;  0 drivers
v0x7f781f918bc0_0 .var "out", 3 0;
v0x7f781f918c60_0 .var "overflow", 0 0;
o0x7f781f8324e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f781f918d70_0 .net "reset", 0 0, o0x7f781f8324e8;  0 drivers
o0x7f781f832518 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f781f918e00_0 .net "rshift", 0 0, o0x7f781f832518;  0 drivers
v0x7f781f918ea0_0 .net "shiftFlag", 0 0, v0x7f781f917e40_0;  1 drivers
v0x7f781f918f50_0 .net "shiftOut", 3 0, v0x7f781f917fb0_0;  1 drivers
o0x7f781f832548 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f781f918fe0_0 .net "sub", 0 0, o0x7f781f832548;  0 drivers
v0x7f781f919070_0 .net "subtractorOut", 3 0, v0x7f781f918530_0;  1 drivers
v0x7f781f919120_0 .net "subtractorOverflowFlag", 0 0, v0x7f781f9185e0_0;  1 drivers
E_0x7f781f906870 .event posedge, v0x7f781f918900_0;
L_0x7f781f91d9c0 .concat [ 1 1 0 0], o0x7f781f832518, o0x7f781f832458;
S_0x7f781f907820 .scope module, "adder" "CombAdder_4bit" 2 33, 2 134 0, S_0x7f781f9054d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in1";
    .port_info 1 /INPUT 4 "in2";
    .port_info 2 /OUTPUT 4 "out";
    .port_info 3 /OUTPUT 1 "overflow";
v0x7f781f907990_0 .net "in1", 3 0, o0x7f781f832008;  alias, 0 drivers
v0x7f781f917950_0 .net "in2", 3 0, o0x7f781f832038;  alias, 0 drivers
v0x7f781f917a00_0 .var "out", 3 0;
v0x7f781f917ac0_0 .var "overflow", 0 0;
E_0x7f781f906340 .event anyedge, v0x7f781f907990_0, v0x7f781f917950_0;
S_0x7f781f917bc0 .scope module, "sr" "ShiftRegister" 2 32, 2 58 0, S_0x7f781f9054d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /INPUT 2 "shiftstate";
    .port_info 2 /OUTPUT 4 "out";
    .port_info 3 /OUTPUT 1 "flag";
v0x7f781f917e40_0 .var "flag", 0 0;
v0x7f781f917ef0_0 .net "in", 3 0, o0x7f781f832008;  alias, 0 drivers
v0x7f781f917fb0_0 .var "out", 3 0;
v0x7f781f918060_0 .net "shiftstate", 1 0, L_0x7f781f91d9c0;  1 drivers
E_0x7f781f917df0 .event anyedge, v0x7f781f918060_0, v0x7f781f907990_0;
S_0x7f781f918170 .scope module, "subtractor" "CombSubtractor_4bit" 2 34, 2 148 0, S_0x7f781f9054d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in1";
    .port_info 1 /INPUT 4 "in2";
    .port_info 2 /OUTPUT 4 "out";
    .port_info 3 /OUTPUT 1 "overflow";
v0x7f781f9183b0_0 .net "in1", 3 0, o0x7f781f832008;  alias, 0 drivers
v0x7f781f918490_0 .net "in2", 3 0, o0x7f781f832038;  alias, 0 drivers
v0x7f781f918530_0 .var "out", 3 0;
v0x7f781f9185e0_0 .var "overflow", 0 0;
S_0x7f781f907140 .scope module, "SubtractorTb" "SubtractorTb" 3 7;
 .timescale 0 0;
v0x7f781f919820_0 .var "IN1", 3 0;
v0x7f781f9198d0_0 .var "IN2", 3 0;
v0x7f781f919980_0 .net "NEGATIVE", 0 0, v0x7f781f919720_0;  1 drivers
v0x7f781f919a50_0 .net "OUT", 3 0, v0x7f781f919660_0;  1 drivers
v0x7f781f919b00_0 .var/i "i", 31 0;
S_0x7f781f919290 .scope module, "uut" "CombSubtractor_4bit" 3 17, 2 148 0, S_0x7f781f907140;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in1";
    .port_info 1 /INPUT 4 "in2";
    .port_info 2 /OUTPUT 4 "out";
    .port_info 3 /OUTPUT 1 "overflow";
v0x7f781f9194f0_0 .net "in1", 3 0, v0x7f781f919820_0;  1 drivers
v0x7f781f9195b0_0 .net "in2", 3 0, v0x7f781f9198d0_0;  1 drivers
v0x7f781f919660_0 .var "out", 3 0;
v0x7f781f919720_0 .var "overflow", 0 0;
E_0x7f781f919490 .event anyedge, v0x7f781f9194f0_0, v0x7f781f9195b0_0;
S_0x7f781f9072b0 .scope module, "SyncAdder_4bit" "SyncAdder_4bit" 2 162;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "in1";
    .port_info 3 /INPUT 4 "in2";
    .port_info 4 /OUTPUT 4 "out";
    .port_info 5 /OUTPUT 1 "overflow";
o0x7f781f832908 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f781f919c20_0 .net "clk", 0 0, o0x7f781f832908;  0 drivers
o0x7f781f832938 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7f781f919cd0_0 .net "in1", 3 0, o0x7f781f832938;  0 drivers
o0x7f781f832968 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7f781f919d70_0 .net "in2", 3 0, o0x7f781f832968;  0 drivers
v0x7f781f919e20_0 .var "out", 3 0;
v0x7f781f919ed0_0 .var "overflow", 0 0;
o0x7f781f8329f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f781f919fb0_0 .net "reset", 0 0, o0x7f781f8329f8;  0 drivers
E_0x7f781f919bd0 .event posedge, v0x7f781f919c20_0;
S_0x7f781f907420 .scope module, "SyncRippleCarryAdder_4bit" "SyncRippleCarryAdder_4bit" 2 87;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "in1";
    .port_info 3 /INPUT 4 "in2";
    .port_info 4 /OUTPUT 4 "out";
    .port_info 5 /OUTPUT 1 "overflow";
v0x7f781f91c8c0_0 .var "c1", 0 0;
v0x7f781f91c950_0 .var "c2", 0 0;
v0x7f781f91c9e0_0 .var "c3", 0 0;
v0x7f781f91cab0_0 .net "carry1", 0 0, L_0x7f781f91daa0;  1 drivers
v0x7f781f91cb60_0 .net "carry2", 0 0, L_0x7f781f91e250;  1 drivers
v0x7f781f91cc30_0 .net "carry3", 0 0, L_0x7f781f91ea60;  1 drivers
v0x7f781f91cce0_0 .net "carry4", 0 0, L_0x7f781f91f120;  1 drivers
o0x7f781f833688 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f781f91cd90_0 .net "clk", 0 0, o0x7f781f833688;  0 drivers
o0x7f781f8336b8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7f781f91ce20_0 .net "in1", 3 0, o0x7f781f8336b8;  0 drivers
o0x7f781f8336e8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7f781f91cf30_0 .net "in2", 3 0, o0x7f781f8336e8;  0 drivers
v0x7f781f91cfc0_0 .net "o0", 0 0, L_0x7f781f91db80;  1 drivers
v0x7f781f91d070_0 .net "o1", 0 0, L_0x7f781f91e330;  1 drivers
v0x7f781f91d100_0 .net "o2", 0 0, L_0x7f781f91eb00;  1 drivers
v0x7f781f91d190_0 .net "o3", 0 0, L_0x7f781f91f200;  1 drivers
v0x7f781f91d240_0 .var "out", 3 0;
v0x7f781f91d2d0_0 .var "overflow", 0 0;
o0x7f781f833778 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f781f91d360_0 .net "reset", 0 0, o0x7f781f833778;  0 drivers
E_0x7f781f91a0e0 .event posedge, v0x7f781f91cd90_0;
L_0x7f781f91e090 .part o0x7f781f8336b8, 0, 1;
L_0x7f781f91e170 .part o0x7f781f8336e8, 0, 1;
L_0x7f781f91e820 .part o0x7f781f8336b8, 1, 1;
L_0x7f781f91e940 .part o0x7f781f8336e8, 1, 1;
L_0x7f781f91ef30 .part o0x7f781f8336b8, 2, 1;
L_0x7f781f91f040 .part o0x7f781f8336e8, 2, 1;
L_0x7f781f91f650 .part o0x7f781f8336b8, 3, 1;
L_0x7f781f91f7b0 .part o0x7f781f8336e8, 3, 1;
S_0x7f781f91a120 .scope module, "f1" "FullAdder" 2 100, 2 75 0, S_0x7f781f907420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "carryIn";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carryOut";
L_0x7f781f863050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f781f91a370_0 .net *"_ivl_10", 0 0, L_0x7f781f863050;  1 drivers
v0x7f781f91a430_0 .net *"_ivl_11", 1 0, L_0x7f781f91df20;  1 drivers
v0x7f781f91a4e0_0 .net *"_ivl_3", 1 0, L_0x7f781f91dca0;  1 drivers
L_0x7f781f863008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f781f91a5a0_0 .net *"_ivl_6", 0 0, L_0x7f781f863008;  1 drivers
v0x7f781f91a650_0 .net *"_ivl_7", 1 0, L_0x7f781f91dde0;  1 drivers
L_0x7f781f863098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f781f91a740_0 .net "carryIn", 0 0, L_0x7f781f863098;  1 drivers
v0x7f781f91a7e0_0 .net "carryOut", 0 0, L_0x7f781f91daa0;  alias, 1 drivers
v0x7f781f91a880_0 .net "in1", 0 0, L_0x7f781f91e090;  1 drivers
v0x7f781f91a920_0 .net "in2", 0 0, L_0x7f781f91e170;  1 drivers
v0x7f781f91aa30_0 .net "sum", 0 0, L_0x7f781f91db80;  alias, 1 drivers
L_0x7f781f91daa0 .part L_0x7f781f91df20, 1, 1;
L_0x7f781f91db80 .part L_0x7f781f91df20, 0, 1;
L_0x7f781f91dca0 .concat [ 1 1 0 0], L_0x7f781f91e090, L_0x7f781f863008;
L_0x7f781f91dde0 .concat [ 1 1 0 0], L_0x7f781f91e170, L_0x7f781f863050;
L_0x7f781f91df20 .arith/sum 2, L_0x7f781f91dca0, L_0x7f781f91dde0;
S_0x7f781f91ab40 .scope module, "f2" "FullAdder" 2 101, 2 75 0, S_0x7f781f907420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "carryIn";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carryOut";
L_0x7f781f863128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f781f91ad80_0 .net *"_ivl_10", 0 0, L_0x7f781f863128;  1 drivers
v0x7f781f91ae10_0 .net *"_ivl_11", 1 0, L_0x7f781f91e6b0;  1 drivers
v0x7f781f91aeb0_0 .net *"_ivl_3", 1 0, L_0x7f781f91e450;  1 drivers
L_0x7f781f8630e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f781f91af70_0 .net *"_ivl_6", 0 0, L_0x7f781f8630e0;  1 drivers
v0x7f781f91b020_0 .net *"_ivl_7", 1 0, L_0x7f781f91e530;  1 drivers
v0x7f781f91b110_0 .net "carryIn", 0 0, v0x7f781f91c8c0_0;  1 drivers
v0x7f781f91b1b0_0 .net "carryOut", 0 0, L_0x7f781f91e250;  alias, 1 drivers
v0x7f781f91b250_0 .net "in1", 0 0, L_0x7f781f91e820;  1 drivers
v0x7f781f91b2f0_0 .net "in2", 0 0, L_0x7f781f91e940;  1 drivers
v0x7f781f91b400_0 .net "sum", 0 0, L_0x7f781f91e330;  alias, 1 drivers
L_0x7f781f91e250 .part L_0x7f781f91e6b0, 1, 1;
L_0x7f781f91e330 .part L_0x7f781f91e6b0, 0, 1;
L_0x7f781f91e450 .concat [ 1 1 0 0], L_0x7f781f91e820, L_0x7f781f8630e0;
L_0x7f781f91e530 .concat [ 1 1 0 0], L_0x7f781f91e940, L_0x7f781f863128;
L_0x7f781f91e6b0 .arith/sum 2, L_0x7f781f91e450, L_0x7f781f91e530;
S_0x7f781f91b510 .scope module, "f3" "FullAdder" 2 102, 2 75 0, S_0x7f781f907420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "carryIn";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carryOut";
L_0x7f781f8631b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f781f91b750_0 .net *"_ivl_10", 0 0, L_0x7f781f8631b8;  1 drivers
v0x7f781f91b7e0_0 .net *"_ivl_11", 1 0, L_0x7f781f91edc0;  1 drivers
v0x7f781f91b890_0 .net *"_ivl_3", 1 0, L_0x7f781f91ebe0;  1 drivers
L_0x7f781f863170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f781f91b950_0 .net *"_ivl_6", 0 0, L_0x7f781f863170;  1 drivers
v0x7f781f91ba00_0 .net *"_ivl_7", 1 0, L_0x7f781f91ec80;  1 drivers
v0x7f781f91baf0_0 .net "carryIn", 0 0, v0x7f781f91c950_0;  1 drivers
v0x7f781f91bb90_0 .net "carryOut", 0 0, L_0x7f781f91ea60;  alias, 1 drivers
v0x7f781f91bc30_0 .net "in1", 0 0, L_0x7f781f91ef30;  1 drivers
v0x7f781f91bcd0_0 .net "in2", 0 0, L_0x7f781f91f040;  1 drivers
v0x7f781f91bde0_0 .net "sum", 0 0, L_0x7f781f91eb00;  alias, 1 drivers
L_0x7f781f91ea60 .part L_0x7f781f91edc0, 1, 1;
L_0x7f781f91eb00 .part L_0x7f781f91edc0, 0, 1;
L_0x7f781f91ebe0 .concat [ 1 1 0 0], L_0x7f781f91ef30, L_0x7f781f863170;
L_0x7f781f91ec80 .concat [ 1 1 0 0], L_0x7f781f91f040, L_0x7f781f8631b8;
L_0x7f781f91edc0 .arith/sum 2, L_0x7f781f91ebe0, L_0x7f781f91ec80;
S_0x7f781f91bef0 .scope module, "f4" "FullAdder" 2 103, 2 75 0, S_0x7f781f907420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "carryIn";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carryOut";
L_0x7f781f863248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f781f91c130_0 .net *"_ivl_10", 0 0, L_0x7f781f863248;  1 drivers
v0x7f781f91c1c0_0 .net *"_ivl_11", 1 0, L_0x7f781f91f520;  1 drivers
v0x7f781f91c260_0 .net *"_ivl_3", 1 0, L_0x7f781f91f2e0;  1 drivers
L_0x7f781f863200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f781f91c320_0 .net *"_ivl_6", 0 0, L_0x7f781f863200;  1 drivers
v0x7f781f91c3d0_0 .net *"_ivl_7", 1 0, L_0x7f781f91f3c0;  1 drivers
v0x7f781f91c4c0_0 .net "carryIn", 0 0, v0x7f781f91c9e0_0;  1 drivers
v0x7f781f91c560_0 .net "carryOut", 0 0, L_0x7f781f91f120;  alias, 1 drivers
v0x7f781f91c600_0 .net "in1", 0 0, L_0x7f781f91f650;  1 drivers
v0x7f781f91c6a0_0 .net "in2", 0 0, L_0x7f781f91f7b0;  1 drivers
v0x7f781f91c7b0_0 .net "sum", 0 0, L_0x7f781f91f200;  alias, 1 drivers
L_0x7f781f91f120 .part L_0x7f781f91f520, 1, 1;
L_0x7f781f91f200 .part L_0x7f781f91f520, 0, 1;
L_0x7f781f91f2e0 .concat [ 1 1 0 0], L_0x7f781f91f650, L_0x7f781f863200;
L_0x7f781f91f3c0 .concat [ 1 1 0 0], L_0x7f781f91f7b0, L_0x7f781f863248;
L_0x7f781f91f520 .arith/sum 2, L_0x7f781f91f2e0, L_0x7f781f91f3c0;
S_0x7f781f907620 .scope module, "SyncSubtractor_4bit" "SyncSubtractor_4bit" 2 181;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "in1";
    .port_info 3 /INPUT 4 "in2";
    .port_info 4 /OUTPUT 4 "out";
    .port_info 5 /OUTPUT 1 "overflow";
o0x7f781f8338c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f781f91d530_0 .net "clk", 0 0, o0x7f781f8338c8;  0 drivers
o0x7f781f8338f8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7f781f91d5c0_0 .net "in1", 3 0, o0x7f781f8338f8;  0 drivers
o0x7f781f833928 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7f781f91d660_0 .net "in2", 3 0, o0x7f781f833928;  0 drivers
v0x7f781f91d700_0 .var "out", 3 0;
v0x7f781f91d7b0_0 .var "overflow", 0 0;
o0x7f781f8339b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f781f91d890_0 .net "reset", 0 0, o0x7f781f8339b8;  0 drivers
E_0x7f781f91ceb0 .event posedge, v0x7f781f91d530_0;
    .scope S_0x7f781f917bc0;
T_0 ;
    %wait E_0x7f781f917df0;
    %load/vec4 v0x7f781f918060_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x7f781f917ef0_0;
    %pad/u 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %split/vec4 4;
    %store/vec4 v0x7f781f917fb0_0, 0, 4;
    %store/vec4 v0x7f781f917e40_0, 0, 1;
T_0.0 ;
    %load/vec4 v0x7f781f918060_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x7f781f917ef0_0;
    %pad/u 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %split/vec4 4;
    %store/vec4 v0x7f781f917fb0_0, 0, 4;
    %store/vec4 v0x7f781f917e40_0, 0, 1;
T_0.2 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f781f907820;
T_1 ;
    %wait E_0x7f781f906340;
    %load/vec4 v0x7f781f907990_0;
    %pad/u 5;
    %load/vec4 v0x7f781f917950_0;
    %pad/u 5;
    %add;
    %split/vec4 4;
    %assign/vec4 v0x7f781f917a00_0, 0;
    %assign/vec4 v0x7f781f917ac0_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f781f918170;
T_2 ;
    %wait E_0x7f781f906340;
    %load/vec4 v0x7f781f9183b0_0;
    %pad/u 5;
    %load/vec4 v0x7f781f918490_0;
    %pad/u 5;
    %sub;
    %split/vec4 4;
    %assign/vec4 v0x7f781f918530_0, 0;
    %assign/vec4 v0x7f781f9185e0_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f781f9054d0;
T_3 ;
    %wait E_0x7f781f906870;
    %load/vec4 v0x7f781f9186e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7f781f918790_0;
    %assign/vec4 v0x7f781f918bc0_0, 0;
    %load/vec4 v0x7f781f918830_0;
    %assign/vec4 v0x7f781f918c60_0, 0;
T_3.0 ;
    %load/vec4 v0x7f781f918fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7f781f919070_0;
    %assign/vec4 v0x7f781f918bc0_0, 0;
    %load/vec4 v0x7f781f919120_0;
    %assign/vec4 v0x7f781f918c60_0, 0;
T_3.2 ;
    %load/vec4 v0x7f781f918b30_0;
    %flag_set/vec4 8;
    %jmp/1 T_3.6, 8;
    %load/vec4 v0x7f781f918e00_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.6;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x7f781f918f50_0;
    %assign/vec4 v0x7f781f918bc0_0, 0;
T_3.4 ;
    %load/vec4 v0x7f781f918ea0_0;
    %assign/vec4 v0x7f781f918c60_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f781f919290;
T_4 ;
    %wait E_0x7f781f919490;
    %load/vec4 v0x7f781f9194f0_0;
    %pad/u 5;
    %load/vec4 v0x7f781f9195b0_0;
    %pad/u 5;
    %sub;
    %split/vec4 4;
    %assign/vec4 v0x7f781f919660_0, 0;
    %assign/vec4 v0x7f781f919720_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f781f907140;
T_5 ;
    %vpi_call 3 21 "$dumpfile", "test/vcd/subtractordump.vcd" {0 0 0};
    %vpi_call 3 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f781f907140 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f781f919820_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f781f9198d0_0, 0, 4;
    %vpi_call 3 26 "$display", "4-Bit Subtractor Test" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f781f919b00_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x7f781f919b00_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_5.1, 5;
    %delay 10, 0;
    %load/vec4 v0x7f781f919b00_0;
    %parti/s 8, 0, 2;
    %split/vec4 4;
    %store/vec4 v0x7f781f919820_0, 0, 4;
    %store/vec4 v0x7f781f9198d0_0, 0, 4;
    %delay 5, 0;
    %load/vec4 v0x7f781f919980_0;
    %load/vec4 v0x7f781f919a50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f781f919b00_0;
    %parti/s 4, 0, 2;
    %pad/u 5;
    %load/vec4 v0x7f781f919b00_0;
    %parti/s 4, 4, 4;
    %pad/u 5;
    %sub;
    %cmp/ne;
    %jmp/0xz  T_5.2, 6;
    %load/vec4 v0x7f781f919980_0;
    %load/vec4 v0x7f781f919a50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f781f919b00_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x7f781f919b00_0;
    %parti/s 4, 4, 4;
    %sub;
    %vpi_call 3 32 "$display", "ASSERTION FAILED in %m: {NEGATIVE,OUT} != (i[3:0] - i[7:4]) -> %d != %d", S<1,vec4,u5>, S<0,vec4,u4> {2 0 0};
T_5.2 ;
    %load/vec4 v0x7f781f919b00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f781f919b00_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call 3 35 "$display", "TEST SUCCESSFUL!" {0 0 0};
    %vpi_call 3 35 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7f781f9072b0;
T_6 ;
    %wait E_0x7f781f919bd0;
    %load/vec4 v0x7f781f919fb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7f781f919cd0_0;
    %pad/u 5;
    %load/vec4 v0x7f781f919d70_0;
    %pad/u 5;
    %add;
    %split/vec4 4;
    %assign/vec4 v0x7f781f919e20_0, 0;
    %assign/vec4 v0x7f781f919ed0_0, 0;
T_6.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f781f919e20_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f781f907420;
T_7 ;
    %wait E_0x7f781f91a0e0;
    %load/vec4 v0x7f781f91d360_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7f781f91cab0_0;
    %assign/vec4 v0x7f781f91c8c0_0, 0;
    %load/vec4 v0x7f781f91cb60_0;
    %assign/vec4 v0x7f781f91c950_0, 0;
    %load/vec4 v0x7f781f91cc30_0;
    %assign/vec4 v0x7f781f91c9e0_0, 0;
    %load/vec4 v0x7f781f91cfc0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f781f91d240_0, 4, 5;
    %load/vec4 v0x7f781f91d070_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f781f91d240_0, 4, 5;
    %load/vec4 v0x7f781f91d100_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f781f91d240_0, 4, 5;
    %load/vec4 v0x7f781f91d190_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f781f91d240_0, 4, 5;
    %load/vec4 v0x7f781f91cce0_0;
    %assign/vec4 v0x7f781f91d2d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f781f91c8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f781f91c950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f781f91c9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f781f91d240_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f781f91d240_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f781f91d240_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f781f91d240_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f781f91d2d0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f781f907620;
T_8 ;
    %wait E_0x7f781f91ceb0;
    %load/vec4 v0x7f781f91d890_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7f781f91d5c0_0;
    %pad/u 5;
    %load/vec4 v0x7f781f91d660_0;
    %pad/u 5;
    %sub;
    %split/vec4 4;
    %assign/vec4 v0x7f781f91d700_0, 0;
    %assign/vec4 v0x7f781f91d7b0_0, 0;
T_8.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f781f91d700_0, 0;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./src/ALU.v";
    "test/subtractorTB.v";
