Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/ChrisM/Desktop/Smartgit/SmartGit_4.Semester/Code/FPGA/PositionsModul/test_isim_beh.exe -prj C:/Users/ChrisM/Desktop/Smartgit/SmartGit_4.Semester/Code/FPGA/PositionsModul/test_beh.prj work.test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/ChrisM/Desktop/Smartgit/SmartGit_4.Semester/Code/FPGA/PositionsModul/PositionsModul.vhd" into library work
Parsing VHDL file "C:/Users/ChrisM/Desktop/Smartgit/SmartGit_4.Semester/Code/FPGA/PositionsModul/test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity PositionsModul [positionsmodul_default]
Compiling architecture behavior of entity test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable C:/Users/ChrisM/Desktop/Smartgit/SmartGit_4.Semester/Code/FPGA/PositionsModul/test_isim_beh.exe
Fuse Memory Usage: 38364 KB
Fuse CPU Usage: 529 ms
