<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sparc › include › asm › spitfire.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>spitfire.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* spitfire.h: SpitFire/BlackBird/Cheetah inline MMU operations.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1996 David S. Miller (davem@davemloft.net)</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _SPARC64_SPITFIRE_H</span>
<span class="cp">#define _SPARC64_SPITFIRE_H</span>

<span class="cp">#ifdef CONFIG_SPARC64</span>

<span class="cp">#include &lt;asm/asi.h&gt;</span>

<span class="cm">/* The following register addresses are accessible via ASI_DMMU</span>
<span class="cm"> * and ASI_IMMU, that is there is a distinct and unique copy of</span>
<span class="cm"> * each these registers for each TLB.</span>
<span class="cm"> */</span>
<span class="cp">#define TSB_TAG_TARGET		0x0000000000000000 </span><span class="cm">/* All chips				*/</span><span class="cp"></span>
<span class="cp">#define TLB_SFSR		0x0000000000000018 </span><span class="cm">/* All chips				*/</span><span class="cp"></span>
<span class="cp">#define TSB_REG			0x0000000000000028 </span><span class="cm">/* All chips				*/</span><span class="cp"></span>
<span class="cp">#define TLB_TAG_ACCESS		0x0000000000000030 </span><span class="cm">/* All chips				*/</span><span class="cp"></span>
<span class="cp">#define VIRT_WATCHPOINT		0x0000000000000038 </span><span class="cm">/* All chips				*/</span><span class="cp"></span>
<span class="cp">#define PHYS_WATCHPOINT		0x0000000000000040 </span><span class="cm">/* All chips				*/</span><span class="cp"></span>
<span class="cp">#define TSB_EXTENSION_P		0x0000000000000048 </span><span class="cm">/* Ultra-III and later		*/</span><span class="cp"></span>
<span class="cp">#define TSB_EXTENSION_S		0x0000000000000050 </span><span class="cm">/* Ultra-III and later, D-TLB only	*/</span><span class="cp"></span>
<span class="cp">#define TSB_EXTENSION_N		0x0000000000000058 </span><span class="cm">/* Ultra-III and later		*/</span><span class="cp"></span>
<span class="cp">#define TLB_TAG_ACCESS_EXT	0x0000000000000060 </span><span class="cm">/* Ultra-III+ and later		*/</span><span class="cp"></span>

<span class="cm">/* These registers only exist as one entity, and are accessed</span>
<span class="cm"> * via ASI_DMMU only.</span>
<span class="cm"> */</span>
<span class="cp">#define PRIMARY_CONTEXT		0x0000000000000008</span>
<span class="cp">#define SECONDARY_CONTEXT	0x0000000000000010</span>
<span class="cp">#define DMMU_SFAR		0x0000000000000020</span>
<span class="cp">#define VIRT_WATCHPOINT		0x0000000000000038</span>
<span class="cp">#define PHYS_WATCHPOINT		0x0000000000000040</span>

<span class="cp">#define SPITFIRE_HIGHEST_LOCKED_TLBENT	(64 - 1)</span>
<span class="cp">#define CHEETAH_HIGHEST_LOCKED_TLBENT	(16 - 1)</span>

<span class="cp">#define L1DCACHE_SIZE		0x4000</span>

<span class="cp">#define SUN4V_CHIP_INVALID	0x00</span>
<span class="cp">#define SUN4V_CHIP_NIAGARA1	0x01</span>
<span class="cp">#define SUN4V_CHIP_NIAGARA2	0x02</span>
<span class="cp">#define SUN4V_CHIP_NIAGARA3	0x03</span>
<span class="cp">#define SUN4V_CHIP_NIAGARA4	0x04</span>
<span class="cp">#define SUN4V_CHIP_NIAGARA5	0x05</span>
<span class="cp">#define SUN4V_CHIP_UNKNOWN	0xff</span>

<span class="cp">#ifndef __ASSEMBLY__</span>

<span class="k">enum</span> <span class="n">ultra_tlb_layout</span> <span class="p">{</span>
	<span class="n">spitfire</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">cheetah</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">cheetah_plus</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">hypervisor</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">extern</span> <span class="k">enum</span> <span class="n">ultra_tlb_layout</span> <span class="n">tlb_type</span><span class="p">;</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">sun4v_chip_type</span><span class="p">;</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">cheetah_pcache_forced_on</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">cheetah_enable_pcache</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cp">#define sparc64_highest_locked_tlbent()	\</span>
<span class="cp">	(tlb_type == spitfire ? \</span>
<span class="cp">	 SPITFIRE_HIGHEST_LOCKED_TLBENT : \</span>
<span class="cp">	 CHEETAH_HIGHEST_LOCKED_TLBENT)</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">num_kernel_image_mappings</span><span class="p">;</span>

<span class="cm">/* The data cache is write through, so this just invalidates the</span>
<span class="cm"> * specified line.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">spitfire_put_dcache_tag</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tag</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;stxa	%0, [%1] %2</span><span class="se">\n\t</span><span class="s">&quot;</span>
			     <span class="s">&quot;membar	#Sync&quot;</span>
			     <span class="o">:</span> <span class="cm">/* No outputs */</span>
			     <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">tag</span><span class="p">),</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">addr</span><span class="p">),</span> <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">ASI_DCACHE_TAG</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/* The instruction cache lines are flushed with this, but note that</span>
<span class="cm"> * this does not flush the pipeline.  It is possible for a line to</span>
<span class="cm"> * get flushed but stale instructions to still be in the pipeline,</span>
<span class="cm"> * a flush instruction (to any address) is sufficient to handle</span>
<span class="cm"> * this issue after the line is invalidated.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">spitfire_put_icache_tag</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tag</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;stxa	%0, [%1] %2</span><span class="se">\n\t</span><span class="s">&quot;</span>
			     <span class="s">&quot;membar	#Sync&quot;</span>
			     <span class="o">:</span> <span class="cm">/* No outputs */</span>
			     <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">tag</span><span class="p">),</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">addr</span><span class="p">),</span> <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">ASI_IC_TAG</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">spitfire_get_dtlb_data</span><span class="p">(</span><span class="kt">int</span> <span class="n">entry</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span><span class="p">;</span>

	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;ldxa	[%1] %2, %0&quot;</span>
			     <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">data</span><span class="p">)</span>
			     <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">entry</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span> <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">ASI_DTLB_DATA_ACCESS</span><span class="p">));</span>

	<span class="cm">/* Clear TTE diag bits. */</span>
	<span class="n">data</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x0003fe0000000000UL</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">data</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">spitfire_get_dtlb_tag</span><span class="p">(</span><span class="kt">int</span> <span class="n">entry</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tag</span><span class="p">;</span>

	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;ldxa	[%1] %2, %0&quot;</span>
			     <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">tag</span><span class="p">)</span>
			     <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">entry</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span> <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">ASI_DTLB_TAG_READ</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">tag</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">spitfire_put_dtlb_data</span><span class="p">(</span><span class="kt">int</span> <span class="n">entry</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;stxa	%0, [%1] %2</span><span class="se">\n\t</span><span class="s">&quot;</span>
			     <span class="s">&quot;membar	#Sync&quot;</span>
			     <span class="o">:</span> <span class="cm">/* No outputs */</span>
			     <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">data</span><span class="p">),</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">entry</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span>
			       <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">ASI_DTLB_DATA_ACCESS</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">spitfire_get_itlb_data</span><span class="p">(</span><span class="kt">int</span> <span class="n">entry</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span><span class="p">;</span>

	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;ldxa	[%1] %2, %0&quot;</span>
			     <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">data</span><span class="p">)</span>
			     <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">entry</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span> <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">ASI_ITLB_DATA_ACCESS</span><span class="p">));</span>

	<span class="cm">/* Clear TTE diag bits. */</span>
	<span class="n">data</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x0003fe0000000000UL</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">data</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">spitfire_get_itlb_tag</span><span class="p">(</span><span class="kt">int</span> <span class="n">entry</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tag</span><span class="p">;</span>

	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;ldxa	[%1] %2, %0&quot;</span>
			     <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">tag</span><span class="p">)</span>
			     <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">entry</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span> <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">ASI_ITLB_TAG_READ</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">tag</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">spitfire_put_itlb_data</span><span class="p">(</span><span class="kt">int</span> <span class="n">entry</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;stxa	%0, [%1] %2</span><span class="se">\n\t</span><span class="s">&quot;</span>
			     <span class="s">&quot;membar	#Sync&quot;</span>
			     <span class="o">:</span> <span class="cm">/* No outputs */</span>
			     <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">data</span><span class="p">),</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">entry</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span>
			       <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">ASI_ITLB_DATA_ACCESS</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">spitfire_flush_dtlb_nucleus_page</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">page</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;stxa	%%g0, [%0] %1</span><span class="se">\n\t</span><span class="s">&quot;</span>
			     <span class="s">&quot;membar	#Sync&quot;</span>
			     <span class="o">:</span> <span class="cm">/* No outputs */</span>
			     <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">page</span> <span class="o">|</span> <span class="mh">0x20</span><span class="p">),</span> <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">ASI_DMMU_DEMAP</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">spitfire_flush_itlb_nucleus_page</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">page</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;stxa	%%g0, [%0] %1</span><span class="se">\n\t</span><span class="s">&quot;</span>
			     <span class="s">&quot;membar	#Sync&quot;</span>
			     <span class="o">:</span> <span class="cm">/* No outputs */</span>
			     <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">page</span> <span class="o">|</span> <span class="mh">0x20</span><span class="p">),</span> <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">ASI_IMMU_DEMAP</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/* Cheetah has &quot;all non-locked&quot; tlb flushes. */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">cheetah_flush_dtlb_all</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;stxa	%%g0, [%0] %1</span><span class="se">\n\t</span><span class="s">&quot;</span>
			     <span class="s">&quot;membar	#Sync&quot;</span>
			     <span class="o">:</span> <span class="cm">/* No outputs */</span>
			     <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="mh">0x80</span><span class="p">),</span> <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">ASI_DMMU_DEMAP</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">cheetah_flush_itlb_all</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;stxa	%%g0, [%0] %1</span><span class="se">\n\t</span><span class="s">&quot;</span>
			     <span class="s">&quot;membar	#Sync&quot;</span>
			     <span class="o">:</span> <span class="cm">/* No outputs */</span>
			     <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="mh">0x80</span><span class="p">),</span> <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">ASI_IMMU_DEMAP</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/* Cheetah has a 4-tlb layout so direct access is a bit different.</span>
<span class="cm"> * The first two TLBs are fully assosciative, hold 16 entries, and are</span>
<span class="cm"> * used only for locked and &gt;8K sized translations.  One exists for</span>
<span class="cm"> * data accesses and one for instruction accesses.</span>
<span class="cm"> *</span>
<span class="cm"> * The third TLB is for data accesses to 8K non-locked translations, is</span>
<span class="cm"> * 2 way assosciative, and holds 512 entries.  The fourth TLB is for</span>
<span class="cm"> * instruction accesses to 8K non-locked translations, is 2 way</span>
<span class="cm"> * assosciative, and holds 128 entries.</span>
<span class="cm"> *</span>
<span class="cm"> * Cheetah has some bug where bogus data can be returned from</span>
<span class="cm"> * ASI_{D,I}TLB_DATA_ACCESS loads, doing the load twice fixes</span>
<span class="cm"> * the problem for me. -DaveM</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">cheetah_get_ldtlb_data</span><span class="p">(</span><span class="kt">int</span> <span class="n">entry</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span><span class="p">;</span>

	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;ldxa	[%1] %2, %%g0</span><span class="se">\n\t</span><span class="s">&quot;</span>
			     <span class="s">&quot;ldxa	[%1] %2, %0&quot;</span>
			     <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">data</span><span class="p">)</span>
			     <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">((</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">entry</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">)),</span>
			     <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">ASI_DTLB_DATA_ACCESS</span><span class="p">));</span>

	<span class="k">return</span> <span class="n">data</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">cheetah_get_litlb_data</span><span class="p">(</span><span class="kt">int</span> <span class="n">entry</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span><span class="p">;</span>

	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;ldxa	[%1] %2, %%g0</span><span class="se">\n\t</span><span class="s">&quot;</span>
			     <span class="s">&quot;ldxa	[%1] %2, %0&quot;</span>
			     <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">data</span><span class="p">)</span>
			     <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">((</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">entry</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">)),</span>
			     <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">ASI_ITLB_DATA_ACCESS</span><span class="p">));</span>

	<span class="k">return</span> <span class="n">data</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">cheetah_get_ldtlb_tag</span><span class="p">(</span><span class="kt">int</span> <span class="n">entry</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tag</span><span class="p">;</span>

	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;ldxa	[%1] %2, %0&quot;</span>
			     <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">tag</span><span class="p">)</span>
			     <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">((</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">entry</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">)),</span>
			     <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">ASI_DTLB_TAG_READ</span><span class="p">));</span>

	<span class="k">return</span> <span class="n">tag</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">cheetah_get_litlb_tag</span><span class="p">(</span><span class="kt">int</span> <span class="n">entry</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tag</span><span class="p">;</span>

	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;ldxa	[%1] %2, %0&quot;</span>
			     <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">tag</span><span class="p">)</span>
			     <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">((</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">entry</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">)),</span>
			     <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">ASI_ITLB_TAG_READ</span><span class="p">));</span>

	<span class="k">return</span> <span class="n">tag</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">cheetah_put_ldtlb_data</span><span class="p">(</span><span class="kt">int</span> <span class="n">entry</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;stxa	%0, [%1] %2</span><span class="se">\n\t</span><span class="s">&quot;</span>
			     <span class="s">&quot;membar	#Sync&quot;</span>
			     <span class="o">:</span> <span class="cm">/* No outputs */</span>
			     <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">data</span><span class="p">),</span>
			       <span class="s">&quot;r&quot;</span> <span class="p">((</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">entry</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">)),</span>
			       <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">ASI_DTLB_DATA_ACCESS</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">cheetah_put_litlb_data</span><span class="p">(</span><span class="kt">int</span> <span class="n">entry</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;stxa	%0, [%1] %2</span><span class="se">\n\t</span><span class="s">&quot;</span>
			     <span class="s">&quot;membar	#Sync&quot;</span>
			     <span class="o">:</span> <span class="cm">/* No outputs */</span>
			     <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">data</span><span class="p">),</span>
			       <span class="s">&quot;r&quot;</span> <span class="p">((</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">entry</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">)),</span>
			       <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">ASI_ITLB_DATA_ACCESS</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">cheetah_get_dtlb_data</span><span class="p">(</span><span class="kt">int</span> <span class="n">entry</span><span class="p">,</span> <span class="kt">int</span> <span class="n">tlb</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span><span class="p">;</span>

	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;ldxa	[%1] %2, %%g0</span><span class="se">\n\t</span><span class="s">&quot;</span>
			     <span class="s">&quot;ldxa	[%1] %2, %0&quot;</span>
			     <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">data</span><span class="p">)</span>
			     <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">((</span><span class="n">tlb</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">entry</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">)),</span> <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">ASI_DTLB_DATA_ACCESS</span><span class="p">));</span>

	<span class="k">return</span> <span class="n">data</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">cheetah_get_dtlb_tag</span><span class="p">(</span><span class="kt">int</span> <span class="n">entry</span><span class="p">,</span> <span class="kt">int</span> <span class="n">tlb</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tag</span><span class="p">;</span>

	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;ldxa	[%1] %2, %0&quot;</span>
			     <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">tag</span><span class="p">)</span>
			     <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">((</span><span class="n">tlb</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">entry</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">)),</span> <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">ASI_DTLB_TAG_READ</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">tag</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">cheetah_put_dtlb_data</span><span class="p">(</span><span class="kt">int</span> <span class="n">entry</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span><span class="p">,</span> <span class="kt">int</span> <span class="n">tlb</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;stxa	%0, [%1] %2</span><span class="se">\n\t</span><span class="s">&quot;</span>
			     <span class="s">&quot;membar	#Sync&quot;</span>
			     <span class="o">:</span> <span class="cm">/* No outputs */</span>
			     <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">data</span><span class="p">),</span>
			       <span class="s">&quot;r&quot;</span> <span class="p">((</span><span class="n">tlb</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">entry</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">)),</span>
			       <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">ASI_DTLB_DATA_ACCESS</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">cheetah_get_itlb_data</span><span class="p">(</span><span class="kt">int</span> <span class="n">entry</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span><span class="p">;</span>

	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;ldxa	[%1] %2, %%g0</span><span class="se">\n\t</span><span class="s">&quot;</span>
			     <span class="s">&quot;ldxa	[%1] %2, %0&quot;</span>
			     <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">data</span><span class="p">)</span>
			     <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">((</span><span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">entry</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">)),</span>
                               <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">ASI_ITLB_DATA_ACCESS</span><span class="p">));</span>

	<span class="k">return</span> <span class="n">data</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">cheetah_get_itlb_tag</span><span class="p">(</span><span class="kt">int</span> <span class="n">entry</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tag</span><span class="p">;</span>

	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;ldxa	[%1] %2, %0&quot;</span>
			     <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">tag</span><span class="p">)</span>
			     <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">((</span><span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">entry</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">)),</span> <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">ASI_ITLB_TAG_READ</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">tag</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">cheetah_put_itlb_data</span><span class="p">(</span><span class="kt">int</span> <span class="n">entry</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;stxa	%0, [%1] %2</span><span class="se">\n\t</span><span class="s">&quot;</span>
			     <span class="s">&quot;membar	#Sync&quot;</span>
			     <span class="o">:</span> <span class="cm">/* No outputs */</span>
			     <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">data</span><span class="p">),</span> <span class="s">&quot;r&quot;</span> <span class="p">((</span><span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">entry</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">)),</span>
			       <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">ASI_ITLB_DATA_ACCESS</span><span class="p">));</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* !(__ASSEMBLY__) */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_SPARC64 */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/* !(_SPARC64_SPITFIRE_H) */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
