digraph "CFG for 'amd_iommu_domain_clear_gcr3' function" {
	label="CFG for 'amd_iommu_domain_clear_gcr3' function";

	Node0x561b9465bf60 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_iommu_domain_clear_gcr3-0:\l  %lock.addr.i7 = alloca %struct.spinlock*, align 8\l  call void @llvm.dbg.declare(metadata %struct.spinlock** %lock.addr.i7,\l... metadata !6072, metadata !DIExpression()), !dbg !6077\l  %flags.addr.i = alloca i64, align 8\l  call void @llvm.dbg.declare(metadata i64* %flags.addr.i, metadata !6079,\l... metadata !DIExpression()), !dbg !6080\l  %__dummy.i = alloca i64, align 8\l  call void @llvm.dbg.declare(metadata i64* %__dummy.i, metadata !6081,\l... metadata !DIExpression()), !dbg !6084\l  %__dummy2.i = alloca i64, align 8\l  call void @llvm.dbg.declare(metadata i64* %__dummy2.i, metadata !6085,\l... metadata !DIExpression()), !dbg !6084\l  %tmp.i = alloca i32, align 4\l  %lock.addr.i = alloca %struct.spinlock*, align 8\l  call void @llvm.dbg.declare(metadata %struct.spinlock** %lock.addr.i,\l... metadata !6086, metadata !DIExpression()), !dbg !6091\l  %dom.addr = alloca %struct.iommu_domain*, align 8\l  %pasid.addr = alloca i32, align 4\l  %domain = alloca %struct.protection_domain*, align 8\l  %flags = alloca i64, align 8\l  %ret = alloca i32, align 4\l  %__dummy = alloca i64, align 8\l  %__dummy2 = alloca i64, align 8\l  %tmp = alloca i32, align 4\l  store %struct.iommu_domain* %dom, %struct.iommu_domain** %dom.addr, align 8\l  call void @llvm.dbg.declare(metadata %struct.iommu_domain** %dom.addr,\l... metadata !6095, metadata !DIExpression()), !dbg !6096\l  store i32 %pasid, i32* %pasid.addr, align 4\l  call void @llvm.dbg.declare(metadata i32* %pasid.addr, metadata !6097,\l... metadata !DIExpression()), !dbg !6098\l  call void @llvm.dbg.declare(metadata %struct.protection_domain** %domain,\l... metadata !6099, metadata !DIExpression()), !dbg !6100\l  %0 = load %struct.iommu_domain*, %struct.iommu_domain** %dom.addr, align 8,\l... !dbg !6101\l  %call = call %struct.protection_domain* @to_pdomain(%struct.iommu_domain*\l... %0) #8, !dbg !6102\l  store %struct.protection_domain* %call, %struct.protection_domain** %domain,\l... align 8, !dbg !6100\l  call void @llvm.dbg.declare(metadata i64* %flags, metadata !6103, metadata\l... !DIExpression()), !dbg !6104\l  call void @llvm.dbg.declare(metadata i32* %ret, metadata !6105, metadata\l... !DIExpression()), !dbg !6106\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_iommu_domain_clear_gcr3-1, !dbg !6107\l}"];
	Node0x561b9465bf60 -> Node0x561b9450e4d0;
	Node0x561b9450e4d0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_iommu_domain_clear_gcr3-1: \l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_iommu_domain_clear_gcr3-2, !dbg !6108\l}"];
	Node0x561b9450e4d0 -> Node0x561b9450e520;
	Node0x561b9450e520 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_iommu_domain_clear_gcr3-2: \l  call void @llvm.dbg.declare(metadata i64* %__dummy, metadata !6109, metadata\l... !DIExpression()), !dbg !6111\l  call void @llvm.dbg.declare(metadata i64* %__dummy2, metadata !6112,\l... metadata !DIExpression()), !dbg !6111\l  %cmp = icmp eq i64* %__dummy, %__dummy2, !dbg !6111\l  %conv = zext i1 %cmp to i32, !dbg !6111\l  store i32 1, i32* %tmp, align 4, !dbg !6111\l  %1 = load i32, i32* %tmp, align 4, !dbg !6111\l  %2 = load %struct.protection_domain*, %struct.protection_domain** %domain,\l... align 8, !dbg !6113\l  %lock = getelementptr inbounds %struct.protection_domain,\l... %struct.protection_domain* %2, i32 0, i32 3, !dbg !6113\l  store %struct.spinlock* %lock, %struct.spinlock** %lock.addr.i, align 8\l  %3 = load %struct.spinlock*, %struct.spinlock** %lock.addr.i, align 8, !dbg\l... !6114\l  %4 = getelementptr inbounds %struct.spinlock, %struct.spinlock* %3, i32 0,\l... i32 0, !dbg !6115\l  %rlock.i = bitcast %union.anon.1* %4 to %struct.raw_spinlock*, !dbg !6115\l  %call3 = call i64 @_raw_spin_lock_irqsave(%struct.raw_spinlock* %rlock.i)\l... #8, !dbg !6113\l  store i64 %call3, i64* %flags, align 8, !dbg !6113\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_iommu_domain_clear_gcr3-3, !dbg !6113\l}"];
	Node0x561b9450e520 -> Node0x561b9450e570;
	Node0x561b9450e570 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_iommu_domain_clear_gcr3-3: \l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_iommu_domain_clear_gcr3-4, !dbg !6108\l}"];
	Node0x561b9450e570 -> Node0x561b9450e5c0;
	Node0x561b9450e5c0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_iommu_domain_clear_gcr3-4: \l  %5 = load %struct.protection_domain*, %struct.protection_domain** %domain,\l... align 8, !dbg !6116\l  %6 = load i32, i32* %pasid.addr, align 4, !dbg !6117\l  %call5 = call i32 @__clear_gcr3(%struct.protection_domain* %5, i32 %6) #8,\l... !dbg !6118\l  store i32 %call5, i32* %ret, align 4, !dbg !6119\l  %7 = load %struct.protection_domain*, %struct.protection_domain** %domain,\l... align 8, !dbg !6120\l  %lock6 = getelementptr inbounds %struct.protection_domain,\l... %struct.protection_domain* %7, i32 0, i32 3, !dbg !6121\l  %8 = load i64, i64* %flags, align 8, !dbg !6122\l  store %struct.spinlock* %lock6, %struct.spinlock** %lock.addr.i7, align 8\l  store i64 %8, i64* %flags.addr.i, align 8\l  store i32 1, i32* %tmp.i, align 4, !dbg !6084\l  %9 = load i32, i32* %tmp.i, align 4, !dbg !6084\l  %10 = load %struct.spinlock*, %struct.spinlock** %lock.addr.i7, align 8,\l... !dbg !6123\l  %11 = getelementptr inbounds %struct.spinlock, %struct.spinlock* %10, i32 0,\l... i32 0, !dbg !6123\l  %rlock.i8 = bitcast %union.anon.1* %11 to %struct.raw_spinlock*, !dbg !6123\l  %12 = load i64, i64* %flags.addr.i, align 8, !dbg !6123\l  call void @_raw_spin_unlock_irqrestore(%struct.raw_spinlock* %rlock.i8, i64\l... %12) #9, !dbg !6123\l  %13 = load i32, i32* %ret, align 4, !dbg !6124\l  ret i32 %13, !dbg !6125\l}"];
}
