--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Uart_7seg.twx Uart_7seg.ncd -o Uart_7seg.twr Uart_7seg.pcf

Design file:              Uart_7seg.ncd
Physical constraint file: Uart_7seg.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clock = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2215 paths analyzed, 353 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.652ns.
--------------------------------------------------------------------------------

Paths for end point uart/DUT_Transmitter/TxD (SLICE_X16Y3.C3), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart/DUT_Transmitter/next_state_FSM_FFd3 (FF)
  Destination:          uart/DUT_Transmitter/TxD (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.597ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.333 - 0.353)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart/DUT_Transmitter/next_state_FSM_FFd3 to uart/DUT_Transmitter/TxD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y29.AQ      Tcko                  0.408   uart/DUT_Transmitter/next_state_FSM_FFd4
                                                       uart/DUT_Transmitter/next_state_FSM_FFd3
    SLICE_X16Y2.C4       net (fanout=13)       2.925   uart/DUT_Transmitter/next_state_FSM_FFd3
    SLICE_X16Y2.CMUX     Tilo                  0.343   uart/DUT_Transmitter/Mmux_state[3]_PWR_9_o_Mux_33_o23
                                                       uart/DUT_Transmitter/Mmux_state[3]_PWR_9_o_Mux_33_o26_G
                                                       uart/DUT_Transmitter/Mmux_state[3]_PWR_9_o_Mux_33_o26
    SLICE_X16Y3.C3       net (fanout=2)        0.509   uart/DUT_Transmitter/Mmux_state[3]_PWR_9_o_Mux_33_o25
    SLICE_X16Y3.CLK      Tas                   0.412   uart/DUT_Transmitter/TxD
                                                       uart/DUT_Transmitter/Mmux_state[3]_PWR_9_o_Mux_33_o27_G
                                                       uart/DUT_Transmitter/Mmux_state[3]_PWR_9_o_Mux_33_o27
                                                       uart/DUT_Transmitter/TxD
    -------------------------------------------------  ---------------------------
    Total                                      4.597ns (1.163ns logic, 3.434ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart/DUT_Transmitter/next_state_FSM_FFd3 (FF)
  Destination:          uart/DUT_Transmitter/TxD (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.450ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.333 - 0.353)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart/DUT_Transmitter/next_state_FSM_FFd3 to uart/DUT_Transmitter/TxD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y29.AQ      Tcko                  0.408   uart/DUT_Transmitter/next_state_FSM_FFd4
                                                       uart/DUT_Transmitter/next_state_FSM_FFd3
    SLICE_X16Y2.D5       net (fanout=13)       2.783   uart/DUT_Transmitter/next_state_FSM_FFd3
    SLICE_X16Y2.CMUX     Topdc                 0.338   uart/DUT_Transmitter/Mmux_state[3]_PWR_9_o_Mux_33_o23
                                                       uart/DUT_Transmitter/Mmux_state[3]_PWR_9_o_Mux_33_o26_F
                                                       uart/DUT_Transmitter/Mmux_state[3]_PWR_9_o_Mux_33_o26
    SLICE_X16Y3.C3       net (fanout=2)        0.509   uart/DUT_Transmitter/Mmux_state[3]_PWR_9_o_Mux_33_o25
    SLICE_X16Y3.CLK      Tas                   0.412   uart/DUT_Transmitter/TxD
                                                       uart/DUT_Transmitter/Mmux_state[3]_PWR_9_o_Mux_33_o27_G
                                                       uart/DUT_Transmitter/Mmux_state[3]_PWR_9_o_Mux_33_o27
                                                       uart/DUT_Transmitter/TxD
    -------------------------------------------------  ---------------------------
    Total                                      4.450ns (1.158ns logic, 3.292ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart/DUT_Transmitter/next_state_FSM_FFd2 (FF)
  Destination:          uart/DUT_Transmitter/TxD (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.273ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.333 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart/DUT_Transmitter/next_state_FSM_FFd2 to uart/DUT_Transmitter/TxD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.CQ      Tcko                  0.391   uart/DUT_Transmitter/next_state_FSM_FFd2
                                                       uart/DUT_Transmitter/next_state_FSM_FFd2
    SLICE_X16Y2.C1       net (fanout=14)       2.618   uart/DUT_Transmitter/next_state_FSM_FFd2
    SLICE_X16Y2.CMUX     Tilo                  0.343   uart/DUT_Transmitter/Mmux_state[3]_PWR_9_o_Mux_33_o23
                                                       uart/DUT_Transmitter/Mmux_state[3]_PWR_9_o_Mux_33_o26_G
                                                       uart/DUT_Transmitter/Mmux_state[3]_PWR_9_o_Mux_33_o26
    SLICE_X16Y3.C3       net (fanout=2)        0.509   uart/DUT_Transmitter/Mmux_state[3]_PWR_9_o_Mux_33_o25
    SLICE_X16Y3.CLK      Tas                   0.412   uart/DUT_Transmitter/TxD
                                                       uart/DUT_Transmitter/Mmux_state[3]_PWR_9_o_Mux_33_o27_G
                                                       uart/DUT_Transmitter/Mmux_state[3]_PWR_9_o_Mux_33_o27
                                                       uart/DUT_Transmitter/TxD
    -------------------------------------------------  ---------------------------
    Total                                      4.273ns (1.146ns logic, 3.127ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point uart/DUT_Transmitter/TxD (SLICE_X16Y3.D3), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart/DUT_Transmitter/next_state_FSM_FFd3 (FF)
  Destination:          uart/DUT_Transmitter/TxD (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.555ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.333 - 0.353)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart/DUT_Transmitter/next_state_FSM_FFd3 to uart/DUT_Transmitter/TxD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y29.AQ      Tcko                  0.408   uart/DUT_Transmitter/next_state_FSM_FFd4
                                                       uart/DUT_Transmitter/next_state_FSM_FFd3
    SLICE_X16Y2.C4       net (fanout=13)       2.925   uart/DUT_Transmitter/next_state_FSM_FFd3
    SLICE_X16Y2.CMUX     Tilo                  0.343   uart/DUT_Transmitter/Mmux_state[3]_PWR_9_o_Mux_33_o23
                                                       uart/DUT_Transmitter/Mmux_state[3]_PWR_9_o_Mux_33_o26_G
                                                       uart/DUT_Transmitter/Mmux_state[3]_PWR_9_o_Mux_33_o26
    SLICE_X16Y3.D3       net (fanout=2)        0.472   uart/DUT_Transmitter/Mmux_state[3]_PWR_9_o_Mux_33_o25
    SLICE_X16Y3.CLK      Tas                   0.407   uart/DUT_Transmitter/TxD
                                                       uart/DUT_Transmitter/Mmux_state[3]_PWR_9_o_Mux_33_o27_F
                                                       uart/DUT_Transmitter/Mmux_state[3]_PWR_9_o_Mux_33_o27
                                                       uart/DUT_Transmitter/TxD
    -------------------------------------------------  ---------------------------
    Total                                      4.555ns (1.158ns logic, 3.397ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart/DUT_Transmitter/next_state_FSM_FFd3 (FF)
  Destination:          uart/DUT_Transmitter/TxD (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.408ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.333 - 0.353)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart/DUT_Transmitter/next_state_FSM_FFd3 to uart/DUT_Transmitter/TxD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y29.AQ      Tcko                  0.408   uart/DUT_Transmitter/next_state_FSM_FFd4
                                                       uart/DUT_Transmitter/next_state_FSM_FFd3
    SLICE_X16Y2.D5       net (fanout=13)       2.783   uart/DUT_Transmitter/next_state_FSM_FFd3
    SLICE_X16Y2.CMUX     Topdc                 0.338   uart/DUT_Transmitter/Mmux_state[3]_PWR_9_o_Mux_33_o23
                                                       uart/DUT_Transmitter/Mmux_state[3]_PWR_9_o_Mux_33_o26_F
                                                       uart/DUT_Transmitter/Mmux_state[3]_PWR_9_o_Mux_33_o26
    SLICE_X16Y3.D3       net (fanout=2)        0.472   uart/DUT_Transmitter/Mmux_state[3]_PWR_9_o_Mux_33_o25
    SLICE_X16Y3.CLK      Tas                   0.407   uart/DUT_Transmitter/TxD
                                                       uart/DUT_Transmitter/Mmux_state[3]_PWR_9_o_Mux_33_o27_F
                                                       uart/DUT_Transmitter/Mmux_state[3]_PWR_9_o_Mux_33_o27
                                                       uart/DUT_Transmitter/TxD
    -------------------------------------------------  ---------------------------
    Total                                      4.408ns (1.153ns logic, 3.255ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart/DUT_Transmitter/next_state_FSM_FFd2 (FF)
  Destination:          uart/DUT_Transmitter/TxD (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.231ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.333 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart/DUT_Transmitter/next_state_FSM_FFd2 to uart/DUT_Transmitter/TxD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.CQ      Tcko                  0.391   uart/DUT_Transmitter/next_state_FSM_FFd2
                                                       uart/DUT_Transmitter/next_state_FSM_FFd2
    SLICE_X16Y2.C1       net (fanout=14)       2.618   uart/DUT_Transmitter/next_state_FSM_FFd2
    SLICE_X16Y2.CMUX     Tilo                  0.343   uart/DUT_Transmitter/Mmux_state[3]_PWR_9_o_Mux_33_o23
                                                       uart/DUT_Transmitter/Mmux_state[3]_PWR_9_o_Mux_33_o26_G
                                                       uart/DUT_Transmitter/Mmux_state[3]_PWR_9_o_Mux_33_o26
    SLICE_X16Y3.D3       net (fanout=2)        0.472   uart/DUT_Transmitter/Mmux_state[3]_PWR_9_o_Mux_33_o25
    SLICE_X16Y3.CLK      Tas                   0.407   uart/DUT_Transmitter/TxD
                                                       uart/DUT_Transmitter/Mmux_state[3]_PWR_9_o_Mux_33_o27_F
                                                       uart/DUT_Transmitter/Mmux_state[3]_PWR_9_o_Mux_33_o27
                                                       uart/DUT_Transmitter/TxD
    -------------------------------------------------  ---------------------------
    Total                                      4.231ns (1.141ns logic, 3.090ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point uart/DUT_Receiver/next_state_FSM_FFd2 (SLICE_X23Y22.BX), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart/DUT_Receiver/receiver_counter_generator/bit_cnt_1 (FF)
  Destination:          uart/DUT_Receiver/next_state_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.208ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.244 - 0.248)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart/DUT_Receiver/receiver_counter_generator/bit_cnt_1 to uart/DUT_Receiver/next_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.AQ      Tcko                  0.447   uart/DUT_Receiver/receiver_counter_generator/bit_cnt<3>
                                                       uart/DUT_Receiver/receiver_counter_generator/bit_cnt_1
    SLICE_X26Y23.B3      net (fanout=18)       1.072   uart/DUT_Receiver/receiver_counter_generator/bit_cnt<1>
    SLICE_X26Y23.B       Tilo                  0.203   N22
                                                       uart/DUT_Receiver/bit_cnt[3]_GND_12_o_equal_20_o<3>1
    SLICE_X26Y22.B1      net (fanout=2)        0.739   uart/DUT_Receiver/bit_cnt[3]_GND_12_o_equal_20_o
    SLICE_X26Y22.B       Tilo                  0.203   uart/DUT_Receiver/next_state_FSM_FFd2_1
                                                       uart/DUT_Receiver/next_state_FSM_FFd2-In2
    SLICE_X26Y22.D1      net (fanout=2)        0.488   uart/DUT_Receiver/next_state_FSM_FFd2-In2
    SLICE_X26Y22.CMUX    Topdc                 0.368   uart/DUT_Receiver/next_state_FSM_FFd2_1
                                                       uart/DUT_Receiver/next_state_FSM_FFd2-In3_F
                                                       uart/DUT_Receiver/next_state_FSM_FFd2-In3
    SLICE_X23Y22.BX      net (fanout=2)        0.625   uart/DUT_Receiver/next_state_FSM_FFd2-In
    SLICE_X23Y22.CLK     Tdick                 0.063   uart/DUT_Receiver/next_state_FSM_FFd3
                                                       uart/DUT_Receiver/next_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.208ns (1.284ns logic, 2.924ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart/DUT_Receiver/receiver_counter_generator/bit_cnt_3 (FF)
  Destination:          uart/DUT_Receiver/next_state_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.121ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.244 - 0.248)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart/DUT_Receiver/receiver_counter_generator/bit_cnt_3 to uart/DUT_Receiver/next_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.BQ      Tcko                  0.447   uart/DUT_Receiver/receiver_counter_generator/bit_cnt<3>
                                                       uart/DUT_Receiver/receiver_counter_generator/bit_cnt_3
    SLICE_X26Y23.B4      net (fanout=17)       0.985   uart/DUT_Receiver/receiver_counter_generator/bit_cnt<3>
    SLICE_X26Y23.B       Tilo                  0.203   N22
                                                       uart/DUT_Receiver/bit_cnt[3]_GND_12_o_equal_20_o<3>1
    SLICE_X26Y22.B1      net (fanout=2)        0.739   uart/DUT_Receiver/bit_cnt[3]_GND_12_o_equal_20_o
    SLICE_X26Y22.B       Tilo                  0.203   uart/DUT_Receiver/next_state_FSM_FFd2_1
                                                       uart/DUT_Receiver/next_state_FSM_FFd2-In2
    SLICE_X26Y22.D1      net (fanout=2)        0.488   uart/DUT_Receiver/next_state_FSM_FFd2-In2
    SLICE_X26Y22.CMUX    Topdc                 0.368   uart/DUT_Receiver/next_state_FSM_FFd2_1
                                                       uart/DUT_Receiver/next_state_FSM_FFd2-In3_F
                                                       uart/DUT_Receiver/next_state_FSM_FFd2-In3
    SLICE_X23Y22.BX      net (fanout=2)        0.625   uart/DUT_Receiver/next_state_FSM_FFd2-In
    SLICE_X23Y22.CLK     Tdick                 0.063   uart/DUT_Receiver/next_state_FSM_FFd3
                                                       uart/DUT_Receiver/next_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.121ns (1.284ns logic, 2.837ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart/DUT_Receiver/receiver_counter_generator/bit_cnt_0 (FF)
  Destination:          uart/DUT_Receiver/next_state_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.107ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.244 - 0.248)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart/DUT_Receiver/receiver_counter_generator/bit_cnt_0 to uart/DUT_Receiver/next_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.AMUX    Tshcko                0.488   uart/DUT_Receiver/receiver_counter_generator/bit_cnt<3>
                                                       uart/DUT_Receiver/receiver_counter_generator/bit_cnt_0
    SLICE_X26Y23.B5      net (fanout=16)       0.930   uart/DUT_Receiver/receiver_counter_generator/bit_cnt<0>
    SLICE_X26Y23.B       Tilo                  0.203   N22
                                                       uart/DUT_Receiver/bit_cnt[3]_GND_12_o_equal_20_o<3>1
    SLICE_X26Y22.B1      net (fanout=2)        0.739   uart/DUT_Receiver/bit_cnt[3]_GND_12_o_equal_20_o
    SLICE_X26Y22.B       Tilo                  0.203   uart/DUT_Receiver/next_state_FSM_FFd2_1
                                                       uart/DUT_Receiver/next_state_FSM_FFd2-In2
    SLICE_X26Y22.D1      net (fanout=2)        0.488   uart/DUT_Receiver/next_state_FSM_FFd2-In2
    SLICE_X26Y22.CMUX    Topdc                 0.368   uart/DUT_Receiver/next_state_FSM_FFd2_1
                                                       uart/DUT_Receiver/next_state_FSM_FFd2-In3_F
                                                       uart/DUT_Receiver/next_state_FSM_FFd2-In3
    SLICE_X23Y22.BX      net (fanout=2)        0.625   uart/DUT_Receiver/next_state_FSM_FFd2-In
    SLICE_X23Y22.CLK     Tdick                 0.063   uart/DUT_Receiver/next_state_FSM_FFd3
                                                       uart/DUT_Receiver/next_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.107ns (1.325ns logic, 2.782ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point FourDigitLEDdriver/NewClockGenerator/newClock (SLICE_X32Y17.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FourDigitLEDdriver/NewClockGenerator/newClock (FF)
  Destination:          FourDigitLEDdriver/NewClockGenerator/newClock (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FourDigitLEDdriver/NewClockGenerator/newClock to FourDigitLEDdriver/NewClockGenerator/newClock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y17.DQ      Tcko                  0.200   FourDigitLEDdriver/NewClockGenerator/newClock
                                                       FourDigitLEDdriver/NewClockGenerator/newClock
    SLICE_X32Y17.D6      net (fanout=2)        0.022   FourDigitLEDdriver/NewClockGenerator/newClock
    SLICE_X32Y17.CLK     Tah         (-Th)    -0.190   FourDigitLEDdriver/NewClockGenerator/newClock
                                                       FourDigitLEDdriver/NewClockGenerator/newClock_rstpot
                                                       FourDigitLEDdriver/NewClockGenerator/newClock
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point FourDigitLEDdriver/NewClockGenerator/counterClock_0 (SLICE_X32Y17.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FourDigitLEDdriver/NewClockGenerator/counterClock_0 (FF)
  Destination:          FourDigitLEDdriver/NewClockGenerator/counterClock_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: FourDigitLEDdriver/NewClockGenerator/counterClock_0 to FourDigitLEDdriver/NewClockGenerator/counterClock_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y17.AQ      Tcko                  0.200   FourDigitLEDdriver/NewClockGenerator/newClock
                                                       FourDigitLEDdriver/NewClockGenerator/counterClock_0
    SLICE_X32Y17.A6      net (fanout=4)        0.035   FourDigitLEDdriver/NewClockGenerator/counterClock<0>
    SLICE_X32Y17.CLK     Tah         (-Th)    -0.190   FourDigitLEDdriver/NewClockGenerator/newClock
                                                       FourDigitLEDdriver/NewClockGenerator/Mcount_counterClock_xor<0>11_INV_0
                                                       FourDigitLEDdriver/NewClockGenerator/counterClock_0
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.390ns logic, 0.035ns route)
                                                       (91.8% logic, 8.2% route)

--------------------------------------------------------------------------------

Paths for end point uart/DUT_Transmitter/next_state_FSM_FFd3 (SLICE_X16Y29.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart/DUT_Transmitter/next_state_FSM_FFd3 (FF)
  Destination:          uart/DUT_Transmitter/next_state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart/DUT_Transmitter/next_state_FSM_FFd3 to uart/DUT_Transmitter/next_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y29.AQ      Tcko                  0.200   uart/DUT_Transmitter/next_state_FSM_FFd4
                                                       uart/DUT_Transmitter/next_state_FSM_FFd3
    SLICE_X16Y29.A6      net (fanout=13)       0.049   uart/DUT_Transmitter/next_state_FSM_FFd3
    SLICE_X16Y29.CLK     Tah         (-Th)    -0.190   uart/DUT_Transmitter/next_state_FSM_FFd4
                                                       uart/DUT_Transmitter/next_state_FSM_FFd3-In4
                                                       uart/DUT_Transmitter/next_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.390ns logic, 0.049ns route)
                                                       (88.8% logic, 11.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: uart/DUT_Transmitter/baud_controller_tx_instance/counter<3>/CLK
  Logical resource: uart/DUT_Transmitter/baud_controller_tx_instance/counter_0/CK
  Location pin: SLICE_X20Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: uart/DUT_Transmitter/baud_controller_tx_instance/counter<3>/SR
  Logical resource: uart/DUT_Transmitter/baud_controller_tx_instance/counter_0/SR
  Location pin: SLICE_X20Y25.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.652|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2215 paths, 0 nets, and 566 connections

Design statistics:
   Minimum period:   4.652ns{1}   (Maximum frequency: 214.961MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 06 11:30:28 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 282 MB



