<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>MdePkg[ALL]: PAL_PROCESSOR_FEATURES Struct Reference</title>
<link href="../../doxygen.css" rel="stylesheet" type="text/css">
<link href="../../tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.7.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="../../main.html"><span>Main&nbsp;Page</span></a></li>
      <li class="current"><a href="../../annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="../../files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="../../annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="../../functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>PAL_PROCESSOR_FEATURES Struct Reference</h1><!-- doxytag: class="PAL_PROCESSOR_FEATURES" --><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d6b/a00708.html#b6dde638c21545522d62f37eac00c1a1">Reserved1</a>:36</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d6b/a00708.html#cf875cc84643285c3c9c5bb7610a7ebc">FaultInUndefinedIns</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d6b/a00708.html#5f0af1023a8d7d786519119d3d416067">NoPresentPmi</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d6b/a00708.html#da3db48a4795d80d50733ac62768f55c">NoSimpleImpInUndefinedIns</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d6b/a00708.html#abe395301fbbd65fd282711a3d4f5326">NoVariablePState</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d6b/a00708.html#ee0df3897db8a05c5ca1fb52a45bf0c0">NoVM</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d6b/a00708.html#30fd3f8e49b56f7818689855fc466882">NoXipXpsrXfs</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d6b/a00708.html#99ebe818f383a5611733d6c6303a4484">NoXr1ThroughXr3</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d6b/a00708.html#805ee7d428bd75272aaf83b790d18d88">DisableDynamicPrediction</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d6b/a00708.html#1c33e4f9ab65a11689d86406634cb878">DisableSpontaneousDeferral</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d6b/a00708.html#b7fe084c97c6058aea6be5daaf715616">DisableDynamicDataCachePrefetch</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d6b/a00708.html#d6a095489feb45a012b3a9a61a359ae4">DisableDynamicInsCachePrefetch</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d6b/a00708.html#43a76edb52aeb48e2f2b4ab4d7f48d16">DisableBranchPrediction</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d6b/a00708.html#ff2c5ae65a94fabcab0400c98844802b">Reserved2</a>:4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d6b/a00708.html#1dc1fbb57df853014b1b2b5e3b07082a">DisablePState</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d6b/a00708.html#a72b724780079c67340a67fb3068a809">EnableMcaOnDataPoisoning</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d6b/a00708.html#a35612a3dcff76f39797779cc3f81dfc">EnableVmsw</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d6b/a00708.html#4ce1ff24f931199a69b3c39fa4944fb6">EnableEnvNotification</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d6b/a00708.html#4afe1aeafb7d0db0968a15be0c101636">DisableBinitWithTimeout</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d6b/a00708.html#7bbde87b5d4395cf58dfb0e9749b4753">DisableDPM</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d6b/a00708.html#a09d90b27c37e2f5b5371887ce602ab3">DisableCoherency</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d6b/a00708.html#8157820cd0812b2f2447c4212be61f0e">DisableCache</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d6b/a00708.html#59720f355d244ea1cdc8e84fe4e29bf6">EnableCmciPromotion</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d6b/a00708.html#a85101be6871918c021a61037b3d6e91">EnableMcaToBinitPromotion</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d6b/a00708.html#3b8ed6aec8e915c5ecf9d17e80d45b3d">EnableMcaPromotion</a>:1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d6b/a00708.html#469a83a88e6e62fee07e2170bc755d40">EnableBerrPromotion</a>:1</td></tr>

</table>
<hr><h2>Field Documentation</h2>
<a class="anchor" name="4afe1aeafb7d0db0968a15be0c101636"></a><!-- doxytag: member="PAL_PROCESSOR_FEATURES::DisableBinitWithTimeout" ref="4afe1aeafb7d0db0968a15be0c101636" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a> <a class="el" href="../../da/d6b/a00708.html#4afe1aeafb7d0db0968a15be0c101636">PAL_PROCESSOR_FEATURES::DisableBinitWithTimeout</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit56, Disable a BINIT on internal processor time-out. When 0, the processor may generate a BINIT on an internal processor time-out. When 1, the processor will not generate a BINIT on an internal processor time-out. The event is silently ignored. 
</div>
</div><p>
<a class="anchor" name="43a76edb52aeb48e2f2b4ab4d7f48d16"></a><!-- doxytag: member="PAL_PROCESSOR_FEATURES::DisableBranchPrediction" ref="43a76edb52aeb48e2f2b4ab4d7f48d16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a> <a class="el" href="../../da/d6b/a00708.html#43a76edb52aeb48e2f2b4ab4d7f48d16">PAL_PROCESSOR_FEATURES::DisableBranchPrediction</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit47, Disable Dynamic branch prediction. When 0, the processor may predict branch targets and speculatively execute, but may not commit results. When 1, the processor must wait until branch targets are known to execute. 
</div>
</div><p>
<a class="anchor" name="8157820cd0812b2f2447c4212be61f0e"></a><!-- doxytag: member="PAL_PROCESSOR_FEATURES::DisableCache" ref="8157820cd0812b2f2447c4212be61f0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a> <a class="el" href="../../da/d6b/a00708.html#8157820cd0812b2f2447c4212be61f0e">PAL_PROCESSOR_FEATURES::DisableCache</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit59, Disable Cache. When 0, the processor performs cast outs on cacheable pages and issues and responds to coherency requests normally. When 1, the processor performs a memory access for each reference regardless of cache contents and issues no coherence requests and responds as if the line were not present. Cache contents cannot be relied upon when the cache is disabled. WARNING: Semaphore instructions may not be atomic or may cause Unsupported Data Reference faults if caches are disabled. 
</div>
</div><p>
<a class="anchor" name="a09d90b27c37e2f5b5371887ce602ab3"></a><!-- doxytag: member="PAL_PROCESSOR_FEATURES::DisableCoherency" ref="a09d90b27c37e2f5b5371887ce602ab3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a> <a class="el" href="../../da/d6b/a00708.html#a09d90b27c37e2f5b5371887ce602ab3">PAL_PROCESSOR_FEATURES::DisableCoherency</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit58, Disable Coherency. When 0, the processor uses normal coherency requests and responses. When 1, the processor answers all requests as if the line were not present. 
</div>
</div><p>
<a class="anchor" name="7bbde87b5d4395cf58dfb0e9749b4753"></a><!-- doxytag: member="PAL_PROCESSOR_FEATURES::DisableDPM" ref="7bbde87b5d4395cf58dfb0e9749b4753" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a> <a class="el" href="../../da/d6b/a00708.html#7bbde87b5d4395cf58dfb0e9749b4753">PAL_PROCESSOR_FEATURES::DisableDPM</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit57, Disable Dynamic Power Management (DPM). When 0, the hardware may reduce power consumption by removing the clock input from idle functional units. When 1, all functional units will receive clock input, even when idle. 
</div>
</div><p>
<a class="anchor" name="b7fe084c97c6058aea6be5daaf715616"></a><!-- doxytag: member="PAL_PROCESSOR_FEATURES::DisableDynamicDataCachePrefetch" ref="b7fe084c97c6058aea6be5daaf715616" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a> <a class="el" href="../../da/d6b/a00708.html#b7fe084c97c6058aea6be5daaf715616">PAL_PROCESSOR_FEATURES::DisableDynamicDataCachePrefetch</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit45, Disable Dynamic Data Cache Prefetch. When 0, the processor may prefetch into the caches any data which has not been accessed by instruction execution, but which is likely to be accessed. When 1, no data may be fetched until it is needed for instruction execution or is fetched by an lfetch instruction. 
</div>
</div><p>
<a class="anchor" name="d6a095489feb45a012b3a9a61a359ae4"></a><!-- doxytag: member="PAL_PROCESSOR_FEATURES::DisableDynamicInsCachePrefetch" ref="d6a095489feb45a012b3a9a61a359ae4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a> <a class="el" href="../../da/d6b/a00708.html#d6a095489feb45a012b3a9a61a359ae4">PAL_PROCESSOR_FEATURES::DisableDynamicInsCachePrefetch</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit46, Disable DynamicInstruction Cache Prefetch. When 0, the processor may prefetch into the caches any instruction which has not been executed, but whose execution is likely. When 1, instructions may not be fetched until needed or hinted for execution. (Prefetch for a hinted branch is allowed even when dynamic instruction cache prefetch is disabled.) 
</div>
</div><p>
<a class="anchor" name="805ee7d428bd75272aaf83b790d18d88"></a><!-- doxytag: member="PAL_PROCESSOR_FEATURES::DisableDynamicPrediction" ref="805ee7d428bd75272aaf83b790d18d88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a> <a class="el" href="../../da/d6b/a00708.html#805ee7d428bd75272aaf83b790d18d88">PAL_PROCESSOR_FEATURES::DisableDynamicPrediction</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit43, Disable Dynamic Predicate Prediction. When 0, the processor may predict predicate results and execute speculatively, but may not commit results until the actual predicates are known. When 1, the processor shall not execute predicated instructions until the actual predicates are known. 
</div>
</div><p>
<a class="anchor" name="1dc1fbb57df853014b1b2b5e3b07082a"></a><!-- doxytag: member="PAL_PROCESSOR_FEATURES::DisablePState" ref="1dc1fbb57df853014b1b2b5e3b07082a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a> <a class="el" href="../../da/d6b/a00708.html#1dc1fbb57df853014b1b2b5e3b07082a">PAL_PROCESSOR_FEATURES::DisablePState</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit52, Disable P-states. When 1, the PAL P-state procedures (PAL_PSTATE_INFO, PAL_SET_PSTATE, PAL_GET_PSTATE) will return with a status of -1 (Unimplemented procedure). 
</div>
</div><p>
<a class="anchor" name="1c33e4f9ab65a11689d86406634cb878"></a><!-- doxytag: member="PAL_PROCESSOR_FEATURES::DisableSpontaneousDeferral" ref="1c33e4f9ab65a11689d86406634cb878" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a> <a class="el" href="../../da/d6b/a00708.html#1c33e4f9ab65a11689d86406634cb878">PAL_PROCESSOR_FEATURES::DisableSpontaneousDeferral</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit44, Disable Spontaneous Deferral. When 1, the processor may optionally defer speculative loads that do not encounter any exception conditions, but that trigger other implementation-dependent conditions (e.g., cache miss). When 0, spontaneous deferral is disabled. 
</div>
</div><p>
<a class="anchor" name="469a83a88e6e62fee07e2170bc755d40"></a><!-- doxytag: member="PAL_PROCESSOR_FEATURES::EnableBerrPromotion" ref="469a83a88e6e62fee07e2170bc755d40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a> <a class="el" href="../../da/d6b/a00708.html#469a83a88e6e62fee07e2170bc755d40">PAL_PROCESSOR_FEATURES::EnableBerrPromotion</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit63. Enable BERR promotion. When 1, the Bus Error (BERR) signal is promoted to the Bus Initialization (BINIT) signal, and the BINIT pin is asserted on the occurrence of each Bus Error. Setting this bit has no effect if BINIT signalling is disabled. (See PAL_BUS_GET/SET_FEATURES) 
</div>
</div><p>
<a class="anchor" name="59720f355d244ea1cdc8e84fe4e29bf6"></a><!-- doxytag: member="PAL_PROCESSOR_FEATURES::EnableCmciPromotion" ref="59720f355d244ea1cdc8e84fe4e29bf6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a> <a class="el" href="../../da/d6b/a00708.html#59720f355d244ea1cdc8e84fe4e29bf6">PAL_PROCESSOR_FEATURES::EnableCmciPromotion</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit60, Enable CMCI promotion When 1, Corrected Machine Check Interrupts (CMCI) are promoted to MCAs. They are also further promoted to BERR if bit 39, Enable MCA promotion, is also set and they are promoted to BINIT if bit 38, Enable MCA to BINIT promotion, is also set. This bit has no effect if MCA signalling is disabled (see PAL_BUS_GET/SET_FEATURES) 
</div>
</div><p>
<a class="anchor" name="4ce1ff24f931199a69b3c39fa4944fb6"></a><!-- doxytag: member="PAL_PROCESSOR_FEATURES::EnableEnvNotification" ref="4ce1ff24f931199a69b3c39fa4944fb6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a> <a class="el" href="../../da/d6b/a00708.html#4ce1ff24f931199a69b3c39fa4944fb6">PAL_PROCESSOR_FEATURES::EnableEnvNotification</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit55, Enable external notification when the processor detects hardware errors caused by environmental factors that could cause loss of deterministic behavior of the processor. When 1, this bit will enable external notification, when 0 external notification is not provided. The type of external notification of these errors is processor-dependent. A loss of processor deterministic behavior is considered to have occurred if these environmentally induced errors cause the processor to deviate from its normal execution and eventually causes different behavior which can be observed at the processor bus pins. Processor errors that do not have this effects (i.e., software induced machine checks) may or may not be promoted depending on the processor implementation. 
</div>
</div><p>
<a class="anchor" name="a72b724780079c67340a67fb3068a809"></a><!-- doxytag: member="PAL_PROCESSOR_FEATURES::EnableMcaOnDataPoisoning" ref="a72b724780079c67340a67fb3068a809" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a> <a class="el" href="../../da/d6b/a00708.html#a72b724780079c67340a67fb3068a809">PAL_PROCESSOR_FEATURES::EnableMcaOnDataPoisoning</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit53, Enable MCA signaling on data-poisoning event detection. When 0, a CMCI will be signaled on error detection. When 1, an MCA will be signaled on error detection. If this feature is not supported, then the corresponding argument is ignored when calling PAL_PROC_SET_FEATURES. Note that the functionality of this bit is independent of the setting in bit 60 (Enable CMCI promotion), and that the bit 60 setting does not affect CMCI signaling for data-poisoning related events. Volume 2: Processor Abstraction Layer 2:431 PAL_PROC_GET_FEATURES 
</div>
</div><p>
<a class="anchor" name="3b8ed6aec8e915c5ecf9d17e80d45b3d"></a><!-- doxytag: member="PAL_PROCESSOR_FEATURES::EnableMcaPromotion" ref="3b8ed6aec8e915c5ecf9d17e80d45b3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a> <a class="el" href="../../da/d6b/a00708.html#3b8ed6aec8e915c5ecf9d17e80d45b3d">PAL_PROCESSOR_FEATURES::EnableMcaPromotion</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit62, Enable MCA promotion. When 1, machine check aborts (MCAs) are promoted to the Bus Error signal, and the BERR pin is assert on each occurrence of an MCA. Setting this bit has no effect if BERR signalling is disabled. (See PAL_BUS_GET/SET_FEATURES) 
</div>
</div><p>
<a class="anchor" name="a85101be6871918c021a61037b3d6e91"></a><!-- doxytag: member="PAL_PROCESSOR_FEATURES::EnableMcaToBinitPromotion" ref="a85101be6871918c021a61037b3d6e91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a> <a class="el" href="../../da/d6b/a00708.html#a85101be6871918c021a61037b3d6e91">PAL_PROCESSOR_FEATURES::EnableMcaToBinitPromotion</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit61, Enable MCA to BINIT promotion. When 1, machine check aborts (MCAs) are promoted to the Bus Initialization signal, and the BINIT pin is assert on each occurrence of an MCA. Setting this bit has no effect if BINIT signalling is disabled. (See PAL_BUS_GET/SET_FEATURES) 
</div>
</div><p>
<a class="anchor" name="a35612a3dcff76f39797779cc3f81dfc"></a><!-- doxytag: member="PAL_PROCESSOR_FEATURES::EnableVmsw" ref="a35612a3dcff76f39797779cc3f81dfc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a> <a class="el" href="../../da/d6b/a00708.html#a35612a3dcff76f39797779cc3f81dfc">PAL_PROCESSOR_FEATURES::EnableVmsw</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit54, Enable the use of the vmsw instruction. When 0, the vmsw instruction causes a Virtualization fault when executed at the most privileged level. When 1, this bit will enable normal operation of the vmsw instruction. 
</div>
</div><p>
<a class="anchor" name="cf875cc84643285c3c9c5bb7610a7ebc"></a><!-- doxytag: member="PAL_PROCESSOR_FEATURES::FaultInUndefinedIns" ref="cf875cc84643285c3c9c5bb7610a7ebc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a> <a class="el" href="../../da/d6b/a00708.html#cf875cc84643285c3c9c5bb7610a7ebc">PAL_PROCESSOR_FEATURES::FaultInUndefinedIns</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit36, No Unimplemented instruction address reported as fault. Denotes how the processor reports the detection of unimplemented instruction addresses. When 1, the processor reports an Unimplemented Instruction Address fault on the unimplemented address; when 0, it reports an Unimplemented Instruction Address trap on the previous instruction in program order. This feature may only be interrogated by PAL_PROC_GET_FEATURES. It may not be enabled or disabled by PAL_PROC_SET_FEATURES. The corresponding argument is ignored. 
</div>
</div><p>
<a class="anchor" name="5f0af1023a8d7d786519119d3d416067"></a><!-- doxytag: member="PAL_PROCESSOR_FEATURES::NoPresentPmi" ref="5f0af1023a8d7d786519119d3d416067" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a> <a class="el" href="../../da/d6b/a00708.html#5f0af1023a8d7d786519119d3d416067">PAL_PROCESSOR_FEATURES::NoPresentPmi</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit37, No INIT, PMI, and LINT pins present. Denotes the absence of INIT, PMI, LINT0 and LINT1 pins on the processor. When 1, the pins are absent. When 0, the pins are present. This feature may only be interrogated by PAL_PROC_GET_FEATURES. It may not be enabled or disabled by PAL_PROC_SET_FEATURES. The corresponding argument is ignored. 
</div>
</div><p>
<a class="anchor" name="da3db48a4795d80d50733ac62768f55c"></a><!-- doxytag: member="PAL_PROCESSOR_FEATURES::NoSimpleImpInUndefinedIns" ref="da3db48a4795d80d50733ac62768f55c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a> <a class="el" href="../../da/d6b/a00708.html#da3db48a4795d80d50733ac62768f55c">PAL_PROCESSOR_FEATURES::NoSimpleImpInUndefinedIns</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit38, No Simple implementation of unimplemented instruction addresses. Denotes how an unimplemented instruction address is recorded in IIP on an Unimplemented Instruction Address trap or fault. When 1, the full unimplemented address is recorded in IIP; when 0, the address is sign extended (virtual addresses) or zero extended (physical addresses). This feature may only be interrogated by PAL_PROC_GET_FEATURES. It may not be enabled or disabled by PAL_PROC_SET_FEATURES. The corresponding argument is ignored. 
</div>
</div><p>
<a class="anchor" name="abe395301fbbd65fd282711a3d4f5326"></a><!-- doxytag: member="PAL_PROCESSOR_FEATURES::NoVariablePState" ref="abe395301fbbd65fd282711a3d4f5326" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a> <a class="el" href="../../da/d6b/a00708.html#abe395301fbbd65fd282711a3d4f5326">PAL_PROCESSOR_FEATURES::NoVariablePState</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit39, No Variable P-state performance: A value of 1, indicates that a processor implements techniques to optimize performance for the given P-state power budget by dynamically varying the frequency, such that maximum performance is achieved for the power budget. A value of 0, indicates that P-states have no frequency variation or very small frequency variations for their given power budget. This feature may only be interrogated by PAL_PROC_GET_FEATURES. it may not be enabled or disabled by PAL_PROC_SET_FEATURES. The corresponding argument is ignored. 
</div>
</div><p>
<a class="anchor" name="ee0df3897db8a05c5ca1fb52a45bf0c0"></a><!-- doxytag: member="PAL_PROCESSOR_FEATURES::NoVM" ref="ee0df3897db8a05c5ca1fb52a45bf0c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a> <a class="el" href="../../da/d6b/a00708.html#ee0df3897db8a05c5ca1fb52a45bf0c0">PAL_PROCESSOR_FEATURES::NoVM</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit40, No Virtual Machine features implemented. Denotes whether PSR.vm is implemented. This feature may only be interrogated by PAL_PROC_GET_FEATURES. It may not be enabled or disabled by PAL_PROC_SET_FEATURES. The corresponding argument is ignored. 
</div>
</div><p>
<a class="anchor" name="30fd3f8e49b56f7818689855fc466882"></a><!-- doxytag: member="PAL_PROCESSOR_FEATURES::NoXipXpsrXfs" ref="30fd3f8e49b56f7818689855fc466882" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a> <a class="el" href="../../da/d6b/a00708.html#30fd3f8e49b56f7818689855fc466882">PAL_PROCESSOR_FEATURES::NoXipXpsrXfs</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit41, No XIP, XPSR, and XFS implemented. Denotes whether XIP, XPSR, and XFS are implemented for machine check recovery. This feature may only be interrogated by PAL_PROC_GET_FEATURES. It may not be enabled or disabled by PAL_PROC_SET_FEATURES. The corresponding argument is ignored. 
</div>
</div><p>
<a class="anchor" name="99ebe818f383a5611733d6c6303a4484"></a><!-- doxytag: member="PAL_PROCESSOR_FEATURES::NoXr1ThroughXr3" ref="99ebe818f383a5611733d6c6303a4484" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a> <a class="el" href="../../da/d6b/a00708.html#99ebe818f383a5611733d6c6303a4484">PAL_PROCESSOR_FEATURES::NoXr1ThroughXr3</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit42, No XR1 through XR3 implemented. Denotes whether XR1 XR3 are implemented for machine check recovery. This feature may only be interrogated by PAL_PROC_GET_FEATURES. It may not be enabled or disabled by PAL_PROC_SET_FEATURES. The corresponding argument is ignored. 
</div>
</div><p>
<a class="anchor" name="b6dde638c21545522d62f37eac00c1a1"></a><!-- doxytag: member="PAL_PROCESSOR_FEATURES::Reserved1" ref="b6dde638c21545522d62f37eac00c1a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a> <a class="el" href="../../da/d6b/a00708.html#b6dde638c21545522d62f37eac00c1a1">PAL_PROCESSOR_FEATURES::Reserved1</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="ff2c5ae65a94fabcab0400c98844802b"></a><!-- doxytag: member="PAL_PROCESSOR_FEATURES::Reserved2" ref="ff2c5ae65a94fabcab0400c98844802b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d2b/a01010.html#95df6cdb32afc350ff070f2fe8a54a67">UINT64</a> <a class="el" href="../../da/d6b/a00708.html#ff2c5ae65a94fabcab0400c98844802b">PAL_PROCESSOR_FEATURES::Reserved2</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
</div>
<hr size="1"><address style="text-align: right;"><small>Generated on Wed Jun 10 17:24:20 2009 for MdePkg[ALL] by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="../../doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.7.1 </small></address>
</body>
</html>
