<!doctype html><html lang=zh class="js csstransforms3d"><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1"><meta name=generator content="Hugo 0.101.0"><meta name=description content="My Verilog Learning Note"><meta name=author content="Todd Zhou"><link rel=icon href=/images/favicon.png type=image/png><title>Introduction to Logic Circuits | 我的Verilog学习笔记</title><link href=/css/nucleus.css?1658677304 rel=stylesheet><link href=/css/fontawesome-all.min.css?1658677304 rel=stylesheet><link href=/css/hybrid.css?1658677304 rel=stylesheet><link href=/css/featherlight.min.css?1658677304 rel=stylesheet><link href=/css/perfect-scrollbar.min.css?1658677304 rel=stylesheet><link href=/css/auto-complete.css?1658677304 rel=stylesheet><link href=/css/atom-one-dark-reasonable.css?1658677304 rel=stylesheet><link href=/css/theme.css?1658677304 rel=stylesheet><link href=/css/tabs.css?1658677304 rel=stylesheet><link href=/css/hugo-theme.css?1658677304 rel=stylesheet><link href=/css/theme-red.css?1658677304 rel=stylesheet><script src=/js/jquery-3.3.1.min.js?1658677304></script><style>:root #header+#content>#left>#rlblock_left{display:none!important}</style><style type=text/css>.goat{max-width:20rem;margin:0 auto}</style><script>MathJax={tex:{inlineMath:[["$","$"],["\\(","\\)"]]},displayMath:[["$$","$$"],["\\[","\\]"]],svg:{fontCache:"global"}}</script><script src="https://polyfill.io/v3/polyfill.min.js?features=es6"></script>
<script id=MathJax-script async src=https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-svg-full.js></script></head><body data-url=/%E5%9F%BA%E7%A1%80/2-introduction-to-logic-circuits/><nav id=sidebar class=showVisitedLinks><div id=header-wrapper><div id=header><svg width="128" height="48" xmlns="http://www.w3.org/2000/svg" p-id="788" class="icon" t="1656056395349"><g><title>Layer 1</title><path stroke="null" id="svg_1" fill="#fff" p-id="789" d="m48.41434 31.54977H4.52092V11.79773h43.89342v19.75204zm-41.69875-2.19467h39.50408V13.9924h-39.50408v15.3627zm4.38934-15.3627h-2.19467V8.50572h2.19467v5.48668zm6.58401.0h-2.19467V8.50572h2.19467v5.48668zm6.58401.0h-2.19467V8.50572h2.19467v5.48668zm6.58401.0h-2.19467V8.50572h2.19467v5.48668zm6.58401.0H35.2463V8.50572h2.19467v5.48668zm6.58401.0h-2.19467V8.50572h2.19467v5.48668zM11.10492 34.84177h-2.19467v-5.48668h2.19467v5.48668zm6.58401.0h-2.19467v-5.48668h2.19467v5.48668zm6.58401.0h-2.19467v-5.48668h2.19467v5.48668zm6.58401.0h-2.19467v-5.48668h2.19467v5.48668zm6.58401.0h-2.19467v-5.48668h2.19467v5.48668zm6.58401.0H41.8303v-5.48668h2.19467v5.48668zm4.38934 13.16803h-48.28276v-48.28276h2.19467v46.08809h46.08809v2.19467zm0-4.38934h-2.19467v-.54867l-4.38934-3.29201v-2.74334h2.19467v1.646l4.38934 3.29201v1.646zm-4.38934.0H41.8303v-1.646l4.38934-3.29201v-1.646h2.19467v2.74334l-4.38934 3.29201v.54867zm-36.21207-38.68107-3.29201-2.469v-2.74334h2.19467v1.646l1.09734.823 1.09734-.823v-1.646h2.19467v2.74334l-3.29201 2.469zm1.09734 1.37167h-2.19467V3.01905h2.19467v3.29201zm2.19467 24.14138h-2.19467v-7.03831l4.71086-4.71086 1.55163 1.55163-4.06782 4.06782v6.12972zm8.45716-5.8082-1.55163-1.55163 4.06782-4.06782v-6.12972h2.19467v7.03831l-4.71086 4.71086zm-1.87315-6.26249a2.19467 2.19467.0 11-2.19467-2.19467 2.19467 2.19467.0 012.19467 2.19467zm13.16802.0a2.19467 2.19467.0 11-2.19467-2.19467 2.19467 2.19467.0 012.19467 2.19467zm13.16803 6.58401a2.19467 2.19467.0 11-2.19467-2.19467 2.19467 2.19467.0 012.19467 2.19467zm-24.14138.0a2.19467 2.19467.0 11-2.19467-2.19467 2.19467 2.19467.0 012.19467 2.19467zm7.68135.0a2.19467 2.19467.0 11-2.19467-2.19467 2.19467 2.19467.0 012.19467 2.19467zm8.77868.0a2.19467 2.19467.0 11-2.19467-2.19467 2.19467 2.19467.0 012.19467 2.19467zm3.61353-.32152-5.16516-5.16516h-6.12972v-2.19467h7.03831l5.8082 5.8082-1.55163 1.55163zm-5.8082 1.41885h-8.77868v-2.19467h8.77868v2.19467z"/><text font-weight="bold" transform="matrix(0.795614 0 0 0.795614 4.03875 -10.0944)" stroke="null" text-anchor="start" font-family="sans-serif" font-size="24" stroke-width="0" id="svg_2" y="35.70575" x="65.73177" fill="#fff">Verilog</text><text font-weight="bold" transform="matrix(0.795614 0 0 0.795614 4.03875 -11.2786)" stroke="null" text-anchor="start" font-family="sans-serif" font-size="24" stroke-width="0" id="svg_3" y="67.62416" x="66.06253" fill="#fff">Note</text></g></svg></div><div class=searchbox><label for=search-by><i class="fas fa-search"></i></label>
<input data-search-input id=search-by type=search placeholder>
<span data-search-clear><i class="fas fa-times"></i></span></div><script type=text/javascript src=/js/lunr.min.js?1658677304></script>
<script type=text/javascript src=/js/auto-complete.js?1658677304></script>
<script type=text/javascript>var baseurl="/"</script><script type=text/javascript src=/js/search.js?1658677304></script></div><div class=highlightable><ul class=topics><li data-nav-id=/%E5%9F%BA%E7%A1%80/ title=基础 class="dd-item
parent"><a href=/%E5%9F%BA%E7%A1%80/><b>1. </b>基础
<i class="fas fa-check read-icon"></i></a><ul><li data-nav-id=/%E5%9F%BA%E7%A1%80/1-verilog-basics/ title=简介 class=dd-item><a href=/%E5%9F%BA%E7%A1%80/1-verilog-basics/>简介
<i class="fas fa-check read-icon"></i></a></li><li data-nav-id=/%E5%9F%BA%E7%A1%80/1-introduction/ title=Introduction class=dd-item><a href=/%E5%9F%BA%E7%A1%80/1-introduction/>Introduction
<i class="fas fa-check read-icon"></i></a></li><li data-nav-id=/%E5%9F%BA%E7%A1%80/2-introduction-to-logic-circuits/ title="Introduction to Logic Circuits" class="dd-item active"><a href=/%E5%9F%BA%E7%A1%80/2-introduction-to-logic-circuits/>Introduction to Logic Circuits
<i class="fas fa-check read-icon"></i></a></li></ul></li><li data-nav-id=/%E5%AE%9E%E9%AA%8C/ title=实验 class=dd-item><a href=/%E5%AE%9E%E9%AA%8C/><b>2. </b>实验
<i class="fas fa-check read-icon"></i></a></li><li data-nav-id=/%E5%B7%A5%E5%85%B7/ title=工具 class=dd-item><a href=/%E5%B7%A5%E5%85%B7/><b>3. </b>工具
<i class="fas fa-check read-icon"></i></a></li></ul><section id=shortcuts><h3></h3><ul><li><a class=padding href=https://github.com/matcornic/hugo-theme-learn><i class='fab fa-fw fa-github'></i> GitHub 仓库</a></li><li><a class=padding href=/showcase><i class='fas fa-fw fa-camera'></i> 展示区</a></li><li><a class=padding href=https://gohugo.io/><i class='fas fa-fw fa-bookmark'></i> Hugo 文档</a></li><li><a class=padding href=/credits><i class='fas fa-fw fa-bullhorn'></i> 鸣谢</a></li></ul></section><section id=prefooter><hr><ul><li><a class=padding href=# data-clear-history-toggle><i class="fas fa-history fa-fw"></i></a></li></ul></section><section id=footer><p>For a Better Future 🔆</p></section></div></nav><section id=body><div id=overlay></div><div class="padding highlightable"><div><div id=top-bar><div id=top-github-link><a class=github-link title href=https://github.com/TZ-Verilog/TZ-Verilog.github.io/edit/main/content/%e5%9f%ba%e7%a1%80/2-Introduction-to-Logic-Circuits/index.md target=blank><i class="fas fa-code-branch"></i>
<span id=top-github-link-text></span></a></div><div id=breadcrumbs itemscope itemtype=http://data-vocabulary.org/Breadcrumb><span id=sidebar-toggle-span><a href=# id=sidebar-toggle data-sidebar-toggle><i class="fas fa-bars"></i></a></span>
<span id=toc-menu><i class="fas fa-list-alt"></i></span>
<span class=links><a href=/>Learn Theme for Hugo</a> > <a href=/%E5%9F%BA%E7%A1%80/>基础</a> > Introduction to Logic Circuits</span></div><div class=progress><div class=wrapper><nav id=TableOfContents><ul><li><a href=#逻辑表达式>逻辑表达式</a></li><li><a href=#真值表>真值表</a></li><li><a href=#逻辑门>逻辑门</a><ul><li><a href=#逻辑电路的分析>逻辑电路的分析</a></li></ul></li><li><a href=#布尔代数>布尔代数</a><ul><li><a href=#公理>公理</a></li><li><a href=#定理>定理</a></li><li><a href=#例子>例子</a></li><li><a href=#韦恩图>韦恩图</a></li></ul></li><li><a href=#用与或非门综合>用与/或/非门综合</a><ul><li><a href=#积的和和的积>积的和、和的积</a></li></ul></li></ul></nav></div></div></div></div><div id=head-tags></div><div id=body-inner><h1>Introduction to Logic Circuits</h1><p>本章会介绍：</p><ul><li>逻辑表达式和电路</li><li>布尔运算</li><li>逻辑门和简单电路的综合</li><li>CAD 和 VerilogHDL</li><li>逻辑表达式的化简与卡诺图（Karnaugh maps)</li></ul><h2 id=逻辑表达式>逻辑表达式</h2><p>考虑一个简单的开关电路</p><div class="goat svg-container"><svg xmlns="http://www.w3.org/2000/svg" font-family="Menlo,Lucida Console,monospace" viewBox="0 0 160 153"><g transform="translate(8,16)"><path d="M48 32H64" fill="none" stroke="currentcolor"/><path d="M64 32H80" fill="none" stroke="currentcolor"/><path d="M16 48H48" fill="none" stroke="currentcolor"/><path d="M80 48h48" fill="none" stroke="currentcolor"/><path d="M0 64H16" fill="none" stroke="currentcolor"/><path d="M16 64H32" fill="none" stroke="currentcolor"/><path d="M48 64H64" fill="none" stroke="currentcolor"/><path d="M64 64H80" fill="none" stroke="currentcolor"/><path d="M112 64h16" fill="none" stroke="currentcolor"/><path d="M128 64h16" fill="none" stroke="currentcolor"/><path d="M8 96h8" fill="none" stroke="currentcolor"/><path d="M16 96h8" fill="none" stroke="currentcolor"/><path d="M112 96h16" fill="none" stroke="currentcolor"/><path d="M128 96h16" fill="none" stroke="currentcolor"/><path d="M16 128H128" fill="none" stroke="currentcolor"/><path d="M16 48V64" fill="none" stroke="currentcolor"/><path d="M16 96v16" fill="none" stroke="currentcolor"/><path d="M16 112v16" fill="none" stroke="currentcolor"/><path d="M48 32V48" fill="none" stroke="currentcolor"/><path d="M48 48V64" fill="none" stroke="currentcolor"/><path d="M64 16V32" fill="none" stroke="currentcolor"/><path d="M80 32V48" fill="none" stroke="currentcolor"/><path d="M80 48V64" fill="none" stroke="currentcolor"/><path d="M112 64V96" fill="none" stroke="currentcolor"/><path d="M128 48V64" fill="none" stroke="currentcolor"/><path d="M128 96v32" fill="none" stroke="currentcolor"/><path d="M144 64V96" fill="none" stroke="currentcolor"/><text text-anchor="middle" x="64" y="4" fill="currentcolor" style="font-size:1em">x</text><text text-anchor="middle" x="64" y="52" fill="currentcolor" style="font-size:1em">S</text><text text-anchor="middle" x="128" y="84" fill="currentcolor" style="font-size:1em">L</text></g></svg></div><p>S 表示这是一个开关，x是外部的输入信号，L表示灯。当 x=0 时，L=0；x=1时，L=1. 所以我们可以写成：</p><p>$$
L(x)=x
$$</p><div class="goat svg-container"><svg xmlns="http://www.w3.org/2000/svg" font-family="Menlo,Lucida Console,monospace" viewBox="0 0 200 153"><g transform="translate(8,16)"><path d="M48 32H64" fill="none" stroke="currentcolor"/><path d="M64 32H80" fill="none" stroke="currentcolor"/><path d="M104 32h16" fill="none" stroke="currentcolor"/><path d="M120 32h16" fill="none" stroke="currentcolor"/><path d="M16 48H48" fill="none" stroke="currentcolor"/><path d="M80 48h24" fill="none" stroke="currentcolor"/><path d="M136 48h32" fill="none" stroke="currentcolor"/><path d="M0 64H16" fill="none" stroke="currentcolor"/><path d="M16 64H32" fill="none" stroke="currentcolor"/><path d="M48 64H64" fill="none" stroke="currentcolor"/><path d="M64 64H80" fill="none" stroke="currentcolor"/><path d="M104 64h16" fill="none" stroke="currentcolor"/><path d="M120 64h16" fill="none" stroke="currentcolor"/><path d="M152 64h16" fill="none" stroke="currentcolor"/><path d="M168 64h16" fill="none" stroke="currentcolor"/><path d="M8 96h8" fill="none" stroke="currentcolor"/><path d="M16 96h8" fill="none" stroke="currentcolor"/><path d="M152 96h16" fill="none" stroke="currentcolor"/><path d="M168 96h16" fill="none" stroke="currentcolor"/><path d="M16 128H168" fill="none" stroke="currentcolor"/><path d="M16 48V64" fill="none" stroke="currentcolor"/><path d="M16 96v16" fill="none" stroke="currentcolor"/><path d="M16 112v16" fill="none" stroke="currentcolor"/><path d="M48 32V48" fill="none" stroke="currentcolor"/><path d="M48 48V64" fill="none" stroke="currentcolor"/><path d="M64 16V32" fill="none" stroke="currentcolor"/><path d="M80 32V48" fill="none" stroke="currentcolor"/><path d="M80 48V64" fill="none" stroke="currentcolor"/><path d="M104 32V48" fill="none" stroke="currentcolor"/><path d="M104 48V64" fill="none" stroke="currentcolor"/><path d="M120 16V32" fill="none" stroke="currentcolor"/><path d="M136 32V48" fill="none" stroke="currentcolor"/><path d="M136 48V64" fill="none" stroke="currentcolor"/><path d="M152 64V96" fill="none" stroke="currentcolor"/><path d="M168 48V64" fill="none" stroke="currentcolor"/><path d="M168 96v32" fill="none" stroke="currentcolor"/><path d="M184 64V96" fill="none" stroke="currentcolor"/><text text-anchor="middle" x="56" y="4" fill="currentcolor" style="font-size:1em">x</text><text text-anchor="middle" x="64" y="4" fill="currentcolor" style="font-size:1em">1</text><text text-anchor="middle" x="64" y="52" fill="currentcolor" style="font-size:1em">S</text><text text-anchor="middle" x="120" y="4" fill="currentcolor" style="font-size:1em">x</text><text text-anchor="middle" x="120" y="52" fill="currentcolor" style="font-size:1em">S</text><text text-anchor="middle" x="128" y="4" fill="currentcolor" style="font-size:1em">2</text><text text-anchor="middle" x="168" y="84" fill="currentcolor" style="font-size:1em">L</text></g></svg></div><p>只有当 $x_1,x_2$ 同时为 1 时，L 才等于 1. 上面的电路则可以写成：</p><p>$$
L(x_1,x_2)=x_1\cdot x_2
$$</p><p>符号 $\cdot$ 称为 <strong>与（AND）</strong>。</p><div class="goat svg-container"><svg xmlns="http://www.w3.org/2000/svg" font-family="Menlo,Lucida Console,monospace" viewBox="0 0 184 201"><g transform="translate(8,16)"><path d="M64 32H80" fill="none" stroke="currentcolor"/><path d="M80 32H96" fill="none" stroke="currentcolor"/><path d="M16 48H64" fill="none" stroke="currentcolor"/><path d="M96 48h56" fill="none" stroke="currentcolor"/><path d="M0 64H16" fill="none" stroke="currentcolor"/><path d="M16 64H32" fill="none" stroke="currentcolor"/><path d="M64 64H80" fill="none" stroke="currentcolor"/><path d="M80 64H96" fill="none" stroke="currentcolor"/><path d="M136 64h16" fill="none" stroke="currentcolor"/><path d="M152 64h16" fill="none" stroke="currentcolor"/><path d="M8 96h8" fill="none" stroke="currentcolor"/><path d="M16 96h8" fill="none" stroke="currentcolor"/><path d="M64 96H80" fill="none" stroke="currentcolor"/><path d="M80 96H96" fill="none" stroke="currentcolor"/><path d="M136 96h16" fill="none" stroke="currentcolor"/><path d="M152 96h16" fill="none" stroke="currentcolor"/><path d="M64 128H80" fill="none" stroke="currentcolor"/><path d="M80 128H96" fill="none" stroke="currentcolor"/><path d="M16 176H152" fill="none" stroke="currentcolor"/><path d="M16 48V64" fill="none" stroke="currentcolor"/><path d="M16 96v16" fill="none" stroke="currentcolor"/><path d="M16 112v64" fill="none" stroke="currentcolor"/><path d="M64 32V48" fill="none" stroke="currentcolor"/><path d="M64 48V64" fill="none" stroke="currentcolor"/><path d="M64 96v32" fill="none" stroke="currentcolor"/><path d="M80 16V32" fill="none" stroke="currentcolor"/><path d="M80 64V96" fill="none" stroke="currentcolor"/><path d="M80 128v16" fill="none" stroke="currentcolor"/><path d="M96 32V48" fill="none" stroke="currentcolor"/><path d="M96 48V64" fill="none" stroke="currentcolor"/><path d="M96 96v32" fill="none" stroke="currentcolor"/><path d="M136 64V96" fill="none" stroke="currentcolor"/><path d="M152 48V64" fill="none" stroke="currentcolor"/><path d="M152 96v80" fill="none" stroke="currentcolor"/><path d="M168 64V96" fill="none" stroke="currentcolor"/><text text-anchor="middle" x="80" y="4" fill="currentcolor" style="font-size:1em">x</text><text text-anchor="middle" x="80" y="52" fill="currentcolor" style="font-size:1em">S</text><text text-anchor="middle" x="80" y="116" fill="currentcolor" style="font-size:1em">S</text><text text-anchor="middle" x="80" y="164" fill="currentcolor" style="font-size:1em">x</text><text text-anchor="middle" x="88" y="4" fill="currentcolor" style="font-size:1em">1</text><text text-anchor="middle" x="88" y="164" fill="currentcolor" style="font-size:1em">2</text><text text-anchor="middle" x="152" y="84" fill="currentcolor" style="font-size:1em">L</text></g></svg></div><p>当 $x_1$ 或 $x_2$ 为 1 时，L 为 1. 上面的电路可以写成：</p><p>$$
L(x_1,x_2)=x_1+x_2
$$</p><p>符号 $+$ 称为 <strong>或（OR）</strong>。</p><div class="goat svg-container"><svg xmlns="http://www.w3.org/2000/svg" font-family="Menlo,Lucida Console,monospace" viewBox="0 0 208 169"><g transform="translate(8,16)"><path d="M48 0h56" fill="none" stroke="currentcolor"/><path d="M16 16H48" fill="none" stroke="currentcolor"/><path d="M104 16h40" fill="none" stroke="currentcolor"/><path d="M0 32H16" fill="none" stroke="currentcolor"/><path d="M16 32H32" fill="none" stroke="currentcolor"/><path d="M48 32h56" fill="none" stroke="currentcolor"/><path d="M112 48h32" fill="none" stroke="currentcolor"/><path d="M144 48h32" fill="none" stroke="currentcolor"/><path d="M8 64h8" fill="none" stroke="currentcolor"/><path d="M16 64h8" fill="none" stroke="currentcolor"/><path d="M96 64h16" fill="none" stroke="currentcolor"/><path d="M112 64h16" fill="none" stroke="currentcolor"/><path d="M160 64h16" fill="none" stroke="currentcolor"/><path d="M176 64h16" fill="none" stroke="currentcolor"/><path d="M88 80h8" fill="none" stroke="currentcolor"/><path d="M96 96h16" fill="none" stroke="currentcolor"/><path d="M112 96h16" fill="none" stroke="currentcolor"/><path d="M160 96h16" fill="none" stroke="currentcolor"/><path d="M176 96h16" fill="none" stroke="currentcolor"/><path d="M112 112h32" fill="none" stroke="currentcolor"/><path d="M144 112h32" fill="none" stroke="currentcolor"/><path d="M16 144H144" fill="none" stroke="currentcolor"/><path d="M16 16V32" fill="none" stroke="currentcolor"/><path d="M16 64V80" fill="none" stroke="currentcolor"/><path d="M16 80v64" fill="none" stroke="currentcolor"/><path d="M48 0V16" fill="none" stroke="currentcolor"/><path d="M48 16V32" fill="none" stroke="currentcolor"/><path d="M96 64V80" fill="none" stroke="currentcolor"/><path d="M96 80V96" fill="none" stroke="currentcolor"/><path d="M104 0V16" fill="none" stroke="currentcolor"/><path d="M104 16V32" fill="none" stroke="currentcolor"/><path d="M112 48V64" fill="none" stroke="currentcolor"/><path d="M112 96v16" fill="none" stroke="currentcolor"/><path d="M128 64V96" fill="none" stroke="currentcolor"/><path d="M144 16V48" fill="none" stroke="currentcolor"/><path d="M144 112v32" fill="none" stroke="currentcolor"/><path d="M160 64V96" fill="none" stroke="currentcolor"/><path d="M176 48V64" fill="none" stroke="currentcolor"/><path d="M176 96v16" fill="none" stroke="currentcolor"/><path d="M192 64V96" fill="none" stroke="currentcolor"/><text text-anchor="middle" x="72" y="84" fill="currentcolor" style="font-size:1em">x</text><text text-anchor="middle" x="112" y="84" fill="currentcolor" style="font-size:1em">S</text><text text-anchor="middle" x="176" y="84" fill="currentcolor" style="font-size:1em">L</text></g></svg></div><p>当 x=0 时，L 为 1. 上面的电路可以写成：</p><p>$$
L(x)=\overline{x}
$$</p><p>上划线表示 <strong>非（NOT）</strong>，有一些其他表示方法，比如：</p><p>$$
\overline{x}=x&rsquo;=!x=\sim x={\rm NOT}; x
$$</p><h2 id=真值表>真值表</h2><p>我们介绍了基本的逻辑表达式，并给出了它们的电路定义，下面我们将给出了它们的真值表：</p><table><thead><tr><th style=text-align:center>$x_1,x_2$</th><th style=text-align:center>$x_1\cdot x_2$</th><th style=text-align:center>$x_1+x_2$</th></tr></thead><tbody><tr><td style=text-align:center>0 0</td><td style=text-align:center>0</td><td style=text-align:center>0</td></tr><tr><td style=text-align:center>0 1</td><td style=text-align:center>0</td><td style=text-align:center>1</td></tr><tr><td style=text-align:center>1 0</td><td style=text-align:center>0</td><td style=text-align:center>1</td></tr><tr><td style=text-align:center>1 1</td><td style=text-align:center>1</td><td style=text-align:center>1</td></tr></tbody></table><p>真值表的最左边给出所有的输入组合，而右边则给出逻辑表达式的输出。真值表可以直观地展示出逻辑表达式。真值表会随着输入指数增长，比如当输入有 3 个，则真值表有 8 行。</p><table><thead><tr><th style=text-align:center>$x_1,x_2,x_3$</th><th style=text-align:center>$x_1\cdot x_2 \cdot x_3$</th><th style=text-align:center>$x_1+x_2+x_3$</th></tr></thead><tbody><tr><td style=text-align:center>0 0 0</td><td style=text-align:center>0</td><td style=text-align:center>0</td></tr><tr><td style=text-align:center>0 0 1</td><td style=text-align:center>0</td><td style=text-align:center>1</td></tr><tr><td style=text-align:center>0 1 0</td><td style=text-align:center>0</td><td style=text-align:center>1</td></tr><tr><td style=text-align:center>0 1 1</td><td style=text-align:center>0</td><td style=text-align:center>1</td></tr><tr><td style=text-align:center>1 0 0</td><td style=text-align:center>0</td><td style=text-align:center>1</td></tr><tr><td style=text-align:center>1 0 1</td><td style=text-align:center>0</td><td style=text-align:center>1</td></tr><tr><td style=text-align:center>1 1 0</td><td style=text-align:center>0</td><td style=text-align:center>1</td></tr><tr><td style=text-align:center>1 1 1</td><td style=text-align:center>1</td><td style=text-align:center>1</td></tr></tbody></table><p>与和或都可以接受多个输入，与只有在输入都为 1 时才为 1，而或在输入中有一个为 1 时就为 1.</p><h2 id=逻辑门>逻辑门</h2><p>逻辑表达式在电路中可以通过晶体管/MOS管来实现，这在电路中可以用逻辑门来表示：</p><p><img src=images/logic%20gate.svg alt="logic gate"></p><p>通过组合逻辑门可以得到逻辑电路。</p><h3 id=逻辑电路的分析>逻辑电路的分析</h3><h4 id=例一>例一</h4><p>对于给定的逻辑电路，我们可以想象给定输入后得到什么输出，比如下面这个电路：$f=\overline{x}_1+x_1\cdot x_2$</p><p><img src=images/logic%20circuit.svg alt="logic circuit"></p><p>其真值表为：</p><table><thead><tr><th style=text-align:center>$x_1, x_2$</th><th style=text-align:center>$A,B$</th><th style=text-align:center>$f(x_1,x_2)$</th></tr></thead><tbody><tr><td style=text-align:center>0 0</td><td style=text-align:center>1 0</td><td style=text-align:center>1</td></tr><tr><td style=text-align:center>0 1</td><td style=text-align:center>1 0</td><td style=text-align:center>1</td></tr><tr><td style=text-align:center>1 0</td><td style=text-align:center>0 0</td><td style=text-align:center>0</td></tr><tr><td style=text-align:center>1 1</td><td style=text-align:center>0 1</td><td style=text-align:center>1</td></tr></tbody></table><p>其时序图为：</p><p><img src=images/time%20diagram.svg alt="time diagram"></p><p>时序图可以用于在实际电路中，通过逻辑分析仪，来观察其实际工作情况。</p><p>上面的逻辑表达式实际上等价于 $g=\overline{x}_1+x_2$，它们有相同的真值表。</p><h4 id=例二>例二</h4><p>考虑下面的逻辑电路：</p><p><img src=images/xor%20circuit.svg alt="xor circuit"></p><table><thead><tr><th style=text-align:center>$x,y$</th><th style=text-align:center>L</th></tr></thead><tbody><tr><td style=text-align:center>0 0</td><td style=text-align:center>0</td></tr><tr><td style=text-align:center>0 1</td><td style=text-align:center>1</td></tr><tr><td style=text-align:center>1 0</td><td style=text-align:center>1</td></tr><tr><td style=text-align:center>1 1</td><td style=text-align:center>0</td></tr></tbody></table><p>只有当 x,y 不相同时，输出才为 1。我们把这个称为 <strong>异或（XOR）</strong>，记为 $x \oplus y$，用下面的逻辑门来表示：</p><p><img src=images/xor%20gate.svg alt="xor gate"></p><p>对异或门取反可以得到 <strong>同或（NAND）</strong>，记为 $x \odot y$，用下面的逻辑门来表示：</p><p><img src=images/nand%20gate.svg alt="nand gate"></p><h4 id=例三>例三</h4><p>在上一节我们介绍了二进制数，考虑两个一位的二进制数相加，则可能有四种结果；</p><p>$$
\begin{array}{r}
a\
+b\
\hline
s_1s_0
\end{array}
$$</p><table><thead><tr><th style=text-align:center>$a,b$</th><th style=text-align:center>$s_1s_0$</th></tr></thead><tbody><tr><td style=text-align:center>0 0</td><td style=text-align:center>0 0</td></tr><tr><td style=text-align:center>0 1</td><td style=text-align:center>0 1</td></tr><tr><td style=text-align:center>1 0</td><td style=text-align:center>0 1</td></tr><tr><td style=text-align:center>1 1</td><td style=text-align:center>1 0</td></tr></tbody></table><p>注意到 $s_0=a\oplus b$，$s_1=a\odot b$，所以可以画出如下逻辑电路：</p><p><img src=images/add.svg alt="addition of binary numbers"></p><p>这个电路称为 <strong>半加器</strong>。</p><h2 id=布尔代数>布尔代数</h2><p>George Boole 在 1849 年发表了用代数描述逻辑推理的方法，被后人称为 Boolean Algebra.</p><h3 id=公理>公理</h3><p>假设有如下公理：</p><ol><li>$0\cdot 0=0$</li><li>$1+1=1$</li><li>$1\cdot 1=1$</li><li>$0+0=0$</li><li>$0\cdot 1=1\cdot 0=0$</li><li>$1+0=0+1=1$</li><li>If $x=0$, then $\overline{x}=1$</li><li>If $x=1$, then $\overline{x}=0$</li></ol><h3 id=定理>定理</h3><h4 id=单变量定理>单变量定理</h4><ol><li>$x\cdot 0=0$</li><li>$x+1=1$</li><li>$x\cdot 1=0$</li><li>$x+0=x$</li><li>$x\cdot x=x$</li><li>$x+x=x$</li><li>$x\cdot\overline{x}=0$</li><li>$x+\overline{x}=1$</li><li>$\overline{\overline{x}}=x$</li></ol><p>以上定理很容易证明，只需要代入 0 或 1 即可。</p><h4 id=对偶>对偶</h4><p>某个逻辑表达式的 <strong>对偶式</strong> 可以通过将 与/或 互换，0/1 互换来得到。观察上面的公理和定理，可以发现一些式子是对偶的。比如：</p><p>$$
x+0=x \leftrightarrow x\cdot 1=x
$$</p><p>如果一个逻辑表达式是正确的，其对偶式也是正确的，它们的结果是一样的。因此，一般有两种方法来表示同一个逻辑表达式，通常其中一种会更简单。</p><h4 id=多变量定理>多变量定理</h4><p>交换率（Commutative）</p><ul><li>$x\cdot y = y\cdot x$</li><li>$x+y=y+x$</li></ul><p>结合率（Associative）</p><ul><li>$x\cdot(y\cdot z)=(x\cdot y)\cdot z$</li><li>$x+(y+z)=(x+y)+z$</li></ul><p>分配律（Distributive）</p><ul><li>$x\cdot(y+z)=x\cdot y+x\cdot z$</li><li>$x+y\cdot z=(x+y)\cdot(x+z)$</li></ul><p>吸收率（Absorption）</p><ul><li>$x+x\cdot y=x$</li><li>$x\cdot(x+y)=x$</li><li>$x\cdot y+x\cdot\overline{y}=x$</li><li>$(x+y)\cdot(x+\overline{y})=x$</li></ul><p>德·摩根定律（DeMorgan&rsquo;s theorem）</p><ul><li>$\overline{x\cdot y}=\overline{x}+\overline{y}$</li><li>$\overline{x+y}=\overline{x}\cdot\overline{y}$</li><li>$x+\overline{x}\cdot y=x+y$</li><li>$x\cdot(\overline{x}+y)=x\cdot y$</li></ul><p>共识定理（Consensus）</p><ul><li>$x\cdot y+y\cdot z+\overline{x}\cdot z=x\cdot y+\overline{x}\cdot z$</li><li>$(x+y)\cdot(y+z)\cdot(\overline{x}+z)=(x+y)\cdot(\overline{x}+z)$</li></ul><h3 id=例子>例子</h3><p>证明以下逻辑表达式：</p><p>$$
(x_1+x_2)\cdot(\overline{x}+\overline{x}_2)=x_1\cdot\overline{x}_2+\overline{x}_1\cdot x_2
$$</p><p>展开等式左边：</p><p>$$
\begin{align}
{\rm LHS} &= (x_1+x_2)\cdot\overline{x}_1+(x_1+x_2)\cdot\overline{x}_2\
&=x_1\cdot\overline{x}_1+x_2\cdot\overline{x}_1+x_1\cdot\overline{x}_2+x_2\cdot\overline{x}_2\
&=0+x_2\cdot\overline{x}_1+x_1\cdot\overline{x}_2+0\
&=x_2\cdot\overline{x}_1+x_1\cdot\overline{x}_2
\end{align}
$$</p><h3 id=韦恩图>韦恩图</h3><p>韦恩图也可以用于证明逻辑表达式的正确性。这里就不花了，有兴趣的话可以试着证明一下共识定理。</p><h2 id=用与或非门综合>用与/或/非门综合</h2><p>有了以上知识，我们可以尝试用与/或/非门得到所希望的逻辑功能。考虑下面的真值表：</p><table><thead><tr><th style=text-align:center>$x_1,x_2$</th><th style=text-align:center>$f(x_1,x_2)$</th></tr></thead><tbody><tr><td style=text-align:center>0 0</td><td style=text-align:center>1</td></tr><tr><td style=text-align:center>0 1</td><td style=text-align:center>1</td></tr><tr><td style=text-align:center>1 0</td><td style=text-align:center>0</td></tr><tr><td style=text-align:center>1 1</td><td style=text-align:center>1</td></tr></tbody></table><p>要写出逻辑表达式，我们可以将 $f=1$ 的行相加：</p><p>$$
f(x_1,x_2)=x_1x_2+\overline{x}_1x_2+\overline{x}_1\overline{x}_2
$$</p><blockquote><p>注：以后我们写逻辑表达式时将省略 $\cdot$ 号。</p></blockquote><p>但这样得到的式子并不是最简的。我们可以采取下面的化简方式：</p><p>$$
\begin{align}
f(x_1,x_2) &= x_1x_2 + \overline{x}_1x_2+ \overline{x}_1x_2+\overline{x}_1\overline{x}_2\
&=(x_1+\overline{x}_1)x_2+\overline{x}_1(\overline{x}_2+x_2)\
&=x_2+\overline{x}_1
\end{align}
$$</p><p>直接用定理化简并不直观，所以后面我们会介绍另一种方法叫“卡诺图”。</p><h3 id=积的和和的积>积的和、和的积</h3><p>下面我们将用专业术语来描述逻辑函数综合的过程。为了方便描述，我们将“与”看作乘，“或”看作除</p><h4 id=最小项>最小项</h4><p>如果一个函数有 $n$ 个变量，则包含这 $n$ 个变量的乘积称为 <strong>最小项（Minterm）</strong>，变量可能是 $x_i$ 或 $\overline{x}_i$。真值表中的每一行都可以用一个最小项来表示。</p><footer class=footline></footer></div></div><div id=navigation><a class="nav nav-prev" href=/%E5%9F%BA%E7%A1%80/1-introduction/ title=Introduction><i class="fa fa-chevron-left"></i></a>
<a class="nav nav-next" href=/%E5%AE%9E%E9%AA%8C/ title=实验 style=margin-right:0><i class="fa fa-chevron-right"></i></a></div></section><div style=left:-1000px;overflow:scroll;position:absolute;top:-1000px;border:none;box-sizing:content-box;height:200px;margin:0;padding:0;width:200px><div style=border:none;box-sizing:content-box;height:200px;margin:0;padding:0;width:200px></div></div><script src=/js/clipboard.min.js?1658677304></script>
<script src=/js/perfect-scrollbar.min.js?1658677304></script>
<script src=/js/perfect-scrollbar.jquery.min.js?1658677304></script>
<script src=/js/jquery.sticky.js?1658677304></script>
<script src=/js/featherlight.min.js?1658677304></script>
<script src=/js/highlight.pack.js?1658677304></script>
<script>hljs.initHighlightingOnLoad()</script><script src=/js/modernizr.custom-3.6.0.js?1658677304></script>
<script src=/js/learn.js?1658677304></script>
<script src=/js/hugo-learn.js?1658677304></script>
<script src=https://unpkg.com/mermaid@8.8.0/dist/mermaid.min.js></script>
<script>mermaid.initialize({startOnLoad:!0})</script></body></html>