// Seed: 4058213778
module module_0 ();
  integer id_1;
  assign id_1 = id_2;
  assign id_2 = {1'h0, {id_2, 1'b0, id_2 - 1'b0, 1} | id_2 | "" | 1 < 1 | id_2} == id_2;
  initial $display(id_2, 1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  tri0 id_6;
  nor primCall (id_1, id_3, id_5, id_6, id_7);
  initial begin : LABEL_0
    if (id_5) disable id_7;
    else begin : LABEL_0
      id_6 = id_5;
    end
    if (1) assert (1 - 1);
  end
  module_0 modCall_1 ();
endmodule
