0.6
2018.1
Apr  4 2018
19:30:32
E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sim_1/new/CPU_sim_1.v,1542209381,verilog,,,,CPU_sim_1,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ALU.v,1542447411,verilog,,E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ControlUnit.v,,ALU,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Basys3_CPU.v,1542294622,verilog,,E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Button_Debounce.v,,Basys3_CPU,,,,,,,,
,,,,E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Mux4_16bits.v,,Button_Debounce;ClockDivisor,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ControlUnit.v,1542436424,verilog,,E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/DataMemory.v,,ControlUnit,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Counter4.v,1542436673,verilog,,E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Hex_To_7Seg.v,,Counter4,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/DataMemory.v,1542612891,verilog,,E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ImmediateExtend.v,,DataMemory,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Four_LED.v,1542436602,verilog,,E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Basys3_CPU.v,,Four_LED,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Hex_To_7Seg.v,1542293420,verilog,,E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Mux4_4bits.v,,Hex_To_7Seg,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ImmediateExtend.v,1542202247,verilog,,E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/InstructionMemory.v,,ImmediateExtend,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/InstructionMemory.v,1542260625,verilog,,E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Mux2_5bits.v,,InstructionMemory,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Mux2_32bits.v,1542013062,verilog,,E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/top_CPU.v,,Mux2_32bits,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Mux2_5bits.v,1542013206,verilog,,E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Mux4_32bits.v,,Mux2_5bits,,,,,,,,
,,,,E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sim_1/new/CPU_sim_1.v,,Mux4_16bits,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Mux4_32bits.v,1542195594,verilog,,E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/PC.v,,Mux4_32bits,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Mux4_4bits.v,1542293465,verilog,,E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Four_LED.v,,Mux4_4bits,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/PC.v,1542447414,verilog,,E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v,,PC,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegisterFile.v,1542428943,verilog,,E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Mux2_32bits.v,,RegisterFile,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/clk_div.v,1542293371,verilog,,E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Counter4.v,,clk_div,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/top_CPU.v,1542617804,verilog,,E:/_Vivado/MIPS_CPU_Design/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/clk_div.v,,top_CPU,,,,,,,,
