# //  Questa Sim-64
# //  Version 2020.1 linux_x86_64 Jan 28 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# OpenFile cpu.sv
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 16:57:11 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv 
# -- Compiling module hexdriver
# 
# Top level modules:
# 	hexdriver
# End time: 16:57:11 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 16:57:11 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv 
# -- Compiling module instructionDecoder
# 
# Top level modules:
# 	instructionDecoder
# End time: 16:57:11 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 16:57:11 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv 
# -- Compiling module regfile
# ** Error: /acct/jgunst/lab_jb/regfile.sv(31): (vlog-2110) Illegal reference to net "readdata1".
# ** Error: /acct/jgunst/lab_jb/regfile.sv(32): (vlog-2110) Illegal reference to net "readdata1".
# ** Error: /acct/jgunst/lab_jb/regfile.sv(33): (vlog-2110) Illegal reference to net "readdata1".
# ** Error: /acct/jgunst/lab_jb/regfile.sv(35): (vlog-2110) Illegal reference to net "readdata2".
# ** Error: /acct/jgunst/lab_jb/regfile.sv(36): (vlog-2110) Illegal reference to net "readdata2".
# ** Error: /acct/jgunst/lab_jb/regfile.sv(37): (vlog-2110) Illegal reference to net "readdata2".
# End time: 16:57:11 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 16:57:11 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv 
# -- Compiling module simtop
# 
# Top level modules:
# 	simtop
# End time: 16:57:11 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 16:57:11 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 16:57:11 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 16:57:11 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:57:11 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 16:57:11 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 16:57:11 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 16:57:11 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 16:57:12 on Nov 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 16:58:00 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv 
# -- Compiling module hexdriver
# 
# Top level modules:
# 	hexdriver
# End time: 16:58:00 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 16:58:00 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv 
# -- Compiling module instructionDecoder
# 
# Top level modules:
# 	instructionDecoder
# End time: 16:58:00 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 16:58:00 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 16:58:00 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 16:58:00 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv 
# -- Compiling module simtop
# 
# Top level modules:
# 	simtop
# End time: 16:58:00 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 16:58:00 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 16:58:01 on Nov 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 16:58:01 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:58:01 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 16:58:01 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 16:58:01 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 16:58:01 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 16:58:01 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.cpu -voptargs=+acc
# vsim work.cpu -voptargs="+acc" 
# Start time: 16:58:21 on Nov 19,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /acct/jgunst/lab_jb/cpu.sv(110): (vopt-2685) [TFMPC] - Too few port connections for 'my_control_unit'.  Expected 17, found 16.
# ** Warning: /acct/jgunst/lab_jb/cpu.sv(110): (vopt-2718) [TFMPC] - Missing connection for port 'shamt'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.cpu(fast)
# Loading work.control_unit(fast)
# Loading work.instructionDecoder(fast)
# Loading work.regfile(fast)
# Loading work.alu(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'R_EX'. The port definition is at: /acct/jgunst/lab_jb/control_unit.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /cpu/my_control_unit File: /acct/jgunst/lab_jb/cpu.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'imm_j_extended'. The port definition is at: /acct/jgunst/lab_jb/instructionDecoder.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /cpu/my_control_unit/my_decoder File: /acct/jgunst/lab_jb/control_unit.sv Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'imm_b_extended'. The port definition is at: /acct/jgunst/lab_jb/instructionDecoder.sv(13).
#    Time: 0 ns  Iteration: 0  Instance: /cpu/my_control_unit/my_decoder File: /acct/jgunst/lab_jb/control_unit.sv Line: 27
# ** Error (suppressible): (vsim-3839) Variable '/cpu/pcsrc_EX', driven via a port connection, is multiply driven. See /acct/jgunst/lab_jb/cpu.sv(110).
#    Time: 0 ns  Iteration: 0  Instance: /cpu File: /acct/jgunst/lab_jb/cpu.sv Line: 182
# Error loading design
# End time: 16:58:22 on Nov 19,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 5
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 16:59:16 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv 
# -- Compiling module hexdriver
# 
# Top level modules:
# 	hexdriver
# End time: 16:59:16 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 16:59:16 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv 
# -- Compiling module instructionDecoder
# 
# Top level modules:
# 	instructionDecoder
# End time: 16:59:16 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 16:59:16 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 16:59:16 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 16:59:16 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv 
# -- Compiling module simtop
# 
# Top level modules:
# 	simtop
# End time: 16:59:16 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 16:59:16 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 16:59:16 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 16:59:16 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 16:59:17 on Nov 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 16:59:17 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:59:17 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 16:59:17 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 16:59:17 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.cpu
# vsim -voptargs="+acc" work.cpu 
# Start time: 16:59:33 on Nov 19,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.cpu(fast)
# Loading work.control_unit(fast)
# Loading work.instructionDecoder(fast)
# Loading work.regfile(fast)
# Loading work.alu(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'R_EX'. The port definition is at: /acct/jgunst/lab_jb/control_unit.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /cpu/my_control_unit File: /acct/jgunst/lab_jb/cpu.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'shamt'. The port definition is at: /acct/jgunst/lab_jb/instructionDecoder.sv(11).
#    Time: 0 ns  Iteration: 0  Instance: /cpu/my_control_unit/my_decoder File: /acct/jgunst/lab_jb/control_unit.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'imm_j_extended'. The port definition is at: /acct/jgunst/lab_jb/instructionDecoder.sv(12).
#    Time: 0 ns  Iteration: 0  Instance: /cpu/my_control_unit/my_decoder File: /acct/jgunst/lab_jb/control_unit.sv Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'imm_b_extended'. The port definition is at: /acct/jgunst/lab_jb/instructionDecoder.sv(13).
#    Time: 0 ns  Iteration: 0  Instance: /cpu/my_control_unit/my_decoder File: /acct/jgunst/lab_jb/control_unit.sv Line: 26
# ** Error (suppressible): (vsim-3839) Variable '/cpu/pcsrc_EX', driven via a port connection, is multiply driven. See /acct/jgunst/lab_jb/cpu.sv(110).
#    Time: 0 ns  Iteration: 0  Instance: /cpu File: /acct/jgunst/lab_jb/cpu.sv Line: 182
# Error loading design
# End time: 16:59:34 on Nov 19,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 4
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:04:04 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:04:04 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:04:04 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 17:04:04 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:04:04 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 17:04:04 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:04:04 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:04:04 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:04:04 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv 
# -- Compiling module simtop
# 
# Top level modules:
# 	simtop
# End time: 17:04:04 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:04:04 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:04:04 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:04:04 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv 
# -- Compiling module instructionDecoder
# ** Error: (vlog-13038) /acct/jgunst/lab_jb/instructionDecoder.sv(9): near ")": Missing port in ansi port list.
# End time: 17:04:04 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:04:04 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv 
# -- Compiling module hexdriver
# 
# Top level modules:
# 	hexdriver
# End time: 17:04:05 on Nov 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:04:29 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:04:29 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:04:29 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 17:04:29 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:04:29 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 17:04:29 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:04:29 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:04:29 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:04:29 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv 
# -- Compiling module simtop
# 
# Top level modules:
# 	simtop
# End time: 17:04:29 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:04:29 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:04:29 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:04:29 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv 
# -- Compiling module instructionDecoder
# 
# Top level modules:
# 	instructionDecoder
# End time: 17:04:30 on Nov 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:04:30 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv 
# -- Compiling module hexdriver
# 
# Top level modules:
# 	hexdriver
# End time: 17:04:30 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.cpu
# vsim -voptargs="+acc" work.cpu 
# Start time: 17:04:40 on Nov 19,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.cpu(fast)
# Loading work.control_unit(fast)
# Loading work.instructionDecoder(fast)
# Loading work.regfile(fast)
# Loading work.alu(fast)
# ** Error (suppressible): (vsim-3839) Variable '/cpu/pcsrc_EX', driven via a port connection, is multiply driven. See /acct/jgunst/lab_jb/cpu.sv(109).
#    Time: 0 ns  Iteration: 0  Instance: /cpu File: /acct/jgunst/lab_jb/cpu.sv Line: 181
# Error loading design
# End time: 17:04:40 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:06:08 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:06:08 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:06:08 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 17:06:08 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:06:08 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 17:06:09 on Nov 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:06:09 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:06:09 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:06:09 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv 
# -- Compiling module simtop
# 
# Top level modules:
# 	simtop
# End time: 17:06:09 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:06:09 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:06:09 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:06:09 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv 
# -- Compiling module instructionDecoder
# 
# Top level modules:
# 	instructionDecoder
# End time: 17:06:09 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:06:09 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv 
# -- Compiling module hexdriver
# 
# Top level modules:
# 	hexdriver
# End time: 17:06:09 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:06:09 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:06:09 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:06:09 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 17:06:09 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:06:09 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 17:06:09 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:06:09 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:06:09 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:06:09 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv 
# -- Compiling module simtop
# 
# Top level modules:
# 	simtop
# End time: 17:06:09 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:06:09 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:06:09 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:06:09 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv 
# -- Compiling module instructionDecoder
# 
# Top level modules:
# 	instructionDecoder
# End time: 17:06:09 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:06:09 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv 
# -- Compiling module hexdriver
# 
# Top level modules:
# 	hexdriver
# End time: 17:06:10 on Nov 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.cpu
# vsim -voptargs="+acc" work.cpu 
# Start time: 17:06:19 on Nov 19,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.cpu(fast)
# Loading work.control_unit(fast)
# Loading work.instructionDecoder(fast)
# Loading work.regfile(fast)
# Loading work.alu(fast)
# ** Error (suppressible): (vsim-3839) Variable '/cpu/pcsrc_EX', driven via a port connection, is multiply driven. See /acct/jgunst/lab_jb/cpu.sv(110).
#    Time: 0 ns  Iteration: 0  Instance: /cpu File: /acct/jgunst/lab_jb/cpu.sv Line: 58
# Error loading design
# End time: 17:06:19 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:07:01 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:07:01 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:07:01 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 17:07:01 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:07:01 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 17:07:01 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:07:01 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:07:01 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:07:01 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv 
# -- Compiling module simtop
# 
# Top level modules:
# 	simtop
# End time: 17:07:01 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:07:01 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:07:01 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:07:01 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv 
# -- Compiling module instructionDecoder
# 
# Top level modules:
# 	instructionDecoder
# End time: 17:07:01 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:07:01 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv 
# -- Compiling module hexdriver
# 
# Top level modules:
# 	hexdriver
# End time: 17:07:01 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:07:01 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:07:02 on Nov 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:07:02 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 17:07:02 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:07:02 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 17:07:02 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:07:02 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:07:02 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:07:02 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv 
# -- Compiling module simtop
# 
# Top level modules:
# 	simtop
# End time: 17:07:02 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:07:02 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:07:02 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:07:02 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv 
# -- Compiling module instructionDecoder
# 
# Top level modules:
# 	instructionDecoder
# End time: 17:07:02 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:07:02 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv 
# -- Compiling module hexdriver
# 
# Top level modules:
# 	hexdriver
# End time: 17:07:02 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:07:02 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:07:02 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:07:02 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 17:07:02 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:07:02 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 17:07:02 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:07:02 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:07:02 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:07:02 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv 
# -- Compiling module simtop
# 
# Top level modules:
# 	simtop
# End time: 17:07:02 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:07:02 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:07:02 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:07:02 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv 
# -- Compiling module instructionDecoder
# 
# Top level modules:
# 	instructionDecoder
# End time: 17:07:03 on Nov 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:07:03 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv 
# -- Compiling module hexdriver
# 
# Top level modules:
# 	hexdriver
# End time: 17:07:03 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.cpu
# vsim -voptargs="+acc" work.cpu 
# Start time: 17:07:11 on Nov 19,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.cpu(fast)
# Loading work.control_unit(fast)
# Loading work.instructionDecoder(fast)
# Loading work.regfile(fast)
# Loading work.alu(fast)
# ** Error (suppressible): (vsim-3839) Variable '/cpu/pcsrc_EX', driven via a port connection, is multiply driven. See /acct/jgunst/lab_jb/cpu.sv(73).
#    Time: 0 ns  Iteration: 0  Instance: /cpu File: /acct/jgunst/lab_jb/cpu.sv Line: 97
# Error loading design
# End time: 17:07:12 on Nov 19,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:11:51 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:11:51 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:11:51 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 17:11:51 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:11:51 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 17:11:51 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:11:51 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:11:51 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:11:51 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv 
# -- Compiling module simtop
# 
# Top level modules:
# 	simtop
# End time: 17:11:51 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:11:51 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:11:51 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:11:51 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv 
# -- Compiling module instructionDecoder
# 
# Top level modules:
# 	instructionDecoder
# End time: 17:11:51 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:11:51 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv 
# -- Compiling module hexdriver
# 
# Top level modules:
# 	hexdriver
# End time: 17:11:52 on Nov 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:11:52 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:11:52 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:11:52 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 17:11:52 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:11:52 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 17:11:52 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:11:52 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:11:52 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:11:52 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv 
# -- Compiling module simtop
# 
# Top level modules:
# 	simtop
# End time: 17:11:52 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:11:52 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:11:52 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:11:52 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv 
# -- Compiling module instructionDecoder
# 
# Top level modules:
# 	instructionDecoder
# End time: 17:11:52 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:11:52 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv 
# -- Compiling module hexdriver
# 
# Top level modules:
# 	hexdriver
# End time: 17:11:52 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:11:52 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:11:52 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:11:52 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 17:11:52 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:11:52 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 17:11:52 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:11:52 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:11:52 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:11:52 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv 
# -- Compiling module simtop
# 
# Top level modules:
# 	simtop
# End time: 17:11:52 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:11:52 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:11:53 on Nov 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:11:53 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv 
# -- Compiling module instructionDecoder
# 
# Top level modules:
# 	instructionDecoder
# End time: 17:11:53 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:11:53 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv 
# -- Compiling module hexdriver
# 
# Top level modules:
# 	hexdriver
# End time: 17:11:53 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:11:53 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/cpu.sv 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 17:11:53 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:11:53 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 17:11:53 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:11:53 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:11:53 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:11:53 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/simtop.sv 
# -- Compiling module simtop
# 
# Top level modules:
# 	simtop
# End time: 17:11:53 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:11:53 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:11:53 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:11:53 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:11:53 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:11:53 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/instructionDecoder.sv 
# -- Compiling module instructionDecoder
# 
# Top level modules:
# 	instructionDecoder
# End time: 17:11:53 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv
# QuestaSim-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 17:11:53 on Nov 19,2025
# vlog -reportprogress 300 -work work /acct/jgunst/lab_jb/hexdriver.sv 
# -- Compiling module hexdriver
# 
# Top level modules:
# 	hexdriver
# End time: 17:11:53 on Nov 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.cpu
# vsim -voptargs="+acc" work.cpu 
# Start time: 17:12:01 on Nov 19,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.cpu(fast)
# Loading work.control_unit(fast)
# Loading work.instructionDecoder(fast)
# Loading work.regfile(fast)
# Loading work.alu(fast)
add wave -position insertpoint sim:/cpu/*
force -freeze sim:/cpu/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/cpu/rst 1'h0 0
run 1000
# [0] Instruction memory initialized from instmem.dat
# [0] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [0] DBG: pc=x instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=x alu_R=0xxxxxxxxx
# [100] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [100] DBG: pc=x instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=x alu_R=0xxxxxxxxx
# [200] DBG: pc=x instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=x alu_R=0xxxxxxxxx
# [200] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [300] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [300] DBG: pc=x instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=x alu_R=0xxxxxxxxx
# [400] DBG: pc=x instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=x alu_R=0xxxxxxxxx
# [400] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [500] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [500] DBG: pc=x instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=x alu_R=0xxxxxxxxx
# [600] DBG: pc=x instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=x alu_R=0xxxxxxxxx
# [600] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [700] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [700] DBG: pc=x instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=x alu_R=0xxxxxxxxx
# [800] DBG: pc=x instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=x alu_R=0xxxxxxxxx
# [800] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [900] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
# [900] DBG: pc=x instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=x alu_R=0xxxxxxxxx
# [1000] DBG: pc=x instr_F=0xxxxxxxxx ctrl_rd=x rd_field=x ex_rd_q=x alu_R=0xxxxxxxxx
# [1000] FETCH: pc=0xxxx -> instr=0xxxxxxxxx
force -freeze sim:/cpu/rst 1'h1 0
force -freeze sim:/cpu/rst 1'h1 0
run 10000
# [1100] CPU RESET asserted: pc <= 0
# [1200] CPU RESET asserted: pc <= 0
# [1300] CPU RESET asserted: pc <= 0
# [1400] CPU RESET asserted: pc <= 0
# [1500] CPU RESET asserted: pc <= 0
# [1600] CPU RESET asserted: pc <= 0
# [1700] CPU RESET asserted: pc <= 0
# [1800] CPU RESET asserted: pc <= 0
# [1900] CPU RESET asserted: pc <= 0
# [2000] CPU RESET asserted: pc <= 0
# [2100] CPU RESET asserted: pc <= 0
# [2200] CPU RESET asserted: pc <= 0
# [2300] CPU RESET asserted: pc <= 0
# [2400] CPU RESET asserted: pc <= 0
# [2500] CPU RESET asserted: pc <= 0
# [2600] CPU RESET asserted: pc <= 0
# [2700] CPU RESET asserted: pc <= 0
# [2800] CPU RESET asserted: pc <= 0
# [2900] CPU RESET asserted: pc <= 0
# [3000] CPU RESET asserted: pc <= 0
# [3100] CPU RESET asserted: pc <= 0
# [3200] CPU RESET asserted: pc <= 0
# [3300] CPU RESET asserted: pc <= 0
# [3400] CPU RESET asserted: pc <= 0
# [3500] CPU RESET asserted: pc <= 0
# [3600] CPU RESET asserted: pc <= 0
# [3700] CPU RESET asserted: pc <= 0
# [3800] CPU RESET asserted: pc <= 0
# [3900] CPU RESET asserted: pc <= 0
# [4000] CPU RESET asserted: pc <= 0
# [4100] CPU RESET asserted: pc <= 0
# [4200] CPU RESET asserted: pc <= 0
# [4300] CPU RESET asserted: pc <= 0
# [4400] CPU RESET asserted: pc <= 0
# [4500] CPU RESET asserted: pc <= 0
# [4600] CPU RESET asserted: pc <= 0
# [4700] CPU RESET asserted: pc <= 0
# [4800] CPU RESET asserted: pc <= 0
# [4900] CPU RESET asserted: pc <= 0
# [5000] CPU RESET asserted: pc <= 0
# [5100] CPU RESET asserted: pc <= 0
# [5200] CPU RESET asserted: pc <= 0
# [5300] CPU RESET asserted: pc <= 0
# [5400] CPU RESET asserted: pc <= 0
# [5500] CPU RESET asserted: pc <= 0
# [5600] CPU RESET asserted: pc <= 0
# [5700] CPU RESET asserted: pc <= 0
# [5800] CPU RESET asserted: pc <= 0
# [5900] CPU RESET asserted: pc <= 0
# [6000] CPU RESET asserted: pc <= 0
# [6100] CPU RESET asserted: pc <= 0
# [6200] CPU RESET asserted: pc <= 0
# [6300] CPU RESET asserted: pc <= 0
# [6400] CPU RESET asserted: pc <= 0
# [6500] CPU RESET asserted: pc <= 0
# [6600] CPU RESET asserted: pc <= 0
# [6700] CPU RESET asserted: pc <= 0
# [6800] CPU RESET asserted: pc <= 0
# [6900] CPU RESET asserted: pc <= 0
# [7000] CPU RESET asserted: pc <= 0
# [7100] CPU RESET asserted: pc <= 0
# [7200] CPU RESET asserted: pc <= 0
# [7300] CPU RESET asserted: pc <= 0
# [7400] CPU RESET asserted: pc <= 0
# [7500] CPU RESET asserted: pc <= 0
# [7600] CPU RESET asserted: pc <= 0
# [7700] CPU RESET asserted: pc <= 0
# [7800] CPU RESET asserted: pc <= 0
# [7900] CPU RESET asserted: pc <= 0
# [8000] CPU RESET asserted: pc <= 0
# [8100] CPU RESET asserted: pc <= 0
# [8200] CPU RESET asserted: pc <= 0
# [8300] CPU RESET asserted: pc <= 0
# [8400] CPU RESET asserted: pc <= 0
# [8500] CPU RESET asserted: pc <= 0
# [8600] CPU RESET asserted: pc <= 0
# [8700] CPU RESET asserted: pc <= 0
# [8800] CPU RESET asserted: pc <= 0
# [8900] CPU RESET asserted: pc <= 0
# [9000] CPU RESET asserted: pc <= 0
# [9100] CPU RESET asserted: pc <= 0
# [9200] CPU RESET asserted: pc <= 0
# [9300] CPU RESET asserted: pc <= 0
# [9400] CPU RESET asserted: pc <= 0
# [9500] CPU RESET asserted: pc <= 0
# [9600] CPU RESET asserted: pc <= 0
# [9700] CPU RESET asserted: pc <= 0
# [9800] CPU RESET asserted: pc <= 0
# [9900] CPU RESET asserted: pc <= 0
# [10000] CPU RESET asserted: pc <= 0
# [10100] CPU RESET asserted: pc <= 0
# [10200] CPU RESET asserted: pc <= 0
# [10300] CPU RESET asserted: pc <= 0
# [10400] CPU RESET asserted: pc <= 0
# [10500] CPU RESET asserted: pc <= 0
# [10600] CPU RESET asserted: pc <= 0
# [10700] CPU RESET asserted: pc <= 0
# [10800] CPU RESET asserted: pc <= 0
# [10900] CPU RESET asserted: pc <= 0
# [11000] CPU RESET asserted: pc <= 0
force force.do
# ** UI-Msg: (vish-4001) Incorrect number of arguments.
# Attempt to get usage failed: No help for force available.
force force.do
# ** UI-Msg: (vish-4001) Incorrect number of arguments.
# Attempt to get usage failed: No help for force available.
force force.do
# ** UI-Msg: (vish-4001) Incorrect number of arguments.
# Attempt to get usage failed: No help for force available.
force -freeze sim:/cpu/rst 1'h0 0
run 10000
# [11100] DBG: pc=0 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [11100] FETCH: pc=0x000 -> instr=0xf0001573
# [11200] FETCH: pc=0x001 -> instr=0xccccd5b7
# [11200] DBG: pc=1 instr_F=0xf0001573 ctrl_rd=10 rd_field=10 ex_rd_q=0 alu_R=0x00000000
# [11300] WB: write x10 <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x1, ex_regwrite_q=0
# [11300] DBG: pc=2 instr_F=0xccccd5b7 ctrl_rd=11 rd_field=11 ex_rd_q=10 alu_R=0xxxxxxxxx
# [11300] FETCH: pc=0x002 -> instr=0xccd58593
# [11400] FETCH: pc=0x003 -> instr=0x02b53633
# [11400] DBG: pc=3 instr_F=0xccd58593 ctrl_rd=11 rd_field=11 ex_rd_q=11 alu_R=0xxxxxxxxx
# [11400] WB: write x11 <= 0xxxxxx000 (signed X), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [11500] WB: write x11 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [11500] DBG: pc=4 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=11 alu_R=0xxxxxxxxx
# [11500] FETCH: pc=0x004 -> instr=0x00365613
# [11600] FETCH: pc=0x005 -> instr=0x00361693
# [11600] DBG: pc=5 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [11600] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [11700] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [11700] DBG: pc=6 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [11700] FETCH: pc=0x006 -> instr=0x00161713
# [11800] FETCH: pc=0x007 -> instr=0x00e686b3
# [11800] DBG: pc=7 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [11800] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [11900] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [11900] DBG: pc=8 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [11900] FETCH: pc=0x008 -> instr=0x40d50833
# [12000] FETCH: pc=0x009 -> instr=0x00c00533
# [12000] DBG: pc=9 instr_F=0x40d50833 ctrl_rd=16 rd_field=16 ex_rd_q=13 alu_R=0xxxxxxxxx
# [12000] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [12100] WB: write x16 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [12100] DBG: pc=a instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=16 alu_R=0xxxxxxxxx
# [12100] FETCH: pc=0x00a -> instr=0x02b53633
# [12200] FETCH: pc=0x00b -> instr=0x00365613
# [12200] DBG: pc=b instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [12200] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [12300] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [12300] DBG: pc=c instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [12300] FETCH: pc=0x00c -> instr=0x00361693
# [12400] FETCH: pc=0x00d -> instr=0x00161713
# [12400] DBG: pc=d instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [12400] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [12500] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [12500] DBG: pc=e instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [12500] FETCH: pc=0x00e -> instr=0x00e686b3
# [12600] FETCH: pc=0x00f -> instr=0x40d508b3
# [12600] DBG: pc=f instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [12600] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [12700] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [12700] DBG: pc=10 instr_F=0x40d508b3 ctrl_rd=17 rd_field=17 ex_rd_q=13 alu_R=0xxxxxxxxx
# [12700] FETCH: pc=0x010 -> instr=0x00c00533
# [12800] FETCH: pc=0x011 -> instr=0x02b53633
# [12800] DBG: pc=11 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=17 alu_R=0xxxxxxxxx
# [12800] WB: write x17 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [12900] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [12900] DBG: pc=12 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [12900] FETCH: pc=0x012 -> instr=0x00365613
# [13000] FETCH: pc=0x013 -> instr=0x00361693
# [13000] DBG: pc=13 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [13000] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [13100] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [13100] DBG: pc=14 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [13100] FETCH: pc=0x014 -> instr=0x00161713
# [13200] FETCH: pc=0x015 -> instr=0x00e686b3
# [13200] DBG: pc=15 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [13200] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [13300] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [13300] DBG: pc=16 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [13300] FETCH: pc=0x016 -> instr=0x40d50933
# [13400] FETCH: pc=0x017 -> instr=0x00c00533
# [13400] DBG: pc=17 instr_F=0x40d50933 ctrl_rd=18 rd_field=18 ex_rd_q=13 alu_R=0xxxxxxxxx
# [13400] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [13500] WB: write x18 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [13500] DBG: pc=18 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=18 alu_R=0xxxxxxxxx
# [13500] FETCH: pc=0x018 -> instr=0x02b53633
# [13600] FETCH: pc=0x019 -> instr=0x00365613
# [13600] DBG: pc=19 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [13600] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [13700] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [13700] DBG: pc=1a instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [13700] FETCH: pc=0x01a -> instr=0x00361693
# [13800] FETCH: pc=0x01b -> instr=0x00161713
# [13800] DBG: pc=1b instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [13800] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [13900] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [13900] DBG: pc=1c instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [13900] FETCH: pc=0x01c -> instr=0x00e686b3
# [14000] FETCH: pc=0x01d -> instr=0x40d509b3
# [14000] DBG: pc=1d instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [14000] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [14100] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [14100] DBG: pc=1e instr_F=0x40d509b3 ctrl_rd=19 rd_field=19 ex_rd_q=13 alu_R=0xxxxxxxxx
# [14100] FETCH: pc=0x01e -> instr=0x00c00533
# [14200] FETCH: pc=0x01f -> instr=0x02b53633
# [14200] DBG: pc=1f instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=19 alu_R=0xxxxxxxxx
# [14200] WB: write x19 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [14300] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [14300] DBG: pc=20 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [14300] FETCH: pc=0x020 -> instr=0x00365613
# [14400] FETCH: pc=0x021 -> instr=0x00361693
# [14400] DBG: pc=21 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [14400] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [14500] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [14500] DBG: pc=22 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [14500] FETCH: pc=0x022 -> instr=0x00161713
# [14600] FETCH: pc=0x023 -> instr=0x00e686b3
# [14600] DBG: pc=23 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [14600] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [14700] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [14700] DBG: pc=24 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [14700] FETCH: pc=0x024 -> instr=0x40d50a33
# [14800] FETCH: pc=0x025 -> instr=0x00c00533
# [14800] DBG: pc=25 instr_F=0x40d50a33 ctrl_rd=20 rd_field=20 ex_rd_q=13 alu_R=0xxxxxxxxx
# [14800] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [14900] WB: write x20 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [14900] DBG: pc=26 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=20 alu_R=0xxxxxxxxx
# [14900] FETCH: pc=0x026 -> instr=0x02b53633
# [15000] FETCH: pc=0x027 -> instr=0x00365613
# [15000] DBG: pc=27 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [15000] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [15100] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [15100] DBG: pc=28 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [15100] FETCH: pc=0x028 -> instr=0x00361693
# [15200] FETCH: pc=0x029 -> instr=0x00161713
# [15200] DBG: pc=29 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [15200] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [15300] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [15300] DBG: pc=2a instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [15300] FETCH: pc=0x02a -> instr=0x00e686b3
# [15400] FETCH: pc=0x02b -> instr=0x40d50ab3
# [15400] DBG: pc=2b instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [15400] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [15500] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [15500] DBG: pc=2c instr_F=0x40d50ab3 ctrl_rd=21 rd_field=21 ex_rd_q=13 alu_R=0xxxxxxxxx
# [15500] FETCH: pc=0x02c -> instr=0x00c00533
# [15600] FETCH: pc=0x02d -> instr=0x02b53633
# [15600] DBG: pc=2d instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=21 alu_R=0xxxxxxxxx
# [15600] WB: write x21 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [15700] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [15700] DBG: pc=2e instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [15700] FETCH: pc=0x02e -> instr=0x00365613
# [15800] FETCH: pc=0x02f -> instr=0x00361693
# [15800] DBG: pc=2f instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [15800] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [15900] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [15900] DBG: pc=30 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [15900] FETCH: pc=0x030 -> instr=0x00161713
# [16000] FETCH: pc=0x031 -> instr=0x00e686b3
# [16000] DBG: pc=31 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [16000] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [16100] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [16100] DBG: pc=32 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [16100] FETCH: pc=0x032 -> instr=0x40d50b33
# [16200] FETCH: pc=0x033 -> instr=0x00c00533
# [16200] DBG: pc=33 instr_F=0x40d50b33 ctrl_rd=22 rd_field=22 ex_rd_q=13 alu_R=0xxxxxxxxx
# [16200] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [16300] WB: write x22 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [16300] DBG: pc=34 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=22 alu_R=0xxxxxxxxx
# [16300] FETCH: pc=0x034 -> instr=0x02b53633
# [16400] FETCH: pc=0x035 -> instr=0x00365613
# [16400] DBG: pc=35 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [16400] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [16500] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [16500] DBG: pc=36 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [16500] FETCH: pc=0x036 -> instr=0x00361693
# [16600] FETCH: pc=0x037 -> instr=0x00161713
# [16600] DBG: pc=37 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [16600] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [16700] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [16700] DBG: pc=38 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [16700] FETCH: pc=0x038 -> instr=0x00e686b3
# [16800] FETCH: pc=0x039 -> instr=0x40d50bb3
# [16800] DBG: pc=39 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [16800] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [16900] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [16900] DBG: pc=3a instr_F=0x40d50bb3 ctrl_rd=23 rd_field=23 ex_rd_q=13 alu_R=0xxxxxxxxx
# [16900] FETCH: pc=0x03a -> instr=0x01cb9c13
# [17000] FETCH: pc=0x03b -> instr=0x018b1c93
# [17000] DBG: pc=3b instr_F=0x01cb9c13 ctrl_rd=24 rd_field=24 ex_rd_q=23 alu_R=0xxxxxxxxx
# [17000] WB: write x23 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [17100] WB: write x24 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [17100] DBG: pc=3c instr_F=0x018b1c93 ctrl_rd=25 rd_field=25 ex_rd_q=24 alu_R=0xxxxxxxxx
# [17100] FETCH: pc=0x03c -> instr=0x019c6c33
# [17200] FETCH: pc=0x03d -> instr=0x014a9c93
# [17200] DBG: pc=3d instr_F=0x019c6c33 ctrl_rd=24 rd_field=24 ex_rd_q=25 alu_R=0xxxxxxxxx
# [17200] WB: write x25 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [17300] WB: write x24 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [17300] DBG: pc=3e instr_F=0x014a9c93 ctrl_rd=25 rd_field=25 ex_rd_q=24 alu_R=0xxxxxxxxx
# [17300] FETCH: pc=0x03e -> instr=0x019c6c33
# [17400] FETCH: pc=0x03f -> instr=0x010a1c93
# [17400] DBG: pc=3f instr_F=0x019c6c33 ctrl_rd=24 rd_field=24 ex_rd_q=25 alu_R=0xxxxxxxxx
# [17400] WB: write x25 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [17500] WB: write x24 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [17500] DBG: pc=40 instr_F=0x010a1c93 ctrl_rd=25 rd_field=25 ex_rd_q=24 alu_R=0xxxxxxxxx
# [17500] FETCH: pc=0x040 -> instr=0x019c6c33
# [17600] FETCH: pc=0x041 -> instr=0x00c99c93
# [17600] DBG: pc=41 instr_F=0x019c6c33 ctrl_rd=24 rd_field=24 ex_rd_q=25 alu_R=0xxxxxxxxx
# [17600] WB: write x25 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [17700] WB: write x24 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [17700] DBG: pc=42 instr_F=0x00c99c93 ctrl_rd=25 rd_field=25 ex_rd_q=24 alu_R=0xxxxxxxxx
# [17700] FETCH: pc=0x042 -> instr=0x019c6c33
# [17800] FETCH: pc=0x043 -> instr=0x00891c93
# [17800] DBG: pc=43 instr_F=0x019c6c33 ctrl_rd=24 rd_field=24 ex_rd_q=25 alu_R=0xxxxxxxxx
# [17800] WB: write x25 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [17900] WB: write x24 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [17900] DBG: pc=44 instr_F=0x00891c93 ctrl_rd=25 rd_field=25 ex_rd_q=24 alu_R=0xxxxxxxxx
# [17900] FETCH: pc=0x044 -> instr=0x019c6c33
# [18000] FETCH: pc=0x045 -> instr=0x00489c93
# [18000] DBG: pc=45 instr_F=0x019c6c33 ctrl_rd=24 rd_field=24 ex_rd_q=25 alu_R=0xxxxxxxxx
# [18000] WB: write x25 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [18100] WB: write x24 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [18100] DBG: pc=46 instr_F=0x00489c93 ctrl_rd=25 rd_field=25 ex_rd_q=24 alu_R=0xxxxxxxxx
# [18100] FETCH: pc=0x046 -> instr=0x019c6c33
# [18200] FETCH: pc=0x047 -> instr=0x010c6c33
# [18200] DBG: pc=47 instr_F=0x019c6c33 ctrl_rd=24 rd_field=24 ex_rd_q=25 alu_R=0xxxxxxxxx
# [18200] WB: write x25 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [18300] WB: write x24 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [18300] DBG: pc=48 instr_F=0x010c6c33 ctrl_rd=24 rd_field=24 ex_rd_q=24 alu_R=0xxxxxxxxx
# [18300] FETCH: pc=0x048 -> instr=0x018004b3
# [18400] FETCH: pc=0x049 -> instr=0xf0249073
# [18400] DBG: pc=49 instr_F=0x018004b3 ctrl_rd=9 rd_field=9 ex_rd_q=24 alu_R=0xxxxxxxxx
# [18400] WB: write x24 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [18500] DBG: pc=4a instr_F=0xf0249073 ctrl_rd=0 rd_field=0 ex_rd_q=9 alu_R=0xxxxxxxxx
# [18500] FETCH: pc=0x04a -> instr=0x00000013
# [18600] WB: write x0 <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [18600] FETCH: pc=0x04b -> instr=0x00000013
# [18600] DBG: pc=4b instr_F=0x00000013 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0xxxxxxxxx
# [18700] DBG: pc=4c instr_F=0x00000013 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0xxxxxxxxx
# [18700] FETCH: pc=0x04c -> instr=0x00000013
# [18700] WB: write x0 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [18800] WB: write x0 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [18800] FETCH: pc=0x04d -> instr=0x00000013
# [18800] DBG: pc=4d instr_F=0x00000013 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0xxxxxxxxx
# [18900] DBG: pc=4e instr_F=0x00000013 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0xxxxxxxxx
# [18900] FETCH: pc=0x04e -> instr=0x00000013
# [18900] WB: write x0 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [19000] WB: write x0 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [19000] FETCH: pc=0x04f -> instr=0x00000000
# [19000] DBG: pc=4f instr_F=0x00000013 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0xxxxxxxxx
# [19100] DBG: pc=50 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [19100] FETCH: pc=0x050 -> instr=0x00000000
# [19200] FETCH: pc=0x051 -> instr=0x00000000
# [19200] DBG: pc=51 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [19300] DBG: pc=52 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [19300] FETCH: pc=0x052 -> instr=0x00000000
# [19400] FETCH: pc=0x053 -> instr=0x00000000
# [19400] DBG: pc=53 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [19500] DBG: pc=54 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [19500] FETCH: pc=0x054 -> instr=0x00000000
# [19600] FETCH: pc=0x055 -> instr=0x00000000
# [19600] DBG: pc=55 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [19700] DBG: pc=56 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [19700] FETCH: pc=0x056 -> instr=0x00000000
# [19800] FETCH: pc=0x057 -> instr=0x00000000
# [19800] DBG: pc=57 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [19900] DBG: pc=58 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [19900] FETCH: pc=0x058 -> instr=0x00000000
# [20000] FETCH: pc=0x059 -> instr=0x00000000
# [20000] DBG: pc=59 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [20100] DBG: pc=5a instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [20100] FETCH: pc=0x05a -> instr=0x00000000
# [20200] FETCH: pc=0x05b -> instr=0x00000000
# [20200] DBG: pc=5b instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [20300] DBG: pc=5c instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [20300] FETCH: pc=0x05c -> instr=0x00000000
# [20400] FETCH: pc=0x05d -> instr=0x00000000
# [20400] DBG: pc=5d instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [20500] DBG: pc=5e instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [20500] FETCH: pc=0x05e -> instr=0x00000000
# [20600] FETCH: pc=0x05f -> instr=0x00000000
# [20600] DBG: pc=5f instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [20700] DBG: pc=60 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [20700] FETCH: pc=0x060 -> instr=0x00000000
# [20800] FETCH: pc=0x061 -> instr=0x00000000
# [20800] DBG: pc=61 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [20900] DBG: pc=62 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [20900] FETCH: pc=0x062 -> instr=0x00000000
# [21000] FETCH: pc=0x063 -> instr=0x00000000
# [21000] DBG: pc=63 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
run force.do
# Invalid time value: force.do
do force.do
# [21100] CPU RESET asserted: pc <= 0
# [21200] CPU RESET asserted: pc <= 0
# [21300] CPU RESET asserted: pc <= 0
# [21400] CPU RESET asserted: pc <= 0
# [21500] CPU RESET asserted: pc <= 0
# [21600] CPU RESET asserted: pc <= 0
# [21700] CPU RESET asserted: pc <= 0
# [21800] CPU RESET asserted: pc <= 0
# [21900] CPU RESET asserted: pc <= 0
# [22000] CPU RESET asserted: pc <= 0
# [22100] DBG: pc=0 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [22100] FETCH: pc=0x000 -> instr=0xf0001573
# [22200] FETCH: pc=0x001 -> instr=0xccccd5b7
# [22200] DBG: pc=1 instr_F=0xf0001573 ctrl_rd=10 rd_field=10 ex_rd_q=0 alu_R=0x00000000
# [22300] WB: write x10 <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x1, ex_regwrite_q=0
# [22300] DBG: pc=2 instr_F=0xccccd5b7 ctrl_rd=11 rd_field=11 ex_rd_q=10 alu_R=0xxxxxxxxx
# [22300] FETCH: pc=0x002 -> instr=0xccd58593
# [22400] FETCH: pc=0x003 -> instr=0x02b53633
# [22400] DBG: pc=3 instr_F=0xccd58593 ctrl_rd=11 rd_field=11 ex_rd_q=11 alu_R=0xxxxxxxxx
# [22400] WB: write x11 <= 0xxxxxx000 (signed X), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [22500] WB: write x11 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [22500] DBG: pc=4 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=11 alu_R=0xxxxxxxxx
# [22500] FETCH: pc=0x004 -> instr=0x00365613
# [22600] FETCH: pc=0x005 -> instr=0x00361693
# [22600] DBG: pc=5 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [22600] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [22700] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [22700] DBG: pc=6 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [22700] FETCH: pc=0x006 -> instr=0x00161713
# [22800] FETCH: pc=0x007 -> instr=0x00e686b3
# [22800] DBG: pc=7 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [22800] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [22900] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [22900] DBG: pc=8 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [22900] FETCH: pc=0x008 -> instr=0x40d50833
# [23000] FETCH: pc=0x009 -> instr=0x00c00533
# [23000] DBG: pc=9 instr_F=0x40d50833 ctrl_rd=16 rd_field=16 ex_rd_q=13 alu_R=0xxxxxxxxx
# [23000] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [23100] WB: write x16 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [23100] DBG: pc=a instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=16 alu_R=0xxxxxxxxx
# [23100] FETCH: pc=0x00a -> instr=0x02b53633
# [23200] FETCH: pc=0x00b -> instr=0x00365613
# [23200] DBG: pc=b instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [23200] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [23300] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [23300] DBG: pc=c instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [23300] FETCH: pc=0x00c -> instr=0x00361693
# [23400] FETCH: pc=0x00d -> instr=0x00161713
# [23400] DBG: pc=d instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [23400] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [23500] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [23500] DBG: pc=e instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [23500] FETCH: pc=0x00e -> instr=0x00e686b3
# [23600] FETCH: pc=0x00f -> instr=0x40d508b3
# [23600] DBG: pc=f instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [23600] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [23700] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [23700] DBG: pc=10 instr_F=0x40d508b3 ctrl_rd=17 rd_field=17 ex_rd_q=13 alu_R=0xxxxxxxxx
# [23700] FETCH: pc=0x010 -> instr=0x00c00533
# [23800] FETCH: pc=0x011 -> instr=0x02b53633
# [23800] DBG: pc=11 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=17 alu_R=0xxxxxxxxx
# [23800] WB: write x17 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [23900] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [23900] DBG: pc=12 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [23900] FETCH: pc=0x012 -> instr=0x00365613
# [24000] FETCH: pc=0x013 -> instr=0x00361693
# [24000] DBG: pc=13 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [24000] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [24100] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [24100] DBG: pc=14 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [24100] FETCH: pc=0x014 -> instr=0x00161713
# [24200] FETCH: pc=0x015 -> instr=0x00e686b3
# [24200] DBG: pc=15 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [24200] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [24300] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [24300] DBG: pc=16 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [24300] FETCH: pc=0x016 -> instr=0x40d50933
# [24400] FETCH: pc=0x017 -> instr=0x00c00533
# [24400] DBG: pc=17 instr_F=0x40d50933 ctrl_rd=18 rd_field=18 ex_rd_q=13 alu_R=0xxxxxxxxx
# [24400] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [24500] WB: write x18 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [24500] DBG: pc=18 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=18 alu_R=0xxxxxxxxx
# [24500] FETCH: pc=0x018 -> instr=0x02b53633
# [24600] FETCH: pc=0x019 -> instr=0x00365613
# [24600] DBG: pc=19 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [24600] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [24700] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [24700] DBG: pc=1a instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [24700] FETCH: pc=0x01a -> instr=0x00361693
# [24800] FETCH: pc=0x01b -> instr=0x00161713
# [24800] DBG: pc=1b instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [24800] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [24900] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [24900] DBG: pc=1c instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [24900] FETCH: pc=0x01c -> instr=0x00e686b3
# [25000] FETCH: pc=0x01d -> instr=0x40d509b3
# [25000] DBG: pc=1d instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [25000] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [25100] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [25100] DBG: pc=1e instr_F=0x40d509b3 ctrl_rd=19 rd_field=19 ex_rd_q=13 alu_R=0xxxxxxxxx
# [25100] FETCH: pc=0x01e -> instr=0x00c00533
# [25200] FETCH: pc=0x01f -> instr=0x02b53633
# [25200] DBG: pc=1f instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=19 alu_R=0xxxxxxxxx
# [25200] WB: write x19 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [25300] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [25300] DBG: pc=20 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [25300] FETCH: pc=0x020 -> instr=0x00365613
# [25400] FETCH: pc=0x021 -> instr=0x00361693
# [25400] DBG: pc=21 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [25400] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [25500] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [25500] DBG: pc=22 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [25500] FETCH: pc=0x022 -> instr=0x00161713
# [25600] FETCH: pc=0x023 -> instr=0x00e686b3
# [25600] DBG: pc=23 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [25600] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [25700] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [25700] DBG: pc=24 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [25700] FETCH: pc=0x024 -> instr=0x40d50a33
# [25800] FETCH: pc=0x025 -> instr=0x00c00533
# [25800] DBG: pc=25 instr_F=0x40d50a33 ctrl_rd=20 rd_field=20 ex_rd_q=13 alu_R=0xxxxxxxxx
# [25800] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [25900] WB: write x20 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [25900] DBG: pc=26 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=20 alu_R=0xxxxxxxxx
# [25900] FETCH: pc=0x026 -> instr=0x02b53633
# [26000] FETCH: pc=0x027 -> instr=0x00365613
# [26000] DBG: pc=27 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [26000] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [26100] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [26100] DBG: pc=28 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [26100] FETCH: pc=0x028 -> instr=0x00361693
# [26200] FETCH: pc=0x029 -> instr=0x00161713
# [26200] DBG: pc=29 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [26200] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [26300] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [26300] DBG: pc=2a instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [26300] FETCH: pc=0x02a -> instr=0x00e686b3
# [26400] FETCH: pc=0x02b -> instr=0x40d50ab3
# [26400] DBG: pc=2b instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [26400] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [26500] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [26500] DBG: pc=2c instr_F=0x40d50ab3 ctrl_rd=21 rd_field=21 ex_rd_q=13 alu_R=0xxxxxxxxx
# [26500] FETCH: pc=0x02c -> instr=0x00c00533
# [26600] FETCH: pc=0x02d -> instr=0x02b53633
# [26600] DBG: pc=2d instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=21 alu_R=0xxxxxxxxx
# [26600] WB: write x21 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [26700] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [26700] DBG: pc=2e instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [26700] FETCH: pc=0x02e -> instr=0x00365613
# [26800] FETCH: pc=0x02f -> instr=0x00361693
# [26800] DBG: pc=2f instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [26800] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [26900] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [26900] DBG: pc=30 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [26900] FETCH: pc=0x030 -> instr=0x00161713
# [27000] FETCH: pc=0x031 -> instr=0x00e686b3
# [27000] DBG: pc=31 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [27000] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [27100] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [27100] DBG: pc=32 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [27100] FETCH: pc=0x032 -> instr=0x40d50b33
# [27200] FETCH: pc=0x033 -> instr=0x00c00533
# [27200] DBG: pc=33 instr_F=0x40d50b33 ctrl_rd=22 rd_field=22 ex_rd_q=13 alu_R=0xxxxxxxxx
# [27200] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [27300] WB: write x22 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [27300] DBG: pc=34 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=22 alu_R=0xxxxxxxxx
# [27300] FETCH: pc=0x034 -> instr=0x02b53633
# [27400] FETCH: pc=0x035 -> instr=0x00365613
# [27400] DBG: pc=35 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [27400] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [27500] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [27500] DBG: pc=36 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [27500] FETCH: pc=0x036 -> instr=0x00361693
# [27600] FETCH: pc=0x037 -> instr=0x00161713
# [27600] DBG: pc=37 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [27600] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [27700] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [27700] DBG: pc=38 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [27700] FETCH: pc=0x038 -> instr=0x00e686b3
# [27800] FETCH: pc=0x039 -> instr=0x40d50bb3
# [27800] DBG: pc=39 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [27800] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [27900] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [27900] DBG: pc=3a instr_F=0x40d50bb3 ctrl_rd=23 rd_field=23 ex_rd_q=13 alu_R=0xxxxxxxxx
# [27900] FETCH: pc=0x03a -> instr=0x01cb9c13
# [28000] FETCH: pc=0x03b -> instr=0x018b1c93
# [28000] DBG: pc=3b instr_F=0x01cb9c13 ctrl_rd=24 rd_field=24 ex_rd_q=23 alu_R=0xxxxxxxxx
# [28000] WB: write x23 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [28100] WB: write x24 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [28100] DBG: pc=3c instr_F=0x018b1c93 ctrl_rd=25 rd_field=25 ex_rd_q=24 alu_R=0xxxxxxxxx
# [28100] FETCH: pc=0x03c -> instr=0x019c6c33
# [28200] FETCH: pc=0x03d -> instr=0x014a9c93
# [28200] DBG: pc=3d instr_F=0x019c6c33 ctrl_rd=24 rd_field=24 ex_rd_q=25 alu_R=0xxxxxxxxx
# [28200] WB: write x25 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [28300] WB: write x24 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [28300] DBG: pc=3e instr_F=0x014a9c93 ctrl_rd=25 rd_field=25 ex_rd_q=24 alu_R=0xxxxxxxxx
# [28300] FETCH: pc=0x03e -> instr=0x019c6c33
# [28400] FETCH: pc=0x03f -> instr=0x010a1c93
# [28400] DBG: pc=3f instr_F=0x019c6c33 ctrl_rd=24 rd_field=24 ex_rd_q=25 alu_R=0xxxxxxxxx
# [28400] WB: write x25 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [28500] WB: write x24 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [28500] DBG: pc=40 instr_F=0x010a1c93 ctrl_rd=25 rd_field=25 ex_rd_q=24 alu_R=0xxxxxxxxx
# [28500] FETCH: pc=0x040 -> instr=0x019c6c33
# [28600] FETCH: pc=0x041 -> instr=0x00c99c93
# [28600] DBG: pc=41 instr_F=0x019c6c33 ctrl_rd=24 rd_field=24 ex_rd_q=25 alu_R=0xxxxxxxxx
# [28600] WB: write x25 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [28700] WB: write x24 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [28700] DBG: pc=42 instr_F=0x00c99c93 ctrl_rd=25 rd_field=25 ex_rd_q=24 alu_R=0xxxxxxxxx
# [28700] FETCH: pc=0x042 -> instr=0x019c6c33
# [28800] FETCH: pc=0x043 -> instr=0x00891c93
# [28800] DBG: pc=43 instr_F=0x019c6c33 ctrl_rd=24 rd_field=24 ex_rd_q=25 alu_R=0xxxxxxxxx
# [28800] WB: write x25 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [28900] WB: write x24 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [28900] DBG: pc=44 instr_F=0x00891c93 ctrl_rd=25 rd_field=25 ex_rd_q=24 alu_R=0xxxxxxxxx
# [28900] FETCH: pc=0x044 -> instr=0x019c6c33
# [29000] FETCH: pc=0x045 -> instr=0x00489c93
# [29000] DBG: pc=45 instr_F=0x019c6c33 ctrl_rd=24 rd_field=24 ex_rd_q=25 alu_R=0xxxxxxxxx
# [29000] WB: write x25 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [29100] WB: write x24 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [29100] DBG: pc=46 instr_F=0x00489c93 ctrl_rd=25 rd_field=25 ex_rd_q=24 alu_R=0xxxxxxxxx
# [29100] FETCH: pc=0x046 -> instr=0x019c6c33
# [29200] FETCH: pc=0x047 -> instr=0x010c6c33
# [29200] DBG: pc=47 instr_F=0x019c6c33 ctrl_rd=24 rd_field=24 ex_rd_q=25 alu_R=0xxxxxxxxx
# [29200] WB: write x25 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [29300] WB: write x24 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [29300] DBG: pc=48 instr_F=0x010c6c33 ctrl_rd=24 rd_field=24 ex_rd_q=24 alu_R=0xxxxxxxxx
# [29300] FETCH: pc=0x048 -> instr=0x018004b3
# [29400] FETCH: pc=0x049 -> instr=0xf0249073
# [29400] DBG: pc=49 instr_F=0x018004b3 ctrl_rd=9 rd_field=9 ex_rd_q=24 alu_R=0xxxxxxxxx
# [29400] WB: write x24 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [29500] DBG: pc=4a instr_F=0xf0249073 ctrl_rd=0 rd_field=0 ex_rd_q=9 alu_R=0xxxxxxxxx
# [29500] FETCH: pc=0x04a -> instr=0x00000013
# [29600] WB: write x0 <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [29600] FETCH: pc=0x04b -> instr=0x00000013
# [29600] DBG: pc=4b instr_F=0x00000013 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0xxxxxxxxx
# [29700] DBG: pc=4c instr_F=0x00000013 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0xxxxxxxxx
# [29700] FETCH: pc=0x04c -> instr=0x00000013
# [29700] WB: write x0 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [29800] WB: write x0 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [29800] FETCH: pc=0x04d -> instr=0x00000013
# [29800] DBG: pc=4d instr_F=0x00000013 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0xxxxxxxxx
# [29900] DBG: pc=4e instr_F=0x00000013 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0xxxxxxxxx
# [29900] FETCH: pc=0x04e -> instr=0x00000013
# [29900] WB: write x0 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [30000] WB: write x0 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [30000] FETCH: pc=0x04f -> instr=0x00000000
# [30000] DBG: pc=4f instr_F=0x00000013 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0xxxxxxxxx
# [30100] DBG: pc=50 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [30100] FETCH: pc=0x050 -> instr=0x00000000
# [30200] FETCH: pc=0x051 -> instr=0x00000000
# [30200] DBG: pc=51 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [30300] DBG: pc=52 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [30300] FETCH: pc=0x052 -> instr=0x00000000
# [30400] FETCH: pc=0x053 -> instr=0x00000000
# [30400] DBG: pc=53 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [30500] DBG: pc=54 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [30500] FETCH: pc=0x054 -> instr=0x00000000
# [30600] FETCH: pc=0x055 -> instr=0x00000000
# [30600] DBG: pc=55 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [30700] DBG: pc=56 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [30700] FETCH: pc=0x056 -> instr=0x00000000
# [30800] FETCH: pc=0x057 -> instr=0x00000000
# [30800] DBG: pc=57 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [30900] DBG: pc=58 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [30900] FETCH: pc=0x058 -> instr=0x00000000
# [31000] FETCH: pc=0x059 -> instr=0x00000000
# [31000] DBG: pc=59 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [31100] DBG: pc=5a instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [31100] FETCH: pc=0x05a -> instr=0x00000000
# [31200] FETCH: pc=0x05b -> instr=0x00000000
# [31200] DBG: pc=5b instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [31300] DBG: pc=5c instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [31300] FETCH: pc=0x05c -> instr=0x00000000
# [31400] FETCH: pc=0x05d -> instr=0x00000000
# [31400] DBG: pc=5d instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [31500] DBG: pc=5e instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [31500] FETCH: pc=0x05e -> instr=0x00000000
# [31600] FETCH: pc=0x05f -> instr=0x00000000
# [31600] DBG: pc=5f instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [31700] DBG: pc=60 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [31700] FETCH: pc=0x060 -> instr=0x00000000
# [31800] FETCH: pc=0x061 -> instr=0x00000000
# [31800] DBG: pc=61 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [31900] DBG: pc=62 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [31900] FETCH: pc=0x062 -> instr=0x00000000
# [32000] FETCH: pc=0x063 -> instr=0x00000000
# [32000] DBG: pc=63 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
force -freeze sim:/cpu/gpio_in 32'h4 0
do force.do
# [32100] CPU RESET asserted: pc <= 0
# [32200] CPU RESET asserted: pc <= 0
# [32300] CPU RESET asserted: pc <= 0
# [32400] CPU RESET asserted: pc <= 0
# [32500] CPU RESET asserted: pc <= 0
# [32600] CPU RESET asserted: pc <= 0
# [32700] CPU RESET asserted: pc <= 0
# [32800] CPU RESET asserted: pc <= 0
# [32900] CPU RESET asserted: pc <= 0
# [33000] CPU RESET asserted: pc <= 0
# [33100] DBG: pc=0 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [33100] FETCH: pc=0x000 -> instr=0xf0001573
# [33200] FETCH: pc=0x001 -> instr=0xccccd5b7
# [33200] DBG: pc=1 instr_F=0xf0001573 ctrl_rd=10 rd_field=10 ex_rd_q=0 alu_R=0x00000000
# [33300] WB: write x10 <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x1, ex_regwrite_q=0
# [33300] DBG: pc=2 instr_F=0xccccd5b7 ctrl_rd=11 rd_field=11 ex_rd_q=10 alu_R=0xxxxxxxxx
# [33300] FETCH: pc=0x002 -> instr=0xccd58593
# [33400] FETCH: pc=0x003 -> instr=0x02b53633
# [33400] DBG: pc=3 instr_F=0xccd58593 ctrl_rd=11 rd_field=11 ex_rd_q=11 alu_R=0xxxxxxxxx
# [33400] WB: write x11 <= 0xxxxxx000 (signed X), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [33500] WB: write x11 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [33500] DBG: pc=4 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=11 alu_R=0xxxxxxxxx
# [33500] FETCH: pc=0x004 -> instr=0x00365613
# [33600] FETCH: pc=0x005 -> instr=0x00361693
# [33600] DBG: pc=5 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [33600] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [33700] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [33700] DBG: pc=6 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [33700] FETCH: pc=0x006 -> instr=0x00161713
# [33800] FETCH: pc=0x007 -> instr=0x00e686b3
# [33800] DBG: pc=7 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [33800] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [33900] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [33900] DBG: pc=8 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [33900] FETCH: pc=0x008 -> instr=0x40d50833
# [34000] FETCH: pc=0x009 -> instr=0x00c00533
# [34000] DBG: pc=9 instr_F=0x40d50833 ctrl_rd=16 rd_field=16 ex_rd_q=13 alu_R=0xxxxxxxxx
# [34000] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [34100] WB: write x16 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [34100] DBG: pc=a instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=16 alu_R=0xxxxxxxxx
# [34100] FETCH: pc=0x00a -> instr=0x02b53633
# [34200] FETCH: pc=0x00b -> instr=0x00365613
# [34200] DBG: pc=b instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [34200] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [34300] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [34300] DBG: pc=c instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [34300] FETCH: pc=0x00c -> instr=0x00361693
# [34400] FETCH: pc=0x00d -> instr=0x00161713
# [34400] DBG: pc=d instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [34400] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [34500] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [34500] DBG: pc=e instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [34500] FETCH: pc=0x00e -> instr=0x00e686b3
# [34600] FETCH: pc=0x00f -> instr=0x40d508b3
# [34600] DBG: pc=f instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [34600] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [34700] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [34700] DBG: pc=10 instr_F=0x40d508b3 ctrl_rd=17 rd_field=17 ex_rd_q=13 alu_R=0xxxxxxxxx
# [34700] FETCH: pc=0x010 -> instr=0x00c00533
# [34800] FETCH: pc=0x011 -> instr=0x02b53633
# [34800] DBG: pc=11 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=17 alu_R=0xxxxxxxxx
# [34800] WB: write x17 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [34900] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [34900] DBG: pc=12 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [34900] FETCH: pc=0x012 -> instr=0x00365613
# [35000] FETCH: pc=0x013 -> instr=0x00361693
# [35000] DBG: pc=13 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [35000] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [35100] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [35100] DBG: pc=14 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [35100] FETCH: pc=0x014 -> instr=0x00161713
# [35200] FETCH: pc=0x015 -> instr=0x00e686b3
# [35200] DBG: pc=15 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [35200] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [35300] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [35300] DBG: pc=16 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [35300] FETCH: pc=0x016 -> instr=0x40d50933
# [35400] FETCH: pc=0x017 -> instr=0x00c00533
# [35400] DBG: pc=17 instr_F=0x40d50933 ctrl_rd=18 rd_field=18 ex_rd_q=13 alu_R=0xxxxxxxxx
# [35400] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [35500] WB: write x18 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [35500] DBG: pc=18 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=18 alu_R=0xxxxxxxxx
# [35500] FETCH: pc=0x018 -> instr=0x02b53633
# [35600] FETCH: pc=0x019 -> instr=0x00365613
# [35600] DBG: pc=19 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [35600] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [35700] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [35700] DBG: pc=1a instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [35700] FETCH: pc=0x01a -> instr=0x00361693
# [35800] FETCH: pc=0x01b -> instr=0x00161713
# [35800] DBG: pc=1b instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [35800] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [35900] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [35900] DBG: pc=1c instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [35900] FETCH: pc=0x01c -> instr=0x00e686b3
# [36000] FETCH: pc=0x01d -> instr=0x40d509b3
# [36000] DBG: pc=1d instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [36000] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [36100] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [36100] DBG: pc=1e instr_F=0x40d509b3 ctrl_rd=19 rd_field=19 ex_rd_q=13 alu_R=0xxxxxxxxx
# [36100] FETCH: pc=0x01e -> instr=0x00c00533
# [36200] FETCH: pc=0x01f -> instr=0x02b53633
# [36200] DBG: pc=1f instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=19 alu_R=0xxxxxxxxx
# [36200] WB: write x19 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [36300] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [36300] DBG: pc=20 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [36300] FETCH: pc=0x020 -> instr=0x00365613
# [36400] FETCH: pc=0x021 -> instr=0x00361693
# [36400] DBG: pc=21 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [36400] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [36500] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [36500] DBG: pc=22 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [36500] FETCH: pc=0x022 -> instr=0x00161713
# [36600] FETCH: pc=0x023 -> instr=0x00e686b3
# [36600] DBG: pc=23 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [36600] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [36700] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [36700] DBG: pc=24 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [36700] FETCH: pc=0x024 -> instr=0x40d50a33
# [36800] FETCH: pc=0x025 -> instr=0x00c00533
# [36800] DBG: pc=25 instr_F=0x40d50a33 ctrl_rd=20 rd_field=20 ex_rd_q=13 alu_R=0xxxxxxxxx
# [36800] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [36900] WB: write x20 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [36900] DBG: pc=26 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=20 alu_R=0xxxxxxxxx
# [36900] FETCH: pc=0x026 -> instr=0x02b53633
# [37000] FETCH: pc=0x027 -> instr=0x00365613
# [37000] DBG: pc=27 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [37000] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [37100] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [37100] DBG: pc=28 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [37100] FETCH: pc=0x028 -> instr=0x00361693
# [37200] FETCH: pc=0x029 -> instr=0x00161713
# [37200] DBG: pc=29 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [37200] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [37300] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [37300] DBG: pc=2a instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [37300] FETCH: pc=0x02a -> instr=0x00e686b3
# [37400] FETCH: pc=0x02b -> instr=0x40d50ab3
# [37400] DBG: pc=2b instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [37400] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [37500] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [37500] DBG: pc=2c instr_F=0x40d50ab3 ctrl_rd=21 rd_field=21 ex_rd_q=13 alu_R=0xxxxxxxxx
# [37500] FETCH: pc=0x02c -> instr=0x00c00533
# [37600] FETCH: pc=0x02d -> instr=0x02b53633
# [37600] DBG: pc=2d instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=21 alu_R=0xxxxxxxxx
# [37600] WB: write x21 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [37700] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [37700] DBG: pc=2e instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [37700] FETCH: pc=0x02e -> instr=0x00365613
# [37800] FETCH: pc=0x02f -> instr=0x00361693
# [37800] DBG: pc=2f instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [37800] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [37900] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [37900] DBG: pc=30 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [37900] FETCH: pc=0x030 -> instr=0x00161713
# [38000] FETCH: pc=0x031 -> instr=0x00e686b3
# [38000] DBG: pc=31 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [38000] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [38100] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [38100] DBG: pc=32 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [38100] FETCH: pc=0x032 -> instr=0x40d50b33
# [38200] FETCH: pc=0x033 -> instr=0x00c00533
# [38200] DBG: pc=33 instr_F=0x40d50b33 ctrl_rd=22 rd_field=22 ex_rd_q=13 alu_R=0xxxxxxxxx
# [38200] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [38300] WB: write x22 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [38300] DBG: pc=34 instr_F=0x00c00533 ctrl_rd=10 rd_field=10 ex_rd_q=22 alu_R=0xxxxxxxxx
# [38300] FETCH: pc=0x034 -> instr=0x02b53633
# [38400] FETCH: pc=0x035 -> instr=0x00365613
# [38400] DBG: pc=35 instr_F=0x02b53633 ctrl_rd=12 rd_field=12 ex_rd_q=10 alu_R=0xxxxxxxxx
# [38400] WB: write x10 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [38500] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [38500] DBG: pc=36 instr_F=0x00365613 ctrl_rd=12 rd_field=12 ex_rd_q=12 alu_R=0xxxxxxxxx
# [38500] FETCH: pc=0x036 -> instr=0x00361693
# [38600] FETCH: pc=0x037 -> instr=0x00161713
# [38600] DBG: pc=37 instr_F=0x00361693 ctrl_rd=13 rd_field=13 ex_rd_q=12 alu_R=0xxxxxxxxx
# [38600] WB: write x12 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [38700] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [38700] DBG: pc=38 instr_F=0x00161713 ctrl_rd=14 rd_field=14 ex_rd_q=13 alu_R=0xxxxxxxxx
# [38700] FETCH: pc=0x038 -> instr=0x00e686b3
# [38800] FETCH: pc=0x039 -> instr=0x40d50bb3
# [38800] DBG: pc=39 instr_F=0x00e686b3 ctrl_rd=13 rd_field=13 ex_rd_q=14 alu_R=0xxxxxxxxx
# [38800] WB: write x14 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [38900] WB: write x13 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [38900] DBG: pc=3a instr_F=0x40d50bb3 ctrl_rd=23 rd_field=23 ex_rd_q=13 alu_R=0xxxxxxxxx
# [38900] FETCH: pc=0x03a -> instr=0x01cb9c13
# [39000] FETCH: pc=0x03b -> instr=0x018b1c93
# [39000] DBG: pc=3b instr_F=0x01cb9c13 ctrl_rd=24 rd_field=24 ex_rd_q=23 alu_R=0xxxxxxxxx
# [39000] WB: write x23 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [39100] WB: write x24 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [39100] DBG: pc=3c instr_F=0x018b1c93 ctrl_rd=25 rd_field=25 ex_rd_q=24 alu_R=0xxxxxxxxx
# [39100] FETCH: pc=0x03c -> instr=0x019c6c33
# [39200] FETCH: pc=0x03d -> instr=0x014a9c93
# [39200] DBG: pc=3d instr_F=0x019c6c33 ctrl_rd=24 rd_field=24 ex_rd_q=25 alu_R=0xxxxxxxxx
# [39200] WB: write x25 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [39300] WB: write x24 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [39300] DBG: pc=3e instr_F=0x014a9c93 ctrl_rd=25 rd_field=25 ex_rd_q=24 alu_R=0xxxxxxxxx
# [39300] FETCH: pc=0x03e -> instr=0x019c6c33
# [39400] FETCH: pc=0x03f -> instr=0x010a1c93
# [39400] DBG: pc=3f instr_F=0x019c6c33 ctrl_rd=24 rd_field=24 ex_rd_q=25 alu_R=0xxxxxxxxx
# [39400] WB: write x25 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [39500] WB: write x24 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [39500] DBG: pc=40 instr_F=0x010a1c93 ctrl_rd=25 rd_field=25 ex_rd_q=24 alu_R=0xxxxxxxxx
# [39500] FETCH: pc=0x040 -> instr=0x019c6c33
# [39600] FETCH: pc=0x041 -> instr=0x00c99c93
# [39600] DBG: pc=41 instr_F=0x019c6c33 ctrl_rd=24 rd_field=24 ex_rd_q=25 alu_R=0xxxxxxxxx
# [39600] WB: write x25 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [39700] WB: write x24 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [39700] DBG: pc=42 instr_F=0x00c99c93 ctrl_rd=25 rd_field=25 ex_rd_q=24 alu_R=0xxxxxxxxx
# [39700] FETCH: pc=0x042 -> instr=0x019c6c33
# [39800] FETCH: pc=0x043 -> instr=0x00891c93
# [39800] DBG: pc=43 instr_F=0x019c6c33 ctrl_rd=24 rd_field=24 ex_rd_q=25 alu_R=0xxxxxxxxx
# [39800] WB: write x25 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [39900] WB: write x24 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [39900] DBG: pc=44 instr_F=0x00891c93 ctrl_rd=25 rd_field=25 ex_rd_q=24 alu_R=0xxxxxxxxx
# [39900] FETCH: pc=0x044 -> instr=0x019c6c33
# [40000] FETCH: pc=0x045 -> instr=0x00489c93
# [40000] DBG: pc=45 instr_F=0x019c6c33 ctrl_rd=24 rd_field=24 ex_rd_q=25 alu_R=0xxxxxxxxx
# [40000] WB: write x25 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [40100] WB: write x24 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [40100] DBG: pc=46 instr_F=0x00489c93 ctrl_rd=25 rd_field=25 ex_rd_q=24 alu_R=0xxxxxxxxx
# [40100] FETCH: pc=0x046 -> instr=0x019c6c33
# [40200] FETCH: pc=0x047 -> instr=0x010c6c33
# [40200] DBG: pc=47 instr_F=0x019c6c33 ctrl_rd=24 rd_field=24 ex_rd_q=25 alu_R=0xxxxxxxxx
# [40200] WB: write x25 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [40300] WB: write x24 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [40300] DBG: pc=48 instr_F=0x010c6c33 ctrl_rd=24 rd_field=24 ex_rd_q=24 alu_R=0xxxxxxxxx
# [40300] FETCH: pc=0x048 -> instr=0x018004b3
# [40400] FETCH: pc=0x049 -> instr=0xf0249073
# [40400] DBG: pc=49 instr_F=0x018004b3 ctrl_rd=9 rd_field=9 ex_rd_q=24 alu_R=0xxxxxxxxx
# [40400] WB: write x24 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [40500] DBG: pc=4a instr_F=0xf0249073 ctrl_rd=0 rd_field=0 ex_rd_q=9 alu_R=0xxxxxxxxx
# [40500] FETCH: pc=0x04a -> instr=0x00000013
# [40600] WB: write x0 <= 0x00000000 (signed 0), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=0
# [40600] FETCH: pc=0x04b -> instr=0x00000013
# [40600] DBG: pc=4b instr_F=0x00000013 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0xxxxxxxxx
# [40700] DBG: pc=4c instr_F=0x00000013 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0xxxxxxxxx
# [40700] FETCH: pc=0x04c -> instr=0x00000013
# [40700] WB: write x0 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [40800] WB: write x0 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [40800] FETCH: pc=0x04d -> instr=0x00000013
# [40800] DBG: pc=4d instr_F=0x00000013 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0xxxxxxxxx
# [40900] DBG: pc=4e instr_F=0x00000013 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0xxxxxxxxx
# [40900] FETCH: pc=0x04e -> instr=0x00000013
# [40900] WB: write x0 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [41000] WB: write x0 <= 0xxxxxxxxx (signed x), csr_out=0x00000000,  ex_regsel_q=x2, ex_regwrite_q=1
# [41000] FETCH: pc=0x04f -> instr=0x00000000
# [41000] DBG: pc=4f instr_F=0x00000013 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0xxxxxxxxx
# [41100] DBG: pc=50 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [41100] FETCH: pc=0x050 -> instr=0x00000000
# [41200] FETCH: pc=0x051 -> instr=0x00000000
# [41200] DBG: pc=51 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [41300] DBG: pc=52 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [41300] FETCH: pc=0x052 -> instr=0x00000000
# [41400] FETCH: pc=0x053 -> instr=0x00000000
# [41400] DBG: pc=53 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [41500] DBG: pc=54 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [41500] FETCH: pc=0x054 -> instr=0x00000000
# [41600] FETCH: pc=0x055 -> instr=0x00000000
# [41600] DBG: pc=55 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [41700] DBG: pc=56 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [41700] FETCH: pc=0x056 -> instr=0x00000000
# [41800] FETCH: pc=0x057 -> instr=0x00000000
# [41800] DBG: pc=57 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [41900] DBG: pc=58 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [41900] FETCH: pc=0x058 -> instr=0x00000000
# [42000] FETCH: pc=0x059 -> instr=0x00000000
# [42000] DBG: pc=59 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [42100] DBG: pc=5a instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [42100] FETCH: pc=0x05a -> instr=0x00000000
# [42200] FETCH: pc=0x05b -> instr=0x00000000
# [42200] DBG: pc=5b instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [42300] DBG: pc=5c instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [42300] FETCH: pc=0x05c -> instr=0x00000000
# [42400] FETCH: pc=0x05d -> instr=0x00000000
# [42400] DBG: pc=5d instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [42500] DBG: pc=5e instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [42500] FETCH: pc=0x05e -> instr=0x00000000
# [42600] FETCH: pc=0x05f -> instr=0x00000000
# [42600] DBG: pc=5f instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [42700] DBG: pc=60 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [42700] FETCH: pc=0x060 -> instr=0x00000000
# [42800] FETCH: pc=0x061 -> instr=0x00000000
# [42800] DBG: pc=61 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [42900] DBG: pc=62 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
# [42900] FETCH: pc=0x062 -> instr=0x00000000
# [43000] FETCH: pc=0x063 -> instr=0x00000000
# [43000] DBG: pc=63 instr_F=0x00000000 ctrl_rd=0 rd_field=0 ex_rd_q=0 alu_R=0x00000000
