==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tlc.c' ... 
WARNING: [HLS 200-40] In file included from tlc.c:1:
tlc.c:55:16: warning: using the result of an assignment as a condition without parentheses [-Wparentheses]
    if(timeOutS=1)
       ~~~~~~~~^~
tlc.c:55:16: note: place parentheses around the assignment to silence this warning
    if(timeOutS=1)
               ^
       (         )
tlc.c:55:16: note: use '==' to turn this assignment into an equality comparison
    if(timeOutS=1)
               ^
               ==
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'parker.c' ... 
INFO: [HLS 200-10] Analyzing design file 'main.c' ... 
INFO: [HLS 200-10] Analyzing design file 'findmin8.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 185.758 ; gain = 93.344
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 185.758 ; gain = 93.344
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 185.758 ; gain = 93.344
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 185.758 ; gain = 93.344
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (parker.c:50:2) in function 'parker'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 185.758 ; gain = 93.344
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 185.758 ; gain = 93.344
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'parker' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parker' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.365 seconds; current allocated memory: 100.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 100.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parker' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'parker/in1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parker/in2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parker/in3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parker/in4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parker/in5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parker/in6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'parker' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'parker'.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 100.417 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 130.62 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 185.758 ; gain = 93.344
INFO: [VHDL 208-304] Generating VHDL RTL for parker.
INFO: [VLOG 209-307] Generating Verilog RTL for parker.
INFO: [HLS 200-112] Total elapsed time: 22.795 seconds; peak allocated memory: 100.417 MB.
