#define PERIPH_START_ADDR    0x40000000

#define SYS_SRAM_START_ADDR  0x20000000
#define SYS_SRAM_MID_ADDR    0x20000800
#define SYS_SRAM_END_ADDR    0x20000FFC

#define SYS_SRAM1_START_ADDR  0x20001000
#define SYS_SRAM1_MID_ADDR    0x20001800
#define SYS_SRAM1_END_ADDR    0x20001FFC

#define SYS_SRAM2_START_ADDR  0x20040000
#define SYS_SRAM2_MID_ADDR    0x20040800
#define SYS_SRAM2_END_ADDR    0x20040FFC

#define SYS_SRAM3_START_ADDR  0x20041000
#define SYS_SRAM3_MID_ADDR    0x20041800
#define SYS_SRAM3_END_ADDR    0x20041FFC

#define SRAM_BB_START_ADDR    0x22000000
#define SRAM1_BB_START_ADDR   0x22020000
#define PERIPH_BB_START_ADDR  0x42000000

#define FLASH_START_ADDR      0x00000000
#define FLASH_MID_ADDR        0x00010000
#define FLASH_END_ADDR        0x0001FFFC

#define AFE_SRAM_START_ADDR  SYS_SRAM1_START_ADDR
#define AFE_SRAM_MID_ADDR    SYS_SRAM1_MID_ADDR
#define AFE_SRAM_END_ADDR    SYS_SRAM1_END_ADDR

