
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003575                       # Number of seconds simulated
sim_ticks                                  3575014392                       # Number of ticks simulated
final_tick                               533139394329                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 153129                       # Simulator instruction rate (inst/s)
host_op_rate                                   203225                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 283308                       # Simulator tick rate (ticks/s)
host_mem_usage                               16899072                       # Number of bytes of host memory used
host_seconds                                 12618.81                       # Real time elapsed on the host
sim_insts                                  1932308852                       # Number of instructions simulated
sim_ops                                    2564456898                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       164224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       173312                       # Number of bytes read from this memory
system.physmem.bytes_read::total               340736                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        87936                       # Number of bytes written to this memory
system.physmem.bytes_written::total             87936                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1283                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1354                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2662                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             687                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  687                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       358041                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     45936598                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       537061                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     48478686                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                95310386                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       358041                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       537061                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             895101                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          24597383                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               24597383                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          24597383                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       358041                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     45936598                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       537061                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     48478686                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              119907769                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8573177                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3107707                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2551036                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202725                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1278039                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1207113                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          315462                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8843                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3203227                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17043250                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3107707                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1522575                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3660785                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1083885                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        697820                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1567136                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        81097                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8439926                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.482742                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.333689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4779141     56.63%     56.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          365362      4.33%     60.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318202      3.77%     64.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342437      4.06%     68.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          302430      3.58%     72.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          156589      1.86%     74.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101799      1.21%     75.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          270107      3.20%     78.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1803859     21.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8439926                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.362492                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.987974                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3372582                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       654082                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3479951                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56045                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        877257                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507318                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          870                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20217799                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6281                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        877257                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3539499                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         302692                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        76157                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3365100                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       279213                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19531755                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          680                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        175020                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76238                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            3                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27108611                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91057869                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91057869                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10301624                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3303                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1705                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           741371                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1940364                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1007739                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        25605                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       270991                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18416042                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3301                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14777567                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29151                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6138192                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18754381                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          105                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8439926                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.750912                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.912399                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3025251     35.84%     35.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1797139     21.29%     57.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1170682     13.87%     71.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       760102      9.01%     80.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       764120      9.05%     89.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       441740      5.23%     94.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       338694      4.01%     98.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        76170      0.90%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66028      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8439926                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108323     69.14%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21190     13.52%     82.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        27155     17.33%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12142003     82.17%     82.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200656      1.36%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1580461     10.70%     94.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       852850      5.77%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14777567                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.723698                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156673                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010602                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38180882                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24557660                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14358183                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14934240                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26128                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       711161                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          126                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227839                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           67                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        877257                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         226790                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16389                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18419343                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        29669                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1940364                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1007739                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1703                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11553                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          738                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          126                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122372                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114816                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237188                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14515947                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1486041                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       261618                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2313413                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2056924                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            827372                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.693182                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14372710                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14358183                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9359655                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26132859                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.674780                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358157                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6180404                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204865                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7562669                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.618387                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.172750                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3036929     40.16%     40.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2042881     27.01%     67.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837656     11.08%     78.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428193      5.66%     83.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       366202      4.84%     88.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       179455      2.37%     91.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       197984      2.62%     93.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       100384      1.33%     95.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       372985      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7562669                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       372985                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25609415                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37717623                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3867                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 133251                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.857318                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.857318                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.166429                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.166429                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65552302                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19679939                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18969430                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8573177                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3113275                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2717029                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       198817                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1543041                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1486578                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          225102                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6368                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3647003                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17299808                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3113275                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1711680                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3567273                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         976476                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        414414                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1797812                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        79611                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8405244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.374010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.177021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4837971     57.56%     57.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          178790      2.13%     59.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          327343      3.89%     63.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          306226      3.64%     67.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          492837      5.86%     73.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          508240      6.05%     79.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          123572      1.47%     80.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           94122      1.12%     81.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1536143     18.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8405244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363141                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.017899                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3764634                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       400926                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3449903                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        14017                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        775763                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       344173                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          771                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19379567                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1317                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        775763                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3927035                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         135661                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        46924                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3299691                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       220169                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18848788                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         75342                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        88068                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25068889                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85840510                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85840510                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16254775                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8814108                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2245                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1098                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           594931                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2867300                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       635553                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10578                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       229059                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17836356                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2194                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15016331                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19830                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5395478                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14861507                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8405244                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.786543                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.840925                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2911051     34.63%     34.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1567600     18.65%     53.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1371753     16.32%     69.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       838015      9.97%     79.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       871069     10.36%     89.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       513327      6.11%     96.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       228855      2.72%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61453      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        42121      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8405244                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          59935     66.58%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19010     21.12%     87.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11080     12.31%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11801434     78.59%     78.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       120030      0.80%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1098      0.01%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2554185     17.01%     96.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       539584      3.59%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15016331                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.751548                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              90025                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005995                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38547759                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23234076                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14529368                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15106356                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        37147                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       828803                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           99                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       155338                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        775763                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          74424                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         5947                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17838554                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        21522                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2867300                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       635553                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1098                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3204                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           49                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       105996                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       117584                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       223580                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14736085                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2453962                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       280244                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2980209                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2224772                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            526247                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.718859                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14545558                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14529368                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8934065                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21909682                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.694747                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.407768                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10874974                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12381334                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5457293                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2192                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       199154                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7629481                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.622828                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.313893                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3494594     45.80%     45.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1631463     21.38%     67.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       902676     11.83%     79.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       310051      4.06%     83.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       297658      3.90%     86.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       125021      1.64%     88.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       325339      4.26%     92.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94837      1.24%     94.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       447842      5.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7629481                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10874974                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12381334                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2518712                       # Number of memory references committed
system.switch_cpus1.commit.loads              2038497                       # Number of loads committed
system.switch_cpus1.commit.membars               1096                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1935140                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10816715                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       169511                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       447842                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25020266                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36453672                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2998                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 167933                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10874974                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12381334                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10874974                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.788340                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.788340                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.268488                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.268488                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68110492                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19079366                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19918721                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2192                       # number of misc regfile writes
system.l20.replacements                          1293                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          694202                       # Total number of references to valid blocks.
system.l20.sampled_refs                         17677                       # Sample count of references to valid blocks.
system.l20.avg_refs                         39.271483                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          408.242836                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.975583                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   672.469551                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst                    1                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         15292.312030                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.024917                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000609                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.041044                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000061                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.933369                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         8589                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   8589                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            2212                       # number of Writeback hits
system.l20.Writeback_hits::total                 2212                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         8589                       # number of demand (read+write) hits
system.l20.demand_hits::total                    8589                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         8589                       # number of overall hits
system.l20.overall_hits::total                   8589                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1283                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1293                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1283                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1293                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1283                       # number of overall misses
system.l20.overall_misses::total                 1293                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst       767965                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    119632595                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      120400560                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst       767965                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    119632595                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       120400560                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst       767965                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    119632595                       # number of overall miss cycles
system.l20.overall_miss_latency::total      120400560                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         9872                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               9882                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         2212                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             2212                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         9872                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                9882                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         9872                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               9882                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.129964                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.130844                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.129964                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.130844                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.129964                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.130844                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 76796.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 93244.423227                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 93117.215777                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 76796.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 93244.423227                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 93117.215777                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 76796.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 93244.423227                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 93117.215777                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 451                       # number of writebacks
system.l20.writebacks::total                      451                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1283                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1293                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1283                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1293                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1283                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1293                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       693962                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    110098918                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    110792880                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       693962                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    110098918                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    110792880                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       693962                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    110098918                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    110792880                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.129964                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.130844                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.129964                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.130844                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.129964                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.130844                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 69396.200000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 85813.653936                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 85686.682135                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 69396.200000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 85813.653936                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 85686.682135                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 69396.200000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 85813.653936                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 85686.682135                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1369                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          177538                       # Total number of references to valid blocks.
system.l21.sampled_refs                         17753                       # Sample count of references to valid blocks.
system.l21.avg_refs                         10.000451                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         1039.973131                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.937055                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   723.957905                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         14605.131909                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.063475                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000912                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.044187                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.891427                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         4019                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4019                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1275                       # number of Writeback hits
system.l21.Writeback_hits::total                 1275                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         4019                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4019                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         4019                       # number of overall hits
system.l21.overall_hits::total                   4019                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1354                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1369                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1354                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1369                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1354                       # number of overall misses
system.l21.overall_misses::total                 1369                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1622806                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    110046957                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      111669763                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1622806                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    110046957                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       111669763                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1622806                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    110046957                       # number of overall miss cycles
system.l21.overall_miss_latency::total      111669763                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5373                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5388                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1275                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1275                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5373                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5388                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5373                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5388                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.252001                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.254083                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.252001                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.254083                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.252001                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.254083                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 108187.066667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 81275.448301                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 81570.316289                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 108187.066667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 81275.448301                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 81570.316289                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 108187.066667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 81275.448301                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 81570.316289                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 236                       # number of writebacks
system.l21.writebacks::total                      236                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1354                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1369                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1354                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1369                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1354                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1369                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1507067                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     99474151                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    100981218                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1507067                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     99474151                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    100981218                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1507067                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     99474151                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    100981218                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.252001                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.254083                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.252001                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.254083                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.252001                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.254083                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 100471.133333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 73466.876662                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 73762.759679                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 100471.133333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 73466.876662                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 73762.759679                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 100471.133333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 73466.876662                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 73762.759679                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.975562                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001574786                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1821045.065455                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.975562                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015986                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881371                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1567125                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1567125                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1567125                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1567125                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1567125                       # number of overall hits
system.cpu0.icache.overall_hits::total        1567125                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       931286                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       931286                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       931286                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       931286                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       931286                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       931286                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1567136                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1567136                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1567136                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1567136                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1567136                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1567136                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 84662.363636                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84662.363636                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 84662.363636                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84662.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 84662.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84662.363636                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       777965                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       777965                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       777965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       777965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       777965                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       777965                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 77796.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 77796.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 77796.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 77796.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 77796.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 77796.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9872                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174470272                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10128                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17226.527646                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.897513                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.102487                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898037                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101963                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1168531                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1168531                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776677                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776677                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1644                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1644                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1945208                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1945208                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1945208                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1945208                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37726                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37726                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           15                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37741                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37741                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37741                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37741                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1203483455                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1203483455                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1085628                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1085628                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1204569083                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1204569083                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1204569083                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1204569083                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1206257                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1206257                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1644                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1644                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1982949                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1982949                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1982949                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1982949                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031275                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031275                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019033                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019033                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019033                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019033                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31900.637624                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31900.637624                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 72375.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72375.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31916.724067                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31916.724067                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31916.724067                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31916.724067                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2212                       # number of writebacks
system.cpu0.dcache.writebacks::total             2212                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27854                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27854                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27869                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27869                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27869                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27869                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9872                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9872                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9872                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9872                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9872                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9872                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    198921795                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    198921795                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    198921795                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    198921795                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    198921795                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    198921795                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008184                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008184                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004978                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004978                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004978                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004978                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20150.100790                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20150.100790                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20150.100790                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20150.100790                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 20150.100790                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20150.100790                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.937020                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913263786                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1684988.535055                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.937020                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023938                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868489                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1797796                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1797796                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1797796                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1797796                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1797796                       # number of overall hits
system.cpu1.icache.overall_hits::total        1797796                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1790576                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1790576                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1790576                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1790576                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1790576                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1790576                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1797812                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1797812                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1797812                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1797812                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1797812                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1797812                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       111911                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       111911                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       111911                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       111911                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       111911                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       111911                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1649820                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1649820                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1649820                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1649820                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1649820                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1649820                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       109988                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       109988                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       109988                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       109988                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       109988                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       109988                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5373                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207672674                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5629                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36893.351217                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   199.757147                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    56.242853                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.780301                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.219699                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2223256                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2223256                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       478021                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        478021                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1097                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1097                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1096                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1096                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2701277                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2701277                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2701277                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2701277                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        16200                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16200                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        16200                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         16200                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        16200                       # number of overall misses
system.cpu1.dcache.overall_misses::total        16200                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    827267824                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    827267824                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    827267824                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    827267824                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    827267824                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    827267824                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2239456                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2239456                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       478021                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       478021                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1097                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1097                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1096                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1096                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2717477                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2717477                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2717477                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2717477                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007234                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007234                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005961                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005961                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005961                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005961                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 51065.915062                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 51065.915062                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 51065.915062                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 51065.915062                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 51065.915062                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 51065.915062                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1275                       # number of writebacks
system.cpu1.dcache.writebacks::total             1275                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        10827                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        10827                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        10827                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10827                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        10827                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10827                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5373                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5373                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5373                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5373                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5373                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5373                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    138873736                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    138873736                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    138873736                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    138873736                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    138873736                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    138873736                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002399                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002399                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001977                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001977                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001977                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001977                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 25846.591476                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 25846.591476                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 25846.591476                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 25846.591476                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 25846.591476                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 25846.591476                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
