Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue May 23 10:34:27 2023
| Host         : BELSPC0002 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopMod_timing_summary_routed.rpt -pb TopMod_timing_summary_routed.pb -rpx TopMod_timing_summary_routed.rpx -warn_on_violation
| Design       : TopMod
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     27.969        0.000                      0                  560        0.133        0.000                      0                  560        3.000        0.000                       0                   299  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       27.969        0.000                      0                  560        0.133        0.000                      0                  560       19.500        0.000                       0                   295  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.969ns  (required time - arrival time)
  Source:                 vgaLogic/Bug/bugHeight/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaLogic/Timer/count10to14/FF_0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.691ns  (logic 3.304ns (28.260%)  route 8.387ns (71.740%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=293, routed)         1.556    -0.956    vgaLogic/Bug/bugHeight/clk
    SLICE_X9Y58          FDRE                                         r  vgaLogic/Bug/bugHeight/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  vgaLogic/Bug/bugHeight/Q3_FF/Q
                         net (fo=35, routed)          1.635     1.135    vgaLogic/Bug/bugHeight/Q3_FF_0
    SLICE_X5Y60          LUT1 (Prop_lut1_I0_O)        0.124     1.259 r  vgaLogic/Bug/bugHeight/Q0_FF_i_137__0/O
                         net (fo=1, routed)           0.000     1.259    vgaLogic/Bug/bugHeight/Q0_FF_i_137__0_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.809 r  vgaLogic/Bug/bugHeight/Q0_FF_i_64/CO[3]
                         net (fo=11, routed)          0.808     2.617    vgaLogic/Bug/bugHeight/Q4_FF_2[0]
    SLICE_X7Y61          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.197 r  vgaLogic/Bug/bugHeight/Q0_FF_i_34/CO[3]
                         net (fo=40, routed)          1.182     4.379    vgaLogic/Slugg/slugTop/count10to14/Q0_FF_i_179_0[0]
    SLICE_X4Y62          LUT3 (Prop_lut3_I0_O)        0.124     4.503 r  vgaLogic/Slugg/slugTop/count10to14/Q0_FF_i_212/O
                         net (fo=1, routed)           0.000     4.503    vgaLogic/Slugg/slugTop/count10to14/Q0_FF_i_212_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.053 r  vgaLogic/Slugg/slugTop/count10to14/Q0_FF_i_179/CO[3]
                         net (fo=1, routed)           0.000     5.053    vgaLogic/Bug/bugHeight/Q0_FF_i_43_0[0]
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  vgaLogic/Bug/bugHeight/Q0_FF_i_113/CO[3]
                         net (fo=1, routed)           0.000     5.167    vgaLogic/Bug/bugHeight/Q0_FF_i_113_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  vgaLogic/Bug/bugHeight/Q0_FF_i_43/CO[3]
                         net (fo=1, routed)           1.632     6.913    vgaLogic/Bug/bugHeight/tB614_in
    SLICE_X8Y54          LUT6 (Prop_lut6_I1_O)        0.124     7.037 r  vgaLogic/Bug/bugHeight/Q0_FF_i_12__0/O
                         net (fo=2, routed)           0.312     7.349    vgaLogic/Bug/bugHeight/Q0_FF_i_12__0_n_0
    SLICE_X8Y55          LUT6 (Prop_lut6_I5_O)        0.124     7.473 r  vgaLogic/Bug/bugHeight/Q0_FF_i_4__2/O
                         net (fo=16, routed)          0.961     8.434    vgaLogic/Bug/bugHeight/Q0_FF_i_12__0_0
    SLICE_X12Y55         LUT3 (Prop_lut3_I0_O)        0.116     8.550 r  vgaLogic/Bug/bugHeight/FF_0_i_3/O
                         net (fo=6, routed)           1.138     9.689    vgaLogic/Timer/count5to9/downInc_0
    SLICE_X15Y59         LUT3 (Prop_lut3_I1_O)        0.328    10.017 r  vgaLogic/Timer/count5to9/FF_0_i_1__0/O
                         net (fo=5, routed)           0.719    10.735    vgaLogic/Timer/count10to14/CE
    SLICE_X15Y59         FDRE                                         r  vgaLogic/Timer/count10to14/FF_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=293, routed)         1.438    38.442    vgaLogic/Timer/count10to14/clk
    SLICE_X15Y59         FDRE                                         r  vgaLogic/Timer/count10to14/FF_0/C
                         clock pessimism              0.562    39.004    
                         clock uncertainty           -0.094    38.910    
    SLICE_X15Y59         FDRE (Setup_fdre_C_CE)      -0.205    38.705    vgaLogic/Timer/count10to14/FF_0
  -------------------------------------------------------------------
                         required time                         38.705    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                 27.969    

Slack (MET) :             27.969ns  (required time - arrival time)
  Source:                 vgaLogic/Bug/bugHeight/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaLogic/Timer/count10to14/FF_1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.691ns  (logic 3.304ns (28.260%)  route 8.387ns (71.740%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=293, routed)         1.556    -0.956    vgaLogic/Bug/bugHeight/clk
    SLICE_X9Y58          FDRE                                         r  vgaLogic/Bug/bugHeight/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  vgaLogic/Bug/bugHeight/Q3_FF/Q
                         net (fo=35, routed)          1.635     1.135    vgaLogic/Bug/bugHeight/Q3_FF_0
    SLICE_X5Y60          LUT1 (Prop_lut1_I0_O)        0.124     1.259 r  vgaLogic/Bug/bugHeight/Q0_FF_i_137__0/O
                         net (fo=1, routed)           0.000     1.259    vgaLogic/Bug/bugHeight/Q0_FF_i_137__0_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.809 r  vgaLogic/Bug/bugHeight/Q0_FF_i_64/CO[3]
                         net (fo=11, routed)          0.808     2.617    vgaLogic/Bug/bugHeight/Q4_FF_2[0]
    SLICE_X7Y61          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.197 r  vgaLogic/Bug/bugHeight/Q0_FF_i_34/CO[3]
                         net (fo=40, routed)          1.182     4.379    vgaLogic/Slugg/slugTop/count10to14/Q0_FF_i_179_0[0]
    SLICE_X4Y62          LUT3 (Prop_lut3_I0_O)        0.124     4.503 r  vgaLogic/Slugg/slugTop/count10to14/Q0_FF_i_212/O
                         net (fo=1, routed)           0.000     4.503    vgaLogic/Slugg/slugTop/count10to14/Q0_FF_i_212_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.053 r  vgaLogic/Slugg/slugTop/count10to14/Q0_FF_i_179/CO[3]
                         net (fo=1, routed)           0.000     5.053    vgaLogic/Bug/bugHeight/Q0_FF_i_43_0[0]
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  vgaLogic/Bug/bugHeight/Q0_FF_i_113/CO[3]
                         net (fo=1, routed)           0.000     5.167    vgaLogic/Bug/bugHeight/Q0_FF_i_113_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  vgaLogic/Bug/bugHeight/Q0_FF_i_43/CO[3]
                         net (fo=1, routed)           1.632     6.913    vgaLogic/Bug/bugHeight/tB614_in
    SLICE_X8Y54          LUT6 (Prop_lut6_I1_O)        0.124     7.037 r  vgaLogic/Bug/bugHeight/Q0_FF_i_12__0/O
                         net (fo=2, routed)           0.312     7.349    vgaLogic/Bug/bugHeight/Q0_FF_i_12__0_n_0
    SLICE_X8Y55          LUT6 (Prop_lut6_I5_O)        0.124     7.473 r  vgaLogic/Bug/bugHeight/Q0_FF_i_4__2/O
                         net (fo=16, routed)          0.961     8.434    vgaLogic/Bug/bugHeight/Q0_FF_i_12__0_0
    SLICE_X12Y55         LUT3 (Prop_lut3_I0_O)        0.116     8.550 r  vgaLogic/Bug/bugHeight/FF_0_i_3/O
                         net (fo=6, routed)           1.138     9.689    vgaLogic/Timer/count5to9/downInc_0
    SLICE_X15Y59         LUT3 (Prop_lut3_I1_O)        0.328    10.017 r  vgaLogic/Timer/count5to9/FF_0_i_1__0/O
                         net (fo=5, routed)           0.719    10.735    vgaLogic/Timer/count10to14/CE
    SLICE_X15Y59         FDRE                                         r  vgaLogic/Timer/count10to14/FF_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=293, routed)         1.438    38.442    vgaLogic/Timer/count10to14/clk
    SLICE_X15Y59         FDRE                                         r  vgaLogic/Timer/count10to14/FF_1/C
                         clock pessimism              0.562    39.004    
                         clock uncertainty           -0.094    38.910    
    SLICE_X15Y59         FDRE (Setup_fdre_C_CE)      -0.205    38.705    vgaLogic/Timer/count10to14/FF_1
  -------------------------------------------------------------------
                         required time                         38.705    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                 27.969    

Slack (MET) :             27.969ns  (required time - arrival time)
  Source:                 vgaLogic/Bug/bugHeight/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaLogic/Timer/count10to14/FF_2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.691ns  (logic 3.304ns (28.260%)  route 8.387ns (71.740%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=293, routed)         1.556    -0.956    vgaLogic/Bug/bugHeight/clk
    SLICE_X9Y58          FDRE                                         r  vgaLogic/Bug/bugHeight/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  vgaLogic/Bug/bugHeight/Q3_FF/Q
                         net (fo=35, routed)          1.635     1.135    vgaLogic/Bug/bugHeight/Q3_FF_0
    SLICE_X5Y60          LUT1 (Prop_lut1_I0_O)        0.124     1.259 r  vgaLogic/Bug/bugHeight/Q0_FF_i_137__0/O
                         net (fo=1, routed)           0.000     1.259    vgaLogic/Bug/bugHeight/Q0_FF_i_137__0_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.809 r  vgaLogic/Bug/bugHeight/Q0_FF_i_64/CO[3]
                         net (fo=11, routed)          0.808     2.617    vgaLogic/Bug/bugHeight/Q4_FF_2[0]
    SLICE_X7Y61          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.197 r  vgaLogic/Bug/bugHeight/Q0_FF_i_34/CO[3]
                         net (fo=40, routed)          1.182     4.379    vgaLogic/Slugg/slugTop/count10to14/Q0_FF_i_179_0[0]
    SLICE_X4Y62          LUT3 (Prop_lut3_I0_O)        0.124     4.503 r  vgaLogic/Slugg/slugTop/count10to14/Q0_FF_i_212/O
                         net (fo=1, routed)           0.000     4.503    vgaLogic/Slugg/slugTop/count10to14/Q0_FF_i_212_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.053 r  vgaLogic/Slugg/slugTop/count10to14/Q0_FF_i_179/CO[3]
                         net (fo=1, routed)           0.000     5.053    vgaLogic/Bug/bugHeight/Q0_FF_i_43_0[0]
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  vgaLogic/Bug/bugHeight/Q0_FF_i_113/CO[3]
                         net (fo=1, routed)           0.000     5.167    vgaLogic/Bug/bugHeight/Q0_FF_i_113_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  vgaLogic/Bug/bugHeight/Q0_FF_i_43/CO[3]
                         net (fo=1, routed)           1.632     6.913    vgaLogic/Bug/bugHeight/tB614_in
    SLICE_X8Y54          LUT6 (Prop_lut6_I1_O)        0.124     7.037 r  vgaLogic/Bug/bugHeight/Q0_FF_i_12__0/O
                         net (fo=2, routed)           0.312     7.349    vgaLogic/Bug/bugHeight/Q0_FF_i_12__0_n_0
    SLICE_X8Y55          LUT6 (Prop_lut6_I5_O)        0.124     7.473 r  vgaLogic/Bug/bugHeight/Q0_FF_i_4__2/O
                         net (fo=16, routed)          0.961     8.434    vgaLogic/Bug/bugHeight/Q0_FF_i_12__0_0
    SLICE_X12Y55         LUT3 (Prop_lut3_I0_O)        0.116     8.550 r  vgaLogic/Bug/bugHeight/FF_0_i_3/O
                         net (fo=6, routed)           1.138     9.689    vgaLogic/Timer/count5to9/downInc_0
    SLICE_X15Y59         LUT3 (Prop_lut3_I1_O)        0.328    10.017 r  vgaLogic/Timer/count5to9/FF_0_i_1__0/O
                         net (fo=5, routed)           0.719    10.735    vgaLogic/Timer/count10to14/CE
    SLICE_X15Y59         FDRE                                         r  vgaLogic/Timer/count10to14/FF_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=293, routed)         1.438    38.442    vgaLogic/Timer/count10to14/clk
    SLICE_X15Y59         FDRE                                         r  vgaLogic/Timer/count10to14/FF_2/C
                         clock pessimism              0.562    39.004    
                         clock uncertainty           -0.094    38.910    
    SLICE_X15Y59         FDRE (Setup_fdre_C_CE)      -0.205    38.705    vgaLogic/Timer/count10to14/FF_2
  -------------------------------------------------------------------
                         required time                         38.705    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                 27.969    

Slack (MET) :             28.181ns  (required time - arrival time)
  Source:                 vgaLogic/Bug/bugHeight/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaLogic/Bug/bugLeftt/count5to9/FF_4/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.518ns  (logic 3.108ns (26.983%)  route 8.410ns (73.017%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=293, routed)         1.556    -0.956    vgaLogic/Bug/bugHeight/clk
    SLICE_X9Y58          FDRE                                         r  vgaLogic/Bug/bugHeight/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  vgaLogic/Bug/bugHeight/Q3_FF/Q
                         net (fo=35, routed)          1.635     1.135    vgaLogic/Bug/bugHeight/Q3_FF_0
    SLICE_X5Y60          LUT1 (Prop_lut1_I0_O)        0.124     1.259 r  vgaLogic/Bug/bugHeight/Q0_FF_i_137__0/O
                         net (fo=1, routed)           0.000     1.259    vgaLogic/Bug/bugHeight/Q0_FF_i_137__0_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.809 r  vgaLogic/Bug/bugHeight/Q0_FF_i_64/CO[3]
                         net (fo=11, routed)          0.808     2.617    vgaLogic/Bug/bugHeight/Q4_FF_2[0]
    SLICE_X7Y61          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.197 r  vgaLogic/Bug/bugHeight/Q0_FF_i_34/CO[3]
                         net (fo=40, routed)          1.182     4.379    vgaLogic/Slugg/slugTop/count10to14/Q0_FF_i_179_0[0]
    SLICE_X4Y62          LUT3 (Prop_lut3_I0_O)        0.124     4.503 r  vgaLogic/Slugg/slugTop/count10to14/Q0_FF_i_212/O
                         net (fo=1, routed)           0.000     4.503    vgaLogic/Slugg/slugTop/count10to14/Q0_FF_i_212_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.053 r  vgaLogic/Slugg/slugTop/count10to14/Q0_FF_i_179/CO[3]
                         net (fo=1, routed)           0.000     5.053    vgaLogic/Bug/bugHeight/Q0_FF_i_43_0[0]
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  vgaLogic/Bug/bugHeight/Q0_FF_i_113/CO[3]
                         net (fo=1, routed)           0.000     5.167    vgaLogic/Bug/bugHeight/Q0_FF_i_113_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  vgaLogic/Bug/bugHeight/Q0_FF_i_43/CO[3]
                         net (fo=1, routed)           1.632     6.913    vgaLogic/Bug/bugHeight/tB614_in
    SLICE_X8Y54          LUT6 (Prop_lut6_I1_O)        0.124     7.037 r  vgaLogic/Bug/bugHeight/Q0_FF_i_12__0/O
                         net (fo=2, routed)           0.312     7.349    vgaLogic/Bug/bugHeight/Q0_FF_i_12__0_n_0
    SLICE_X8Y55          LUT6 (Prop_lut6_I5_O)        0.124     7.473 r  vgaLogic/Bug/bugHeight/Q0_FF_i_4__2/O
                         net (fo=16, routed)          0.539     8.012    vgaLogic/Bug/bugRightt/count0to4/Q2_FF
    SLICE_X10Y53         LUT4 (Prop_lut4_I1_O)        0.124     8.136 r  vgaLogic/Bug/bugRightt/count0to4/Q0_FF_i_1__2/O
                         net (fo=13, routed)          1.196     9.332    vgaLogic/Bug/bugLeftt/count0to4/LD00_out
    SLICE_X14Y51         LUT4 (Prop_lut4_I0_O)        0.124     9.456 r  vgaLogic/Bug/bugLeftt/count0to4/FF_0_i_1__24/O
                         net (fo=5, routed)           1.106    10.562    vgaLogic/Bug/bugLeftt/count5to9/CE
    SLICE_X10Y53         FDRE                                         r  vgaLogic/Bug/bugLeftt/count5to9/FF_4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=293, routed)         1.441    38.445    vgaLogic/Bug/bugLeftt/count5to9/clk
    SLICE_X10Y53         FDRE                                         r  vgaLogic/Bug/bugLeftt/count5to9/FF_4/C
                         clock pessimism              0.562    39.007    
                         clock uncertainty           -0.094    38.913    
    SLICE_X10Y53         FDRE (Setup_fdre_C_CE)      -0.169    38.744    vgaLogic/Bug/bugLeftt/count5to9/FF_4
  -------------------------------------------------------------------
                         required time                         38.744    
                         arrival time                         -10.562    
  -------------------------------------------------------------------
                         slack                                 28.181    

Slack (MET) :             28.195ns  (required time - arrival time)
  Source:                 vgaLogic/Bug/bugHeight/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaLogic/Timer/count10to14/FF_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.502ns  (logic 3.304ns (28.725%)  route 8.198ns (71.275%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=293, routed)         1.556    -0.956    vgaLogic/Bug/bugHeight/clk
    SLICE_X9Y58          FDRE                                         r  vgaLogic/Bug/bugHeight/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  vgaLogic/Bug/bugHeight/Q3_FF/Q
                         net (fo=35, routed)          1.635     1.135    vgaLogic/Bug/bugHeight/Q3_FF_0
    SLICE_X5Y60          LUT1 (Prop_lut1_I0_O)        0.124     1.259 r  vgaLogic/Bug/bugHeight/Q0_FF_i_137__0/O
                         net (fo=1, routed)           0.000     1.259    vgaLogic/Bug/bugHeight/Q0_FF_i_137__0_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.809 r  vgaLogic/Bug/bugHeight/Q0_FF_i_64/CO[3]
                         net (fo=11, routed)          0.808     2.617    vgaLogic/Bug/bugHeight/Q4_FF_2[0]
    SLICE_X7Y61          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.197 r  vgaLogic/Bug/bugHeight/Q0_FF_i_34/CO[3]
                         net (fo=40, routed)          1.182     4.379    vgaLogic/Slugg/slugTop/count10to14/Q0_FF_i_179_0[0]
    SLICE_X4Y62          LUT3 (Prop_lut3_I0_O)        0.124     4.503 r  vgaLogic/Slugg/slugTop/count10to14/Q0_FF_i_212/O
                         net (fo=1, routed)           0.000     4.503    vgaLogic/Slugg/slugTop/count10to14/Q0_FF_i_212_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.053 r  vgaLogic/Slugg/slugTop/count10to14/Q0_FF_i_179/CO[3]
                         net (fo=1, routed)           0.000     5.053    vgaLogic/Bug/bugHeight/Q0_FF_i_43_0[0]
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  vgaLogic/Bug/bugHeight/Q0_FF_i_113/CO[3]
                         net (fo=1, routed)           0.000     5.167    vgaLogic/Bug/bugHeight/Q0_FF_i_113_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  vgaLogic/Bug/bugHeight/Q0_FF_i_43/CO[3]
                         net (fo=1, routed)           1.632     6.913    vgaLogic/Bug/bugHeight/tB614_in
    SLICE_X8Y54          LUT6 (Prop_lut6_I1_O)        0.124     7.037 r  vgaLogic/Bug/bugHeight/Q0_FF_i_12__0/O
                         net (fo=2, routed)           0.312     7.349    vgaLogic/Bug/bugHeight/Q0_FF_i_12__0_n_0
    SLICE_X8Y55          LUT6 (Prop_lut6_I5_O)        0.124     7.473 r  vgaLogic/Bug/bugHeight/Q0_FF_i_4__2/O
                         net (fo=16, routed)          0.961     8.434    vgaLogic/Bug/bugHeight/Q0_FF_i_12__0_0
    SLICE_X12Y55         LUT3 (Prop_lut3_I0_O)        0.116     8.550 r  vgaLogic/Bug/bugHeight/FF_0_i_3/O
                         net (fo=6, routed)           1.138     9.689    vgaLogic/Timer/count5to9/downInc_0
    SLICE_X15Y59         LUT3 (Prop_lut3_I1_O)        0.328    10.017 r  vgaLogic/Timer/count5to9/FF_0_i_1__0/O
                         net (fo=5, routed)           0.529    10.546    vgaLogic/Timer/count10to14/CE
    SLICE_X14Y59         FDRE                                         r  vgaLogic/Timer/count10to14/FF_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=293, routed)         1.438    38.442    vgaLogic/Timer/count10to14/clk
    SLICE_X14Y59         FDRE                                         r  vgaLogic/Timer/count10to14/FF_3/C
                         clock pessimism              0.562    39.004    
                         clock uncertainty           -0.094    38.910    
    SLICE_X14Y59         FDRE (Setup_fdre_C_CE)      -0.169    38.741    vgaLogic/Timer/count10to14/FF_3
  -------------------------------------------------------------------
                         required time                         38.741    
                         arrival time                         -10.546    
  -------------------------------------------------------------------
                         slack                                 28.195    

Slack (MET) :             28.195ns  (required time - arrival time)
  Source:                 vgaLogic/Bug/bugHeight/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaLogic/Timer/count10to14/FF_4/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.502ns  (logic 3.304ns (28.725%)  route 8.198ns (71.275%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT3=3 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=293, routed)         1.556    -0.956    vgaLogic/Bug/bugHeight/clk
    SLICE_X9Y58          FDRE                                         r  vgaLogic/Bug/bugHeight/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  vgaLogic/Bug/bugHeight/Q3_FF/Q
                         net (fo=35, routed)          1.635     1.135    vgaLogic/Bug/bugHeight/Q3_FF_0
    SLICE_X5Y60          LUT1 (Prop_lut1_I0_O)        0.124     1.259 r  vgaLogic/Bug/bugHeight/Q0_FF_i_137__0/O
                         net (fo=1, routed)           0.000     1.259    vgaLogic/Bug/bugHeight/Q0_FF_i_137__0_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.809 r  vgaLogic/Bug/bugHeight/Q0_FF_i_64/CO[3]
                         net (fo=11, routed)          0.808     2.617    vgaLogic/Bug/bugHeight/Q4_FF_2[0]
    SLICE_X7Y61          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.197 r  vgaLogic/Bug/bugHeight/Q0_FF_i_34/CO[3]
                         net (fo=40, routed)          1.182     4.379    vgaLogic/Slugg/slugTop/count10to14/Q0_FF_i_179_0[0]
    SLICE_X4Y62          LUT3 (Prop_lut3_I0_O)        0.124     4.503 r  vgaLogic/Slugg/slugTop/count10to14/Q0_FF_i_212/O
                         net (fo=1, routed)           0.000     4.503    vgaLogic/Slugg/slugTop/count10to14/Q0_FF_i_212_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.053 r  vgaLogic/Slugg/slugTop/count10to14/Q0_FF_i_179/CO[3]
                         net (fo=1, routed)           0.000     5.053    vgaLogic/Bug/bugHeight/Q0_FF_i_43_0[0]
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  vgaLogic/Bug/bugHeight/Q0_FF_i_113/CO[3]
                         net (fo=1, routed)           0.000     5.167    vgaLogic/Bug/bugHeight/Q0_FF_i_113_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  vgaLogic/Bug/bugHeight/Q0_FF_i_43/CO[3]
                         net (fo=1, routed)           1.632     6.913    vgaLogic/Bug/bugHeight/tB614_in
    SLICE_X8Y54          LUT6 (Prop_lut6_I1_O)        0.124     7.037 r  vgaLogic/Bug/bugHeight/Q0_FF_i_12__0/O
                         net (fo=2, routed)           0.312     7.349    vgaLogic/Bug/bugHeight/Q0_FF_i_12__0_n_0
    SLICE_X8Y55          LUT6 (Prop_lut6_I5_O)        0.124     7.473 r  vgaLogic/Bug/bugHeight/Q0_FF_i_4__2/O
                         net (fo=16, routed)          0.961     8.434    vgaLogic/Bug/bugHeight/Q0_FF_i_12__0_0
    SLICE_X12Y55         LUT3 (Prop_lut3_I0_O)        0.116     8.550 r  vgaLogic/Bug/bugHeight/FF_0_i_3/O
                         net (fo=6, routed)           1.138     9.689    vgaLogic/Timer/count5to9/downInc_0
    SLICE_X15Y59         LUT3 (Prop_lut3_I1_O)        0.328    10.017 r  vgaLogic/Timer/count5to9/FF_0_i_1__0/O
                         net (fo=5, routed)           0.529    10.546    vgaLogic/Timer/count10to14/CE
    SLICE_X14Y59         FDRE                                         r  vgaLogic/Timer/count10to14/FF_4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=293, routed)         1.438    38.442    vgaLogic/Timer/count10to14/clk
    SLICE_X14Y59         FDRE                                         r  vgaLogic/Timer/count10to14/FF_4/C
                         clock pessimism              0.562    39.004    
                         clock uncertainty           -0.094    38.910    
    SLICE_X14Y59         FDRE (Setup_fdre_C_CE)      -0.169    38.741    vgaLogic/Timer/count10to14/FF_4
  -------------------------------------------------------------------
                         required time                         38.741    
                         arrival time                         -10.546    
  -------------------------------------------------------------------
                         slack                                 28.195    

Slack (MET) :             28.348ns  (required time - arrival time)
  Source:                 vgaLogic/Bug/bugHeight/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaLogic/Bug/bugLeftt/count0to4/FF_1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.365ns  (logic 3.108ns (27.347%)  route 8.257ns (72.653%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=293, routed)         1.556    -0.956    vgaLogic/Bug/bugHeight/clk
    SLICE_X9Y58          FDRE                                         r  vgaLogic/Bug/bugHeight/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  vgaLogic/Bug/bugHeight/Q3_FF/Q
                         net (fo=35, routed)          1.635     1.135    vgaLogic/Bug/bugHeight/Q3_FF_0
    SLICE_X5Y60          LUT1 (Prop_lut1_I0_O)        0.124     1.259 r  vgaLogic/Bug/bugHeight/Q0_FF_i_137__0/O
                         net (fo=1, routed)           0.000     1.259    vgaLogic/Bug/bugHeight/Q0_FF_i_137__0_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.809 r  vgaLogic/Bug/bugHeight/Q0_FF_i_64/CO[3]
                         net (fo=11, routed)          0.808     2.617    vgaLogic/Bug/bugHeight/Q4_FF_2[0]
    SLICE_X7Y61          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.197 r  vgaLogic/Bug/bugHeight/Q0_FF_i_34/CO[3]
                         net (fo=40, routed)          1.182     4.379    vgaLogic/Slugg/slugTop/count10to14/Q0_FF_i_179_0[0]
    SLICE_X4Y62          LUT3 (Prop_lut3_I0_O)        0.124     4.503 r  vgaLogic/Slugg/slugTop/count10to14/Q0_FF_i_212/O
                         net (fo=1, routed)           0.000     4.503    vgaLogic/Slugg/slugTop/count10to14/Q0_FF_i_212_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.053 r  vgaLogic/Slugg/slugTop/count10to14/Q0_FF_i_179/CO[3]
                         net (fo=1, routed)           0.000     5.053    vgaLogic/Bug/bugHeight/Q0_FF_i_43_0[0]
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  vgaLogic/Bug/bugHeight/Q0_FF_i_113/CO[3]
                         net (fo=1, routed)           0.000     5.167    vgaLogic/Bug/bugHeight/Q0_FF_i_113_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  vgaLogic/Bug/bugHeight/Q0_FF_i_43/CO[3]
                         net (fo=1, routed)           1.632     6.913    vgaLogic/Bug/bugHeight/tB614_in
    SLICE_X8Y54          LUT6 (Prop_lut6_I1_O)        0.124     7.037 r  vgaLogic/Bug/bugHeight/Q0_FF_i_12__0/O
                         net (fo=2, routed)           0.312     7.349    vgaLogic/Bug/bugHeight/Q0_FF_i_12__0_n_0
    SLICE_X8Y55          LUT6 (Prop_lut6_I5_O)        0.124     7.473 r  vgaLogic/Bug/bugHeight/Q0_FF_i_4__2/O
                         net (fo=16, routed)          0.539     8.012    vgaLogic/Bug/bugRightt/count0to4/Q2_FF
    SLICE_X10Y53         LUT4 (Prop_lut4_I1_O)        0.124     8.136 r  vgaLogic/Bug/bugRightt/count0to4/Q0_FF_i_1__2/O
                         net (fo=13, routed)          1.186     9.322    vgaLogic/Bug/bugLeftt/count0to4/LD00_out
    SLICE_X14Y51         LUT2 (Prop_lut2_I1_O)        0.124     9.446 r  vgaLogic/Bug/bugLeftt/count0to4/FF_0_i_1__23/O
                         net (fo=5, routed)           0.963    10.409    vgaLogic/Bug/bugLeftt/count0to4/CE_1
    SLICE_X8Y52          FDRE                                         r  vgaLogic/Bug/bugLeftt/count0to4/FF_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=293, routed)         1.441    38.445    vgaLogic/Bug/bugLeftt/count0to4/clk
    SLICE_X8Y52          FDRE                                         r  vgaLogic/Bug/bugLeftt/count0to4/FF_1/C
                         clock pessimism              0.576    39.021    
                         clock uncertainty           -0.094    38.927    
    SLICE_X8Y52          FDRE (Setup_fdre_C_CE)      -0.169    38.758    vgaLogic/Bug/bugLeftt/count0to4/FF_1
  -------------------------------------------------------------------
                         required time                         38.758    
                         arrival time                         -10.409    
  -------------------------------------------------------------------
                         slack                                 28.348    

Slack (MET) :             28.348ns  (required time - arrival time)
  Source:                 vgaLogic/Bug/bugHeight/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaLogic/Bug/bugLeftt/count0to4/FF_2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.365ns  (logic 3.108ns (27.347%)  route 8.257ns (72.653%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=293, routed)         1.556    -0.956    vgaLogic/Bug/bugHeight/clk
    SLICE_X9Y58          FDRE                                         r  vgaLogic/Bug/bugHeight/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  vgaLogic/Bug/bugHeight/Q3_FF/Q
                         net (fo=35, routed)          1.635     1.135    vgaLogic/Bug/bugHeight/Q3_FF_0
    SLICE_X5Y60          LUT1 (Prop_lut1_I0_O)        0.124     1.259 r  vgaLogic/Bug/bugHeight/Q0_FF_i_137__0/O
                         net (fo=1, routed)           0.000     1.259    vgaLogic/Bug/bugHeight/Q0_FF_i_137__0_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.809 r  vgaLogic/Bug/bugHeight/Q0_FF_i_64/CO[3]
                         net (fo=11, routed)          0.808     2.617    vgaLogic/Bug/bugHeight/Q4_FF_2[0]
    SLICE_X7Y61          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.197 r  vgaLogic/Bug/bugHeight/Q0_FF_i_34/CO[3]
                         net (fo=40, routed)          1.182     4.379    vgaLogic/Slugg/slugTop/count10to14/Q0_FF_i_179_0[0]
    SLICE_X4Y62          LUT3 (Prop_lut3_I0_O)        0.124     4.503 r  vgaLogic/Slugg/slugTop/count10to14/Q0_FF_i_212/O
                         net (fo=1, routed)           0.000     4.503    vgaLogic/Slugg/slugTop/count10to14/Q0_FF_i_212_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.053 r  vgaLogic/Slugg/slugTop/count10to14/Q0_FF_i_179/CO[3]
                         net (fo=1, routed)           0.000     5.053    vgaLogic/Bug/bugHeight/Q0_FF_i_43_0[0]
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  vgaLogic/Bug/bugHeight/Q0_FF_i_113/CO[3]
                         net (fo=1, routed)           0.000     5.167    vgaLogic/Bug/bugHeight/Q0_FF_i_113_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  vgaLogic/Bug/bugHeight/Q0_FF_i_43/CO[3]
                         net (fo=1, routed)           1.632     6.913    vgaLogic/Bug/bugHeight/tB614_in
    SLICE_X8Y54          LUT6 (Prop_lut6_I1_O)        0.124     7.037 r  vgaLogic/Bug/bugHeight/Q0_FF_i_12__0/O
                         net (fo=2, routed)           0.312     7.349    vgaLogic/Bug/bugHeight/Q0_FF_i_12__0_n_0
    SLICE_X8Y55          LUT6 (Prop_lut6_I5_O)        0.124     7.473 r  vgaLogic/Bug/bugHeight/Q0_FF_i_4__2/O
                         net (fo=16, routed)          0.539     8.012    vgaLogic/Bug/bugRightt/count0to4/Q2_FF
    SLICE_X10Y53         LUT4 (Prop_lut4_I1_O)        0.124     8.136 r  vgaLogic/Bug/bugRightt/count0to4/Q0_FF_i_1__2/O
                         net (fo=13, routed)          1.186     9.322    vgaLogic/Bug/bugLeftt/count0to4/LD00_out
    SLICE_X14Y51         LUT2 (Prop_lut2_I1_O)        0.124     9.446 r  vgaLogic/Bug/bugLeftt/count0to4/FF_0_i_1__23/O
                         net (fo=5, routed)           0.963    10.409    vgaLogic/Bug/bugLeftt/count0to4/CE_1
    SLICE_X8Y52          FDRE                                         r  vgaLogic/Bug/bugLeftt/count0to4/FF_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=293, routed)         1.441    38.445    vgaLogic/Bug/bugLeftt/count0to4/clk
    SLICE_X8Y52          FDRE                                         r  vgaLogic/Bug/bugLeftt/count0to4/FF_2/C
                         clock pessimism              0.576    39.021    
                         clock uncertainty           -0.094    38.927    
    SLICE_X8Y52          FDRE (Setup_fdre_C_CE)      -0.169    38.758    vgaLogic/Bug/bugLeftt/count0to4/FF_2
  -------------------------------------------------------------------
                         required time                         38.758    
                         arrival time                         -10.409    
  -------------------------------------------------------------------
                         slack                                 28.348    

Slack (MET) :             28.348ns  (required time - arrival time)
  Source:                 vgaLogic/Bug/bugHeight/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaLogic/Bug/bugLeftt/count0to4/FF_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.365ns  (logic 3.108ns (27.347%)  route 8.257ns (72.653%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=293, routed)         1.556    -0.956    vgaLogic/Bug/bugHeight/clk
    SLICE_X9Y58          FDRE                                         r  vgaLogic/Bug/bugHeight/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  vgaLogic/Bug/bugHeight/Q3_FF/Q
                         net (fo=35, routed)          1.635     1.135    vgaLogic/Bug/bugHeight/Q3_FF_0
    SLICE_X5Y60          LUT1 (Prop_lut1_I0_O)        0.124     1.259 r  vgaLogic/Bug/bugHeight/Q0_FF_i_137__0/O
                         net (fo=1, routed)           0.000     1.259    vgaLogic/Bug/bugHeight/Q0_FF_i_137__0_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.809 r  vgaLogic/Bug/bugHeight/Q0_FF_i_64/CO[3]
                         net (fo=11, routed)          0.808     2.617    vgaLogic/Bug/bugHeight/Q4_FF_2[0]
    SLICE_X7Y61          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.197 r  vgaLogic/Bug/bugHeight/Q0_FF_i_34/CO[3]
                         net (fo=40, routed)          1.182     4.379    vgaLogic/Slugg/slugTop/count10to14/Q0_FF_i_179_0[0]
    SLICE_X4Y62          LUT3 (Prop_lut3_I0_O)        0.124     4.503 r  vgaLogic/Slugg/slugTop/count10to14/Q0_FF_i_212/O
                         net (fo=1, routed)           0.000     4.503    vgaLogic/Slugg/slugTop/count10to14/Q0_FF_i_212_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.053 r  vgaLogic/Slugg/slugTop/count10to14/Q0_FF_i_179/CO[3]
                         net (fo=1, routed)           0.000     5.053    vgaLogic/Bug/bugHeight/Q0_FF_i_43_0[0]
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  vgaLogic/Bug/bugHeight/Q0_FF_i_113/CO[3]
                         net (fo=1, routed)           0.000     5.167    vgaLogic/Bug/bugHeight/Q0_FF_i_113_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  vgaLogic/Bug/bugHeight/Q0_FF_i_43/CO[3]
                         net (fo=1, routed)           1.632     6.913    vgaLogic/Bug/bugHeight/tB614_in
    SLICE_X8Y54          LUT6 (Prop_lut6_I1_O)        0.124     7.037 r  vgaLogic/Bug/bugHeight/Q0_FF_i_12__0/O
                         net (fo=2, routed)           0.312     7.349    vgaLogic/Bug/bugHeight/Q0_FF_i_12__0_n_0
    SLICE_X8Y55          LUT6 (Prop_lut6_I5_O)        0.124     7.473 r  vgaLogic/Bug/bugHeight/Q0_FF_i_4__2/O
                         net (fo=16, routed)          0.539     8.012    vgaLogic/Bug/bugRightt/count0to4/Q2_FF
    SLICE_X10Y53         LUT4 (Prop_lut4_I1_O)        0.124     8.136 r  vgaLogic/Bug/bugRightt/count0to4/Q0_FF_i_1__2/O
                         net (fo=13, routed)          1.186     9.322    vgaLogic/Bug/bugLeftt/count0to4/LD00_out
    SLICE_X14Y51         LUT2 (Prop_lut2_I1_O)        0.124     9.446 r  vgaLogic/Bug/bugLeftt/count0to4/FF_0_i_1__23/O
                         net (fo=5, routed)           0.963    10.409    vgaLogic/Bug/bugLeftt/count0to4/CE_1
    SLICE_X8Y52          FDRE                                         r  vgaLogic/Bug/bugLeftt/count0to4/FF_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=293, routed)         1.441    38.445    vgaLogic/Bug/bugLeftt/count0to4/clk
    SLICE_X8Y52          FDRE                                         r  vgaLogic/Bug/bugLeftt/count0to4/FF_3/C
                         clock pessimism              0.576    39.021    
                         clock uncertainty           -0.094    38.927    
    SLICE_X8Y52          FDRE (Setup_fdre_C_CE)      -0.169    38.758    vgaLogic/Bug/bugLeftt/count0to4/FF_3
  -------------------------------------------------------------------
                         required time                         38.758    
                         arrival time                         -10.409    
  -------------------------------------------------------------------
                         slack                                 28.348    

Slack (MET) :             28.463ns  (required time - arrival time)
  Source:                 vgaLogic/Bug/bugHeight/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaLogic/Bug/bugLeftt/count5to9/FF_1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.214ns  (logic 3.108ns (27.715%)  route 8.106ns (72.285%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=293, routed)         1.556    -0.956    vgaLogic/Bug/bugHeight/clk
    SLICE_X9Y58          FDRE                                         r  vgaLogic/Bug/bugHeight/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  vgaLogic/Bug/bugHeight/Q3_FF/Q
                         net (fo=35, routed)          1.635     1.135    vgaLogic/Bug/bugHeight/Q3_FF_0
    SLICE_X5Y60          LUT1 (Prop_lut1_I0_O)        0.124     1.259 r  vgaLogic/Bug/bugHeight/Q0_FF_i_137__0/O
                         net (fo=1, routed)           0.000     1.259    vgaLogic/Bug/bugHeight/Q0_FF_i_137__0_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.809 r  vgaLogic/Bug/bugHeight/Q0_FF_i_64/CO[3]
                         net (fo=11, routed)          0.808     2.617    vgaLogic/Bug/bugHeight/Q4_FF_2[0]
    SLICE_X7Y61          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.197 r  vgaLogic/Bug/bugHeight/Q0_FF_i_34/CO[3]
                         net (fo=40, routed)          1.182     4.379    vgaLogic/Slugg/slugTop/count10to14/Q0_FF_i_179_0[0]
    SLICE_X4Y62          LUT3 (Prop_lut3_I0_O)        0.124     4.503 r  vgaLogic/Slugg/slugTop/count10to14/Q0_FF_i_212/O
                         net (fo=1, routed)           0.000     4.503    vgaLogic/Slugg/slugTop/count10to14/Q0_FF_i_212_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.053 r  vgaLogic/Slugg/slugTop/count10to14/Q0_FF_i_179/CO[3]
                         net (fo=1, routed)           0.000     5.053    vgaLogic/Bug/bugHeight/Q0_FF_i_43_0[0]
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  vgaLogic/Bug/bugHeight/Q0_FF_i_113/CO[3]
                         net (fo=1, routed)           0.000     5.167    vgaLogic/Bug/bugHeight/Q0_FF_i_113_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  vgaLogic/Bug/bugHeight/Q0_FF_i_43/CO[3]
                         net (fo=1, routed)           1.632     6.913    vgaLogic/Bug/bugHeight/tB614_in
    SLICE_X8Y54          LUT6 (Prop_lut6_I1_O)        0.124     7.037 r  vgaLogic/Bug/bugHeight/Q0_FF_i_12__0/O
                         net (fo=2, routed)           0.312     7.349    vgaLogic/Bug/bugHeight/Q0_FF_i_12__0_n_0
    SLICE_X8Y55          LUT6 (Prop_lut6_I5_O)        0.124     7.473 r  vgaLogic/Bug/bugHeight/Q0_FF_i_4__2/O
                         net (fo=16, routed)          0.539     8.012    vgaLogic/Bug/bugRightt/count0to4/Q2_FF
    SLICE_X10Y53         LUT4 (Prop_lut4_I1_O)        0.124     8.136 r  vgaLogic/Bug/bugRightt/count0to4/Q0_FF_i_1__2/O
                         net (fo=13, routed)          1.196     9.332    vgaLogic/Bug/bugLeftt/count0to4/LD00_out
    SLICE_X14Y51         LUT4 (Prop_lut4_I0_O)        0.124     9.456 r  vgaLogic/Bug/bugLeftt/count0to4/FF_0_i_1__24/O
                         net (fo=5, routed)           0.802    10.258    vgaLogic/Bug/bugLeftt/count5to9/CE
    SLICE_X9Y51          FDRE                                         r  vgaLogic/Bug/bugLeftt/count5to9/FF_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=293, routed)         1.441    38.445    vgaLogic/Bug/bugLeftt/count5to9/clk
    SLICE_X9Y51          FDRE                                         r  vgaLogic/Bug/bugLeftt/count5to9/FF_1/C
                         clock pessimism              0.576    39.021    
                         clock uncertainty           -0.094    38.927    
    SLICE_X9Y51          FDRE (Setup_fdre_C_CE)      -0.205    38.722    vgaLogic/Bug/bugLeftt/count5to9/FF_1
  -------------------------------------------------------------------
                         required time                         38.722    
                         arrival time                         -10.258    
  -------------------------------------------------------------------
                         slack                                 28.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 vgaLogic/Platform/Randomizer3/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaLogic/Platform/Randomizer3/Q0_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.827%)  route 0.080ns (30.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=293, routed)         0.592    -0.589    vgaLogic/Platform/Randomizer3/clk
    SLICE_X7Y42          FDRE                                         r  vgaLogic/Platform/Randomizer3/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  vgaLogic/Platform/Randomizer3/Q3_FF/Q
                         net (fo=6, routed)           0.080    -0.368    vgaLogic/Platform/Randomizer3/platformLength3[5]
    SLICE_X6Y42          LUT4 (Prop_lut4_I0_O)        0.045    -0.323 r  vgaLogic/Platform/Randomizer3/Q0_FF_i_2__1/O
                         net (fo=1, routed)           0.000    -0.323    vgaLogic/Platform/Randomizer3/inp
    SLICE_X6Y42          FDRE                                         r  vgaLogic/Platform/Randomizer3/Q0_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=293, routed)         0.863    -0.827    vgaLogic/Platform/Randomizer3/clk
    SLICE_X6Y42          FDRE                                         r  vgaLogic/Platform/Randomizer3/Q0_FF/C
                         clock pessimism              0.250    -0.576    
    SLICE_X6Y42          FDRE (Hold_fdre_C_D)         0.120    -0.456    vgaLogic/Platform/Randomizer3/Q0_FF
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 vgaLogic/Platform/platformLeft2/count5to9/FF_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaLogic/Platform/platformLeft2/count5to9/FF_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.469%)  route 0.112ns (37.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=293, routed)         0.594    -0.587    vgaLogic/Platform/platformLeft2/count5to9/clk
    SLICE_X3Y51          FDRE                                         r  vgaLogic/Platform/platformLeft2/count5to9/FF_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  vgaLogic/Platform/platformLeft2/count5to9/FF_0/Q
                         net (fo=13, routed)          0.112    -0.335    vgaLogic/Platform/platformLeft2/count5to9/FF_0_0
    SLICE_X2Y51          LUT6 (Prop_lut6_I4_O)        0.045    -0.290 r  vgaLogic/Platform/platformLeft2/count5to9/FF_3_i_1__14/O
                         net (fo=1, routed)           0.000    -0.290    vgaLogic/Platform/platformLeft2/count5to9/Cout_3
    SLICE_X2Y51          FDRE                                         r  vgaLogic/Platform/platformLeft2/count5to9/FF_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=293, routed)         0.864    -0.825    vgaLogic/Platform/platformLeft2/count5to9/clk
    SLICE_X2Y51          FDRE                                         r  vgaLogic/Platform/platformLeft2/count5to9/FF_3/C
                         clock pessimism              0.251    -0.574    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.121    -0.453    vgaLogic/Platform/platformLeft2/count5to9/FF_3
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 slugSM/Q123456_FF[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            slugSM/Q123456_FF[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.407%)  route 0.061ns (22.593%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=293, routed)         0.564    -0.617    slugSM/clk
    SLICE_X8Y56          FDRE                                         r  slugSM/Q123456_FF[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  slugSM/Q123456_FF[1]/Q
                         net (fo=5, routed)           0.061    -0.392    slugSM/JUMP
    SLICE_X9Y56          LUT4 (Prop_lut4_I2_O)        0.045    -0.347 r  slugSM/Q123456_FF[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.347    slugSM/nextState[4]
    SLICE_X9Y56          FDRE                                         r  slugSM/Q123456_FF[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=293, routed)         0.833    -0.856    slugSM/clk
    SLICE_X9Y56          FDRE                                         r  slugSM/Q123456_FF[4]/C
                         clock pessimism              0.252    -0.604    
    SLICE_X9Y56          FDRE (Hold_fdre_C_D)         0.092    -0.512    slugSM/Q123456_FF[4]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 vgaLogic/Slugg/slugBot/count10to14/FF_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaLogic/Slugg/slugBot/count10to14/FF_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.852%)  route 0.115ns (38.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=293, routed)         0.563    -0.618    vgaLogic/Slugg/slugBot/count10to14/clk
    SLICE_X11Y59         FDRE                                         r  vgaLogic/Slugg/slugBot/count10to14/FF_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  vgaLogic/Slugg/slugBot/count10to14/FF_1/Q
                         net (fo=13, routed)          0.115    -0.363    vgaLogic/Slugg/slugBot/count10to14/FF_1_0
    SLICE_X10Y59         LUT6 (Prop_lut6_I3_O)        0.045    -0.318 r  vgaLogic/Slugg/slugBot/count10to14/FF_2_i_1__33/O
                         net (fo=1, routed)           0.000    -0.318    vgaLogic/Slugg/slugBot/count10to14/Cout_2
    SLICE_X10Y59         FDRE                                         r  vgaLogic/Slugg/slugBot/count10to14/FF_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=293, routed)         0.832    -0.857    vgaLogic/Slugg/slugBot/count10to14/clk
    SLICE_X10Y59         FDRE                                         r  vgaLogic/Slugg/slugBot/count10to14/FF_2/C
                         clock pessimism              0.252    -0.605    
    SLICE_X10Y59         FDRE (Hold_fdre_C_D)         0.120    -0.485    vgaLogic/Slugg/slugBot/count10to14/FF_2
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 vgaLogic/Timer/count10to14/FF_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaLogic/Timer/count10to14/FF_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=293, routed)         0.563    -0.618    vgaLogic/Timer/count10to14/clk
    SLICE_X15Y59         FDRE                                         r  vgaLogic/Timer/count10to14/FF_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  vgaLogic/Timer/count10to14/FF_0/Q
                         net (fo=6, routed)           0.124    -0.353    vgaLogic/Timer/count10to14/FF_0_n_0
    SLICE_X14Y59         LUT6 (Prop_lut6_I3_O)        0.045    -0.308 r  vgaLogic/Timer/count10to14/FF_3_i_1__1/O
                         net (fo=1, routed)           0.000    -0.308    vgaLogic/Timer/count10to14/Cout_3
    SLICE_X14Y59         FDRE                                         r  vgaLogic/Timer/count10to14/FF_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=293, routed)         0.832    -0.857    vgaLogic/Timer/count10to14/clk
    SLICE_X14Y59         FDRE                                         r  vgaLogic/Timer/count10to14/FF_3/C
                         clock pessimism              0.252    -0.605    
    SLICE_X14Y59         FDRE (Hold_fdre_C_D)         0.121    -0.484    vgaLogic/Timer/count10to14/FF_3
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 vgaLogic/Platform/Randomizer1/Q1_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaLogic/Platform/platformRight1/count0to4/FF_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.660%)  route 0.137ns (42.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=293, routed)         0.566    -0.615    vgaLogic/Platform/Randomizer1/clk
    SLICE_X13Y43         FDRE                                         r  vgaLogic/Platform/Randomizer1/Q1_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  vgaLogic/Platform/Randomizer1/Q1_FF/Q
                         net (fo=8, routed)           0.137    -0.338    vgaLogic/Platform/platformRight1/count0to4/FF_1_1[1]
    SLICE_X14Y43         LUT6 (Prop_lut6_I3_O)        0.045    -0.293 r  vgaLogic/Platform/platformRight1/count0to4/FF_3_i_1__44/O
                         net (fo=1, routed)           0.000    -0.293    vgaLogic/Platform/platformRight1/count0to4/Cout_3_4
    SLICE_X14Y43         FDRE                                         r  vgaLogic/Platform/platformRight1/count0to4/FF_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=293, routed)         0.836    -0.854    vgaLogic/Platform/platformRight1/count0to4/clk
    SLICE_X14Y43         FDRE                                         r  vgaLogic/Platform/platformRight1/count0to4/FF_3/C
                         clock pessimism              0.254    -0.599    
    SLICE_X14Y43         FDRE (Hold_fdre_C_D)         0.120    -0.479    vgaLogic/Platform/platformRight1/count0to4/FF_3
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vgaLogic/Timer/count5to9/FF_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaLogic/Timer/count5to9/FF_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.146%)  route 0.139ns (42.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=293, routed)         0.562    -0.619    vgaLogic/Timer/count5to9/clk
    SLICE_X13Y60         FDRE                                         r  vgaLogic/Timer/count5to9/FF_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  vgaLogic/Timer/count5to9/FF_0/Q
                         net (fo=6, routed)           0.139    -0.339    vgaLogic/Timer/count5to9/FF_0_0
    SLICE_X14Y60         LUT6 (Prop_lut6_I2_O)        0.045    -0.294 r  vgaLogic/Timer/count5to9/FF_4_i_1__0/O
                         net (fo=1, routed)           0.000    -0.294    vgaLogic/Timer/count5to9/Cout_4
    SLICE_X14Y60         FDRE                                         r  vgaLogic/Timer/count5to9/FF_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=293, routed)         0.831    -0.858    vgaLogic/Timer/count5to9/clk
    SLICE_X14Y60         FDRE                                         r  vgaLogic/Timer/count5to9/FF_4/C
                         clock pessimism              0.255    -0.603    
    SLICE_X14Y60         FDRE (Hold_fdre_C_D)         0.121    -0.482    vgaLogic/Timer/count5to9/FF_4
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vgaLogic/Slugg/slugTop/count10to14/FF_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaLogic/Slugg/slugTop/count10to14/FF_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.530%)  route 0.161ns (46.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=293, routed)         0.587    -0.594    vgaLogic/Slugg/slugTop/count10to14/clk
    SLICE_X4Y65          FDRE                                         r  vgaLogic/Slugg/slugTop/count10to14/FF_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  vgaLogic/Slugg/slugTop/count10to14/FF_0/Q
                         net (fo=13, routed)          0.161    -0.292    vgaLogic/Slugg/slugTop/count10to14/FF_0_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.045    -0.247 r  vgaLogic/Slugg/slugTop/count10to14/FF_2_i_1__28/O
                         net (fo=1, routed)           0.000    -0.247    vgaLogic/Slugg/slugTop/count10to14/Cout_2
    SLICE_X2Y64          FDRE                                         r  vgaLogic/Slugg/slugTop/count10to14/FF_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=293, routed)         0.858    -0.831    vgaLogic/Slugg/slugTop/count10to14/clk
    SLICE_X2Y64          FDRE                                         r  vgaLogic/Slugg/slugTop/count10to14/FF_2/C
                         clock pessimism              0.275    -0.556    
    SLICE_X2Y64          FDRE (Hold_fdre_C_D)         0.120    -0.436    vgaLogic/Slugg/slugTop/count10to14/FF_2
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 vgaLogic/Timer/count5to9/FF_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaLogic/Timer/count5to9/FF_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.797%)  route 0.141ns (43.203%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=293, routed)         0.562    -0.619    vgaLogic/Timer/count5to9/clk
    SLICE_X13Y60         FDRE                                         r  vgaLogic/Timer/count5to9/FF_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  vgaLogic/Timer/count5to9/FF_0/Q
                         net (fo=6, routed)           0.141    -0.337    vgaLogic/Timer/count5to9/FF_0_0
    SLICE_X14Y60         LUT4 (Prop_lut4_I2_O)        0.045    -0.292 r  vgaLogic/Timer/count5to9/FF_1_i_1__0/O
                         net (fo=1, routed)           0.000    -0.292    vgaLogic/Timer/count5to9/Cout_1
    SLICE_X14Y60         FDRE                                         r  vgaLogic/Timer/count5to9/FF_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=293, routed)         0.831    -0.858    vgaLogic/Timer/count5to9/clk
    SLICE_X14Y60         FDRE                                         r  vgaLogic/Timer/count5to9/FF_1/C
                         clock pessimism              0.255    -0.603    
    SLICE_X14Y60         FDRE (Hold_fdre_C_D)         0.120    -0.483    vgaLogic/Timer/count5to9/FF_1
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 vgaLogic/Platform/platformRight3/count10to14/FF_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaLogic/Platform/platformRight3/count10to14/FF_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.565%)  route 0.121ns (39.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=293, routed)         0.593    -0.588    vgaLogic/Platform/platformRight3/count10to14/clk
    SLICE_X5Y45          FDRE                                         r  vgaLogic/Platform/platformRight3/count10to14/FF_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  vgaLogic/Platform/platformRight3/count10to14/FF_0/Q
                         net (fo=11, routed)          0.121    -0.326    vgaLogic/Platform/platformRight3/count10to14/FF_0_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I0_O)        0.045    -0.281 r  vgaLogic/Platform/platformRight3/count10to14/FF_2_i_1__8/O
                         net (fo=1, routed)           0.000    -0.281    vgaLogic/Platform/platformRight3/count10to14/Cout_2
    SLICE_X4Y45          FDRE                                         r  vgaLogic/Platform/platformRight3/count10to14/FF_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=293, routed)         0.864    -0.826    vgaLogic/Platform/platformRight3/count10to14/clk
    SLICE_X4Y45          FDRE                                         r  vgaLogic/Platform/platformRight3/count10to14/FF_2/C
                         clock pessimism              0.250    -0.575    
    SLICE_X4Y45          FDRE (Hold_fdre_C_D)         0.092    -0.483    vgaLogic/Platform/platformRight3/count10to14/FF_2
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    not_so_slow/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y61     Counter/count0to4/FF_0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y61     Counter/count0to4/FF_1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y61     Counter/count0to4/FF_2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y61     Counter/count0to4/FF_3/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y61     Counter/count0to4/FF_4/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y62     Counter/count5to9/FF_0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y62     Counter/count5to9/FF_1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y62     Counter/count5to9/FF_2/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y61     Counter/count0to4/FF_0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y61     Counter/count0to4/FF_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y61     Counter/count0to4/FF_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y61     Counter/count0to4/FF_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y61     Counter/count0to4/FF_4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y51      currentAdd/colCounter/count5to9/FF_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y51      currentAdd/colCounter/count5to9/FF_0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y52      currentAdd/colCounter/count5to9/FF_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y52      currentAdd/colCounter/count5to9/FF_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y51      currentAdd/colCounter/count5to9/FF_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y61     Counter/count0to4/FF_0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y61     Counter/count0to4/FF_0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y61     Counter/count0to4/FF_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y61     Counter/count0to4/FF_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y61     Counter/count0to4/FF_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y61     Counter/count0to4/FF_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y61     Counter/count0to4/FF_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y61     Counter/count0to4/FF_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y61     Counter/count0to4/FF_4/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y61     Counter/count0to4/FF_4/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    not_so_slow/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT



