--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml DK_sch.twx DK_sch.ncd -o DK_sch.twr DK_sch.pcf

Design file:              DK_sch.ncd
Physical constraint file: DK_sch.pcf
Device,package,speed:     xc7vx330t,ffg1157,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
CU_bus<0>   |         7.856(R)|      SLOW  |         3.803(R)|      FAST  |CLK_BUFGP         |   0.000|
CU_bus<1>   |         7.735(R)|      SLOW  |         3.748(R)|      FAST  |CLK_BUFGP         |   0.000|
CU_bus<2>   |         7.795(R)|      SLOW  |         3.736(R)|      FAST  |CLK_BUFGP         |   0.000|
CU_bus<3>   |         7.738(R)|      SLOW  |         3.706(R)|      FAST  |CLK_BUFGP         |   0.000|
CU_bus<4>   |         7.747(R)|      SLOW  |         3.768(R)|      FAST  |CLK_BUFGP         |   0.000|
CU_bus<5>   |         7.789(R)|      SLOW  |         3.762(R)|      FAST  |CLK_BUFGP         |   0.000|
CU_bus<6>   |         7.656(R)|      SLOW  |         3.657(R)|      FAST  |CLK_BUFGP         |   0.000|
CU_bus<7>   |         7.766(R)|      SLOW  |         3.968(R)|      FAST  |CLK_BUFGP         |   0.000|
CU_bus<8>   |         7.824(R)|      SLOW  |         3.703(R)|      FAST  |CLK_BUFGP         |   0.000|
CU_bus<9>   |         7.751(R)|      SLOW  |         3.760(R)|      FAST  |CLK_BUFGP         |   0.000|
CU_bus<10>  |         7.624(R)|      SLOW  |         3.720(R)|      FAST  |CLK_BUFGP         |   0.000|
CU_bus<11>  |         7.707(R)|      SLOW  |         3.921(R)|      FAST  |CLK_BUFGP         |   0.000|
CU_bus<12>  |         7.881(R)|      SLOW  |         3.785(R)|      FAST  |CLK_BUFGP         |   0.000|
CU_bus<13>  |         7.685(R)|      SLOW  |         3.716(R)|      FAST  |CLK_BUFGP         |   0.000|
CU_bus<14>  |         7.788(R)|      SLOW  |         3.762(R)|      FAST  |CLK_BUFGP         |   0.000|
CU_bus<15>  |         7.726(R)|      SLOW  |         3.941(R)|      FAST  |CLK_BUFGP         |   0.000|
CU_bus<16>  |         7.837(R)|      SLOW  |         3.802(R)|      FAST  |CLK_BUFGP         |   0.000|
CU_bus<17>  |         7.828(R)|      SLOW  |         3.811(R)|      FAST  |CLK_BUFGP         |   0.000|
CU_bus<18>  |         7.776(R)|      SLOW  |         3.763(R)|      FAST  |CLK_BUFGP         |   0.000|
CU_bus<19>  |         7.797(R)|      SLOW  |         3.977(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    0.818|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Nov 07 19:47:04 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 992 MB



