{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480272778990 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480272778991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 00:22:58 2016 " "Processing started: Mon Nov 28 00:22:58 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480272778991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272778991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC2 -c RISC2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC2 -c RISC2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272778991 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1480272779214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipFlop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipFlop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlop-Behave " "Found design unit 1: flipFlop-Behave" {  } { { "flipFlop.vhd" "" { Text "/home/virtualgod/Altera/RISC2/flipFlop.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480272792880 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlop " "Found entity 1: flipFlop" {  } { { "flipFlop.vhd" "" { Text "/home/virtualgod/Altera/RISC2/flipFlop.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480272792880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalComponents.vhd 1 0 " "Found 1 design units, including 0 entities, in source file finalComponents.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 finalComponents " "Found design unit 1: finalComponents" {  } { { "finalComponents.vhd" "" { Text "/home/virtualgod/Altera/RISC2/finalComponents.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480272792880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regRead.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regRead.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regRead-behaviour " "Found design unit 1: regRead-behaviour" {  } { { "regRead.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regRead.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480272792881 ""} { "Info" "ISGN_ENTITY_NAME" "1 regRead " "Found entity 1: regRead" {  } { { "regRead.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regRead.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480272792881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataRegister-Behave " "Found design unit 1: dataRegister-Behave" {  } { { "dataRegister.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480272792882 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataRegister " "Found entity 1: dataRegister" {  } { { "dataRegister.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataRegister.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480272792882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instrMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instrMemory-Behave " "Found design unit 1: instrMemory-Behave" {  } { { "instrMemory.vhd" "" { Text "/home/virtualgod/Altera/RISC2/instrMemory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480272792882 ""} { "Info" "ISGN_ENTITY_NAME" "1 instrMemory " "Found entity 1: instrMemory" {  } { { "instrMemory.vhd" "" { Text "/home/virtualgod/Altera/RISC2/instrMemory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480272792882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 execute-behaviour " "Found design unit 1: execute-behaviour" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480272792883 ""} { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480272792883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Behave " "Found design unit 1: alu-Behave" {  } { { "alu.vhd" "" { Text "/home/virtualgod/Altera/RISC2/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480272792883 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/virtualgod/Altera/RISC2/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480272792883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memPackage.vhd 1 0 " "Found 1 design units, including 0 entities, in source file memPackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_package " "Found design unit 1: mem_package" {  } { { "memPackage.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memPackage.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480272792884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapathComponents.vhd 1 0 " "Found 1 design units, including 0 entities, in source file datapathComponents.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapathComponents " "Found design unit 1: datapathComponents" {  } { { "datapathComponents.vhd" "" { Text "/home/virtualgod/Altera/RISC2/datapathComponents.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480272792884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regWrite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regWrite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regWrite-behaviour " "Found design unit 1: regWrite-behaviour" {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480272792885 ""} { "Info" "ISGN_ENTITY_NAME" "1 regWrite " "Found entity 1: regWrite" {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480272792885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memAccess.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memAccess.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memAccess-behaviour " "Found design unit 1: memAccess-behaviour" {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480272792885 ""} { "Info" "ISGN_ENTITY_NAME" "1 memAccess " "Found entity 1: memAccess" {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480272792885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-behaviour " "Found design unit 1: fetch-behaviour" {  } { { "fetch.vhd" "" { Text "/home/virtualgod/Altera/RISC2/fetch.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480272792886 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.vhd" "" { Text "/home/virtualgod/Altera/RISC2/fetch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480272792886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PE-behave " "Found design unit 1: PE-behave" {  } { { "PE.vhd" "" { Text "/home/virtualgod/Altera/RISC2/PE.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480272792886 ""} { "Info" "ISGN_ENTITY_NAME" "1 PE " "Found entity 1: PE" {  } { { "PE.vhd" "" { Text "/home/virtualgod/Altera/RISC2/PE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480272792886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-behaviour " "Found design unit 1: decode-behaviour" {  } { { "decode.vhd" "" { Text "/home/virtualgod/Altera/RISC2/decode.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480272792887 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.vhd" "" { Text "/home/virtualgod/Altera/RISC2/decode.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480272792887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataMemory-Behave " "Found design unit 1: dataMemory-Behave" {  } { { "dataMemory.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataMemory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480272792887 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataMemory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480272792887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparator-Behave " "Found design unit 1: Comparator-Behave" {  } { { "Comparator.vhd" "" { Text "/home/virtualgod/Altera/RISC2/Comparator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480272792888 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.vhd" "" { Text "/home/virtualgod/Altera/RISC2/Comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480272792888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataPath_RISC2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DataPath_RISC2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath_RISC-Build " "Found design unit 1: DataPath_RISC-Build" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480272792889 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath_RISC " "Found entity 1: Datapath_RISC" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480272792889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regFile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regFile-Behave " "Found design unit 1: regFile-Behave" {  } { { "regFile.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regFile.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480272792889 ""} { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "regFile.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regFile.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480272792889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RISC2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RISC2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISC2-Struct " "Found design unit 1: RISC2-Struct" {  } { { "RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480272792890 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISC2 " "Found entity 1: RISC2" {  } { { "RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480272792890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlHazard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlHazard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlHazard-Behave " "Found design unit 1: controlHazard-Behave" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480272792891 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlHazard " "Found entity 1: controlHazard" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480272792891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792891 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC2 " "Elaborating entity \"RISC2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480272792944 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "M20 RISC2.vhd(18) " "VHDL Signal Declaration warning at RISC2.vhd(18): used implicit default value for signal \"M20\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1480272792945 "|RISC2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "NC_MW_in RISC2.vhd(23) " "VHDL Signal Declaration warning at RISC2.vhd(23): used implicit default value for signal \"NC_MW_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1480272792946 "|RISC2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "stall_dh RISC2.vhd(24) " "VHDL Signal Declaration warning at RISC2.vhd(24): used implicit default value for signal \"stall_dh\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1480272792946 "|RISC2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_forward1 RISC2.vhd(25) " "VHDL Signal Declaration warning at RISC2.vhd(25): used implicit default value for signal \"data_forward1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1480272792946 "|RISC2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_forward2 RISC2.vhd(25) " "VHDL Signal Declaration warning at RISC2.vhd(25): used implicit default value for signal \"data_forward2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1480272792946 "|RISC2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MLoop1 RISC2.vhd(25) " "VHDL Signal Declaration warning at RISC2.vhd(25): used implicit default value for signal \"MLoop1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1480272792946 "|RISC2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MLoop2 RISC2.vhd(25) " "VHDL Signal Declaration warning at RISC2.vhd(25): used implicit default value for signal \"MLoop2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1480272792946 "|RISC2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath_RISC Datapath_RISC:dp " "Elaborating entity \"Datapath_RISC\" for hierarchy \"Datapath_RISC:dp\"" {  } { { "RISC2.vhd" "dp" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480272792962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlop Datapath_RISC:dp\|flipFlop:ncdr " "Elaborating entity \"flipFlop\" for hierarchy \"Datapath_RISC:dp\|flipFlop:ncdr\"" {  } { { "DataPath_RISC2.vhd" "ncdr" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480272792967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PE Datapath_RISC:dp\|PE:pr1_enc " "Elaborating entity \"PE\" for hierarchy \"Datapath_RISC:dp\|PE:pr1_enc\"" {  } { { "DataPath_RISC2.vhd" "pr1_enc" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480272792970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataRegister Datapath_RISC:dp\|dataRegister:pc_fd " "Elaborating entity \"dataRegister\" for hierarchy \"Datapath_RISC:dp\|dataRegister:pc_fd\"" {  } { { "DataPath_RISC2.vhd" "pc_fd" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480272792971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu Datapath_RISC:dp\|alu:incrementer1 " "Elaborating entity \"alu\" for hierarchy \"Datapath_RISC:dp\|alu:incrementer1\"" {  } { { "DataPath_RISC2.vhd" "incrementer1" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480272792972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrMemory Datapath_RISC:dp\|instrMemory:instr_mem " "Elaborating entity \"instrMemory\" for hierarchy \"Datapath_RISC:dp\|instrMemory:instr_mem\"" {  } { { "DataPath_RISC2.vhd" "instr_mem" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480272792974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile Datapath_RISC:dp\|regFile:rf " "Elaborating entity \"regFile\" for hierarchy \"Datapath_RISC:dp\|regFile:rf\"" {  } { { "DataPath_RISC2.vhd" "rf" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480272792976 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a3 regFile.vhd(29) " "VHDL Process Statement warning at regFile.vhd(29): signal \"a3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regFile.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regFile.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272792980 "|RISC2|Datapath_RISC:dp|regFile:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Datapath_RISC:dp\|Comparator:comp1 " "Elaborating entity \"Comparator\" for hierarchy \"Datapath_RISC:dp\|Comparator:comp1\"" {  } { { "DataPath_RISC2.vhd" "comp1" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480272792981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory Datapath_RISC:dp\|dataMemory:data_mem " "Elaborating entity \"dataMemory\" for hierarchy \"Datapath_RISC:dp\|dataMemory:data_mem\"" {  } { { "DataPath_RISC2.vhd" "data_mem" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480272792984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:f " "Elaborating entity \"fetch\" for hierarchy \"fetch:f\"" {  } { { "RISC2.vhd" "f" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480272792989 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ctrl_forwarding_V fetch.vhd(24) " "VHDL Process Statement warning at fetch.vhd(24): signal \"Ctrl_forwarding_V\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fetch.vhd" "" { Text "/home/virtualgod/Altera/RISC2/fetch.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272792989 "|RISC2|fetch:f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:d " "Elaborating entity \"decode\" for hierarchy \"decode:d\"" {  } { { "RISC2.vhd" "d" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480272792989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regRead regRead:r " "Elaborating entity \"regRead\" for hierarchy \"regRead:r\"" {  } { { "RISC2.vhd" "r" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480272792990 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_DR regRead.vhd(37) " "VHDL Process Statement warning at regRead.vhd(37): signal \"NC_DR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regRead.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regRead.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272792991 "|RISC2|regRead:r"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_forward1 regRead.vhd(38) " "VHDL Process Statement warning at regRead.vhd(38): signal \"data_forward1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regRead.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regRead.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272792991 "|RISC2|regRead:r"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_DR regRead.vhd(40) " "VHDL Process Statement warning at regRead.vhd(40): signal \"IR_DR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regRead.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regRead.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272792991 "|RISC2|regRead:r"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_forward2 regRead.vhd(46) " "VHDL Process Statement warning at regRead.vhd(46): signal \"data_forward2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regRead.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regRead.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272792991 "|RISC2|regRead:r"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_DR regRead.vhd(48) " "VHDL Process Statement warning at regRead.vhd(48): signal \"IR_DR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regRead.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regRead.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272792991 "|RISC2|regRead:r"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_DR regRead.vhd(59) " "VHDL Process Statement warning at regRead.vhd(59): signal \"IR_DR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regRead.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regRead.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272792991 "|RISC2|regRead:r"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_DR regRead.vhd(61) " "VHDL Process Statement warning at regRead.vhd(61): signal \"IR_DR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regRead.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regRead.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272792991 "|RISC2|regRead:r"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_DR regRead.vhd(64) " "VHDL Process Statement warning at regRead.vhd(64): signal \"IR_DR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regRead.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regRead.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272792991 "|RISC2|regRead:r"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_DR regRead.vhd(66) " "VHDL Process Statement warning at regRead.vhd(66): signal \"IR_DR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regRead.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regRead.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272792991 "|RISC2|regRead:r"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute execute:e " "Elaborating entity \"execute\" for hierarchy \"execute:e\"" {  } { { "RISC2.vhd" "e" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480272792992 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_RE execute.vhd(32) " "VHDL Process Statement warning at execute.vhd(32): signal \"NC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272792992 "|RISC2|execute:e"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE execute.vhd(33) " "VHDL Process Statement warning at execute.vhd(33): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272792992 "|RISC2|execute:e"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE execute.vhd(41) " "VHDL Process Statement warning at execute.vhd(41): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272792993 "|RISC2|execute:e"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PE2_V execute.vhd(47) " "VHDL Process Statement warning at execute.vhd(47): signal \"PE2_V\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272792993 "|RISC2|execute:e"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE execute.vhd(50) " "VHDL Process Statement warning at execute.vhd(50): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272792993 "|RISC2|execute:e"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE execute.vhd(57) " "VHDL Process Statement warning at execute.vhd(57): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272792993 "|RISC2|execute:e"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE execute.vhd(64) " "VHDL Process Statement warning at execute.vhd(64): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272792993 "|RISC2|execute:e"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE execute.vhd(71) " "VHDL Process Statement warning at execute.vhd(71): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272792993 "|RISC2|execute:e"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE execute.vhd(77) " "VHDL Process Statement warning at execute.vhd(77): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272792993 "|RISC2|execute:e"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE execute.vhd(83) " "VHDL Process Statement warning at execute.vhd(83): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272792993 "|RISC2|execute:e"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE execute.vhd(91) " "VHDL Process Statement warning at execute.vhd(91): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272792993 "|RISC2|execute:e"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M6_var execute.vhd(15) " "VHDL Process Statement warning at execute.vhd(15): inferring latch(es) for signal or variable \"M6_var\", which holds its previous value in one or more paths through the process" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480272792993 "|RISC2|execute:e"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M7_var execute.vhd(15) " "VHDL Process Statement warning at execute.vhd(15): inferring latch(es) for signal or variable \"M7_var\", which holds its previous value in one or more paths through the process" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480272792993 "|RISC2|execute:e"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M8_var execute.vhd(15) " "VHDL Process Statement warning at execute.vhd(15): inferring latch(es) for signal or variable \"M8_var\", which holds its previous value in one or more paths through the process" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480272792993 "|RISC2|execute:e"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M9_var execute.vhd(15) " "VHDL Process Statement warning at execute.vhd(15): inferring latch(es) for signal or variable \"M9_var\", which holds its previous value in one or more paths through the process" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480272792993 "|RISC2|execute:e"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_EM2_En_var execute.vhd(15) " "VHDL Process Statement warning at execute.vhd(15): inferring latch(es) for signal or variable \"PC_EM2_En_var\", which holds its previous value in one or more paths through the process" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480272792993 "|RISC2|execute:e"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C_En_var execute.vhd(15) " "VHDL Process Statement warning at execute.vhd(15): inferring latch(es) for signal or variable \"C_En_var\", which holds its previous value in one or more paths through the process" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480272792993 "|RISC2|execute:e"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M10_var execute.vhd(15) " "VHDL Process Statement warning at execute.vhd(15): inferring latch(es) for signal or variable \"M10_var\", which holds its previous value in one or more paths through the process" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480272792993 "|RISC2|execute:e"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M10_var execute.vhd(32) " "Inferred latch for \"M10_var\" at execute.vhd(32)" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792993 "|RISC2|execute:e"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_En_var execute.vhd(32) " "Inferred latch for \"C_En_var\" at execute.vhd(32)" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792993 "|RISC2|execute:e"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_EM2_En_var execute.vhd(32) " "Inferred latch for \"PC_EM2_En_var\" at execute.vhd(32)" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792993 "|RISC2|execute:e"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9_var\[0\] execute.vhd(32) " "Inferred latch for \"M9_var\[0\]\" at execute.vhd(32)" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792993 "|RISC2|execute:e"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9_var\[1\] execute.vhd(32) " "Inferred latch for \"M9_var\[1\]\" at execute.vhd(32)" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792993 "|RISC2|execute:e"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8_var\[0\] execute.vhd(32) " "Inferred latch for \"M8_var\[0\]\" at execute.vhd(32)" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792993 "|RISC2|execute:e"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8_var\[1\] execute.vhd(32) " "Inferred latch for \"M8_var\[1\]\" at execute.vhd(32)" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792993 "|RISC2|execute:e"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7_var\[0\] execute.vhd(32) " "Inferred latch for \"M7_var\[0\]\" at execute.vhd(32)" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792993 "|RISC2|execute:e"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7_var\[1\] execute.vhd(32) " "Inferred latch for \"M7_var\[1\]\" at execute.vhd(32)" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792993 "|RISC2|execute:e"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6_var\[0\] execute.vhd(32) " "Inferred latch for \"M6_var\[0\]\" at execute.vhd(32)" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792993 "|RISC2|execute:e"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6_var\[1\] execute.vhd(32) " "Inferred latch for \"M6_var\[1\]\" at execute.vhd(32)" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792993 "|RISC2|execute:e"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memAccess memAccess:m " "Elaborating entity \"memAccess\" for hierarchy \"memAccess:m\"" {  } { { "RISC2.vhd" "m" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480272792994 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "stall_M memAccess.vhd(8) " "VHDL Signal Declaration warning at memAccess.vhd(8): used implicit default value for signal \"stall_M\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1480272792994 "|RISC2|memAccess:m"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stall_M_var memAccess.vhd(17) " "Verilog HDL or VHDL warning at memAccess.vhd(17): object \"stall_M_var\" assigned a value but never read" {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480272792994 "|RISC2|memAccess:m"}
{ "Warning" "WVRFX_VHDL_USED_DEFAULT_INITIAL_VALUE" "Z_En_var memAccess.vhd(18) " "VHDL Variable Declaration warning at memAccess.vhd(18): used default initial value for variable \"Z_En_var\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 18 0 0 } }  } 0 10543 "VHDL Variable Declaration warning at %2!s!: used default initial value for variable \"%1!s!\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1480272792994 "|RISC2|memAccess:m"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_EM memAccess.vhd(31) " "VHDL Process Statement warning at memAccess.vhd(31): signal \"NC_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272792994 "|RISC2|memAccess:m"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_EM memAccess.vhd(32) " "VHDL Process Statement warning at memAccess.vhd(32): signal \"IR_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272792994 "|RISC2|memAccess:m"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_EM memAccess.vhd(41) " "VHDL Process Statement warning at memAccess.vhd(41): signal \"IR_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272792994 "|RISC2|memAccess:m"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_EM memAccess.vhd(47) " "VHDL Process Statement warning at memAccess.vhd(47): signal \"IR_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272792994 "|RISC2|memAccess:m"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_EM memAccess.vhd(59) " "VHDL Process Statement warning at memAccess.vhd(59): signal \"IR_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272792994 "|RISC2|memAccess:m"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_EM memAccess.vhd(66) " "VHDL Process Statement warning at memAccess.vhd(66): signal \"IR_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272792994 "|RISC2|memAccess:m"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M15_var memAccess.vhd(15) " "VHDL Process Statement warning at memAccess.vhd(15): inferring latch(es) for signal or variable \"M15_var\", which holds its previous value in one or more paths through the process" {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480272792994 "|RISC2|memAccess:m"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M14_var memAccess.vhd(15) " "VHDL Process Statement warning at memAccess.vhd(15): inferring latch(es) for signal or variable \"M14_var\", which holds its previous value in one or more paths through the process" {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480272792994 "|RISC2|memAccess:m"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T2_MW_En_var memAccess.vhd(15) " "VHDL Process Statement warning at memAccess.vhd(15): inferring latch(es) for signal or variable \"T2_MW_En_var\", which holds its previous value in one or more paths through the process" {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480272792994 "|RISC2|memAccess:m"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_MW2_En_var memAccess.vhd(15) " "VHDL Process Statement warning at memAccess.vhd(15): inferring latch(es) for signal or variable \"PC_MW2_En_var\", which holds its previous value in one or more paths through the process" {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480272792994 "|RISC2|memAccess:m"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M9_var memAccess.vhd(15) " "VHDL Process Statement warning at memAccess.vhd(15): inferring latch(es) for signal or variable \"M9_var\", which holds its previous value in one or more paths through the process" {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480272792994 "|RISC2|memAccess:m"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M13_var memAccess.vhd(15) " "VHDL Process Statement warning at memAccess.vhd(15): inferring latch(es) for signal or variable \"M13_var\", which holds its previous value in one or more paths through the process" {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480272792995 "|RISC2|memAccess:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M13_var memAccess.vhd(31) " "Inferred latch for \"M13_var\" at memAccess.vhd(31)" {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792995 "|RISC2|memAccess:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9_var\[0\] memAccess.vhd(31) " "Inferred latch for \"M9_var\[0\]\" at memAccess.vhd(31)" {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792995 "|RISC2|memAccess:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9_var\[1\] memAccess.vhd(31) " "Inferred latch for \"M9_var\[1\]\" at memAccess.vhd(31)" {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792995 "|RISC2|memAccess:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_MW2_En_var memAccess.vhd(31) " "Inferred latch for \"PC_MW2_En_var\" at memAccess.vhd(31)" {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792995 "|RISC2|memAccess:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_MW_En_var memAccess.vhd(31) " "Inferred latch for \"T2_MW_En_var\" at memAccess.vhd(31)" {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792995 "|RISC2|memAccess:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M14_var memAccess.vhd(31) " "Inferred latch for \"M14_var\" at memAccess.vhd(31)" {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792995 "|RISC2|memAccess:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M15_var memAccess.vhd(31) " "Inferred latch for \"M15_var\" at memAccess.vhd(31)" {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792995 "|RISC2|memAccess:m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regWrite regWrite:w " "Elaborating entity \"regWrite\" for hierarchy \"regWrite:w\"" {  } { { "RISC2.vhd" "w" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480272792995 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MLoop2 regWrite.vhd(9) " "VHDL Signal Declaration warning at regWrite.vhd(9): used implicit default value for signal \"MLoop2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1480272792996 "|RISC2|regWrite:w"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MLoop2_var regWrite.vhd(18) " "Verilog HDL or VHDL warning at regWrite.vhd(18): object \"MLoop2_var\" assigned a value but never read" {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480272792996 "|RISC2|regWrite:w"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_MW regWrite.vhd(28) " "VHDL Process Statement warning at regWrite.vhd(28): signal \"NC_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272792996 "|RISC2|regWrite:w"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_MW regWrite.vhd(30) " "VHDL Process Statement warning at regWrite.vhd(30): signal \"IR_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272792996 "|RISC2|regWrite:w"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_MW regWrite.vhd(39) " "VHDL Process Statement warning at regWrite.vhd(39): signal \"IR_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272792996 "|RISC2|regWrite:w"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_MW regWrite.vhd(44) " "VHDL Process Statement warning at regWrite.vhd(44): signal \"IR_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272792996 "|RISC2|regWrite:w"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_MW regWrite.vhd(49) " "VHDL Process Statement warning at regWrite.vhd(49): signal \"IR_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272792996 "|RISC2|regWrite:w"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_MW regWrite.vhd(54) " "VHDL Process Statement warning at regWrite.vhd(54): signal \"IR_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272792996 "|RISC2|regWrite:w"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_MW regWrite.vhd(59) " "VHDL Process Statement warning at regWrite.vhd(59): signal \"IR_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272792996 "|RISC2|regWrite:w"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_MW regWrite.vhd(64) " "VHDL Process Statement warning at regWrite.vhd(64): signal \"IR_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272792996 "|RISC2|regWrite:w"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M17_var regWrite.vhd(16) " "VHDL Process Statement warning at regWrite.vhd(16): inferring latch(es) for signal or variable \"M17_var\", which holds its previous value in one or more paths through the process" {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480272792997 "|RISC2|regWrite:w"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M16_var regWrite.vhd(16) " "VHDL Process Statement warning at regWrite.vhd(16): inferring latch(es) for signal or variable \"M16_var\", which holds its previous value in one or more paths through the process" {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480272792997 "|RISC2|regWrite:w"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M18_var regWrite.vhd(16) " "VHDL Process Statement warning at regWrite.vhd(16): inferring latch(es) for signal or variable \"M18_var\", which holds its previous value in one or more paths through the process" {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480272792997 "|RISC2|regWrite:w"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M18_var regWrite.vhd(28) " "Inferred latch for \"M18_var\" at regWrite.vhd(28)" {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792997 "|RISC2|regWrite:w"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M16_var\[0\] regWrite.vhd(28) " "Inferred latch for \"M16_var\[0\]\" at regWrite.vhd(28)" {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792997 "|RISC2|regWrite:w"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M16_var\[1\] regWrite.vhd(28) " "Inferred latch for \"M16_var\[1\]\" at regWrite.vhd(28)" {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792997 "|RISC2|regWrite:w"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M17_var\[0\] regWrite.vhd(28) " "Inferred latch for \"M17_var\[0\]\" at regWrite.vhd(28)" {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792997 "|RISC2|regWrite:w"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M17_var\[1\] regWrite.vhd(28) " "Inferred latch for \"M17_var\[1\]\" at regWrite.vhd(28)" {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272792998 "|RISC2|regWrite:w"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlHazard controlHazard:ch " "Elaborating entity \"controlHazard\" for hierarchy \"controlHazard:ch\"" {  } { { "RISC2.vhd" "ch" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480272793000 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_EM controlHazard.vhd(26) " "VHDL Process Statement warning at controlHazard.vhd(26): signal \"IR_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272793001 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_EM_out controlHazard.vhd(26) " "VHDL Process Statement warning at controlHazard.vhd(26): signal \"NC_EM_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272793001 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_EM controlHazard.vhd(27) " "VHDL Process Statement warning at controlHazard.vhd(27): signal \"IR_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272793001 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memDout controlHazard.vhd(28) " "VHDL Process Statement warning at controlHazard.vhd(28): signal \"memDout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272793001 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_EM controlHazard.vhd(28) " "VHDL Process Statement warning at controlHazard.vhd(28): signal \"PC_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272793001 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_RE_out controlHazard.vhd(38) " "VHDL Process Statement warning at controlHazard.vhd(38): signal \"NC_RE_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272793001 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE controlHazard.vhd(39) " "VHDL Process Statement warning at controlHazard.vhd(39): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272793001 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE controlHazard.vhd(40) " "VHDL Process Statement warning at controlHazard.vhd(40): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272793001 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_RE controlHazard.vhd(41) " "VHDL Process Statement warning at controlHazard.vhd(41): signal \"PC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272793002 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE controlHazard.vhd(46) " "VHDL Process Statement warning at controlHazard.vhd(46): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272793002 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C controlHazard.vhd(47) " "VHDL Process Statement warning at controlHazard.vhd(47): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272793002 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_RE controlHazard.vhd(47) " "VHDL Process Statement warning at controlHazard.vhd(47): signal \"PC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272793002 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_RE controlHazard.vhd(53) " "VHDL Process Statement warning at controlHazard.vhd(53): signal \"PC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272793002 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE controlHazard.vhd(60) " "VHDL Process Statement warning at controlHazard.vhd(60): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272793002 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_RE controlHazard.vhd(61) " "VHDL Process Statement warning at controlHazard.vhd(61): signal \"PC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272793002 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE controlHazard.vhd(67) " "VHDL Process Statement warning at controlHazard.vhd(67): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272793002 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T4_RE controlHazard.vhd(68) " "VHDL Process Statement warning at controlHazard.vhd(68): signal \"T4_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272793002 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_RE controlHazard.vhd(68) " "VHDL Process Statement warning at controlHazard.vhd(68): signal \"PC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272793002 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE controlHazard.vhd(75) " "VHDL Process Statement warning at controlHazard.vhd(75): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272793002 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z1 controlHazard.vhd(76) " "VHDL Process Statement warning at controlHazard.vhd(76): signal \"Z1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272793002 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_RE controlHazard.vhd(76) " "VHDL Process Statement warning at controlHazard.vhd(76): signal \"PC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272793002 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE controlHazard.vhd(82) " "VHDL Process Statement warning at controlHazard.vhd(82): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272793002 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_RE controlHazard.vhd(83) " "VHDL Process Statement warning at controlHazard.vhd(83): signal \"T1_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272793002 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_RE controlHazard.vhd(83) " "VHDL Process Statement warning at controlHazard.vhd(83): signal \"PC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272793002 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE controlHazard.vhd(90) " "VHDL Process Statement warning at controlHazard.vhd(90): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272793002 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_pco controlHazard.vhd(91) " "VHDL Process Statement warning at controlHazard.vhd(91): signal \"RF_pco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272793002 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_RE controlHazard.vhd(91) " "VHDL Process Statement warning at controlHazard.vhd(91): signal \"PC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480272793002 "|RISC2|controlHazard:ch"}
{ "Error" "ESGN_MULTIPLE_SOURCE" "M9\[1\] Datapath_RISC:dp\|M9\[1\] " "Net \"M9\[1\]\", which fans out to \"Datapath_RISC:dp\|M9\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "execute:e\|M9\[1\] " "Net is fed by \"execute:e\|M9\[1\]\"" {  } { { "execute.vhd" "M9\[1\]" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1480272793124 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "memAccess:m\|M9\[1\] " "Net is fed by \"memAccess:m\|M9\[1\]\"" {  } { { "memAccess.vhd" "M9\[1\]" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1480272793124 ""}  } { { "RISC2.vhd" "M9\[1\]" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 18 -1 0 } } { "DataPath_RISC2.vhd" "M9\[1\]" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1480272793124 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "M9\[0\] Datapath_RISC:dp\|M9\[0\] " "Net \"M9\[0\]\", which fans out to \"Datapath_RISC:dp\|M9\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "execute:e\|M9\[0\] " "Net is fed by \"execute:e\|M9\[0\]\"" {  } { { "execute.vhd" "M9\[0\]" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1480272793124 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "memAccess:m\|M9\[0\] " "Net is fed by \"memAccess:m\|M9\[0\]\"" {  } { { "memAccess.vhd" "M9\[0\]" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1480272793124 ""}  } { { "RISC2.vhd" "M9\[0\]" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 18 -1 0 } } { "DataPath_RISC2.vhd" "M9\[0\]" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1480272793124 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 91 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 91 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1188 " "Peak virtual memory: 1188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480272793240 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 28 00:23:13 2016 " "Processing ended: Mon Nov 28 00:23:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480272793240 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480272793240 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480272793240 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480272793240 ""}
