# ECE307 Digital Systems Design Lab

This webpage is dedicated for the students of the ECE307 Digital Systems Design Lab class, with the University of Kufa.

### Class Instructors: 
### Wahhab R. Mousa, Ph.D.
### Salam Kadhim, M.Sc.

### General Notes About This Course [Read the notes.](https://github.com/myreadings1/ECE307/blob/main/General_Notes.md)


### References

1- Digital Design with an Introduction to The Verilog hdl vhdl and System Verilog by M. Morris R. Mano (Author), Michael D. Ciletti (Author)  [Link](https://drive.google.com/file/d/1SPY81cQZhXOsGN09_fuG15QfuJIaw2fg/view?usp=sharing) 

2- VHDL Coding And Logic Synthesis [Link](https://drive.google.com/file/d/1WG-vi4pcUCY9YB8IVhpIj1SlwiwiexEo/view?usp=drivesdk)

3- The Designer's Guide to VHDL, Third Edition (Systems on Silicon) by Peter J. Ashenden (Author)
[Link](https://drive.google.com/file/d/1a_RjoF3yabyzO4bksdhGoVfHmQz6OFvj/view?usp=sharing)

4- Circuit Design and Simulation with VHDL, Second edition, Volnei A. Pedroni [Link](https://drive.google.com/file/d/1PC2VUzPonmYPslNSovTmmp2mPv8UF6RO/view?usp=sharing)

5- Extra Resources: [Link](https://drive.google.com/drive/folders/1rPf9xPuVfFsPdeWmAiKzSUmLtn-UsAuR?usp=drive_link)


### Lectures
1- Lecture 1 (Date: Jan 19, 2025) [Link](https://drive.google.com/file/d/1wVtAbFFbK5RU3dSgo3fGwzbumBMHWAnp/view?usp=drive_link)

-- [How to implement a simple project with Quartus](https://drive.google.com/file/d/1O9OtenPpXRIdyCS_XACpUj2nbScvsJL0/view?usp=drive_link)


2- Lecture 2 (Date: Feb 2, 2025): [Link](https://drive.google.com/file/d/1MGcaexdpgbZLYdZViw0qf2gQsHQYplOV/view?usp=drive_link)
Sec 4.12 (See The Reference Textbook).

3- Lecture 3 (Date: Feb 9, 2025) [Link](https://drive.google.com/file/d/1v465AIp8WXD4ile3Rc1qz2p1i64UStLi/view?usp=drive_link)

4- Lecture 4 (Date: Feb 9, 2025) [Link](https://drive.google.com/file/d/1IH_9kgFvoE2NZVyVAywiPAVl-TA_ZDhd/view?usp=drive_link)

5- Lecture 5 (Date: Feb 16, 2025) [Link](https://drive.google.com/file/d/1wPfPMnPsWG6BcfXuofVolk5adw6dAvSO/view?usp=drive_link)

### Homeworks
1- HW1 Due Feb 9, 2025 (VHDL code and details should be sent by Email)

2- HW2 Due Feb 16, 2025. Draw suitable solutions for the following problems and provide VHDL code to implement them on Altera FPGA  (Problems: 5.11, 5.12, and 5.13 Reference 1 Chapter5)

### LAB Lectures
Note: Virtual Lab (Learn Hardware design with FPGAs using DE1-SoC)
You need to visit course webpage on [Moodle](https://elearning7.uokufa.edu.iq/eng/course/view.php?id=3562) to visit the virtual lab link.


1- Lab Lecture 1 (Date: Jan 22, 2025) [Link](https://github.com/myreadings1/ECE307/blob/main/Quartus_Prime_Introduction.pdf)

2- Lab Lecture 2 (Date: Feb 04, 2025) [Link](https://github.com/myreadings1/ECE307/blob/main/Lec2_Lab_%20part%202.pdf), VHDL [notes](https://github.com/myreadings1/ECE307/blob/main/Lec2_Lab_Exc1_vhdl.pdf), Code [file](https://github.com/myreadings1/ECE307/blob/main/Lec2_Lab_Part%203%20vhdl)


### Exams
Quiz1 (Feb 23, 2025)

### Projects
Course Project (To be arranged)..



