# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../aes_128_decryption_ip_1.0/src/aes_128.v" \
"../../../../../aes_128_decryption_ip_1.0/src/round.v" \
"../../../../../aes_128_decryption_ip_1.0/src/table.v" \
"../../../../aes_128_decryption_ip_v1_0_project.srcs/sim_1/imports/GitHub/test_aes_128.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
