m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/Thiago/Documents/MISistemasDigitais
vadd_4
Z0 !s110 1456090746
!i10b 1
!s100 IAC5CQ68:Q2J8[F=OBSJJ2
I_Jk3=;K>cS]XG0aWhfRA90
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog
Z3 w1455648252
Z4 8C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/add_4.v
Z5 FC:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/add_4.v
L0 1
Z6 OV;L;10.4b;61
r1
!s85 0
31
Z7 !s108 1456090746.000000
Z8 !s107 C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/add_4.v|
Z9 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/add_4.v|
!i113 1
Z10 o-work work
vadd_4_tb
R0
!i10b 1
!s100 lBJ4=59fV1h9Nl4Gek4BZ3
I^DDoWlRioLV;S=WfI[34H3
R1
R2
R3
R4
R5
Z11 L0 13
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
vadress_extend
Z12 !s110 1456090745
!i10b 1
!s100 i[]a=eLCPim0PaDMJBdjW1
I8aK[dW<noQmfM9]eIk4<_1
R1
R2
Z13 w1455489609
Z14 8C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/adress_extend.v
Z15 FC:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/adress_extend.v
L0 1
R6
r1
!s85 0
31
Z16 !s108 1456090744.000000
Z17 !s107 C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/adress_extend.v|
Z18 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/adress_extend.v|
!i113 1
R10
vadress_extend_tb
R12
!i10b 1
!s100 :mD@3I;jTQgNo<iIzLg[V2
I<Jm1C^7@]Ozg4[bYV7k>Z2
R1
R2
R13
R14
R15
R11
R6
r1
!s85 0
31
R16
R17
R18
!i113 1
R10
valu_32b
R0
!i10b 1
!s100 C0k`7;;A0G8KhXHVD0dc=3
IZClVcUM=YXYkOlGPhKf100
R1
R2
Z19 w1456087059
8C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/alu_32b.v
FC:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/alu_32b.v
L0 1
R6
r1
!s85 0
31
R7
!s107 C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/alu_32b.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/alu_32b.v|
!i113 1
R10
valu_32b_tb
R0
!i10b 1
!s100 Eo__PU99IF0jzT6;j8[J?3
IN1?NYcd4R=FdG0gfImNXf1
R1
R2
w1455503782
8C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/alu_32b_tb.v
FC:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/alu_32b_tb.v
L0 1
R6
r1
!s85 0
31
R7
!s107 C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/alu_32b_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/alu_32b_tb.v|
!i113 1
R10
vcomparador
Z20 !s110 1456090747
!i10b 1
!s100 m^Bn^GKaAaFf7=K3BABO21
IZ>PZ?DhiRBmI>j_IL5nm>0
R1
R2
Z21 w1455649488
Z22 8C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/comparator.v
Z23 FC:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/comparator.v
L0 2
R6
r1
!s85 0
31
Z24 !s108 1456090747.000000
Z25 !s107 C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/comparator.v|
Z26 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/comparator.v|
!i113 1
R10
vcomparador_tb
R20
!i10b 1
!s100 j49CCmki4zU4lZ9kHo>ic2
I`d`C^_Fe`]>87fF`c`zT63
R1
R2
R21
R22
R23
L0 34
R6
r1
!s85 0
31
R24
R25
R26
!i113 1
R10
vcontrol_unit
Z27 !s110 1456090748
!i10b 1
!s100 A2B`UDjoKDT3PO79GJh7Z0
IAWgl[0HVeT5<j`3a>2eTa3
R1
R2
R19
Z28 8C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v
Z29 FC:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v
L0 1
R6
r1
!s85 0
31
R24
Z30 !s107 C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v|
Z31 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v|
!i113 1
R10
vcontrol_unit_tb
R27
!i10b 1
!s100 Rgi^g33I=Bd?PQFX69Mez3
I2AWB<<0B1[KlRo2zgmfcd2
R1
R2
R19
R28
R29
L0 87
R6
r1
!s85 0
31
R24
R30
R31
!i113 1
R10
vmux2_32b
R12
!i10b 1
!s100 lh9<<A>4mPQFJEE]E<:zW3
I`DPmC[RcNz=3zO4kmcG>e3
R1
R2
Z32 w1455489658
Z33 8C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/mux2_32b.v
Z34 FC:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/mux2_32b.v
L0 1
R6
r1
!s85 0
31
Z35 !s108 1456090745.000000
Z36 !s107 C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/mux2_32b.v|
Z37 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/mux2_32b.v|
!i113 1
R10
vmux2_32b_tb
R12
!i10b 1
!s100 8M[]F>njEhlFAR`l@iM<T0
Ih]1l0[TF[B7m9BgN^EiS02
R1
R2
R32
R33
R34
L0 17
R6
r1
!s85 0
31
R35
R36
R37
!i113 1
R10
vmux3_32b
R12
!i10b 1
!s100 b?9FG^@jZ[YSgi53We3L41
I80?Jhhj=T^Rc[V4F29Xk[3
R1
R2
Z38 w1455489643
Z39 8C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/mux3_32b.v
Z40 FC:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/mux3_32b.v
L0 1
R6
r1
!s85 0
31
R35
Z41 !s107 C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/mux3_32b.v|
Z42 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/mux3_32b.v|
!i113 1
R10
vmux3_32b_PC
R12
!i10b 1
!s100 GWF:7N;hlY`6KbI8Ko:_G3
I><JO9@KmhUO=;Uo=n=QN31
R1
R2
Z43 w1455490105
Z44 8C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/mux3_32b_PC.v
Z45 FC:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/mux3_32b_PC.v
L0 1
R6
r1
!s85 0
31
R35
Z46 !s107 C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/mux3_32b_PC.v|
Z47 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/mux3_32b_PC.v|
!i113 1
R10
nmux3_32b_@p@c
vmux3_32b_PC_tb
R12
!i10b 1
!s100 IG;QJ33@dkI0[gVNgfXa^0
IL04MAeX^oKEg;oIzJ4Hn[2
R1
R2
R43
R44
R45
L0 21
R6
r1
!s85 0
31
R35
R46
R47
!i113 1
R10
nmux3_32b_@p@c_tb
vmux3_32b_tb
R12
!i10b 1
!s100 ;=[3Mzbg8aJW7^zW1UfGP3
IcJ2T=`J68hYbN;STO?SC31
R1
R2
R38
R39
R40
L0 18
R6
r1
!s85 0
31
R35
R41
R42
!i113 1
R10
vpc
R0
!i10b 1
!s100 Pbl[^4hQzXn@0f<5]EYZ^1
Io0iTd8DEYFNA55jGN52C;2
R1
R2
R19
Z48 8C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/pc.v
Z49 FC:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/pc.v
L0 1
R6
r1
!s85 0
31
R7
Z50 !s107 C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/pc.v|
Z51 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/pc.v|
!i113 1
R10
vpc_tb
R0
!i10b 1
!s100 Ok^18XN`WOG>D1H@_R[2@1
IW4HYdNXOTD3m;ogFfB`XP2
R1
R2
R19
R48
R49
Z52 L0 14
R6
r1
!s85 0
31
R7
R50
R51
!i113 1
R10
vprocessor
R27
!i10b 1
!s100 GBP9GfQk=oj6XooV6cfL]1
IDTdZYD^I<E1U6T[bIDOZO3
R1
R2
w1456090716
8C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/processor.v
FC:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/processor.v
L0 1
R6
r1
!s85 0
31
Z53 !s108 1456090748.000000
!s107 C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/processor.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/processor.v|
!i113 1
R10
Eram
R19
Z54 DPx4 ieee 16 std_logic_textio 0 22 V5TSK`;aJKC<l]CEg1>mz1
Z55 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z56 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z57 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z58 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R2
Z59 8C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/ram.vhd
Z60 FC:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/ram.vhd
l0
L29
V9^iE4SVERGAE0kZ0`;hii0
!s100 8g4^R4mJO>iod1mX6nlP_3
Z61 OV;C;10.4b;61
32
R27
!i10b 1
R53
Z62 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/ram.vhd|
Z63 !s107 C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/ram.vhd|
!i113 1
Z64 o-work work -2002 -explicit
Z65 tExplicit 1
Aram_arch
R54
R55
R56
R57
R58
Z66 DEx4 work 3 ram 0 22 9^iE4SVERGAE0kZ0`;hii0
l47
L44
Z67 VZ[;n`fPOV;RLn1BMiFPz?2
Z68 !s100 2MCb=1]iFdL;bXiK4BSYW3
R61
32
R27
!i10b 1
R53
R62
R63
!i113 1
R64
R65
Eram_tb
R19
R56
R55
R58
R54
R57
R2
R59
R60
l0
L131
V9B@MIInF[6nXM7`cj[hhd2
!s100 2:;5<@>aHbXif7DLj=G>21
R61
32
R27
!i10b 1
R53
R62
R63
!i113 1
R64
R65
Atb_architecture
R56
R55
R58
R54
R57
Z69 DEx4 work 6 ram_tb 0 22 9B@MIInF[6nXM7`cj[hhd2
l157
L136
Z70 VDJ^9k228gSWN7HZU7;Ib:1
Z71 !s100 <SHOFa==HWh:R1P>jZ5`E0
R61
32
R27
!i10b 1
R53
R62
R63
!i113 1
R64
R65
vreg_bank
R20
!i10b 1
!s100 N<X44kH?5n77NfmE^EI][3
IN]<S2`1c<nVNRGA:dA=H72
R1
R2
R19
Z72 8C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/regs_bank.v
Z73 FC:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/regs_bank.v
L0 1
R6
r1
!s85 0
31
R24
Z74 !s107 C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/regs_bank.v|
Z75 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/regs_bank.v|
!i113 1
R10
vreg_bank_tb
R20
!i10b 1
!s100 <J[n?`OV<E@O9Chm<JifZ1
Io_<B?<9ia;1N:4DA1>l>O2
R1
R2
R19
R72
R73
L0 37
R6
r1
!s85 0
31
R24
R74
R75
!i113 1
R10
vreg_estagio
R20
!i10b 1
!s100 hcR0HGT[Ke7:G9WzkmkW?1
IT<^RMbSOHV0QkzOR9`ZBO1
R1
R2
Z76 w1455667069
Z77 8C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/reg_estagio.v
Z78 FC:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/reg_estagio.v
L0 1
R6
r1
!s85 0
31
R24
Z79 !s107 C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/reg_estagio.v|
Z80 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/reg_estagio.v|
!i113 1
R10
vreg_estagio_tb
R20
!i10b 1
!s100 :L`HIo_Sg:VoU9d8AEBel0
ITg`z]KhAW4Zii<YaBk@<L0
R1
R2
R76
R77
R78
R52
R6
r1
!s85 0
31
R24
R79
R80
!i113 1
R10
vreg_flags
R20
!i10b 1
!s100 FQnJeROb?Lhg3zd5Kh>2S3
IPYF?fR2EGQOcKTz:gH]7U2
R1
R2
Z81 w1455649445
Z82 8C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/reg_flags.v
Z83 FC:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/reg_flags.v
L0 1
R6
r1
!s85 0
31
R24
Z84 !s107 C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/reg_flags.v|
Z85 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/reg_flags.v|
!i113 1
R10
vreg_flags_tb
R20
!i10b 1
!s100 E8DNAE4?h^?NF`jd=ThH>0
I@J`eJmN7HCTIX2DIji][93
R1
R2
R81
R82
R83
Z86 L0 16
R6
r1
!s85 0
31
R24
R84
R85
!i113 1
R10
vsignal_extend
R0
!i10b 1
!s100 TX`ol2HnZ@>RQZn<mbcn82
Id1mcP<IXZ0f4ThHKF]agd1
R1
R2
Z87 w1455489627
Z88 8C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/signal_extend.v
Z89 FC:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/signal_extend.v
L0 1
R6
r1
!s85 0
31
R35
Z90 !s107 C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/signal_extend.v|
Z91 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/signal_extend.v|
!i113 1
R10
vsignal_extend_tb
R0
!i10b 1
!s100 K`5V7XSW:S`LU<C>j0SbM2
IfoK`nI_iM8BRHYUgU;^P:3
R1
R2
R87
R88
R89
R86
R6
r1
!s85 0
31
R35
R90
R91
!i113 1
R10
Ctestbench_for_ram
eram_tb
aTB_ARCHITECTURE
R66
DAx4 work 6 ram_tb 15 tb_architecture 22 DJ^9k228gSWN7HZU7;Ib:1
R56
R55
R58
R54
R57
R69
R19
R2
R59
R60
l0
L223
VT2H`kenYGb[TN[RQ4Ah]92
!s100 aYQ>5<Fil1jSE8[KXo3DW0
R61
32
R27
!i10b 1
R53
R62
R63
!i113 1
R64
R65
