VERSION 5.5 ;
NAMESCASESENSITIVE ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;

DESIGN QDAC ;

UNITS DISTANCE MICRONS 1000 ;

DIEAREA ( 0 0 ) ( 500000.0 500000.0 ) ;

TRACKS X 7 DO 357 STEP 1400 LAYER METAL4 ;
TRACKS Y 7 DO 357 STEP 1400 LAYER METAL4 ;
TRACKS X 6 DO 357 STEP 1400 LAYER METAL3 ;
TRACKS Y 6 DO 357 STEP 1400 LAYER METAL3 ;
TRACKS X 5 DO 357 STEP 1400 LAYER METAL2 ;
TRACKS Y 5 DO 357 STEP 1400 LAYER METAL2 ;
TRACKS X 4 DO 357 STEP 1400 LAYER METAL1 ;
TRACKS Y 4 DO 357 STEP 1400 LAYER METAL1 ;
TRACKS X 3 DO 357 STEP 1400 LAYER METAL4 ;
TRACKS Y 3 DO 357 STEP 1400 LAYER METAL4 ;
TRACKS X 2 DO 357 STEP 1400 LAYER METAL3 ;
TRACKS Y 2 DO 357 STEP 1400 LAYER METAL3 ;
TRACKS X 1 DO 357 STEP 1400 LAYER METAL2 ;
TRACKS Y 1 DO 357 STEP 1400 LAYER METAL2 ;
TRACKS X 0 DO 357 STEP 1400 LAYER METAL1 ;
TRACKS Y 0 DO 357 STEP 1400 LAYER METAL1 ;

COMPONENTS 47 ;
- cab_frame tile_analog_frame + PLACED ( 0 0 ) N ;
- I_0_0 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 50000 25000 ) N ;
- I_0_1 TSMC350nm_VinjDecode2to4_vtile_D_bridge + PLACED ( 70120 25000 ) N ;
- I_0_2 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 76270 25000 ) N ;
- I_0_3 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 50000 47000 ) N ;
- I_0_4 TSMC350nm_VinjDecode2to4_vtile_C_bridge + PLACED ( 70120 47000 ) N ;
- I_0_5 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 76270 47000 ) N ;
- I_0_6 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 50000 69000 ) N ;
- I_0_7 TSMC350nm_VinjDecode2to4_vtile_B_bridge + PLACED ( 70120 69000 ) N ;
- I_0_8 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 76270 69000 ) N ;
- I_0_9 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 50000 91000 ) N ;
- I_0_10 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 70120 91000 ) N ;
- I_0_11 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 76270 91000 ) N ;
- I_0_12 TSMC350nm_drainSelect_progrundrains + PLACED ( 96390 25000 ) N ;
- I_0_13 TSMC350nm_4TGate_ST_draincutoff + PLACED ( 128250 25000 ) N ;
- I_0_14 TSMC350nm_drainSelect_progrundrains + PLACED ( 96390 47000 ) N ;
- I_0_15 TSMC350nm_4TGate_ST_draincutoff + PLACED ( 128250 47000 ) N ;
- I_0_16 TSMC350nm_drainSelect_progrundrains + PLACED ( 96390 69000 ) N ;
- I_0_17 TSMC350nm_4TGate_ST_draincutoff + PLACED ( 128250 69000 ) N ;
- I_0_18 TSMC350nm_drainSelect_progrundrains + PLACED ( 96390 91000 ) N ;
- I_0_19 TSMC350nm_4TGate_ST_draincutoff + PLACED ( 128250 91000 ) N ;
- I_0_20 TSMC350nm_Amplifier9T_FGBias + PLACED ( 174350 25000 ) N ;
- I_0_21_0_0 EPOT + PLACED ( 153850 179000 ) N ;
- I_0_21_5_0 EPOT + PLACED ( 153850 69000 ) N ;
- I_0_21_1_0 EPOT + PLACED ( 153850 157000 ) N ;
- I_0_21_2_0 EPOT + PLACED ( 153850 135000 ) N ;
- I_0_21_3_0 EPOT + PLACED ( 153850 113000 ) N ;
- I_0_21_4_0 EPOT + PLACED ( 153850 91000 ) N ;
- I_0_22 TSMC350nm_IndirectSwitches + PLACED ( 153850 211000 ) N ;
- I_0_23 TSMC350nm_VinjDecode2to4_htile + PLACED ( 153850 241400 ) N ;
- I_1_0_0_0 TGate_DT + PLACED ( 248000 157000 ) N ;
- I_1_0_4_0 TGate_DT + PLACED ( 248000 69000 ) N ;
- I_1_0_1_0 TGate_DT + PLACED ( 248000 135000 ) N ;
- I_1_0_2_0 TGate_DT + PLACED ( 248000 113000 ) N ;
- I_1_0_3_0 TGate_DT + PLACED ( 248000 91000 ) N ;
- I_2_0_4_0 TGate_DT + PLACED ( 260000 69000 ) N ;
- I_2_0_0_0 TGate_DT + PLACED ( 260000 157000 ) N ;
- I_2_0_1_0 TGate_DT + PLACED ( 260000 135000 ) N ;
- I_2_0_2_0 TGate_DT + PLACED ( 260000 113000 ) N ;
- I_2_0_3_0 TGate_DT + PLACED ( 260000 91000 ) N ;
- I_3_0_0_0 Capacitor_80ff + PLACED ( 272000 157000 ) N ;
- I_3_0_1_0 Capacitor_80ff + PLACED ( 272000 135000 ) N ;
- I_3_0_2_0 Capacitor_80ff + PLACED ( 272000 113000 ) N ;
- I_3_0_3_0 Capacitor_80ff + PLACED ( 272000 91000 ) N ;
- I_3_0_4_0 Capacitor_80ff + PLACED ( 272000 69000 ) N ;
- I_4_0 TGate_DT + PLACED ( 253500 25000 ) N ;
- I_5_0 Capacitor_80ff + PLACED ( 265500 25000 ) N ;
END COMPONENTS

