// Seed: 2966198476
module module_0 (
    input id_0,
    input id_1,
    output logic id_2,
    input id_3,
    output logic id_4,
    input logic id_5,
    output id_6,
    input id_7
);
  logic id_8;
  always @(posedge 1) begin
    id_6 = 1;
  end
  type_15 id_9 (
      .id_0(id_8),
      .id_1(id_5)
  );
  logic id_10;
endmodule
