
MMTS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b60  08000140  08000140  00010140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c4  08006ca0  08006ca0  00016ca0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007164  08007164  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08007164  08007164  00017164  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800716c  0800716c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800716c  0800716c  0001716c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007170  08007170  00017170  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08007174  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001a0  200001dc  08007350  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000037c  08007350  0002037c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b13d  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ec8  00000000  00000000  0002b342  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c48  00000000  00000000  0002d210  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b98  00000000  00000000  0002de58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001709b  00000000  00000000  0002e9f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c792  00000000  00000000  00045a8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d497  00000000  00000000  0005221d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000df6b4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004430  00000000  00000000  000df704  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001dc 	.word	0x200001dc
 800015c:	00000000 	.word	0x00000000
 8000160:	08006c88 	.word	0x08006c88

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001e0 	.word	0x200001e0
 800017c:	08006c88 	.word	0x08006c88

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <__aeabi_drsub>:
 8000190:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000194:	e002      	b.n	800019c <__adddf3>
 8000196:	bf00      	nop

08000198 <__aeabi_dsub>:
 8000198:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800019c <__adddf3>:
 800019c:	b530      	push	{r4, r5, lr}
 800019e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001a6:	ea94 0f05 	teq	r4, r5
 80001aa:	bf08      	it	eq
 80001ac:	ea90 0f02 	teqeq	r0, r2
 80001b0:	bf1f      	itttt	ne
 80001b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001c2:	f000 80e2 	beq.w	800038a <__adddf3+0x1ee>
 80001c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ce:	bfb8      	it	lt
 80001d0:	426d      	neglt	r5, r5
 80001d2:	dd0c      	ble.n	80001ee <__adddf3+0x52>
 80001d4:	442c      	add	r4, r5
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	ea82 0000 	eor.w	r0, r2, r0
 80001e2:	ea83 0101 	eor.w	r1, r3, r1
 80001e6:	ea80 0202 	eor.w	r2, r0, r2
 80001ea:	ea81 0303 	eor.w	r3, r1, r3
 80001ee:	2d36      	cmp	r5, #54	; 0x36
 80001f0:	bf88      	it	hi
 80001f2:	bd30      	pophi	{r4, r5, pc}
 80001f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000200:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000204:	d002      	beq.n	800020c <__adddf3+0x70>
 8000206:	4240      	negs	r0, r0
 8000208:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800020c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000210:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000214:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000218:	d002      	beq.n	8000220 <__adddf3+0x84>
 800021a:	4252      	negs	r2, r2
 800021c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000220:	ea94 0f05 	teq	r4, r5
 8000224:	f000 80a7 	beq.w	8000376 <__adddf3+0x1da>
 8000228:	f1a4 0401 	sub.w	r4, r4, #1
 800022c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000230:	db0d      	blt.n	800024e <__adddf3+0xb2>
 8000232:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000236:	fa22 f205 	lsr.w	r2, r2, r5
 800023a:	1880      	adds	r0, r0, r2
 800023c:	f141 0100 	adc.w	r1, r1, #0
 8000240:	fa03 f20e 	lsl.w	r2, r3, lr
 8000244:	1880      	adds	r0, r0, r2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	4159      	adcs	r1, r3
 800024c:	e00e      	b.n	800026c <__adddf3+0xd0>
 800024e:	f1a5 0520 	sub.w	r5, r5, #32
 8000252:	f10e 0e20 	add.w	lr, lr, #32
 8000256:	2a01      	cmp	r2, #1
 8000258:	fa03 fc0e 	lsl.w	ip, r3, lr
 800025c:	bf28      	it	cs
 800025e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000262:	fa43 f305 	asr.w	r3, r3, r5
 8000266:	18c0      	adds	r0, r0, r3
 8000268:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800026c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000270:	d507      	bpl.n	8000282 <__adddf3+0xe6>
 8000272:	f04f 0e00 	mov.w	lr, #0
 8000276:	f1dc 0c00 	rsbs	ip, ip, #0
 800027a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800027e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000282:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000286:	d31b      	bcc.n	80002c0 <__adddf3+0x124>
 8000288:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800028c:	d30c      	bcc.n	80002a8 <__adddf3+0x10c>
 800028e:	0849      	lsrs	r1, r1, #1
 8000290:	ea5f 0030 	movs.w	r0, r0, rrx
 8000294:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000298:	f104 0401 	add.w	r4, r4, #1
 800029c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002a4:	f080 809a 	bcs.w	80003dc <__adddf3+0x240>
 80002a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ac:	bf08      	it	eq
 80002ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002b2:	f150 0000 	adcs.w	r0, r0, #0
 80002b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ba:	ea41 0105 	orr.w	r1, r1, r5
 80002be:	bd30      	pop	{r4, r5, pc}
 80002c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002c4:	4140      	adcs	r0, r0
 80002c6:	eb41 0101 	adc.w	r1, r1, r1
 80002ca:	3c01      	subs	r4, #1
 80002cc:	bf28      	it	cs
 80002ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002d2:	d2e9      	bcs.n	80002a8 <__adddf3+0x10c>
 80002d4:	f091 0f00 	teq	r1, #0
 80002d8:	bf04      	itt	eq
 80002da:	4601      	moveq	r1, r0
 80002dc:	2000      	moveq	r0, #0
 80002de:	fab1 f381 	clz	r3, r1
 80002e2:	bf08      	it	eq
 80002e4:	3320      	addeq	r3, #32
 80002e6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ea:	f1b3 0220 	subs.w	r2, r3, #32
 80002ee:	da0c      	bge.n	800030a <__adddf3+0x16e>
 80002f0:	320c      	adds	r2, #12
 80002f2:	dd08      	ble.n	8000306 <__adddf3+0x16a>
 80002f4:	f102 0c14 	add.w	ip, r2, #20
 80002f8:	f1c2 020c 	rsb	r2, r2, #12
 80002fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000300:	fa21 f102 	lsr.w	r1, r1, r2
 8000304:	e00c      	b.n	8000320 <__adddf3+0x184>
 8000306:	f102 0214 	add.w	r2, r2, #20
 800030a:	bfd8      	it	le
 800030c:	f1c2 0c20 	rsble	ip, r2, #32
 8000310:	fa01 f102 	lsl.w	r1, r1, r2
 8000314:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000318:	bfdc      	itt	le
 800031a:	ea41 010c 	orrle.w	r1, r1, ip
 800031e:	4090      	lslle	r0, r2
 8000320:	1ae4      	subs	r4, r4, r3
 8000322:	bfa2      	ittt	ge
 8000324:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000328:	4329      	orrge	r1, r5
 800032a:	bd30      	popge	{r4, r5, pc}
 800032c:	ea6f 0404 	mvn.w	r4, r4
 8000330:	3c1f      	subs	r4, #31
 8000332:	da1c      	bge.n	800036e <__adddf3+0x1d2>
 8000334:	340c      	adds	r4, #12
 8000336:	dc0e      	bgt.n	8000356 <__adddf3+0x1ba>
 8000338:	f104 0414 	add.w	r4, r4, #20
 800033c:	f1c4 0220 	rsb	r2, r4, #32
 8000340:	fa20 f004 	lsr.w	r0, r0, r4
 8000344:	fa01 f302 	lsl.w	r3, r1, r2
 8000348:	ea40 0003 	orr.w	r0, r0, r3
 800034c:	fa21 f304 	lsr.w	r3, r1, r4
 8000350:	ea45 0103 	orr.w	r1, r5, r3
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	f1c4 040c 	rsb	r4, r4, #12
 800035a:	f1c4 0220 	rsb	r2, r4, #32
 800035e:	fa20 f002 	lsr.w	r0, r0, r2
 8000362:	fa01 f304 	lsl.w	r3, r1, r4
 8000366:	ea40 0003 	orr.w	r0, r0, r3
 800036a:	4629      	mov	r1, r5
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	fa21 f004 	lsr.w	r0, r1, r4
 8000372:	4629      	mov	r1, r5
 8000374:	bd30      	pop	{r4, r5, pc}
 8000376:	f094 0f00 	teq	r4, #0
 800037a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800037e:	bf06      	itte	eq
 8000380:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000384:	3401      	addeq	r4, #1
 8000386:	3d01      	subne	r5, #1
 8000388:	e74e      	b.n	8000228 <__adddf3+0x8c>
 800038a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800038e:	bf18      	it	ne
 8000390:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000394:	d029      	beq.n	80003ea <__adddf3+0x24e>
 8000396:	ea94 0f05 	teq	r4, r5
 800039a:	bf08      	it	eq
 800039c:	ea90 0f02 	teqeq	r0, r2
 80003a0:	d005      	beq.n	80003ae <__adddf3+0x212>
 80003a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003a6:	bf04      	itt	eq
 80003a8:	4619      	moveq	r1, r3
 80003aa:	4610      	moveq	r0, r2
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	ea91 0f03 	teq	r1, r3
 80003b2:	bf1e      	ittt	ne
 80003b4:	2100      	movne	r1, #0
 80003b6:	2000      	movne	r0, #0
 80003b8:	bd30      	popne	{r4, r5, pc}
 80003ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003be:	d105      	bne.n	80003cc <__adddf3+0x230>
 80003c0:	0040      	lsls	r0, r0, #1
 80003c2:	4149      	adcs	r1, r1
 80003c4:	bf28      	it	cs
 80003c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ca:	bd30      	pop	{r4, r5, pc}
 80003cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003d0:	bf3c      	itt	cc
 80003d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003d6:	bd30      	popcc	{r4, r5, pc}
 80003d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003e4:	f04f 0000 	mov.w	r0, #0
 80003e8:	bd30      	pop	{r4, r5, pc}
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf1a      	itte	ne
 80003f0:	4619      	movne	r1, r3
 80003f2:	4610      	movne	r0, r2
 80003f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003f8:	bf1c      	itt	ne
 80003fa:	460b      	movne	r3, r1
 80003fc:	4602      	movne	r2, r0
 80003fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000402:	bf06      	itte	eq
 8000404:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000408:	ea91 0f03 	teqeq	r1, r3
 800040c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000410:	bd30      	pop	{r4, r5, pc}
 8000412:	bf00      	nop

08000414 <__aeabi_ui2d>:
 8000414:	f090 0f00 	teq	r0, #0
 8000418:	bf04      	itt	eq
 800041a:	2100      	moveq	r1, #0
 800041c:	4770      	bxeq	lr
 800041e:	b530      	push	{r4, r5, lr}
 8000420:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000424:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000428:	f04f 0500 	mov.w	r5, #0
 800042c:	f04f 0100 	mov.w	r1, #0
 8000430:	e750      	b.n	80002d4 <__adddf3+0x138>
 8000432:	bf00      	nop

08000434 <__aeabi_i2d>:
 8000434:	f090 0f00 	teq	r0, #0
 8000438:	bf04      	itt	eq
 800043a:	2100      	moveq	r1, #0
 800043c:	4770      	bxeq	lr
 800043e:	b530      	push	{r4, r5, lr}
 8000440:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000444:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000448:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800044c:	bf48      	it	mi
 800044e:	4240      	negmi	r0, r0
 8000450:	f04f 0100 	mov.w	r1, #0
 8000454:	e73e      	b.n	80002d4 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_f2d>:
 8000458:	0042      	lsls	r2, r0, #1
 800045a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800045e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000462:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000466:	bf1f      	itttt	ne
 8000468:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800046c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000470:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000474:	4770      	bxne	lr
 8000476:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800047a:	bf08      	it	eq
 800047c:	4770      	bxeq	lr
 800047e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000482:	bf04      	itt	eq
 8000484:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000488:	4770      	bxeq	lr
 800048a:	b530      	push	{r4, r5, lr}
 800048c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000490:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000494:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000498:	e71c      	b.n	80002d4 <__adddf3+0x138>
 800049a:	bf00      	nop

0800049c <__aeabi_ul2d>:
 800049c:	ea50 0201 	orrs.w	r2, r0, r1
 80004a0:	bf08      	it	eq
 80004a2:	4770      	bxeq	lr
 80004a4:	b530      	push	{r4, r5, lr}
 80004a6:	f04f 0500 	mov.w	r5, #0
 80004aa:	e00a      	b.n	80004c2 <__aeabi_l2d+0x16>

080004ac <__aeabi_l2d>:
 80004ac:	ea50 0201 	orrs.w	r2, r0, r1
 80004b0:	bf08      	it	eq
 80004b2:	4770      	bxeq	lr
 80004b4:	b530      	push	{r4, r5, lr}
 80004b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ba:	d502      	bpl.n	80004c2 <__aeabi_l2d+0x16>
 80004bc:	4240      	negs	r0, r0
 80004be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004ce:	f43f aed8 	beq.w	8000282 <__adddf3+0xe6>
 80004d2:	f04f 0203 	mov.w	r2, #3
 80004d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004da:	bf18      	it	ne
 80004dc:	3203      	addne	r2, #3
 80004de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004e2:	bf18      	it	ne
 80004e4:	3203      	addne	r2, #3
 80004e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80004f2:	fa20 f002 	lsr.w	r0, r0, r2
 80004f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004fa:	ea40 000e 	orr.w	r0, r0, lr
 80004fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000502:	4414      	add	r4, r2
 8000504:	e6bd      	b.n	8000282 <__adddf3+0xe6>
 8000506:	bf00      	nop

08000508 <__aeabi_dmul>:
 8000508:	b570      	push	{r4, r5, r6, lr}
 800050a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800050e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000512:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000516:	bf1d      	ittte	ne
 8000518:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800051c:	ea94 0f0c 	teqne	r4, ip
 8000520:	ea95 0f0c 	teqne	r5, ip
 8000524:	f000 f8de 	bleq	80006e4 <__aeabi_dmul+0x1dc>
 8000528:	442c      	add	r4, r5
 800052a:	ea81 0603 	eor.w	r6, r1, r3
 800052e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000532:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000536:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800053a:	bf18      	it	ne
 800053c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000540:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000544:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000548:	d038      	beq.n	80005bc <__aeabi_dmul+0xb4>
 800054a:	fba0 ce02 	umull	ip, lr, r0, r2
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000556:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800055a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800055e:	f04f 0600 	mov.w	r6, #0
 8000562:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000566:	f09c 0f00 	teq	ip, #0
 800056a:	bf18      	it	ne
 800056c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000570:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000574:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000578:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800057c:	d204      	bcs.n	8000588 <__aeabi_dmul+0x80>
 800057e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000582:	416d      	adcs	r5, r5
 8000584:	eb46 0606 	adc.w	r6, r6, r6
 8000588:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800058c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000590:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000594:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000598:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800059c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005a0:	bf88      	it	hi
 80005a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005a6:	d81e      	bhi.n	80005e6 <__aeabi_dmul+0xde>
 80005a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ac:	bf08      	it	eq
 80005ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005b2:	f150 0000 	adcs.w	r0, r0, #0
 80005b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ba:	bd70      	pop	{r4, r5, r6, pc}
 80005bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005c0:	ea46 0101 	orr.w	r1, r6, r1
 80005c4:	ea40 0002 	orr.w	r0, r0, r2
 80005c8:	ea81 0103 	eor.w	r1, r1, r3
 80005cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005d0:	bfc2      	ittt	gt
 80005d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005da:	bd70      	popgt	{r4, r5, r6, pc}
 80005dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e0:	f04f 0e00 	mov.w	lr, #0
 80005e4:	3c01      	subs	r4, #1
 80005e6:	f300 80ab 	bgt.w	8000740 <__aeabi_dmul+0x238>
 80005ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ee:	bfde      	ittt	le
 80005f0:	2000      	movle	r0, #0
 80005f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005f6:	bd70      	pople	{r4, r5, r6, pc}
 80005f8:	f1c4 0400 	rsb	r4, r4, #0
 80005fc:	3c20      	subs	r4, #32
 80005fe:	da35      	bge.n	800066c <__aeabi_dmul+0x164>
 8000600:	340c      	adds	r4, #12
 8000602:	dc1b      	bgt.n	800063c <__aeabi_dmul+0x134>
 8000604:	f104 0414 	add.w	r4, r4, #20
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f305 	lsl.w	r3, r0, r5
 8000610:	fa20 f004 	lsr.w	r0, r0, r4
 8000614:	fa01 f205 	lsl.w	r2, r1, r5
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000620:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000624:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000628:	fa21 f604 	lsr.w	r6, r1, r4
 800062c:	eb42 0106 	adc.w	r1, r2, r6
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 040c 	rsb	r4, r4, #12
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f304 	lsl.w	r3, r0, r4
 8000648:	fa20 f005 	lsr.w	r0, r0, r5
 800064c:	fa01 f204 	lsl.w	r2, r1, r4
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000658:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800065c:	f141 0100 	adc.w	r1, r1, #0
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 0520 	rsb	r5, r4, #32
 8000670:	fa00 f205 	lsl.w	r2, r0, r5
 8000674:	ea4e 0e02 	orr.w	lr, lr, r2
 8000678:	fa20 f304 	lsr.w	r3, r0, r4
 800067c:	fa01 f205 	lsl.w	r2, r1, r5
 8000680:	ea43 0302 	orr.w	r3, r3, r2
 8000684:	fa21 f004 	lsr.w	r0, r1, r4
 8000688:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800068c:	fa21 f204 	lsr.w	r2, r1, r4
 8000690:	ea20 0002 	bic.w	r0, r0, r2
 8000694:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f094 0f00 	teq	r4, #0
 80006a8:	d10f      	bne.n	80006ca <__aeabi_dmul+0x1c2>
 80006aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ae:	0040      	lsls	r0, r0, #1
 80006b0:	eb41 0101 	adc.w	r1, r1, r1
 80006b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006b8:	bf08      	it	eq
 80006ba:	3c01      	subeq	r4, #1
 80006bc:	d0f7      	beq.n	80006ae <__aeabi_dmul+0x1a6>
 80006be:	ea41 0106 	orr.w	r1, r1, r6
 80006c2:	f095 0f00 	teq	r5, #0
 80006c6:	bf18      	it	ne
 80006c8:	4770      	bxne	lr
 80006ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006ce:	0052      	lsls	r2, r2, #1
 80006d0:	eb43 0303 	adc.w	r3, r3, r3
 80006d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006d8:	bf08      	it	eq
 80006da:	3d01      	subeq	r5, #1
 80006dc:	d0f7      	beq.n	80006ce <__aeabi_dmul+0x1c6>
 80006de:	ea43 0306 	orr.w	r3, r3, r6
 80006e2:	4770      	bx	lr
 80006e4:	ea94 0f0c 	teq	r4, ip
 80006e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ec:	bf18      	it	ne
 80006ee:	ea95 0f0c 	teqne	r5, ip
 80006f2:	d00c      	beq.n	800070e <__aeabi_dmul+0x206>
 80006f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f8:	bf18      	it	ne
 80006fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006fe:	d1d1      	bne.n	80006a4 <__aeabi_dmul+0x19c>
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000708:	f04f 0000 	mov.w	r0, #0
 800070c:	bd70      	pop	{r4, r5, r6, pc}
 800070e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000712:	bf06      	itte	eq
 8000714:	4610      	moveq	r0, r2
 8000716:	4619      	moveq	r1, r3
 8000718:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800071c:	d019      	beq.n	8000752 <__aeabi_dmul+0x24a>
 800071e:	ea94 0f0c 	teq	r4, ip
 8000722:	d102      	bne.n	800072a <__aeabi_dmul+0x222>
 8000724:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000728:	d113      	bne.n	8000752 <__aeabi_dmul+0x24a>
 800072a:	ea95 0f0c 	teq	r5, ip
 800072e:	d105      	bne.n	800073c <__aeabi_dmul+0x234>
 8000730:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000734:	bf1c      	itt	ne
 8000736:	4610      	movne	r0, r2
 8000738:	4619      	movne	r1, r3
 800073a:	d10a      	bne.n	8000752 <__aeabi_dmul+0x24a>
 800073c:	ea81 0103 	eor.w	r1, r1, r3
 8000740:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000744:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000748:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800074c:	f04f 0000 	mov.w	r0, #0
 8000750:	bd70      	pop	{r4, r5, r6, pc}
 8000752:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000756:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800075a:	bd70      	pop	{r4, r5, r6, pc}

0800075c <__aeabi_ddiv>:
 800075c:	b570      	push	{r4, r5, r6, lr}
 800075e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000762:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000766:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800076a:	bf1d      	ittte	ne
 800076c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000770:	ea94 0f0c 	teqne	r4, ip
 8000774:	ea95 0f0c 	teqne	r5, ip
 8000778:	f000 f8a7 	bleq	80008ca <__aeabi_ddiv+0x16e>
 800077c:	eba4 0405 	sub.w	r4, r4, r5
 8000780:	ea81 0e03 	eor.w	lr, r1, r3
 8000784:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000788:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800078c:	f000 8088 	beq.w	80008a0 <__aeabi_ddiv+0x144>
 8000790:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000794:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000798:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800079c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007b4:	429d      	cmp	r5, r3
 80007b6:	bf08      	it	eq
 80007b8:	4296      	cmpeq	r6, r2
 80007ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007c2:	d202      	bcs.n	80007ca <__aeabi_ddiv+0x6e>
 80007c4:	085b      	lsrs	r3, r3, #1
 80007c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ca:	1ab6      	subs	r6, r6, r2
 80007cc:	eb65 0503 	sbc.w	r5, r5, r3
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000838:	ea55 0e06 	orrs.w	lr, r5, r6
 800083c:	d018      	beq.n	8000870 <__aeabi_ddiv+0x114>
 800083e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000842:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000846:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800084a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800084e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000852:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000856:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800085a:	d1c0      	bne.n	80007de <__aeabi_ddiv+0x82>
 800085c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000860:	d10b      	bne.n	800087a <__aeabi_ddiv+0x11e>
 8000862:	ea41 0100 	orr.w	r1, r1, r0
 8000866:	f04f 0000 	mov.w	r0, #0
 800086a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800086e:	e7b6      	b.n	80007de <__aeabi_ddiv+0x82>
 8000870:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000874:	bf04      	itt	eq
 8000876:	4301      	orreq	r1, r0
 8000878:	2000      	moveq	r0, #0
 800087a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800087e:	bf88      	it	hi
 8000880:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000884:	f63f aeaf 	bhi.w	80005e6 <__aeabi_dmul+0xde>
 8000888:	ebb5 0c03 	subs.w	ip, r5, r3
 800088c:	bf04      	itt	eq
 800088e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000892:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000896:	f150 0000 	adcs.w	r0, r0, #0
 800089a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800089e:	bd70      	pop	{r4, r5, r6, pc}
 80008a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ac:	bfc2      	ittt	gt
 80008ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008b6:	bd70      	popgt	{r4, r5, r6, pc}
 80008b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008bc:	f04f 0e00 	mov.w	lr, #0
 80008c0:	3c01      	subs	r4, #1
 80008c2:	e690      	b.n	80005e6 <__aeabi_dmul+0xde>
 80008c4:	ea45 0e06 	orr.w	lr, r5, r6
 80008c8:	e68d      	b.n	80005e6 <__aeabi_dmul+0xde>
 80008ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ce:	ea94 0f0c 	teq	r4, ip
 80008d2:	bf08      	it	eq
 80008d4:	ea95 0f0c 	teqeq	r5, ip
 80008d8:	f43f af3b 	beq.w	8000752 <__aeabi_dmul+0x24a>
 80008dc:	ea94 0f0c 	teq	r4, ip
 80008e0:	d10a      	bne.n	80008f8 <__aeabi_ddiv+0x19c>
 80008e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008e6:	f47f af34 	bne.w	8000752 <__aeabi_dmul+0x24a>
 80008ea:	ea95 0f0c 	teq	r5, ip
 80008ee:	f47f af25 	bne.w	800073c <__aeabi_dmul+0x234>
 80008f2:	4610      	mov	r0, r2
 80008f4:	4619      	mov	r1, r3
 80008f6:	e72c      	b.n	8000752 <__aeabi_dmul+0x24a>
 80008f8:	ea95 0f0c 	teq	r5, ip
 80008fc:	d106      	bne.n	800090c <__aeabi_ddiv+0x1b0>
 80008fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000902:	f43f aefd 	beq.w	8000700 <__aeabi_dmul+0x1f8>
 8000906:	4610      	mov	r0, r2
 8000908:	4619      	mov	r1, r3
 800090a:	e722      	b.n	8000752 <__aeabi_dmul+0x24a>
 800090c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000916:	f47f aec5 	bne.w	80006a4 <__aeabi_dmul+0x19c>
 800091a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800091e:	f47f af0d 	bne.w	800073c <__aeabi_dmul+0x234>
 8000922:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000926:	f47f aeeb 	bne.w	8000700 <__aeabi_dmul+0x1f8>
 800092a:	e712      	b.n	8000752 <__aeabi_dmul+0x24a>

0800092c <__gedf2>:
 800092c:	f04f 3cff 	mov.w	ip, #4294967295
 8000930:	e006      	b.n	8000940 <__cmpdf2+0x4>
 8000932:	bf00      	nop

08000934 <__ledf2>:
 8000934:	f04f 0c01 	mov.w	ip, #1
 8000938:	e002      	b.n	8000940 <__cmpdf2+0x4>
 800093a:	bf00      	nop

0800093c <__cmpdf2>:
 800093c:	f04f 0c01 	mov.w	ip, #1
 8000940:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000944:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000948:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800094c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000956:	d01b      	beq.n	8000990 <__cmpdf2+0x54>
 8000958:	b001      	add	sp, #4
 800095a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800095e:	bf0c      	ite	eq
 8000960:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000964:	ea91 0f03 	teqne	r1, r3
 8000968:	bf02      	ittt	eq
 800096a:	ea90 0f02 	teqeq	r0, r2
 800096e:	2000      	moveq	r0, #0
 8000970:	4770      	bxeq	lr
 8000972:	f110 0f00 	cmn.w	r0, #0
 8000976:	ea91 0f03 	teq	r1, r3
 800097a:	bf58      	it	pl
 800097c:	4299      	cmppl	r1, r3
 800097e:	bf08      	it	eq
 8000980:	4290      	cmpeq	r0, r2
 8000982:	bf2c      	ite	cs
 8000984:	17d8      	asrcs	r0, r3, #31
 8000986:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800098a:	f040 0001 	orr.w	r0, r0, #1
 800098e:	4770      	bx	lr
 8000990:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000994:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000998:	d102      	bne.n	80009a0 <__cmpdf2+0x64>
 800099a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800099e:	d107      	bne.n	80009b0 <__cmpdf2+0x74>
 80009a0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a8:	d1d6      	bne.n	8000958 <__cmpdf2+0x1c>
 80009aa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ae:	d0d3      	beq.n	8000958 <__cmpdf2+0x1c>
 80009b0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop

080009b8 <__aeabi_cdrcmple>:
 80009b8:	4684      	mov	ip, r0
 80009ba:	4610      	mov	r0, r2
 80009bc:	4662      	mov	r2, ip
 80009be:	468c      	mov	ip, r1
 80009c0:	4619      	mov	r1, r3
 80009c2:	4663      	mov	r3, ip
 80009c4:	e000      	b.n	80009c8 <__aeabi_cdcmpeq>
 80009c6:	bf00      	nop

080009c8 <__aeabi_cdcmpeq>:
 80009c8:	b501      	push	{r0, lr}
 80009ca:	f7ff ffb7 	bl	800093c <__cmpdf2>
 80009ce:	2800      	cmp	r0, #0
 80009d0:	bf48      	it	mi
 80009d2:	f110 0f00 	cmnmi.w	r0, #0
 80009d6:	bd01      	pop	{r0, pc}

080009d8 <__aeabi_dcmpeq>:
 80009d8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009dc:	f7ff fff4 	bl	80009c8 <__aeabi_cdcmpeq>
 80009e0:	bf0c      	ite	eq
 80009e2:	2001      	moveq	r0, #1
 80009e4:	2000      	movne	r0, #0
 80009e6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ea:	bf00      	nop

080009ec <__aeabi_dcmplt>:
 80009ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f0:	f7ff ffea 	bl	80009c8 <__aeabi_cdcmpeq>
 80009f4:	bf34      	ite	cc
 80009f6:	2001      	movcc	r0, #1
 80009f8:	2000      	movcs	r0, #0
 80009fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fe:	bf00      	nop

08000a00 <__aeabi_dcmple>:
 8000a00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a04:	f7ff ffe0 	bl	80009c8 <__aeabi_cdcmpeq>
 8000a08:	bf94      	ite	ls
 8000a0a:	2001      	movls	r0, #1
 8000a0c:	2000      	movhi	r0, #0
 8000a0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a12:	bf00      	nop

08000a14 <__aeabi_dcmpge>:
 8000a14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a18:	f7ff ffce 	bl	80009b8 <__aeabi_cdrcmple>
 8000a1c:	bf94      	ite	ls
 8000a1e:	2001      	movls	r0, #1
 8000a20:	2000      	movhi	r0, #0
 8000a22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a26:	bf00      	nop

08000a28 <__aeabi_dcmpgt>:
 8000a28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a2c:	f7ff ffc4 	bl	80009b8 <__aeabi_cdrcmple>
 8000a30:	bf34      	ite	cc
 8000a32:	2001      	movcc	r0, #1
 8000a34:	2000      	movcs	r0, #0
 8000a36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3a:	bf00      	nop

08000a3c <__aeabi_dcmpun>:
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	d102      	bne.n	8000a4c <__aeabi_dcmpun+0x10>
 8000a46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4a:	d10a      	bne.n	8000a62 <__aeabi_dcmpun+0x26>
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a54:	d102      	bne.n	8000a5c <__aeabi_dcmpun+0x20>
 8000a56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5a:	d102      	bne.n	8000a62 <__aeabi_dcmpun+0x26>
 8000a5c:	f04f 0000 	mov.w	r0, #0
 8000a60:	4770      	bx	lr
 8000a62:	f04f 0001 	mov.w	r0, #1
 8000a66:	4770      	bx	lr

08000a68 <__aeabi_d2iz>:
 8000a68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a70:	d215      	bcs.n	8000a9e <__aeabi_d2iz+0x36>
 8000a72:	d511      	bpl.n	8000a98 <__aeabi_d2iz+0x30>
 8000a74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a7c:	d912      	bls.n	8000aa4 <__aeabi_d2iz+0x3c>
 8000a7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a92:	bf18      	it	ne
 8000a94:	4240      	negne	r0, r0
 8000a96:	4770      	bx	lr
 8000a98:	f04f 0000 	mov.w	r0, #0
 8000a9c:	4770      	bx	lr
 8000a9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aa2:	d105      	bne.n	8000ab0 <__aeabi_d2iz+0x48>
 8000aa4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000aa8:	bf08      	it	eq
 8000aaa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_uldivmod>:
 8000ab8:	b953      	cbnz	r3, 8000ad0 <__aeabi_uldivmod+0x18>
 8000aba:	b94a      	cbnz	r2, 8000ad0 <__aeabi_uldivmod+0x18>
 8000abc:	2900      	cmp	r1, #0
 8000abe:	bf08      	it	eq
 8000ac0:	2800      	cmpeq	r0, #0
 8000ac2:	bf1c      	itt	ne
 8000ac4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ac8:	f04f 30ff 	movne.w	r0, #4294967295
 8000acc:	f000 b976 	b.w	8000dbc <__aeabi_idiv0>
 8000ad0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ad4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ad8:	f000 f806 	bl	8000ae8 <__udivmoddi4>
 8000adc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ae0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ae4:	b004      	add	sp, #16
 8000ae6:	4770      	bx	lr

08000ae8 <__udivmoddi4>:
 8000ae8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000aec:	9e08      	ldr	r6, [sp, #32]
 8000aee:	460d      	mov	r5, r1
 8000af0:	4604      	mov	r4, r0
 8000af2:	4688      	mov	r8, r1
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d14d      	bne.n	8000b94 <__udivmoddi4+0xac>
 8000af8:	428a      	cmp	r2, r1
 8000afa:	4694      	mov	ip, r2
 8000afc:	d968      	bls.n	8000bd0 <__udivmoddi4+0xe8>
 8000afe:	fab2 f282 	clz	r2, r2
 8000b02:	b152      	cbz	r2, 8000b1a <__udivmoddi4+0x32>
 8000b04:	fa01 f302 	lsl.w	r3, r1, r2
 8000b08:	f1c2 0120 	rsb	r1, r2, #32
 8000b0c:	fa20 f101 	lsr.w	r1, r0, r1
 8000b10:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b14:	ea41 0803 	orr.w	r8, r1, r3
 8000b18:	4094      	lsls	r4, r2
 8000b1a:	ea4f 411c 	mov.w	r1, ip, lsr #16
 8000b1e:	fbb8 f7f1 	udiv	r7, r8, r1
 8000b22:	fa1f fe8c 	uxth.w	lr, ip
 8000b26:	fb01 8817 	mls	r8, r1, r7, r8
 8000b2a:	fb07 f00e 	mul.w	r0, r7, lr
 8000b2e:	0c23      	lsrs	r3, r4, #16
 8000b30:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b34:	4298      	cmp	r0, r3
 8000b36:	d90a      	bls.n	8000b4e <__udivmoddi4+0x66>
 8000b38:	eb1c 0303 	adds.w	r3, ip, r3
 8000b3c:	f107 35ff 	add.w	r5, r7, #4294967295
 8000b40:	f080 811e 	bcs.w	8000d80 <__udivmoddi4+0x298>
 8000b44:	4298      	cmp	r0, r3
 8000b46:	f240 811b 	bls.w	8000d80 <__udivmoddi4+0x298>
 8000b4a:	3f02      	subs	r7, #2
 8000b4c:	4463      	add	r3, ip
 8000b4e:	1a1b      	subs	r3, r3, r0
 8000b50:	fbb3 f0f1 	udiv	r0, r3, r1
 8000b54:	fb01 3310 	mls	r3, r1, r0, r3
 8000b58:	fb00 fe0e 	mul.w	lr, r0, lr
 8000b5c:	b2a4      	uxth	r4, r4
 8000b5e:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b62:	45a6      	cmp	lr, r4
 8000b64:	d90a      	bls.n	8000b7c <__udivmoddi4+0x94>
 8000b66:	eb1c 0404 	adds.w	r4, ip, r4
 8000b6a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b6e:	f080 8109 	bcs.w	8000d84 <__udivmoddi4+0x29c>
 8000b72:	45a6      	cmp	lr, r4
 8000b74:	f240 8106 	bls.w	8000d84 <__udivmoddi4+0x29c>
 8000b78:	4464      	add	r4, ip
 8000b7a:	3802      	subs	r0, #2
 8000b7c:	2100      	movs	r1, #0
 8000b7e:	eba4 040e 	sub.w	r4, r4, lr
 8000b82:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000b86:	b11e      	cbz	r6, 8000b90 <__udivmoddi4+0xa8>
 8000b88:	2300      	movs	r3, #0
 8000b8a:	40d4      	lsrs	r4, r2
 8000b8c:	e9c6 4300 	strd	r4, r3, [r6]
 8000b90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b94:	428b      	cmp	r3, r1
 8000b96:	d908      	bls.n	8000baa <__udivmoddi4+0xc2>
 8000b98:	2e00      	cmp	r6, #0
 8000b9a:	f000 80ee 	beq.w	8000d7a <__udivmoddi4+0x292>
 8000b9e:	2100      	movs	r1, #0
 8000ba0:	e9c6 0500 	strd	r0, r5, [r6]
 8000ba4:	4608      	mov	r0, r1
 8000ba6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000baa:	fab3 f183 	clz	r1, r3
 8000bae:	2900      	cmp	r1, #0
 8000bb0:	d14a      	bne.n	8000c48 <__udivmoddi4+0x160>
 8000bb2:	42ab      	cmp	r3, r5
 8000bb4:	d302      	bcc.n	8000bbc <__udivmoddi4+0xd4>
 8000bb6:	4282      	cmp	r2, r0
 8000bb8:	f200 80fc 	bhi.w	8000db4 <__udivmoddi4+0x2cc>
 8000bbc:	1a84      	subs	r4, r0, r2
 8000bbe:	eb65 0303 	sbc.w	r3, r5, r3
 8000bc2:	2001      	movs	r0, #1
 8000bc4:	4698      	mov	r8, r3
 8000bc6:	2e00      	cmp	r6, #0
 8000bc8:	d0e2      	beq.n	8000b90 <__udivmoddi4+0xa8>
 8000bca:	e9c6 4800 	strd	r4, r8, [r6]
 8000bce:	e7df      	b.n	8000b90 <__udivmoddi4+0xa8>
 8000bd0:	b902      	cbnz	r2, 8000bd4 <__udivmoddi4+0xec>
 8000bd2:	deff      	udf	#255	; 0xff
 8000bd4:	fab2 f282 	clz	r2, r2
 8000bd8:	2a00      	cmp	r2, #0
 8000bda:	f040 8091 	bne.w	8000d00 <__udivmoddi4+0x218>
 8000bde:	eba1 000c 	sub.w	r0, r1, ip
 8000be2:	2101      	movs	r1, #1
 8000be4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000be8:	fa1f fe8c 	uxth.w	lr, ip
 8000bec:	fbb0 f3f7 	udiv	r3, r0, r7
 8000bf0:	fb07 0013 	mls	r0, r7, r3, r0
 8000bf4:	0c25      	lsrs	r5, r4, #16
 8000bf6:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000bfa:	fb0e f003 	mul.w	r0, lr, r3
 8000bfe:	42a8      	cmp	r0, r5
 8000c00:	d908      	bls.n	8000c14 <__udivmoddi4+0x12c>
 8000c02:	eb1c 0505 	adds.w	r5, ip, r5
 8000c06:	f103 38ff 	add.w	r8, r3, #4294967295
 8000c0a:	d202      	bcs.n	8000c12 <__udivmoddi4+0x12a>
 8000c0c:	42a8      	cmp	r0, r5
 8000c0e:	f200 80ce 	bhi.w	8000dae <__udivmoddi4+0x2c6>
 8000c12:	4643      	mov	r3, r8
 8000c14:	1a2d      	subs	r5, r5, r0
 8000c16:	fbb5 f0f7 	udiv	r0, r5, r7
 8000c1a:	fb07 5510 	mls	r5, r7, r0, r5
 8000c1e:	fb0e fe00 	mul.w	lr, lr, r0
 8000c22:	b2a4      	uxth	r4, r4
 8000c24:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c28:	45a6      	cmp	lr, r4
 8000c2a:	d908      	bls.n	8000c3e <__udivmoddi4+0x156>
 8000c2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000c30:	f100 35ff 	add.w	r5, r0, #4294967295
 8000c34:	d202      	bcs.n	8000c3c <__udivmoddi4+0x154>
 8000c36:	45a6      	cmp	lr, r4
 8000c38:	f200 80b6 	bhi.w	8000da8 <__udivmoddi4+0x2c0>
 8000c3c:	4628      	mov	r0, r5
 8000c3e:	eba4 040e 	sub.w	r4, r4, lr
 8000c42:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000c46:	e79e      	b.n	8000b86 <__udivmoddi4+0x9e>
 8000c48:	f1c1 0720 	rsb	r7, r1, #32
 8000c4c:	408b      	lsls	r3, r1
 8000c4e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c52:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c56:	fa25 fa07 	lsr.w	sl, r5, r7
 8000c5a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c5e:	fbba f8f9 	udiv	r8, sl, r9
 8000c62:	fa20 f307 	lsr.w	r3, r0, r7
 8000c66:	fb09 aa18 	mls	sl, r9, r8, sl
 8000c6a:	408d      	lsls	r5, r1
 8000c6c:	fa1f fe8c 	uxth.w	lr, ip
 8000c70:	431d      	orrs	r5, r3
 8000c72:	fa00 f301 	lsl.w	r3, r0, r1
 8000c76:	fb08 f00e 	mul.w	r0, r8, lr
 8000c7a:	0c2c      	lsrs	r4, r5, #16
 8000c7c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000c80:	42a0      	cmp	r0, r4
 8000c82:	fa02 f201 	lsl.w	r2, r2, r1
 8000c86:	d90b      	bls.n	8000ca0 <__udivmoddi4+0x1b8>
 8000c88:	eb1c 0404 	adds.w	r4, ip, r4
 8000c8c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000c90:	f080 8088 	bcs.w	8000da4 <__udivmoddi4+0x2bc>
 8000c94:	42a0      	cmp	r0, r4
 8000c96:	f240 8085 	bls.w	8000da4 <__udivmoddi4+0x2bc>
 8000c9a:	f1a8 0802 	sub.w	r8, r8, #2
 8000c9e:	4464      	add	r4, ip
 8000ca0:	1a24      	subs	r4, r4, r0
 8000ca2:	fbb4 f0f9 	udiv	r0, r4, r9
 8000ca6:	fb09 4410 	mls	r4, r9, r0, r4
 8000caa:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cae:	b2ad      	uxth	r5, r5
 8000cb0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000cb4:	45a6      	cmp	lr, r4
 8000cb6:	d908      	bls.n	8000cca <__udivmoddi4+0x1e2>
 8000cb8:	eb1c 0404 	adds.w	r4, ip, r4
 8000cbc:	f100 35ff 	add.w	r5, r0, #4294967295
 8000cc0:	d26c      	bcs.n	8000d9c <__udivmoddi4+0x2b4>
 8000cc2:	45a6      	cmp	lr, r4
 8000cc4:	d96a      	bls.n	8000d9c <__udivmoddi4+0x2b4>
 8000cc6:	3802      	subs	r0, #2
 8000cc8:	4464      	add	r4, ip
 8000cca:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000cce:	fba0 9502 	umull	r9, r5, r0, r2
 8000cd2:	eba4 040e 	sub.w	r4, r4, lr
 8000cd6:	42ac      	cmp	r4, r5
 8000cd8:	46c8      	mov	r8, r9
 8000cda:	46ae      	mov	lr, r5
 8000cdc:	d356      	bcc.n	8000d8c <__udivmoddi4+0x2a4>
 8000cde:	d053      	beq.n	8000d88 <__udivmoddi4+0x2a0>
 8000ce0:	2e00      	cmp	r6, #0
 8000ce2:	d069      	beq.n	8000db8 <__udivmoddi4+0x2d0>
 8000ce4:	ebb3 0208 	subs.w	r2, r3, r8
 8000ce8:	eb64 040e 	sbc.w	r4, r4, lr
 8000cec:	fa22 f301 	lsr.w	r3, r2, r1
 8000cf0:	fa04 f707 	lsl.w	r7, r4, r7
 8000cf4:	431f      	orrs	r7, r3
 8000cf6:	40cc      	lsrs	r4, r1
 8000cf8:	e9c6 7400 	strd	r7, r4, [r6]
 8000cfc:	2100      	movs	r1, #0
 8000cfe:	e747      	b.n	8000b90 <__udivmoddi4+0xa8>
 8000d00:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d04:	f1c2 0120 	rsb	r1, r2, #32
 8000d08:	fa25 f301 	lsr.w	r3, r5, r1
 8000d0c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d10:	fa20 f101 	lsr.w	r1, r0, r1
 8000d14:	4095      	lsls	r5, r2
 8000d16:	430d      	orrs	r5, r1
 8000d18:	fbb3 f1f7 	udiv	r1, r3, r7
 8000d1c:	fb07 3311 	mls	r3, r7, r1, r3
 8000d20:	fa1f fe8c 	uxth.w	lr, ip
 8000d24:	0c28      	lsrs	r0, r5, #16
 8000d26:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d2a:	fb01 f30e 	mul.w	r3, r1, lr
 8000d2e:	4283      	cmp	r3, r0
 8000d30:	fa04 f402 	lsl.w	r4, r4, r2
 8000d34:	d908      	bls.n	8000d48 <__udivmoddi4+0x260>
 8000d36:	eb1c 0000 	adds.w	r0, ip, r0
 8000d3a:	f101 38ff 	add.w	r8, r1, #4294967295
 8000d3e:	d22f      	bcs.n	8000da0 <__udivmoddi4+0x2b8>
 8000d40:	4283      	cmp	r3, r0
 8000d42:	d92d      	bls.n	8000da0 <__udivmoddi4+0x2b8>
 8000d44:	3902      	subs	r1, #2
 8000d46:	4460      	add	r0, ip
 8000d48:	1ac0      	subs	r0, r0, r3
 8000d4a:	fbb0 f3f7 	udiv	r3, r0, r7
 8000d4e:	fb07 0013 	mls	r0, r7, r3, r0
 8000d52:	b2ad      	uxth	r5, r5
 8000d54:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000d58:	fb03 f00e 	mul.w	r0, r3, lr
 8000d5c:	42a8      	cmp	r0, r5
 8000d5e:	d908      	bls.n	8000d72 <__udivmoddi4+0x28a>
 8000d60:	eb1c 0505 	adds.w	r5, ip, r5
 8000d64:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d68:	d216      	bcs.n	8000d98 <__udivmoddi4+0x2b0>
 8000d6a:	42a8      	cmp	r0, r5
 8000d6c:	d914      	bls.n	8000d98 <__udivmoddi4+0x2b0>
 8000d6e:	3b02      	subs	r3, #2
 8000d70:	4465      	add	r5, ip
 8000d72:	1a28      	subs	r0, r5, r0
 8000d74:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000d78:	e738      	b.n	8000bec <__udivmoddi4+0x104>
 8000d7a:	4631      	mov	r1, r6
 8000d7c:	4630      	mov	r0, r6
 8000d7e:	e707      	b.n	8000b90 <__udivmoddi4+0xa8>
 8000d80:	462f      	mov	r7, r5
 8000d82:	e6e4      	b.n	8000b4e <__udivmoddi4+0x66>
 8000d84:	4618      	mov	r0, r3
 8000d86:	e6f9      	b.n	8000b7c <__udivmoddi4+0x94>
 8000d88:	454b      	cmp	r3, r9
 8000d8a:	d2a9      	bcs.n	8000ce0 <__udivmoddi4+0x1f8>
 8000d8c:	ebb9 0802 	subs.w	r8, r9, r2
 8000d90:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000d94:	3801      	subs	r0, #1
 8000d96:	e7a3      	b.n	8000ce0 <__udivmoddi4+0x1f8>
 8000d98:	4643      	mov	r3, r8
 8000d9a:	e7ea      	b.n	8000d72 <__udivmoddi4+0x28a>
 8000d9c:	4628      	mov	r0, r5
 8000d9e:	e794      	b.n	8000cca <__udivmoddi4+0x1e2>
 8000da0:	4641      	mov	r1, r8
 8000da2:	e7d1      	b.n	8000d48 <__udivmoddi4+0x260>
 8000da4:	46d0      	mov	r8, sl
 8000da6:	e77b      	b.n	8000ca0 <__udivmoddi4+0x1b8>
 8000da8:	4464      	add	r4, ip
 8000daa:	3802      	subs	r0, #2
 8000dac:	e747      	b.n	8000c3e <__udivmoddi4+0x156>
 8000dae:	3b02      	subs	r3, #2
 8000db0:	4465      	add	r5, ip
 8000db2:	e72f      	b.n	8000c14 <__udivmoddi4+0x12c>
 8000db4:	4608      	mov	r0, r1
 8000db6:	e706      	b.n	8000bc6 <__udivmoddi4+0xde>
 8000db8:	4631      	mov	r1, r6
 8000dba:	e6e9      	b.n	8000b90 <__udivmoddi4+0xa8>

08000dbc <__aeabi_idiv0>:
 8000dbc:	4770      	bx	lr
 8000dbe:	bf00      	nop

08000dc0 <Ringbuf_init>:

void store_char(unsigned char c, ring_buffer *buffer);


void Ringbuf_init(void)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	af00      	add	r7, sp, #0
  _rx_buffer = &rx_buffer;
 8000dc4:	4b0c      	ldr	r3, [pc, #48]	; (8000df8 <Ringbuf_init+0x38>)
 8000dc6:	4a0d      	ldr	r2, [pc, #52]	; (8000dfc <Ringbuf_init+0x3c>)
 8000dc8:	601a      	str	r2, [r3, #0]
  _tx_buffer = &tx_buffer;
 8000dca:	4b0d      	ldr	r3, [pc, #52]	; (8000e00 <Ringbuf_init+0x40>)
 8000dcc:	4a0d      	ldr	r2, [pc, #52]	; (8000e04 <Ringbuf_init+0x44>)
 8000dce:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(uart, UART_IT_ERR);
 8000dd0:	4b0d      	ldr	r3, [pc, #52]	; (8000e08 <Ringbuf_init+0x48>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	695a      	ldr	r2, [r3, #20]
 8000dd6:	4b0c      	ldr	r3, [pc, #48]	; (8000e08 <Ringbuf_init+0x48>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	f042 0201 	orr.w	r2, r2, #1
 8000dde:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(uart, UART_IT_RXNE);
 8000de0:	4b09      	ldr	r3, [pc, #36]	; (8000e08 <Ringbuf_init+0x48>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	68da      	ldr	r2, [r3, #12]
 8000de6:	4b08      	ldr	r3, [pc, #32]	; (8000e08 <Ringbuf_init+0x48>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	f042 0220 	orr.w	r2, r2, #32
 8000dee:	60da      	str	r2, [r3, #12]
}
 8000df0:	bf00      	nop
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bc80      	pop	{r7}
 8000df6:	4770      	bx	lr
 8000df8:	20000210 	.word	0x20000210
 8000dfc:	200001f8 	.word	0x200001f8
 8000e00:	20000214 	.word	0x20000214
 8000e04:	20000204 	.word	0x20000204
 8000e08:	20000258 	.word	0x20000258

08000e0c <store_char>:

void store_char(unsigned char c, ring_buffer *buffer)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b085      	sub	sp, #20
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	4603      	mov	r3, r0
 8000e14:	6039      	str	r1, [r7, #0]
 8000e16:	71fb      	strb	r3, [r7, #7]
  int i = (unsigned int)(buffer->head + 1) % UART_BUFFER_SIZE;
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	685b      	ldr	r3, [r3, #4]
 8000e1c:	3301      	adds	r3, #1
 8000e1e:	f003 0301 	and.w	r3, r3, #1
 8000e22:	60fb      	str	r3, [r7, #12]

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if(i != buffer->tail) {
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	689a      	ldr	r2, [r3, #8]
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	429a      	cmp	r2, r3
 8000e2c:	d007      	beq.n	8000e3e <store_char+0x32>
    buffer->buffer[buffer->head] = c;
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	685b      	ldr	r3, [r3, #4]
 8000e32:	683a      	ldr	r2, [r7, #0]
 8000e34:	79f9      	ldrb	r1, [r7, #7]
 8000e36:	54d1      	strb	r1, [r2, r3]
    buffer->head = i;
 8000e38:	68fa      	ldr	r2, [r7, #12]
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	605a      	str	r2, [r3, #4]
  }
}
 8000e3e:	bf00      	nop
 8000e40:	3714      	adds	r7, #20
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bc80      	pop	{r7}
 8000e46:	4770      	bx	lr

08000e48 <Uart_read>:
	if (so_far == stringlength) return 1;
	else return -1;
}

int Uart_read(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	b083      	sub	sp, #12
 8000e4c:	af00      	add	r7, sp, #0
  // if the head isn't ahead of the tail, we don't have any characters
  if(_rx_buffer->head == _rx_buffer->tail)
 8000e4e:	4b10      	ldr	r3, [pc, #64]	; (8000e90 <Uart_read+0x48>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	685a      	ldr	r2, [r3, #4]
 8000e54:	4b0e      	ldr	r3, [pc, #56]	; (8000e90 <Uart_read+0x48>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	689b      	ldr	r3, [r3, #8]
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	d102      	bne.n	8000e64 <Uart_read+0x1c>
  {
    return -1;
 8000e5e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e62:	e010      	b.n	8000e86 <Uart_read+0x3e>
  }
  else
  {
    unsigned char c = _rx_buffer->buffer[_rx_buffer->tail];
 8000e64:	4b0a      	ldr	r3, [pc, #40]	; (8000e90 <Uart_read+0x48>)
 8000e66:	681a      	ldr	r2, [r3, #0]
 8000e68:	4b09      	ldr	r3, [pc, #36]	; (8000e90 <Uart_read+0x48>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	689b      	ldr	r3, [r3, #8]
 8000e6e:	5cd3      	ldrb	r3, [r2, r3]
 8000e70:	71fb      	strb	r3, [r7, #7]
    _rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;
 8000e72:	4b07      	ldr	r3, [pc, #28]	; (8000e90 <Uart_read+0x48>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	689b      	ldr	r3, [r3, #8]
 8000e78:	1c5a      	adds	r2, r3, #1
 8000e7a:	4b05      	ldr	r3, [pc, #20]	; (8000e90 <Uart_read+0x48>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	f002 0201 	and.w	r2, r2, #1
 8000e82:	609a      	str	r2, [r3, #8]
    return c;
 8000e84:	79fb      	ldrb	r3, [r7, #7]
  }
}
 8000e86:	4618      	mov	r0, r3
 8000e88:	370c      	adds	r7, #12
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bc80      	pop	{r7}
 8000e8e:	4770      	bx	lr
 8000e90:	20000210 	.word	0x20000210

08000e94 <Uart_write>:

void Uart_write(int c)
{
 8000e94:	b480      	push	{r7}
 8000e96:	b085      	sub	sp, #20
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
	if (c>=0)
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	db21      	blt.n	8000ee6 <Uart_write+0x52>
	{
		int i = (_tx_buffer->head + 1) % UART_BUFFER_SIZE;
 8000ea2:	4b13      	ldr	r3, [pc, #76]	; (8000ef0 <Uart_write+0x5c>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	685b      	ldr	r3, [r3, #4]
 8000ea8:	3301      	adds	r3, #1
 8000eaa:	f003 0301 	and.w	r3, r3, #1
 8000eae:	60fb      	str	r3, [r7, #12]

		// If the output buffer is full, there's nothing for it other than to
		// wait for the interrupt handler to empty it a bit
		// ???: return 0 here instead?
		while (i == _tx_buffer->tail);
 8000eb0:	bf00      	nop
 8000eb2:	4b0f      	ldr	r3, [pc, #60]	; (8000ef0 <Uart_write+0x5c>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	689a      	ldr	r2, [r3, #8]
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	429a      	cmp	r2, r3
 8000ebc:	d0f9      	beq.n	8000eb2 <Uart_write+0x1e>

		_tx_buffer->buffer[_tx_buffer->head] = (uint8_t)c;
 8000ebe:	4b0c      	ldr	r3, [pc, #48]	; (8000ef0 <Uart_write+0x5c>)
 8000ec0:	681a      	ldr	r2, [r3, #0]
 8000ec2:	4b0b      	ldr	r3, [pc, #44]	; (8000ef0 <Uart_write+0x5c>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	685b      	ldr	r3, [r3, #4]
 8000ec8:	6879      	ldr	r1, [r7, #4]
 8000eca:	b2c9      	uxtb	r1, r1
 8000ecc:	54d1      	strb	r1, [r2, r3]
		_tx_buffer->head = i;
 8000ece:	4b08      	ldr	r3, [pc, #32]	; (8000ef0 <Uart_write+0x5c>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	68fa      	ldr	r2, [r7, #12]
 8000ed4:	605a      	str	r2, [r3, #4]

		__HAL_UART_ENABLE_IT(uart, UART_IT_TXE); // Enable UART transmission interrupt
 8000ed6:	4b07      	ldr	r3, [pc, #28]	; (8000ef4 <Uart_write+0x60>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	68da      	ldr	r2, [r3, #12]
 8000edc:	4b05      	ldr	r3, [pc, #20]	; (8000ef4 <Uart_write+0x60>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000ee4:	60da      	str	r2, [r3, #12]
	}
}
 8000ee6:	bf00      	nop
 8000ee8:	3714      	adds	r7, #20
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bc80      	pop	{r7}
 8000eee:	4770      	bx	lr
 8000ef0:	20000214 	.word	0x20000214
 8000ef4:	20000258 	.word	0x20000258

08000ef8 <IsDataAvailable>:

int IsDataAvailable(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
  return (uint16_t)(UART_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % UART_BUFFER_SIZE;
 8000efc:	4b08      	ldr	r3, [pc, #32]	; (8000f20 <IsDataAvailable+0x28>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	685b      	ldr	r3, [r3, #4]
 8000f02:	b29a      	uxth	r2, r3
 8000f04:	4b06      	ldr	r3, [pc, #24]	; (8000f20 <IsDataAvailable+0x28>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	689b      	ldr	r3, [r3, #8]
 8000f0a:	b29b      	uxth	r3, r3
 8000f0c:	1ad3      	subs	r3, r2, r3
 8000f0e:	b29b      	uxth	r3, r3
 8000f10:	3302      	adds	r3, #2
 8000f12:	b29b      	uxth	r3, r3
 8000f14:	f003 0301 	and.w	r3, r3, #1
}
 8000f18:	4618      	mov	r0, r3
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bc80      	pop	{r7}
 8000f1e:	4770      	bx	lr
 8000f20:	20000210 	.word	0x20000210

08000f24 <Uart_flush>:
		indx++;
	}
}

void Uart_flush (void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	af00      	add	r7, sp, #0
	memset(_rx_buffer->buffer,'\0', UART_BUFFER_SIZE);
 8000f28:	4b06      	ldr	r3, [pc, #24]	; (8000f44 <Uart_flush+0x20>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	2202      	movs	r2, #2
 8000f2e:	2100      	movs	r1, #0
 8000f30:	4618      	mov	r0, r3
 8000f32:	f002 ffc7 	bl	8003ec4 <memset>
	_rx_buffer->head = 0;
 8000f36:	4b03      	ldr	r3, [pc, #12]	; (8000f44 <Uart_flush+0x20>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	605a      	str	r2, [r3, #4]
}
 8000f3e:	bf00      	nop
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	20000210 	.word	0x20000210

08000f48 <Uart_isr>:




void Uart_isr (UART_HandleTypeDef *huart)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b086      	sub	sp, #24
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
	  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	617b      	str	r3, [r7, #20]
	  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	68db      	ldr	r3, [r3, #12]
 8000f5e:	613b      	str	r3, [r7, #16]

    /* if DR is not empty and the Rx Int is enabled */
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	f003 0320 	and.w	r3, r3, #32
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d013      	beq.n	8000f92 <Uart_isr+0x4a>
 8000f6a:	693b      	ldr	r3, [r7, #16]
 8000f6c:	f003 0320 	and.w	r3, r3, #32
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d00e      	beq.n	8000f92 <Uart_isr+0x4a>
    	    	      * @note   TC flag can be also cleared by software sequence: a read operation to
    	    	      *          USART_SR register followed by a write operation to USART_DR register.
    	    	      * @note   TXE flag is cleared only by a write to the USART_DR register.

    	 *********************/
		huart->Instance->SR;                       /* Read status register */
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	681b      	ldr	r3, [r3, #0]
        unsigned char c = huart->Instance->DR;     /* Read data register */
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	685b      	ldr	r3, [r3, #4]
 8000f80:	73fb      	strb	r3, [r7, #15]
        store_char (c, _rx_buffer);  // store data in buffer
 8000f82:	4b1c      	ldr	r3, [pc, #112]	; (8000ff4 <Uart_isr+0xac>)
 8000f84:	681a      	ldr	r2, [r3, #0]
 8000f86:	7bfb      	ldrb	r3, [r7, #15]
 8000f88:	4611      	mov	r1, r2
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f7ff ff3e 	bl	8000e0c <store_char>
        return;
 8000f90:	e02c      	b.n	8000fec <Uart_isr+0xa4>
    }

    /*If interrupt is caused due to Transmit Data Register Empty */
    if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8000f92:	697b      	ldr	r3, [r7, #20]
 8000f94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d027      	beq.n	8000fec <Uart_isr+0xa4>
 8000f9c:	693b      	ldr	r3, [r7, #16]
 8000f9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d022      	beq.n	8000fec <Uart_isr+0xa4>
    {
    	if(tx_buffer.head == tx_buffer.tail)
 8000fa6:	4b14      	ldr	r3, [pc, #80]	; (8000ff8 <Uart_isr+0xb0>)
 8000fa8:	685a      	ldr	r2, [r3, #4]
 8000faa:	4b13      	ldr	r3, [pc, #76]	; (8000ff8 <Uart_isr+0xb0>)
 8000fac:	689b      	ldr	r3, [r3, #8]
 8000fae:	429a      	cmp	r2, r3
 8000fb0:	d108      	bne.n	8000fc4 <Uart_isr+0x7c>
    	    {
    	      // Buffer empty, so disable interrupts
    	      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	68da      	ldr	r2, [r3, #12]
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000fc0:	60da      	str	r2, [r3, #12]

    	      huart->Instance->SR;
    	      huart->Instance->DR = c;

    	    }
    	return;
 8000fc2:	e012      	b.n	8000fea <Uart_isr+0xa2>
    	      unsigned char c = tx_buffer.buffer[tx_buffer.tail];
 8000fc4:	4b0c      	ldr	r3, [pc, #48]	; (8000ff8 <Uart_isr+0xb0>)
 8000fc6:	689b      	ldr	r3, [r3, #8]
 8000fc8:	4a0b      	ldr	r2, [pc, #44]	; (8000ff8 <Uart_isr+0xb0>)
 8000fca:	5cd3      	ldrb	r3, [r2, r3]
 8000fcc:	73bb      	strb	r3, [r7, #14]
    	      tx_buffer.tail = (tx_buffer.tail + 1) % UART_BUFFER_SIZE;
 8000fce:	4b0a      	ldr	r3, [pc, #40]	; (8000ff8 <Uart_isr+0xb0>)
 8000fd0:	689b      	ldr	r3, [r3, #8]
 8000fd2:	3301      	adds	r3, #1
 8000fd4:	f003 0301 	and.w	r3, r3, #1
 8000fd8:	4a07      	ldr	r2, [pc, #28]	; (8000ff8 <Uart_isr+0xb0>)
 8000fda:	6093      	str	r3, [r2, #8]
    	      huart->Instance->SR;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	681b      	ldr	r3, [r3, #0]
    	      huart->Instance->DR = c;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	7bba      	ldrb	r2, [r7, #14]
 8000fe8:	605a      	str	r2, [r3, #4]
    	return;
 8000fea:	bf00      	nop
    }
}
 8000fec:	3718      	adds	r7, #24
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	20000210 	.word	0x20000210
 8000ff8:	20000204 	.word	0x20000204

08000ffc <data_from_iot>:
void motor_drive_stop(void);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int data_from_iot(void) {
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0
	/*
	 * First checking IOT data is available if its available, read from UART 1 and store data variable
	 * and Validating data is 1 return 1 to main function
	 */
	if (IsDataAvailable()) {
 8001000:	f7ff ff7a 	bl	8000ef8 <IsDataAvailable>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d01b      	beq.n	8001042 <data_from_iot+0x46>
		data = Uart_read();
 800100a:	f7ff ff1d 	bl	8000e48 <Uart_read>
 800100e:	4603      	mov	r3, r0
 8001010:	b2da      	uxtb	r2, r3
 8001012:	4b0d      	ldr	r3, [pc, #52]	; (8001048 <data_from_iot+0x4c>)
 8001014:	701a      	strb	r2, [r3, #0]

		if (data == '1') {
 8001016:	4b0c      	ldr	r3, [pc, #48]	; (8001048 <data_from_iot+0x4c>)
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	2b31      	cmp	r3, #49	; 0x31
 800101c:	d109      	bne.n	8001032 <data_from_iot+0x36>
			Uart_flush();
 800101e:	f7ff ff81 	bl	8000f24 <Uart_flush>
			HAL_UART_Transmit(&huart2, "SUcces\r\n", strlen("Succes\r\n"), 100);
 8001022:	2364      	movs	r3, #100	; 0x64
 8001024:	2208      	movs	r2, #8
 8001026:	4909      	ldr	r1, [pc, #36]	; (800104c <data_from_iot+0x50>)
 8001028:	4809      	ldr	r0, [pc, #36]	; (8001050 <data_from_iot+0x54>)
 800102a:	f002 fa40 	bl	80034ae <HAL_UART_Transmit>
			return 1;
 800102e:	2301      	movs	r3, #1
 8001030:	e007      	b.n	8001042 <data_from_iot+0x46>
		}
		/*
		 * If data is not match 1 return 0
		 */else {
			HAL_UART_Transmit(&huart2, "failure\r\n", strlen("failure\r\n"),
 8001032:	2364      	movs	r3, #100	; 0x64
 8001034:	2209      	movs	r2, #9
 8001036:	4907      	ldr	r1, [pc, #28]	; (8001054 <data_from_iot+0x58>)
 8001038:	4805      	ldr	r0, [pc, #20]	; (8001050 <data_from_iot+0x54>)
 800103a:	f002 fa38 	bl	80034ae <HAL_UART_Transmit>
					100);

			return 0;
 800103e:	2300      	movs	r3, #0
 8001040:	e7ff      	b.n	8001042 <data_from_iot+0x46>
		}

	}

}
 8001042:	4618      	mov	r0, r3
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	20000324 	.word	0x20000324
 800104c:	08006ca0 	.word	0x08006ca0
 8001050:	2000029c 	.word	0x2000029c
 8001054:	08006cac 	.word	0x08006cac

08001058 <motor_drive_clockwise>:

void motor_drive_clockwise(void) {
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
	/*
	 * I start motor clockwise to reach Default state condition
	 * Motor Input 1- SET
	 * Motor Input 2- Reset
	 */
	HAL_UART_Transmit(&huart2, "clock enter\r\n", strlen("clock enter\r\n"),
 800105c:	2364      	movs	r3, #100	; 0x64
 800105e:	220d      	movs	r2, #13
 8001060:	4907      	ldr	r1, [pc, #28]	; (8001080 <motor_drive_clockwise+0x28>)
 8001062:	4808      	ldr	r0, [pc, #32]	; (8001084 <motor_drive_clockwise+0x2c>)
 8001064:	f002 fa23 	bl	80034ae <HAL_UART_Transmit>
			100);
	HAL_GPIO_WritePin(GPIOC, MOTOR2_IN1_Pin, GPIO_PIN_SET);
 8001068:	2201      	movs	r2, #1
 800106a:	2104      	movs	r1, #4
 800106c:	4806      	ldr	r0, [pc, #24]	; (8001088 <motor_drive_clockwise+0x30>)
 800106e:	f001 f93c 	bl	80022ea <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, MOTOR2_IN2_Pin, GPIO_PIN_RESET);
 8001072:	2200      	movs	r2, #0
 8001074:	2102      	movs	r1, #2
 8001076:	4804      	ldr	r0, [pc, #16]	; (8001088 <motor_drive_clockwise+0x30>)
 8001078:	f001 f937 	bl	80022ea <HAL_GPIO_WritePin>

}
 800107c:	bf00      	nop
 800107e:	bd80      	pop	{r7, pc}
 8001080:	08006cb8 	.word	0x08006cb8
 8001084:	2000029c 	.word	0x2000029c
 8001088:	40020800 	.word	0x40020800

0800108c <motor_drive_anticlockwise>:
void motor_drive_anticlockwise(void) {
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
	/*
		 * I start motor counter clockwise to reach 90 degree state condition
		 * Motor Input 1- Reset
		 * Motor Input 2- Set
		 */
	HAL_UART_Transmit(&huart2, "motor enter\r\n", strlen("motor enter\r\n"),
 8001090:	2364      	movs	r3, #100	; 0x64
 8001092:	220d      	movs	r2, #13
 8001094:	4907      	ldr	r1, [pc, #28]	; (80010b4 <motor_drive_anticlockwise+0x28>)
 8001096:	4808      	ldr	r0, [pc, #32]	; (80010b8 <motor_drive_anticlockwise+0x2c>)
 8001098:	f002 fa09 	bl	80034ae <HAL_UART_Transmit>
			100);
	HAL_GPIO_WritePin(GPIOC, MOTOR2_IN1_Pin, GPIO_PIN_RESET);
 800109c:	2200      	movs	r2, #0
 800109e:	2104      	movs	r1, #4
 80010a0:	4806      	ldr	r0, [pc, #24]	; (80010bc <motor_drive_anticlockwise+0x30>)
 80010a2:	f001 f922 	bl	80022ea <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, MOTOR2_IN2_Pin, GPIO_PIN_SET);
 80010a6:	2201      	movs	r2, #1
 80010a8:	2102      	movs	r1, #2
 80010aa:	4804      	ldr	r0, [pc, #16]	; (80010bc <motor_drive_anticlockwise+0x30>)
 80010ac:	f001 f91d 	bl	80022ea <HAL_GPIO_WritePin>

}
 80010b0:	bf00      	nop
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	08006cc8 	.word	0x08006cc8
 80010b8:	2000029c 	.word	0x2000029c
 80010bc:	40020800 	.word	0x40020800

080010c0 <motor_drive_stop>:
void motor_drive_stop(void) {
 80010c0:	b580      	push	{r7, lr}
 80010c2:	af00      	add	r7, sp, #0
	/*
		 * Once Motor Reach 90 degree turn off motor and Motor reach default state Turn off motor
		 * Motor Input 1- Reset
		 * Motor Input 2- Reset
		 */
	HAL_UART_Transmit(&huart2, "motor stop\r\n", strlen("motor stop\r\n"), 100);
 80010c4:	2364      	movs	r3, #100	; 0x64
 80010c6:	220c      	movs	r2, #12
 80010c8:	4907      	ldr	r1, [pc, #28]	; (80010e8 <motor_drive_stop+0x28>)
 80010ca:	4808      	ldr	r0, [pc, #32]	; (80010ec <motor_drive_stop+0x2c>)
 80010cc:	f002 f9ef 	bl	80034ae <HAL_UART_Transmit>
	HAL_GPIO_WritePin(GPIOC, MOTOR2_IN1_Pin, GPIO_PIN_RESET);
 80010d0:	2200      	movs	r2, #0
 80010d2:	2104      	movs	r1, #4
 80010d4:	4806      	ldr	r0, [pc, #24]	; (80010f0 <motor_drive_stop+0x30>)
 80010d6:	f001 f908 	bl	80022ea <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, MOTOR2_IN2_Pin, GPIO_PIN_RESET);
 80010da:	2200      	movs	r2, #0
 80010dc:	2102      	movs	r1, #2
 80010de:	4804      	ldr	r0, [pc, #16]	; (80010f0 <motor_drive_stop+0x30>)
 80010e0:	f001 f903 	bl	80022ea <HAL_GPIO_WritePin>

}
 80010e4:	bf00      	nop
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	08006cd8 	.word	0x08006cd8
 80010ec:	2000029c 	.word	0x2000029c
 80010f0:	40020800 	.word	0x40020800

080010f4 <timer_start>:
void timer_start(void) {
 80010f4:	b580      	push	{r7, lr}
 80010f6:	af00      	add	r7, sp, #0
 /*
  *  Once Motor Reach 90 degree angle position To turn on the Timer 10 Second
  *  and Turn On the Buzzer
  */
	HAL_UART_Transmit(&huart2, "time enter\r\n", strlen("time enter\r\n"), 100);
 80010f8:	2364      	movs	r3, #100	; 0x64
 80010fa:	220c      	movs	r2, #12
 80010fc:	4906      	ldr	r1, [pc, #24]	; (8001118 <timer_start+0x24>)
 80010fe:	4807      	ldr	r0, [pc, #28]	; (800111c <timer_start+0x28>)
 8001100:	f002 f9d5 	bl	80034ae <HAL_UART_Transmit>

	Buzzer();
 8001104:	f000 f810 	bl	8001128 <Buzzer>
	HAL_TIM_Base_Start_IT(&htim6);
 8001108:	4805      	ldr	r0, [pc, #20]	; (8001120 <timer_start+0x2c>)
 800110a:	f001 ff3d 	bl	8002f88 <HAL_TIM_Base_Start_IT>

	time_flag = 1; // Set Timer flag to indicate the timer on call laser detect function in superloop
 800110e:	4b05      	ldr	r3, [pc, #20]	; (8001124 <timer_start+0x30>)
 8001110:	2201      	movs	r2, #1
 8001112:	601a      	str	r2, [r3, #0]

}
 8001114:	bf00      	nop
 8001116:	bd80      	pop	{r7, pc}
 8001118:	08006ce8 	.word	0x08006ce8
 800111c:	2000029c 	.word	0x2000029c
 8001120:	20000218 	.word	0x20000218
 8001124:	2000035c 	.word	0x2000035c

08001128 <Buzzer>:
void Buzzer(void) {
 8001128:	b580      	push	{r7, lr}
 800112a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, 1);
 800112c:	2201      	movs	r2, #1
 800112e:	2110      	movs	r1, #16
 8001130:	4806      	ldr	r0, [pc, #24]	; (800114c <Buzzer+0x24>)
 8001132:	f001 f8da 	bl	80022ea <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 8001136:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800113a:	f000 fd81 	bl	8001c40 <HAL_Delay>
	HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, 0);
 800113e:	2200      	movs	r2, #0
 8001140:	2110      	movs	r1, #16
 8001142:	4802      	ldr	r0, [pc, #8]	; (800114c <Buzzer+0x24>)
 8001144:	f001 f8d1 	bl	80022ea <HAL_GPIO_WritePin>
}
 8001148:	bf00      	nop
 800114a:	bd80      	pop	{r7, pc}
 800114c:	40020400 	.word	0x40020400

08001150 <laser_detect>:

void laser_detect(void) {
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
/*
 *  It's Keep on detecting laser if it is detected TO turn on the clock wise motor then turn off the motor
 *  and Buzzer On
 */
	if (HAL_GPIO_ReadPin(LASER_GPIO_Port, LASER_Pin) == 1) {
 8001154:	2110      	movs	r1, #16
 8001156:	480f      	ldr	r0, [pc, #60]	; (8001194 <laser_detect+0x44>)
 8001158:	f001 f8b0 	bl	80022bc <HAL_GPIO_ReadPin>
 800115c:	4603      	mov	r3, r0
 800115e:	2b01      	cmp	r3, #1
 8001160:	d115      	bne.n	800118e <laser_detect+0x3e>
		HAL_UART_Transmit(&huart2, "laser enter\r\n", strlen("laser enter\r\n"),
 8001162:	2364      	movs	r3, #100	; 0x64
 8001164:	220d      	movs	r2, #13
 8001166:	490c      	ldr	r1, [pc, #48]	; (8001198 <laser_detect+0x48>)
 8001168:	480c      	ldr	r0, [pc, #48]	; (800119c <laser_detect+0x4c>)
 800116a:	f002 f9a0 	bl	80034ae <HAL_UART_Transmit>
				100);

		HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, 0);
 800116e:	2200      	movs	r2, #0
 8001170:	2110      	movs	r1, #16
 8001172:	480b      	ldr	r0, [pc, #44]	; (80011a0 <laser_detect+0x50>)
 8001174:	f001 f8b9 	bl	80022ea <HAL_GPIO_WritePin>
		Uart_write(2);
 8001178:	2002      	movs	r0, #2
 800117a:	f7ff fe8b 	bl	8000e94 <Uart_write>
		motor_drive_clockwise();
 800117e:	f7ff ff6b 	bl	8001058 <motor_drive_clockwise>
		time_flag = 0; // Reset timer flag for another time will execute this function
 8001182:	4b08      	ldr	r3, [pc, #32]	; (80011a4 <laser_detect+0x54>)
 8001184:	2200      	movs	r2, #0
 8001186:	601a      	str	r2, [r3, #0]
        sw1_flag=1;// Increment sw flag to turn on switch sw2
 8001188:	4b07      	ldr	r3, [pc, #28]	; (80011a8 <laser_detect+0x58>)
 800118a:	2201      	movs	r2, #1
 800118c:	701a      	strb	r2, [r3, #0]

	}

}
 800118e:	bf00      	nop
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	40020800 	.word	0x40020800
 8001198:	08006cf8 	.word	0x08006cf8
 800119c:	2000029c 	.word	0x2000029c
 80011a0:	40020400 	.word	0x40020400
 80011a4:	2000035c 	.word	0x2000035c
 80011a8:	20000360 	.word	0x20000360

080011ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011b0:	f000 fcd7 	bl	8001b62 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011b4:	f000 f8a6 	bl	8001304 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011b8:	f000 f99e 	bl	80014f8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80011bc:	f000 f948 	bl	8001450 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 80011c0:	f000 f8e6 	bl	8001390 <MX_TIM6_Init>
  MX_USART1_UART_Init();
 80011c4:	f000 f91a 	bl	80013fc <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 80011c8:	f000 f96c 	bl	80014a4 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  Ringbuf_init ();
 80011cc:	f7ff fdf8 	bl	8000dc0 <Ringbuf_init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	if (iot_flag == 0) {       // I set Iot flag if it is 0 then entering to Data from iot
 80011d0:	4b41      	ldr	r3, [pc, #260]	; (80012d8 <main+0x12c>)
 80011d2:	781b      	ldrb	r3, [r3, #0]
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d107      	bne.n	80011e8 <main+0x3c>
			if (data_from_iot())// Data from iot function return 1 then set the iot flag
 80011d8:	f7ff ff10 	bl	8000ffc <data_from_iot>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d002      	beq.n	80011e8 <main+0x3c>
				iot_flag = 1;
 80011e2:	4b3d      	ldr	r3, [pc, #244]	; (80012d8 <main+0x12c>)
 80011e4:	2201      	movs	r2, #1
 80011e6:	701a      	strb	r2, [r3, #0]
		}
		if (iot_flag) { // Iot flag is 1 entering to this function
 80011e8:	4b3b      	ldr	r3, [pc, #236]	; (80012d8 <main+0x12c>)
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d0ef      	beq.n	80011d0 <main+0x24>

			/*
			 * Bottom Switch- Initially switch will be High state, sw flag 0 and then entering to this condition
			 * To turn on the anticlockwise motor and increment the sw flag to execute sw2 condition
			 */
			if (HAL_GPIO_ReadPin(SW1_GPIO_Port, SW1_Pin) == 1 && sw1_flag == 0)
 80011f0:	2140      	movs	r1, #64	; 0x40
 80011f2:	483a      	ldr	r0, [pc, #232]	; (80012dc <main+0x130>)
 80011f4:	f001 f862 	bl	80022bc <HAL_GPIO_ReadPin>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b01      	cmp	r3, #1
 80011fc:	d111      	bne.n	8001222 <main+0x76>
 80011fe:	4b38      	ldr	r3, [pc, #224]	; (80012e0 <main+0x134>)
 8001200:	781b      	ldrb	r3, [r3, #0]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d10d      	bne.n	8001222 <main+0x76>

			{
				sw1_flag=2;
 8001206:	4b36      	ldr	r3, [pc, #216]	; (80012e0 <main+0x134>)
 8001208:	2202      	movs	r2, #2
 800120a:	701a      	strb	r2, [r3, #0]
				HAL_UART_Transmit(&huart2, "anticlockwise motor start\r\n",
 800120c:	2364      	movs	r3, #100	; 0x64
 800120e:	221b      	movs	r2, #27
 8001210:	4934      	ldr	r1, [pc, #208]	; (80012e4 <main+0x138>)
 8001212:	4835      	ldr	r0, [pc, #212]	; (80012e8 <main+0x13c>)
 8001214:	f002 f94b 	bl	80034ae <HAL_UART_Transmit>
						strlen("anticlockwise motor start\r\n"), 100);
				motor_drive_anticlockwise();
 8001218:	f7ff ff38 	bl	800108c <motor_drive_anticlockwise>
				Uart_write(0);
 800121c:	2000      	movs	r0, #0
 800121e:	f7ff fe39 	bl	8000e94 <Uart_write>
           /*
            *  Now motor is running to reach 90 degree, Once Switch 2 is High and sw flag is 1 to turn off the motor
            *  And increment the sw flag  timer interrupt function. whether timer is working around 10 sec
            *  To turn on the clock wise motor
            */
			if (HAL_GPIO_ReadPin(SW2_GPIO_Port, SW2_Pin) == 1 && sw2_flag == 0)
 8001222:	2140      	movs	r1, #64	; 0x40
 8001224:	4831      	ldr	r0, [pc, #196]	; (80012ec <main+0x140>)
 8001226:	f001 f849 	bl	80022bc <HAL_GPIO_ReadPin>
 800122a:	4603      	mov	r3, r0
 800122c:	2b01      	cmp	r3, #1
 800122e:	d114      	bne.n	800125a <main+0xae>
 8001230:	4b2f      	ldr	r3, [pc, #188]	; (80012f0 <main+0x144>)
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d110      	bne.n	800125a <main+0xae>

			{
				sw2_flag=1;
 8001238:	4b2d      	ldr	r3, [pc, #180]	; (80012f0 <main+0x144>)
 800123a:	2201      	movs	r2, #1
 800123c:	701a      	strb	r2, [r3, #0]
				HAL_UART_Transmit(&huart2, "motor stop\r\n",
 800123e:	2364      	movs	r3, #100	; 0x64
 8001240:	220c      	movs	r2, #12
 8001242:	492c      	ldr	r1, [pc, #176]	; (80012f4 <main+0x148>)
 8001244:	4828      	ldr	r0, [pc, #160]	; (80012e8 <main+0x13c>)
 8001246:	f002 f932 	bl	80034ae <HAL_UART_Transmit>
						strlen("motor stop\r\n"), 100);
				motor_drive_stop();
 800124a:	f7ff ff39 	bl	80010c0 <motor_drive_stop>
				HAL_Delay(1000);
 800124e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001252:	f000 fcf5 	bl	8001c40 <HAL_Delay>
				timer_start();
 8001256:	f7ff ff4d 	bl	80010f4 <timer_start>
            /*
             * The clockwise motor is started from timer completed and laser detect to turn off
             * 90 degree switch, and checking sw2 reset and sw flag 3 to increment the sw flag
             * to execute Bottom switch
             */
			if (HAL_GPIO_ReadPin(SW2_GPIO_Port, SW2_Pin) == 0 && sw2_flag == 1) {
 800125a:	2140      	movs	r1, #64	; 0x40
 800125c:	4823      	ldr	r0, [pc, #140]	; (80012ec <main+0x140>)
 800125e:	f001 f82d 	bl	80022bc <HAL_GPIO_ReadPin>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d10c      	bne.n	8001282 <main+0xd6>
 8001268:	4b21      	ldr	r3, [pc, #132]	; (80012f0 <main+0x144>)
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	2b01      	cmp	r3, #1
 800126e:	d108      	bne.n	8001282 <main+0xd6>
				sw2_flag=0;
 8001270:	4b1f      	ldr	r3, [pc, #124]	; (80012f0 <main+0x144>)
 8001272:	2200      	movs	r2, #0
 8001274:	701a      	strb	r2, [r3, #0]

				HAL_UART_Transmit(&huart2, "clockwise motor start\r\n",
 8001276:	2364      	movs	r3, #100	; 0x64
 8001278:	2217      	movs	r2, #23
 800127a:	491f      	ldr	r1, [pc, #124]	; (80012f8 <main+0x14c>)
 800127c:	481a      	ldr	r0, [pc, #104]	; (80012e8 <main+0x13c>)
 800127e:	f002 f916 	bl	80034ae <HAL_UART_Transmit>

			}
			/*
			 * Once Bottom switch is high to stop the motor
			 */
			if (HAL_GPIO_ReadPin(SW1_GPIO_Port, SW1_Pin) == 1 && sw1_flag == 1)
 8001282:	2140      	movs	r1, #64	; 0x40
 8001284:	4815      	ldr	r0, [pc, #84]	; (80012dc <main+0x130>)
 8001286:	f001 f819 	bl	80022bc <HAL_GPIO_ReadPin>
 800128a:	4603      	mov	r3, r0
 800128c:	2b01      	cmp	r3, #1
 800128e:	d111      	bne.n	80012b4 <main+0x108>
 8001290:	4b13      	ldr	r3, [pc, #76]	; (80012e0 <main+0x134>)
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	2b01      	cmp	r3, #1
 8001296:	d10d      	bne.n	80012b4 <main+0x108>

			{
				sw1_flag = 0;
 8001298:	4b11      	ldr	r3, [pc, #68]	; (80012e0 <main+0x134>)
 800129a:	2200      	movs	r2, #0
 800129c:	701a      	strb	r2, [r3, #0]
				HAL_UART_Transmit(&huart2, "default position\r\n",
 800129e:	2364      	movs	r3, #100	; 0x64
 80012a0:	2212      	movs	r2, #18
 80012a2:	4916      	ldr	r1, [pc, #88]	; (80012fc <main+0x150>)
 80012a4:	4810      	ldr	r0, [pc, #64]	; (80012e8 <main+0x13c>)
 80012a6:	f002 f902 	bl	80034ae <HAL_UART_Transmit>
						strlen("default position\r\n"), 100);
				motor_drive_stop();
 80012aa:	f7ff ff09 	bl	80010c0 <motor_drive_stop>

				iot_flag = 0;
 80012ae:	4b0a      	ldr	r3, [pc, #40]	; (80012d8 <main+0x12c>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	701a      	strb	r2, [r3, #0]

			}
			if (time_flag == 1) {
 80012b4:	4b12      	ldr	r3, [pc, #72]	; (8001300 <main+0x154>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	2b01      	cmp	r3, #1
 80012ba:	d102      	bne.n	80012c2 <main+0x116>
				laser_detect();
 80012bc:	f7ff ff48 	bl	8001150 <laser_detect>
 80012c0:	e786      	b.n	80011d0 <main+0x24>
			}
			else
			{
				HAL_Delay(500);
 80012c2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80012c6:	f000 fcbb 	bl	8001c40 <HAL_Delay>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 0);
 80012ca:	2200      	movs	r2, #0
 80012cc:	2101      	movs	r1, #1
 80012ce:	4803      	ldr	r0, [pc, #12]	; (80012dc <main+0x130>)
 80012d0:	f001 f80b 	bl	80022ea <HAL_GPIO_WritePin>
	if (iot_flag == 0) {       // I set Iot flag if it is 0 then entering to Data from iot
 80012d4:	e77c      	b.n	80011d0 <main+0x24>
 80012d6:	bf00      	nop
 80012d8:	20000362 	.word	0x20000362
 80012dc:	40020000 	.word	0x40020000
 80012e0:	20000360 	.word	0x20000360
 80012e4:	08006d08 	.word	0x08006d08
 80012e8:	2000029c 	.word	0x2000029c
 80012ec:	40020400 	.word	0x40020400
 80012f0:	20000361 	.word	0x20000361
 80012f4:	08006cd8 	.word	0x08006cd8
 80012f8:	08006d24 	.word	0x08006d24
 80012fc:	08006d3c 	.word	0x08006d3c
 8001300:	2000035c 	.word	0x2000035c

08001304 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b092      	sub	sp, #72	; 0x48
 8001308:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800130a:	f107 0314 	add.w	r3, r7, #20
 800130e:	2234      	movs	r2, #52	; 0x34
 8001310:	2100      	movs	r1, #0
 8001312:	4618      	mov	r0, r3
 8001314:	f002 fdd6 	bl	8003ec4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001318:	463b      	mov	r3, r7
 800131a:	2200      	movs	r2, #0
 800131c:	601a      	str	r2, [r3, #0]
 800131e:	605a      	str	r2, [r3, #4]
 8001320:	609a      	str	r2, [r3, #8]
 8001322:	60da      	str	r2, [r3, #12]
 8001324:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001326:	4b19      	ldr	r3, [pc, #100]	; (800138c <SystemClock_Config+0x88>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 800132e:	4a17      	ldr	r2, [pc, #92]	; (800138c <SystemClock_Config+0x88>)
 8001330:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001334:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001336:	2302      	movs	r3, #2
 8001338:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800133a:	2301      	movs	r3, #1
 800133c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800133e:	2310      	movs	r3, #16
 8001340:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001342:	2300      	movs	r3, #0
 8001344:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001346:	f107 0314 	add.w	r3, r7, #20
 800134a:	4618      	mov	r0, r3
 800134c:	f000 ffe6 	bl	800231c <HAL_RCC_OscConfig>
 8001350:	4603      	mov	r3, r0
 8001352:	2b00      	cmp	r3, #0
 8001354:	d001      	beq.n	800135a <SystemClock_Config+0x56>
  {
    Error_Handler();
 8001356:	f000 f9cf 	bl	80016f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800135a:	230f      	movs	r3, #15
 800135c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800135e:	2301      	movs	r3, #1
 8001360:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001362:	2300      	movs	r3, #0
 8001364:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001366:	2300      	movs	r3, #0
 8001368:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800136a:	2300      	movs	r3, #0
 800136c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800136e:	463b      	mov	r3, r7
 8001370:	2100      	movs	r1, #0
 8001372:	4618      	mov	r0, r3
 8001374:	f001 fb02 	bl	800297c <HAL_RCC_ClockConfig>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 800137e:	f000 f9bb 	bl	80016f8 <Error_Handler>
  }
}
 8001382:	bf00      	nop
 8001384:	3748      	adds	r7, #72	; 0x48
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	40007000 	.word	0x40007000

08001390 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001396:	463b      	mov	r3, r7
 8001398:	2200      	movs	r2, #0
 800139a:	601a      	str	r2, [r3, #0]
 800139c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800139e:	4b15      	ldr	r3, [pc, #84]	; (80013f4 <MX_TIM6_Init+0x64>)
 80013a0:	4a15      	ldr	r2, [pc, #84]	; (80013f8 <MX_TIM6_Init+0x68>)
 80013a2:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 15999;
 80013a4:	4b13      	ldr	r3, [pc, #76]	; (80013f4 <MX_TIM6_Init+0x64>)
 80013a6:	f643 627f 	movw	r2, #15999	; 0x3e7f
 80013aa:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013ac:	4b11      	ldr	r3, [pc, #68]	; (80013f4 <MX_TIM6_Init+0x64>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000;
 80013b2:	4b10      	ldr	r3, [pc, #64]	; (80013f4 <MX_TIM6_Init+0x64>)
 80013b4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80013b8:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013ba:	4b0e      	ldr	r3, [pc, #56]	; (80013f4 <MX_TIM6_Init+0x64>)
 80013bc:	2200      	movs	r2, #0
 80013be:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80013c0:	480c      	ldr	r0, [pc, #48]	; (80013f4 <MX_TIM6_Init+0x64>)
 80013c2:	f001 fda1 	bl	8002f08 <HAL_TIM_Base_Init>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80013cc:	f000 f994 	bl	80016f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013d0:	2300      	movs	r3, #0
 80013d2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013d4:	2300      	movs	r3, #0
 80013d6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80013d8:	463b      	mov	r3, r7
 80013da:	4619      	mov	r1, r3
 80013dc:	4805      	ldr	r0, [pc, #20]	; (80013f4 <MX_TIM6_Init+0x64>)
 80013de:	f001 ffbb 	bl	8003358 <HAL_TIMEx_MasterConfigSynchronization>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d001      	beq.n	80013ec <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80013e8:	f000 f986 	bl	80016f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80013ec:	bf00      	nop
 80013ee:	3708      	adds	r7, #8
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	20000218 	.word	0x20000218
 80013f8:	40001000 	.word	0x40001000

080013fc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001400:	4b11      	ldr	r3, [pc, #68]	; (8001448 <MX_USART1_UART_Init+0x4c>)
 8001402:	4a12      	ldr	r2, [pc, #72]	; (800144c <MX_USART1_UART_Init+0x50>)
 8001404:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001406:	4b10      	ldr	r3, [pc, #64]	; (8001448 <MX_USART1_UART_Init+0x4c>)
 8001408:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800140c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800140e:	4b0e      	ldr	r3, [pc, #56]	; (8001448 <MX_USART1_UART_Init+0x4c>)
 8001410:	2200      	movs	r2, #0
 8001412:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001414:	4b0c      	ldr	r3, [pc, #48]	; (8001448 <MX_USART1_UART_Init+0x4c>)
 8001416:	2200      	movs	r2, #0
 8001418:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800141a:	4b0b      	ldr	r3, [pc, #44]	; (8001448 <MX_USART1_UART_Init+0x4c>)
 800141c:	2200      	movs	r2, #0
 800141e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001420:	4b09      	ldr	r3, [pc, #36]	; (8001448 <MX_USART1_UART_Init+0x4c>)
 8001422:	220c      	movs	r2, #12
 8001424:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001426:	4b08      	ldr	r3, [pc, #32]	; (8001448 <MX_USART1_UART_Init+0x4c>)
 8001428:	2200      	movs	r2, #0
 800142a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800142c:	4b06      	ldr	r3, [pc, #24]	; (8001448 <MX_USART1_UART_Init+0x4c>)
 800142e:	2200      	movs	r2, #0
 8001430:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001432:	4805      	ldr	r0, [pc, #20]	; (8001448 <MX_USART1_UART_Init+0x4c>)
 8001434:	f001 ffee 	bl	8003414 <HAL_UART_Init>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800143e:	f000 f95b 	bl	80016f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001442:	bf00      	nop
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	20000258 	.word	0x20000258
 800144c:	40013800 	.word	0x40013800

08001450 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001454:	4b11      	ldr	r3, [pc, #68]	; (800149c <MX_USART2_UART_Init+0x4c>)
 8001456:	4a12      	ldr	r2, [pc, #72]	; (80014a0 <MX_USART2_UART_Init+0x50>)
 8001458:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800145a:	4b10      	ldr	r3, [pc, #64]	; (800149c <MX_USART2_UART_Init+0x4c>)
 800145c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001460:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001462:	4b0e      	ldr	r3, [pc, #56]	; (800149c <MX_USART2_UART_Init+0x4c>)
 8001464:	2200      	movs	r2, #0
 8001466:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001468:	4b0c      	ldr	r3, [pc, #48]	; (800149c <MX_USART2_UART_Init+0x4c>)
 800146a:	2200      	movs	r2, #0
 800146c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800146e:	4b0b      	ldr	r3, [pc, #44]	; (800149c <MX_USART2_UART_Init+0x4c>)
 8001470:	2200      	movs	r2, #0
 8001472:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001474:	4b09      	ldr	r3, [pc, #36]	; (800149c <MX_USART2_UART_Init+0x4c>)
 8001476:	220c      	movs	r2, #12
 8001478:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800147a:	4b08      	ldr	r3, [pc, #32]	; (800149c <MX_USART2_UART_Init+0x4c>)
 800147c:	2200      	movs	r2, #0
 800147e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001480:	4b06      	ldr	r3, [pc, #24]	; (800149c <MX_USART2_UART_Init+0x4c>)
 8001482:	2200      	movs	r2, #0
 8001484:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001486:	4805      	ldr	r0, [pc, #20]	; (800149c <MX_USART2_UART_Init+0x4c>)
 8001488:	f001 ffc4 	bl	8003414 <HAL_UART_Init>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d001      	beq.n	8001496 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001492:	f000 f931 	bl	80016f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001496:	bf00      	nop
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	2000029c 	.word	0x2000029c
 80014a0:	40004400 	.word	0x40004400

080014a4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80014a8:	4b11      	ldr	r3, [pc, #68]	; (80014f0 <MX_USART3_UART_Init+0x4c>)
 80014aa:	4a12      	ldr	r2, [pc, #72]	; (80014f4 <MX_USART3_UART_Init+0x50>)
 80014ac:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80014ae:	4b10      	ldr	r3, [pc, #64]	; (80014f0 <MX_USART3_UART_Init+0x4c>)
 80014b0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80014b4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80014b6:	4b0e      	ldr	r3, [pc, #56]	; (80014f0 <MX_USART3_UART_Init+0x4c>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80014bc:	4b0c      	ldr	r3, [pc, #48]	; (80014f0 <MX_USART3_UART_Init+0x4c>)
 80014be:	2200      	movs	r2, #0
 80014c0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80014c2:	4b0b      	ldr	r3, [pc, #44]	; (80014f0 <MX_USART3_UART_Init+0x4c>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80014c8:	4b09      	ldr	r3, [pc, #36]	; (80014f0 <MX_USART3_UART_Init+0x4c>)
 80014ca:	220c      	movs	r2, #12
 80014cc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014ce:	4b08      	ldr	r3, [pc, #32]	; (80014f0 <MX_USART3_UART_Init+0x4c>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80014d4:	4b06      	ldr	r3, [pc, #24]	; (80014f0 <MX_USART3_UART_Init+0x4c>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80014da:	4805      	ldr	r0, [pc, #20]	; (80014f0 <MX_USART3_UART_Init+0x4c>)
 80014dc:	f001 ff9a 	bl	8003414 <HAL_UART_Init>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d001      	beq.n	80014ea <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80014e6:	f000 f907 	bl	80016f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80014ea:	bf00      	nop
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	200002e0 	.word	0x200002e0
 80014f4:	40004800 	.word	0x40004800

080014f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b08a      	sub	sp, #40	; 0x28
 80014fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014fe:	f107 0314 	add.w	r3, r7, #20
 8001502:	2200      	movs	r2, #0
 8001504:	601a      	str	r2, [r3, #0]
 8001506:	605a      	str	r2, [r3, #4]
 8001508:	609a      	str	r2, [r3, #8]
 800150a:	60da      	str	r2, [r3, #12]
 800150c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800150e:	4b4f      	ldr	r3, [pc, #316]	; (800164c <MX_GPIO_Init+0x154>)
 8001510:	69db      	ldr	r3, [r3, #28]
 8001512:	4a4e      	ldr	r2, [pc, #312]	; (800164c <MX_GPIO_Init+0x154>)
 8001514:	f043 0304 	orr.w	r3, r3, #4
 8001518:	61d3      	str	r3, [r2, #28]
 800151a:	4b4c      	ldr	r3, [pc, #304]	; (800164c <MX_GPIO_Init+0x154>)
 800151c:	69db      	ldr	r3, [r3, #28]
 800151e:	f003 0304 	and.w	r3, r3, #4
 8001522:	613b      	str	r3, [r7, #16]
 8001524:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001526:	4b49      	ldr	r3, [pc, #292]	; (800164c <MX_GPIO_Init+0x154>)
 8001528:	69db      	ldr	r3, [r3, #28]
 800152a:	4a48      	ldr	r2, [pc, #288]	; (800164c <MX_GPIO_Init+0x154>)
 800152c:	f043 0320 	orr.w	r3, r3, #32
 8001530:	61d3      	str	r3, [r2, #28]
 8001532:	4b46      	ldr	r3, [pc, #280]	; (800164c <MX_GPIO_Init+0x154>)
 8001534:	69db      	ldr	r3, [r3, #28]
 8001536:	f003 0320 	and.w	r3, r3, #32
 800153a:	60fb      	str	r3, [r7, #12]
 800153c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800153e:	4b43      	ldr	r3, [pc, #268]	; (800164c <MX_GPIO_Init+0x154>)
 8001540:	69db      	ldr	r3, [r3, #28]
 8001542:	4a42      	ldr	r2, [pc, #264]	; (800164c <MX_GPIO_Init+0x154>)
 8001544:	f043 0301 	orr.w	r3, r3, #1
 8001548:	61d3      	str	r3, [r2, #28]
 800154a:	4b40      	ldr	r3, [pc, #256]	; (800164c <MX_GPIO_Init+0x154>)
 800154c:	69db      	ldr	r3, [r3, #28]
 800154e:	f003 0301 	and.w	r3, r3, #1
 8001552:	60bb      	str	r3, [r7, #8]
 8001554:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001556:	4b3d      	ldr	r3, [pc, #244]	; (800164c <MX_GPIO_Init+0x154>)
 8001558:	69db      	ldr	r3, [r3, #28]
 800155a:	4a3c      	ldr	r2, [pc, #240]	; (800164c <MX_GPIO_Init+0x154>)
 800155c:	f043 0302 	orr.w	r3, r3, #2
 8001560:	61d3      	str	r3, [r2, #28]
 8001562:	4b3a      	ldr	r3, [pc, #232]	; (800164c <MX_GPIO_Init+0x154>)
 8001564:	69db      	ldr	r3, [r3, #28]
 8001566:	f003 0302 	and.w	r3, r3, #2
 800156a:	607b      	str	r3, [r7, #4]
 800156c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MOTOR_EN1_Pin|MOTOR2_IN2_Pin|MOTOR2_IN1_Pin, GPIO_PIN_RESET);
 800156e:	2200      	movs	r2, #0
 8001570:	2107      	movs	r1, #7
 8001572:	4837      	ldr	r0, [pc, #220]	; (8001650 <MX_GPIO_Init+0x158>)
 8001574:	f000 feb9 	bl	80022ea <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|LED_Pin, GPIO_PIN_RESET);
 8001578:	2200      	movs	r2, #0
 800157a:	2121      	movs	r1, #33	; 0x21
 800157c:	4835      	ldr	r0, [pc, #212]	; (8001654 <MX_GPIO_Init+0x15c>)
 800157e:	f000 feb4 	bl	80022ea <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 8001582:	2200      	movs	r2, #0
 8001584:	2110      	movs	r1, #16
 8001586:	4834      	ldr	r0, [pc, #208]	; (8001658 <MX_GPIO_Init+0x160>)
 8001588:	f000 feaf 	bl	80022ea <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800158c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001590:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001592:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001596:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001598:	2300      	movs	r3, #0
 800159a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800159c:	f107 0314 	add.w	r3, r7, #20
 80015a0:	4619      	mov	r1, r3
 80015a2:	482b      	ldr	r0, [pc, #172]	; (8001650 <MX_GPIO_Init+0x158>)
 80015a4:	f000 fcfa 	bl	8001f9c <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR_EN1_Pin MOTOR2_IN2_Pin MOTOR2_IN1_Pin */
  GPIO_InitStruct.Pin = MOTOR_EN1_Pin|MOTOR2_IN2_Pin|MOTOR2_IN1_Pin;
 80015a8:	2307      	movs	r3, #7
 80015aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ac:	2301      	movs	r3, #1
 80015ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b0:	2300      	movs	r3, #0
 80015b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b4:	2300      	movs	r3, #0
 80015b6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015b8:	f107 0314 	add.w	r3, r7, #20
 80015bc:	4619      	mov	r1, r3
 80015be:	4824      	ldr	r0, [pc, #144]	; (8001650 <MX_GPIO_Init+0x158>)
 80015c0:	f000 fcec 	bl	8001f9c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 LED_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|LED_Pin;
 80015c4:	2321      	movs	r3, #33	; 0x21
 80015c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015c8:	2301      	movs	r3, #1
 80015ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015cc:	2300      	movs	r3, #0
 80015ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015d0:	2300      	movs	r3, #0
 80015d2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015d4:	f107 0314 	add.w	r3, r7, #20
 80015d8:	4619      	mov	r1, r3
 80015da:	481e      	ldr	r0, [pc, #120]	; (8001654 <MX_GPIO_Init+0x15c>)
 80015dc:	f000 fcde 	bl	8001f9c <HAL_GPIO_Init>

  /*Configure GPIO pin : SW1_Pin */
  GPIO_InitStruct.Pin = SW1_Pin;
 80015e0:	2340      	movs	r3, #64	; 0x40
 80015e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015e4:	2300      	movs	r3, #0
 80015e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80015e8:	2302      	movs	r3, #2
 80015ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW1_GPIO_Port, &GPIO_InitStruct);
 80015ec:	f107 0314 	add.w	r3, r7, #20
 80015f0:	4619      	mov	r1, r3
 80015f2:	4818      	ldr	r0, [pc, #96]	; (8001654 <MX_GPIO_Init+0x15c>)
 80015f4:	f000 fcd2 	bl	8001f9c <HAL_GPIO_Init>

  /*Configure GPIO pin : LASER_Pin */
  GPIO_InitStruct.Pin = LASER_Pin;
 80015f8:	2310      	movs	r3, #16
 80015fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015fc:	2300      	movs	r3, #0
 80015fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001600:	2300      	movs	r3, #0
 8001602:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LASER_GPIO_Port, &GPIO_InitStruct);
 8001604:	f107 0314 	add.w	r3, r7, #20
 8001608:	4619      	mov	r1, r3
 800160a:	4811      	ldr	r0, [pc, #68]	; (8001650 <MX_GPIO_Init+0x158>)
 800160c:	f000 fcc6 	bl	8001f9c <HAL_GPIO_Init>

  /*Configure GPIO pin : BUZZER_Pin */
  GPIO_InitStruct.Pin = BUZZER_Pin;
 8001610:	2310      	movs	r3, #16
 8001612:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001614:	2301      	movs	r3, #1
 8001616:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001618:	2300      	movs	r3, #0
 800161a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800161c:	2300      	movs	r3, #0
 800161e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8001620:	f107 0314 	add.w	r3, r7, #20
 8001624:	4619      	mov	r1, r3
 8001626:	480c      	ldr	r0, [pc, #48]	; (8001658 <MX_GPIO_Init+0x160>)
 8001628:	f000 fcb8 	bl	8001f9c <HAL_GPIO_Init>

  /*Configure GPIO pin : SW2_Pin */
  GPIO_InitStruct.Pin = SW2_Pin;
 800162c:	2340      	movs	r3, #64	; 0x40
 800162e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001630:	2300      	movs	r3, #0
 8001632:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001634:	2302      	movs	r3, #2
 8001636:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW2_GPIO_Port, &GPIO_InitStruct);
 8001638:	f107 0314 	add.w	r3, r7, #20
 800163c:	4619      	mov	r1, r3
 800163e:	4806      	ldr	r0, [pc, #24]	; (8001658 <MX_GPIO_Init+0x160>)
 8001640:	f000 fcac 	bl	8001f9c <HAL_GPIO_Init>

}
 8001644:	bf00      	nop
 8001646:	3728      	adds	r7, #40	; 0x28
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	40023800 	.word	0x40023800
 8001650:	40020800 	.word	0x40020800
 8001654:	40020000 	.word	0x40020000
 8001658:	40020400 	.word	0x40020400

0800165c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b082      	sub	sp, #8
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
	count_sec++;
 8001664:	4b1b      	ldr	r3, [pc, #108]	; (80016d4 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8001666:	781b      	ldrb	r3, [r3, #0]
 8001668:	3301      	adds	r3, #1
 800166a:	b2da      	uxtb	r2, r3
 800166c:	4b19      	ldr	r3, [pc, #100]	; (80016d4 <HAL_TIM_PeriodElapsedCallback+0x78>)
 800166e:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart2, buffer, sprintf(buffer,"count:%d\r\n",count_sec), 100);
 8001670:	4b18      	ldr	r3, [pc, #96]	; (80016d4 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8001672:	781b      	ldrb	r3, [r3, #0]
 8001674:	461a      	mov	r2, r3
 8001676:	4918      	ldr	r1, [pc, #96]	; (80016d8 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001678:	4818      	ldr	r0, [pc, #96]	; (80016dc <HAL_TIM_PeriodElapsedCallback+0x80>)
 800167a:	f003 f88b 	bl	8004794 <siprintf>
 800167e:	4603      	mov	r3, r0
 8001680:	b29a      	uxth	r2, r3
 8001682:	2364      	movs	r3, #100	; 0x64
 8001684:	4915      	ldr	r1, [pc, #84]	; (80016dc <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001686:	4816      	ldr	r0, [pc, #88]	; (80016e0 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001688:	f001 ff11 	bl	80034ae <HAL_UART_Transmit>

		if(count_sec==10)
 800168c:	4b11      	ldr	r3, [pc, #68]	; (80016d4 <HAL_TIM_PeriodElapsedCallback+0x78>)
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	2b0a      	cmp	r3, #10
 8001692:	d11b      	bne.n	80016cc <HAL_TIM_PeriodElapsedCallback+0x70>
		{
			motor_drive_clockwise();
 8001694:	f7ff fce0 	bl	8001058 <motor_drive_clockwise>
            sw1_flag=1;
 8001698:	4b12      	ldr	r3, [pc, #72]	; (80016e4 <HAL_TIM_PeriodElapsedCallback+0x88>)
 800169a:	2201      	movs	r2, #1
 800169c:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart2, "Time over\r\n",strlen("Time over\r\n"), 100);
 800169e:	2364      	movs	r3, #100	; 0x64
 80016a0:	220b      	movs	r2, #11
 80016a2:	4911      	ldr	r1, [pc, #68]	; (80016e8 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80016a4:	480e      	ldr	r0, [pc, #56]	; (80016e0 <HAL_TIM_PeriodElapsedCallback+0x84>)
 80016a6:	f001 ff02 	bl	80034ae <HAL_UART_Transmit>
			Uart_write(3);
 80016aa:	2003      	movs	r0, #3
 80016ac:	f7ff fbf2 	bl	8000e94 <Uart_write>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 1);
 80016b0:	2201      	movs	r2, #1
 80016b2:	2101      	movs	r1, #1
 80016b4:	480d      	ldr	r0, [pc, #52]	; (80016ec <HAL_TIM_PeriodElapsedCallback+0x90>)
 80016b6:	f000 fe18 	bl	80022ea <HAL_GPIO_WritePin>
			time_flag=0;
 80016ba:	4b0d      	ldr	r3, [pc, #52]	; (80016f0 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80016bc:	2200      	movs	r2, #0
 80016be:	601a      	str	r2, [r3, #0]
			count_sec=0;
 80016c0:	4b04      	ldr	r3, [pc, #16]	; (80016d4 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim6);
 80016c6:	480b      	ldr	r0, [pc, #44]	; (80016f4 <HAL_TIM_PeriodElapsedCallback+0x98>)
 80016c8:	f001 fcb0 	bl	800302c <HAL_TIM_Base_Stop_IT>
//			HAL_Delay(1000);


		}
}
 80016cc:	bf00      	nop
 80016ce:	3708      	adds	r7, #8
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	2000035a 	.word	0x2000035a
 80016d8:	08006d50 	.word	0x08006d50
 80016dc:	20000328 	.word	0x20000328
 80016e0:	2000029c 	.word	0x2000029c
 80016e4:	20000360 	.word	0x20000360
 80016e8:	08006d5c 	.word	0x08006d5c
 80016ec:	40020000 	.word	0x40020000
 80016f0:	2000035c 	.word	0x2000035c
 80016f4:	20000218 	.word	0x20000218

080016f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016fc:	b672      	cpsid	i
}
 80016fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001700:	e7fe      	b.n	8001700 <Error_Handler+0x8>
	...

08001704 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b084      	sub	sp, #16
 8001708:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 800170a:	4b15      	ldr	r3, [pc, #84]	; (8001760 <HAL_MspInit+0x5c>)
 800170c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800170e:	4a14      	ldr	r2, [pc, #80]	; (8001760 <HAL_MspInit+0x5c>)
 8001710:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001714:	6253      	str	r3, [r2, #36]	; 0x24
 8001716:	4b12      	ldr	r3, [pc, #72]	; (8001760 <HAL_MspInit+0x5c>)
 8001718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800171a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800171e:	60fb      	str	r3, [r7, #12]
 8001720:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001722:	4b0f      	ldr	r3, [pc, #60]	; (8001760 <HAL_MspInit+0x5c>)
 8001724:	6a1b      	ldr	r3, [r3, #32]
 8001726:	4a0e      	ldr	r2, [pc, #56]	; (8001760 <HAL_MspInit+0x5c>)
 8001728:	f043 0301 	orr.w	r3, r3, #1
 800172c:	6213      	str	r3, [r2, #32]
 800172e:	4b0c      	ldr	r3, [pc, #48]	; (8001760 <HAL_MspInit+0x5c>)
 8001730:	6a1b      	ldr	r3, [r3, #32]
 8001732:	f003 0301 	and.w	r3, r3, #1
 8001736:	60bb      	str	r3, [r7, #8]
 8001738:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800173a:	4b09      	ldr	r3, [pc, #36]	; (8001760 <HAL_MspInit+0x5c>)
 800173c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800173e:	4a08      	ldr	r2, [pc, #32]	; (8001760 <HAL_MspInit+0x5c>)
 8001740:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001744:	6253      	str	r3, [r2, #36]	; 0x24
 8001746:	4b06      	ldr	r3, [pc, #24]	; (8001760 <HAL_MspInit+0x5c>)
 8001748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800174a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800174e:	607b      	str	r3, [r7, #4]
 8001750:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001752:	2007      	movs	r0, #7
 8001754:	f000 fb62 	bl	8001e1c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001758:	bf00      	nop
 800175a:	3710      	adds	r7, #16
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}
 8001760:	40023800 	.word	0x40023800

08001764 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b084      	sub	sp, #16
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4a0d      	ldr	r2, [pc, #52]	; (80017a8 <HAL_TIM_Base_MspInit+0x44>)
 8001772:	4293      	cmp	r3, r2
 8001774:	d113      	bne.n	800179e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001776:	4b0d      	ldr	r3, [pc, #52]	; (80017ac <HAL_TIM_Base_MspInit+0x48>)
 8001778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800177a:	4a0c      	ldr	r2, [pc, #48]	; (80017ac <HAL_TIM_Base_MspInit+0x48>)
 800177c:	f043 0310 	orr.w	r3, r3, #16
 8001780:	6253      	str	r3, [r2, #36]	; 0x24
 8001782:	4b0a      	ldr	r3, [pc, #40]	; (80017ac <HAL_TIM_Base_MspInit+0x48>)
 8001784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001786:	f003 0310 	and.w	r3, r3, #16
 800178a:	60fb      	str	r3, [r7, #12]
 800178c:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 800178e:	2200      	movs	r2, #0
 8001790:	2100      	movs	r1, #0
 8001792:	202b      	movs	r0, #43	; 0x2b
 8001794:	f000 fb4d 	bl	8001e32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8001798:	202b      	movs	r0, #43	; 0x2b
 800179a:	f000 fb66 	bl	8001e6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800179e:	bf00      	nop
 80017a0:	3710      	adds	r7, #16
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	40001000 	.word	0x40001000
 80017ac:	40023800 	.word	0x40023800

080017b0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b08e      	sub	sp, #56	; 0x38
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017bc:	2200      	movs	r2, #0
 80017be:	601a      	str	r2, [r3, #0]
 80017c0:	605a      	str	r2, [r3, #4]
 80017c2:	609a      	str	r2, [r3, #8]
 80017c4:	60da      	str	r2, [r3, #12]
 80017c6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a4a      	ldr	r2, [pc, #296]	; (80018f8 <HAL_UART_MspInit+0x148>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d131      	bne.n	8001836 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80017d2:	4b4a      	ldr	r3, [pc, #296]	; (80018fc <HAL_UART_MspInit+0x14c>)
 80017d4:	6a1b      	ldr	r3, [r3, #32]
 80017d6:	4a49      	ldr	r2, [pc, #292]	; (80018fc <HAL_UART_MspInit+0x14c>)
 80017d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017dc:	6213      	str	r3, [r2, #32]
 80017de:	4b47      	ldr	r3, [pc, #284]	; (80018fc <HAL_UART_MspInit+0x14c>)
 80017e0:	6a1b      	ldr	r3, [r3, #32]
 80017e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017e6:	623b      	str	r3, [r7, #32]
 80017e8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ea:	4b44      	ldr	r3, [pc, #272]	; (80018fc <HAL_UART_MspInit+0x14c>)
 80017ec:	69db      	ldr	r3, [r3, #28]
 80017ee:	4a43      	ldr	r2, [pc, #268]	; (80018fc <HAL_UART_MspInit+0x14c>)
 80017f0:	f043 0301 	orr.w	r3, r3, #1
 80017f4:	61d3      	str	r3, [r2, #28]
 80017f6:	4b41      	ldr	r3, [pc, #260]	; (80018fc <HAL_UART_MspInit+0x14c>)
 80017f8:	69db      	ldr	r3, [r3, #28]
 80017fa:	f003 0301 	and.w	r3, r3, #1
 80017fe:	61fb      	str	r3, [r7, #28]
 8001800:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001802:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001806:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001808:	2302      	movs	r3, #2
 800180a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180c:	2300      	movs	r3, #0
 800180e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001810:	2303      	movs	r3, #3
 8001812:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001814:	2307      	movs	r3, #7
 8001816:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001818:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800181c:	4619      	mov	r1, r3
 800181e:	4838      	ldr	r0, [pc, #224]	; (8001900 <HAL_UART_MspInit+0x150>)
 8001820:	f000 fbbc 	bl	8001f9c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001824:	2200      	movs	r2, #0
 8001826:	2100      	movs	r1, #0
 8001828:	2025      	movs	r0, #37	; 0x25
 800182a:	f000 fb02 	bl	8001e32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800182e:	2025      	movs	r0, #37	; 0x25
 8001830:	f000 fb1b 	bl	8001e6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001834:	e05b      	b.n	80018ee <HAL_UART_MspInit+0x13e>
  else if(huart->Instance==USART2)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	4a32      	ldr	r2, [pc, #200]	; (8001904 <HAL_UART_MspInit+0x154>)
 800183c:	4293      	cmp	r3, r2
 800183e:	d128      	bne.n	8001892 <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001840:	4b2e      	ldr	r3, [pc, #184]	; (80018fc <HAL_UART_MspInit+0x14c>)
 8001842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001844:	4a2d      	ldr	r2, [pc, #180]	; (80018fc <HAL_UART_MspInit+0x14c>)
 8001846:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800184a:	6253      	str	r3, [r2, #36]	; 0x24
 800184c:	4b2b      	ldr	r3, [pc, #172]	; (80018fc <HAL_UART_MspInit+0x14c>)
 800184e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001850:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001854:	61bb      	str	r3, [r7, #24]
 8001856:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001858:	4b28      	ldr	r3, [pc, #160]	; (80018fc <HAL_UART_MspInit+0x14c>)
 800185a:	69db      	ldr	r3, [r3, #28]
 800185c:	4a27      	ldr	r2, [pc, #156]	; (80018fc <HAL_UART_MspInit+0x14c>)
 800185e:	f043 0301 	orr.w	r3, r3, #1
 8001862:	61d3      	str	r3, [r2, #28]
 8001864:	4b25      	ldr	r3, [pc, #148]	; (80018fc <HAL_UART_MspInit+0x14c>)
 8001866:	69db      	ldr	r3, [r3, #28]
 8001868:	f003 0301 	and.w	r3, r3, #1
 800186c:	617b      	str	r3, [r7, #20]
 800186e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001870:	230c      	movs	r3, #12
 8001872:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001874:	2302      	movs	r3, #2
 8001876:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001878:	2300      	movs	r3, #0
 800187a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800187c:	2303      	movs	r3, #3
 800187e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001880:	2307      	movs	r3, #7
 8001882:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001884:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001888:	4619      	mov	r1, r3
 800188a:	481d      	ldr	r0, [pc, #116]	; (8001900 <HAL_UART_MspInit+0x150>)
 800188c:	f000 fb86 	bl	8001f9c <HAL_GPIO_Init>
}
 8001890:	e02d      	b.n	80018ee <HAL_UART_MspInit+0x13e>
  else if(huart->Instance==USART3)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	4a1c      	ldr	r2, [pc, #112]	; (8001908 <HAL_UART_MspInit+0x158>)
 8001898:	4293      	cmp	r3, r2
 800189a:	d128      	bne.n	80018ee <HAL_UART_MspInit+0x13e>
    __HAL_RCC_USART3_CLK_ENABLE();
 800189c:	4b17      	ldr	r3, [pc, #92]	; (80018fc <HAL_UART_MspInit+0x14c>)
 800189e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018a0:	4a16      	ldr	r2, [pc, #88]	; (80018fc <HAL_UART_MspInit+0x14c>)
 80018a2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018a6:	6253      	str	r3, [r2, #36]	; 0x24
 80018a8:	4b14      	ldr	r3, [pc, #80]	; (80018fc <HAL_UART_MspInit+0x14c>)
 80018aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018ac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80018b0:	613b      	str	r3, [r7, #16]
 80018b2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018b4:	4b11      	ldr	r3, [pc, #68]	; (80018fc <HAL_UART_MspInit+0x14c>)
 80018b6:	69db      	ldr	r3, [r3, #28]
 80018b8:	4a10      	ldr	r2, [pc, #64]	; (80018fc <HAL_UART_MspInit+0x14c>)
 80018ba:	f043 0302 	orr.w	r3, r3, #2
 80018be:	61d3      	str	r3, [r2, #28]
 80018c0:	4b0e      	ldr	r3, [pc, #56]	; (80018fc <HAL_UART_MspInit+0x14c>)
 80018c2:	69db      	ldr	r3, [r3, #28]
 80018c4:	f003 0302 	and.w	r3, r3, #2
 80018c8:	60fb      	str	r3, [r7, #12]
 80018ca:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80018cc:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80018d0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018d2:	2302      	movs	r3, #2
 80018d4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d6:	2300      	movs	r3, #0
 80018d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018da:	2303      	movs	r3, #3
 80018dc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80018de:	2307      	movs	r3, #7
 80018e0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018e6:	4619      	mov	r1, r3
 80018e8:	4808      	ldr	r0, [pc, #32]	; (800190c <HAL_UART_MspInit+0x15c>)
 80018ea:	f000 fb57 	bl	8001f9c <HAL_GPIO_Init>
}
 80018ee:	bf00      	nop
 80018f0:	3738      	adds	r7, #56	; 0x38
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	40013800 	.word	0x40013800
 80018fc:	40023800 	.word	0x40023800
 8001900:	40020000 	.word	0x40020000
 8001904:	40004400 	.word	0x40004400
 8001908:	40004800 	.word	0x40004800
 800190c:	40020400 	.word	0x40020400

08001910 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001914:	e7fe      	b.n	8001914 <NMI_Handler+0x4>

08001916 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001916:	b480      	push	{r7}
 8001918:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800191a:	e7fe      	b.n	800191a <HardFault_Handler+0x4>

0800191c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001920:	e7fe      	b.n	8001920 <MemManage_Handler+0x4>

08001922 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001922:	b480      	push	{r7}
 8001924:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001926:	e7fe      	b.n	8001926 <BusFault_Handler+0x4>

08001928 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800192c:	e7fe      	b.n	800192c <UsageFault_Handler+0x4>

0800192e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800192e:	b480      	push	{r7}
 8001930:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001932:	bf00      	nop
 8001934:	46bd      	mov	sp, r7
 8001936:	bc80      	pop	{r7}
 8001938:	4770      	bx	lr

0800193a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800193a:	b480      	push	{r7}
 800193c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800193e:	bf00      	nop
 8001940:	46bd      	mov	sp, r7
 8001942:	bc80      	pop	{r7}
 8001944:	4770      	bx	lr

08001946 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001946:	b480      	push	{r7}
 8001948:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800194a:	bf00      	nop
 800194c:	46bd      	mov	sp, r7
 800194e:	bc80      	pop	{r7}
 8001950:	4770      	bx	lr

08001952 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001952:	b580      	push	{r7, lr}
 8001954:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001956:	f000 f957 	bl	8001c08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800195a:	bf00      	nop
 800195c:	bd80      	pop	{r7, pc}
	...

08001960 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	Uart_isr (&huart1);
 8001964:	4803      	ldr	r0, [pc, #12]	; (8001974 <USART1_IRQHandler+0x14>)
 8001966:	f7ff faef 	bl	8000f48 <Uart_isr>
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800196a:	4802      	ldr	r0, [pc, #8]	; (8001974 <USART1_IRQHandler+0x14>)
 800196c:	f001 fe32 	bl	80035d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001970:	bf00      	nop
 8001972:	bd80      	pop	{r7, pc}
 8001974:	20000258 	.word	0x20000258

08001978 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800197c:	4802      	ldr	r0, [pc, #8]	; (8001988 <TIM6_IRQHandler+0x10>)
 800197e:	f001 fb7b 	bl	8003078 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8001982:	bf00      	nop
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	20000218 	.word	0x20000218

0800198c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0
	return 1;
 8001990:	2301      	movs	r3, #1
}
 8001992:	4618      	mov	r0, r3
 8001994:	46bd      	mov	sp, r7
 8001996:	bc80      	pop	{r7}
 8001998:	4770      	bx	lr

0800199a <_kill>:

int _kill(int pid, int sig)
{
 800199a:	b580      	push	{r7, lr}
 800199c:	b082      	sub	sp, #8
 800199e:	af00      	add	r7, sp, #0
 80019a0:	6078      	str	r0, [r7, #4]
 80019a2:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80019a4:	f002 fa64 	bl	8003e70 <__errno>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2216      	movs	r2, #22
 80019ac:	601a      	str	r2, [r3, #0]
	return -1;
 80019ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	3708      	adds	r7, #8
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}

080019ba <_exit>:

void _exit (int status)
{
 80019ba:	b580      	push	{r7, lr}
 80019bc:	b082      	sub	sp, #8
 80019be:	af00      	add	r7, sp, #0
 80019c0:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80019c2:	f04f 31ff 	mov.w	r1, #4294967295
 80019c6:	6878      	ldr	r0, [r7, #4]
 80019c8:	f7ff ffe7 	bl	800199a <_kill>
	while (1) {}		/* Make sure we hang here */
 80019cc:	e7fe      	b.n	80019cc <_exit+0x12>

080019ce <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019ce:	b580      	push	{r7, lr}
 80019d0:	b086      	sub	sp, #24
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	60f8      	str	r0, [r7, #12]
 80019d6:	60b9      	str	r1, [r7, #8]
 80019d8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019da:	2300      	movs	r3, #0
 80019dc:	617b      	str	r3, [r7, #20]
 80019de:	e00a      	b.n	80019f6 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80019e0:	f3af 8000 	nop.w
 80019e4:	4601      	mov	r1, r0
 80019e6:	68bb      	ldr	r3, [r7, #8]
 80019e8:	1c5a      	adds	r2, r3, #1
 80019ea:	60ba      	str	r2, [r7, #8]
 80019ec:	b2ca      	uxtb	r2, r1
 80019ee:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019f0:	697b      	ldr	r3, [r7, #20]
 80019f2:	3301      	adds	r3, #1
 80019f4:	617b      	str	r3, [r7, #20]
 80019f6:	697a      	ldr	r2, [r7, #20]
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	429a      	cmp	r2, r3
 80019fc:	dbf0      	blt.n	80019e0 <_read+0x12>
	}

return len;
 80019fe:	687b      	ldr	r3, [r7, #4]
}
 8001a00:	4618      	mov	r0, r3
 8001a02:	3718      	adds	r7, #24
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}

08001a08 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b086      	sub	sp, #24
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	60f8      	str	r0, [r7, #12]
 8001a10:	60b9      	str	r1, [r7, #8]
 8001a12:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a14:	2300      	movs	r3, #0
 8001a16:	617b      	str	r3, [r7, #20]
 8001a18:	e009      	b.n	8001a2e <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001a1a:	68bb      	ldr	r3, [r7, #8]
 8001a1c:	1c5a      	adds	r2, r3, #1
 8001a1e:	60ba      	str	r2, [r7, #8]
 8001a20:	781b      	ldrb	r3, [r3, #0]
 8001a22:	4618      	mov	r0, r3
 8001a24:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	3301      	adds	r3, #1
 8001a2c:	617b      	str	r3, [r7, #20]
 8001a2e:	697a      	ldr	r2, [r7, #20]
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	429a      	cmp	r2, r3
 8001a34:	dbf1      	blt.n	8001a1a <_write+0x12>
	}
	return len;
 8001a36:	687b      	ldr	r3, [r7, #4]
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	3718      	adds	r7, #24
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}

08001a40 <_close>:

int _close(int file)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b083      	sub	sp, #12
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
	return -1;
 8001a48:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	370c      	adds	r7, #12
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bc80      	pop	{r7}
 8001a54:	4770      	bx	lr

08001a56 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a56:	b480      	push	{r7}
 8001a58:	b083      	sub	sp, #12
 8001a5a:	af00      	add	r7, sp, #0
 8001a5c:	6078      	str	r0, [r7, #4]
 8001a5e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a66:	605a      	str	r2, [r3, #4]
	return 0;
 8001a68:	2300      	movs	r3, #0
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	370c      	adds	r7, #12
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bc80      	pop	{r7}
 8001a72:	4770      	bx	lr

08001a74 <_isatty>:

int _isatty(int file)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b083      	sub	sp, #12
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
	return 1;
 8001a7c:	2301      	movs	r3, #1
}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	370c      	adds	r7, #12
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bc80      	pop	{r7}
 8001a86:	4770      	bx	lr

08001a88 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b085      	sub	sp, #20
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	60f8      	str	r0, [r7, #12]
 8001a90:	60b9      	str	r1, [r7, #8]
 8001a92:	607a      	str	r2, [r7, #4]
	return 0;
 8001a94:	2300      	movs	r3, #0
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	3714      	adds	r7, #20
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bc80      	pop	{r7}
 8001a9e:	4770      	bx	lr

08001aa0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b086      	sub	sp, #24
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001aa8:	4a14      	ldr	r2, [pc, #80]	; (8001afc <_sbrk+0x5c>)
 8001aaa:	4b15      	ldr	r3, [pc, #84]	; (8001b00 <_sbrk+0x60>)
 8001aac:	1ad3      	subs	r3, r2, r3
 8001aae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ab0:	697b      	ldr	r3, [r7, #20]
 8001ab2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ab4:	4b13      	ldr	r3, [pc, #76]	; (8001b04 <_sbrk+0x64>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d102      	bne.n	8001ac2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001abc:	4b11      	ldr	r3, [pc, #68]	; (8001b04 <_sbrk+0x64>)
 8001abe:	4a12      	ldr	r2, [pc, #72]	; (8001b08 <_sbrk+0x68>)
 8001ac0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ac2:	4b10      	ldr	r3, [pc, #64]	; (8001b04 <_sbrk+0x64>)
 8001ac4:	681a      	ldr	r2, [r3, #0]
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	4413      	add	r3, r2
 8001aca:	693a      	ldr	r2, [r7, #16]
 8001acc:	429a      	cmp	r2, r3
 8001ace:	d207      	bcs.n	8001ae0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ad0:	f002 f9ce 	bl	8003e70 <__errno>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	220c      	movs	r2, #12
 8001ad8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ada:	f04f 33ff 	mov.w	r3, #4294967295
 8001ade:	e009      	b.n	8001af4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ae0:	4b08      	ldr	r3, [pc, #32]	; (8001b04 <_sbrk+0x64>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ae6:	4b07      	ldr	r3, [pc, #28]	; (8001b04 <_sbrk+0x64>)
 8001ae8:	681a      	ldr	r2, [r3, #0]
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	4413      	add	r3, r2
 8001aee:	4a05      	ldr	r2, [pc, #20]	; (8001b04 <_sbrk+0x64>)
 8001af0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001af2:	68fb      	ldr	r3, [r7, #12]
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	3718      	adds	r7, #24
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	20014000 	.word	0x20014000
 8001b00:	00000400 	.word	0x00000400
 8001b04:	20000364 	.word	0x20000364
 8001b08:	20000380 	.word	0x20000380

08001b0c <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b10:	bf00      	nop
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bc80      	pop	{r7}
 8001b16:	4770      	bx	lr

08001b18 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b18:	480c      	ldr	r0, [pc, #48]	; (8001b4c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b1a:	490d      	ldr	r1, [pc, #52]	; (8001b50 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b1c:	4a0d      	ldr	r2, [pc, #52]	; (8001b54 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b20:	e002      	b.n	8001b28 <LoopCopyDataInit>

08001b22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b26:	3304      	adds	r3, #4

08001b28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b2c:	d3f9      	bcc.n	8001b22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b2e:	4a0a      	ldr	r2, [pc, #40]	; (8001b58 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b30:	4c0a      	ldr	r4, [pc, #40]	; (8001b5c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b34:	e001      	b.n	8001b3a <LoopFillZerobss>

08001b36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b38:	3204      	adds	r2, #4

08001b3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b3c:	d3fb      	bcc.n	8001b36 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001b3e:	f7ff ffe5 	bl	8001b0c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b42:	f002 f99b 	bl	8003e7c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001b46:	f7ff fb31 	bl	80011ac <main>
  bx lr
 8001b4a:	4770      	bx	lr
  ldr r0, =_sdata
 8001b4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b50:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001b54:	08007174 	.word	0x08007174
  ldr r2, =_sbss
 8001b58:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001b5c:	2000037c 	.word	0x2000037c

08001b60 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001b60:	e7fe      	b.n	8001b60 <ADC1_IRQHandler>

08001b62 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b62:	b580      	push	{r7, lr}
 8001b64:	b082      	sub	sp, #8
 8001b66:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b6c:	2003      	movs	r0, #3
 8001b6e:	f000 f955 	bl	8001e1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b72:	2000      	movs	r0, #0
 8001b74:	f000 f80e 	bl	8001b94 <HAL_InitTick>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d002      	beq.n	8001b84 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	71fb      	strb	r3, [r7, #7]
 8001b82:	e001      	b.n	8001b88 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001b84:	f7ff fdbe 	bl	8001704 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001b88:	79fb      	ldrb	r3, [r7, #7]
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	3708      	adds	r7, #8
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}
	...

08001b94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b084      	sub	sp, #16
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001ba0:	4b16      	ldr	r3, [pc, #88]	; (8001bfc <HAL_InitTick+0x68>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d022      	beq.n	8001bee <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001ba8:	4b15      	ldr	r3, [pc, #84]	; (8001c00 <HAL_InitTick+0x6c>)
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	4b13      	ldr	r3, [pc, #76]	; (8001bfc <HAL_InitTick+0x68>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001bb4:	fbb1 f3f3 	udiv	r3, r1, r3
 8001bb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f000 f962 	bl	8001e86 <HAL_SYSTICK_Config>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d10f      	bne.n	8001be8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2b0f      	cmp	r3, #15
 8001bcc:	d809      	bhi.n	8001be2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bce:	2200      	movs	r2, #0
 8001bd0:	6879      	ldr	r1, [r7, #4]
 8001bd2:	f04f 30ff 	mov.w	r0, #4294967295
 8001bd6:	f000 f92c 	bl	8001e32 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001bda:	4a0a      	ldr	r2, [pc, #40]	; (8001c04 <HAL_InitTick+0x70>)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6013      	str	r3, [r2, #0]
 8001be0:	e007      	b.n	8001bf2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001be2:	2301      	movs	r3, #1
 8001be4:	73fb      	strb	r3, [r7, #15]
 8001be6:	e004      	b.n	8001bf2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001be8:	2301      	movs	r3, #1
 8001bea:	73fb      	strb	r3, [r7, #15]
 8001bec:	e001      	b.n	8001bf2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001bf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	3710      	adds	r7, #16
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	20000008 	.word	0x20000008
 8001c00:	20000000 	.word	0x20000000
 8001c04:	20000004 	.word	0x20000004

08001c08 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c0c:	4b05      	ldr	r3, [pc, #20]	; (8001c24 <HAL_IncTick+0x1c>)
 8001c0e:	681a      	ldr	r2, [r3, #0]
 8001c10:	4b05      	ldr	r3, [pc, #20]	; (8001c28 <HAL_IncTick+0x20>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4413      	add	r3, r2
 8001c16:	4a03      	ldr	r2, [pc, #12]	; (8001c24 <HAL_IncTick+0x1c>)
 8001c18:	6013      	str	r3, [r2, #0]
}
 8001c1a:	bf00      	nop
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bc80      	pop	{r7}
 8001c20:	4770      	bx	lr
 8001c22:	bf00      	nop
 8001c24:	20000368 	.word	0x20000368
 8001c28:	20000008 	.word	0x20000008

08001c2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	af00      	add	r7, sp, #0
  return uwTick;
 8001c30:	4b02      	ldr	r3, [pc, #8]	; (8001c3c <HAL_GetTick+0x10>)
 8001c32:	681b      	ldr	r3, [r3, #0]
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bc80      	pop	{r7}
 8001c3a:	4770      	bx	lr
 8001c3c:	20000368 	.word	0x20000368

08001c40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b084      	sub	sp, #16
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c48:	f7ff fff0 	bl	8001c2c <HAL_GetTick>
 8001c4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c58:	d004      	beq.n	8001c64 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c5a:	4b09      	ldr	r3, [pc, #36]	; (8001c80 <HAL_Delay+0x40>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	68fa      	ldr	r2, [r7, #12]
 8001c60:	4413      	add	r3, r2
 8001c62:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001c64:	bf00      	nop
 8001c66:	f7ff ffe1 	bl	8001c2c <HAL_GetTick>
 8001c6a:	4602      	mov	r2, r0
 8001c6c:	68bb      	ldr	r3, [r7, #8]
 8001c6e:	1ad3      	subs	r3, r2, r3
 8001c70:	68fa      	ldr	r2, [r7, #12]
 8001c72:	429a      	cmp	r2, r3
 8001c74:	d8f7      	bhi.n	8001c66 <HAL_Delay+0x26>
  {
  }
}
 8001c76:	bf00      	nop
 8001c78:	bf00      	nop
 8001c7a:	3710      	adds	r7, #16
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	20000008 	.word	0x20000008

08001c84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b085      	sub	sp, #20
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	f003 0307 	and.w	r3, r3, #7
 8001c92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c94:	4b0c      	ldr	r3, [pc, #48]	; (8001cc8 <__NVIC_SetPriorityGrouping+0x44>)
 8001c96:	68db      	ldr	r3, [r3, #12]
 8001c98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c9a:	68ba      	ldr	r2, [r7, #8]
 8001c9c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ca8:	68bb      	ldr	r3, [r7, #8]
 8001caa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001cb0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cb4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cb6:	4a04      	ldr	r2, [pc, #16]	; (8001cc8 <__NVIC_SetPriorityGrouping+0x44>)
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	60d3      	str	r3, [r2, #12]
}
 8001cbc:	bf00      	nop
 8001cbe:	3714      	adds	r7, #20
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bc80      	pop	{r7}
 8001cc4:	4770      	bx	lr
 8001cc6:	bf00      	nop
 8001cc8:	e000ed00 	.word	0xe000ed00

08001ccc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001cd0:	4b04      	ldr	r3, [pc, #16]	; (8001ce4 <__NVIC_GetPriorityGrouping+0x18>)
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	0a1b      	lsrs	r3, r3, #8
 8001cd6:	f003 0307 	and.w	r3, r3, #7
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bc80      	pop	{r7}
 8001ce0:	4770      	bx	lr
 8001ce2:	bf00      	nop
 8001ce4:	e000ed00 	.word	0xe000ed00

08001ce8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b083      	sub	sp, #12
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	4603      	mov	r3, r0
 8001cf0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	db0b      	blt.n	8001d12 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cfa:	79fb      	ldrb	r3, [r7, #7]
 8001cfc:	f003 021f 	and.w	r2, r3, #31
 8001d00:	4906      	ldr	r1, [pc, #24]	; (8001d1c <__NVIC_EnableIRQ+0x34>)
 8001d02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d06:	095b      	lsrs	r3, r3, #5
 8001d08:	2001      	movs	r0, #1
 8001d0a:	fa00 f202 	lsl.w	r2, r0, r2
 8001d0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d12:	bf00      	nop
 8001d14:	370c      	adds	r7, #12
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bc80      	pop	{r7}
 8001d1a:	4770      	bx	lr
 8001d1c:	e000e100 	.word	0xe000e100

08001d20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b083      	sub	sp, #12
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	4603      	mov	r3, r0
 8001d28:	6039      	str	r1, [r7, #0]
 8001d2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	db0a      	blt.n	8001d4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	b2da      	uxtb	r2, r3
 8001d38:	490c      	ldr	r1, [pc, #48]	; (8001d6c <__NVIC_SetPriority+0x4c>)
 8001d3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d3e:	0112      	lsls	r2, r2, #4
 8001d40:	b2d2      	uxtb	r2, r2
 8001d42:	440b      	add	r3, r1
 8001d44:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d48:	e00a      	b.n	8001d60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	b2da      	uxtb	r2, r3
 8001d4e:	4908      	ldr	r1, [pc, #32]	; (8001d70 <__NVIC_SetPriority+0x50>)
 8001d50:	79fb      	ldrb	r3, [r7, #7]
 8001d52:	f003 030f 	and.w	r3, r3, #15
 8001d56:	3b04      	subs	r3, #4
 8001d58:	0112      	lsls	r2, r2, #4
 8001d5a:	b2d2      	uxtb	r2, r2
 8001d5c:	440b      	add	r3, r1
 8001d5e:	761a      	strb	r2, [r3, #24]
}
 8001d60:	bf00      	nop
 8001d62:	370c      	adds	r7, #12
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bc80      	pop	{r7}
 8001d68:	4770      	bx	lr
 8001d6a:	bf00      	nop
 8001d6c:	e000e100 	.word	0xe000e100
 8001d70:	e000ed00 	.word	0xe000ed00

08001d74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b089      	sub	sp, #36	; 0x24
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	60f8      	str	r0, [r7, #12]
 8001d7c:	60b9      	str	r1, [r7, #8]
 8001d7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	f003 0307 	and.w	r3, r3, #7
 8001d86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d88:	69fb      	ldr	r3, [r7, #28]
 8001d8a:	f1c3 0307 	rsb	r3, r3, #7
 8001d8e:	2b04      	cmp	r3, #4
 8001d90:	bf28      	it	cs
 8001d92:	2304      	movcs	r3, #4
 8001d94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d96:	69fb      	ldr	r3, [r7, #28]
 8001d98:	3304      	adds	r3, #4
 8001d9a:	2b06      	cmp	r3, #6
 8001d9c:	d902      	bls.n	8001da4 <NVIC_EncodePriority+0x30>
 8001d9e:	69fb      	ldr	r3, [r7, #28]
 8001da0:	3b03      	subs	r3, #3
 8001da2:	e000      	b.n	8001da6 <NVIC_EncodePriority+0x32>
 8001da4:	2300      	movs	r3, #0
 8001da6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001da8:	f04f 32ff 	mov.w	r2, #4294967295
 8001dac:	69bb      	ldr	r3, [r7, #24]
 8001dae:	fa02 f303 	lsl.w	r3, r2, r3
 8001db2:	43da      	mvns	r2, r3
 8001db4:	68bb      	ldr	r3, [r7, #8]
 8001db6:	401a      	ands	r2, r3
 8001db8:	697b      	ldr	r3, [r7, #20]
 8001dba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001dbc:	f04f 31ff 	mov.w	r1, #4294967295
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	fa01 f303 	lsl.w	r3, r1, r3
 8001dc6:	43d9      	mvns	r1, r3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dcc:	4313      	orrs	r3, r2
         );
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	3724      	adds	r7, #36	; 0x24
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bc80      	pop	{r7}
 8001dd6:	4770      	bx	lr

08001dd8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b082      	sub	sp, #8
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	3b01      	subs	r3, #1
 8001de4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001de8:	d301      	bcc.n	8001dee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001dea:	2301      	movs	r3, #1
 8001dec:	e00f      	b.n	8001e0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001dee:	4a0a      	ldr	r2, [pc, #40]	; (8001e18 <SysTick_Config+0x40>)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	3b01      	subs	r3, #1
 8001df4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001df6:	210f      	movs	r1, #15
 8001df8:	f04f 30ff 	mov.w	r0, #4294967295
 8001dfc:	f7ff ff90 	bl	8001d20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e00:	4b05      	ldr	r3, [pc, #20]	; (8001e18 <SysTick_Config+0x40>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e06:	4b04      	ldr	r3, [pc, #16]	; (8001e18 <SysTick_Config+0x40>)
 8001e08:	2207      	movs	r2, #7
 8001e0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e0c:	2300      	movs	r3, #0
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	3708      	adds	r7, #8
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	e000e010 	.word	0xe000e010

08001e1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b082      	sub	sp, #8
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e24:	6878      	ldr	r0, [r7, #4]
 8001e26:	f7ff ff2d 	bl	8001c84 <__NVIC_SetPriorityGrouping>
}
 8001e2a:	bf00      	nop
 8001e2c:	3708      	adds	r7, #8
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}

08001e32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e32:	b580      	push	{r7, lr}
 8001e34:	b086      	sub	sp, #24
 8001e36:	af00      	add	r7, sp, #0
 8001e38:	4603      	mov	r3, r0
 8001e3a:	60b9      	str	r1, [r7, #8]
 8001e3c:	607a      	str	r2, [r7, #4]
 8001e3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001e40:	2300      	movs	r3, #0
 8001e42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e44:	f7ff ff42 	bl	8001ccc <__NVIC_GetPriorityGrouping>
 8001e48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e4a:	687a      	ldr	r2, [r7, #4]
 8001e4c:	68b9      	ldr	r1, [r7, #8]
 8001e4e:	6978      	ldr	r0, [r7, #20]
 8001e50:	f7ff ff90 	bl	8001d74 <NVIC_EncodePriority>
 8001e54:	4602      	mov	r2, r0
 8001e56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e5a:	4611      	mov	r1, r2
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f7ff ff5f 	bl	8001d20 <__NVIC_SetPriority>
}
 8001e62:	bf00      	nop
 8001e64:	3718      	adds	r7, #24
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}

08001e6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e6a:	b580      	push	{r7, lr}
 8001e6c:	b082      	sub	sp, #8
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	4603      	mov	r3, r0
 8001e72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f7ff ff35 	bl	8001ce8 <__NVIC_EnableIRQ>
}
 8001e7e:	bf00      	nop
 8001e80:	3708      	adds	r7, #8
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}

08001e86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e86:	b580      	push	{r7, lr}
 8001e88:	b082      	sub	sp, #8
 8001e8a:	af00      	add	r7, sp, #0
 8001e8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e8e:	6878      	ldr	r0, [r7, #4]
 8001e90:	f7ff ffa2 	bl	8001dd8 <SysTick_Config>
 8001e94:	4603      	mov	r3, r0
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	3708      	adds	r7, #8
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}

08001e9e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001e9e:	b480      	push	{r7}
 8001ea0:	b085      	sub	sp, #20
 8001ea2:	af00      	add	r7, sp, #0
 8001ea4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001eb0:	b2db      	uxtb	r3, r3
 8001eb2:	2b02      	cmp	r3, #2
 8001eb4:	d008      	beq.n	8001ec8 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2204      	movs	r2, #4
 8001eba:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	e022      	b.n	8001f0e <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f022 020e 	bic.w	r2, r2, #14
 8001ed6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	681a      	ldr	r2, [r3, #0]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f022 0201 	bic.w	r2, r2, #1
 8001ee6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eec:	f003 021c 	and.w	r2, r3, #28
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ef4:	2101      	movs	r1, #1
 8001ef6:	fa01 f202 	lsl.w	r2, r1, r2
 8001efa:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2201      	movs	r2, #1
 8001f00:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2200      	movs	r2, #0
 8001f08:	f883 2020 	strb.w	r2, [r3, #32]

    return status;
 8001f0c:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001f0e:	4618      	mov	r0, r3
 8001f10:	3714      	adds	r7, #20
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bc80      	pop	{r7}
 8001f16:	4770      	bx	lr

08001f18 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b084      	sub	sp, #16
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f20:	2300      	movs	r3, #0
 8001f22:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001f2a:	b2db      	uxtb	r3, r3
 8001f2c:	2b02      	cmp	r3, #2
 8001f2e:	d005      	beq.n	8001f3c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2204      	movs	r2, #4
 8001f34:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 8001f36:	2301      	movs	r3, #1
 8001f38:	73fb      	strb	r3, [r7, #15]
 8001f3a:	e029      	b.n	8001f90 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f022 020e 	bic.w	r2, r2, #14
 8001f4a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f022 0201 	bic.w	r2, r2, #1
 8001f5a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f60:	f003 021c 	and.w	r2, r3, #28
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f68:	2101      	movs	r1, #1
 8001f6a:	fa01 f202 	lsl.w	r2, r1, r2
 8001f6e:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2201      	movs	r2, #1
 8001f74:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d003      	beq.n	8001f90 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f8c:	6878      	ldr	r0, [r7, #4]
 8001f8e:	4798      	blx	r3
    }
  }
  return status;
 8001f90:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	3710      	adds	r7, #16
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
	...

08001f9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b087      	sub	sp, #28
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
 8001fa4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001faa:	2300      	movs	r3, #0
 8001fac:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001fb2:	e160      	b.n	8002276 <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	681a      	ldr	r2, [r3, #0]
 8001fb8:	2101      	movs	r1, #1
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	fa01 f303 	lsl.w	r3, r1, r3
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	f000 8152 	beq.w	8002270 <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	f003 0303 	and.w	r3, r3, #3
 8001fd4:	2b01      	cmp	r3, #1
 8001fd6:	d005      	beq.n	8001fe4 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001fe0:	2b02      	cmp	r3, #2
 8001fe2:	d130      	bne.n	8002046 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	689b      	ldr	r3, [r3, #8]
 8001fe8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	005b      	lsls	r3, r3, #1
 8001fee:	2203      	movs	r2, #3
 8001ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff4:	43db      	mvns	r3, r3
 8001ff6:	693a      	ldr	r2, [r7, #16]
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	68da      	ldr	r2, [r3, #12]
 8002000:	697b      	ldr	r3, [r7, #20]
 8002002:	005b      	lsls	r3, r3, #1
 8002004:	fa02 f303 	lsl.w	r3, r2, r3
 8002008:	693a      	ldr	r2, [r7, #16]
 800200a:	4313      	orrs	r3, r2
 800200c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	693a      	ldr	r2, [r7, #16]
 8002012:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 800201a:	2201      	movs	r2, #1
 800201c:	697b      	ldr	r3, [r7, #20]
 800201e:	fa02 f303 	lsl.w	r3, r2, r3
 8002022:	43db      	mvns	r3, r3
 8002024:	693a      	ldr	r2, [r7, #16]
 8002026:	4013      	ands	r3, r2
 8002028:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	091b      	lsrs	r3, r3, #4
 8002030:	f003 0201 	and.w	r2, r3, #1
 8002034:	697b      	ldr	r3, [r7, #20]
 8002036:	fa02 f303 	lsl.w	r3, r2, r3
 800203a:	693a      	ldr	r2, [r7, #16]
 800203c:	4313      	orrs	r3, r2
 800203e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	693a      	ldr	r2, [r7, #16]
 8002044:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	f003 0303 	and.w	r3, r3, #3
 800204e:	2b03      	cmp	r3, #3
 8002050:	d017      	beq.n	8002082 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	68db      	ldr	r3, [r3, #12]
 8002056:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	005b      	lsls	r3, r3, #1
 800205c:	2203      	movs	r2, #3
 800205e:	fa02 f303 	lsl.w	r3, r2, r3
 8002062:	43db      	mvns	r3, r3
 8002064:	693a      	ldr	r2, [r7, #16]
 8002066:	4013      	ands	r3, r2
 8002068:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	689a      	ldr	r2, [r3, #8]
 800206e:	697b      	ldr	r3, [r7, #20]
 8002070:	005b      	lsls	r3, r3, #1
 8002072:	fa02 f303 	lsl.w	r3, r2, r3
 8002076:	693a      	ldr	r2, [r7, #16]
 8002078:	4313      	orrs	r3, r2
 800207a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	693a      	ldr	r2, [r7, #16]
 8002080:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	f003 0303 	and.w	r3, r3, #3
 800208a:	2b02      	cmp	r3, #2
 800208c:	d123      	bne.n	80020d6 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 800208e:	697b      	ldr	r3, [r7, #20]
 8002090:	08da      	lsrs	r2, r3, #3
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	3208      	adds	r2, #8
 8002096:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800209a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	f003 0307 	and.w	r3, r3, #7
 80020a2:	009b      	lsls	r3, r3, #2
 80020a4:	220f      	movs	r2, #15
 80020a6:	fa02 f303 	lsl.w	r3, r2, r3
 80020aa:	43db      	mvns	r3, r3
 80020ac:	693a      	ldr	r2, [r7, #16]
 80020ae:	4013      	ands	r3, r2
 80020b0:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	691a      	ldr	r2, [r3, #16]
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	f003 0307 	and.w	r3, r3, #7
 80020bc:	009b      	lsls	r3, r3, #2
 80020be:	fa02 f303 	lsl.w	r3, r2, r3
 80020c2:	693a      	ldr	r2, [r7, #16]
 80020c4:	4313      	orrs	r3, r2
 80020c6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 80020c8:	697b      	ldr	r3, [r7, #20]
 80020ca:	08da      	lsrs	r2, r3, #3
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	3208      	adds	r2, #8
 80020d0:	6939      	ldr	r1, [r7, #16]
 80020d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 80020dc:	697b      	ldr	r3, [r7, #20]
 80020de:	005b      	lsls	r3, r3, #1
 80020e0:	2203      	movs	r2, #3
 80020e2:	fa02 f303 	lsl.w	r3, r2, r3
 80020e6:	43db      	mvns	r3, r3
 80020e8:	693a      	ldr	r2, [r7, #16]
 80020ea:	4013      	ands	r3, r2
 80020ec:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	f003 0203 	and.w	r2, r3, #3
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	005b      	lsls	r3, r3, #1
 80020fa:	fa02 f303 	lsl.w	r3, r2, r3
 80020fe:	693a      	ldr	r2, [r7, #16]
 8002100:	4313      	orrs	r3, r2
 8002102:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	693a      	ldr	r2, [r7, #16]
 8002108:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002112:	2b00      	cmp	r3, #0
 8002114:	f000 80ac 	beq.w	8002270 <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002118:	4b5e      	ldr	r3, [pc, #376]	; (8002294 <HAL_GPIO_Init+0x2f8>)
 800211a:	6a1b      	ldr	r3, [r3, #32]
 800211c:	4a5d      	ldr	r2, [pc, #372]	; (8002294 <HAL_GPIO_Init+0x2f8>)
 800211e:	f043 0301 	orr.w	r3, r3, #1
 8002122:	6213      	str	r3, [r2, #32]
 8002124:	4b5b      	ldr	r3, [pc, #364]	; (8002294 <HAL_GPIO_Init+0x2f8>)
 8002126:	6a1b      	ldr	r3, [r3, #32]
 8002128:	f003 0301 	and.w	r3, r3, #1
 800212c:	60bb      	str	r3, [r7, #8]
 800212e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8002130:	4a59      	ldr	r2, [pc, #356]	; (8002298 <HAL_GPIO_Init+0x2fc>)
 8002132:	697b      	ldr	r3, [r7, #20]
 8002134:	089b      	lsrs	r3, r3, #2
 8002136:	3302      	adds	r3, #2
 8002138:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800213c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	f003 0303 	and.w	r3, r3, #3
 8002144:	009b      	lsls	r3, r3, #2
 8002146:	220f      	movs	r2, #15
 8002148:	fa02 f303 	lsl.w	r3, r2, r3
 800214c:	43db      	mvns	r3, r3
 800214e:	693a      	ldr	r2, [r7, #16]
 8002150:	4013      	ands	r3, r2
 8002152:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	4a51      	ldr	r2, [pc, #324]	; (800229c <HAL_GPIO_Init+0x300>)
 8002158:	4293      	cmp	r3, r2
 800215a:	d025      	beq.n	80021a8 <HAL_GPIO_Init+0x20c>
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	4a50      	ldr	r2, [pc, #320]	; (80022a0 <HAL_GPIO_Init+0x304>)
 8002160:	4293      	cmp	r3, r2
 8002162:	d01f      	beq.n	80021a4 <HAL_GPIO_Init+0x208>
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	4a4f      	ldr	r2, [pc, #316]	; (80022a4 <HAL_GPIO_Init+0x308>)
 8002168:	4293      	cmp	r3, r2
 800216a:	d019      	beq.n	80021a0 <HAL_GPIO_Init+0x204>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	4a4e      	ldr	r2, [pc, #312]	; (80022a8 <HAL_GPIO_Init+0x30c>)
 8002170:	4293      	cmp	r3, r2
 8002172:	d013      	beq.n	800219c <HAL_GPIO_Init+0x200>
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	4a4d      	ldr	r2, [pc, #308]	; (80022ac <HAL_GPIO_Init+0x310>)
 8002178:	4293      	cmp	r3, r2
 800217a:	d00d      	beq.n	8002198 <HAL_GPIO_Init+0x1fc>
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	4a4c      	ldr	r2, [pc, #304]	; (80022b0 <HAL_GPIO_Init+0x314>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d007      	beq.n	8002194 <HAL_GPIO_Init+0x1f8>
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	4a4b      	ldr	r2, [pc, #300]	; (80022b4 <HAL_GPIO_Init+0x318>)
 8002188:	4293      	cmp	r3, r2
 800218a:	d101      	bne.n	8002190 <HAL_GPIO_Init+0x1f4>
 800218c:	2306      	movs	r3, #6
 800218e:	e00c      	b.n	80021aa <HAL_GPIO_Init+0x20e>
 8002190:	2307      	movs	r3, #7
 8002192:	e00a      	b.n	80021aa <HAL_GPIO_Init+0x20e>
 8002194:	2305      	movs	r3, #5
 8002196:	e008      	b.n	80021aa <HAL_GPIO_Init+0x20e>
 8002198:	2304      	movs	r3, #4
 800219a:	e006      	b.n	80021aa <HAL_GPIO_Init+0x20e>
 800219c:	2303      	movs	r3, #3
 800219e:	e004      	b.n	80021aa <HAL_GPIO_Init+0x20e>
 80021a0:	2302      	movs	r3, #2
 80021a2:	e002      	b.n	80021aa <HAL_GPIO_Init+0x20e>
 80021a4:	2301      	movs	r3, #1
 80021a6:	e000      	b.n	80021aa <HAL_GPIO_Init+0x20e>
 80021a8:	2300      	movs	r3, #0
 80021aa:	697a      	ldr	r2, [r7, #20]
 80021ac:	f002 0203 	and.w	r2, r2, #3
 80021b0:	0092      	lsls	r2, r2, #2
 80021b2:	4093      	lsls	r3, r2
 80021b4:	693a      	ldr	r2, [r7, #16]
 80021b6:	4313      	orrs	r3, r2
 80021b8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80021ba:	4937      	ldr	r1, [pc, #220]	; (8002298 <HAL_GPIO_Init+0x2fc>)
 80021bc:	697b      	ldr	r3, [r7, #20]
 80021be:	089b      	lsrs	r3, r3, #2
 80021c0:	3302      	adds	r3, #2
 80021c2:	693a      	ldr	r2, [r7, #16]
 80021c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80021c8:	4b3b      	ldr	r3, [pc, #236]	; (80022b8 <HAL_GPIO_Init+0x31c>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	43db      	mvns	r3, r3
 80021d2:	693a      	ldr	r2, [r7, #16]
 80021d4:	4013      	ands	r3, r2
 80021d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d003      	beq.n	80021ec <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent);
 80021e4:	693a      	ldr	r2, [r7, #16]
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	4313      	orrs	r3, r2
 80021ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80021ec:	4a32      	ldr	r2, [pc, #200]	; (80022b8 <HAL_GPIO_Init+0x31c>)
 80021ee:	693b      	ldr	r3, [r7, #16]
 80021f0:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80021f2:	4b31      	ldr	r3, [pc, #196]	; (80022b8 <HAL_GPIO_Init+0x31c>)
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	43db      	mvns	r3, r3
 80021fc:	693a      	ldr	r2, [r7, #16]
 80021fe:	4013      	ands	r3, r2
 8002200:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800220a:	2b00      	cmp	r3, #0
 800220c:	d003      	beq.n	8002216 <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent);
 800220e:	693a      	ldr	r2, [r7, #16]
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	4313      	orrs	r3, r2
 8002214:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002216:	4a28      	ldr	r2, [pc, #160]	; (80022b8 <HAL_GPIO_Init+0x31c>)
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800221c:	4b26      	ldr	r3, [pc, #152]	; (80022b8 <HAL_GPIO_Init+0x31c>)
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	43db      	mvns	r3, r3
 8002226:	693a      	ldr	r2, [r7, #16]
 8002228:	4013      	ands	r3, r2
 800222a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002234:	2b00      	cmp	r3, #0
 8002236:	d003      	beq.n	8002240 <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent);
 8002238:	693a      	ldr	r2, [r7, #16]
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	4313      	orrs	r3, r2
 800223e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002240:	4a1d      	ldr	r2, [pc, #116]	; (80022b8 <HAL_GPIO_Init+0x31c>)
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002246:	4b1c      	ldr	r3, [pc, #112]	; (80022b8 <HAL_GPIO_Init+0x31c>)
 8002248:	68db      	ldr	r3, [r3, #12]
 800224a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	43db      	mvns	r3, r3
 8002250:	693a      	ldr	r2, [r7, #16]
 8002252:	4013      	ands	r3, r2
 8002254:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800225e:	2b00      	cmp	r3, #0
 8002260:	d003      	beq.n	800226a <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent);
 8002262:	693a      	ldr	r2, [r7, #16]
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	4313      	orrs	r3, r2
 8002268:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800226a:	4a13      	ldr	r2, [pc, #76]	; (80022b8 <HAL_GPIO_Init+0x31c>)
 800226c:	693b      	ldr	r3, [r7, #16]
 800226e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	3301      	adds	r3, #1
 8002274:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	681a      	ldr	r2, [r3, #0]
 800227a:	697b      	ldr	r3, [r7, #20]
 800227c:	fa22 f303 	lsr.w	r3, r2, r3
 8002280:	2b00      	cmp	r3, #0
 8002282:	f47f ae97 	bne.w	8001fb4 <HAL_GPIO_Init+0x18>
  }
}
 8002286:	bf00      	nop
 8002288:	bf00      	nop
 800228a:	371c      	adds	r7, #28
 800228c:	46bd      	mov	sp, r7
 800228e:	bc80      	pop	{r7}
 8002290:	4770      	bx	lr
 8002292:	bf00      	nop
 8002294:	40023800 	.word	0x40023800
 8002298:	40010000 	.word	0x40010000
 800229c:	40020000 	.word	0x40020000
 80022a0:	40020400 	.word	0x40020400
 80022a4:	40020800 	.word	0x40020800
 80022a8:	40020c00 	.word	0x40020c00
 80022ac:	40021000 	.word	0x40021000
 80022b0:	40021400 	.word	0x40021400
 80022b4:	40021800 	.word	0x40021800
 80022b8:	40010400 	.word	0x40010400

080022bc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80022bc:	b480      	push	{r7}
 80022be:	b085      	sub	sp, #20
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
 80022c4:	460b      	mov	r3, r1
 80022c6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	691a      	ldr	r2, [r3, #16]
 80022cc:	887b      	ldrh	r3, [r7, #2]
 80022ce:	4013      	ands	r3, r2
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d002      	beq.n	80022da <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80022d4:	2301      	movs	r3, #1
 80022d6:	73fb      	strb	r3, [r7, #15]
 80022d8:	e001      	b.n	80022de <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80022da:	2300      	movs	r3, #0
 80022dc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80022de:	7bfb      	ldrb	r3, [r7, #15]
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	3714      	adds	r7, #20
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bc80      	pop	{r7}
 80022e8:	4770      	bx	lr

080022ea <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022ea:	b480      	push	{r7}
 80022ec:	b083      	sub	sp, #12
 80022ee:	af00      	add	r7, sp, #0
 80022f0:	6078      	str	r0, [r7, #4]
 80022f2:	460b      	mov	r3, r1
 80022f4:	807b      	strh	r3, [r7, #2]
 80022f6:	4613      	mov	r3, r2
 80022f8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80022fa:	787b      	ldrb	r3, [r7, #1]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d003      	beq.n	8002308 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002300:	887a      	ldrh	r2, [r7, #2]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8002306:	e003      	b.n	8002310 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8002308:	887b      	ldrh	r3, [r7, #2]
 800230a:	041a      	lsls	r2, r3, #16
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	619a      	str	r2, [r3, #24]
}
 8002310:	bf00      	nop
 8002312:	370c      	adds	r7, #12
 8002314:	46bd      	mov	sp, r7
 8002316:	bc80      	pop	{r7}
 8002318:	4770      	bx	lr
	...

0800231c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b088      	sub	sp, #32
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d101      	bne.n	800232e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800232a:	2301      	movs	r3, #1
 800232c:	e31d      	b.n	800296a <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800232e:	4b94      	ldr	r3, [pc, #592]	; (8002580 <HAL_RCC_OscConfig+0x264>)
 8002330:	689b      	ldr	r3, [r3, #8]
 8002332:	f003 030c 	and.w	r3, r3, #12
 8002336:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002338:	4b91      	ldr	r3, [pc, #580]	; (8002580 <HAL_RCC_OscConfig+0x264>)
 800233a:	689b      	ldr	r3, [r3, #8]
 800233c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002340:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f003 0301 	and.w	r3, r3, #1
 800234a:	2b00      	cmp	r3, #0
 800234c:	d07b      	beq.n	8002446 <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800234e:	69bb      	ldr	r3, [r7, #24]
 8002350:	2b08      	cmp	r3, #8
 8002352:	d006      	beq.n	8002362 <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002354:	69bb      	ldr	r3, [r7, #24]
 8002356:	2b0c      	cmp	r3, #12
 8002358:	d10f      	bne.n	800237a <HAL_RCC_OscConfig+0x5e>
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002360:	d10b      	bne.n	800237a <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002362:	4b87      	ldr	r3, [pc, #540]	; (8002580 <HAL_RCC_OscConfig+0x264>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800236a:	2b00      	cmp	r3, #0
 800236c:	d06a      	beq.n	8002444 <HAL_RCC_OscConfig+0x128>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	685b      	ldr	r3, [r3, #4]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d166      	bne.n	8002444 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 8002376:	2301      	movs	r3, #1
 8002378:	e2f7      	b.n	800296a <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	2b01      	cmp	r3, #1
 8002380:	d106      	bne.n	8002390 <HAL_RCC_OscConfig+0x74>
 8002382:	4b7f      	ldr	r3, [pc, #508]	; (8002580 <HAL_RCC_OscConfig+0x264>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4a7e      	ldr	r2, [pc, #504]	; (8002580 <HAL_RCC_OscConfig+0x264>)
 8002388:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800238c:	6013      	str	r3, [r2, #0]
 800238e:	e02d      	b.n	80023ec <HAL_RCC_OscConfig+0xd0>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d10c      	bne.n	80023b2 <HAL_RCC_OscConfig+0x96>
 8002398:	4b79      	ldr	r3, [pc, #484]	; (8002580 <HAL_RCC_OscConfig+0x264>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a78      	ldr	r2, [pc, #480]	; (8002580 <HAL_RCC_OscConfig+0x264>)
 800239e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80023a2:	6013      	str	r3, [r2, #0]
 80023a4:	4b76      	ldr	r3, [pc, #472]	; (8002580 <HAL_RCC_OscConfig+0x264>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a75      	ldr	r2, [pc, #468]	; (8002580 <HAL_RCC_OscConfig+0x264>)
 80023aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80023ae:	6013      	str	r3, [r2, #0]
 80023b0:	e01c      	b.n	80023ec <HAL_RCC_OscConfig+0xd0>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	2b05      	cmp	r3, #5
 80023b8:	d10c      	bne.n	80023d4 <HAL_RCC_OscConfig+0xb8>
 80023ba:	4b71      	ldr	r3, [pc, #452]	; (8002580 <HAL_RCC_OscConfig+0x264>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4a70      	ldr	r2, [pc, #448]	; (8002580 <HAL_RCC_OscConfig+0x264>)
 80023c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80023c4:	6013      	str	r3, [r2, #0]
 80023c6:	4b6e      	ldr	r3, [pc, #440]	; (8002580 <HAL_RCC_OscConfig+0x264>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4a6d      	ldr	r2, [pc, #436]	; (8002580 <HAL_RCC_OscConfig+0x264>)
 80023cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023d0:	6013      	str	r3, [r2, #0]
 80023d2:	e00b      	b.n	80023ec <HAL_RCC_OscConfig+0xd0>
 80023d4:	4b6a      	ldr	r3, [pc, #424]	; (8002580 <HAL_RCC_OscConfig+0x264>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a69      	ldr	r2, [pc, #420]	; (8002580 <HAL_RCC_OscConfig+0x264>)
 80023da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80023de:	6013      	str	r3, [r2, #0]
 80023e0:	4b67      	ldr	r3, [pc, #412]	; (8002580 <HAL_RCC_OscConfig+0x264>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a66      	ldr	r2, [pc, #408]	; (8002580 <HAL_RCC_OscConfig+0x264>)
 80023e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80023ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d013      	beq.n	800241c <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023f4:	f7ff fc1a 	bl	8001c2c <HAL_GetTick>
 80023f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80023fa:	e008      	b.n	800240e <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80023fc:	f7ff fc16 	bl	8001c2c <HAL_GetTick>
 8002400:	4602      	mov	r2, r0
 8002402:	693b      	ldr	r3, [r7, #16]
 8002404:	1ad3      	subs	r3, r2, r3
 8002406:	2b64      	cmp	r3, #100	; 0x64
 8002408:	d901      	bls.n	800240e <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 800240a:	2303      	movs	r3, #3
 800240c:	e2ad      	b.n	800296a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800240e:	4b5c      	ldr	r3, [pc, #368]	; (8002580 <HAL_RCC_OscConfig+0x264>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002416:	2b00      	cmp	r3, #0
 8002418:	d0f0      	beq.n	80023fc <HAL_RCC_OscConfig+0xe0>
 800241a:	e014      	b.n	8002446 <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800241c:	f7ff fc06 	bl	8001c2c <HAL_GetTick>
 8002420:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002422:	e008      	b.n	8002436 <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002424:	f7ff fc02 	bl	8001c2c <HAL_GetTick>
 8002428:	4602      	mov	r2, r0
 800242a:	693b      	ldr	r3, [r7, #16]
 800242c:	1ad3      	subs	r3, r2, r3
 800242e:	2b64      	cmp	r3, #100	; 0x64
 8002430:	d901      	bls.n	8002436 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8002432:	2303      	movs	r3, #3
 8002434:	e299      	b.n	800296a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002436:	4b52      	ldr	r3, [pc, #328]	; (8002580 <HAL_RCC_OscConfig+0x264>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800243e:	2b00      	cmp	r3, #0
 8002440:	d1f0      	bne.n	8002424 <HAL_RCC_OscConfig+0x108>
 8002442:	e000      	b.n	8002446 <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002444:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f003 0302 	and.w	r3, r3, #2
 800244e:	2b00      	cmp	r3, #0
 8002450:	d05a      	beq.n	8002508 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002452:	69bb      	ldr	r3, [r7, #24]
 8002454:	2b04      	cmp	r3, #4
 8002456:	d005      	beq.n	8002464 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002458:	69bb      	ldr	r3, [r7, #24]
 800245a:	2b0c      	cmp	r3, #12
 800245c:	d119      	bne.n	8002492 <HAL_RCC_OscConfig+0x176>
 800245e:	697b      	ldr	r3, [r7, #20]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d116      	bne.n	8002492 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002464:	4b46      	ldr	r3, [pc, #280]	; (8002580 <HAL_RCC_OscConfig+0x264>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f003 0302 	and.w	r3, r3, #2
 800246c:	2b00      	cmp	r3, #0
 800246e:	d005      	beq.n	800247c <HAL_RCC_OscConfig+0x160>
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	68db      	ldr	r3, [r3, #12]
 8002474:	2b01      	cmp	r3, #1
 8002476:	d001      	beq.n	800247c <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8002478:	2301      	movs	r3, #1
 800247a:	e276      	b.n	800296a <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800247c:	4b40      	ldr	r3, [pc, #256]	; (8002580 <HAL_RCC_OscConfig+0x264>)
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	691b      	ldr	r3, [r3, #16]
 8002488:	021b      	lsls	r3, r3, #8
 800248a:	493d      	ldr	r1, [pc, #244]	; (8002580 <HAL_RCC_OscConfig+0x264>)
 800248c:	4313      	orrs	r3, r2
 800248e:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002490:	e03a      	b.n	8002508 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	68db      	ldr	r3, [r3, #12]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d020      	beq.n	80024dc <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800249a:	4b3a      	ldr	r3, [pc, #232]	; (8002584 <HAL_RCC_OscConfig+0x268>)
 800249c:	2201      	movs	r2, #1
 800249e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024a0:	f7ff fbc4 	bl	8001c2c <HAL_GetTick>
 80024a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80024a6:	e008      	b.n	80024ba <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80024a8:	f7ff fbc0 	bl	8001c2c <HAL_GetTick>
 80024ac:	4602      	mov	r2, r0
 80024ae:	693b      	ldr	r3, [r7, #16]
 80024b0:	1ad3      	subs	r3, r2, r3
 80024b2:	2b02      	cmp	r3, #2
 80024b4:	d901      	bls.n	80024ba <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80024b6:	2303      	movs	r3, #3
 80024b8:	e257      	b.n	800296a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80024ba:	4b31      	ldr	r3, [pc, #196]	; (8002580 <HAL_RCC_OscConfig+0x264>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f003 0302 	and.w	r3, r3, #2
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d0f0      	beq.n	80024a8 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024c6:	4b2e      	ldr	r3, [pc, #184]	; (8002580 <HAL_RCC_OscConfig+0x264>)
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	691b      	ldr	r3, [r3, #16]
 80024d2:	021b      	lsls	r3, r3, #8
 80024d4:	492a      	ldr	r1, [pc, #168]	; (8002580 <HAL_RCC_OscConfig+0x264>)
 80024d6:	4313      	orrs	r3, r2
 80024d8:	604b      	str	r3, [r1, #4]
 80024da:	e015      	b.n	8002508 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80024dc:	4b29      	ldr	r3, [pc, #164]	; (8002584 <HAL_RCC_OscConfig+0x268>)
 80024de:	2200      	movs	r2, #0
 80024e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024e2:	f7ff fba3 	bl	8001c2c <HAL_GetTick>
 80024e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80024e8:	e008      	b.n	80024fc <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80024ea:	f7ff fb9f 	bl	8001c2c <HAL_GetTick>
 80024ee:	4602      	mov	r2, r0
 80024f0:	693b      	ldr	r3, [r7, #16]
 80024f2:	1ad3      	subs	r3, r2, r3
 80024f4:	2b02      	cmp	r3, #2
 80024f6:	d901      	bls.n	80024fc <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 80024f8:	2303      	movs	r3, #3
 80024fa:	e236      	b.n	800296a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80024fc:	4b20      	ldr	r3, [pc, #128]	; (8002580 <HAL_RCC_OscConfig+0x264>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f003 0302 	and.w	r3, r3, #2
 8002504:	2b00      	cmp	r3, #0
 8002506:	d1f0      	bne.n	80024ea <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f003 0310 	and.w	r3, r3, #16
 8002510:	2b00      	cmp	r3, #0
 8002512:	f000 80b8 	beq.w	8002686 <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002516:	69bb      	ldr	r3, [r7, #24]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d170      	bne.n	80025fe <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800251c:	4b18      	ldr	r3, [pc, #96]	; (8002580 <HAL_RCC_OscConfig+0x264>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002524:	2b00      	cmp	r3, #0
 8002526:	d005      	beq.n	8002534 <HAL_RCC_OscConfig+0x218>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	699b      	ldr	r3, [r3, #24]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d101      	bne.n	8002534 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8002530:	2301      	movs	r3, #1
 8002532:	e21a      	b.n	800296a <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6a1a      	ldr	r2, [r3, #32]
 8002538:	4b11      	ldr	r3, [pc, #68]	; (8002580 <HAL_RCC_OscConfig+0x264>)
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8002540:	429a      	cmp	r2, r3
 8002542:	d921      	bls.n	8002588 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6a1b      	ldr	r3, [r3, #32]
 8002548:	4618      	mov	r0, r3
 800254a:	f000 fc7d 	bl	8002e48 <RCC_SetFlashLatencyFromMSIRange>
 800254e:	4603      	mov	r3, r0
 8002550:	2b00      	cmp	r3, #0
 8002552:	d001      	beq.n	8002558 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8002554:	2301      	movs	r3, #1
 8002556:	e208      	b.n	800296a <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002558:	4b09      	ldr	r3, [pc, #36]	; (8002580 <HAL_RCC_OscConfig+0x264>)
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6a1b      	ldr	r3, [r3, #32]
 8002564:	4906      	ldr	r1, [pc, #24]	; (8002580 <HAL_RCC_OscConfig+0x264>)
 8002566:	4313      	orrs	r3, r2
 8002568:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800256a:	4b05      	ldr	r3, [pc, #20]	; (8002580 <HAL_RCC_OscConfig+0x264>)
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	69db      	ldr	r3, [r3, #28]
 8002576:	061b      	lsls	r3, r3, #24
 8002578:	4901      	ldr	r1, [pc, #4]	; (8002580 <HAL_RCC_OscConfig+0x264>)
 800257a:	4313      	orrs	r3, r2
 800257c:	604b      	str	r3, [r1, #4]
 800257e:	e020      	b.n	80025c2 <HAL_RCC_OscConfig+0x2a6>
 8002580:	40023800 	.word	0x40023800
 8002584:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002588:	4b99      	ldr	r3, [pc, #612]	; (80027f0 <HAL_RCC_OscConfig+0x4d4>)
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6a1b      	ldr	r3, [r3, #32]
 8002594:	4996      	ldr	r1, [pc, #600]	; (80027f0 <HAL_RCC_OscConfig+0x4d4>)
 8002596:	4313      	orrs	r3, r2
 8002598:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800259a:	4b95      	ldr	r3, [pc, #596]	; (80027f0 <HAL_RCC_OscConfig+0x4d4>)
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	69db      	ldr	r3, [r3, #28]
 80025a6:	061b      	lsls	r3, r3, #24
 80025a8:	4991      	ldr	r1, [pc, #580]	; (80027f0 <HAL_RCC_OscConfig+0x4d4>)
 80025aa:	4313      	orrs	r3, r2
 80025ac:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6a1b      	ldr	r3, [r3, #32]
 80025b2:	4618      	mov	r0, r3
 80025b4:	f000 fc48 	bl	8002e48 <RCC_SetFlashLatencyFromMSIRange>
 80025b8:	4603      	mov	r3, r0
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d001      	beq.n	80025c2 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	e1d3      	b.n	800296a <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6a1b      	ldr	r3, [r3, #32]
 80025c6:	0b5b      	lsrs	r3, r3, #13
 80025c8:	3301      	adds	r3, #1
 80025ca:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80025ce:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80025d2:	4a87      	ldr	r2, [pc, #540]	; (80027f0 <HAL_RCC_OscConfig+0x4d4>)
 80025d4:	6892      	ldr	r2, [r2, #8]
 80025d6:	0912      	lsrs	r2, r2, #4
 80025d8:	f002 020f 	and.w	r2, r2, #15
 80025dc:	4985      	ldr	r1, [pc, #532]	; (80027f4 <HAL_RCC_OscConfig+0x4d8>)
 80025de:	5c8a      	ldrb	r2, [r1, r2]
 80025e0:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80025e2:	4a85      	ldr	r2, [pc, #532]	; (80027f8 <HAL_RCC_OscConfig+0x4dc>)
 80025e4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80025e6:	4b85      	ldr	r3, [pc, #532]	; (80027fc <HAL_RCC_OscConfig+0x4e0>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4618      	mov	r0, r3
 80025ec:	f7ff fad2 	bl	8001b94 <HAL_InitTick>
 80025f0:	4603      	mov	r3, r0
 80025f2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80025f4:	7bfb      	ldrb	r3, [r7, #15]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d045      	beq.n	8002686 <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 80025fa:	7bfb      	ldrb	r3, [r7, #15]
 80025fc:	e1b5      	b.n	800296a <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	699b      	ldr	r3, [r3, #24]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d029      	beq.n	800265a <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002606:	4b7e      	ldr	r3, [pc, #504]	; (8002800 <HAL_RCC_OscConfig+0x4e4>)
 8002608:	2201      	movs	r2, #1
 800260a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800260c:	f7ff fb0e 	bl	8001c2c <HAL_GetTick>
 8002610:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002612:	e008      	b.n	8002626 <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002614:	f7ff fb0a 	bl	8001c2c <HAL_GetTick>
 8002618:	4602      	mov	r2, r0
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	1ad3      	subs	r3, r2, r3
 800261e:	2b02      	cmp	r3, #2
 8002620:	d901      	bls.n	8002626 <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8002622:	2303      	movs	r3, #3
 8002624:	e1a1      	b.n	800296a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002626:	4b72      	ldr	r3, [pc, #456]	; (80027f0 <HAL_RCC_OscConfig+0x4d4>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800262e:	2b00      	cmp	r3, #0
 8002630:	d0f0      	beq.n	8002614 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002632:	4b6f      	ldr	r3, [pc, #444]	; (80027f0 <HAL_RCC_OscConfig+0x4d4>)
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6a1b      	ldr	r3, [r3, #32]
 800263e:	496c      	ldr	r1, [pc, #432]	; (80027f0 <HAL_RCC_OscConfig+0x4d4>)
 8002640:	4313      	orrs	r3, r2
 8002642:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002644:	4b6a      	ldr	r3, [pc, #424]	; (80027f0 <HAL_RCC_OscConfig+0x4d4>)
 8002646:	685b      	ldr	r3, [r3, #4]
 8002648:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	69db      	ldr	r3, [r3, #28]
 8002650:	061b      	lsls	r3, r3, #24
 8002652:	4967      	ldr	r1, [pc, #412]	; (80027f0 <HAL_RCC_OscConfig+0x4d4>)
 8002654:	4313      	orrs	r3, r2
 8002656:	604b      	str	r3, [r1, #4]
 8002658:	e015      	b.n	8002686 <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800265a:	4b69      	ldr	r3, [pc, #420]	; (8002800 <HAL_RCC_OscConfig+0x4e4>)
 800265c:	2200      	movs	r2, #0
 800265e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002660:	f7ff fae4 	bl	8001c2c <HAL_GetTick>
 8002664:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002666:	e008      	b.n	800267a <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002668:	f7ff fae0 	bl	8001c2c <HAL_GetTick>
 800266c:	4602      	mov	r2, r0
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	1ad3      	subs	r3, r2, r3
 8002672:	2b02      	cmp	r3, #2
 8002674:	d901      	bls.n	800267a <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8002676:	2303      	movs	r3, #3
 8002678:	e177      	b.n	800296a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800267a:	4b5d      	ldr	r3, [pc, #372]	; (80027f0 <HAL_RCC_OscConfig+0x4d4>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002682:	2b00      	cmp	r3, #0
 8002684:	d1f0      	bne.n	8002668 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f003 0308 	and.w	r3, r3, #8
 800268e:	2b00      	cmp	r3, #0
 8002690:	d030      	beq.n	80026f4 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	695b      	ldr	r3, [r3, #20]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d016      	beq.n	80026c8 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800269a:	4b5a      	ldr	r3, [pc, #360]	; (8002804 <HAL_RCC_OscConfig+0x4e8>)
 800269c:	2201      	movs	r2, #1
 800269e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026a0:	f7ff fac4 	bl	8001c2c <HAL_GetTick>
 80026a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80026a6:	e008      	b.n	80026ba <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026a8:	f7ff fac0 	bl	8001c2c <HAL_GetTick>
 80026ac:	4602      	mov	r2, r0
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	1ad3      	subs	r3, r2, r3
 80026b2:	2b02      	cmp	r3, #2
 80026b4:	d901      	bls.n	80026ba <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80026b6:	2303      	movs	r3, #3
 80026b8:	e157      	b.n	800296a <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80026ba:	4b4d      	ldr	r3, [pc, #308]	; (80027f0 <HAL_RCC_OscConfig+0x4d4>)
 80026bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026be:	f003 0302 	and.w	r3, r3, #2
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d0f0      	beq.n	80026a8 <HAL_RCC_OscConfig+0x38c>
 80026c6:	e015      	b.n	80026f4 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026c8:	4b4e      	ldr	r3, [pc, #312]	; (8002804 <HAL_RCC_OscConfig+0x4e8>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026ce:	f7ff faad 	bl	8001c2c <HAL_GetTick>
 80026d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80026d4:	e008      	b.n	80026e8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026d6:	f7ff faa9 	bl	8001c2c <HAL_GetTick>
 80026da:	4602      	mov	r2, r0
 80026dc:	693b      	ldr	r3, [r7, #16]
 80026de:	1ad3      	subs	r3, r2, r3
 80026e0:	2b02      	cmp	r3, #2
 80026e2:	d901      	bls.n	80026e8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80026e4:	2303      	movs	r3, #3
 80026e6:	e140      	b.n	800296a <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80026e8:	4b41      	ldr	r3, [pc, #260]	; (80027f0 <HAL_RCC_OscConfig+0x4d4>)
 80026ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026ec:	f003 0302 	and.w	r3, r3, #2
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d1f0      	bne.n	80026d6 <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f003 0304 	and.w	r3, r3, #4
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	f000 80b5 	beq.w	800286c <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002702:	2300      	movs	r3, #0
 8002704:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002706:	4b3a      	ldr	r3, [pc, #232]	; (80027f0 <HAL_RCC_OscConfig+0x4d4>)
 8002708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800270a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800270e:	2b00      	cmp	r3, #0
 8002710:	d10d      	bne.n	800272e <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002712:	4b37      	ldr	r3, [pc, #220]	; (80027f0 <HAL_RCC_OscConfig+0x4d4>)
 8002714:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002716:	4a36      	ldr	r2, [pc, #216]	; (80027f0 <HAL_RCC_OscConfig+0x4d4>)
 8002718:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800271c:	6253      	str	r3, [r2, #36]	; 0x24
 800271e:	4b34      	ldr	r3, [pc, #208]	; (80027f0 <HAL_RCC_OscConfig+0x4d4>)
 8002720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002722:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002726:	60bb      	str	r3, [r7, #8]
 8002728:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800272a:	2301      	movs	r3, #1
 800272c:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800272e:	4b36      	ldr	r3, [pc, #216]	; (8002808 <HAL_RCC_OscConfig+0x4ec>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002736:	2b00      	cmp	r3, #0
 8002738:	d118      	bne.n	800276c <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800273a:	4b33      	ldr	r3, [pc, #204]	; (8002808 <HAL_RCC_OscConfig+0x4ec>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a32      	ldr	r2, [pc, #200]	; (8002808 <HAL_RCC_OscConfig+0x4ec>)
 8002740:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002744:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002746:	f7ff fa71 	bl	8001c2c <HAL_GetTick>
 800274a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800274c:	e008      	b.n	8002760 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800274e:	f7ff fa6d 	bl	8001c2c <HAL_GetTick>
 8002752:	4602      	mov	r2, r0
 8002754:	693b      	ldr	r3, [r7, #16]
 8002756:	1ad3      	subs	r3, r2, r3
 8002758:	2b64      	cmp	r3, #100	; 0x64
 800275a:	d901      	bls.n	8002760 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 800275c:	2303      	movs	r3, #3
 800275e:	e104      	b.n	800296a <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002760:	4b29      	ldr	r3, [pc, #164]	; (8002808 <HAL_RCC_OscConfig+0x4ec>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002768:	2b00      	cmp	r3, #0
 800276a:	d0f0      	beq.n	800274e <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	2b01      	cmp	r3, #1
 8002772:	d106      	bne.n	8002782 <HAL_RCC_OscConfig+0x466>
 8002774:	4b1e      	ldr	r3, [pc, #120]	; (80027f0 <HAL_RCC_OscConfig+0x4d4>)
 8002776:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002778:	4a1d      	ldr	r2, [pc, #116]	; (80027f0 <HAL_RCC_OscConfig+0x4d4>)
 800277a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800277e:	6353      	str	r3, [r2, #52]	; 0x34
 8002780:	e02d      	b.n	80027de <HAL_RCC_OscConfig+0x4c2>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d10c      	bne.n	80027a4 <HAL_RCC_OscConfig+0x488>
 800278a:	4b19      	ldr	r3, [pc, #100]	; (80027f0 <HAL_RCC_OscConfig+0x4d4>)
 800278c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800278e:	4a18      	ldr	r2, [pc, #96]	; (80027f0 <HAL_RCC_OscConfig+0x4d4>)
 8002790:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002794:	6353      	str	r3, [r2, #52]	; 0x34
 8002796:	4b16      	ldr	r3, [pc, #88]	; (80027f0 <HAL_RCC_OscConfig+0x4d4>)
 8002798:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800279a:	4a15      	ldr	r2, [pc, #84]	; (80027f0 <HAL_RCC_OscConfig+0x4d4>)
 800279c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80027a0:	6353      	str	r3, [r2, #52]	; 0x34
 80027a2:	e01c      	b.n	80027de <HAL_RCC_OscConfig+0x4c2>
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	689b      	ldr	r3, [r3, #8]
 80027a8:	2b05      	cmp	r3, #5
 80027aa:	d10c      	bne.n	80027c6 <HAL_RCC_OscConfig+0x4aa>
 80027ac:	4b10      	ldr	r3, [pc, #64]	; (80027f0 <HAL_RCC_OscConfig+0x4d4>)
 80027ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027b0:	4a0f      	ldr	r2, [pc, #60]	; (80027f0 <HAL_RCC_OscConfig+0x4d4>)
 80027b2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80027b6:	6353      	str	r3, [r2, #52]	; 0x34
 80027b8:	4b0d      	ldr	r3, [pc, #52]	; (80027f0 <HAL_RCC_OscConfig+0x4d4>)
 80027ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027bc:	4a0c      	ldr	r2, [pc, #48]	; (80027f0 <HAL_RCC_OscConfig+0x4d4>)
 80027be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027c2:	6353      	str	r3, [r2, #52]	; 0x34
 80027c4:	e00b      	b.n	80027de <HAL_RCC_OscConfig+0x4c2>
 80027c6:	4b0a      	ldr	r3, [pc, #40]	; (80027f0 <HAL_RCC_OscConfig+0x4d4>)
 80027c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027ca:	4a09      	ldr	r2, [pc, #36]	; (80027f0 <HAL_RCC_OscConfig+0x4d4>)
 80027cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80027d0:	6353      	str	r3, [r2, #52]	; 0x34
 80027d2:	4b07      	ldr	r3, [pc, #28]	; (80027f0 <HAL_RCC_OscConfig+0x4d4>)
 80027d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027d6:	4a06      	ldr	r2, [pc, #24]	; (80027f0 <HAL_RCC_OscConfig+0x4d4>)
 80027d8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80027dc:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d024      	beq.n	8002830 <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027e6:	f7ff fa21 	bl	8001c2c <HAL_GetTick>
 80027ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80027ec:	e019      	b.n	8002822 <HAL_RCC_OscConfig+0x506>
 80027ee:	bf00      	nop
 80027f0:	40023800 	.word	0x40023800
 80027f4:	08006d74 	.word	0x08006d74
 80027f8:	20000000 	.word	0x20000000
 80027fc:	20000004 	.word	0x20000004
 8002800:	42470020 	.word	0x42470020
 8002804:	42470680 	.word	0x42470680
 8002808:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800280c:	f7ff fa0e 	bl	8001c2c <HAL_GetTick>
 8002810:	4602      	mov	r2, r0
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	1ad3      	subs	r3, r2, r3
 8002816:	f241 3288 	movw	r2, #5000	; 0x1388
 800281a:	4293      	cmp	r3, r2
 800281c:	d901      	bls.n	8002822 <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 800281e:	2303      	movs	r3, #3
 8002820:	e0a3      	b.n	800296a <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002822:	4b54      	ldr	r3, [pc, #336]	; (8002974 <HAL_RCC_OscConfig+0x658>)
 8002824:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002826:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800282a:	2b00      	cmp	r3, #0
 800282c:	d0ee      	beq.n	800280c <HAL_RCC_OscConfig+0x4f0>
 800282e:	e014      	b.n	800285a <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002830:	f7ff f9fc 	bl	8001c2c <HAL_GetTick>
 8002834:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002836:	e00a      	b.n	800284e <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002838:	f7ff f9f8 	bl	8001c2c <HAL_GetTick>
 800283c:	4602      	mov	r2, r0
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	1ad3      	subs	r3, r2, r3
 8002842:	f241 3288 	movw	r2, #5000	; 0x1388
 8002846:	4293      	cmp	r3, r2
 8002848:	d901      	bls.n	800284e <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 800284a:	2303      	movs	r3, #3
 800284c:	e08d      	b.n	800296a <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800284e:	4b49      	ldr	r3, [pc, #292]	; (8002974 <HAL_RCC_OscConfig+0x658>)
 8002850:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002852:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002856:	2b00      	cmp	r3, #0
 8002858:	d1ee      	bne.n	8002838 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800285a:	7ffb      	ldrb	r3, [r7, #31]
 800285c:	2b01      	cmp	r3, #1
 800285e:	d105      	bne.n	800286c <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002860:	4b44      	ldr	r3, [pc, #272]	; (8002974 <HAL_RCC_OscConfig+0x658>)
 8002862:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002864:	4a43      	ldr	r2, [pc, #268]	; (8002974 <HAL_RCC_OscConfig+0x658>)
 8002866:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800286a:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002870:	2b00      	cmp	r3, #0
 8002872:	d079      	beq.n	8002968 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002874:	69bb      	ldr	r3, [r7, #24]
 8002876:	2b0c      	cmp	r3, #12
 8002878:	d056      	beq.n	8002928 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800287e:	2b02      	cmp	r3, #2
 8002880:	d13b      	bne.n	80028fa <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002882:	4b3d      	ldr	r3, [pc, #244]	; (8002978 <HAL_RCC_OscConfig+0x65c>)
 8002884:	2200      	movs	r2, #0
 8002886:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002888:	f7ff f9d0 	bl	8001c2c <HAL_GetTick>
 800288c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800288e:	e008      	b.n	80028a2 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002890:	f7ff f9cc 	bl	8001c2c <HAL_GetTick>
 8002894:	4602      	mov	r2, r0
 8002896:	693b      	ldr	r3, [r7, #16]
 8002898:	1ad3      	subs	r3, r2, r3
 800289a:	2b02      	cmp	r3, #2
 800289c:	d901      	bls.n	80028a2 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 800289e:	2303      	movs	r3, #3
 80028a0:	e063      	b.n	800296a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80028a2:	4b34      	ldr	r3, [pc, #208]	; (8002974 <HAL_RCC_OscConfig+0x658>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d1f0      	bne.n	8002890 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028ae:	4b31      	ldr	r3, [pc, #196]	; (8002974 <HAL_RCC_OscConfig+0x658>)
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028be:	4319      	orrs	r1, r3
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c4:	430b      	orrs	r3, r1
 80028c6:	492b      	ldr	r1, [pc, #172]	; (8002974 <HAL_RCC_OscConfig+0x658>)
 80028c8:	4313      	orrs	r3, r2
 80028ca:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028cc:	4b2a      	ldr	r3, [pc, #168]	; (8002978 <HAL_RCC_OscConfig+0x65c>)
 80028ce:	2201      	movs	r2, #1
 80028d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028d2:	f7ff f9ab 	bl	8001c2c <HAL_GetTick>
 80028d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80028d8:	e008      	b.n	80028ec <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028da:	f7ff f9a7 	bl	8001c2c <HAL_GetTick>
 80028de:	4602      	mov	r2, r0
 80028e0:	693b      	ldr	r3, [r7, #16]
 80028e2:	1ad3      	subs	r3, r2, r3
 80028e4:	2b02      	cmp	r3, #2
 80028e6:	d901      	bls.n	80028ec <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 80028e8:	2303      	movs	r3, #3
 80028ea:	e03e      	b.n	800296a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80028ec:	4b21      	ldr	r3, [pc, #132]	; (8002974 <HAL_RCC_OscConfig+0x658>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d0f0      	beq.n	80028da <HAL_RCC_OscConfig+0x5be>
 80028f8:	e036      	b.n	8002968 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028fa:	4b1f      	ldr	r3, [pc, #124]	; (8002978 <HAL_RCC_OscConfig+0x65c>)
 80028fc:	2200      	movs	r2, #0
 80028fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002900:	f7ff f994 	bl	8001c2c <HAL_GetTick>
 8002904:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002906:	e008      	b.n	800291a <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002908:	f7ff f990 	bl	8001c2c <HAL_GetTick>
 800290c:	4602      	mov	r2, r0
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	1ad3      	subs	r3, r2, r3
 8002912:	2b02      	cmp	r3, #2
 8002914:	d901      	bls.n	800291a <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8002916:	2303      	movs	r3, #3
 8002918:	e027      	b.n	800296a <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800291a:	4b16      	ldr	r3, [pc, #88]	; (8002974 <HAL_RCC_OscConfig+0x658>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002922:	2b00      	cmp	r3, #0
 8002924:	d1f0      	bne.n	8002908 <HAL_RCC_OscConfig+0x5ec>
 8002926:	e01f      	b.n	8002968 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800292c:	2b01      	cmp	r3, #1
 800292e:	d101      	bne.n	8002934 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8002930:	2301      	movs	r3, #1
 8002932:	e01a      	b.n	800296a <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002934:	4b0f      	ldr	r3, [pc, #60]	; (8002974 <HAL_RCC_OscConfig+0x658>)
 8002936:	689b      	ldr	r3, [r3, #8]
 8002938:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002944:	429a      	cmp	r2, r3
 8002946:	d10d      	bne.n	8002964 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002948:	697b      	ldr	r3, [r7, #20]
 800294a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002952:	429a      	cmp	r2, r3
 8002954:	d106      	bne.n	8002964 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002956:	697b      	ldr	r3, [r7, #20]
 8002958:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002960:	429a      	cmp	r2, r3
 8002962:	d001      	beq.n	8002968 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8002964:	2301      	movs	r3, #1
 8002966:	e000      	b.n	800296a <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8002968:	2300      	movs	r3, #0
}
 800296a:	4618      	mov	r0, r3
 800296c:	3720      	adds	r7, #32
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}
 8002972:	bf00      	nop
 8002974:	40023800 	.word	0x40023800
 8002978:	42470060 	.word	0x42470060

0800297c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b084      	sub	sp, #16
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
 8002984:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d101      	bne.n	8002990 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800298c:	2301      	movs	r3, #1
 800298e:	e11a      	b.n	8002bc6 <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002990:	4b8f      	ldr	r3, [pc, #572]	; (8002bd0 <HAL_RCC_ClockConfig+0x254>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f003 0301 	and.w	r3, r3, #1
 8002998:	683a      	ldr	r2, [r7, #0]
 800299a:	429a      	cmp	r2, r3
 800299c:	d919      	bls.n	80029d2 <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d105      	bne.n	80029b0 <HAL_RCC_ClockConfig+0x34>
 80029a4:	4b8a      	ldr	r3, [pc, #552]	; (8002bd0 <HAL_RCC_ClockConfig+0x254>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a89      	ldr	r2, [pc, #548]	; (8002bd0 <HAL_RCC_ClockConfig+0x254>)
 80029aa:	f043 0304 	orr.w	r3, r3, #4
 80029ae:	6013      	str	r3, [r2, #0]
 80029b0:	4b87      	ldr	r3, [pc, #540]	; (8002bd0 <HAL_RCC_ClockConfig+0x254>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f023 0201 	bic.w	r2, r3, #1
 80029b8:	4985      	ldr	r1, [pc, #532]	; (8002bd0 <HAL_RCC_ClockConfig+0x254>)
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	4313      	orrs	r3, r2
 80029be:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029c0:	4b83      	ldr	r3, [pc, #524]	; (8002bd0 <HAL_RCC_ClockConfig+0x254>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f003 0301 	and.w	r3, r3, #1
 80029c8:	683a      	ldr	r2, [r7, #0]
 80029ca:	429a      	cmp	r2, r3
 80029cc:	d001      	beq.n	80029d2 <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 80029ce:	2301      	movs	r3, #1
 80029d0:	e0f9      	b.n	8002bc6 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 0302 	and.w	r3, r3, #2
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d008      	beq.n	80029f0 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029de:	4b7d      	ldr	r3, [pc, #500]	; (8002bd4 <HAL_RCC_ClockConfig+0x258>)
 80029e0:	689b      	ldr	r3, [r3, #8]
 80029e2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	497a      	ldr	r1, [pc, #488]	; (8002bd4 <HAL_RCC_ClockConfig+0x258>)
 80029ec:	4313      	orrs	r3, r2
 80029ee:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f003 0301 	and.w	r3, r3, #1
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	f000 808e 	beq.w	8002b1a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	2b02      	cmp	r3, #2
 8002a04:	d107      	bne.n	8002a16 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002a06:	4b73      	ldr	r3, [pc, #460]	; (8002bd4 <HAL_RCC_ClockConfig+0x258>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d121      	bne.n	8002a56 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002a12:	2301      	movs	r3, #1
 8002a14:	e0d7      	b.n	8002bc6 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	2b03      	cmp	r3, #3
 8002a1c:	d107      	bne.n	8002a2e <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002a1e:	4b6d      	ldr	r3, [pc, #436]	; (8002bd4 <HAL_RCC_ClockConfig+0x258>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d115      	bne.n	8002a56 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	e0cb      	b.n	8002bc6 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	2b01      	cmp	r3, #1
 8002a34:	d107      	bne.n	8002a46 <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a36:	4b67      	ldr	r3, [pc, #412]	; (8002bd4 <HAL_RCC_ClockConfig+0x258>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f003 0302 	and.w	r3, r3, #2
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d109      	bne.n	8002a56 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
 8002a44:	e0bf      	b.n	8002bc6 <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002a46:	4b63      	ldr	r3, [pc, #396]	; (8002bd4 <HAL_RCC_ClockConfig+0x258>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d101      	bne.n	8002a56 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002a52:	2301      	movs	r3, #1
 8002a54:	e0b7      	b.n	8002bc6 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a56:	4b5f      	ldr	r3, [pc, #380]	; (8002bd4 <HAL_RCC_ClockConfig+0x258>)
 8002a58:	689b      	ldr	r3, [r3, #8]
 8002a5a:	f023 0203 	bic.w	r2, r3, #3
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	495c      	ldr	r1, [pc, #368]	; (8002bd4 <HAL_RCC_ClockConfig+0x258>)
 8002a64:	4313      	orrs	r3, r2
 8002a66:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a68:	f7ff f8e0 	bl	8001c2c <HAL_GetTick>
 8002a6c:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	2b02      	cmp	r3, #2
 8002a74:	d112      	bne.n	8002a9c <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a76:	e00a      	b.n	8002a8e <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a78:	f7ff f8d8 	bl	8001c2c <HAL_GetTick>
 8002a7c:	4602      	mov	r2, r0
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	1ad3      	subs	r3, r2, r3
 8002a82:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d901      	bls.n	8002a8e <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8002a8a:	2303      	movs	r3, #3
 8002a8c:	e09b      	b.n	8002bc6 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a8e:	4b51      	ldr	r3, [pc, #324]	; (8002bd4 <HAL_RCC_ClockConfig+0x258>)
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	f003 030c 	and.w	r3, r3, #12
 8002a96:	2b08      	cmp	r3, #8
 8002a98:	d1ee      	bne.n	8002a78 <HAL_RCC_ClockConfig+0xfc>
 8002a9a:	e03e      	b.n	8002b1a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	2b03      	cmp	r3, #3
 8002aa2:	d112      	bne.n	8002aca <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002aa4:	e00a      	b.n	8002abc <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002aa6:	f7ff f8c1 	bl	8001c2c <HAL_GetTick>
 8002aaa:	4602      	mov	r2, r0
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	1ad3      	subs	r3, r2, r3
 8002ab0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d901      	bls.n	8002abc <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8002ab8:	2303      	movs	r3, #3
 8002aba:	e084      	b.n	8002bc6 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002abc:	4b45      	ldr	r3, [pc, #276]	; (8002bd4 <HAL_RCC_ClockConfig+0x258>)
 8002abe:	689b      	ldr	r3, [r3, #8]
 8002ac0:	f003 030c 	and.w	r3, r3, #12
 8002ac4:	2b0c      	cmp	r3, #12
 8002ac6:	d1ee      	bne.n	8002aa6 <HAL_RCC_ClockConfig+0x12a>
 8002ac8:	e027      	b.n	8002b1a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	2b01      	cmp	r3, #1
 8002ad0:	d11d      	bne.n	8002b0e <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ad2:	e00a      	b.n	8002aea <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ad4:	f7ff f8aa 	bl	8001c2c <HAL_GetTick>
 8002ad8:	4602      	mov	r2, r0
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	1ad3      	subs	r3, r2, r3
 8002ade:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d901      	bls.n	8002aea <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8002ae6:	2303      	movs	r3, #3
 8002ae8:	e06d      	b.n	8002bc6 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002aea:	4b3a      	ldr	r3, [pc, #232]	; (8002bd4 <HAL_RCC_ClockConfig+0x258>)
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	f003 030c 	and.w	r3, r3, #12
 8002af2:	2b04      	cmp	r3, #4
 8002af4:	d1ee      	bne.n	8002ad4 <HAL_RCC_ClockConfig+0x158>
 8002af6:	e010      	b.n	8002b1a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002af8:	f7ff f898 	bl	8001c2c <HAL_GetTick>
 8002afc:	4602      	mov	r2, r0
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	1ad3      	subs	r3, r2, r3
 8002b02:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d901      	bls.n	8002b0e <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8002b0a:	2303      	movs	r3, #3
 8002b0c:	e05b      	b.n	8002bc6 <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002b0e:	4b31      	ldr	r3, [pc, #196]	; (8002bd4 <HAL_RCC_ClockConfig+0x258>)
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	f003 030c 	and.w	r3, r3, #12
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d1ee      	bne.n	8002af8 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b1a:	4b2d      	ldr	r3, [pc, #180]	; (8002bd0 <HAL_RCC_ClockConfig+0x254>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f003 0301 	and.w	r3, r3, #1
 8002b22:	683a      	ldr	r2, [r7, #0]
 8002b24:	429a      	cmp	r2, r3
 8002b26:	d219      	bcs.n	8002b5c <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	2b01      	cmp	r3, #1
 8002b2c:	d105      	bne.n	8002b3a <HAL_RCC_ClockConfig+0x1be>
 8002b2e:	4b28      	ldr	r3, [pc, #160]	; (8002bd0 <HAL_RCC_ClockConfig+0x254>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	4a27      	ldr	r2, [pc, #156]	; (8002bd0 <HAL_RCC_ClockConfig+0x254>)
 8002b34:	f043 0304 	orr.w	r3, r3, #4
 8002b38:	6013      	str	r3, [r2, #0]
 8002b3a:	4b25      	ldr	r3, [pc, #148]	; (8002bd0 <HAL_RCC_ClockConfig+0x254>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f023 0201 	bic.w	r2, r3, #1
 8002b42:	4923      	ldr	r1, [pc, #140]	; (8002bd0 <HAL_RCC_ClockConfig+0x254>)
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	4313      	orrs	r3, r2
 8002b48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b4a:	4b21      	ldr	r3, [pc, #132]	; (8002bd0 <HAL_RCC_ClockConfig+0x254>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f003 0301 	and.w	r3, r3, #1
 8002b52:	683a      	ldr	r2, [r7, #0]
 8002b54:	429a      	cmp	r2, r3
 8002b56:	d001      	beq.n	8002b5c <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8002b58:	2301      	movs	r3, #1
 8002b5a:	e034      	b.n	8002bc6 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f003 0304 	and.w	r3, r3, #4
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d008      	beq.n	8002b7a <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b68:	4b1a      	ldr	r3, [pc, #104]	; (8002bd4 <HAL_RCC_ClockConfig+0x258>)
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	68db      	ldr	r3, [r3, #12]
 8002b74:	4917      	ldr	r1, [pc, #92]	; (8002bd4 <HAL_RCC_ClockConfig+0x258>)
 8002b76:	4313      	orrs	r3, r2
 8002b78:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f003 0308 	and.w	r3, r3, #8
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d009      	beq.n	8002b9a <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b86:	4b13      	ldr	r3, [pc, #76]	; (8002bd4 <HAL_RCC_ClockConfig+0x258>)
 8002b88:	689b      	ldr	r3, [r3, #8]
 8002b8a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	691b      	ldr	r3, [r3, #16]
 8002b92:	00db      	lsls	r3, r3, #3
 8002b94:	490f      	ldr	r1, [pc, #60]	; (8002bd4 <HAL_RCC_ClockConfig+0x258>)
 8002b96:	4313      	orrs	r3, r2
 8002b98:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002b9a:	f000 f823 	bl	8002be4 <HAL_RCC_GetSysClockFreq>
 8002b9e:	4602      	mov	r2, r0
 8002ba0:	4b0c      	ldr	r3, [pc, #48]	; (8002bd4 <HAL_RCC_ClockConfig+0x258>)
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	091b      	lsrs	r3, r3, #4
 8002ba6:	f003 030f 	and.w	r3, r3, #15
 8002baa:	490b      	ldr	r1, [pc, #44]	; (8002bd8 <HAL_RCC_ClockConfig+0x25c>)
 8002bac:	5ccb      	ldrb	r3, [r1, r3]
 8002bae:	fa22 f303 	lsr.w	r3, r2, r3
 8002bb2:	4a0a      	ldr	r2, [pc, #40]	; (8002bdc <HAL_RCC_ClockConfig+0x260>)
 8002bb4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002bb6:	4b0a      	ldr	r3, [pc, #40]	; (8002be0 <HAL_RCC_ClockConfig+0x264>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f7fe ffea 	bl	8001b94 <HAL_InitTick>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	72fb      	strb	r3, [r7, #11]

  return status;
 8002bc4:	7afb      	ldrb	r3, [r7, #11]
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	3710      	adds	r7, #16
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}
 8002bce:	bf00      	nop
 8002bd0:	40023c00 	.word	0x40023c00
 8002bd4:	40023800 	.word	0x40023800
 8002bd8:	08006d74 	.word	0x08006d74
 8002bdc:	20000000 	.word	0x20000000
 8002be0:	20000004 	.word	0x20000004

08002be4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002be4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002be8:	b092      	sub	sp, #72	; 0x48
 8002bea:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8002bec:	4b79      	ldr	r3, [pc, #484]	; (8002dd4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002bee:	689b      	ldr	r3, [r3, #8]
 8002bf0:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002bf2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002bf4:	f003 030c 	and.w	r3, r3, #12
 8002bf8:	2b0c      	cmp	r3, #12
 8002bfa:	d00d      	beq.n	8002c18 <HAL_RCC_GetSysClockFreq+0x34>
 8002bfc:	2b0c      	cmp	r3, #12
 8002bfe:	f200 80d5 	bhi.w	8002dac <HAL_RCC_GetSysClockFreq+0x1c8>
 8002c02:	2b04      	cmp	r3, #4
 8002c04:	d002      	beq.n	8002c0c <HAL_RCC_GetSysClockFreq+0x28>
 8002c06:	2b08      	cmp	r3, #8
 8002c08:	d003      	beq.n	8002c12 <HAL_RCC_GetSysClockFreq+0x2e>
 8002c0a:	e0cf      	b.n	8002dac <HAL_RCC_GetSysClockFreq+0x1c8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002c0c:	4b72      	ldr	r3, [pc, #456]	; (8002dd8 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8002c0e:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8002c10:	e0da      	b.n	8002dc8 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002c12:	4b72      	ldr	r3, [pc, #456]	; (8002ddc <HAL_RCC_GetSysClockFreq+0x1f8>)
 8002c14:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8002c16:	e0d7      	b.n	8002dc8 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002c18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c1a:	0c9b      	lsrs	r3, r3, #18
 8002c1c:	f003 020f 	and.w	r2, r3, #15
 8002c20:	4b6f      	ldr	r3, [pc, #444]	; (8002de0 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8002c22:	5c9b      	ldrb	r3, [r3, r2]
 8002c24:	63bb      	str	r3, [r7, #56]	; 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002c26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c28:	0d9b      	lsrs	r3, r3, #22
 8002c2a:	f003 0303 	and.w	r3, r3, #3
 8002c2e:	3301      	adds	r3, #1
 8002c30:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c32:	4b68      	ldr	r3, [pc, #416]	; (8002dd4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002c34:	689b      	ldr	r3, [r3, #8]
 8002c36:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d05d      	beq.n	8002cfa <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002c3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c40:	2200      	movs	r2, #0
 8002c42:	4618      	mov	r0, r3
 8002c44:	4611      	mov	r1, r2
 8002c46:	4604      	mov	r4, r0
 8002c48:	460d      	mov	r5, r1
 8002c4a:	4622      	mov	r2, r4
 8002c4c:	462b      	mov	r3, r5
 8002c4e:	f04f 0000 	mov.w	r0, #0
 8002c52:	f04f 0100 	mov.w	r1, #0
 8002c56:	0159      	lsls	r1, r3, #5
 8002c58:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c5c:	0150      	lsls	r0, r2, #5
 8002c5e:	4602      	mov	r2, r0
 8002c60:	460b      	mov	r3, r1
 8002c62:	4621      	mov	r1, r4
 8002c64:	1a51      	subs	r1, r2, r1
 8002c66:	6139      	str	r1, [r7, #16]
 8002c68:	4629      	mov	r1, r5
 8002c6a:	eb63 0301 	sbc.w	r3, r3, r1
 8002c6e:	617b      	str	r3, [r7, #20]
 8002c70:	f04f 0200 	mov.w	r2, #0
 8002c74:	f04f 0300 	mov.w	r3, #0
 8002c78:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002c7c:	4659      	mov	r1, fp
 8002c7e:	018b      	lsls	r3, r1, #6
 8002c80:	4651      	mov	r1, sl
 8002c82:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002c86:	4651      	mov	r1, sl
 8002c88:	018a      	lsls	r2, r1, #6
 8002c8a:	46d4      	mov	ip, sl
 8002c8c:	ebb2 080c 	subs.w	r8, r2, ip
 8002c90:	4659      	mov	r1, fp
 8002c92:	eb63 0901 	sbc.w	r9, r3, r1
 8002c96:	f04f 0200 	mov.w	r2, #0
 8002c9a:	f04f 0300 	mov.w	r3, #0
 8002c9e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002ca2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002ca6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002caa:	4690      	mov	r8, r2
 8002cac:	4699      	mov	r9, r3
 8002cae:	4623      	mov	r3, r4
 8002cb0:	eb18 0303 	adds.w	r3, r8, r3
 8002cb4:	60bb      	str	r3, [r7, #8]
 8002cb6:	462b      	mov	r3, r5
 8002cb8:	eb49 0303 	adc.w	r3, r9, r3
 8002cbc:	60fb      	str	r3, [r7, #12]
 8002cbe:	f04f 0200 	mov.w	r2, #0
 8002cc2:	f04f 0300 	mov.w	r3, #0
 8002cc6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002cca:	4629      	mov	r1, r5
 8002ccc:	024b      	lsls	r3, r1, #9
 8002cce:	4620      	mov	r0, r4
 8002cd0:	4629      	mov	r1, r5
 8002cd2:	4604      	mov	r4, r0
 8002cd4:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8002cd8:	4601      	mov	r1, r0
 8002cda:	024a      	lsls	r2, r1, #9
 8002cdc:	4610      	mov	r0, r2
 8002cde:	4619      	mov	r1, r3
 8002ce0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	62bb      	str	r3, [r7, #40]	; 0x28
 8002ce6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002ce8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002cec:	f7fd fee4 	bl	8000ab8 <__aeabi_uldivmod>
 8002cf0:	4602      	mov	r2, r0
 8002cf2:	460b      	mov	r3, r1
 8002cf4:	4613      	mov	r3, r2
 8002cf6:	647b      	str	r3, [r7, #68]	; 0x44
 8002cf8:	e055      	b.n	8002da6 <HAL_RCC_GetSysClockFreq+0x1c2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002cfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	623b      	str	r3, [r7, #32]
 8002d00:	627a      	str	r2, [r7, #36]	; 0x24
 8002d02:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002d06:	4642      	mov	r2, r8
 8002d08:	464b      	mov	r3, r9
 8002d0a:	f04f 0000 	mov.w	r0, #0
 8002d0e:	f04f 0100 	mov.w	r1, #0
 8002d12:	0159      	lsls	r1, r3, #5
 8002d14:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d18:	0150      	lsls	r0, r2, #5
 8002d1a:	4602      	mov	r2, r0
 8002d1c:	460b      	mov	r3, r1
 8002d1e:	46c4      	mov	ip, r8
 8002d20:	ebb2 0a0c 	subs.w	sl, r2, ip
 8002d24:	4640      	mov	r0, r8
 8002d26:	4649      	mov	r1, r9
 8002d28:	468c      	mov	ip, r1
 8002d2a:	eb63 0b0c 	sbc.w	fp, r3, ip
 8002d2e:	f04f 0200 	mov.w	r2, #0
 8002d32:	f04f 0300 	mov.w	r3, #0
 8002d36:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002d3a:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002d3e:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002d42:	ebb2 040a 	subs.w	r4, r2, sl
 8002d46:	eb63 050b 	sbc.w	r5, r3, fp
 8002d4a:	f04f 0200 	mov.w	r2, #0
 8002d4e:	f04f 0300 	mov.w	r3, #0
 8002d52:	00eb      	lsls	r3, r5, #3
 8002d54:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d58:	00e2      	lsls	r2, r4, #3
 8002d5a:	4614      	mov	r4, r2
 8002d5c:	461d      	mov	r5, r3
 8002d5e:	4603      	mov	r3, r0
 8002d60:	18e3      	adds	r3, r4, r3
 8002d62:	603b      	str	r3, [r7, #0]
 8002d64:	460b      	mov	r3, r1
 8002d66:	eb45 0303 	adc.w	r3, r5, r3
 8002d6a:	607b      	str	r3, [r7, #4]
 8002d6c:	f04f 0200 	mov.w	r2, #0
 8002d70:	f04f 0300 	mov.w	r3, #0
 8002d74:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002d78:	4629      	mov	r1, r5
 8002d7a:	028b      	lsls	r3, r1, #10
 8002d7c:	4620      	mov	r0, r4
 8002d7e:	4629      	mov	r1, r5
 8002d80:	4604      	mov	r4, r0
 8002d82:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8002d86:	4601      	mov	r1, r0
 8002d88:	028a      	lsls	r2, r1, #10
 8002d8a:	4610      	mov	r0, r2
 8002d8c:	4619      	mov	r1, r3
 8002d8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d90:	2200      	movs	r2, #0
 8002d92:	61bb      	str	r3, [r7, #24]
 8002d94:	61fa      	str	r2, [r7, #28]
 8002d96:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002d9a:	f7fd fe8d 	bl	8000ab8 <__aeabi_uldivmod>
 8002d9e:	4602      	mov	r2, r0
 8002da0:	460b      	mov	r3, r1
 8002da2:	4613      	mov	r3, r2
 8002da4:	647b      	str	r3, [r7, #68]	; 0x44
      }
      sysclockfreq = pllvco;
 8002da6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002da8:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8002daa:	e00d      	b.n	8002dc8 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002dac:	4b09      	ldr	r3, [pc, #36]	; (8002dd4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	0b5b      	lsrs	r3, r3, #13
 8002db2:	f003 0307 	and.w	r3, r3, #7
 8002db6:	633b      	str	r3, [r7, #48]	; 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002db8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dba:	3301      	adds	r3, #1
 8002dbc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc4:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8002dc6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002dc8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 8002dca:	4618      	mov	r0, r3
 8002dcc:	3748      	adds	r7, #72	; 0x48
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002dd4:	40023800 	.word	0x40023800
 8002dd8:	00f42400 	.word	0x00f42400
 8002ddc:	007a1200 	.word	0x007a1200
 8002de0:	08006d68 	.word	0x08006d68

08002de4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002de4:	b480      	push	{r7}
 8002de6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002de8:	4b02      	ldr	r3, [pc, #8]	; (8002df4 <HAL_RCC_GetHCLKFreq+0x10>)
 8002dea:	681b      	ldr	r3, [r3, #0]
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bc80      	pop	{r7}
 8002df2:	4770      	bx	lr
 8002df4:	20000000 	.word	0x20000000

08002df8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002dfc:	f7ff fff2 	bl	8002de4 <HAL_RCC_GetHCLKFreq>
 8002e00:	4602      	mov	r2, r0
 8002e02:	4b05      	ldr	r3, [pc, #20]	; (8002e18 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e04:	689b      	ldr	r3, [r3, #8]
 8002e06:	0a1b      	lsrs	r3, r3, #8
 8002e08:	f003 0307 	and.w	r3, r3, #7
 8002e0c:	4903      	ldr	r1, [pc, #12]	; (8002e1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e0e:	5ccb      	ldrb	r3, [r1, r3]
 8002e10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	bd80      	pop	{r7, pc}
 8002e18:	40023800 	.word	0x40023800
 8002e1c:	08006d84 	.word	0x08006d84

08002e20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002e24:	f7ff ffde 	bl	8002de4 <HAL_RCC_GetHCLKFreq>
 8002e28:	4602      	mov	r2, r0
 8002e2a:	4b05      	ldr	r3, [pc, #20]	; (8002e40 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	0adb      	lsrs	r3, r3, #11
 8002e30:	f003 0307 	and.w	r3, r3, #7
 8002e34:	4903      	ldr	r1, [pc, #12]	; (8002e44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e36:	5ccb      	ldrb	r3, [r1, r3]
 8002e38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	bd80      	pop	{r7, pc}
 8002e40:	40023800 	.word	0x40023800
 8002e44:	08006d84 	.word	0x08006d84

08002e48 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b087      	sub	sp, #28
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002e50:	2300      	movs	r3, #0
 8002e52:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002e54:	4b29      	ldr	r3, [pc, #164]	; (8002efc <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002e56:	689b      	ldr	r3, [r3, #8]
 8002e58:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d12c      	bne.n	8002eba <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002e60:	4b26      	ldr	r3, [pc, #152]	; (8002efc <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002e62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d005      	beq.n	8002e78 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8002e6c:	4b24      	ldr	r3, [pc, #144]	; (8002f00 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8002e74:	617b      	str	r3, [r7, #20]
 8002e76:	e016      	b.n	8002ea6 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e78:	4b20      	ldr	r3, [pc, #128]	; (8002efc <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e7c:	4a1f      	ldr	r2, [pc, #124]	; (8002efc <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002e7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e82:	6253      	str	r3, [r2, #36]	; 0x24
 8002e84:	4b1d      	ldr	r3, [pc, #116]	; (8002efc <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e8c:	60fb      	str	r3, [r7, #12]
 8002e8e:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8002e90:	4b1b      	ldr	r3, [pc, #108]	; (8002f00 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8002e98:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e9a:	4b18      	ldr	r3, [pc, #96]	; (8002efc <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002e9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e9e:	4a17      	ldr	r2, [pc, #92]	; (8002efc <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002ea0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ea4:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8002eac:	d105      	bne.n	8002eba <RCC_SetFlashLatencyFromMSIRange+0x72>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8002eb4:	d101      	bne.n	8002eba <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	2b01      	cmp	r3, #1
 8002ebe:	d105      	bne.n	8002ecc <RCC_SetFlashLatencyFromMSIRange+0x84>
 8002ec0:	4b10      	ldr	r3, [pc, #64]	; (8002f04 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a0f      	ldr	r2, [pc, #60]	; (8002f04 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002ec6:	f043 0304 	orr.w	r3, r3, #4
 8002eca:	6013      	str	r3, [r2, #0]
 8002ecc:	4b0d      	ldr	r3, [pc, #52]	; (8002f04 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f023 0201 	bic.w	r2, r3, #1
 8002ed4:	490b      	ldr	r1, [pc, #44]	; (8002f04 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002ed6:	693b      	ldr	r3, [r7, #16]
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002edc:	4b09      	ldr	r3, [pc, #36]	; (8002f04 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f003 0301 	and.w	r3, r3, #1
 8002ee4:	693a      	ldr	r2, [r7, #16]
 8002ee6:	429a      	cmp	r2, r3
 8002ee8:	d001      	beq.n	8002eee <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8002eea:	2301      	movs	r3, #1
 8002eec:	e000      	b.n	8002ef0 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8002eee:	2300      	movs	r3, #0
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	371c      	adds	r7, #28
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bc80      	pop	{r7}
 8002ef8:	4770      	bx	lr
 8002efa:	bf00      	nop
 8002efc:	40023800 	.word	0x40023800
 8002f00:	40007000 	.word	0x40007000
 8002f04:	40023c00 	.word	0x40023c00

08002f08 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b082      	sub	sp, #8
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d101      	bne.n	8002f1a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002f16:	2301      	movs	r3, #1
 8002f18:	e031      	b.n	8002f7e <HAL_TIM_Base_Init+0x76>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002f20:	b2db      	uxtb	r3, r3
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d106      	bne.n	8002f34 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002f2e:	6878      	ldr	r0, [r7, #4]
 8002f30:	f7fe fc18 	bl	8001764 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2202      	movs	r2, #2
 8002f38:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681a      	ldr	r2, [r3, #0]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	3304      	adds	r3, #4
 8002f44:	4619      	mov	r1, r3
 8002f46:	4610      	mov	r0, r2
 8002f48:	f000 f996 	bl	8003278 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2201      	movs	r2, #1
 8002f50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2201      	movs	r2, #1
 8002f58:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2201      	movs	r2, #1
 8002f60:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2201      	movs	r2, #1
 8002f68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2201      	movs	r2, #1
 8002f70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2201      	movs	r2, #1
 8002f78:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8002f7c:	2300      	movs	r3, #0
}
 8002f7e:	4618      	mov	r0, r3
 8002f80:	3708      	adds	r7, #8
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}
	...

08002f88 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	b085      	sub	sp, #20
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002f96:	b2db      	uxtb	r3, r3
 8002f98:	2b01      	cmp	r3, #1
 8002f9a:	d001      	beq.n	8002fa0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	e03a      	b.n	8003016 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2202      	movs	r2, #2
 8002fa4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	68da      	ldr	r2, [r3, #12]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f042 0201 	orr.w	r2, r2, #1
 8002fb6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fc0:	d00e      	beq.n	8002fe0 <HAL_TIM_Base_Start_IT+0x58>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a16      	ldr	r2, [pc, #88]	; (8003020 <HAL_TIM_Base_Start_IT+0x98>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d009      	beq.n	8002fe0 <HAL_TIM_Base_Start_IT+0x58>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a14      	ldr	r2, [pc, #80]	; (8003024 <HAL_TIM_Base_Start_IT+0x9c>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d004      	beq.n	8002fe0 <HAL_TIM_Base_Start_IT+0x58>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a13      	ldr	r2, [pc, #76]	; (8003028 <HAL_TIM_Base_Start_IT+0xa0>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d111      	bne.n	8003004 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	689b      	ldr	r3, [r3, #8]
 8002fe6:	f003 0307 	and.w	r3, r3, #7
 8002fea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	2b06      	cmp	r3, #6
 8002ff0:	d010      	beq.n	8003014 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	681a      	ldr	r2, [r3, #0]
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f042 0201 	orr.w	r2, r2, #1
 8003000:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003002:	e007      	b.n	8003014 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f042 0201 	orr.w	r2, r2, #1
 8003012:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003014:	2300      	movs	r3, #0
}
 8003016:	4618      	mov	r0, r3
 8003018:	3714      	adds	r7, #20
 800301a:	46bd      	mov	sp, r7
 800301c:	bc80      	pop	{r7}
 800301e:	4770      	bx	lr
 8003020:	40000400 	.word	0x40000400
 8003024:	40000800 	.word	0x40000800
 8003028:	40010800 	.word	0x40010800

0800302c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800302c:	b480      	push	{r7}
 800302e:	b083      	sub	sp, #12
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	68da      	ldr	r2, [r3, #12]
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f022 0201 	bic.w	r2, r2, #1
 8003042:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	6a1a      	ldr	r2, [r3, #32]
 800304a:	f241 1311 	movw	r3, #4369	; 0x1111
 800304e:	4013      	ands	r3, r2
 8003050:	2b00      	cmp	r3, #0
 8003052:	d107      	bne.n	8003064 <HAL_TIM_Base_Stop_IT+0x38>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	681a      	ldr	r2, [r3, #0]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f022 0201 	bic.w	r2, r2, #1
 8003062:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2201      	movs	r2, #1
 8003068:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Return function status */
  return HAL_OK;
 800306c:	2300      	movs	r3, #0
}
 800306e:	4618      	mov	r0, r3
 8003070:	370c      	adds	r7, #12
 8003072:	46bd      	mov	sp, r7
 8003074:	bc80      	pop	{r7}
 8003076:	4770      	bx	lr

08003078 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b082      	sub	sp, #8
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	691b      	ldr	r3, [r3, #16]
 8003086:	f003 0302 	and.w	r3, r3, #2
 800308a:	2b02      	cmp	r3, #2
 800308c:	d122      	bne.n	80030d4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	68db      	ldr	r3, [r3, #12]
 8003094:	f003 0302 	and.w	r3, r3, #2
 8003098:	2b02      	cmp	r3, #2
 800309a:	d11b      	bne.n	80030d4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f06f 0202 	mvn.w	r2, #2
 80030a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2201      	movs	r2, #1
 80030aa:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	699b      	ldr	r3, [r3, #24]
 80030b2:	f003 0303 	and.w	r3, r3, #3
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d003      	beq.n	80030c2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	f000 f8c1 	bl	8003242 <HAL_TIM_IC_CaptureCallback>
 80030c0:	e005      	b.n	80030ce <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80030c2:	6878      	ldr	r0, [r7, #4]
 80030c4:	f000 f8b4 	bl	8003230 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030c8:	6878      	ldr	r0, [r7, #4]
 80030ca:	f000 f8c3 	bl	8003254 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2200      	movs	r2, #0
 80030d2:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	691b      	ldr	r3, [r3, #16]
 80030da:	f003 0304 	and.w	r3, r3, #4
 80030de:	2b04      	cmp	r3, #4
 80030e0:	d122      	bne.n	8003128 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	68db      	ldr	r3, [r3, #12]
 80030e8:	f003 0304 	and.w	r3, r3, #4
 80030ec:	2b04      	cmp	r3, #4
 80030ee:	d11b      	bne.n	8003128 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f06f 0204 	mvn.w	r2, #4
 80030f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2202      	movs	r2, #2
 80030fe:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	699b      	ldr	r3, [r3, #24]
 8003106:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800310a:	2b00      	cmp	r3, #0
 800310c:	d003      	beq.n	8003116 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	f000 f897 	bl	8003242 <HAL_TIM_IC_CaptureCallback>
 8003114:	e005      	b.n	8003122 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003116:	6878      	ldr	r0, [r7, #4]
 8003118:	f000 f88a 	bl	8003230 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800311c:	6878      	ldr	r0, [r7, #4]
 800311e:	f000 f899 	bl	8003254 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2200      	movs	r2, #0
 8003126:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	691b      	ldr	r3, [r3, #16]
 800312e:	f003 0308 	and.w	r3, r3, #8
 8003132:	2b08      	cmp	r3, #8
 8003134:	d122      	bne.n	800317c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	68db      	ldr	r3, [r3, #12]
 800313c:	f003 0308 	and.w	r3, r3, #8
 8003140:	2b08      	cmp	r3, #8
 8003142:	d11b      	bne.n	800317c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f06f 0208 	mvn.w	r2, #8
 800314c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2204      	movs	r2, #4
 8003152:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	69db      	ldr	r3, [r3, #28]
 800315a:	f003 0303 	and.w	r3, r3, #3
 800315e:	2b00      	cmp	r3, #0
 8003160:	d003      	beq.n	800316a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003162:	6878      	ldr	r0, [r7, #4]
 8003164:	f000 f86d 	bl	8003242 <HAL_TIM_IC_CaptureCallback>
 8003168:	e005      	b.n	8003176 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800316a:	6878      	ldr	r0, [r7, #4]
 800316c:	f000 f860 	bl	8003230 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003170:	6878      	ldr	r0, [r7, #4]
 8003172:	f000 f86f 	bl	8003254 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2200      	movs	r2, #0
 800317a:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	691b      	ldr	r3, [r3, #16]
 8003182:	f003 0310 	and.w	r3, r3, #16
 8003186:	2b10      	cmp	r3, #16
 8003188:	d122      	bne.n	80031d0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	68db      	ldr	r3, [r3, #12]
 8003190:	f003 0310 	and.w	r3, r3, #16
 8003194:	2b10      	cmp	r3, #16
 8003196:	d11b      	bne.n	80031d0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f06f 0210 	mvn.w	r2, #16
 80031a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2208      	movs	r2, #8
 80031a6:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	69db      	ldr	r3, [r3, #28]
 80031ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d003      	beq.n	80031be <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031b6:	6878      	ldr	r0, [r7, #4]
 80031b8:	f000 f843 	bl	8003242 <HAL_TIM_IC_CaptureCallback>
 80031bc:	e005      	b.n	80031ca <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031be:	6878      	ldr	r0, [r7, #4]
 80031c0:	f000 f836 	bl	8003230 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031c4:	6878      	ldr	r0, [r7, #4]
 80031c6:	f000 f845 	bl	8003254 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2200      	movs	r2, #0
 80031ce:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	691b      	ldr	r3, [r3, #16]
 80031d6:	f003 0301 	and.w	r3, r3, #1
 80031da:	2b01      	cmp	r3, #1
 80031dc:	d10e      	bne.n	80031fc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	68db      	ldr	r3, [r3, #12]
 80031e4:	f003 0301 	and.w	r3, r3, #1
 80031e8:	2b01      	cmp	r3, #1
 80031ea:	d107      	bne.n	80031fc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f06f 0201 	mvn.w	r2, #1
 80031f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80031f6:	6878      	ldr	r0, [r7, #4]
 80031f8:	f7fe fa30 	bl	800165c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	691b      	ldr	r3, [r3, #16]
 8003202:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003206:	2b40      	cmp	r3, #64	; 0x40
 8003208:	d10e      	bne.n	8003228 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	68db      	ldr	r3, [r3, #12]
 8003210:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003214:	2b40      	cmp	r3, #64	; 0x40
 8003216:	d107      	bne.n	8003228 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003220:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003222:	6878      	ldr	r0, [r7, #4]
 8003224:	f000 f81f 	bl	8003266 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003228:	bf00      	nop
 800322a:	3708      	adds	r7, #8
 800322c:	46bd      	mov	sp, r7
 800322e:	bd80      	pop	{r7, pc}

08003230 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003230:	b480      	push	{r7}
 8003232:	b083      	sub	sp, #12
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003238:	bf00      	nop
 800323a:	370c      	adds	r7, #12
 800323c:	46bd      	mov	sp, r7
 800323e:	bc80      	pop	{r7}
 8003240:	4770      	bx	lr

08003242 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003242:	b480      	push	{r7}
 8003244:	b083      	sub	sp, #12
 8003246:	af00      	add	r7, sp, #0
 8003248:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800324a:	bf00      	nop
 800324c:	370c      	adds	r7, #12
 800324e:	46bd      	mov	sp, r7
 8003250:	bc80      	pop	{r7}
 8003252:	4770      	bx	lr

08003254 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003254:	b480      	push	{r7}
 8003256:	b083      	sub	sp, #12
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800325c:	bf00      	nop
 800325e:	370c      	adds	r7, #12
 8003260:	46bd      	mov	sp, r7
 8003262:	bc80      	pop	{r7}
 8003264:	4770      	bx	lr

08003266 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003266:	b480      	push	{r7}
 8003268:	b083      	sub	sp, #12
 800326a:	af00      	add	r7, sp, #0
 800326c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800326e:	bf00      	nop
 8003270:	370c      	adds	r7, #12
 8003272:	46bd      	mov	sp, r7
 8003274:	bc80      	pop	{r7}
 8003276:	4770      	bx	lr

08003278 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003278:	b480      	push	{r7}
 800327a:	b085      	sub	sp, #20
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
 8003280:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800328e:	d00f      	beq.n	80032b0 <TIM_Base_SetConfig+0x38>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	4a2b      	ldr	r2, [pc, #172]	; (8003340 <TIM_Base_SetConfig+0xc8>)
 8003294:	4293      	cmp	r3, r2
 8003296:	d00b      	beq.n	80032b0 <TIM_Base_SetConfig+0x38>
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	4a2a      	ldr	r2, [pc, #168]	; (8003344 <TIM_Base_SetConfig+0xcc>)
 800329c:	4293      	cmp	r3, r2
 800329e:	d007      	beq.n	80032b0 <TIM_Base_SetConfig+0x38>
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	4a29      	ldr	r2, [pc, #164]	; (8003348 <TIM_Base_SetConfig+0xd0>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d003      	beq.n	80032b0 <TIM_Base_SetConfig+0x38>
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	4a28      	ldr	r2, [pc, #160]	; (800334c <TIM_Base_SetConfig+0xd4>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d108      	bne.n	80032c2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	68fa      	ldr	r2, [r7, #12]
 80032be:	4313      	orrs	r3, r2
 80032c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032c8:	d017      	beq.n	80032fa <TIM_Base_SetConfig+0x82>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	4a1c      	ldr	r2, [pc, #112]	; (8003340 <TIM_Base_SetConfig+0xc8>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d013      	beq.n	80032fa <TIM_Base_SetConfig+0x82>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	4a1b      	ldr	r2, [pc, #108]	; (8003344 <TIM_Base_SetConfig+0xcc>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d00f      	beq.n	80032fa <TIM_Base_SetConfig+0x82>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	4a1a      	ldr	r2, [pc, #104]	; (8003348 <TIM_Base_SetConfig+0xd0>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d00b      	beq.n	80032fa <TIM_Base_SetConfig+0x82>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	4a19      	ldr	r2, [pc, #100]	; (800334c <TIM_Base_SetConfig+0xd4>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d007      	beq.n	80032fa <TIM_Base_SetConfig+0x82>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	4a18      	ldr	r2, [pc, #96]	; (8003350 <TIM_Base_SetConfig+0xd8>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d003      	beq.n	80032fa <TIM_Base_SetConfig+0x82>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	4a17      	ldr	r2, [pc, #92]	; (8003354 <TIM_Base_SetConfig+0xdc>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d108      	bne.n	800330c <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003300:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	68db      	ldr	r3, [r3, #12]
 8003306:	68fa      	ldr	r2, [r7, #12]
 8003308:	4313      	orrs	r3, r2
 800330a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	691b      	ldr	r3, [r3, #16]
 8003316:	4313      	orrs	r3, r2
 8003318:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	68fa      	ldr	r2, [r7, #12]
 800331e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	689a      	ldr	r2, [r3, #8]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	681a      	ldr	r2, [r3, #0]
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2201      	movs	r2, #1
 8003334:	615a      	str	r2, [r3, #20]
}
 8003336:	bf00      	nop
 8003338:	3714      	adds	r7, #20
 800333a:	46bd      	mov	sp, r7
 800333c:	bc80      	pop	{r7}
 800333e:	4770      	bx	lr
 8003340:	40000400 	.word	0x40000400
 8003344:	40000800 	.word	0x40000800
 8003348:	40000c00 	.word	0x40000c00
 800334c:	40010800 	.word	0x40010800
 8003350:	40010c00 	.word	0x40010c00
 8003354:	40011000 	.word	0x40011000

08003358 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003358:	b480      	push	{r7}
 800335a:	b085      	sub	sp, #20
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
 8003360:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003368:	2b01      	cmp	r3, #1
 800336a:	d101      	bne.n	8003370 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800336c:	2302      	movs	r3, #2
 800336e:	e046      	b.n	80033fe <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2201      	movs	r2, #1
 8003374:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2202      	movs	r2, #2
 800337c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003396:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	68fa      	ldr	r2, [r7, #12]
 800339e:	4313      	orrs	r3, r2
 80033a0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	68fa      	ldr	r2, [r7, #12]
 80033a8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033b2:	d00e      	beq.n	80033d2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a13      	ldr	r2, [pc, #76]	; (8003408 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d009      	beq.n	80033d2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4a12      	ldr	r2, [pc, #72]	; (800340c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d004      	beq.n	80033d2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a10      	ldr	r2, [pc, #64]	; (8003410 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d10c      	bne.n	80033ec <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80033d2:	68bb      	ldr	r3, [r7, #8]
 80033d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80033d8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	68ba      	ldr	r2, [r7, #8]
 80033e0:	4313      	orrs	r3, r2
 80033e2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	68ba      	ldr	r2, [r7, #8]
 80033ea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2201      	movs	r2, #1
 80033f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2200      	movs	r2, #0
 80033f8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80033fc:	2300      	movs	r3, #0
}
 80033fe:	4618      	mov	r0, r3
 8003400:	3714      	adds	r7, #20
 8003402:	46bd      	mov	sp, r7
 8003404:	bc80      	pop	{r7}
 8003406:	4770      	bx	lr
 8003408:	40000400 	.word	0x40000400
 800340c:	40000800 	.word	0x40000800
 8003410:	40010800 	.word	0x40010800

08003414 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b082      	sub	sp, #8
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d101      	bne.n	8003426 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	e03f      	b.n	80034a6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800342c:	b2db      	uxtb	r3, r3
 800342e:	2b00      	cmp	r3, #0
 8003430:	d106      	bne.n	8003440 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2200      	movs	r2, #0
 8003436:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800343a:	6878      	ldr	r0, [r7, #4]
 800343c:	f7fe f9b8 	bl	80017b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2224      	movs	r2, #36	; 0x24
 8003444:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	68da      	ldr	r2, [r3, #12]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003456:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003458:	6878      	ldr	r0, [r7, #4]
 800345a:	f000 fc25 	bl	8003ca8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	691a      	ldr	r2, [r3, #16]
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800346c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	695a      	ldr	r2, [r3, #20]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800347c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	68da      	ldr	r2, [r3, #12]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800348c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2200      	movs	r2, #0
 8003492:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2220      	movs	r2, #32
 8003498:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2220      	movs	r2, #32
 80034a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80034a4:	2300      	movs	r3, #0
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3708      	adds	r7, #8
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}

080034ae <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034ae:	b580      	push	{r7, lr}
 80034b0:	b08a      	sub	sp, #40	; 0x28
 80034b2:	af02      	add	r7, sp, #8
 80034b4:	60f8      	str	r0, [r7, #12]
 80034b6:	60b9      	str	r1, [r7, #8]
 80034b8:	603b      	str	r3, [r7, #0]
 80034ba:	4613      	mov	r3, r2
 80034bc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80034be:	2300      	movs	r3, #0
 80034c0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034c8:	b2db      	uxtb	r3, r3
 80034ca:	2b20      	cmp	r3, #32
 80034cc:	d17c      	bne.n	80035c8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d002      	beq.n	80034da <HAL_UART_Transmit+0x2c>
 80034d4:	88fb      	ldrh	r3, [r7, #6]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d101      	bne.n	80034de <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	e075      	b.n	80035ca <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034e4:	2b01      	cmp	r3, #1
 80034e6:	d101      	bne.n	80034ec <HAL_UART_Transmit+0x3e>
 80034e8:	2302      	movs	r3, #2
 80034ea:	e06e      	b.n	80035ca <HAL_UART_Transmit+0x11c>
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	2201      	movs	r2, #1
 80034f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	2200      	movs	r2, #0
 80034f8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2221      	movs	r2, #33	; 0x21
 80034fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003502:	f7fe fb93 	bl	8001c2c <HAL_GetTick>
 8003506:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	88fa      	ldrh	r2, [r7, #6]
 800350c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	88fa      	ldrh	r2, [r7, #6]
 8003512:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	689b      	ldr	r3, [r3, #8]
 8003518:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800351c:	d108      	bne.n	8003530 <HAL_UART_Transmit+0x82>
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	691b      	ldr	r3, [r3, #16]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d104      	bne.n	8003530 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003526:	2300      	movs	r3, #0
 8003528:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800352a:	68bb      	ldr	r3, [r7, #8]
 800352c:	61bb      	str	r3, [r7, #24]
 800352e:	e003      	b.n	8003538 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003534:	2300      	movs	r3, #0
 8003536:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	2200      	movs	r2, #0
 800353c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003540:	e02a      	b.n	8003598 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	9300      	str	r3, [sp, #0]
 8003546:	697b      	ldr	r3, [r7, #20]
 8003548:	2200      	movs	r2, #0
 800354a:	2180      	movs	r1, #128	; 0x80
 800354c:	68f8      	ldr	r0, [r7, #12]
 800354e:	f000 fa11 	bl	8003974 <UART_WaitOnFlagUntilTimeout>
 8003552:	4603      	mov	r3, r0
 8003554:	2b00      	cmp	r3, #0
 8003556:	d001      	beq.n	800355c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003558:	2303      	movs	r3, #3
 800355a:	e036      	b.n	80035ca <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800355c:	69fb      	ldr	r3, [r7, #28]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d10b      	bne.n	800357a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003562:	69bb      	ldr	r3, [r7, #24]
 8003564:	881b      	ldrh	r3, [r3, #0]
 8003566:	461a      	mov	r2, r3
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003570:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003572:	69bb      	ldr	r3, [r7, #24]
 8003574:	3302      	adds	r3, #2
 8003576:	61bb      	str	r3, [r7, #24]
 8003578:	e007      	b.n	800358a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800357a:	69fb      	ldr	r3, [r7, #28]
 800357c:	781a      	ldrb	r2, [r3, #0]
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003584:	69fb      	ldr	r3, [r7, #28]
 8003586:	3301      	adds	r3, #1
 8003588:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800358e:	b29b      	uxth	r3, r3
 8003590:	3b01      	subs	r3, #1
 8003592:	b29a      	uxth	r2, r3
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800359c:	b29b      	uxth	r3, r3
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d1cf      	bne.n	8003542 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	9300      	str	r3, [sp, #0]
 80035a6:	697b      	ldr	r3, [r7, #20]
 80035a8:	2200      	movs	r2, #0
 80035aa:	2140      	movs	r1, #64	; 0x40
 80035ac:	68f8      	ldr	r0, [r7, #12]
 80035ae:	f000 f9e1 	bl	8003974 <UART_WaitOnFlagUntilTimeout>
 80035b2:	4603      	mov	r3, r0
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d001      	beq.n	80035bc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80035b8:	2303      	movs	r3, #3
 80035ba:	e006      	b.n	80035ca <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	2220      	movs	r2, #32
 80035c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80035c4:	2300      	movs	r3, #0
 80035c6:	e000      	b.n	80035ca <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80035c8:	2302      	movs	r3, #2
  }
}
 80035ca:	4618      	mov	r0, r3
 80035cc:	3720      	adds	r7, #32
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bd80      	pop	{r7, pc}
	...

080035d4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b08a      	sub	sp, #40	; 0x28
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	68db      	ldr	r3, [r3, #12]
 80035ea:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	695b      	ldr	r3, [r3, #20]
 80035f2:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80035f4:	2300      	movs	r3, #0
 80035f6:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80035f8:	2300      	movs	r3, #0
 80035fa:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80035fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035fe:	f003 030f 	and.w	r3, r3, #15
 8003602:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8003604:	69bb      	ldr	r3, [r7, #24]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d10d      	bne.n	8003626 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800360a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800360c:	f003 0320 	and.w	r3, r3, #32
 8003610:	2b00      	cmp	r3, #0
 8003612:	d008      	beq.n	8003626 <HAL_UART_IRQHandler+0x52>
 8003614:	6a3b      	ldr	r3, [r7, #32]
 8003616:	f003 0320 	and.w	r3, r3, #32
 800361a:	2b00      	cmp	r3, #0
 800361c:	d003      	beq.n	8003626 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800361e:	6878      	ldr	r0, [r7, #4]
 8003620:	f000 fa99 	bl	8003b56 <UART_Receive_IT>
      return;
 8003624:	e17b      	b.n	800391e <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003626:	69bb      	ldr	r3, [r7, #24]
 8003628:	2b00      	cmp	r3, #0
 800362a:	f000 80b1 	beq.w	8003790 <HAL_UART_IRQHandler+0x1bc>
 800362e:	69fb      	ldr	r3, [r7, #28]
 8003630:	f003 0301 	and.w	r3, r3, #1
 8003634:	2b00      	cmp	r3, #0
 8003636:	d105      	bne.n	8003644 <HAL_UART_IRQHandler+0x70>
 8003638:	6a3b      	ldr	r3, [r7, #32]
 800363a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800363e:	2b00      	cmp	r3, #0
 8003640:	f000 80a6 	beq.w	8003790 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003646:	f003 0301 	and.w	r3, r3, #1
 800364a:	2b00      	cmp	r3, #0
 800364c:	d00a      	beq.n	8003664 <HAL_UART_IRQHandler+0x90>
 800364e:	6a3b      	ldr	r3, [r7, #32]
 8003650:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003654:	2b00      	cmp	r3, #0
 8003656:	d005      	beq.n	8003664 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800365c:	f043 0201 	orr.w	r2, r3, #1
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003666:	f003 0304 	and.w	r3, r3, #4
 800366a:	2b00      	cmp	r3, #0
 800366c:	d00a      	beq.n	8003684 <HAL_UART_IRQHandler+0xb0>
 800366e:	69fb      	ldr	r3, [r7, #28]
 8003670:	f003 0301 	and.w	r3, r3, #1
 8003674:	2b00      	cmp	r3, #0
 8003676:	d005      	beq.n	8003684 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800367c:	f043 0202 	orr.w	r2, r3, #2
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003686:	f003 0302 	and.w	r3, r3, #2
 800368a:	2b00      	cmp	r3, #0
 800368c:	d00a      	beq.n	80036a4 <HAL_UART_IRQHandler+0xd0>
 800368e:	69fb      	ldr	r3, [r7, #28]
 8003690:	f003 0301 	and.w	r3, r3, #1
 8003694:	2b00      	cmp	r3, #0
 8003696:	d005      	beq.n	80036a4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800369c:	f043 0204 	orr.w	r2, r3, #4
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80036a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036a6:	f003 0308 	and.w	r3, r3, #8
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d00f      	beq.n	80036ce <HAL_UART_IRQHandler+0xfa>
 80036ae:	6a3b      	ldr	r3, [r7, #32]
 80036b0:	f003 0320 	and.w	r3, r3, #32
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d104      	bne.n	80036c2 <HAL_UART_IRQHandler+0xee>
 80036b8:	69fb      	ldr	r3, [r7, #28]
 80036ba:	f003 0301 	and.w	r3, r3, #1
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d005      	beq.n	80036ce <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036c6:	f043 0208 	orr.w	r2, r3, #8
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	f000 811e 	beq.w	8003914 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80036d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036da:	f003 0320 	and.w	r3, r3, #32
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d007      	beq.n	80036f2 <HAL_UART_IRQHandler+0x11e>
 80036e2:	6a3b      	ldr	r3, [r7, #32]
 80036e4:	f003 0320 	and.w	r3, r3, #32
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d002      	beq.n	80036f2 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80036ec:	6878      	ldr	r0, [r7, #4]
 80036ee:	f000 fa32 	bl	8003b56 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	695b      	ldr	r3, [r3, #20]
 80036f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036fc:	2b40      	cmp	r3, #64	; 0x40
 80036fe:	bf0c      	ite	eq
 8003700:	2301      	moveq	r3, #1
 8003702:	2300      	movne	r3, #0
 8003704:	b2db      	uxtb	r3, r3
 8003706:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800370c:	f003 0308 	and.w	r3, r3, #8
 8003710:	2b00      	cmp	r3, #0
 8003712:	d102      	bne.n	800371a <HAL_UART_IRQHandler+0x146>
 8003714:	697b      	ldr	r3, [r7, #20]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d031      	beq.n	800377e <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	f000 f974 	bl	8003a08 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	695b      	ldr	r3, [r3, #20]
 8003726:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800372a:	2b40      	cmp	r3, #64	; 0x40
 800372c:	d123      	bne.n	8003776 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	695a      	ldr	r2, [r3, #20]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800373c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003742:	2b00      	cmp	r3, #0
 8003744:	d013      	beq.n	800376e <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800374a:	4a76      	ldr	r2, [pc, #472]	; (8003924 <HAL_UART_IRQHandler+0x350>)
 800374c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003752:	4618      	mov	r0, r3
 8003754:	f7fe fbe0 	bl	8001f18 <HAL_DMA_Abort_IT>
 8003758:	4603      	mov	r3, r0
 800375a:	2b00      	cmp	r3, #0
 800375c:	d016      	beq.n	800378c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003762:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003764:	687a      	ldr	r2, [r7, #4]
 8003766:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003768:	4610      	mov	r0, r2
 800376a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800376c:	e00e      	b.n	800378c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800376e:	6878      	ldr	r0, [r7, #4]
 8003770:	f000 f8ec 	bl	800394c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003774:	e00a      	b.n	800378c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003776:	6878      	ldr	r0, [r7, #4]
 8003778:	f000 f8e8 	bl	800394c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800377c:	e006      	b.n	800378c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800377e:	6878      	ldr	r0, [r7, #4]
 8003780:	f000 f8e4 	bl	800394c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2200      	movs	r2, #0
 8003788:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800378a:	e0c3      	b.n	8003914 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800378c:	bf00      	nop
    return;
 800378e:	e0c1      	b.n	8003914 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003794:	2b01      	cmp	r3, #1
 8003796:	f040 80a1 	bne.w	80038dc <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800379a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800379c:	f003 0310 	and.w	r3, r3, #16
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	f000 809b 	beq.w	80038dc <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80037a6:	6a3b      	ldr	r3, [r7, #32]
 80037a8:	f003 0310 	and.w	r3, r3, #16
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	f000 8095 	beq.w	80038dc <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80037b2:	2300      	movs	r3, #0
 80037b4:	60fb      	str	r3, [r7, #12]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	60fb      	str	r3, [r7, #12]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	60fb      	str	r3, [r7, #12]
 80037c6:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	695b      	ldr	r3, [r3, #20]
 80037ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037d2:	2b40      	cmp	r3, #64	; 0x40
 80037d4:	d14e      	bne.n	8003874 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80037e0:	8a3b      	ldrh	r3, [r7, #16]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	f000 8098 	beq.w	8003918 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80037ec:	8a3a      	ldrh	r2, [r7, #16]
 80037ee:	429a      	cmp	r2, r3
 80037f0:	f080 8092 	bcs.w	8003918 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	8a3a      	ldrh	r2, [r7, #16]
 80037f8:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037fe:	699b      	ldr	r3, [r3, #24]
 8003800:	2b20      	cmp	r3, #32
 8003802:	d02b      	beq.n	800385c <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	68da      	ldr	r2, [r3, #12]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003812:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	695a      	ldr	r2, [r3, #20]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f022 0201 	bic.w	r2, r2, #1
 8003822:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	695a      	ldr	r2, [r3, #20]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003832:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2220      	movs	r2, #32
 8003838:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2200      	movs	r2, #0
 8003840:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	68da      	ldr	r2, [r3, #12]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f022 0210 	bic.w	r2, r2, #16
 8003850:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003856:	4618      	mov	r0, r3
 8003858:	f7fe fb21 	bl	8001e9e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003864:	b29b      	uxth	r3, r3
 8003866:	1ad3      	subs	r3, r2, r3
 8003868:	b29b      	uxth	r3, r3
 800386a:	4619      	mov	r1, r3
 800386c:	6878      	ldr	r0, [r7, #4]
 800386e:	f000 f876 	bl	800395e <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8003872:	e051      	b.n	8003918 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800387c:	b29b      	uxth	r3, r3
 800387e:	1ad3      	subs	r3, r2, r3
 8003880:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003886:	b29b      	uxth	r3, r3
 8003888:	2b00      	cmp	r3, #0
 800388a:	d047      	beq.n	800391c <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 800388c:	8a7b      	ldrh	r3, [r7, #18]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d044      	beq.n	800391c <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	68da      	ldr	r2, [r3, #12]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80038a0:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	695a      	ldr	r2, [r3, #20]
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f022 0201 	bic.w	r2, r2, #1
 80038b0:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2220      	movs	r2, #32
 80038b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2200      	movs	r2, #0
 80038be:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	68da      	ldr	r2, [r3, #12]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f022 0210 	bic.w	r2, r2, #16
 80038ce:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80038d0:	8a7b      	ldrh	r3, [r7, #18]
 80038d2:	4619      	mov	r1, r3
 80038d4:	6878      	ldr	r0, [r7, #4]
 80038d6:	f000 f842 	bl	800395e <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80038da:	e01f      	b.n	800391c <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80038dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d008      	beq.n	80038f8 <HAL_UART_IRQHandler+0x324>
 80038e6:	6a3b      	ldr	r3, [r7, #32]
 80038e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d003      	beq.n	80038f8 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 80038f0:	6878      	ldr	r0, [r7, #4]
 80038f2:	f000 f8c9 	bl	8003a88 <UART_Transmit_IT>
    return;
 80038f6:	e012      	b.n	800391e <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80038f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d00d      	beq.n	800391e <HAL_UART_IRQHandler+0x34a>
 8003902:	6a3b      	ldr	r3, [r7, #32]
 8003904:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003908:	2b00      	cmp	r3, #0
 800390a:	d008      	beq.n	800391e <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 800390c:	6878      	ldr	r0, [r7, #4]
 800390e:	f000 f90a 	bl	8003b26 <UART_EndTransmit_IT>
    return;
 8003912:	e004      	b.n	800391e <HAL_UART_IRQHandler+0x34a>
    return;
 8003914:	bf00      	nop
 8003916:	e002      	b.n	800391e <HAL_UART_IRQHandler+0x34a>
      return;
 8003918:	bf00      	nop
 800391a:	e000      	b.n	800391e <HAL_UART_IRQHandler+0x34a>
      return;
 800391c:	bf00      	nop
  }
}
 800391e:	3728      	adds	r7, #40	; 0x28
 8003920:	46bd      	mov	sp, r7
 8003922:	bd80      	pop	{r7, pc}
 8003924:	08003a61 	.word	0x08003a61

08003928 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003928:	b480      	push	{r7}
 800392a:	b083      	sub	sp, #12
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003930:	bf00      	nop
 8003932:	370c      	adds	r7, #12
 8003934:	46bd      	mov	sp, r7
 8003936:	bc80      	pop	{r7}
 8003938:	4770      	bx	lr

0800393a <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800393a:	b480      	push	{r7}
 800393c:	b083      	sub	sp, #12
 800393e:	af00      	add	r7, sp, #0
 8003940:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003942:	bf00      	nop
 8003944:	370c      	adds	r7, #12
 8003946:	46bd      	mov	sp, r7
 8003948:	bc80      	pop	{r7}
 800394a:	4770      	bx	lr

0800394c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800394c:	b480      	push	{r7}
 800394e:	b083      	sub	sp, #12
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003954:	bf00      	nop
 8003956:	370c      	adds	r7, #12
 8003958:	46bd      	mov	sp, r7
 800395a:	bc80      	pop	{r7}
 800395c:	4770      	bx	lr

0800395e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800395e:	b480      	push	{r7}
 8003960:	b083      	sub	sp, #12
 8003962:	af00      	add	r7, sp, #0
 8003964:	6078      	str	r0, [r7, #4]
 8003966:	460b      	mov	r3, r1
 8003968:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800396a:	bf00      	nop
 800396c:	370c      	adds	r7, #12
 800396e:	46bd      	mov	sp, r7
 8003970:	bc80      	pop	{r7}
 8003972:	4770      	bx	lr

08003974 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b084      	sub	sp, #16
 8003978:	af00      	add	r7, sp, #0
 800397a:	60f8      	str	r0, [r7, #12]
 800397c:	60b9      	str	r1, [r7, #8]
 800397e:	603b      	str	r3, [r7, #0]
 8003980:	4613      	mov	r3, r2
 8003982:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003984:	e02c      	b.n	80039e0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003986:	69bb      	ldr	r3, [r7, #24]
 8003988:	f1b3 3fff 	cmp.w	r3, #4294967295
 800398c:	d028      	beq.n	80039e0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800398e:	69bb      	ldr	r3, [r7, #24]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d007      	beq.n	80039a4 <UART_WaitOnFlagUntilTimeout+0x30>
 8003994:	f7fe f94a 	bl	8001c2c <HAL_GetTick>
 8003998:	4602      	mov	r2, r0
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	1ad3      	subs	r3, r2, r3
 800399e:	69ba      	ldr	r2, [r7, #24]
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d21d      	bcs.n	80039e0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	68da      	ldr	r2, [r3, #12]
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80039b2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	695a      	ldr	r2, [r3, #20]
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f022 0201 	bic.w	r2, r2, #1
 80039c2:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	2220      	movs	r2, #32
 80039c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2220      	movs	r2, #32
 80039d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2200      	movs	r2, #0
 80039d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80039dc:	2303      	movs	r3, #3
 80039de:	e00f      	b.n	8003a00 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	681a      	ldr	r2, [r3, #0]
 80039e6:	68bb      	ldr	r3, [r7, #8]
 80039e8:	4013      	ands	r3, r2
 80039ea:	68ba      	ldr	r2, [r7, #8]
 80039ec:	429a      	cmp	r2, r3
 80039ee:	bf0c      	ite	eq
 80039f0:	2301      	moveq	r3, #1
 80039f2:	2300      	movne	r3, #0
 80039f4:	b2db      	uxtb	r3, r3
 80039f6:	461a      	mov	r2, r3
 80039f8:	79fb      	ldrb	r3, [r7, #7]
 80039fa:	429a      	cmp	r2, r3
 80039fc:	d0c3      	beq.n	8003986 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80039fe:	2300      	movs	r3, #0
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	3710      	adds	r7, #16
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}

08003a08 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	b083      	sub	sp, #12
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	68da      	ldr	r2, [r3, #12]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003a1e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	695a      	ldr	r2, [r3, #20]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f022 0201 	bic.w	r2, r2, #1
 8003a2e:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a34:	2b01      	cmp	r3, #1
 8003a36:	d107      	bne.n	8003a48 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	68da      	ldr	r2, [r3, #12]
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f022 0210 	bic.w	r2, r2, #16
 8003a46:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2220      	movs	r2, #32
 8003a4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2200      	movs	r2, #0
 8003a54:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003a56:	bf00      	nop
 8003a58:	370c      	adds	r7, #12
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	bc80      	pop	{r7}
 8003a5e:	4770      	bx	lr

08003a60 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b084      	sub	sp, #16
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a6c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2200      	movs	r2, #0
 8003a72:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2200      	movs	r2, #0
 8003a78:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003a7a:	68f8      	ldr	r0, [r7, #12]
 8003a7c:	f7ff ff66 	bl	800394c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003a80:	bf00      	nop
 8003a82:	3710      	adds	r7, #16
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bd80      	pop	{r7, pc}

08003a88 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b085      	sub	sp, #20
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a96:	b2db      	uxtb	r3, r3
 8003a98:	2b21      	cmp	r3, #33	; 0x21
 8003a9a:	d13e      	bne.n	8003b1a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	689b      	ldr	r3, [r3, #8]
 8003aa0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003aa4:	d114      	bne.n	8003ad0 <UART_Transmit_IT+0x48>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	691b      	ldr	r3, [r3, #16]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d110      	bne.n	8003ad0 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6a1b      	ldr	r3, [r3, #32]
 8003ab2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	881b      	ldrh	r3, [r3, #0]
 8003ab8:	461a      	mov	r2, r3
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ac2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6a1b      	ldr	r3, [r3, #32]
 8003ac8:	1c9a      	adds	r2, r3, #2
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	621a      	str	r2, [r3, #32]
 8003ace:	e008      	b.n	8003ae2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6a1b      	ldr	r3, [r3, #32]
 8003ad4:	1c59      	adds	r1, r3, #1
 8003ad6:	687a      	ldr	r2, [r7, #4]
 8003ad8:	6211      	str	r1, [r2, #32]
 8003ada:	781a      	ldrb	r2, [r3, #0]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003ae6:	b29b      	uxth	r3, r3
 8003ae8:	3b01      	subs	r3, #1
 8003aea:	b29b      	uxth	r3, r3
 8003aec:	687a      	ldr	r2, [r7, #4]
 8003aee:	4619      	mov	r1, r3
 8003af0:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d10f      	bne.n	8003b16 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	68da      	ldr	r2, [r3, #12]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b04:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	68da      	ldr	r2, [r3, #12]
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003b14:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003b16:	2300      	movs	r3, #0
 8003b18:	e000      	b.n	8003b1c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003b1a:	2302      	movs	r3, #2
  }
}
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	3714      	adds	r7, #20
 8003b20:	46bd      	mov	sp, r7
 8003b22:	bc80      	pop	{r7}
 8003b24:	4770      	bx	lr

08003b26 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003b26:	b580      	push	{r7, lr}
 8003b28:	b082      	sub	sp, #8
 8003b2a:	af00      	add	r7, sp, #0
 8003b2c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	68da      	ldr	r2, [r3, #12]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b3c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2220      	movs	r2, #32
 8003b42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003b46:	6878      	ldr	r0, [r7, #4]
 8003b48:	f7ff feee 	bl	8003928 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003b4c:	2300      	movs	r3, #0
}
 8003b4e:	4618      	mov	r0, r3
 8003b50:	3708      	adds	r7, #8
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}

08003b56 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003b56:	b580      	push	{r7, lr}
 8003b58:	b086      	sub	sp, #24
 8003b5a:	af00      	add	r7, sp, #0
 8003b5c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003b64:	b2db      	uxtb	r3, r3
 8003b66:	2b22      	cmp	r3, #34	; 0x22
 8003b68:	f040 8099 	bne.w	8003c9e <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	689b      	ldr	r3, [r3, #8]
 8003b70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b74:	d117      	bne.n	8003ba6 <UART_Receive_IT+0x50>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	691b      	ldr	r3, [r3, #16]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d113      	bne.n	8003ba6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b86:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	b29b      	uxth	r3, r3
 8003b90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b94:	b29a      	uxth	r2, r3
 8003b96:	693b      	ldr	r3, [r7, #16]
 8003b98:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b9e:	1c9a      	adds	r2, r3, #2
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	629a      	str	r2, [r3, #40]	; 0x28
 8003ba4:	e026      	b.n	8003bf4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003baa:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8003bac:	2300      	movs	r3, #0
 8003bae:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	689b      	ldr	r3, [r3, #8]
 8003bb4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bb8:	d007      	beq.n	8003bca <UART_Receive_IT+0x74>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	689b      	ldr	r3, [r3, #8]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d10a      	bne.n	8003bd8 <UART_Receive_IT+0x82>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	691b      	ldr	r3, [r3, #16]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d106      	bne.n	8003bd8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	b2da      	uxtb	r2, r3
 8003bd2:	697b      	ldr	r3, [r7, #20]
 8003bd4:	701a      	strb	r2, [r3, #0]
 8003bd6:	e008      	b.n	8003bea <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	b2db      	uxtb	r3, r3
 8003be0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003be4:	b2da      	uxtb	r2, r3
 8003be6:	697b      	ldr	r3, [r7, #20]
 8003be8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bee:	1c5a      	adds	r2, r3, #1
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003bf8:	b29b      	uxth	r3, r3
 8003bfa:	3b01      	subs	r3, #1
 8003bfc:	b29b      	uxth	r3, r3
 8003bfe:	687a      	ldr	r2, [r7, #4]
 8003c00:	4619      	mov	r1, r3
 8003c02:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d148      	bne.n	8003c9a <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	68da      	ldr	r2, [r3, #12]
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f022 0220 	bic.w	r2, r2, #32
 8003c16:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	68da      	ldr	r2, [r3, #12]
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003c26:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	695a      	ldr	r2, [r3, #20]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f022 0201 	bic.w	r2, r2, #1
 8003c36:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2220      	movs	r2, #32
 8003c3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c44:	2b01      	cmp	r3, #1
 8003c46:	d123      	bne.n	8003c90 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	68da      	ldr	r2, [r3, #12]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f022 0210 	bic.w	r2, r2, #16
 8003c5c:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f003 0310 	and.w	r3, r3, #16
 8003c68:	2b10      	cmp	r3, #16
 8003c6a:	d10a      	bne.n	8003c82 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	60fb      	str	r3, [r7, #12]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	60fb      	str	r3, [r7, #12]
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	60fb      	str	r3, [r7, #12]
 8003c80:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003c86:	4619      	mov	r1, r3
 8003c88:	6878      	ldr	r0, [r7, #4]
 8003c8a:	f7ff fe68 	bl	800395e <HAL_UARTEx_RxEventCallback>
 8003c8e:	e002      	b.n	8003c96 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8003c90:	6878      	ldr	r0, [r7, #4]
 8003c92:	f7ff fe52 	bl	800393a <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003c96:	2300      	movs	r3, #0
 8003c98:	e002      	b.n	8003ca0 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	e000      	b.n	8003ca0 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8003c9e:	2302      	movs	r3, #2
  }
}
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	3718      	adds	r7, #24
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	bd80      	pop	{r7, pc}

08003ca8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b084      	sub	sp, #16
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	691b      	ldr	r3, [r3, #16]
 8003cb6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	68da      	ldr	r2, [r3, #12]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	430a      	orrs	r2, r1
 8003cc4:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	689a      	ldr	r2, [r3, #8]
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	691b      	ldr	r3, [r3, #16]
 8003cce:	431a      	orrs	r2, r3
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	695b      	ldr	r3, [r3, #20]
 8003cd4:	431a      	orrs	r2, r3
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	69db      	ldr	r3, [r3, #28]
 8003cda:	4313      	orrs	r3, r2
 8003cdc:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	68db      	ldr	r3, [r3, #12]
 8003ce4:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003ce8:	f023 030c 	bic.w	r3, r3, #12
 8003cec:	687a      	ldr	r2, [r7, #4]
 8003cee:	6812      	ldr	r2, [r2, #0]
 8003cf0:	68b9      	ldr	r1, [r7, #8]
 8003cf2:	430b      	orrs	r3, r1
 8003cf4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	695b      	ldr	r3, [r3, #20]
 8003cfc:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	699a      	ldr	r2, [r3, #24]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	430a      	orrs	r2, r1
 8003d0a:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4a55      	ldr	r2, [pc, #340]	; (8003e68 <UART_SetConfig+0x1c0>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d103      	bne.n	8003d1e <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003d16:	f7ff f883 	bl	8002e20 <HAL_RCC_GetPCLK2Freq>
 8003d1a:	60f8      	str	r0, [r7, #12]
 8003d1c:	e002      	b.n	8003d24 <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003d1e:	f7ff f86b 	bl	8002df8 <HAL_RCC_GetPCLK1Freq>
 8003d22:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	69db      	ldr	r3, [r3, #28]
 8003d28:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d2c:	d14c      	bne.n	8003dc8 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003d2e:	68fa      	ldr	r2, [r7, #12]
 8003d30:	4613      	mov	r3, r2
 8003d32:	009b      	lsls	r3, r3, #2
 8003d34:	4413      	add	r3, r2
 8003d36:	009a      	lsls	r2, r3, #2
 8003d38:	441a      	add	r2, r3
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	005b      	lsls	r3, r3, #1
 8003d40:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d44:	4a49      	ldr	r2, [pc, #292]	; (8003e6c <UART_SetConfig+0x1c4>)
 8003d46:	fba2 2303 	umull	r2, r3, r2, r3
 8003d4a:	095b      	lsrs	r3, r3, #5
 8003d4c:	0119      	lsls	r1, r3, #4
 8003d4e:	68fa      	ldr	r2, [r7, #12]
 8003d50:	4613      	mov	r3, r2
 8003d52:	009b      	lsls	r3, r3, #2
 8003d54:	4413      	add	r3, r2
 8003d56:	009a      	lsls	r2, r3, #2
 8003d58:	441a      	add	r2, r3
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	005b      	lsls	r3, r3, #1
 8003d60:	fbb2 f2f3 	udiv	r2, r2, r3
 8003d64:	4b41      	ldr	r3, [pc, #260]	; (8003e6c <UART_SetConfig+0x1c4>)
 8003d66:	fba3 0302 	umull	r0, r3, r3, r2
 8003d6a:	095b      	lsrs	r3, r3, #5
 8003d6c:	2064      	movs	r0, #100	; 0x64
 8003d6e:	fb00 f303 	mul.w	r3, r0, r3
 8003d72:	1ad3      	subs	r3, r2, r3
 8003d74:	00db      	lsls	r3, r3, #3
 8003d76:	3332      	adds	r3, #50	; 0x32
 8003d78:	4a3c      	ldr	r2, [pc, #240]	; (8003e6c <UART_SetConfig+0x1c4>)
 8003d7a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d7e:	095b      	lsrs	r3, r3, #5
 8003d80:	005b      	lsls	r3, r3, #1
 8003d82:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003d86:	4419      	add	r1, r3
 8003d88:	68fa      	ldr	r2, [r7, #12]
 8003d8a:	4613      	mov	r3, r2
 8003d8c:	009b      	lsls	r3, r3, #2
 8003d8e:	4413      	add	r3, r2
 8003d90:	009a      	lsls	r2, r3, #2
 8003d92:	441a      	add	r2, r3
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	685b      	ldr	r3, [r3, #4]
 8003d98:	005b      	lsls	r3, r3, #1
 8003d9a:	fbb2 f2f3 	udiv	r2, r2, r3
 8003d9e:	4b33      	ldr	r3, [pc, #204]	; (8003e6c <UART_SetConfig+0x1c4>)
 8003da0:	fba3 0302 	umull	r0, r3, r3, r2
 8003da4:	095b      	lsrs	r3, r3, #5
 8003da6:	2064      	movs	r0, #100	; 0x64
 8003da8:	fb00 f303 	mul.w	r3, r0, r3
 8003dac:	1ad3      	subs	r3, r2, r3
 8003dae:	00db      	lsls	r3, r3, #3
 8003db0:	3332      	adds	r3, #50	; 0x32
 8003db2:	4a2e      	ldr	r2, [pc, #184]	; (8003e6c <UART_SetConfig+0x1c4>)
 8003db4:	fba2 2303 	umull	r2, r3, r2, r3
 8003db8:	095b      	lsrs	r3, r3, #5
 8003dba:	f003 0207 	and.w	r2, r3, #7
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	440a      	add	r2, r1
 8003dc4:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003dc6:	e04a      	b.n	8003e5e <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003dc8:	68fa      	ldr	r2, [r7, #12]
 8003dca:	4613      	mov	r3, r2
 8003dcc:	009b      	lsls	r3, r3, #2
 8003dce:	4413      	add	r3, r2
 8003dd0:	009a      	lsls	r2, r3, #2
 8003dd2:	441a      	add	r2, r3
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	009b      	lsls	r3, r3, #2
 8003dda:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dde:	4a23      	ldr	r2, [pc, #140]	; (8003e6c <UART_SetConfig+0x1c4>)
 8003de0:	fba2 2303 	umull	r2, r3, r2, r3
 8003de4:	095b      	lsrs	r3, r3, #5
 8003de6:	0119      	lsls	r1, r3, #4
 8003de8:	68fa      	ldr	r2, [r7, #12]
 8003dea:	4613      	mov	r3, r2
 8003dec:	009b      	lsls	r3, r3, #2
 8003dee:	4413      	add	r3, r2
 8003df0:	009a      	lsls	r2, r3, #2
 8003df2:	441a      	add	r2, r3
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	009b      	lsls	r3, r3, #2
 8003dfa:	fbb2 f2f3 	udiv	r2, r2, r3
 8003dfe:	4b1b      	ldr	r3, [pc, #108]	; (8003e6c <UART_SetConfig+0x1c4>)
 8003e00:	fba3 0302 	umull	r0, r3, r3, r2
 8003e04:	095b      	lsrs	r3, r3, #5
 8003e06:	2064      	movs	r0, #100	; 0x64
 8003e08:	fb00 f303 	mul.w	r3, r0, r3
 8003e0c:	1ad3      	subs	r3, r2, r3
 8003e0e:	011b      	lsls	r3, r3, #4
 8003e10:	3332      	adds	r3, #50	; 0x32
 8003e12:	4a16      	ldr	r2, [pc, #88]	; (8003e6c <UART_SetConfig+0x1c4>)
 8003e14:	fba2 2303 	umull	r2, r3, r2, r3
 8003e18:	095b      	lsrs	r3, r3, #5
 8003e1a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003e1e:	4419      	add	r1, r3
 8003e20:	68fa      	ldr	r2, [r7, #12]
 8003e22:	4613      	mov	r3, r2
 8003e24:	009b      	lsls	r3, r3, #2
 8003e26:	4413      	add	r3, r2
 8003e28:	009a      	lsls	r2, r3, #2
 8003e2a:	441a      	add	r2, r3
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	009b      	lsls	r3, r3, #2
 8003e32:	fbb2 f2f3 	udiv	r2, r2, r3
 8003e36:	4b0d      	ldr	r3, [pc, #52]	; (8003e6c <UART_SetConfig+0x1c4>)
 8003e38:	fba3 0302 	umull	r0, r3, r3, r2
 8003e3c:	095b      	lsrs	r3, r3, #5
 8003e3e:	2064      	movs	r0, #100	; 0x64
 8003e40:	fb00 f303 	mul.w	r3, r0, r3
 8003e44:	1ad3      	subs	r3, r2, r3
 8003e46:	011b      	lsls	r3, r3, #4
 8003e48:	3332      	adds	r3, #50	; 0x32
 8003e4a:	4a08      	ldr	r2, [pc, #32]	; (8003e6c <UART_SetConfig+0x1c4>)
 8003e4c:	fba2 2303 	umull	r2, r3, r2, r3
 8003e50:	095b      	lsrs	r3, r3, #5
 8003e52:	f003 020f 	and.w	r2, r3, #15
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	440a      	add	r2, r1
 8003e5c:	609a      	str	r2, [r3, #8]
}
 8003e5e:	bf00      	nop
 8003e60:	3710      	adds	r7, #16
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	40013800 	.word	0x40013800
 8003e6c:	51eb851f 	.word	0x51eb851f

08003e70 <__errno>:
 8003e70:	4b01      	ldr	r3, [pc, #4]	; (8003e78 <__errno+0x8>)
 8003e72:	6818      	ldr	r0, [r3, #0]
 8003e74:	4770      	bx	lr
 8003e76:	bf00      	nop
 8003e78:	2000000c 	.word	0x2000000c

08003e7c <__libc_init_array>:
 8003e7c:	b570      	push	{r4, r5, r6, lr}
 8003e7e:	2600      	movs	r6, #0
 8003e80:	4d0c      	ldr	r5, [pc, #48]	; (8003eb4 <__libc_init_array+0x38>)
 8003e82:	4c0d      	ldr	r4, [pc, #52]	; (8003eb8 <__libc_init_array+0x3c>)
 8003e84:	1b64      	subs	r4, r4, r5
 8003e86:	10a4      	asrs	r4, r4, #2
 8003e88:	42a6      	cmp	r6, r4
 8003e8a:	d109      	bne.n	8003ea0 <__libc_init_array+0x24>
 8003e8c:	f002 fefc 	bl	8006c88 <_init>
 8003e90:	2600      	movs	r6, #0
 8003e92:	4d0a      	ldr	r5, [pc, #40]	; (8003ebc <__libc_init_array+0x40>)
 8003e94:	4c0a      	ldr	r4, [pc, #40]	; (8003ec0 <__libc_init_array+0x44>)
 8003e96:	1b64      	subs	r4, r4, r5
 8003e98:	10a4      	asrs	r4, r4, #2
 8003e9a:	42a6      	cmp	r6, r4
 8003e9c:	d105      	bne.n	8003eaa <__libc_init_array+0x2e>
 8003e9e:	bd70      	pop	{r4, r5, r6, pc}
 8003ea0:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ea4:	4798      	blx	r3
 8003ea6:	3601      	adds	r6, #1
 8003ea8:	e7ee      	b.n	8003e88 <__libc_init_array+0xc>
 8003eaa:	f855 3b04 	ldr.w	r3, [r5], #4
 8003eae:	4798      	blx	r3
 8003eb0:	3601      	adds	r6, #1
 8003eb2:	e7f2      	b.n	8003e9a <__libc_init_array+0x1e>
 8003eb4:	0800716c 	.word	0x0800716c
 8003eb8:	0800716c 	.word	0x0800716c
 8003ebc:	0800716c 	.word	0x0800716c
 8003ec0:	08007170 	.word	0x08007170

08003ec4 <memset>:
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	4402      	add	r2, r0
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d100      	bne.n	8003ece <memset+0xa>
 8003ecc:	4770      	bx	lr
 8003ece:	f803 1b01 	strb.w	r1, [r3], #1
 8003ed2:	e7f9      	b.n	8003ec8 <memset+0x4>

08003ed4 <__cvt>:
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003eda:	461f      	mov	r7, r3
 8003edc:	bfbb      	ittet	lt
 8003ede:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8003ee2:	461f      	movlt	r7, r3
 8003ee4:	2300      	movge	r3, #0
 8003ee6:	232d      	movlt	r3, #45	; 0x2d
 8003ee8:	b088      	sub	sp, #32
 8003eea:	4614      	mov	r4, r2
 8003eec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003eee:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003ef0:	7013      	strb	r3, [r2, #0]
 8003ef2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003ef4:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8003ef8:	f023 0820 	bic.w	r8, r3, #32
 8003efc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003f00:	d005      	beq.n	8003f0e <__cvt+0x3a>
 8003f02:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003f06:	d100      	bne.n	8003f0a <__cvt+0x36>
 8003f08:	3501      	adds	r5, #1
 8003f0a:	2302      	movs	r3, #2
 8003f0c:	e000      	b.n	8003f10 <__cvt+0x3c>
 8003f0e:	2303      	movs	r3, #3
 8003f10:	aa07      	add	r2, sp, #28
 8003f12:	9204      	str	r2, [sp, #16]
 8003f14:	aa06      	add	r2, sp, #24
 8003f16:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003f1a:	e9cd 3500 	strd	r3, r5, [sp]
 8003f1e:	4622      	mov	r2, r4
 8003f20:	463b      	mov	r3, r7
 8003f22:	f000 fce5 	bl	80048f0 <_dtoa_r>
 8003f26:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003f2a:	4606      	mov	r6, r0
 8003f2c:	d102      	bne.n	8003f34 <__cvt+0x60>
 8003f2e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003f30:	07db      	lsls	r3, r3, #31
 8003f32:	d522      	bpl.n	8003f7a <__cvt+0xa6>
 8003f34:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003f38:	eb06 0905 	add.w	r9, r6, r5
 8003f3c:	d110      	bne.n	8003f60 <__cvt+0x8c>
 8003f3e:	7833      	ldrb	r3, [r6, #0]
 8003f40:	2b30      	cmp	r3, #48	; 0x30
 8003f42:	d10a      	bne.n	8003f5a <__cvt+0x86>
 8003f44:	2200      	movs	r2, #0
 8003f46:	2300      	movs	r3, #0
 8003f48:	4620      	mov	r0, r4
 8003f4a:	4639      	mov	r1, r7
 8003f4c:	f7fc fd44 	bl	80009d8 <__aeabi_dcmpeq>
 8003f50:	b918      	cbnz	r0, 8003f5a <__cvt+0x86>
 8003f52:	f1c5 0501 	rsb	r5, r5, #1
 8003f56:	f8ca 5000 	str.w	r5, [sl]
 8003f5a:	f8da 3000 	ldr.w	r3, [sl]
 8003f5e:	4499      	add	r9, r3
 8003f60:	2200      	movs	r2, #0
 8003f62:	2300      	movs	r3, #0
 8003f64:	4620      	mov	r0, r4
 8003f66:	4639      	mov	r1, r7
 8003f68:	f7fc fd36 	bl	80009d8 <__aeabi_dcmpeq>
 8003f6c:	b108      	cbz	r0, 8003f72 <__cvt+0x9e>
 8003f6e:	f8cd 901c 	str.w	r9, [sp, #28]
 8003f72:	2230      	movs	r2, #48	; 0x30
 8003f74:	9b07      	ldr	r3, [sp, #28]
 8003f76:	454b      	cmp	r3, r9
 8003f78:	d307      	bcc.n	8003f8a <__cvt+0xb6>
 8003f7a:	4630      	mov	r0, r6
 8003f7c:	9b07      	ldr	r3, [sp, #28]
 8003f7e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003f80:	1b9b      	subs	r3, r3, r6
 8003f82:	6013      	str	r3, [r2, #0]
 8003f84:	b008      	add	sp, #32
 8003f86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f8a:	1c59      	adds	r1, r3, #1
 8003f8c:	9107      	str	r1, [sp, #28]
 8003f8e:	701a      	strb	r2, [r3, #0]
 8003f90:	e7f0      	b.n	8003f74 <__cvt+0xa0>

08003f92 <__exponent>:
 8003f92:	4603      	mov	r3, r0
 8003f94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003f96:	2900      	cmp	r1, #0
 8003f98:	f803 2b02 	strb.w	r2, [r3], #2
 8003f9c:	bfb6      	itet	lt
 8003f9e:	222d      	movlt	r2, #45	; 0x2d
 8003fa0:	222b      	movge	r2, #43	; 0x2b
 8003fa2:	4249      	neglt	r1, r1
 8003fa4:	2909      	cmp	r1, #9
 8003fa6:	7042      	strb	r2, [r0, #1]
 8003fa8:	dd2b      	ble.n	8004002 <__exponent+0x70>
 8003faa:	f10d 0407 	add.w	r4, sp, #7
 8003fae:	46a4      	mov	ip, r4
 8003fb0:	270a      	movs	r7, #10
 8003fb2:	fb91 f6f7 	sdiv	r6, r1, r7
 8003fb6:	460a      	mov	r2, r1
 8003fb8:	46a6      	mov	lr, r4
 8003fba:	fb07 1516 	mls	r5, r7, r6, r1
 8003fbe:	2a63      	cmp	r2, #99	; 0x63
 8003fc0:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8003fc4:	4631      	mov	r1, r6
 8003fc6:	f104 34ff 	add.w	r4, r4, #4294967295
 8003fca:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003fce:	dcf0      	bgt.n	8003fb2 <__exponent+0x20>
 8003fd0:	3130      	adds	r1, #48	; 0x30
 8003fd2:	f1ae 0502 	sub.w	r5, lr, #2
 8003fd6:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003fda:	4629      	mov	r1, r5
 8003fdc:	1c44      	adds	r4, r0, #1
 8003fde:	4561      	cmp	r1, ip
 8003fe0:	d30a      	bcc.n	8003ff8 <__exponent+0x66>
 8003fe2:	f10d 0209 	add.w	r2, sp, #9
 8003fe6:	eba2 020e 	sub.w	r2, r2, lr
 8003fea:	4565      	cmp	r5, ip
 8003fec:	bf88      	it	hi
 8003fee:	2200      	movhi	r2, #0
 8003ff0:	4413      	add	r3, r2
 8003ff2:	1a18      	subs	r0, r3, r0
 8003ff4:	b003      	add	sp, #12
 8003ff6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ff8:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003ffc:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004000:	e7ed      	b.n	8003fde <__exponent+0x4c>
 8004002:	2330      	movs	r3, #48	; 0x30
 8004004:	3130      	adds	r1, #48	; 0x30
 8004006:	7083      	strb	r3, [r0, #2]
 8004008:	70c1      	strb	r1, [r0, #3]
 800400a:	1d03      	adds	r3, r0, #4
 800400c:	e7f1      	b.n	8003ff2 <__exponent+0x60>
	...

08004010 <_printf_float>:
 8004010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004014:	b091      	sub	sp, #68	; 0x44
 8004016:	460c      	mov	r4, r1
 8004018:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800401c:	4616      	mov	r6, r2
 800401e:	461f      	mov	r7, r3
 8004020:	4605      	mov	r5, r0
 8004022:	f001 fa53 	bl	80054cc <_localeconv_r>
 8004026:	6803      	ldr	r3, [r0, #0]
 8004028:	4618      	mov	r0, r3
 800402a:	9309      	str	r3, [sp, #36]	; 0x24
 800402c:	f7fc f8a8 	bl	8000180 <strlen>
 8004030:	2300      	movs	r3, #0
 8004032:	930e      	str	r3, [sp, #56]	; 0x38
 8004034:	f8d8 3000 	ldr.w	r3, [r8]
 8004038:	900a      	str	r0, [sp, #40]	; 0x28
 800403a:	3307      	adds	r3, #7
 800403c:	f023 0307 	bic.w	r3, r3, #7
 8004040:	f103 0208 	add.w	r2, r3, #8
 8004044:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004048:	f8d4 b000 	ldr.w	fp, [r4]
 800404c:	f8c8 2000 	str.w	r2, [r8]
 8004050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004054:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004058:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800405c:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8004060:	930b      	str	r3, [sp, #44]	; 0x2c
 8004062:	f04f 32ff 	mov.w	r2, #4294967295
 8004066:	4640      	mov	r0, r8
 8004068:	4b9c      	ldr	r3, [pc, #624]	; (80042dc <_printf_float+0x2cc>)
 800406a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800406c:	f7fc fce6 	bl	8000a3c <__aeabi_dcmpun>
 8004070:	bb70      	cbnz	r0, 80040d0 <_printf_float+0xc0>
 8004072:	f04f 32ff 	mov.w	r2, #4294967295
 8004076:	4640      	mov	r0, r8
 8004078:	4b98      	ldr	r3, [pc, #608]	; (80042dc <_printf_float+0x2cc>)
 800407a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800407c:	f7fc fcc0 	bl	8000a00 <__aeabi_dcmple>
 8004080:	bb30      	cbnz	r0, 80040d0 <_printf_float+0xc0>
 8004082:	2200      	movs	r2, #0
 8004084:	2300      	movs	r3, #0
 8004086:	4640      	mov	r0, r8
 8004088:	4651      	mov	r1, sl
 800408a:	f7fc fcaf 	bl	80009ec <__aeabi_dcmplt>
 800408e:	b110      	cbz	r0, 8004096 <_printf_float+0x86>
 8004090:	232d      	movs	r3, #45	; 0x2d
 8004092:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004096:	4b92      	ldr	r3, [pc, #584]	; (80042e0 <_printf_float+0x2d0>)
 8004098:	4892      	ldr	r0, [pc, #584]	; (80042e4 <_printf_float+0x2d4>)
 800409a:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800409e:	bf94      	ite	ls
 80040a0:	4698      	movls	r8, r3
 80040a2:	4680      	movhi	r8, r0
 80040a4:	2303      	movs	r3, #3
 80040a6:	f04f 0a00 	mov.w	sl, #0
 80040aa:	6123      	str	r3, [r4, #16]
 80040ac:	f02b 0304 	bic.w	r3, fp, #4
 80040b0:	6023      	str	r3, [r4, #0]
 80040b2:	4633      	mov	r3, r6
 80040b4:	4621      	mov	r1, r4
 80040b6:	4628      	mov	r0, r5
 80040b8:	9700      	str	r7, [sp, #0]
 80040ba:	aa0f      	add	r2, sp, #60	; 0x3c
 80040bc:	f000 f9d4 	bl	8004468 <_printf_common>
 80040c0:	3001      	adds	r0, #1
 80040c2:	f040 8090 	bne.w	80041e6 <_printf_float+0x1d6>
 80040c6:	f04f 30ff 	mov.w	r0, #4294967295
 80040ca:	b011      	add	sp, #68	; 0x44
 80040cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80040d0:	4642      	mov	r2, r8
 80040d2:	4653      	mov	r3, sl
 80040d4:	4640      	mov	r0, r8
 80040d6:	4651      	mov	r1, sl
 80040d8:	f7fc fcb0 	bl	8000a3c <__aeabi_dcmpun>
 80040dc:	b148      	cbz	r0, 80040f2 <_printf_float+0xe2>
 80040de:	f1ba 0f00 	cmp.w	sl, #0
 80040e2:	bfb8      	it	lt
 80040e4:	232d      	movlt	r3, #45	; 0x2d
 80040e6:	4880      	ldr	r0, [pc, #512]	; (80042e8 <_printf_float+0x2d8>)
 80040e8:	bfb8      	it	lt
 80040ea:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80040ee:	4b7f      	ldr	r3, [pc, #508]	; (80042ec <_printf_float+0x2dc>)
 80040f0:	e7d3      	b.n	800409a <_printf_float+0x8a>
 80040f2:	6863      	ldr	r3, [r4, #4]
 80040f4:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80040f8:	1c5a      	adds	r2, r3, #1
 80040fa:	d142      	bne.n	8004182 <_printf_float+0x172>
 80040fc:	2306      	movs	r3, #6
 80040fe:	6063      	str	r3, [r4, #4]
 8004100:	2200      	movs	r2, #0
 8004102:	9206      	str	r2, [sp, #24]
 8004104:	aa0e      	add	r2, sp, #56	; 0x38
 8004106:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800410a:	aa0d      	add	r2, sp, #52	; 0x34
 800410c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8004110:	9203      	str	r2, [sp, #12]
 8004112:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8004116:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800411a:	6023      	str	r3, [r4, #0]
 800411c:	6863      	ldr	r3, [r4, #4]
 800411e:	4642      	mov	r2, r8
 8004120:	9300      	str	r3, [sp, #0]
 8004122:	4628      	mov	r0, r5
 8004124:	4653      	mov	r3, sl
 8004126:	910b      	str	r1, [sp, #44]	; 0x2c
 8004128:	f7ff fed4 	bl	8003ed4 <__cvt>
 800412c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800412e:	4680      	mov	r8, r0
 8004130:	2947      	cmp	r1, #71	; 0x47
 8004132:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004134:	d108      	bne.n	8004148 <_printf_float+0x138>
 8004136:	1cc8      	adds	r0, r1, #3
 8004138:	db02      	blt.n	8004140 <_printf_float+0x130>
 800413a:	6863      	ldr	r3, [r4, #4]
 800413c:	4299      	cmp	r1, r3
 800413e:	dd40      	ble.n	80041c2 <_printf_float+0x1b2>
 8004140:	f1a9 0902 	sub.w	r9, r9, #2
 8004144:	fa5f f989 	uxtb.w	r9, r9
 8004148:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800414c:	d81f      	bhi.n	800418e <_printf_float+0x17e>
 800414e:	464a      	mov	r2, r9
 8004150:	3901      	subs	r1, #1
 8004152:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004156:	910d      	str	r1, [sp, #52]	; 0x34
 8004158:	f7ff ff1b 	bl	8003f92 <__exponent>
 800415c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800415e:	4682      	mov	sl, r0
 8004160:	1813      	adds	r3, r2, r0
 8004162:	2a01      	cmp	r2, #1
 8004164:	6123      	str	r3, [r4, #16]
 8004166:	dc02      	bgt.n	800416e <_printf_float+0x15e>
 8004168:	6822      	ldr	r2, [r4, #0]
 800416a:	07d2      	lsls	r2, r2, #31
 800416c:	d501      	bpl.n	8004172 <_printf_float+0x162>
 800416e:	3301      	adds	r3, #1
 8004170:	6123      	str	r3, [r4, #16]
 8004172:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8004176:	2b00      	cmp	r3, #0
 8004178:	d09b      	beq.n	80040b2 <_printf_float+0xa2>
 800417a:	232d      	movs	r3, #45	; 0x2d
 800417c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004180:	e797      	b.n	80040b2 <_printf_float+0xa2>
 8004182:	2947      	cmp	r1, #71	; 0x47
 8004184:	d1bc      	bne.n	8004100 <_printf_float+0xf0>
 8004186:	2b00      	cmp	r3, #0
 8004188:	d1ba      	bne.n	8004100 <_printf_float+0xf0>
 800418a:	2301      	movs	r3, #1
 800418c:	e7b7      	b.n	80040fe <_printf_float+0xee>
 800418e:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8004192:	d118      	bne.n	80041c6 <_printf_float+0x1b6>
 8004194:	2900      	cmp	r1, #0
 8004196:	6863      	ldr	r3, [r4, #4]
 8004198:	dd0b      	ble.n	80041b2 <_printf_float+0x1a2>
 800419a:	6121      	str	r1, [r4, #16]
 800419c:	b913      	cbnz	r3, 80041a4 <_printf_float+0x194>
 800419e:	6822      	ldr	r2, [r4, #0]
 80041a0:	07d0      	lsls	r0, r2, #31
 80041a2:	d502      	bpl.n	80041aa <_printf_float+0x19a>
 80041a4:	3301      	adds	r3, #1
 80041a6:	440b      	add	r3, r1
 80041a8:	6123      	str	r3, [r4, #16]
 80041aa:	f04f 0a00 	mov.w	sl, #0
 80041ae:	65a1      	str	r1, [r4, #88]	; 0x58
 80041b0:	e7df      	b.n	8004172 <_printf_float+0x162>
 80041b2:	b913      	cbnz	r3, 80041ba <_printf_float+0x1aa>
 80041b4:	6822      	ldr	r2, [r4, #0]
 80041b6:	07d2      	lsls	r2, r2, #31
 80041b8:	d501      	bpl.n	80041be <_printf_float+0x1ae>
 80041ba:	3302      	adds	r3, #2
 80041bc:	e7f4      	b.n	80041a8 <_printf_float+0x198>
 80041be:	2301      	movs	r3, #1
 80041c0:	e7f2      	b.n	80041a8 <_printf_float+0x198>
 80041c2:	f04f 0967 	mov.w	r9, #103	; 0x67
 80041c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80041c8:	4299      	cmp	r1, r3
 80041ca:	db05      	blt.n	80041d8 <_printf_float+0x1c8>
 80041cc:	6823      	ldr	r3, [r4, #0]
 80041ce:	6121      	str	r1, [r4, #16]
 80041d0:	07d8      	lsls	r0, r3, #31
 80041d2:	d5ea      	bpl.n	80041aa <_printf_float+0x19a>
 80041d4:	1c4b      	adds	r3, r1, #1
 80041d6:	e7e7      	b.n	80041a8 <_printf_float+0x198>
 80041d8:	2900      	cmp	r1, #0
 80041da:	bfcc      	ite	gt
 80041dc:	2201      	movgt	r2, #1
 80041de:	f1c1 0202 	rsble	r2, r1, #2
 80041e2:	4413      	add	r3, r2
 80041e4:	e7e0      	b.n	80041a8 <_printf_float+0x198>
 80041e6:	6823      	ldr	r3, [r4, #0]
 80041e8:	055a      	lsls	r2, r3, #21
 80041ea:	d407      	bmi.n	80041fc <_printf_float+0x1ec>
 80041ec:	6923      	ldr	r3, [r4, #16]
 80041ee:	4642      	mov	r2, r8
 80041f0:	4631      	mov	r1, r6
 80041f2:	4628      	mov	r0, r5
 80041f4:	47b8      	blx	r7
 80041f6:	3001      	adds	r0, #1
 80041f8:	d12b      	bne.n	8004252 <_printf_float+0x242>
 80041fa:	e764      	b.n	80040c6 <_printf_float+0xb6>
 80041fc:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004200:	f240 80dd 	bls.w	80043be <_printf_float+0x3ae>
 8004204:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004208:	2200      	movs	r2, #0
 800420a:	2300      	movs	r3, #0
 800420c:	f7fc fbe4 	bl	80009d8 <__aeabi_dcmpeq>
 8004210:	2800      	cmp	r0, #0
 8004212:	d033      	beq.n	800427c <_printf_float+0x26c>
 8004214:	2301      	movs	r3, #1
 8004216:	4631      	mov	r1, r6
 8004218:	4628      	mov	r0, r5
 800421a:	4a35      	ldr	r2, [pc, #212]	; (80042f0 <_printf_float+0x2e0>)
 800421c:	47b8      	blx	r7
 800421e:	3001      	adds	r0, #1
 8004220:	f43f af51 	beq.w	80040c6 <_printf_float+0xb6>
 8004224:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004228:	429a      	cmp	r2, r3
 800422a:	db02      	blt.n	8004232 <_printf_float+0x222>
 800422c:	6823      	ldr	r3, [r4, #0]
 800422e:	07d8      	lsls	r0, r3, #31
 8004230:	d50f      	bpl.n	8004252 <_printf_float+0x242>
 8004232:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004236:	4631      	mov	r1, r6
 8004238:	4628      	mov	r0, r5
 800423a:	47b8      	blx	r7
 800423c:	3001      	adds	r0, #1
 800423e:	f43f af42 	beq.w	80040c6 <_printf_float+0xb6>
 8004242:	f04f 0800 	mov.w	r8, #0
 8004246:	f104 091a 	add.w	r9, r4, #26
 800424a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800424c:	3b01      	subs	r3, #1
 800424e:	4543      	cmp	r3, r8
 8004250:	dc09      	bgt.n	8004266 <_printf_float+0x256>
 8004252:	6823      	ldr	r3, [r4, #0]
 8004254:	079b      	lsls	r3, r3, #30
 8004256:	f100 8102 	bmi.w	800445e <_printf_float+0x44e>
 800425a:	68e0      	ldr	r0, [r4, #12]
 800425c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800425e:	4298      	cmp	r0, r3
 8004260:	bfb8      	it	lt
 8004262:	4618      	movlt	r0, r3
 8004264:	e731      	b.n	80040ca <_printf_float+0xba>
 8004266:	2301      	movs	r3, #1
 8004268:	464a      	mov	r2, r9
 800426a:	4631      	mov	r1, r6
 800426c:	4628      	mov	r0, r5
 800426e:	47b8      	blx	r7
 8004270:	3001      	adds	r0, #1
 8004272:	f43f af28 	beq.w	80040c6 <_printf_float+0xb6>
 8004276:	f108 0801 	add.w	r8, r8, #1
 800427a:	e7e6      	b.n	800424a <_printf_float+0x23a>
 800427c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800427e:	2b00      	cmp	r3, #0
 8004280:	dc38      	bgt.n	80042f4 <_printf_float+0x2e4>
 8004282:	2301      	movs	r3, #1
 8004284:	4631      	mov	r1, r6
 8004286:	4628      	mov	r0, r5
 8004288:	4a19      	ldr	r2, [pc, #100]	; (80042f0 <_printf_float+0x2e0>)
 800428a:	47b8      	blx	r7
 800428c:	3001      	adds	r0, #1
 800428e:	f43f af1a 	beq.w	80040c6 <_printf_float+0xb6>
 8004292:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004296:	4313      	orrs	r3, r2
 8004298:	d102      	bne.n	80042a0 <_printf_float+0x290>
 800429a:	6823      	ldr	r3, [r4, #0]
 800429c:	07d9      	lsls	r1, r3, #31
 800429e:	d5d8      	bpl.n	8004252 <_printf_float+0x242>
 80042a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80042a4:	4631      	mov	r1, r6
 80042a6:	4628      	mov	r0, r5
 80042a8:	47b8      	blx	r7
 80042aa:	3001      	adds	r0, #1
 80042ac:	f43f af0b 	beq.w	80040c6 <_printf_float+0xb6>
 80042b0:	f04f 0900 	mov.w	r9, #0
 80042b4:	f104 0a1a 	add.w	sl, r4, #26
 80042b8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80042ba:	425b      	negs	r3, r3
 80042bc:	454b      	cmp	r3, r9
 80042be:	dc01      	bgt.n	80042c4 <_printf_float+0x2b4>
 80042c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80042c2:	e794      	b.n	80041ee <_printf_float+0x1de>
 80042c4:	2301      	movs	r3, #1
 80042c6:	4652      	mov	r2, sl
 80042c8:	4631      	mov	r1, r6
 80042ca:	4628      	mov	r0, r5
 80042cc:	47b8      	blx	r7
 80042ce:	3001      	adds	r0, #1
 80042d0:	f43f aef9 	beq.w	80040c6 <_printf_float+0xb6>
 80042d4:	f109 0901 	add.w	r9, r9, #1
 80042d8:	e7ee      	b.n	80042b8 <_printf_float+0x2a8>
 80042da:	bf00      	nop
 80042dc:	7fefffff 	.word	0x7fefffff
 80042e0:	08006d90 	.word	0x08006d90
 80042e4:	08006d94 	.word	0x08006d94
 80042e8:	08006d9c 	.word	0x08006d9c
 80042ec:	08006d98 	.word	0x08006d98
 80042f0:	08006da0 	.word	0x08006da0
 80042f4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80042f6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80042f8:	429a      	cmp	r2, r3
 80042fa:	bfa8      	it	ge
 80042fc:	461a      	movge	r2, r3
 80042fe:	2a00      	cmp	r2, #0
 8004300:	4691      	mov	r9, r2
 8004302:	dc37      	bgt.n	8004374 <_printf_float+0x364>
 8004304:	f04f 0b00 	mov.w	fp, #0
 8004308:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800430c:	f104 021a 	add.w	r2, r4, #26
 8004310:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004314:	ebaa 0309 	sub.w	r3, sl, r9
 8004318:	455b      	cmp	r3, fp
 800431a:	dc33      	bgt.n	8004384 <_printf_float+0x374>
 800431c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004320:	429a      	cmp	r2, r3
 8004322:	db3b      	blt.n	800439c <_printf_float+0x38c>
 8004324:	6823      	ldr	r3, [r4, #0]
 8004326:	07da      	lsls	r2, r3, #31
 8004328:	d438      	bmi.n	800439c <_printf_float+0x38c>
 800432a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800432c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800432e:	eba3 020a 	sub.w	r2, r3, sl
 8004332:	eba3 0901 	sub.w	r9, r3, r1
 8004336:	4591      	cmp	r9, r2
 8004338:	bfa8      	it	ge
 800433a:	4691      	movge	r9, r2
 800433c:	f1b9 0f00 	cmp.w	r9, #0
 8004340:	dc34      	bgt.n	80043ac <_printf_float+0x39c>
 8004342:	f04f 0800 	mov.w	r8, #0
 8004346:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800434a:	f104 0a1a 	add.w	sl, r4, #26
 800434e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004352:	1a9b      	subs	r3, r3, r2
 8004354:	eba3 0309 	sub.w	r3, r3, r9
 8004358:	4543      	cmp	r3, r8
 800435a:	f77f af7a 	ble.w	8004252 <_printf_float+0x242>
 800435e:	2301      	movs	r3, #1
 8004360:	4652      	mov	r2, sl
 8004362:	4631      	mov	r1, r6
 8004364:	4628      	mov	r0, r5
 8004366:	47b8      	blx	r7
 8004368:	3001      	adds	r0, #1
 800436a:	f43f aeac 	beq.w	80040c6 <_printf_float+0xb6>
 800436e:	f108 0801 	add.w	r8, r8, #1
 8004372:	e7ec      	b.n	800434e <_printf_float+0x33e>
 8004374:	4613      	mov	r3, r2
 8004376:	4631      	mov	r1, r6
 8004378:	4642      	mov	r2, r8
 800437a:	4628      	mov	r0, r5
 800437c:	47b8      	blx	r7
 800437e:	3001      	adds	r0, #1
 8004380:	d1c0      	bne.n	8004304 <_printf_float+0x2f4>
 8004382:	e6a0      	b.n	80040c6 <_printf_float+0xb6>
 8004384:	2301      	movs	r3, #1
 8004386:	4631      	mov	r1, r6
 8004388:	4628      	mov	r0, r5
 800438a:	920b      	str	r2, [sp, #44]	; 0x2c
 800438c:	47b8      	blx	r7
 800438e:	3001      	adds	r0, #1
 8004390:	f43f ae99 	beq.w	80040c6 <_printf_float+0xb6>
 8004394:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004396:	f10b 0b01 	add.w	fp, fp, #1
 800439a:	e7b9      	b.n	8004310 <_printf_float+0x300>
 800439c:	4631      	mov	r1, r6
 800439e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80043a2:	4628      	mov	r0, r5
 80043a4:	47b8      	blx	r7
 80043a6:	3001      	adds	r0, #1
 80043a8:	d1bf      	bne.n	800432a <_printf_float+0x31a>
 80043aa:	e68c      	b.n	80040c6 <_printf_float+0xb6>
 80043ac:	464b      	mov	r3, r9
 80043ae:	4631      	mov	r1, r6
 80043b0:	4628      	mov	r0, r5
 80043b2:	eb08 020a 	add.w	r2, r8, sl
 80043b6:	47b8      	blx	r7
 80043b8:	3001      	adds	r0, #1
 80043ba:	d1c2      	bne.n	8004342 <_printf_float+0x332>
 80043bc:	e683      	b.n	80040c6 <_printf_float+0xb6>
 80043be:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80043c0:	2a01      	cmp	r2, #1
 80043c2:	dc01      	bgt.n	80043c8 <_printf_float+0x3b8>
 80043c4:	07db      	lsls	r3, r3, #31
 80043c6:	d537      	bpl.n	8004438 <_printf_float+0x428>
 80043c8:	2301      	movs	r3, #1
 80043ca:	4642      	mov	r2, r8
 80043cc:	4631      	mov	r1, r6
 80043ce:	4628      	mov	r0, r5
 80043d0:	47b8      	blx	r7
 80043d2:	3001      	adds	r0, #1
 80043d4:	f43f ae77 	beq.w	80040c6 <_printf_float+0xb6>
 80043d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80043dc:	4631      	mov	r1, r6
 80043de:	4628      	mov	r0, r5
 80043e0:	47b8      	blx	r7
 80043e2:	3001      	adds	r0, #1
 80043e4:	f43f ae6f 	beq.w	80040c6 <_printf_float+0xb6>
 80043e8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80043ec:	2200      	movs	r2, #0
 80043ee:	2300      	movs	r3, #0
 80043f0:	f7fc faf2 	bl	80009d8 <__aeabi_dcmpeq>
 80043f4:	b9d8      	cbnz	r0, 800442e <_printf_float+0x41e>
 80043f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80043f8:	f108 0201 	add.w	r2, r8, #1
 80043fc:	3b01      	subs	r3, #1
 80043fe:	4631      	mov	r1, r6
 8004400:	4628      	mov	r0, r5
 8004402:	47b8      	blx	r7
 8004404:	3001      	adds	r0, #1
 8004406:	d10e      	bne.n	8004426 <_printf_float+0x416>
 8004408:	e65d      	b.n	80040c6 <_printf_float+0xb6>
 800440a:	2301      	movs	r3, #1
 800440c:	464a      	mov	r2, r9
 800440e:	4631      	mov	r1, r6
 8004410:	4628      	mov	r0, r5
 8004412:	47b8      	blx	r7
 8004414:	3001      	adds	r0, #1
 8004416:	f43f ae56 	beq.w	80040c6 <_printf_float+0xb6>
 800441a:	f108 0801 	add.w	r8, r8, #1
 800441e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004420:	3b01      	subs	r3, #1
 8004422:	4543      	cmp	r3, r8
 8004424:	dcf1      	bgt.n	800440a <_printf_float+0x3fa>
 8004426:	4653      	mov	r3, sl
 8004428:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800442c:	e6e0      	b.n	80041f0 <_printf_float+0x1e0>
 800442e:	f04f 0800 	mov.w	r8, #0
 8004432:	f104 091a 	add.w	r9, r4, #26
 8004436:	e7f2      	b.n	800441e <_printf_float+0x40e>
 8004438:	2301      	movs	r3, #1
 800443a:	4642      	mov	r2, r8
 800443c:	e7df      	b.n	80043fe <_printf_float+0x3ee>
 800443e:	2301      	movs	r3, #1
 8004440:	464a      	mov	r2, r9
 8004442:	4631      	mov	r1, r6
 8004444:	4628      	mov	r0, r5
 8004446:	47b8      	blx	r7
 8004448:	3001      	adds	r0, #1
 800444a:	f43f ae3c 	beq.w	80040c6 <_printf_float+0xb6>
 800444e:	f108 0801 	add.w	r8, r8, #1
 8004452:	68e3      	ldr	r3, [r4, #12]
 8004454:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004456:	1a5b      	subs	r3, r3, r1
 8004458:	4543      	cmp	r3, r8
 800445a:	dcf0      	bgt.n	800443e <_printf_float+0x42e>
 800445c:	e6fd      	b.n	800425a <_printf_float+0x24a>
 800445e:	f04f 0800 	mov.w	r8, #0
 8004462:	f104 0919 	add.w	r9, r4, #25
 8004466:	e7f4      	b.n	8004452 <_printf_float+0x442>

08004468 <_printf_common>:
 8004468:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800446c:	4616      	mov	r6, r2
 800446e:	4699      	mov	r9, r3
 8004470:	688a      	ldr	r2, [r1, #8]
 8004472:	690b      	ldr	r3, [r1, #16]
 8004474:	4607      	mov	r7, r0
 8004476:	4293      	cmp	r3, r2
 8004478:	bfb8      	it	lt
 800447a:	4613      	movlt	r3, r2
 800447c:	6033      	str	r3, [r6, #0]
 800447e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004482:	460c      	mov	r4, r1
 8004484:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004488:	b10a      	cbz	r2, 800448e <_printf_common+0x26>
 800448a:	3301      	adds	r3, #1
 800448c:	6033      	str	r3, [r6, #0]
 800448e:	6823      	ldr	r3, [r4, #0]
 8004490:	0699      	lsls	r1, r3, #26
 8004492:	bf42      	ittt	mi
 8004494:	6833      	ldrmi	r3, [r6, #0]
 8004496:	3302      	addmi	r3, #2
 8004498:	6033      	strmi	r3, [r6, #0]
 800449a:	6825      	ldr	r5, [r4, #0]
 800449c:	f015 0506 	ands.w	r5, r5, #6
 80044a0:	d106      	bne.n	80044b0 <_printf_common+0x48>
 80044a2:	f104 0a19 	add.w	sl, r4, #25
 80044a6:	68e3      	ldr	r3, [r4, #12]
 80044a8:	6832      	ldr	r2, [r6, #0]
 80044aa:	1a9b      	subs	r3, r3, r2
 80044ac:	42ab      	cmp	r3, r5
 80044ae:	dc28      	bgt.n	8004502 <_printf_common+0x9a>
 80044b0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80044b4:	1e13      	subs	r3, r2, #0
 80044b6:	6822      	ldr	r2, [r4, #0]
 80044b8:	bf18      	it	ne
 80044ba:	2301      	movne	r3, #1
 80044bc:	0692      	lsls	r2, r2, #26
 80044be:	d42d      	bmi.n	800451c <_printf_common+0xb4>
 80044c0:	4649      	mov	r1, r9
 80044c2:	4638      	mov	r0, r7
 80044c4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80044c8:	47c0      	blx	r8
 80044ca:	3001      	adds	r0, #1
 80044cc:	d020      	beq.n	8004510 <_printf_common+0xa8>
 80044ce:	6823      	ldr	r3, [r4, #0]
 80044d0:	68e5      	ldr	r5, [r4, #12]
 80044d2:	f003 0306 	and.w	r3, r3, #6
 80044d6:	2b04      	cmp	r3, #4
 80044d8:	bf18      	it	ne
 80044da:	2500      	movne	r5, #0
 80044dc:	6832      	ldr	r2, [r6, #0]
 80044de:	f04f 0600 	mov.w	r6, #0
 80044e2:	68a3      	ldr	r3, [r4, #8]
 80044e4:	bf08      	it	eq
 80044e6:	1aad      	subeq	r5, r5, r2
 80044e8:	6922      	ldr	r2, [r4, #16]
 80044ea:	bf08      	it	eq
 80044ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80044f0:	4293      	cmp	r3, r2
 80044f2:	bfc4      	itt	gt
 80044f4:	1a9b      	subgt	r3, r3, r2
 80044f6:	18ed      	addgt	r5, r5, r3
 80044f8:	341a      	adds	r4, #26
 80044fa:	42b5      	cmp	r5, r6
 80044fc:	d11a      	bne.n	8004534 <_printf_common+0xcc>
 80044fe:	2000      	movs	r0, #0
 8004500:	e008      	b.n	8004514 <_printf_common+0xac>
 8004502:	2301      	movs	r3, #1
 8004504:	4652      	mov	r2, sl
 8004506:	4649      	mov	r1, r9
 8004508:	4638      	mov	r0, r7
 800450a:	47c0      	blx	r8
 800450c:	3001      	adds	r0, #1
 800450e:	d103      	bne.n	8004518 <_printf_common+0xb0>
 8004510:	f04f 30ff 	mov.w	r0, #4294967295
 8004514:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004518:	3501      	adds	r5, #1
 800451a:	e7c4      	b.n	80044a6 <_printf_common+0x3e>
 800451c:	2030      	movs	r0, #48	; 0x30
 800451e:	18e1      	adds	r1, r4, r3
 8004520:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004524:	1c5a      	adds	r2, r3, #1
 8004526:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800452a:	4422      	add	r2, r4
 800452c:	3302      	adds	r3, #2
 800452e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004532:	e7c5      	b.n	80044c0 <_printf_common+0x58>
 8004534:	2301      	movs	r3, #1
 8004536:	4622      	mov	r2, r4
 8004538:	4649      	mov	r1, r9
 800453a:	4638      	mov	r0, r7
 800453c:	47c0      	blx	r8
 800453e:	3001      	adds	r0, #1
 8004540:	d0e6      	beq.n	8004510 <_printf_common+0xa8>
 8004542:	3601      	adds	r6, #1
 8004544:	e7d9      	b.n	80044fa <_printf_common+0x92>
	...

08004548 <_printf_i>:
 8004548:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800454c:	7e0f      	ldrb	r7, [r1, #24]
 800454e:	4691      	mov	r9, r2
 8004550:	2f78      	cmp	r7, #120	; 0x78
 8004552:	4680      	mov	r8, r0
 8004554:	460c      	mov	r4, r1
 8004556:	469a      	mov	sl, r3
 8004558:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800455a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800455e:	d807      	bhi.n	8004570 <_printf_i+0x28>
 8004560:	2f62      	cmp	r7, #98	; 0x62
 8004562:	d80a      	bhi.n	800457a <_printf_i+0x32>
 8004564:	2f00      	cmp	r7, #0
 8004566:	f000 80d9 	beq.w	800471c <_printf_i+0x1d4>
 800456a:	2f58      	cmp	r7, #88	; 0x58
 800456c:	f000 80a4 	beq.w	80046b8 <_printf_i+0x170>
 8004570:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004574:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004578:	e03a      	b.n	80045f0 <_printf_i+0xa8>
 800457a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800457e:	2b15      	cmp	r3, #21
 8004580:	d8f6      	bhi.n	8004570 <_printf_i+0x28>
 8004582:	a101      	add	r1, pc, #4	; (adr r1, 8004588 <_printf_i+0x40>)
 8004584:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004588:	080045e1 	.word	0x080045e1
 800458c:	080045f5 	.word	0x080045f5
 8004590:	08004571 	.word	0x08004571
 8004594:	08004571 	.word	0x08004571
 8004598:	08004571 	.word	0x08004571
 800459c:	08004571 	.word	0x08004571
 80045a0:	080045f5 	.word	0x080045f5
 80045a4:	08004571 	.word	0x08004571
 80045a8:	08004571 	.word	0x08004571
 80045ac:	08004571 	.word	0x08004571
 80045b0:	08004571 	.word	0x08004571
 80045b4:	08004703 	.word	0x08004703
 80045b8:	08004625 	.word	0x08004625
 80045bc:	080046e5 	.word	0x080046e5
 80045c0:	08004571 	.word	0x08004571
 80045c4:	08004571 	.word	0x08004571
 80045c8:	08004725 	.word	0x08004725
 80045cc:	08004571 	.word	0x08004571
 80045d0:	08004625 	.word	0x08004625
 80045d4:	08004571 	.word	0x08004571
 80045d8:	08004571 	.word	0x08004571
 80045dc:	080046ed 	.word	0x080046ed
 80045e0:	682b      	ldr	r3, [r5, #0]
 80045e2:	1d1a      	adds	r2, r3, #4
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	602a      	str	r2, [r5, #0]
 80045e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80045ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80045f0:	2301      	movs	r3, #1
 80045f2:	e0a4      	b.n	800473e <_printf_i+0x1f6>
 80045f4:	6820      	ldr	r0, [r4, #0]
 80045f6:	6829      	ldr	r1, [r5, #0]
 80045f8:	0606      	lsls	r6, r0, #24
 80045fa:	f101 0304 	add.w	r3, r1, #4
 80045fe:	d50a      	bpl.n	8004616 <_printf_i+0xce>
 8004600:	680e      	ldr	r6, [r1, #0]
 8004602:	602b      	str	r3, [r5, #0]
 8004604:	2e00      	cmp	r6, #0
 8004606:	da03      	bge.n	8004610 <_printf_i+0xc8>
 8004608:	232d      	movs	r3, #45	; 0x2d
 800460a:	4276      	negs	r6, r6
 800460c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004610:	230a      	movs	r3, #10
 8004612:	485e      	ldr	r0, [pc, #376]	; (800478c <_printf_i+0x244>)
 8004614:	e019      	b.n	800464a <_printf_i+0x102>
 8004616:	680e      	ldr	r6, [r1, #0]
 8004618:	f010 0f40 	tst.w	r0, #64	; 0x40
 800461c:	602b      	str	r3, [r5, #0]
 800461e:	bf18      	it	ne
 8004620:	b236      	sxthne	r6, r6
 8004622:	e7ef      	b.n	8004604 <_printf_i+0xbc>
 8004624:	682b      	ldr	r3, [r5, #0]
 8004626:	6820      	ldr	r0, [r4, #0]
 8004628:	1d19      	adds	r1, r3, #4
 800462a:	6029      	str	r1, [r5, #0]
 800462c:	0601      	lsls	r1, r0, #24
 800462e:	d501      	bpl.n	8004634 <_printf_i+0xec>
 8004630:	681e      	ldr	r6, [r3, #0]
 8004632:	e002      	b.n	800463a <_printf_i+0xf2>
 8004634:	0646      	lsls	r6, r0, #25
 8004636:	d5fb      	bpl.n	8004630 <_printf_i+0xe8>
 8004638:	881e      	ldrh	r6, [r3, #0]
 800463a:	2f6f      	cmp	r7, #111	; 0x6f
 800463c:	bf0c      	ite	eq
 800463e:	2308      	moveq	r3, #8
 8004640:	230a      	movne	r3, #10
 8004642:	4852      	ldr	r0, [pc, #328]	; (800478c <_printf_i+0x244>)
 8004644:	2100      	movs	r1, #0
 8004646:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800464a:	6865      	ldr	r5, [r4, #4]
 800464c:	2d00      	cmp	r5, #0
 800464e:	bfa8      	it	ge
 8004650:	6821      	ldrge	r1, [r4, #0]
 8004652:	60a5      	str	r5, [r4, #8]
 8004654:	bfa4      	itt	ge
 8004656:	f021 0104 	bicge.w	r1, r1, #4
 800465a:	6021      	strge	r1, [r4, #0]
 800465c:	b90e      	cbnz	r6, 8004662 <_printf_i+0x11a>
 800465e:	2d00      	cmp	r5, #0
 8004660:	d04d      	beq.n	80046fe <_printf_i+0x1b6>
 8004662:	4615      	mov	r5, r2
 8004664:	fbb6 f1f3 	udiv	r1, r6, r3
 8004668:	fb03 6711 	mls	r7, r3, r1, r6
 800466c:	5dc7      	ldrb	r7, [r0, r7]
 800466e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004672:	4637      	mov	r7, r6
 8004674:	42bb      	cmp	r3, r7
 8004676:	460e      	mov	r6, r1
 8004678:	d9f4      	bls.n	8004664 <_printf_i+0x11c>
 800467a:	2b08      	cmp	r3, #8
 800467c:	d10b      	bne.n	8004696 <_printf_i+0x14e>
 800467e:	6823      	ldr	r3, [r4, #0]
 8004680:	07de      	lsls	r6, r3, #31
 8004682:	d508      	bpl.n	8004696 <_printf_i+0x14e>
 8004684:	6923      	ldr	r3, [r4, #16]
 8004686:	6861      	ldr	r1, [r4, #4]
 8004688:	4299      	cmp	r1, r3
 800468a:	bfde      	ittt	le
 800468c:	2330      	movle	r3, #48	; 0x30
 800468e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004692:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004696:	1b52      	subs	r2, r2, r5
 8004698:	6122      	str	r2, [r4, #16]
 800469a:	464b      	mov	r3, r9
 800469c:	4621      	mov	r1, r4
 800469e:	4640      	mov	r0, r8
 80046a0:	f8cd a000 	str.w	sl, [sp]
 80046a4:	aa03      	add	r2, sp, #12
 80046a6:	f7ff fedf 	bl	8004468 <_printf_common>
 80046aa:	3001      	adds	r0, #1
 80046ac:	d14c      	bne.n	8004748 <_printf_i+0x200>
 80046ae:	f04f 30ff 	mov.w	r0, #4294967295
 80046b2:	b004      	add	sp, #16
 80046b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046b8:	4834      	ldr	r0, [pc, #208]	; (800478c <_printf_i+0x244>)
 80046ba:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80046be:	6829      	ldr	r1, [r5, #0]
 80046c0:	6823      	ldr	r3, [r4, #0]
 80046c2:	f851 6b04 	ldr.w	r6, [r1], #4
 80046c6:	6029      	str	r1, [r5, #0]
 80046c8:	061d      	lsls	r5, r3, #24
 80046ca:	d514      	bpl.n	80046f6 <_printf_i+0x1ae>
 80046cc:	07df      	lsls	r7, r3, #31
 80046ce:	bf44      	itt	mi
 80046d0:	f043 0320 	orrmi.w	r3, r3, #32
 80046d4:	6023      	strmi	r3, [r4, #0]
 80046d6:	b91e      	cbnz	r6, 80046e0 <_printf_i+0x198>
 80046d8:	6823      	ldr	r3, [r4, #0]
 80046da:	f023 0320 	bic.w	r3, r3, #32
 80046de:	6023      	str	r3, [r4, #0]
 80046e0:	2310      	movs	r3, #16
 80046e2:	e7af      	b.n	8004644 <_printf_i+0xfc>
 80046e4:	6823      	ldr	r3, [r4, #0]
 80046e6:	f043 0320 	orr.w	r3, r3, #32
 80046ea:	6023      	str	r3, [r4, #0]
 80046ec:	2378      	movs	r3, #120	; 0x78
 80046ee:	4828      	ldr	r0, [pc, #160]	; (8004790 <_printf_i+0x248>)
 80046f0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80046f4:	e7e3      	b.n	80046be <_printf_i+0x176>
 80046f6:	0659      	lsls	r1, r3, #25
 80046f8:	bf48      	it	mi
 80046fa:	b2b6      	uxthmi	r6, r6
 80046fc:	e7e6      	b.n	80046cc <_printf_i+0x184>
 80046fe:	4615      	mov	r5, r2
 8004700:	e7bb      	b.n	800467a <_printf_i+0x132>
 8004702:	682b      	ldr	r3, [r5, #0]
 8004704:	6826      	ldr	r6, [r4, #0]
 8004706:	1d18      	adds	r0, r3, #4
 8004708:	6961      	ldr	r1, [r4, #20]
 800470a:	6028      	str	r0, [r5, #0]
 800470c:	0635      	lsls	r5, r6, #24
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	d501      	bpl.n	8004716 <_printf_i+0x1ce>
 8004712:	6019      	str	r1, [r3, #0]
 8004714:	e002      	b.n	800471c <_printf_i+0x1d4>
 8004716:	0670      	lsls	r0, r6, #25
 8004718:	d5fb      	bpl.n	8004712 <_printf_i+0x1ca>
 800471a:	8019      	strh	r1, [r3, #0]
 800471c:	2300      	movs	r3, #0
 800471e:	4615      	mov	r5, r2
 8004720:	6123      	str	r3, [r4, #16]
 8004722:	e7ba      	b.n	800469a <_printf_i+0x152>
 8004724:	682b      	ldr	r3, [r5, #0]
 8004726:	2100      	movs	r1, #0
 8004728:	1d1a      	adds	r2, r3, #4
 800472a:	602a      	str	r2, [r5, #0]
 800472c:	681d      	ldr	r5, [r3, #0]
 800472e:	6862      	ldr	r2, [r4, #4]
 8004730:	4628      	mov	r0, r5
 8004732:	f000 fed7 	bl	80054e4 <memchr>
 8004736:	b108      	cbz	r0, 800473c <_printf_i+0x1f4>
 8004738:	1b40      	subs	r0, r0, r5
 800473a:	6060      	str	r0, [r4, #4]
 800473c:	6863      	ldr	r3, [r4, #4]
 800473e:	6123      	str	r3, [r4, #16]
 8004740:	2300      	movs	r3, #0
 8004742:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004746:	e7a8      	b.n	800469a <_printf_i+0x152>
 8004748:	462a      	mov	r2, r5
 800474a:	4649      	mov	r1, r9
 800474c:	4640      	mov	r0, r8
 800474e:	6923      	ldr	r3, [r4, #16]
 8004750:	47d0      	blx	sl
 8004752:	3001      	adds	r0, #1
 8004754:	d0ab      	beq.n	80046ae <_printf_i+0x166>
 8004756:	6823      	ldr	r3, [r4, #0]
 8004758:	079b      	lsls	r3, r3, #30
 800475a:	d413      	bmi.n	8004784 <_printf_i+0x23c>
 800475c:	68e0      	ldr	r0, [r4, #12]
 800475e:	9b03      	ldr	r3, [sp, #12]
 8004760:	4298      	cmp	r0, r3
 8004762:	bfb8      	it	lt
 8004764:	4618      	movlt	r0, r3
 8004766:	e7a4      	b.n	80046b2 <_printf_i+0x16a>
 8004768:	2301      	movs	r3, #1
 800476a:	4632      	mov	r2, r6
 800476c:	4649      	mov	r1, r9
 800476e:	4640      	mov	r0, r8
 8004770:	47d0      	blx	sl
 8004772:	3001      	adds	r0, #1
 8004774:	d09b      	beq.n	80046ae <_printf_i+0x166>
 8004776:	3501      	adds	r5, #1
 8004778:	68e3      	ldr	r3, [r4, #12]
 800477a:	9903      	ldr	r1, [sp, #12]
 800477c:	1a5b      	subs	r3, r3, r1
 800477e:	42ab      	cmp	r3, r5
 8004780:	dcf2      	bgt.n	8004768 <_printf_i+0x220>
 8004782:	e7eb      	b.n	800475c <_printf_i+0x214>
 8004784:	2500      	movs	r5, #0
 8004786:	f104 0619 	add.w	r6, r4, #25
 800478a:	e7f5      	b.n	8004778 <_printf_i+0x230>
 800478c:	08006da2 	.word	0x08006da2
 8004790:	08006db3 	.word	0x08006db3

08004794 <siprintf>:
 8004794:	b40e      	push	{r1, r2, r3}
 8004796:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800479a:	b500      	push	{lr}
 800479c:	b09c      	sub	sp, #112	; 0x70
 800479e:	ab1d      	add	r3, sp, #116	; 0x74
 80047a0:	9002      	str	r0, [sp, #8]
 80047a2:	9006      	str	r0, [sp, #24]
 80047a4:	9107      	str	r1, [sp, #28]
 80047a6:	9104      	str	r1, [sp, #16]
 80047a8:	4808      	ldr	r0, [pc, #32]	; (80047cc <siprintf+0x38>)
 80047aa:	4909      	ldr	r1, [pc, #36]	; (80047d0 <siprintf+0x3c>)
 80047ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80047b0:	9105      	str	r1, [sp, #20]
 80047b2:	6800      	ldr	r0, [r0, #0]
 80047b4:	a902      	add	r1, sp, #8
 80047b6:	9301      	str	r3, [sp, #4]
 80047b8:	f001 fb7e 	bl	8005eb8 <_svfiprintf_r>
 80047bc:	2200      	movs	r2, #0
 80047be:	9b02      	ldr	r3, [sp, #8]
 80047c0:	701a      	strb	r2, [r3, #0]
 80047c2:	b01c      	add	sp, #112	; 0x70
 80047c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80047c8:	b003      	add	sp, #12
 80047ca:	4770      	bx	lr
 80047cc:	2000000c 	.word	0x2000000c
 80047d0:	ffff0208 	.word	0xffff0208

080047d4 <quorem>:
 80047d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047d8:	6903      	ldr	r3, [r0, #16]
 80047da:	690c      	ldr	r4, [r1, #16]
 80047dc:	4607      	mov	r7, r0
 80047de:	42a3      	cmp	r3, r4
 80047e0:	f2c0 8082 	blt.w	80048e8 <quorem+0x114>
 80047e4:	3c01      	subs	r4, #1
 80047e6:	f100 0514 	add.w	r5, r0, #20
 80047ea:	f101 0814 	add.w	r8, r1, #20
 80047ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80047f2:	9301      	str	r3, [sp, #4]
 80047f4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80047f8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80047fc:	3301      	adds	r3, #1
 80047fe:	429a      	cmp	r2, r3
 8004800:	fbb2 f6f3 	udiv	r6, r2, r3
 8004804:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004808:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800480c:	d331      	bcc.n	8004872 <quorem+0x9e>
 800480e:	f04f 0e00 	mov.w	lr, #0
 8004812:	4640      	mov	r0, r8
 8004814:	46ac      	mov	ip, r5
 8004816:	46f2      	mov	sl, lr
 8004818:	f850 2b04 	ldr.w	r2, [r0], #4
 800481c:	b293      	uxth	r3, r2
 800481e:	fb06 e303 	mla	r3, r6, r3, lr
 8004822:	0c12      	lsrs	r2, r2, #16
 8004824:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8004828:	b29b      	uxth	r3, r3
 800482a:	fb06 e202 	mla	r2, r6, r2, lr
 800482e:	ebaa 0303 	sub.w	r3, sl, r3
 8004832:	f8dc a000 	ldr.w	sl, [ip]
 8004836:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800483a:	fa1f fa8a 	uxth.w	sl, sl
 800483e:	4453      	add	r3, sl
 8004840:	f8dc a000 	ldr.w	sl, [ip]
 8004844:	b292      	uxth	r2, r2
 8004846:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800484a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800484e:	b29b      	uxth	r3, r3
 8004850:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004854:	4581      	cmp	r9, r0
 8004856:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800485a:	f84c 3b04 	str.w	r3, [ip], #4
 800485e:	d2db      	bcs.n	8004818 <quorem+0x44>
 8004860:	f855 300b 	ldr.w	r3, [r5, fp]
 8004864:	b92b      	cbnz	r3, 8004872 <quorem+0x9e>
 8004866:	9b01      	ldr	r3, [sp, #4]
 8004868:	3b04      	subs	r3, #4
 800486a:	429d      	cmp	r5, r3
 800486c:	461a      	mov	r2, r3
 800486e:	d32f      	bcc.n	80048d0 <quorem+0xfc>
 8004870:	613c      	str	r4, [r7, #16]
 8004872:	4638      	mov	r0, r7
 8004874:	f001 f8d0 	bl	8005a18 <__mcmp>
 8004878:	2800      	cmp	r0, #0
 800487a:	db25      	blt.n	80048c8 <quorem+0xf4>
 800487c:	4628      	mov	r0, r5
 800487e:	f04f 0c00 	mov.w	ip, #0
 8004882:	3601      	adds	r6, #1
 8004884:	f858 1b04 	ldr.w	r1, [r8], #4
 8004888:	f8d0 e000 	ldr.w	lr, [r0]
 800488c:	b28b      	uxth	r3, r1
 800488e:	ebac 0303 	sub.w	r3, ip, r3
 8004892:	fa1f f28e 	uxth.w	r2, lr
 8004896:	4413      	add	r3, r2
 8004898:	0c0a      	lsrs	r2, r1, #16
 800489a:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800489e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80048a2:	b29b      	uxth	r3, r3
 80048a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80048a8:	45c1      	cmp	r9, r8
 80048aa:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80048ae:	f840 3b04 	str.w	r3, [r0], #4
 80048b2:	d2e7      	bcs.n	8004884 <quorem+0xb0>
 80048b4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80048b8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80048bc:	b922      	cbnz	r2, 80048c8 <quorem+0xf4>
 80048be:	3b04      	subs	r3, #4
 80048c0:	429d      	cmp	r5, r3
 80048c2:	461a      	mov	r2, r3
 80048c4:	d30a      	bcc.n	80048dc <quorem+0x108>
 80048c6:	613c      	str	r4, [r7, #16]
 80048c8:	4630      	mov	r0, r6
 80048ca:	b003      	add	sp, #12
 80048cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048d0:	6812      	ldr	r2, [r2, #0]
 80048d2:	3b04      	subs	r3, #4
 80048d4:	2a00      	cmp	r2, #0
 80048d6:	d1cb      	bne.n	8004870 <quorem+0x9c>
 80048d8:	3c01      	subs	r4, #1
 80048da:	e7c6      	b.n	800486a <quorem+0x96>
 80048dc:	6812      	ldr	r2, [r2, #0]
 80048de:	3b04      	subs	r3, #4
 80048e0:	2a00      	cmp	r2, #0
 80048e2:	d1f0      	bne.n	80048c6 <quorem+0xf2>
 80048e4:	3c01      	subs	r4, #1
 80048e6:	e7eb      	b.n	80048c0 <quorem+0xec>
 80048e8:	2000      	movs	r0, #0
 80048ea:	e7ee      	b.n	80048ca <quorem+0xf6>
 80048ec:	0000      	movs	r0, r0
	...

080048f0 <_dtoa_r>:
 80048f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048f4:	4616      	mov	r6, r2
 80048f6:	461f      	mov	r7, r3
 80048f8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80048fa:	b099      	sub	sp, #100	; 0x64
 80048fc:	4605      	mov	r5, r0
 80048fe:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004902:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8004906:	b974      	cbnz	r4, 8004926 <_dtoa_r+0x36>
 8004908:	2010      	movs	r0, #16
 800490a:	f000 fde3 	bl	80054d4 <malloc>
 800490e:	4602      	mov	r2, r0
 8004910:	6268      	str	r0, [r5, #36]	; 0x24
 8004912:	b920      	cbnz	r0, 800491e <_dtoa_r+0x2e>
 8004914:	21ea      	movs	r1, #234	; 0xea
 8004916:	4ba8      	ldr	r3, [pc, #672]	; (8004bb8 <_dtoa_r+0x2c8>)
 8004918:	48a8      	ldr	r0, [pc, #672]	; (8004bbc <_dtoa_r+0x2cc>)
 800491a:	f001 fbdd 	bl	80060d8 <__assert_func>
 800491e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004922:	6004      	str	r4, [r0, #0]
 8004924:	60c4      	str	r4, [r0, #12]
 8004926:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004928:	6819      	ldr	r1, [r3, #0]
 800492a:	b151      	cbz	r1, 8004942 <_dtoa_r+0x52>
 800492c:	685a      	ldr	r2, [r3, #4]
 800492e:	2301      	movs	r3, #1
 8004930:	4093      	lsls	r3, r2
 8004932:	604a      	str	r2, [r1, #4]
 8004934:	608b      	str	r3, [r1, #8]
 8004936:	4628      	mov	r0, r5
 8004938:	f000 fe30 	bl	800559c <_Bfree>
 800493c:	2200      	movs	r2, #0
 800493e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004940:	601a      	str	r2, [r3, #0]
 8004942:	1e3b      	subs	r3, r7, #0
 8004944:	bfaf      	iteee	ge
 8004946:	2300      	movge	r3, #0
 8004948:	2201      	movlt	r2, #1
 800494a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800494e:	9305      	strlt	r3, [sp, #20]
 8004950:	bfa8      	it	ge
 8004952:	f8c8 3000 	strge.w	r3, [r8]
 8004956:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800495a:	4b99      	ldr	r3, [pc, #612]	; (8004bc0 <_dtoa_r+0x2d0>)
 800495c:	bfb8      	it	lt
 800495e:	f8c8 2000 	strlt.w	r2, [r8]
 8004962:	ea33 0309 	bics.w	r3, r3, r9
 8004966:	d119      	bne.n	800499c <_dtoa_r+0xac>
 8004968:	f242 730f 	movw	r3, #9999	; 0x270f
 800496c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800496e:	6013      	str	r3, [r2, #0]
 8004970:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004974:	4333      	orrs	r3, r6
 8004976:	f000 857f 	beq.w	8005478 <_dtoa_r+0xb88>
 800497a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800497c:	b953      	cbnz	r3, 8004994 <_dtoa_r+0xa4>
 800497e:	4b91      	ldr	r3, [pc, #580]	; (8004bc4 <_dtoa_r+0x2d4>)
 8004980:	e022      	b.n	80049c8 <_dtoa_r+0xd8>
 8004982:	4b91      	ldr	r3, [pc, #580]	; (8004bc8 <_dtoa_r+0x2d8>)
 8004984:	9303      	str	r3, [sp, #12]
 8004986:	3308      	adds	r3, #8
 8004988:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800498a:	6013      	str	r3, [r2, #0]
 800498c:	9803      	ldr	r0, [sp, #12]
 800498e:	b019      	add	sp, #100	; 0x64
 8004990:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004994:	4b8b      	ldr	r3, [pc, #556]	; (8004bc4 <_dtoa_r+0x2d4>)
 8004996:	9303      	str	r3, [sp, #12]
 8004998:	3303      	adds	r3, #3
 800499a:	e7f5      	b.n	8004988 <_dtoa_r+0x98>
 800499c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80049a0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80049a4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80049a8:	2200      	movs	r2, #0
 80049aa:	2300      	movs	r3, #0
 80049ac:	f7fc f814 	bl	80009d8 <__aeabi_dcmpeq>
 80049b0:	4680      	mov	r8, r0
 80049b2:	b158      	cbz	r0, 80049cc <_dtoa_r+0xdc>
 80049b4:	2301      	movs	r3, #1
 80049b6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80049b8:	6013      	str	r3, [r2, #0]
 80049ba:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80049bc:	2b00      	cmp	r3, #0
 80049be:	f000 8558 	beq.w	8005472 <_dtoa_r+0xb82>
 80049c2:	4882      	ldr	r0, [pc, #520]	; (8004bcc <_dtoa_r+0x2dc>)
 80049c4:	6018      	str	r0, [r3, #0]
 80049c6:	1e43      	subs	r3, r0, #1
 80049c8:	9303      	str	r3, [sp, #12]
 80049ca:	e7df      	b.n	800498c <_dtoa_r+0x9c>
 80049cc:	ab16      	add	r3, sp, #88	; 0x58
 80049ce:	9301      	str	r3, [sp, #4]
 80049d0:	ab17      	add	r3, sp, #92	; 0x5c
 80049d2:	9300      	str	r3, [sp, #0]
 80049d4:	4628      	mov	r0, r5
 80049d6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80049da:	f001 f8c5 	bl	8005b68 <__d2b>
 80049de:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80049e2:	4683      	mov	fp, r0
 80049e4:	2c00      	cmp	r4, #0
 80049e6:	d07f      	beq.n	8004ae8 <_dtoa_r+0x1f8>
 80049e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80049ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80049ee:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80049f2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80049f6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80049fa:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80049fe:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8004a02:	2200      	movs	r2, #0
 8004a04:	4b72      	ldr	r3, [pc, #456]	; (8004bd0 <_dtoa_r+0x2e0>)
 8004a06:	f7fb fbc7 	bl	8000198 <__aeabi_dsub>
 8004a0a:	a365      	add	r3, pc, #404	; (adr r3, 8004ba0 <_dtoa_r+0x2b0>)
 8004a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a10:	f7fb fd7a 	bl	8000508 <__aeabi_dmul>
 8004a14:	a364      	add	r3, pc, #400	; (adr r3, 8004ba8 <_dtoa_r+0x2b8>)
 8004a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a1a:	f7fb fbbf 	bl	800019c <__adddf3>
 8004a1e:	4606      	mov	r6, r0
 8004a20:	4620      	mov	r0, r4
 8004a22:	460f      	mov	r7, r1
 8004a24:	f7fb fd06 	bl	8000434 <__aeabi_i2d>
 8004a28:	a361      	add	r3, pc, #388	; (adr r3, 8004bb0 <_dtoa_r+0x2c0>)
 8004a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a2e:	f7fb fd6b 	bl	8000508 <__aeabi_dmul>
 8004a32:	4602      	mov	r2, r0
 8004a34:	460b      	mov	r3, r1
 8004a36:	4630      	mov	r0, r6
 8004a38:	4639      	mov	r1, r7
 8004a3a:	f7fb fbaf 	bl	800019c <__adddf3>
 8004a3e:	4606      	mov	r6, r0
 8004a40:	460f      	mov	r7, r1
 8004a42:	f7fc f811 	bl	8000a68 <__aeabi_d2iz>
 8004a46:	2200      	movs	r2, #0
 8004a48:	4682      	mov	sl, r0
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	4630      	mov	r0, r6
 8004a4e:	4639      	mov	r1, r7
 8004a50:	f7fb ffcc 	bl	80009ec <__aeabi_dcmplt>
 8004a54:	b148      	cbz	r0, 8004a6a <_dtoa_r+0x17a>
 8004a56:	4650      	mov	r0, sl
 8004a58:	f7fb fcec 	bl	8000434 <__aeabi_i2d>
 8004a5c:	4632      	mov	r2, r6
 8004a5e:	463b      	mov	r3, r7
 8004a60:	f7fb ffba 	bl	80009d8 <__aeabi_dcmpeq>
 8004a64:	b908      	cbnz	r0, 8004a6a <_dtoa_r+0x17a>
 8004a66:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004a6a:	f1ba 0f16 	cmp.w	sl, #22
 8004a6e:	d858      	bhi.n	8004b22 <_dtoa_r+0x232>
 8004a70:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004a74:	4b57      	ldr	r3, [pc, #348]	; (8004bd4 <_dtoa_r+0x2e4>)
 8004a76:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a7e:	f7fb ffb5 	bl	80009ec <__aeabi_dcmplt>
 8004a82:	2800      	cmp	r0, #0
 8004a84:	d04f      	beq.n	8004b26 <_dtoa_r+0x236>
 8004a86:	2300      	movs	r3, #0
 8004a88:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004a8c:	930f      	str	r3, [sp, #60]	; 0x3c
 8004a8e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004a90:	1b1c      	subs	r4, r3, r4
 8004a92:	1e63      	subs	r3, r4, #1
 8004a94:	9309      	str	r3, [sp, #36]	; 0x24
 8004a96:	bf49      	itett	mi
 8004a98:	f1c4 0301 	rsbmi	r3, r4, #1
 8004a9c:	2300      	movpl	r3, #0
 8004a9e:	9306      	strmi	r3, [sp, #24]
 8004aa0:	2300      	movmi	r3, #0
 8004aa2:	bf54      	ite	pl
 8004aa4:	9306      	strpl	r3, [sp, #24]
 8004aa6:	9309      	strmi	r3, [sp, #36]	; 0x24
 8004aa8:	f1ba 0f00 	cmp.w	sl, #0
 8004aac:	db3d      	blt.n	8004b2a <_dtoa_r+0x23a>
 8004aae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ab0:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8004ab4:	4453      	add	r3, sl
 8004ab6:	9309      	str	r3, [sp, #36]	; 0x24
 8004ab8:	2300      	movs	r3, #0
 8004aba:	930a      	str	r3, [sp, #40]	; 0x28
 8004abc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004abe:	2b09      	cmp	r3, #9
 8004ac0:	f200 808c 	bhi.w	8004bdc <_dtoa_r+0x2ec>
 8004ac4:	2b05      	cmp	r3, #5
 8004ac6:	bfc4      	itt	gt
 8004ac8:	3b04      	subgt	r3, #4
 8004aca:	9322      	strgt	r3, [sp, #136]	; 0x88
 8004acc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004ace:	bfc8      	it	gt
 8004ad0:	2400      	movgt	r4, #0
 8004ad2:	f1a3 0302 	sub.w	r3, r3, #2
 8004ad6:	bfd8      	it	le
 8004ad8:	2401      	movle	r4, #1
 8004ada:	2b03      	cmp	r3, #3
 8004adc:	f200 808a 	bhi.w	8004bf4 <_dtoa_r+0x304>
 8004ae0:	e8df f003 	tbb	[pc, r3]
 8004ae4:	5b4d4f2d 	.word	0x5b4d4f2d
 8004ae8:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8004aec:	441c      	add	r4, r3
 8004aee:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8004af2:	2b20      	cmp	r3, #32
 8004af4:	bfc3      	ittte	gt
 8004af6:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004afa:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8004afe:	fa09 f303 	lslgt.w	r3, r9, r3
 8004b02:	f1c3 0320 	rsble	r3, r3, #32
 8004b06:	bfc6      	itte	gt
 8004b08:	fa26 f000 	lsrgt.w	r0, r6, r0
 8004b0c:	4318      	orrgt	r0, r3
 8004b0e:	fa06 f003 	lslle.w	r0, r6, r3
 8004b12:	f7fb fc7f 	bl	8000414 <__aeabi_ui2d>
 8004b16:	2301      	movs	r3, #1
 8004b18:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8004b1c:	3c01      	subs	r4, #1
 8004b1e:	9313      	str	r3, [sp, #76]	; 0x4c
 8004b20:	e76f      	b.n	8004a02 <_dtoa_r+0x112>
 8004b22:	2301      	movs	r3, #1
 8004b24:	e7b2      	b.n	8004a8c <_dtoa_r+0x19c>
 8004b26:	900f      	str	r0, [sp, #60]	; 0x3c
 8004b28:	e7b1      	b.n	8004a8e <_dtoa_r+0x19e>
 8004b2a:	9b06      	ldr	r3, [sp, #24]
 8004b2c:	eba3 030a 	sub.w	r3, r3, sl
 8004b30:	9306      	str	r3, [sp, #24]
 8004b32:	f1ca 0300 	rsb	r3, sl, #0
 8004b36:	930a      	str	r3, [sp, #40]	; 0x28
 8004b38:	2300      	movs	r3, #0
 8004b3a:	930e      	str	r3, [sp, #56]	; 0x38
 8004b3c:	e7be      	b.n	8004abc <_dtoa_r+0x1cc>
 8004b3e:	2300      	movs	r3, #0
 8004b40:	930b      	str	r3, [sp, #44]	; 0x2c
 8004b42:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	dc58      	bgt.n	8004bfa <_dtoa_r+0x30a>
 8004b48:	f04f 0901 	mov.w	r9, #1
 8004b4c:	464b      	mov	r3, r9
 8004b4e:	f8cd 9020 	str.w	r9, [sp, #32]
 8004b52:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8004b56:	2200      	movs	r2, #0
 8004b58:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8004b5a:	6042      	str	r2, [r0, #4]
 8004b5c:	2204      	movs	r2, #4
 8004b5e:	f102 0614 	add.w	r6, r2, #20
 8004b62:	429e      	cmp	r6, r3
 8004b64:	6841      	ldr	r1, [r0, #4]
 8004b66:	d94e      	bls.n	8004c06 <_dtoa_r+0x316>
 8004b68:	4628      	mov	r0, r5
 8004b6a:	f000 fcd7 	bl	800551c <_Balloc>
 8004b6e:	9003      	str	r0, [sp, #12]
 8004b70:	2800      	cmp	r0, #0
 8004b72:	d14c      	bne.n	8004c0e <_dtoa_r+0x31e>
 8004b74:	4602      	mov	r2, r0
 8004b76:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004b7a:	4b17      	ldr	r3, [pc, #92]	; (8004bd8 <_dtoa_r+0x2e8>)
 8004b7c:	e6cc      	b.n	8004918 <_dtoa_r+0x28>
 8004b7e:	2301      	movs	r3, #1
 8004b80:	e7de      	b.n	8004b40 <_dtoa_r+0x250>
 8004b82:	2300      	movs	r3, #0
 8004b84:	930b      	str	r3, [sp, #44]	; 0x2c
 8004b86:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004b88:	eb0a 0903 	add.w	r9, sl, r3
 8004b8c:	f109 0301 	add.w	r3, r9, #1
 8004b90:	2b01      	cmp	r3, #1
 8004b92:	9308      	str	r3, [sp, #32]
 8004b94:	bfb8      	it	lt
 8004b96:	2301      	movlt	r3, #1
 8004b98:	e7dd      	b.n	8004b56 <_dtoa_r+0x266>
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	e7f2      	b.n	8004b84 <_dtoa_r+0x294>
 8004b9e:	bf00      	nop
 8004ba0:	636f4361 	.word	0x636f4361
 8004ba4:	3fd287a7 	.word	0x3fd287a7
 8004ba8:	8b60c8b3 	.word	0x8b60c8b3
 8004bac:	3fc68a28 	.word	0x3fc68a28
 8004bb0:	509f79fb 	.word	0x509f79fb
 8004bb4:	3fd34413 	.word	0x3fd34413
 8004bb8:	08006dd1 	.word	0x08006dd1
 8004bbc:	08006de8 	.word	0x08006de8
 8004bc0:	7ff00000 	.word	0x7ff00000
 8004bc4:	08006dcd 	.word	0x08006dcd
 8004bc8:	08006dc4 	.word	0x08006dc4
 8004bcc:	08006da1 	.word	0x08006da1
 8004bd0:	3ff80000 	.word	0x3ff80000
 8004bd4:	08006ed8 	.word	0x08006ed8
 8004bd8:	08006e43 	.word	0x08006e43
 8004bdc:	2401      	movs	r4, #1
 8004bde:	2300      	movs	r3, #0
 8004be0:	940b      	str	r4, [sp, #44]	; 0x2c
 8004be2:	9322      	str	r3, [sp, #136]	; 0x88
 8004be4:	f04f 39ff 	mov.w	r9, #4294967295
 8004be8:	2200      	movs	r2, #0
 8004bea:	2312      	movs	r3, #18
 8004bec:	f8cd 9020 	str.w	r9, [sp, #32]
 8004bf0:	9223      	str	r2, [sp, #140]	; 0x8c
 8004bf2:	e7b0      	b.n	8004b56 <_dtoa_r+0x266>
 8004bf4:	2301      	movs	r3, #1
 8004bf6:	930b      	str	r3, [sp, #44]	; 0x2c
 8004bf8:	e7f4      	b.n	8004be4 <_dtoa_r+0x2f4>
 8004bfa:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8004bfe:	464b      	mov	r3, r9
 8004c00:	f8cd 9020 	str.w	r9, [sp, #32]
 8004c04:	e7a7      	b.n	8004b56 <_dtoa_r+0x266>
 8004c06:	3101      	adds	r1, #1
 8004c08:	6041      	str	r1, [r0, #4]
 8004c0a:	0052      	lsls	r2, r2, #1
 8004c0c:	e7a7      	b.n	8004b5e <_dtoa_r+0x26e>
 8004c0e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004c10:	9a03      	ldr	r2, [sp, #12]
 8004c12:	601a      	str	r2, [r3, #0]
 8004c14:	9b08      	ldr	r3, [sp, #32]
 8004c16:	2b0e      	cmp	r3, #14
 8004c18:	f200 80a8 	bhi.w	8004d6c <_dtoa_r+0x47c>
 8004c1c:	2c00      	cmp	r4, #0
 8004c1e:	f000 80a5 	beq.w	8004d6c <_dtoa_r+0x47c>
 8004c22:	f1ba 0f00 	cmp.w	sl, #0
 8004c26:	dd34      	ble.n	8004c92 <_dtoa_r+0x3a2>
 8004c28:	4a9a      	ldr	r2, [pc, #616]	; (8004e94 <_dtoa_r+0x5a4>)
 8004c2a:	f00a 030f 	and.w	r3, sl, #15
 8004c2e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004c32:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8004c36:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004c3a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004c3e:	ea4f 142a 	mov.w	r4, sl, asr #4
 8004c42:	d016      	beq.n	8004c72 <_dtoa_r+0x382>
 8004c44:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004c48:	4b93      	ldr	r3, [pc, #588]	; (8004e98 <_dtoa_r+0x5a8>)
 8004c4a:	2703      	movs	r7, #3
 8004c4c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004c50:	f7fb fd84 	bl	800075c <__aeabi_ddiv>
 8004c54:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004c58:	f004 040f 	and.w	r4, r4, #15
 8004c5c:	4e8e      	ldr	r6, [pc, #568]	; (8004e98 <_dtoa_r+0x5a8>)
 8004c5e:	b954      	cbnz	r4, 8004c76 <_dtoa_r+0x386>
 8004c60:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004c64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004c68:	f7fb fd78 	bl	800075c <__aeabi_ddiv>
 8004c6c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004c70:	e029      	b.n	8004cc6 <_dtoa_r+0x3d6>
 8004c72:	2702      	movs	r7, #2
 8004c74:	e7f2      	b.n	8004c5c <_dtoa_r+0x36c>
 8004c76:	07e1      	lsls	r1, r4, #31
 8004c78:	d508      	bpl.n	8004c8c <_dtoa_r+0x39c>
 8004c7a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004c7e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004c82:	f7fb fc41 	bl	8000508 <__aeabi_dmul>
 8004c86:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004c8a:	3701      	adds	r7, #1
 8004c8c:	1064      	asrs	r4, r4, #1
 8004c8e:	3608      	adds	r6, #8
 8004c90:	e7e5      	b.n	8004c5e <_dtoa_r+0x36e>
 8004c92:	f000 80a5 	beq.w	8004de0 <_dtoa_r+0x4f0>
 8004c96:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004c9a:	f1ca 0400 	rsb	r4, sl, #0
 8004c9e:	4b7d      	ldr	r3, [pc, #500]	; (8004e94 <_dtoa_r+0x5a4>)
 8004ca0:	f004 020f 	and.w	r2, r4, #15
 8004ca4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cac:	f7fb fc2c 	bl	8000508 <__aeabi_dmul>
 8004cb0:	2702      	movs	r7, #2
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004cb8:	4e77      	ldr	r6, [pc, #476]	; (8004e98 <_dtoa_r+0x5a8>)
 8004cba:	1124      	asrs	r4, r4, #4
 8004cbc:	2c00      	cmp	r4, #0
 8004cbe:	f040 8084 	bne.w	8004dca <_dtoa_r+0x4da>
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d1d2      	bne.n	8004c6c <_dtoa_r+0x37c>
 8004cc6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	f000 808b 	beq.w	8004de4 <_dtoa_r+0x4f4>
 8004cce:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004cd2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004cd6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004cda:	2200      	movs	r2, #0
 8004cdc:	4b6f      	ldr	r3, [pc, #444]	; (8004e9c <_dtoa_r+0x5ac>)
 8004cde:	f7fb fe85 	bl	80009ec <__aeabi_dcmplt>
 8004ce2:	2800      	cmp	r0, #0
 8004ce4:	d07e      	beq.n	8004de4 <_dtoa_r+0x4f4>
 8004ce6:	9b08      	ldr	r3, [sp, #32]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d07b      	beq.n	8004de4 <_dtoa_r+0x4f4>
 8004cec:	f1b9 0f00 	cmp.w	r9, #0
 8004cf0:	dd38      	ble.n	8004d64 <_dtoa_r+0x474>
 8004cf2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	4b69      	ldr	r3, [pc, #420]	; (8004ea0 <_dtoa_r+0x5b0>)
 8004cfa:	f7fb fc05 	bl	8000508 <__aeabi_dmul>
 8004cfe:	464c      	mov	r4, r9
 8004d00:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004d04:	f10a 38ff 	add.w	r8, sl, #4294967295
 8004d08:	3701      	adds	r7, #1
 8004d0a:	4638      	mov	r0, r7
 8004d0c:	f7fb fb92 	bl	8000434 <__aeabi_i2d>
 8004d10:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004d14:	f7fb fbf8 	bl	8000508 <__aeabi_dmul>
 8004d18:	2200      	movs	r2, #0
 8004d1a:	4b62      	ldr	r3, [pc, #392]	; (8004ea4 <_dtoa_r+0x5b4>)
 8004d1c:	f7fb fa3e 	bl	800019c <__adddf3>
 8004d20:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8004d24:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004d28:	9611      	str	r6, [sp, #68]	; 0x44
 8004d2a:	2c00      	cmp	r4, #0
 8004d2c:	d15d      	bne.n	8004dea <_dtoa_r+0x4fa>
 8004d2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004d32:	2200      	movs	r2, #0
 8004d34:	4b5c      	ldr	r3, [pc, #368]	; (8004ea8 <_dtoa_r+0x5b8>)
 8004d36:	f7fb fa2f 	bl	8000198 <__aeabi_dsub>
 8004d3a:	4602      	mov	r2, r0
 8004d3c:	460b      	mov	r3, r1
 8004d3e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004d42:	4633      	mov	r3, r6
 8004d44:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004d46:	f7fb fe6f 	bl	8000a28 <__aeabi_dcmpgt>
 8004d4a:	2800      	cmp	r0, #0
 8004d4c:	f040 829c 	bne.w	8005288 <_dtoa_r+0x998>
 8004d50:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004d54:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004d56:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8004d5a:	f7fb fe47 	bl	80009ec <__aeabi_dcmplt>
 8004d5e:	2800      	cmp	r0, #0
 8004d60:	f040 8290 	bne.w	8005284 <_dtoa_r+0x994>
 8004d64:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8004d68:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004d6c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	f2c0 8152 	blt.w	8005018 <_dtoa_r+0x728>
 8004d74:	f1ba 0f0e 	cmp.w	sl, #14
 8004d78:	f300 814e 	bgt.w	8005018 <_dtoa_r+0x728>
 8004d7c:	4b45      	ldr	r3, [pc, #276]	; (8004e94 <_dtoa_r+0x5a4>)
 8004d7e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004d82:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004d86:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8004d8a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	f280 80db 	bge.w	8004f48 <_dtoa_r+0x658>
 8004d92:	9b08      	ldr	r3, [sp, #32]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	f300 80d7 	bgt.w	8004f48 <_dtoa_r+0x658>
 8004d9a:	f040 8272 	bne.w	8005282 <_dtoa_r+0x992>
 8004d9e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004da2:	2200      	movs	r2, #0
 8004da4:	4b40      	ldr	r3, [pc, #256]	; (8004ea8 <_dtoa_r+0x5b8>)
 8004da6:	f7fb fbaf 	bl	8000508 <__aeabi_dmul>
 8004daa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004dae:	f7fb fe31 	bl	8000a14 <__aeabi_dcmpge>
 8004db2:	9c08      	ldr	r4, [sp, #32]
 8004db4:	4626      	mov	r6, r4
 8004db6:	2800      	cmp	r0, #0
 8004db8:	f040 8248 	bne.w	800524c <_dtoa_r+0x95c>
 8004dbc:	2331      	movs	r3, #49	; 0x31
 8004dbe:	9f03      	ldr	r7, [sp, #12]
 8004dc0:	f10a 0a01 	add.w	sl, sl, #1
 8004dc4:	f807 3b01 	strb.w	r3, [r7], #1
 8004dc8:	e244      	b.n	8005254 <_dtoa_r+0x964>
 8004dca:	07e2      	lsls	r2, r4, #31
 8004dcc:	d505      	bpl.n	8004dda <_dtoa_r+0x4ea>
 8004dce:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004dd2:	f7fb fb99 	bl	8000508 <__aeabi_dmul>
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	3701      	adds	r7, #1
 8004dda:	1064      	asrs	r4, r4, #1
 8004ddc:	3608      	adds	r6, #8
 8004dde:	e76d      	b.n	8004cbc <_dtoa_r+0x3cc>
 8004de0:	2702      	movs	r7, #2
 8004de2:	e770      	b.n	8004cc6 <_dtoa_r+0x3d6>
 8004de4:	46d0      	mov	r8, sl
 8004de6:	9c08      	ldr	r4, [sp, #32]
 8004de8:	e78f      	b.n	8004d0a <_dtoa_r+0x41a>
 8004dea:	9903      	ldr	r1, [sp, #12]
 8004dec:	4b29      	ldr	r3, [pc, #164]	; (8004e94 <_dtoa_r+0x5a4>)
 8004dee:	4421      	add	r1, r4
 8004df0:	9112      	str	r1, [sp, #72]	; 0x48
 8004df2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004df4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004df8:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8004dfc:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004e00:	2900      	cmp	r1, #0
 8004e02:	d055      	beq.n	8004eb0 <_dtoa_r+0x5c0>
 8004e04:	2000      	movs	r0, #0
 8004e06:	4929      	ldr	r1, [pc, #164]	; (8004eac <_dtoa_r+0x5bc>)
 8004e08:	f7fb fca8 	bl	800075c <__aeabi_ddiv>
 8004e0c:	463b      	mov	r3, r7
 8004e0e:	4632      	mov	r2, r6
 8004e10:	f7fb f9c2 	bl	8000198 <__aeabi_dsub>
 8004e14:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004e18:	9f03      	ldr	r7, [sp, #12]
 8004e1a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004e1e:	f7fb fe23 	bl	8000a68 <__aeabi_d2iz>
 8004e22:	4604      	mov	r4, r0
 8004e24:	f7fb fb06 	bl	8000434 <__aeabi_i2d>
 8004e28:	4602      	mov	r2, r0
 8004e2a:	460b      	mov	r3, r1
 8004e2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004e30:	f7fb f9b2 	bl	8000198 <__aeabi_dsub>
 8004e34:	4602      	mov	r2, r0
 8004e36:	460b      	mov	r3, r1
 8004e38:	3430      	adds	r4, #48	; 0x30
 8004e3a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004e3e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004e42:	f807 4b01 	strb.w	r4, [r7], #1
 8004e46:	f7fb fdd1 	bl	80009ec <__aeabi_dcmplt>
 8004e4a:	2800      	cmp	r0, #0
 8004e4c:	d174      	bne.n	8004f38 <_dtoa_r+0x648>
 8004e4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e52:	2000      	movs	r0, #0
 8004e54:	4911      	ldr	r1, [pc, #68]	; (8004e9c <_dtoa_r+0x5ac>)
 8004e56:	f7fb f99f 	bl	8000198 <__aeabi_dsub>
 8004e5a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004e5e:	f7fb fdc5 	bl	80009ec <__aeabi_dcmplt>
 8004e62:	2800      	cmp	r0, #0
 8004e64:	f040 80b7 	bne.w	8004fd6 <_dtoa_r+0x6e6>
 8004e68:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004e6a:	429f      	cmp	r7, r3
 8004e6c:	f43f af7a 	beq.w	8004d64 <_dtoa_r+0x474>
 8004e70:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004e74:	2200      	movs	r2, #0
 8004e76:	4b0a      	ldr	r3, [pc, #40]	; (8004ea0 <_dtoa_r+0x5b0>)
 8004e78:	f7fb fb46 	bl	8000508 <__aeabi_dmul>
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004e82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004e86:	4b06      	ldr	r3, [pc, #24]	; (8004ea0 <_dtoa_r+0x5b0>)
 8004e88:	f7fb fb3e 	bl	8000508 <__aeabi_dmul>
 8004e8c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004e90:	e7c3      	b.n	8004e1a <_dtoa_r+0x52a>
 8004e92:	bf00      	nop
 8004e94:	08006ed8 	.word	0x08006ed8
 8004e98:	08006eb0 	.word	0x08006eb0
 8004e9c:	3ff00000 	.word	0x3ff00000
 8004ea0:	40240000 	.word	0x40240000
 8004ea4:	401c0000 	.word	0x401c0000
 8004ea8:	40140000 	.word	0x40140000
 8004eac:	3fe00000 	.word	0x3fe00000
 8004eb0:	4630      	mov	r0, r6
 8004eb2:	4639      	mov	r1, r7
 8004eb4:	f7fb fb28 	bl	8000508 <__aeabi_dmul>
 8004eb8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004eba:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004ebe:	9c03      	ldr	r4, [sp, #12]
 8004ec0:	9314      	str	r3, [sp, #80]	; 0x50
 8004ec2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004ec6:	f7fb fdcf 	bl	8000a68 <__aeabi_d2iz>
 8004eca:	9015      	str	r0, [sp, #84]	; 0x54
 8004ecc:	f7fb fab2 	bl	8000434 <__aeabi_i2d>
 8004ed0:	4602      	mov	r2, r0
 8004ed2:	460b      	mov	r3, r1
 8004ed4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004ed8:	f7fb f95e 	bl	8000198 <__aeabi_dsub>
 8004edc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004ede:	4606      	mov	r6, r0
 8004ee0:	3330      	adds	r3, #48	; 0x30
 8004ee2:	f804 3b01 	strb.w	r3, [r4], #1
 8004ee6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004ee8:	460f      	mov	r7, r1
 8004eea:	429c      	cmp	r4, r3
 8004eec:	f04f 0200 	mov.w	r2, #0
 8004ef0:	d124      	bne.n	8004f3c <_dtoa_r+0x64c>
 8004ef2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004ef6:	4bb0      	ldr	r3, [pc, #704]	; (80051b8 <_dtoa_r+0x8c8>)
 8004ef8:	f7fb f950 	bl	800019c <__adddf3>
 8004efc:	4602      	mov	r2, r0
 8004efe:	460b      	mov	r3, r1
 8004f00:	4630      	mov	r0, r6
 8004f02:	4639      	mov	r1, r7
 8004f04:	f7fb fd90 	bl	8000a28 <__aeabi_dcmpgt>
 8004f08:	2800      	cmp	r0, #0
 8004f0a:	d163      	bne.n	8004fd4 <_dtoa_r+0x6e4>
 8004f0c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004f10:	2000      	movs	r0, #0
 8004f12:	49a9      	ldr	r1, [pc, #676]	; (80051b8 <_dtoa_r+0x8c8>)
 8004f14:	f7fb f940 	bl	8000198 <__aeabi_dsub>
 8004f18:	4602      	mov	r2, r0
 8004f1a:	460b      	mov	r3, r1
 8004f1c:	4630      	mov	r0, r6
 8004f1e:	4639      	mov	r1, r7
 8004f20:	f7fb fd64 	bl	80009ec <__aeabi_dcmplt>
 8004f24:	2800      	cmp	r0, #0
 8004f26:	f43f af1d 	beq.w	8004d64 <_dtoa_r+0x474>
 8004f2a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8004f2c:	1e7b      	subs	r3, r7, #1
 8004f2e:	9314      	str	r3, [sp, #80]	; 0x50
 8004f30:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8004f34:	2b30      	cmp	r3, #48	; 0x30
 8004f36:	d0f8      	beq.n	8004f2a <_dtoa_r+0x63a>
 8004f38:	46c2      	mov	sl, r8
 8004f3a:	e03b      	b.n	8004fb4 <_dtoa_r+0x6c4>
 8004f3c:	4b9f      	ldr	r3, [pc, #636]	; (80051bc <_dtoa_r+0x8cc>)
 8004f3e:	f7fb fae3 	bl	8000508 <__aeabi_dmul>
 8004f42:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004f46:	e7bc      	b.n	8004ec2 <_dtoa_r+0x5d2>
 8004f48:	9f03      	ldr	r7, [sp, #12]
 8004f4a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8004f4e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004f52:	4640      	mov	r0, r8
 8004f54:	4649      	mov	r1, r9
 8004f56:	f7fb fc01 	bl	800075c <__aeabi_ddiv>
 8004f5a:	f7fb fd85 	bl	8000a68 <__aeabi_d2iz>
 8004f5e:	4604      	mov	r4, r0
 8004f60:	f7fb fa68 	bl	8000434 <__aeabi_i2d>
 8004f64:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004f68:	f7fb face 	bl	8000508 <__aeabi_dmul>
 8004f6c:	4602      	mov	r2, r0
 8004f6e:	460b      	mov	r3, r1
 8004f70:	4640      	mov	r0, r8
 8004f72:	4649      	mov	r1, r9
 8004f74:	f7fb f910 	bl	8000198 <__aeabi_dsub>
 8004f78:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8004f7c:	f807 6b01 	strb.w	r6, [r7], #1
 8004f80:	9e03      	ldr	r6, [sp, #12]
 8004f82:	f8dd c020 	ldr.w	ip, [sp, #32]
 8004f86:	1bbe      	subs	r6, r7, r6
 8004f88:	45b4      	cmp	ip, r6
 8004f8a:	4602      	mov	r2, r0
 8004f8c:	460b      	mov	r3, r1
 8004f8e:	d136      	bne.n	8004ffe <_dtoa_r+0x70e>
 8004f90:	f7fb f904 	bl	800019c <__adddf3>
 8004f94:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004f98:	4680      	mov	r8, r0
 8004f9a:	4689      	mov	r9, r1
 8004f9c:	f7fb fd44 	bl	8000a28 <__aeabi_dcmpgt>
 8004fa0:	bb58      	cbnz	r0, 8004ffa <_dtoa_r+0x70a>
 8004fa2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004fa6:	4640      	mov	r0, r8
 8004fa8:	4649      	mov	r1, r9
 8004faa:	f7fb fd15 	bl	80009d8 <__aeabi_dcmpeq>
 8004fae:	b108      	cbz	r0, 8004fb4 <_dtoa_r+0x6c4>
 8004fb0:	07e1      	lsls	r1, r4, #31
 8004fb2:	d422      	bmi.n	8004ffa <_dtoa_r+0x70a>
 8004fb4:	4628      	mov	r0, r5
 8004fb6:	4659      	mov	r1, fp
 8004fb8:	f000 faf0 	bl	800559c <_Bfree>
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	703b      	strb	r3, [r7, #0]
 8004fc0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8004fc2:	f10a 0001 	add.w	r0, sl, #1
 8004fc6:	6018      	str	r0, [r3, #0]
 8004fc8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	f43f acde 	beq.w	800498c <_dtoa_r+0x9c>
 8004fd0:	601f      	str	r7, [r3, #0]
 8004fd2:	e4db      	b.n	800498c <_dtoa_r+0x9c>
 8004fd4:	4627      	mov	r7, r4
 8004fd6:	463b      	mov	r3, r7
 8004fd8:	461f      	mov	r7, r3
 8004fda:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004fde:	2a39      	cmp	r2, #57	; 0x39
 8004fe0:	d107      	bne.n	8004ff2 <_dtoa_r+0x702>
 8004fe2:	9a03      	ldr	r2, [sp, #12]
 8004fe4:	429a      	cmp	r2, r3
 8004fe6:	d1f7      	bne.n	8004fd8 <_dtoa_r+0x6e8>
 8004fe8:	2230      	movs	r2, #48	; 0x30
 8004fea:	9903      	ldr	r1, [sp, #12]
 8004fec:	f108 0801 	add.w	r8, r8, #1
 8004ff0:	700a      	strb	r2, [r1, #0]
 8004ff2:	781a      	ldrb	r2, [r3, #0]
 8004ff4:	3201      	adds	r2, #1
 8004ff6:	701a      	strb	r2, [r3, #0]
 8004ff8:	e79e      	b.n	8004f38 <_dtoa_r+0x648>
 8004ffa:	46d0      	mov	r8, sl
 8004ffc:	e7eb      	b.n	8004fd6 <_dtoa_r+0x6e6>
 8004ffe:	2200      	movs	r2, #0
 8005000:	4b6e      	ldr	r3, [pc, #440]	; (80051bc <_dtoa_r+0x8cc>)
 8005002:	f7fb fa81 	bl	8000508 <__aeabi_dmul>
 8005006:	2200      	movs	r2, #0
 8005008:	2300      	movs	r3, #0
 800500a:	4680      	mov	r8, r0
 800500c:	4689      	mov	r9, r1
 800500e:	f7fb fce3 	bl	80009d8 <__aeabi_dcmpeq>
 8005012:	2800      	cmp	r0, #0
 8005014:	d09b      	beq.n	8004f4e <_dtoa_r+0x65e>
 8005016:	e7cd      	b.n	8004fb4 <_dtoa_r+0x6c4>
 8005018:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800501a:	2a00      	cmp	r2, #0
 800501c:	f000 80d0 	beq.w	80051c0 <_dtoa_r+0x8d0>
 8005020:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005022:	2a01      	cmp	r2, #1
 8005024:	f300 80ae 	bgt.w	8005184 <_dtoa_r+0x894>
 8005028:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800502a:	2a00      	cmp	r2, #0
 800502c:	f000 80a6 	beq.w	800517c <_dtoa_r+0x88c>
 8005030:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005034:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005036:	9f06      	ldr	r7, [sp, #24]
 8005038:	9a06      	ldr	r2, [sp, #24]
 800503a:	2101      	movs	r1, #1
 800503c:	441a      	add	r2, r3
 800503e:	9206      	str	r2, [sp, #24]
 8005040:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005042:	4628      	mov	r0, r5
 8005044:	441a      	add	r2, r3
 8005046:	9209      	str	r2, [sp, #36]	; 0x24
 8005048:	f000 fb5e 	bl	8005708 <__i2b>
 800504c:	4606      	mov	r6, r0
 800504e:	2f00      	cmp	r7, #0
 8005050:	dd0c      	ble.n	800506c <_dtoa_r+0x77c>
 8005052:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005054:	2b00      	cmp	r3, #0
 8005056:	dd09      	ble.n	800506c <_dtoa_r+0x77c>
 8005058:	42bb      	cmp	r3, r7
 800505a:	bfa8      	it	ge
 800505c:	463b      	movge	r3, r7
 800505e:	9a06      	ldr	r2, [sp, #24]
 8005060:	1aff      	subs	r7, r7, r3
 8005062:	1ad2      	subs	r2, r2, r3
 8005064:	9206      	str	r2, [sp, #24]
 8005066:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005068:	1ad3      	subs	r3, r2, r3
 800506a:	9309      	str	r3, [sp, #36]	; 0x24
 800506c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800506e:	b1f3      	cbz	r3, 80050ae <_dtoa_r+0x7be>
 8005070:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005072:	2b00      	cmp	r3, #0
 8005074:	f000 80a8 	beq.w	80051c8 <_dtoa_r+0x8d8>
 8005078:	2c00      	cmp	r4, #0
 800507a:	dd10      	ble.n	800509e <_dtoa_r+0x7ae>
 800507c:	4631      	mov	r1, r6
 800507e:	4622      	mov	r2, r4
 8005080:	4628      	mov	r0, r5
 8005082:	f000 fbff 	bl	8005884 <__pow5mult>
 8005086:	465a      	mov	r2, fp
 8005088:	4601      	mov	r1, r0
 800508a:	4606      	mov	r6, r0
 800508c:	4628      	mov	r0, r5
 800508e:	f000 fb51 	bl	8005734 <__multiply>
 8005092:	4680      	mov	r8, r0
 8005094:	4659      	mov	r1, fp
 8005096:	4628      	mov	r0, r5
 8005098:	f000 fa80 	bl	800559c <_Bfree>
 800509c:	46c3      	mov	fp, r8
 800509e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050a0:	1b1a      	subs	r2, r3, r4
 80050a2:	d004      	beq.n	80050ae <_dtoa_r+0x7be>
 80050a4:	4659      	mov	r1, fp
 80050a6:	4628      	mov	r0, r5
 80050a8:	f000 fbec 	bl	8005884 <__pow5mult>
 80050ac:	4683      	mov	fp, r0
 80050ae:	2101      	movs	r1, #1
 80050b0:	4628      	mov	r0, r5
 80050b2:	f000 fb29 	bl	8005708 <__i2b>
 80050b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80050b8:	4604      	mov	r4, r0
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	f340 8086 	ble.w	80051cc <_dtoa_r+0x8dc>
 80050c0:	461a      	mov	r2, r3
 80050c2:	4601      	mov	r1, r0
 80050c4:	4628      	mov	r0, r5
 80050c6:	f000 fbdd 	bl	8005884 <__pow5mult>
 80050ca:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80050cc:	4604      	mov	r4, r0
 80050ce:	2b01      	cmp	r3, #1
 80050d0:	dd7f      	ble.n	80051d2 <_dtoa_r+0x8e2>
 80050d2:	f04f 0800 	mov.w	r8, #0
 80050d6:	6923      	ldr	r3, [r4, #16]
 80050d8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80050dc:	6918      	ldr	r0, [r3, #16]
 80050de:	f000 fac5 	bl	800566c <__hi0bits>
 80050e2:	f1c0 0020 	rsb	r0, r0, #32
 80050e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050e8:	4418      	add	r0, r3
 80050ea:	f010 001f 	ands.w	r0, r0, #31
 80050ee:	f000 8092 	beq.w	8005216 <_dtoa_r+0x926>
 80050f2:	f1c0 0320 	rsb	r3, r0, #32
 80050f6:	2b04      	cmp	r3, #4
 80050f8:	f340 808a 	ble.w	8005210 <_dtoa_r+0x920>
 80050fc:	f1c0 001c 	rsb	r0, r0, #28
 8005100:	9b06      	ldr	r3, [sp, #24]
 8005102:	4407      	add	r7, r0
 8005104:	4403      	add	r3, r0
 8005106:	9306      	str	r3, [sp, #24]
 8005108:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800510a:	4403      	add	r3, r0
 800510c:	9309      	str	r3, [sp, #36]	; 0x24
 800510e:	9b06      	ldr	r3, [sp, #24]
 8005110:	2b00      	cmp	r3, #0
 8005112:	dd05      	ble.n	8005120 <_dtoa_r+0x830>
 8005114:	4659      	mov	r1, fp
 8005116:	461a      	mov	r2, r3
 8005118:	4628      	mov	r0, r5
 800511a:	f000 fc0d 	bl	8005938 <__lshift>
 800511e:	4683      	mov	fp, r0
 8005120:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005122:	2b00      	cmp	r3, #0
 8005124:	dd05      	ble.n	8005132 <_dtoa_r+0x842>
 8005126:	4621      	mov	r1, r4
 8005128:	461a      	mov	r2, r3
 800512a:	4628      	mov	r0, r5
 800512c:	f000 fc04 	bl	8005938 <__lshift>
 8005130:	4604      	mov	r4, r0
 8005132:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005134:	2b00      	cmp	r3, #0
 8005136:	d070      	beq.n	800521a <_dtoa_r+0x92a>
 8005138:	4621      	mov	r1, r4
 800513a:	4658      	mov	r0, fp
 800513c:	f000 fc6c 	bl	8005a18 <__mcmp>
 8005140:	2800      	cmp	r0, #0
 8005142:	da6a      	bge.n	800521a <_dtoa_r+0x92a>
 8005144:	2300      	movs	r3, #0
 8005146:	4659      	mov	r1, fp
 8005148:	220a      	movs	r2, #10
 800514a:	4628      	mov	r0, r5
 800514c:	f000 fa48 	bl	80055e0 <__multadd>
 8005150:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005152:	4683      	mov	fp, r0
 8005154:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005158:	2b00      	cmp	r3, #0
 800515a:	f000 8194 	beq.w	8005486 <_dtoa_r+0xb96>
 800515e:	4631      	mov	r1, r6
 8005160:	2300      	movs	r3, #0
 8005162:	220a      	movs	r2, #10
 8005164:	4628      	mov	r0, r5
 8005166:	f000 fa3b 	bl	80055e0 <__multadd>
 800516a:	f1b9 0f00 	cmp.w	r9, #0
 800516e:	4606      	mov	r6, r0
 8005170:	f300 8093 	bgt.w	800529a <_dtoa_r+0x9aa>
 8005174:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005176:	2b02      	cmp	r3, #2
 8005178:	dc57      	bgt.n	800522a <_dtoa_r+0x93a>
 800517a:	e08e      	b.n	800529a <_dtoa_r+0x9aa>
 800517c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800517e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005182:	e757      	b.n	8005034 <_dtoa_r+0x744>
 8005184:	9b08      	ldr	r3, [sp, #32]
 8005186:	1e5c      	subs	r4, r3, #1
 8005188:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800518a:	42a3      	cmp	r3, r4
 800518c:	bfb7      	itett	lt
 800518e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005190:	1b1c      	subge	r4, r3, r4
 8005192:	1ae2      	sublt	r2, r4, r3
 8005194:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8005196:	bfbe      	ittt	lt
 8005198:	940a      	strlt	r4, [sp, #40]	; 0x28
 800519a:	189b      	addlt	r3, r3, r2
 800519c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800519e:	9b08      	ldr	r3, [sp, #32]
 80051a0:	bfb8      	it	lt
 80051a2:	2400      	movlt	r4, #0
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	bfbb      	ittet	lt
 80051a8:	9b06      	ldrlt	r3, [sp, #24]
 80051aa:	9a08      	ldrlt	r2, [sp, #32]
 80051ac:	9f06      	ldrge	r7, [sp, #24]
 80051ae:	1a9f      	sublt	r7, r3, r2
 80051b0:	bfac      	ite	ge
 80051b2:	9b08      	ldrge	r3, [sp, #32]
 80051b4:	2300      	movlt	r3, #0
 80051b6:	e73f      	b.n	8005038 <_dtoa_r+0x748>
 80051b8:	3fe00000 	.word	0x3fe00000
 80051bc:	40240000 	.word	0x40240000
 80051c0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80051c2:	9f06      	ldr	r7, [sp, #24]
 80051c4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80051c6:	e742      	b.n	800504e <_dtoa_r+0x75e>
 80051c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80051ca:	e76b      	b.n	80050a4 <_dtoa_r+0x7b4>
 80051cc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80051ce:	2b01      	cmp	r3, #1
 80051d0:	dc19      	bgt.n	8005206 <_dtoa_r+0x916>
 80051d2:	9b04      	ldr	r3, [sp, #16]
 80051d4:	b9bb      	cbnz	r3, 8005206 <_dtoa_r+0x916>
 80051d6:	9b05      	ldr	r3, [sp, #20]
 80051d8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80051dc:	b99b      	cbnz	r3, 8005206 <_dtoa_r+0x916>
 80051de:	9b05      	ldr	r3, [sp, #20]
 80051e0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80051e4:	0d1b      	lsrs	r3, r3, #20
 80051e6:	051b      	lsls	r3, r3, #20
 80051e8:	b183      	cbz	r3, 800520c <_dtoa_r+0x91c>
 80051ea:	f04f 0801 	mov.w	r8, #1
 80051ee:	9b06      	ldr	r3, [sp, #24]
 80051f0:	3301      	adds	r3, #1
 80051f2:	9306      	str	r3, [sp, #24]
 80051f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051f6:	3301      	adds	r3, #1
 80051f8:	9309      	str	r3, [sp, #36]	; 0x24
 80051fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	f47f af6a 	bne.w	80050d6 <_dtoa_r+0x7e6>
 8005202:	2001      	movs	r0, #1
 8005204:	e76f      	b.n	80050e6 <_dtoa_r+0x7f6>
 8005206:	f04f 0800 	mov.w	r8, #0
 800520a:	e7f6      	b.n	80051fa <_dtoa_r+0x90a>
 800520c:	4698      	mov	r8, r3
 800520e:	e7f4      	b.n	80051fa <_dtoa_r+0x90a>
 8005210:	f43f af7d 	beq.w	800510e <_dtoa_r+0x81e>
 8005214:	4618      	mov	r0, r3
 8005216:	301c      	adds	r0, #28
 8005218:	e772      	b.n	8005100 <_dtoa_r+0x810>
 800521a:	9b08      	ldr	r3, [sp, #32]
 800521c:	2b00      	cmp	r3, #0
 800521e:	dc36      	bgt.n	800528e <_dtoa_r+0x99e>
 8005220:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005222:	2b02      	cmp	r3, #2
 8005224:	dd33      	ble.n	800528e <_dtoa_r+0x99e>
 8005226:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800522a:	f1b9 0f00 	cmp.w	r9, #0
 800522e:	d10d      	bne.n	800524c <_dtoa_r+0x95c>
 8005230:	4621      	mov	r1, r4
 8005232:	464b      	mov	r3, r9
 8005234:	2205      	movs	r2, #5
 8005236:	4628      	mov	r0, r5
 8005238:	f000 f9d2 	bl	80055e0 <__multadd>
 800523c:	4601      	mov	r1, r0
 800523e:	4604      	mov	r4, r0
 8005240:	4658      	mov	r0, fp
 8005242:	f000 fbe9 	bl	8005a18 <__mcmp>
 8005246:	2800      	cmp	r0, #0
 8005248:	f73f adb8 	bgt.w	8004dbc <_dtoa_r+0x4cc>
 800524c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800524e:	9f03      	ldr	r7, [sp, #12]
 8005250:	ea6f 0a03 	mvn.w	sl, r3
 8005254:	f04f 0800 	mov.w	r8, #0
 8005258:	4621      	mov	r1, r4
 800525a:	4628      	mov	r0, r5
 800525c:	f000 f99e 	bl	800559c <_Bfree>
 8005260:	2e00      	cmp	r6, #0
 8005262:	f43f aea7 	beq.w	8004fb4 <_dtoa_r+0x6c4>
 8005266:	f1b8 0f00 	cmp.w	r8, #0
 800526a:	d005      	beq.n	8005278 <_dtoa_r+0x988>
 800526c:	45b0      	cmp	r8, r6
 800526e:	d003      	beq.n	8005278 <_dtoa_r+0x988>
 8005270:	4641      	mov	r1, r8
 8005272:	4628      	mov	r0, r5
 8005274:	f000 f992 	bl	800559c <_Bfree>
 8005278:	4631      	mov	r1, r6
 800527a:	4628      	mov	r0, r5
 800527c:	f000 f98e 	bl	800559c <_Bfree>
 8005280:	e698      	b.n	8004fb4 <_dtoa_r+0x6c4>
 8005282:	2400      	movs	r4, #0
 8005284:	4626      	mov	r6, r4
 8005286:	e7e1      	b.n	800524c <_dtoa_r+0x95c>
 8005288:	46c2      	mov	sl, r8
 800528a:	4626      	mov	r6, r4
 800528c:	e596      	b.n	8004dbc <_dtoa_r+0x4cc>
 800528e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005290:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005294:	2b00      	cmp	r3, #0
 8005296:	f000 80fd 	beq.w	8005494 <_dtoa_r+0xba4>
 800529a:	2f00      	cmp	r7, #0
 800529c:	dd05      	ble.n	80052aa <_dtoa_r+0x9ba>
 800529e:	4631      	mov	r1, r6
 80052a0:	463a      	mov	r2, r7
 80052a2:	4628      	mov	r0, r5
 80052a4:	f000 fb48 	bl	8005938 <__lshift>
 80052a8:	4606      	mov	r6, r0
 80052aa:	f1b8 0f00 	cmp.w	r8, #0
 80052ae:	d05c      	beq.n	800536a <_dtoa_r+0xa7a>
 80052b0:	4628      	mov	r0, r5
 80052b2:	6871      	ldr	r1, [r6, #4]
 80052b4:	f000 f932 	bl	800551c <_Balloc>
 80052b8:	4607      	mov	r7, r0
 80052ba:	b928      	cbnz	r0, 80052c8 <_dtoa_r+0x9d8>
 80052bc:	4602      	mov	r2, r0
 80052be:	f240 21ea 	movw	r1, #746	; 0x2ea
 80052c2:	4b7f      	ldr	r3, [pc, #508]	; (80054c0 <_dtoa_r+0xbd0>)
 80052c4:	f7ff bb28 	b.w	8004918 <_dtoa_r+0x28>
 80052c8:	6932      	ldr	r2, [r6, #16]
 80052ca:	f106 010c 	add.w	r1, r6, #12
 80052ce:	3202      	adds	r2, #2
 80052d0:	0092      	lsls	r2, r2, #2
 80052d2:	300c      	adds	r0, #12
 80052d4:	f000 f914 	bl	8005500 <memcpy>
 80052d8:	2201      	movs	r2, #1
 80052da:	4639      	mov	r1, r7
 80052dc:	4628      	mov	r0, r5
 80052de:	f000 fb2b 	bl	8005938 <__lshift>
 80052e2:	46b0      	mov	r8, r6
 80052e4:	4606      	mov	r6, r0
 80052e6:	9b03      	ldr	r3, [sp, #12]
 80052e8:	3301      	adds	r3, #1
 80052ea:	9308      	str	r3, [sp, #32]
 80052ec:	9b03      	ldr	r3, [sp, #12]
 80052ee:	444b      	add	r3, r9
 80052f0:	930a      	str	r3, [sp, #40]	; 0x28
 80052f2:	9b04      	ldr	r3, [sp, #16]
 80052f4:	f003 0301 	and.w	r3, r3, #1
 80052f8:	9309      	str	r3, [sp, #36]	; 0x24
 80052fa:	9b08      	ldr	r3, [sp, #32]
 80052fc:	4621      	mov	r1, r4
 80052fe:	3b01      	subs	r3, #1
 8005300:	4658      	mov	r0, fp
 8005302:	9304      	str	r3, [sp, #16]
 8005304:	f7ff fa66 	bl	80047d4 <quorem>
 8005308:	4603      	mov	r3, r0
 800530a:	4641      	mov	r1, r8
 800530c:	3330      	adds	r3, #48	; 0x30
 800530e:	9006      	str	r0, [sp, #24]
 8005310:	4658      	mov	r0, fp
 8005312:	930b      	str	r3, [sp, #44]	; 0x2c
 8005314:	f000 fb80 	bl	8005a18 <__mcmp>
 8005318:	4632      	mov	r2, r6
 800531a:	4681      	mov	r9, r0
 800531c:	4621      	mov	r1, r4
 800531e:	4628      	mov	r0, r5
 8005320:	f000 fb96 	bl	8005a50 <__mdiff>
 8005324:	68c2      	ldr	r2, [r0, #12]
 8005326:	4607      	mov	r7, r0
 8005328:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800532a:	bb02      	cbnz	r2, 800536e <_dtoa_r+0xa7e>
 800532c:	4601      	mov	r1, r0
 800532e:	4658      	mov	r0, fp
 8005330:	f000 fb72 	bl	8005a18 <__mcmp>
 8005334:	4602      	mov	r2, r0
 8005336:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005338:	4639      	mov	r1, r7
 800533a:	4628      	mov	r0, r5
 800533c:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8005340:	f000 f92c 	bl	800559c <_Bfree>
 8005344:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005346:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005348:	9f08      	ldr	r7, [sp, #32]
 800534a:	ea43 0102 	orr.w	r1, r3, r2
 800534e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005350:	430b      	orrs	r3, r1
 8005352:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005354:	d10d      	bne.n	8005372 <_dtoa_r+0xa82>
 8005356:	2b39      	cmp	r3, #57	; 0x39
 8005358:	d029      	beq.n	80053ae <_dtoa_r+0xabe>
 800535a:	f1b9 0f00 	cmp.w	r9, #0
 800535e:	dd01      	ble.n	8005364 <_dtoa_r+0xa74>
 8005360:	9b06      	ldr	r3, [sp, #24]
 8005362:	3331      	adds	r3, #49	; 0x31
 8005364:	9a04      	ldr	r2, [sp, #16]
 8005366:	7013      	strb	r3, [r2, #0]
 8005368:	e776      	b.n	8005258 <_dtoa_r+0x968>
 800536a:	4630      	mov	r0, r6
 800536c:	e7b9      	b.n	80052e2 <_dtoa_r+0x9f2>
 800536e:	2201      	movs	r2, #1
 8005370:	e7e2      	b.n	8005338 <_dtoa_r+0xa48>
 8005372:	f1b9 0f00 	cmp.w	r9, #0
 8005376:	db06      	blt.n	8005386 <_dtoa_r+0xa96>
 8005378:	9922      	ldr	r1, [sp, #136]	; 0x88
 800537a:	ea41 0909 	orr.w	r9, r1, r9
 800537e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005380:	ea59 0101 	orrs.w	r1, r9, r1
 8005384:	d120      	bne.n	80053c8 <_dtoa_r+0xad8>
 8005386:	2a00      	cmp	r2, #0
 8005388:	ddec      	ble.n	8005364 <_dtoa_r+0xa74>
 800538a:	4659      	mov	r1, fp
 800538c:	2201      	movs	r2, #1
 800538e:	4628      	mov	r0, r5
 8005390:	9308      	str	r3, [sp, #32]
 8005392:	f000 fad1 	bl	8005938 <__lshift>
 8005396:	4621      	mov	r1, r4
 8005398:	4683      	mov	fp, r0
 800539a:	f000 fb3d 	bl	8005a18 <__mcmp>
 800539e:	2800      	cmp	r0, #0
 80053a0:	9b08      	ldr	r3, [sp, #32]
 80053a2:	dc02      	bgt.n	80053aa <_dtoa_r+0xaba>
 80053a4:	d1de      	bne.n	8005364 <_dtoa_r+0xa74>
 80053a6:	07da      	lsls	r2, r3, #31
 80053a8:	d5dc      	bpl.n	8005364 <_dtoa_r+0xa74>
 80053aa:	2b39      	cmp	r3, #57	; 0x39
 80053ac:	d1d8      	bne.n	8005360 <_dtoa_r+0xa70>
 80053ae:	2339      	movs	r3, #57	; 0x39
 80053b0:	9a04      	ldr	r2, [sp, #16]
 80053b2:	7013      	strb	r3, [r2, #0]
 80053b4:	463b      	mov	r3, r7
 80053b6:	461f      	mov	r7, r3
 80053b8:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80053bc:	3b01      	subs	r3, #1
 80053be:	2a39      	cmp	r2, #57	; 0x39
 80053c0:	d050      	beq.n	8005464 <_dtoa_r+0xb74>
 80053c2:	3201      	adds	r2, #1
 80053c4:	701a      	strb	r2, [r3, #0]
 80053c6:	e747      	b.n	8005258 <_dtoa_r+0x968>
 80053c8:	2a00      	cmp	r2, #0
 80053ca:	dd03      	ble.n	80053d4 <_dtoa_r+0xae4>
 80053cc:	2b39      	cmp	r3, #57	; 0x39
 80053ce:	d0ee      	beq.n	80053ae <_dtoa_r+0xabe>
 80053d0:	3301      	adds	r3, #1
 80053d2:	e7c7      	b.n	8005364 <_dtoa_r+0xa74>
 80053d4:	9a08      	ldr	r2, [sp, #32]
 80053d6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80053d8:	f802 3c01 	strb.w	r3, [r2, #-1]
 80053dc:	428a      	cmp	r2, r1
 80053de:	d02a      	beq.n	8005436 <_dtoa_r+0xb46>
 80053e0:	4659      	mov	r1, fp
 80053e2:	2300      	movs	r3, #0
 80053e4:	220a      	movs	r2, #10
 80053e6:	4628      	mov	r0, r5
 80053e8:	f000 f8fa 	bl	80055e0 <__multadd>
 80053ec:	45b0      	cmp	r8, r6
 80053ee:	4683      	mov	fp, r0
 80053f0:	f04f 0300 	mov.w	r3, #0
 80053f4:	f04f 020a 	mov.w	r2, #10
 80053f8:	4641      	mov	r1, r8
 80053fa:	4628      	mov	r0, r5
 80053fc:	d107      	bne.n	800540e <_dtoa_r+0xb1e>
 80053fe:	f000 f8ef 	bl	80055e0 <__multadd>
 8005402:	4680      	mov	r8, r0
 8005404:	4606      	mov	r6, r0
 8005406:	9b08      	ldr	r3, [sp, #32]
 8005408:	3301      	adds	r3, #1
 800540a:	9308      	str	r3, [sp, #32]
 800540c:	e775      	b.n	80052fa <_dtoa_r+0xa0a>
 800540e:	f000 f8e7 	bl	80055e0 <__multadd>
 8005412:	4631      	mov	r1, r6
 8005414:	4680      	mov	r8, r0
 8005416:	2300      	movs	r3, #0
 8005418:	220a      	movs	r2, #10
 800541a:	4628      	mov	r0, r5
 800541c:	f000 f8e0 	bl	80055e0 <__multadd>
 8005420:	4606      	mov	r6, r0
 8005422:	e7f0      	b.n	8005406 <_dtoa_r+0xb16>
 8005424:	f1b9 0f00 	cmp.w	r9, #0
 8005428:	bfcc      	ite	gt
 800542a:	464f      	movgt	r7, r9
 800542c:	2701      	movle	r7, #1
 800542e:	f04f 0800 	mov.w	r8, #0
 8005432:	9a03      	ldr	r2, [sp, #12]
 8005434:	4417      	add	r7, r2
 8005436:	4659      	mov	r1, fp
 8005438:	2201      	movs	r2, #1
 800543a:	4628      	mov	r0, r5
 800543c:	9308      	str	r3, [sp, #32]
 800543e:	f000 fa7b 	bl	8005938 <__lshift>
 8005442:	4621      	mov	r1, r4
 8005444:	4683      	mov	fp, r0
 8005446:	f000 fae7 	bl	8005a18 <__mcmp>
 800544a:	2800      	cmp	r0, #0
 800544c:	dcb2      	bgt.n	80053b4 <_dtoa_r+0xac4>
 800544e:	d102      	bne.n	8005456 <_dtoa_r+0xb66>
 8005450:	9b08      	ldr	r3, [sp, #32]
 8005452:	07db      	lsls	r3, r3, #31
 8005454:	d4ae      	bmi.n	80053b4 <_dtoa_r+0xac4>
 8005456:	463b      	mov	r3, r7
 8005458:	461f      	mov	r7, r3
 800545a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800545e:	2a30      	cmp	r2, #48	; 0x30
 8005460:	d0fa      	beq.n	8005458 <_dtoa_r+0xb68>
 8005462:	e6f9      	b.n	8005258 <_dtoa_r+0x968>
 8005464:	9a03      	ldr	r2, [sp, #12]
 8005466:	429a      	cmp	r2, r3
 8005468:	d1a5      	bne.n	80053b6 <_dtoa_r+0xac6>
 800546a:	2331      	movs	r3, #49	; 0x31
 800546c:	f10a 0a01 	add.w	sl, sl, #1
 8005470:	e779      	b.n	8005366 <_dtoa_r+0xa76>
 8005472:	4b14      	ldr	r3, [pc, #80]	; (80054c4 <_dtoa_r+0xbd4>)
 8005474:	f7ff baa8 	b.w	80049c8 <_dtoa_r+0xd8>
 8005478:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800547a:	2b00      	cmp	r3, #0
 800547c:	f47f aa81 	bne.w	8004982 <_dtoa_r+0x92>
 8005480:	4b11      	ldr	r3, [pc, #68]	; (80054c8 <_dtoa_r+0xbd8>)
 8005482:	f7ff baa1 	b.w	80049c8 <_dtoa_r+0xd8>
 8005486:	f1b9 0f00 	cmp.w	r9, #0
 800548a:	dc03      	bgt.n	8005494 <_dtoa_r+0xba4>
 800548c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800548e:	2b02      	cmp	r3, #2
 8005490:	f73f aecb 	bgt.w	800522a <_dtoa_r+0x93a>
 8005494:	9f03      	ldr	r7, [sp, #12]
 8005496:	4621      	mov	r1, r4
 8005498:	4658      	mov	r0, fp
 800549a:	f7ff f99b 	bl	80047d4 <quorem>
 800549e:	9a03      	ldr	r2, [sp, #12]
 80054a0:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80054a4:	f807 3b01 	strb.w	r3, [r7], #1
 80054a8:	1aba      	subs	r2, r7, r2
 80054aa:	4591      	cmp	r9, r2
 80054ac:	ddba      	ble.n	8005424 <_dtoa_r+0xb34>
 80054ae:	4659      	mov	r1, fp
 80054b0:	2300      	movs	r3, #0
 80054b2:	220a      	movs	r2, #10
 80054b4:	4628      	mov	r0, r5
 80054b6:	f000 f893 	bl	80055e0 <__multadd>
 80054ba:	4683      	mov	fp, r0
 80054bc:	e7eb      	b.n	8005496 <_dtoa_r+0xba6>
 80054be:	bf00      	nop
 80054c0:	08006e43 	.word	0x08006e43
 80054c4:	08006da0 	.word	0x08006da0
 80054c8:	08006dc4 	.word	0x08006dc4

080054cc <_localeconv_r>:
 80054cc:	4800      	ldr	r0, [pc, #0]	; (80054d0 <_localeconv_r+0x4>)
 80054ce:	4770      	bx	lr
 80054d0:	20000160 	.word	0x20000160

080054d4 <malloc>:
 80054d4:	4b02      	ldr	r3, [pc, #8]	; (80054e0 <malloc+0xc>)
 80054d6:	4601      	mov	r1, r0
 80054d8:	6818      	ldr	r0, [r3, #0]
 80054da:	f000 bc1d 	b.w	8005d18 <_malloc_r>
 80054de:	bf00      	nop
 80054e0:	2000000c 	.word	0x2000000c

080054e4 <memchr>:
 80054e4:	4603      	mov	r3, r0
 80054e6:	b510      	push	{r4, lr}
 80054e8:	b2c9      	uxtb	r1, r1
 80054ea:	4402      	add	r2, r0
 80054ec:	4293      	cmp	r3, r2
 80054ee:	4618      	mov	r0, r3
 80054f0:	d101      	bne.n	80054f6 <memchr+0x12>
 80054f2:	2000      	movs	r0, #0
 80054f4:	e003      	b.n	80054fe <memchr+0x1a>
 80054f6:	7804      	ldrb	r4, [r0, #0]
 80054f8:	3301      	adds	r3, #1
 80054fa:	428c      	cmp	r4, r1
 80054fc:	d1f6      	bne.n	80054ec <memchr+0x8>
 80054fe:	bd10      	pop	{r4, pc}

08005500 <memcpy>:
 8005500:	440a      	add	r2, r1
 8005502:	4291      	cmp	r1, r2
 8005504:	f100 33ff 	add.w	r3, r0, #4294967295
 8005508:	d100      	bne.n	800550c <memcpy+0xc>
 800550a:	4770      	bx	lr
 800550c:	b510      	push	{r4, lr}
 800550e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005512:	4291      	cmp	r1, r2
 8005514:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005518:	d1f9      	bne.n	800550e <memcpy+0xe>
 800551a:	bd10      	pop	{r4, pc}

0800551c <_Balloc>:
 800551c:	b570      	push	{r4, r5, r6, lr}
 800551e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005520:	4604      	mov	r4, r0
 8005522:	460d      	mov	r5, r1
 8005524:	b976      	cbnz	r6, 8005544 <_Balloc+0x28>
 8005526:	2010      	movs	r0, #16
 8005528:	f7ff ffd4 	bl	80054d4 <malloc>
 800552c:	4602      	mov	r2, r0
 800552e:	6260      	str	r0, [r4, #36]	; 0x24
 8005530:	b920      	cbnz	r0, 800553c <_Balloc+0x20>
 8005532:	2166      	movs	r1, #102	; 0x66
 8005534:	4b17      	ldr	r3, [pc, #92]	; (8005594 <_Balloc+0x78>)
 8005536:	4818      	ldr	r0, [pc, #96]	; (8005598 <_Balloc+0x7c>)
 8005538:	f000 fdce 	bl	80060d8 <__assert_func>
 800553c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005540:	6006      	str	r6, [r0, #0]
 8005542:	60c6      	str	r6, [r0, #12]
 8005544:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005546:	68f3      	ldr	r3, [r6, #12]
 8005548:	b183      	cbz	r3, 800556c <_Balloc+0x50>
 800554a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800554c:	68db      	ldr	r3, [r3, #12]
 800554e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005552:	b9b8      	cbnz	r0, 8005584 <_Balloc+0x68>
 8005554:	2101      	movs	r1, #1
 8005556:	fa01 f605 	lsl.w	r6, r1, r5
 800555a:	1d72      	adds	r2, r6, #5
 800555c:	4620      	mov	r0, r4
 800555e:	0092      	lsls	r2, r2, #2
 8005560:	f000 fb5e 	bl	8005c20 <_calloc_r>
 8005564:	b160      	cbz	r0, 8005580 <_Balloc+0x64>
 8005566:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800556a:	e00e      	b.n	800558a <_Balloc+0x6e>
 800556c:	2221      	movs	r2, #33	; 0x21
 800556e:	2104      	movs	r1, #4
 8005570:	4620      	mov	r0, r4
 8005572:	f000 fb55 	bl	8005c20 <_calloc_r>
 8005576:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005578:	60f0      	str	r0, [r6, #12]
 800557a:	68db      	ldr	r3, [r3, #12]
 800557c:	2b00      	cmp	r3, #0
 800557e:	d1e4      	bne.n	800554a <_Balloc+0x2e>
 8005580:	2000      	movs	r0, #0
 8005582:	bd70      	pop	{r4, r5, r6, pc}
 8005584:	6802      	ldr	r2, [r0, #0]
 8005586:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800558a:	2300      	movs	r3, #0
 800558c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005590:	e7f7      	b.n	8005582 <_Balloc+0x66>
 8005592:	bf00      	nop
 8005594:	08006dd1 	.word	0x08006dd1
 8005598:	08006e54 	.word	0x08006e54

0800559c <_Bfree>:
 800559c:	b570      	push	{r4, r5, r6, lr}
 800559e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80055a0:	4605      	mov	r5, r0
 80055a2:	460c      	mov	r4, r1
 80055a4:	b976      	cbnz	r6, 80055c4 <_Bfree+0x28>
 80055a6:	2010      	movs	r0, #16
 80055a8:	f7ff ff94 	bl	80054d4 <malloc>
 80055ac:	4602      	mov	r2, r0
 80055ae:	6268      	str	r0, [r5, #36]	; 0x24
 80055b0:	b920      	cbnz	r0, 80055bc <_Bfree+0x20>
 80055b2:	218a      	movs	r1, #138	; 0x8a
 80055b4:	4b08      	ldr	r3, [pc, #32]	; (80055d8 <_Bfree+0x3c>)
 80055b6:	4809      	ldr	r0, [pc, #36]	; (80055dc <_Bfree+0x40>)
 80055b8:	f000 fd8e 	bl	80060d8 <__assert_func>
 80055bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80055c0:	6006      	str	r6, [r0, #0]
 80055c2:	60c6      	str	r6, [r0, #12]
 80055c4:	b13c      	cbz	r4, 80055d6 <_Bfree+0x3a>
 80055c6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80055c8:	6862      	ldr	r2, [r4, #4]
 80055ca:	68db      	ldr	r3, [r3, #12]
 80055cc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80055d0:	6021      	str	r1, [r4, #0]
 80055d2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80055d6:	bd70      	pop	{r4, r5, r6, pc}
 80055d8:	08006dd1 	.word	0x08006dd1
 80055dc:	08006e54 	.word	0x08006e54

080055e0 <__multadd>:
 80055e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80055e4:	4607      	mov	r7, r0
 80055e6:	460c      	mov	r4, r1
 80055e8:	461e      	mov	r6, r3
 80055ea:	2000      	movs	r0, #0
 80055ec:	690d      	ldr	r5, [r1, #16]
 80055ee:	f101 0c14 	add.w	ip, r1, #20
 80055f2:	f8dc 3000 	ldr.w	r3, [ip]
 80055f6:	3001      	adds	r0, #1
 80055f8:	b299      	uxth	r1, r3
 80055fa:	fb02 6101 	mla	r1, r2, r1, r6
 80055fe:	0c1e      	lsrs	r6, r3, #16
 8005600:	0c0b      	lsrs	r3, r1, #16
 8005602:	fb02 3306 	mla	r3, r2, r6, r3
 8005606:	b289      	uxth	r1, r1
 8005608:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800560c:	4285      	cmp	r5, r0
 800560e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005612:	f84c 1b04 	str.w	r1, [ip], #4
 8005616:	dcec      	bgt.n	80055f2 <__multadd+0x12>
 8005618:	b30e      	cbz	r6, 800565e <__multadd+0x7e>
 800561a:	68a3      	ldr	r3, [r4, #8]
 800561c:	42ab      	cmp	r3, r5
 800561e:	dc19      	bgt.n	8005654 <__multadd+0x74>
 8005620:	6861      	ldr	r1, [r4, #4]
 8005622:	4638      	mov	r0, r7
 8005624:	3101      	adds	r1, #1
 8005626:	f7ff ff79 	bl	800551c <_Balloc>
 800562a:	4680      	mov	r8, r0
 800562c:	b928      	cbnz	r0, 800563a <__multadd+0x5a>
 800562e:	4602      	mov	r2, r0
 8005630:	21b5      	movs	r1, #181	; 0xb5
 8005632:	4b0c      	ldr	r3, [pc, #48]	; (8005664 <__multadd+0x84>)
 8005634:	480c      	ldr	r0, [pc, #48]	; (8005668 <__multadd+0x88>)
 8005636:	f000 fd4f 	bl	80060d8 <__assert_func>
 800563a:	6922      	ldr	r2, [r4, #16]
 800563c:	f104 010c 	add.w	r1, r4, #12
 8005640:	3202      	adds	r2, #2
 8005642:	0092      	lsls	r2, r2, #2
 8005644:	300c      	adds	r0, #12
 8005646:	f7ff ff5b 	bl	8005500 <memcpy>
 800564a:	4621      	mov	r1, r4
 800564c:	4638      	mov	r0, r7
 800564e:	f7ff ffa5 	bl	800559c <_Bfree>
 8005652:	4644      	mov	r4, r8
 8005654:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005658:	3501      	adds	r5, #1
 800565a:	615e      	str	r6, [r3, #20]
 800565c:	6125      	str	r5, [r4, #16]
 800565e:	4620      	mov	r0, r4
 8005660:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005664:	08006e43 	.word	0x08006e43
 8005668:	08006e54 	.word	0x08006e54

0800566c <__hi0bits>:
 800566c:	0c02      	lsrs	r2, r0, #16
 800566e:	0412      	lsls	r2, r2, #16
 8005670:	4603      	mov	r3, r0
 8005672:	b9ca      	cbnz	r2, 80056a8 <__hi0bits+0x3c>
 8005674:	0403      	lsls	r3, r0, #16
 8005676:	2010      	movs	r0, #16
 8005678:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800567c:	bf04      	itt	eq
 800567e:	021b      	lsleq	r3, r3, #8
 8005680:	3008      	addeq	r0, #8
 8005682:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005686:	bf04      	itt	eq
 8005688:	011b      	lsleq	r3, r3, #4
 800568a:	3004      	addeq	r0, #4
 800568c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005690:	bf04      	itt	eq
 8005692:	009b      	lsleq	r3, r3, #2
 8005694:	3002      	addeq	r0, #2
 8005696:	2b00      	cmp	r3, #0
 8005698:	db05      	blt.n	80056a6 <__hi0bits+0x3a>
 800569a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800569e:	f100 0001 	add.w	r0, r0, #1
 80056a2:	bf08      	it	eq
 80056a4:	2020      	moveq	r0, #32
 80056a6:	4770      	bx	lr
 80056a8:	2000      	movs	r0, #0
 80056aa:	e7e5      	b.n	8005678 <__hi0bits+0xc>

080056ac <__lo0bits>:
 80056ac:	6803      	ldr	r3, [r0, #0]
 80056ae:	4602      	mov	r2, r0
 80056b0:	f013 0007 	ands.w	r0, r3, #7
 80056b4:	d00b      	beq.n	80056ce <__lo0bits+0x22>
 80056b6:	07d9      	lsls	r1, r3, #31
 80056b8:	d421      	bmi.n	80056fe <__lo0bits+0x52>
 80056ba:	0798      	lsls	r0, r3, #30
 80056bc:	bf49      	itett	mi
 80056be:	085b      	lsrmi	r3, r3, #1
 80056c0:	089b      	lsrpl	r3, r3, #2
 80056c2:	2001      	movmi	r0, #1
 80056c4:	6013      	strmi	r3, [r2, #0]
 80056c6:	bf5c      	itt	pl
 80056c8:	2002      	movpl	r0, #2
 80056ca:	6013      	strpl	r3, [r2, #0]
 80056cc:	4770      	bx	lr
 80056ce:	b299      	uxth	r1, r3
 80056d0:	b909      	cbnz	r1, 80056d6 <__lo0bits+0x2a>
 80056d2:	2010      	movs	r0, #16
 80056d4:	0c1b      	lsrs	r3, r3, #16
 80056d6:	b2d9      	uxtb	r1, r3
 80056d8:	b909      	cbnz	r1, 80056de <__lo0bits+0x32>
 80056da:	3008      	adds	r0, #8
 80056dc:	0a1b      	lsrs	r3, r3, #8
 80056de:	0719      	lsls	r1, r3, #28
 80056e0:	bf04      	itt	eq
 80056e2:	091b      	lsreq	r3, r3, #4
 80056e4:	3004      	addeq	r0, #4
 80056e6:	0799      	lsls	r1, r3, #30
 80056e8:	bf04      	itt	eq
 80056ea:	089b      	lsreq	r3, r3, #2
 80056ec:	3002      	addeq	r0, #2
 80056ee:	07d9      	lsls	r1, r3, #31
 80056f0:	d403      	bmi.n	80056fa <__lo0bits+0x4e>
 80056f2:	085b      	lsrs	r3, r3, #1
 80056f4:	f100 0001 	add.w	r0, r0, #1
 80056f8:	d003      	beq.n	8005702 <__lo0bits+0x56>
 80056fa:	6013      	str	r3, [r2, #0]
 80056fc:	4770      	bx	lr
 80056fe:	2000      	movs	r0, #0
 8005700:	4770      	bx	lr
 8005702:	2020      	movs	r0, #32
 8005704:	4770      	bx	lr
	...

08005708 <__i2b>:
 8005708:	b510      	push	{r4, lr}
 800570a:	460c      	mov	r4, r1
 800570c:	2101      	movs	r1, #1
 800570e:	f7ff ff05 	bl	800551c <_Balloc>
 8005712:	4602      	mov	r2, r0
 8005714:	b928      	cbnz	r0, 8005722 <__i2b+0x1a>
 8005716:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800571a:	4b04      	ldr	r3, [pc, #16]	; (800572c <__i2b+0x24>)
 800571c:	4804      	ldr	r0, [pc, #16]	; (8005730 <__i2b+0x28>)
 800571e:	f000 fcdb 	bl	80060d8 <__assert_func>
 8005722:	2301      	movs	r3, #1
 8005724:	6144      	str	r4, [r0, #20]
 8005726:	6103      	str	r3, [r0, #16]
 8005728:	bd10      	pop	{r4, pc}
 800572a:	bf00      	nop
 800572c:	08006e43 	.word	0x08006e43
 8005730:	08006e54 	.word	0x08006e54

08005734 <__multiply>:
 8005734:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005738:	4691      	mov	r9, r2
 800573a:	690a      	ldr	r2, [r1, #16]
 800573c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005740:	460c      	mov	r4, r1
 8005742:	429a      	cmp	r2, r3
 8005744:	bfbe      	ittt	lt
 8005746:	460b      	movlt	r3, r1
 8005748:	464c      	movlt	r4, r9
 800574a:	4699      	movlt	r9, r3
 800574c:	6927      	ldr	r7, [r4, #16]
 800574e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005752:	68a3      	ldr	r3, [r4, #8]
 8005754:	6861      	ldr	r1, [r4, #4]
 8005756:	eb07 060a 	add.w	r6, r7, sl
 800575a:	42b3      	cmp	r3, r6
 800575c:	b085      	sub	sp, #20
 800575e:	bfb8      	it	lt
 8005760:	3101      	addlt	r1, #1
 8005762:	f7ff fedb 	bl	800551c <_Balloc>
 8005766:	b930      	cbnz	r0, 8005776 <__multiply+0x42>
 8005768:	4602      	mov	r2, r0
 800576a:	f240 115d 	movw	r1, #349	; 0x15d
 800576e:	4b43      	ldr	r3, [pc, #268]	; (800587c <__multiply+0x148>)
 8005770:	4843      	ldr	r0, [pc, #268]	; (8005880 <__multiply+0x14c>)
 8005772:	f000 fcb1 	bl	80060d8 <__assert_func>
 8005776:	f100 0514 	add.w	r5, r0, #20
 800577a:	462b      	mov	r3, r5
 800577c:	2200      	movs	r2, #0
 800577e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005782:	4543      	cmp	r3, r8
 8005784:	d321      	bcc.n	80057ca <__multiply+0x96>
 8005786:	f104 0314 	add.w	r3, r4, #20
 800578a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800578e:	f109 0314 	add.w	r3, r9, #20
 8005792:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005796:	9202      	str	r2, [sp, #8]
 8005798:	1b3a      	subs	r2, r7, r4
 800579a:	3a15      	subs	r2, #21
 800579c:	f022 0203 	bic.w	r2, r2, #3
 80057a0:	3204      	adds	r2, #4
 80057a2:	f104 0115 	add.w	r1, r4, #21
 80057a6:	428f      	cmp	r7, r1
 80057a8:	bf38      	it	cc
 80057aa:	2204      	movcc	r2, #4
 80057ac:	9201      	str	r2, [sp, #4]
 80057ae:	9a02      	ldr	r2, [sp, #8]
 80057b0:	9303      	str	r3, [sp, #12]
 80057b2:	429a      	cmp	r2, r3
 80057b4:	d80c      	bhi.n	80057d0 <__multiply+0x9c>
 80057b6:	2e00      	cmp	r6, #0
 80057b8:	dd03      	ble.n	80057c2 <__multiply+0x8e>
 80057ba:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d059      	beq.n	8005876 <__multiply+0x142>
 80057c2:	6106      	str	r6, [r0, #16]
 80057c4:	b005      	add	sp, #20
 80057c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057ca:	f843 2b04 	str.w	r2, [r3], #4
 80057ce:	e7d8      	b.n	8005782 <__multiply+0x4e>
 80057d0:	f8b3 a000 	ldrh.w	sl, [r3]
 80057d4:	f1ba 0f00 	cmp.w	sl, #0
 80057d8:	d023      	beq.n	8005822 <__multiply+0xee>
 80057da:	46a9      	mov	r9, r5
 80057dc:	f04f 0c00 	mov.w	ip, #0
 80057e0:	f104 0e14 	add.w	lr, r4, #20
 80057e4:	f85e 2b04 	ldr.w	r2, [lr], #4
 80057e8:	f8d9 1000 	ldr.w	r1, [r9]
 80057ec:	fa1f fb82 	uxth.w	fp, r2
 80057f0:	b289      	uxth	r1, r1
 80057f2:	fb0a 110b 	mla	r1, sl, fp, r1
 80057f6:	4461      	add	r1, ip
 80057f8:	f8d9 c000 	ldr.w	ip, [r9]
 80057fc:	0c12      	lsrs	r2, r2, #16
 80057fe:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8005802:	fb0a c202 	mla	r2, sl, r2, ip
 8005806:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800580a:	b289      	uxth	r1, r1
 800580c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005810:	4577      	cmp	r7, lr
 8005812:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005816:	f849 1b04 	str.w	r1, [r9], #4
 800581a:	d8e3      	bhi.n	80057e4 <__multiply+0xb0>
 800581c:	9a01      	ldr	r2, [sp, #4]
 800581e:	f845 c002 	str.w	ip, [r5, r2]
 8005822:	9a03      	ldr	r2, [sp, #12]
 8005824:	3304      	adds	r3, #4
 8005826:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800582a:	f1b9 0f00 	cmp.w	r9, #0
 800582e:	d020      	beq.n	8005872 <__multiply+0x13e>
 8005830:	46ae      	mov	lr, r5
 8005832:	f04f 0a00 	mov.w	sl, #0
 8005836:	6829      	ldr	r1, [r5, #0]
 8005838:	f104 0c14 	add.w	ip, r4, #20
 800583c:	f8bc b000 	ldrh.w	fp, [ip]
 8005840:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8005844:	b289      	uxth	r1, r1
 8005846:	fb09 220b 	mla	r2, r9, fp, r2
 800584a:	4492      	add	sl, r2
 800584c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8005850:	f84e 1b04 	str.w	r1, [lr], #4
 8005854:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005858:	f8be 1000 	ldrh.w	r1, [lr]
 800585c:	0c12      	lsrs	r2, r2, #16
 800585e:	fb09 1102 	mla	r1, r9, r2, r1
 8005862:	4567      	cmp	r7, ip
 8005864:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8005868:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800586c:	d8e6      	bhi.n	800583c <__multiply+0x108>
 800586e:	9a01      	ldr	r2, [sp, #4]
 8005870:	50a9      	str	r1, [r5, r2]
 8005872:	3504      	adds	r5, #4
 8005874:	e79b      	b.n	80057ae <__multiply+0x7a>
 8005876:	3e01      	subs	r6, #1
 8005878:	e79d      	b.n	80057b6 <__multiply+0x82>
 800587a:	bf00      	nop
 800587c:	08006e43 	.word	0x08006e43
 8005880:	08006e54 	.word	0x08006e54

08005884 <__pow5mult>:
 8005884:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005888:	4615      	mov	r5, r2
 800588a:	f012 0203 	ands.w	r2, r2, #3
 800588e:	4606      	mov	r6, r0
 8005890:	460f      	mov	r7, r1
 8005892:	d007      	beq.n	80058a4 <__pow5mult+0x20>
 8005894:	4c25      	ldr	r4, [pc, #148]	; (800592c <__pow5mult+0xa8>)
 8005896:	3a01      	subs	r2, #1
 8005898:	2300      	movs	r3, #0
 800589a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800589e:	f7ff fe9f 	bl	80055e0 <__multadd>
 80058a2:	4607      	mov	r7, r0
 80058a4:	10ad      	asrs	r5, r5, #2
 80058a6:	d03d      	beq.n	8005924 <__pow5mult+0xa0>
 80058a8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80058aa:	b97c      	cbnz	r4, 80058cc <__pow5mult+0x48>
 80058ac:	2010      	movs	r0, #16
 80058ae:	f7ff fe11 	bl	80054d4 <malloc>
 80058b2:	4602      	mov	r2, r0
 80058b4:	6270      	str	r0, [r6, #36]	; 0x24
 80058b6:	b928      	cbnz	r0, 80058c4 <__pow5mult+0x40>
 80058b8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80058bc:	4b1c      	ldr	r3, [pc, #112]	; (8005930 <__pow5mult+0xac>)
 80058be:	481d      	ldr	r0, [pc, #116]	; (8005934 <__pow5mult+0xb0>)
 80058c0:	f000 fc0a 	bl	80060d8 <__assert_func>
 80058c4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80058c8:	6004      	str	r4, [r0, #0]
 80058ca:	60c4      	str	r4, [r0, #12]
 80058cc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80058d0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80058d4:	b94c      	cbnz	r4, 80058ea <__pow5mult+0x66>
 80058d6:	f240 2171 	movw	r1, #625	; 0x271
 80058da:	4630      	mov	r0, r6
 80058dc:	f7ff ff14 	bl	8005708 <__i2b>
 80058e0:	2300      	movs	r3, #0
 80058e2:	4604      	mov	r4, r0
 80058e4:	f8c8 0008 	str.w	r0, [r8, #8]
 80058e8:	6003      	str	r3, [r0, #0]
 80058ea:	f04f 0900 	mov.w	r9, #0
 80058ee:	07eb      	lsls	r3, r5, #31
 80058f0:	d50a      	bpl.n	8005908 <__pow5mult+0x84>
 80058f2:	4639      	mov	r1, r7
 80058f4:	4622      	mov	r2, r4
 80058f6:	4630      	mov	r0, r6
 80058f8:	f7ff ff1c 	bl	8005734 <__multiply>
 80058fc:	4680      	mov	r8, r0
 80058fe:	4639      	mov	r1, r7
 8005900:	4630      	mov	r0, r6
 8005902:	f7ff fe4b 	bl	800559c <_Bfree>
 8005906:	4647      	mov	r7, r8
 8005908:	106d      	asrs	r5, r5, #1
 800590a:	d00b      	beq.n	8005924 <__pow5mult+0xa0>
 800590c:	6820      	ldr	r0, [r4, #0]
 800590e:	b938      	cbnz	r0, 8005920 <__pow5mult+0x9c>
 8005910:	4622      	mov	r2, r4
 8005912:	4621      	mov	r1, r4
 8005914:	4630      	mov	r0, r6
 8005916:	f7ff ff0d 	bl	8005734 <__multiply>
 800591a:	6020      	str	r0, [r4, #0]
 800591c:	f8c0 9000 	str.w	r9, [r0]
 8005920:	4604      	mov	r4, r0
 8005922:	e7e4      	b.n	80058ee <__pow5mult+0x6a>
 8005924:	4638      	mov	r0, r7
 8005926:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800592a:	bf00      	nop
 800592c:	08006fa0 	.word	0x08006fa0
 8005930:	08006dd1 	.word	0x08006dd1
 8005934:	08006e54 	.word	0x08006e54

08005938 <__lshift>:
 8005938:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800593c:	460c      	mov	r4, r1
 800593e:	4607      	mov	r7, r0
 8005940:	4691      	mov	r9, r2
 8005942:	6923      	ldr	r3, [r4, #16]
 8005944:	6849      	ldr	r1, [r1, #4]
 8005946:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800594a:	68a3      	ldr	r3, [r4, #8]
 800594c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005950:	f108 0601 	add.w	r6, r8, #1
 8005954:	42b3      	cmp	r3, r6
 8005956:	db0b      	blt.n	8005970 <__lshift+0x38>
 8005958:	4638      	mov	r0, r7
 800595a:	f7ff fddf 	bl	800551c <_Balloc>
 800595e:	4605      	mov	r5, r0
 8005960:	b948      	cbnz	r0, 8005976 <__lshift+0x3e>
 8005962:	4602      	mov	r2, r0
 8005964:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005968:	4b29      	ldr	r3, [pc, #164]	; (8005a10 <__lshift+0xd8>)
 800596a:	482a      	ldr	r0, [pc, #168]	; (8005a14 <__lshift+0xdc>)
 800596c:	f000 fbb4 	bl	80060d8 <__assert_func>
 8005970:	3101      	adds	r1, #1
 8005972:	005b      	lsls	r3, r3, #1
 8005974:	e7ee      	b.n	8005954 <__lshift+0x1c>
 8005976:	2300      	movs	r3, #0
 8005978:	f100 0114 	add.w	r1, r0, #20
 800597c:	f100 0210 	add.w	r2, r0, #16
 8005980:	4618      	mov	r0, r3
 8005982:	4553      	cmp	r3, sl
 8005984:	db37      	blt.n	80059f6 <__lshift+0xbe>
 8005986:	6920      	ldr	r0, [r4, #16]
 8005988:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800598c:	f104 0314 	add.w	r3, r4, #20
 8005990:	f019 091f 	ands.w	r9, r9, #31
 8005994:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005998:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800599c:	d02f      	beq.n	80059fe <__lshift+0xc6>
 800599e:	468a      	mov	sl, r1
 80059a0:	f04f 0c00 	mov.w	ip, #0
 80059a4:	f1c9 0e20 	rsb	lr, r9, #32
 80059a8:	681a      	ldr	r2, [r3, #0]
 80059aa:	fa02 f209 	lsl.w	r2, r2, r9
 80059ae:	ea42 020c 	orr.w	r2, r2, ip
 80059b2:	f84a 2b04 	str.w	r2, [sl], #4
 80059b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80059ba:	4298      	cmp	r0, r3
 80059bc:	fa22 fc0e 	lsr.w	ip, r2, lr
 80059c0:	d8f2      	bhi.n	80059a8 <__lshift+0x70>
 80059c2:	1b03      	subs	r3, r0, r4
 80059c4:	3b15      	subs	r3, #21
 80059c6:	f023 0303 	bic.w	r3, r3, #3
 80059ca:	3304      	adds	r3, #4
 80059cc:	f104 0215 	add.w	r2, r4, #21
 80059d0:	4290      	cmp	r0, r2
 80059d2:	bf38      	it	cc
 80059d4:	2304      	movcc	r3, #4
 80059d6:	f841 c003 	str.w	ip, [r1, r3]
 80059da:	f1bc 0f00 	cmp.w	ip, #0
 80059de:	d001      	beq.n	80059e4 <__lshift+0xac>
 80059e0:	f108 0602 	add.w	r6, r8, #2
 80059e4:	3e01      	subs	r6, #1
 80059e6:	4638      	mov	r0, r7
 80059e8:	4621      	mov	r1, r4
 80059ea:	612e      	str	r6, [r5, #16]
 80059ec:	f7ff fdd6 	bl	800559c <_Bfree>
 80059f0:	4628      	mov	r0, r5
 80059f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059f6:	f842 0f04 	str.w	r0, [r2, #4]!
 80059fa:	3301      	adds	r3, #1
 80059fc:	e7c1      	b.n	8005982 <__lshift+0x4a>
 80059fe:	3904      	subs	r1, #4
 8005a00:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a04:	4298      	cmp	r0, r3
 8005a06:	f841 2f04 	str.w	r2, [r1, #4]!
 8005a0a:	d8f9      	bhi.n	8005a00 <__lshift+0xc8>
 8005a0c:	e7ea      	b.n	80059e4 <__lshift+0xac>
 8005a0e:	bf00      	nop
 8005a10:	08006e43 	.word	0x08006e43
 8005a14:	08006e54 	.word	0x08006e54

08005a18 <__mcmp>:
 8005a18:	4603      	mov	r3, r0
 8005a1a:	690a      	ldr	r2, [r1, #16]
 8005a1c:	6900      	ldr	r0, [r0, #16]
 8005a1e:	b530      	push	{r4, r5, lr}
 8005a20:	1a80      	subs	r0, r0, r2
 8005a22:	d10d      	bne.n	8005a40 <__mcmp+0x28>
 8005a24:	3314      	adds	r3, #20
 8005a26:	3114      	adds	r1, #20
 8005a28:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005a2c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005a30:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005a34:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005a38:	4295      	cmp	r5, r2
 8005a3a:	d002      	beq.n	8005a42 <__mcmp+0x2a>
 8005a3c:	d304      	bcc.n	8005a48 <__mcmp+0x30>
 8005a3e:	2001      	movs	r0, #1
 8005a40:	bd30      	pop	{r4, r5, pc}
 8005a42:	42a3      	cmp	r3, r4
 8005a44:	d3f4      	bcc.n	8005a30 <__mcmp+0x18>
 8005a46:	e7fb      	b.n	8005a40 <__mcmp+0x28>
 8005a48:	f04f 30ff 	mov.w	r0, #4294967295
 8005a4c:	e7f8      	b.n	8005a40 <__mcmp+0x28>
	...

08005a50 <__mdiff>:
 8005a50:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a54:	460d      	mov	r5, r1
 8005a56:	4607      	mov	r7, r0
 8005a58:	4611      	mov	r1, r2
 8005a5a:	4628      	mov	r0, r5
 8005a5c:	4614      	mov	r4, r2
 8005a5e:	f7ff ffdb 	bl	8005a18 <__mcmp>
 8005a62:	1e06      	subs	r6, r0, #0
 8005a64:	d111      	bne.n	8005a8a <__mdiff+0x3a>
 8005a66:	4631      	mov	r1, r6
 8005a68:	4638      	mov	r0, r7
 8005a6a:	f7ff fd57 	bl	800551c <_Balloc>
 8005a6e:	4602      	mov	r2, r0
 8005a70:	b928      	cbnz	r0, 8005a7e <__mdiff+0x2e>
 8005a72:	f240 2132 	movw	r1, #562	; 0x232
 8005a76:	4b3a      	ldr	r3, [pc, #232]	; (8005b60 <__mdiff+0x110>)
 8005a78:	483a      	ldr	r0, [pc, #232]	; (8005b64 <__mdiff+0x114>)
 8005a7a:	f000 fb2d 	bl	80060d8 <__assert_func>
 8005a7e:	2301      	movs	r3, #1
 8005a80:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8005a84:	4610      	mov	r0, r2
 8005a86:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a8a:	bfa4      	itt	ge
 8005a8c:	4623      	movge	r3, r4
 8005a8e:	462c      	movge	r4, r5
 8005a90:	4638      	mov	r0, r7
 8005a92:	6861      	ldr	r1, [r4, #4]
 8005a94:	bfa6      	itte	ge
 8005a96:	461d      	movge	r5, r3
 8005a98:	2600      	movge	r6, #0
 8005a9a:	2601      	movlt	r6, #1
 8005a9c:	f7ff fd3e 	bl	800551c <_Balloc>
 8005aa0:	4602      	mov	r2, r0
 8005aa2:	b918      	cbnz	r0, 8005aac <__mdiff+0x5c>
 8005aa4:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005aa8:	4b2d      	ldr	r3, [pc, #180]	; (8005b60 <__mdiff+0x110>)
 8005aaa:	e7e5      	b.n	8005a78 <__mdiff+0x28>
 8005aac:	f102 0814 	add.w	r8, r2, #20
 8005ab0:	46c2      	mov	sl, r8
 8005ab2:	f04f 0c00 	mov.w	ip, #0
 8005ab6:	6927      	ldr	r7, [r4, #16]
 8005ab8:	60c6      	str	r6, [r0, #12]
 8005aba:	692e      	ldr	r6, [r5, #16]
 8005abc:	f104 0014 	add.w	r0, r4, #20
 8005ac0:	f105 0914 	add.w	r9, r5, #20
 8005ac4:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8005ac8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005acc:	3410      	adds	r4, #16
 8005ace:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8005ad2:	f859 3b04 	ldr.w	r3, [r9], #4
 8005ad6:	fa1f f18b 	uxth.w	r1, fp
 8005ada:	448c      	add	ip, r1
 8005adc:	b299      	uxth	r1, r3
 8005ade:	0c1b      	lsrs	r3, r3, #16
 8005ae0:	ebac 0101 	sub.w	r1, ip, r1
 8005ae4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005ae8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8005aec:	b289      	uxth	r1, r1
 8005aee:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8005af2:	454e      	cmp	r6, r9
 8005af4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8005af8:	f84a 3b04 	str.w	r3, [sl], #4
 8005afc:	d8e7      	bhi.n	8005ace <__mdiff+0x7e>
 8005afe:	1b73      	subs	r3, r6, r5
 8005b00:	3b15      	subs	r3, #21
 8005b02:	f023 0303 	bic.w	r3, r3, #3
 8005b06:	3515      	adds	r5, #21
 8005b08:	3304      	adds	r3, #4
 8005b0a:	42ae      	cmp	r6, r5
 8005b0c:	bf38      	it	cc
 8005b0e:	2304      	movcc	r3, #4
 8005b10:	4418      	add	r0, r3
 8005b12:	4443      	add	r3, r8
 8005b14:	461e      	mov	r6, r3
 8005b16:	4605      	mov	r5, r0
 8005b18:	4575      	cmp	r5, lr
 8005b1a:	d30e      	bcc.n	8005b3a <__mdiff+0xea>
 8005b1c:	f10e 0103 	add.w	r1, lr, #3
 8005b20:	1a09      	subs	r1, r1, r0
 8005b22:	f021 0103 	bic.w	r1, r1, #3
 8005b26:	3803      	subs	r0, #3
 8005b28:	4586      	cmp	lr, r0
 8005b2a:	bf38      	it	cc
 8005b2c:	2100      	movcc	r1, #0
 8005b2e:	4419      	add	r1, r3
 8005b30:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8005b34:	b18b      	cbz	r3, 8005b5a <__mdiff+0x10a>
 8005b36:	6117      	str	r7, [r2, #16]
 8005b38:	e7a4      	b.n	8005a84 <__mdiff+0x34>
 8005b3a:	f855 8b04 	ldr.w	r8, [r5], #4
 8005b3e:	fa1f f188 	uxth.w	r1, r8
 8005b42:	4461      	add	r1, ip
 8005b44:	140c      	asrs	r4, r1, #16
 8005b46:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8005b4a:	b289      	uxth	r1, r1
 8005b4c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8005b50:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8005b54:	f846 1b04 	str.w	r1, [r6], #4
 8005b58:	e7de      	b.n	8005b18 <__mdiff+0xc8>
 8005b5a:	3f01      	subs	r7, #1
 8005b5c:	e7e8      	b.n	8005b30 <__mdiff+0xe0>
 8005b5e:	bf00      	nop
 8005b60:	08006e43 	.word	0x08006e43
 8005b64:	08006e54 	.word	0x08006e54

08005b68 <__d2b>:
 8005b68:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8005b6c:	2101      	movs	r1, #1
 8005b6e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8005b72:	4690      	mov	r8, r2
 8005b74:	461d      	mov	r5, r3
 8005b76:	f7ff fcd1 	bl	800551c <_Balloc>
 8005b7a:	4604      	mov	r4, r0
 8005b7c:	b930      	cbnz	r0, 8005b8c <__d2b+0x24>
 8005b7e:	4602      	mov	r2, r0
 8005b80:	f240 310a 	movw	r1, #778	; 0x30a
 8005b84:	4b24      	ldr	r3, [pc, #144]	; (8005c18 <__d2b+0xb0>)
 8005b86:	4825      	ldr	r0, [pc, #148]	; (8005c1c <__d2b+0xb4>)
 8005b88:	f000 faa6 	bl	80060d8 <__assert_func>
 8005b8c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8005b90:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8005b94:	bb2d      	cbnz	r5, 8005be2 <__d2b+0x7a>
 8005b96:	9301      	str	r3, [sp, #4]
 8005b98:	f1b8 0300 	subs.w	r3, r8, #0
 8005b9c:	d026      	beq.n	8005bec <__d2b+0x84>
 8005b9e:	4668      	mov	r0, sp
 8005ba0:	9300      	str	r3, [sp, #0]
 8005ba2:	f7ff fd83 	bl	80056ac <__lo0bits>
 8005ba6:	9900      	ldr	r1, [sp, #0]
 8005ba8:	b1f0      	cbz	r0, 8005be8 <__d2b+0x80>
 8005baa:	9a01      	ldr	r2, [sp, #4]
 8005bac:	f1c0 0320 	rsb	r3, r0, #32
 8005bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8005bb4:	430b      	orrs	r3, r1
 8005bb6:	40c2      	lsrs	r2, r0
 8005bb8:	6163      	str	r3, [r4, #20]
 8005bba:	9201      	str	r2, [sp, #4]
 8005bbc:	9b01      	ldr	r3, [sp, #4]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	bf14      	ite	ne
 8005bc2:	2102      	movne	r1, #2
 8005bc4:	2101      	moveq	r1, #1
 8005bc6:	61a3      	str	r3, [r4, #24]
 8005bc8:	6121      	str	r1, [r4, #16]
 8005bca:	b1c5      	cbz	r5, 8005bfe <__d2b+0x96>
 8005bcc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005bd0:	4405      	add	r5, r0
 8005bd2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005bd6:	603d      	str	r5, [r7, #0]
 8005bd8:	6030      	str	r0, [r6, #0]
 8005bda:	4620      	mov	r0, r4
 8005bdc:	b002      	add	sp, #8
 8005bde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005be2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005be6:	e7d6      	b.n	8005b96 <__d2b+0x2e>
 8005be8:	6161      	str	r1, [r4, #20]
 8005bea:	e7e7      	b.n	8005bbc <__d2b+0x54>
 8005bec:	a801      	add	r0, sp, #4
 8005bee:	f7ff fd5d 	bl	80056ac <__lo0bits>
 8005bf2:	2101      	movs	r1, #1
 8005bf4:	9b01      	ldr	r3, [sp, #4]
 8005bf6:	6121      	str	r1, [r4, #16]
 8005bf8:	6163      	str	r3, [r4, #20]
 8005bfa:	3020      	adds	r0, #32
 8005bfc:	e7e5      	b.n	8005bca <__d2b+0x62>
 8005bfe:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8005c02:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005c06:	6038      	str	r0, [r7, #0]
 8005c08:	6918      	ldr	r0, [r3, #16]
 8005c0a:	f7ff fd2f 	bl	800566c <__hi0bits>
 8005c0e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8005c12:	6031      	str	r1, [r6, #0]
 8005c14:	e7e1      	b.n	8005bda <__d2b+0x72>
 8005c16:	bf00      	nop
 8005c18:	08006e43 	.word	0x08006e43
 8005c1c:	08006e54 	.word	0x08006e54

08005c20 <_calloc_r>:
 8005c20:	b570      	push	{r4, r5, r6, lr}
 8005c22:	fba1 5402 	umull	r5, r4, r1, r2
 8005c26:	b934      	cbnz	r4, 8005c36 <_calloc_r+0x16>
 8005c28:	4629      	mov	r1, r5
 8005c2a:	f000 f875 	bl	8005d18 <_malloc_r>
 8005c2e:	4606      	mov	r6, r0
 8005c30:	b928      	cbnz	r0, 8005c3e <_calloc_r+0x1e>
 8005c32:	4630      	mov	r0, r6
 8005c34:	bd70      	pop	{r4, r5, r6, pc}
 8005c36:	220c      	movs	r2, #12
 8005c38:	2600      	movs	r6, #0
 8005c3a:	6002      	str	r2, [r0, #0]
 8005c3c:	e7f9      	b.n	8005c32 <_calloc_r+0x12>
 8005c3e:	462a      	mov	r2, r5
 8005c40:	4621      	mov	r1, r4
 8005c42:	f7fe f93f 	bl	8003ec4 <memset>
 8005c46:	e7f4      	b.n	8005c32 <_calloc_r+0x12>

08005c48 <_free_r>:
 8005c48:	b538      	push	{r3, r4, r5, lr}
 8005c4a:	4605      	mov	r5, r0
 8005c4c:	2900      	cmp	r1, #0
 8005c4e:	d040      	beq.n	8005cd2 <_free_r+0x8a>
 8005c50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c54:	1f0c      	subs	r4, r1, #4
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	bfb8      	it	lt
 8005c5a:	18e4      	addlt	r4, r4, r3
 8005c5c:	f000 fa98 	bl	8006190 <__malloc_lock>
 8005c60:	4a1c      	ldr	r2, [pc, #112]	; (8005cd4 <_free_r+0x8c>)
 8005c62:	6813      	ldr	r3, [r2, #0]
 8005c64:	b933      	cbnz	r3, 8005c74 <_free_r+0x2c>
 8005c66:	6063      	str	r3, [r4, #4]
 8005c68:	6014      	str	r4, [r2, #0]
 8005c6a:	4628      	mov	r0, r5
 8005c6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005c70:	f000 ba94 	b.w	800619c <__malloc_unlock>
 8005c74:	42a3      	cmp	r3, r4
 8005c76:	d908      	bls.n	8005c8a <_free_r+0x42>
 8005c78:	6820      	ldr	r0, [r4, #0]
 8005c7a:	1821      	adds	r1, r4, r0
 8005c7c:	428b      	cmp	r3, r1
 8005c7e:	bf01      	itttt	eq
 8005c80:	6819      	ldreq	r1, [r3, #0]
 8005c82:	685b      	ldreq	r3, [r3, #4]
 8005c84:	1809      	addeq	r1, r1, r0
 8005c86:	6021      	streq	r1, [r4, #0]
 8005c88:	e7ed      	b.n	8005c66 <_free_r+0x1e>
 8005c8a:	461a      	mov	r2, r3
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	b10b      	cbz	r3, 8005c94 <_free_r+0x4c>
 8005c90:	42a3      	cmp	r3, r4
 8005c92:	d9fa      	bls.n	8005c8a <_free_r+0x42>
 8005c94:	6811      	ldr	r1, [r2, #0]
 8005c96:	1850      	adds	r0, r2, r1
 8005c98:	42a0      	cmp	r0, r4
 8005c9a:	d10b      	bne.n	8005cb4 <_free_r+0x6c>
 8005c9c:	6820      	ldr	r0, [r4, #0]
 8005c9e:	4401      	add	r1, r0
 8005ca0:	1850      	adds	r0, r2, r1
 8005ca2:	4283      	cmp	r3, r0
 8005ca4:	6011      	str	r1, [r2, #0]
 8005ca6:	d1e0      	bne.n	8005c6a <_free_r+0x22>
 8005ca8:	6818      	ldr	r0, [r3, #0]
 8005caa:	685b      	ldr	r3, [r3, #4]
 8005cac:	4401      	add	r1, r0
 8005cae:	6011      	str	r1, [r2, #0]
 8005cb0:	6053      	str	r3, [r2, #4]
 8005cb2:	e7da      	b.n	8005c6a <_free_r+0x22>
 8005cb4:	d902      	bls.n	8005cbc <_free_r+0x74>
 8005cb6:	230c      	movs	r3, #12
 8005cb8:	602b      	str	r3, [r5, #0]
 8005cba:	e7d6      	b.n	8005c6a <_free_r+0x22>
 8005cbc:	6820      	ldr	r0, [r4, #0]
 8005cbe:	1821      	adds	r1, r4, r0
 8005cc0:	428b      	cmp	r3, r1
 8005cc2:	bf01      	itttt	eq
 8005cc4:	6819      	ldreq	r1, [r3, #0]
 8005cc6:	685b      	ldreq	r3, [r3, #4]
 8005cc8:	1809      	addeq	r1, r1, r0
 8005cca:	6021      	streq	r1, [r4, #0]
 8005ccc:	6063      	str	r3, [r4, #4]
 8005cce:	6054      	str	r4, [r2, #4]
 8005cd0:	e7cb      	b.n	8005c6a <_free_r+0x22>
 8005cd2:	bd38      	pop	{r3, r4, r5, pc}
 8005cd4:	2000036c 	.word	0x2000036c

08005cd8 <sbrk_aligned>:
 8005cd8:	b570      	push	{r4, r5, r6, lr}
 8005cda:	4e0e      	ldr	r6, [pc, #56]	; (8005d14 <sbrk_aligned+0x3c>)
 8005cdc:	460c      	mov	r4, r1
 8005cde:	6831      	ldr	r1, [r6, #0]
 8005ce0:	4605      	mov	r5, r0
 8005ce2:	b911      	cbnz	r1, 8005cea <sbrk_aligned+0x12>
 8005ce4:	f000 f9e8 	bl	80060b8 <_sbrk_r>
 8005ce8:	6030      	str	r0, [r6, #0]
 8005cea:	4621      	mov	r1, r4
 8005cec:	4628      	mov	r0, r5
 8005cee:	f000 f9e3 	bl	80060b8 <_sbrk_r>
 8005cf2:	1c43      	adds	r3, r0, #1
 8005cf4:	d00a      	beq.n	8005d0c <sbrk_aligned+0x34>
 8005cf6:	1cc4      	adds	r4, r0, #3
 8005cf8:	f024 0403 	bic.w	r4, r4, #3
 8005cfc:	42a0      	cmp	r0, r4
 8005cfe:	d007      	beq.n	8005d10 <sbrk_aligned+0x38>
 8005d00:	1a21      	subs	r1, r4, r0
 8005d02:	4628      	mov	r0, r5
 8005d04:	f000 f9d8 	bl	80060b8 <_sbrk_r>
 8005d08:	3001      	adds	r0, #1
 8005d0a:	d101      	bne.n	8005d10 <sbrk_aligned+0x38>
 8005d0c:	f04f 34ff 	mov.w	r4, #4294967295
 8005d10:	4620      	mov	r0, r4
 8005d12:	bd70      	pop	{r4, r5, r6, pc}
 8005d14:	20000370 	.word	0x20000370

08005d18 <_malloc_r>:
 8005d18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d1c:	1ccd      	adds	r5, r1, #3
 8005d1e:	f025 0503 	bic.w	r5, r5, #3
 8005d22:	3508      	adds	r5, #8
 8005d24:	2d0c      	cmp	r5, #12
 8005d26:	bf38      	it	cc
 8005d28:	250c      	movcc	r5, #12
 8005d2a:	2d00      	cmp	r5, #0
 8005d2c:	4607      	mov	r7, r0
 8005d2e:	db01      	blt.n	8005d34 <_malloc_r+0x1c>
 8005d30:	42a9      	cmp	r1, r5
 8005d32:	d905      	bls.n	8005d40 <_malloc_r+0x28>
 8005d34:	230c      	movs	r3, #12
 8005d36:	2600      	movs	r6, #0
 8005d38:	603b      	str	r3, [r7, #0]
 8005d3a:	4630      	mov	r0, r6
 8005d3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d40:	4e2e      	ldr	r6, [pc, #184]	; (8005dfc <_malloc_r+0xe4>)
 8005d42:	f000 fa25 	bl	8006190 <__malloc_lock>
 8005d46:	6833      	ldr	r3, [r6, #0]
 8005d48:	461c      	mov	r4, r3
 8005d4a:	bb34      	cbnz	r4, 8005d9a <_malloc_r+0x82>
 8005d4c:	4629      	mov	r1, r5
 8005d4e:	4638      	mov	r0, r7
 8005d50:	f7ff ffc2 	bl	8005cd8 <sbrk_aligned>
 8005d54:	1c43      	adds	r3, r0, #1
 8005d56:	4604      	mov	r4, r0
 8005d58:	d14d      	bne.n	8005df6 <_malloc_r+0xde>
 8005d5a:	6834      	ldr	r4, [r6, #0]
 8005d5c:	4626      	mov	r6, r4
 8005d5e:	2e00      	cmp	r6, #0
 8005d60:	d140      	bne.n	8005de4 <_malloc_r+0xcc>
 8005d62:	6823      	ldr	r3, [r4, #0]
 8005d64:	4631      	mov	r1, r6
 8005d66:	4638      	mov	r0, r7
 8005d68:	eb04 0803 	add.w	r8, r4, r3
 8005d6c:	f000 f9a4 	bl	80060b8 <_sbrk_r>
 8005d70:	4580      	cmp	r8, r0
 8005d72:	d13a      	bne.n	8005dea <_malloc_r+0xd2>
 8005d74:	6821      	ldr	r1, [r4, #0]
 8005d76:	3503      	adds	r5, #3
 8005d78:	1a6d      	subs	r5, r5, r1
 8005d7a:	f025 0503 	bic.w	r5, r5, #3
 8005d7e:	3508      	adds	r5, #8
 8005d80:	2d0c      	cmp	r5, #12
 8005d82:	bf38      	it	cc
 8005d84:	250c      	movcc	r5, #12
 8005d86:	4638      	mov	r0, r7
 8005d88:	4629      	mov	r1, r5
 8005d8a:	f7ff ffa5 	bl	8005cd8 <sbrk_aligned>
 8005d8e:	3001      	adds	r0, #1
 8005d90:	d02b      	beq.n	8005dea <_malloc_r+0xd2>
 8005d92:	6823      	ldr	r3, [r4, #0]
 8005d94:	442b      	add	r3, r5
 8005d96:	6023      	str	r3, [r4, #0]
 8005d98:	e00e      	b.n	8005db8 <_malloc_r+0xa0>
 8005d9a:	6822      	ldr	r2, [r4, #0]
 8005d9c:	1b52      	subs	r2, r2, r5
 8005d9e:	d41e      	bmi.n	8005dde <_malloc_r+0xc6>
 8005da0:	2a0b      	cmp	r2, #11
 8005da2:	d916      	bls.n	8005dd2 <_malloc_r+0xba>
 8005da4:	1961      	adds	r1, r4, r5
 8005da6:	42a3      	cmp	r3, r4
 8005da8:	6025      	str	r5, [r4, #0]
 8005daa:	bf18      	it	ne
 8005dac:	6059      	strne	r1, [r3, #4]
 8005dae:	6863      	ldr	r3, [r4, #4]
 8005db0:	bf08      	it	eq
 8005db2:	6031      	streq	r1, [r6, #0]
 8005db4:	5162      	str	r2, [r4, r5]
 8005db6:	604b      	str	r3, [r1, #4]
 8005db8:	4638      	mov	r0, r7
 8005dba:	f104 060b 	add.w	r6, r4, #11
 8005dbe:	f000 f9ed 	bl	800619c <__malloc_unlock>
 8005dc2:	f026 0607 	bic.w	r6, r6, #7
 8005dc6:	1d23      	adds	r3, r4, #4
 8005dc8:	1af2      	subs	r2, r6, r3
 8005dca:	d0b6      	beq.n	8005d3a <_malloc_r+0x22>
 8005dcc:	1b9b      	subs	r3, r3, r6
 8005dce:	50a3      	str	r3, [r4, r2]
 8005dd0:	e7b3      	b.n	8005d3a <_malloc_r+0x22>
 8005dd2:	6862      	ldr	r2, [r4, #4]
 8005dd4:	42a3      	cmp	r3, r4
 8005dd6:	bf0c      	ite	eq
 8005dd8:	6032      	streq	r2, [r6, #0]
 8005dda:	605a      	strne	r2, [r3, #4]
 8005ddc:	e7ec      	b.n	8005db8 <_malloc_r+0xa0>
 8005dde:	4623      	mov	r3, r4
 8005de0:	6864      	ldr	r4, [r4, #4]
 8005de2:	e7b2      	b.n	8005d4a <_malloc_r+0x32>
 8005de4:	4634      	mov	r4, r6
 8005de6:	6876      	ldr	r6, [r6, #4]
 8005de8:	e7b9      	b.n	8005d5e <_malloc_r+0x46>
 8005dea:	230c      	movs	r3, #12
 8005dec:	4638      	mov	r0, r7
 8005dee:	603b      	str	r3, [r7, #0]
 8005df0:	f000 f9d4 	bl	800619c <__malloc_unlock>
 8005df4:	e7a1      	b.n	8005d3a <_malloc_r+0x22>
 8005df6:	6025      	str	r5, [r4, #0]
 8005df8:	e7de      	b.n	8005db8 <_malloc_r+0xa0>
 8005dfa:	bf00      	nop
 8005dfc:	2000036c 	.word	0x2000036c

08005e00 <__ssputs_r>:
 8005e00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e04:	688e      	ldr	r6, [r1, #8]
 8005e06:	4682      	mov	sl, r0
 8005e08:	429e      	cmp	r6, r3
 8005e0a:	460c      	mov	r4, r1
 8005e0c:	4690      	mov	r8, r2
 8005e0e:	461f      	mov	r7, r3
 8005e10:	d838      	bhi.n	8005e84 <__ssputs_r+0x84>
 8005e12:	898a      	ldrh	r2, [r1, #12]
 8005e14:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005e18:	d032      	beq.n	8005e80 <__ssputs_r+0x80>
 8005e1a:	6825      	ldr	r5, [r4, #0]
 8005e1c:	6909      	ldr	r1, [r1, #16]
 8005e1e:	3301      	adds	r3, #1
 8005e20:	eba5 0901 	sub.w	r9, r5, r1
 8005e24:	6965      	ldr	r5, [r4, #20]
 8005e26:	444b      	add	r3, r9
 8005e28:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005e2c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005e30:	106d      	asrs	r5, r5, #1
 8005e32:	429d      	cmp	r5, r3
 8005e34:	bf38      	it	cc
 8005e36:	461d      	movcc	r5, r3
 8005e38:	0553      	lsls	r3, r2, #21
 8005e3a:	d531      	bpl.n	8005ea0 <__ssputs_r+0xa0>
 8005e3c:	4629      	mov	r1, r5
 8005e3e:	f7ff ff6b 	bl	8005d18 <_malloc_r>
 8005e42:	4606      	mov	r6, r0
 8005e44:	b950      	cbnz	r0, 8005e5c <__ssputs_r+0x5c>
 8005e46:	230c      	movs	r3, #12
 8005e48:	f04f 30ff 	mov.w	r0, #4294967295
 8005e4c:	f8ca 3000 	str.w	r3, [sl]
 8005e50:	89a3      	ldrh	r3, [r4, #12]
 8005e52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005e56:	81a3      	strh	r3, [r4, #12]
 8005e58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e5c:	464a      	mov	r2, r9
 8005e5e:	6921      	ldr	r1, [r4, #16]
 8005e60:	f7ff fb4e 	bl	8005500 <memcpy>
 8005e64:	89a3      	ldrh	r3, [r4, #12]
 8005e66:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005e6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e6e:	81a3      	strh	r3, [r4, #12]
 8005e70:	6126      	str	r6, [r4, #16]
 8005e72:	444e      	add	r6, r9
 8005e74:	6026      	str	r6, [r4, #0]
 8005e76:	463e      	mov	r6, r7
 8005e78:	6165      	str	r5, [r4, #20]
 8005e7a:	eba5 0509 	sub.w	r5, r5, r9
 8005e7e:	60a5      	str	r5, [r4, #8]
 8005e80:	42be      	cmp	r6, r7
 8005e82:	d900      	bls.n	8005e86 <__ssputs_r+0x86>
 8005e84:	463e      	mov	r6, r7
 8005e86:	4632      	mov	r2, r6
 8005e88:	4641      	mov	r1, r8
 8005e8a:	6820      	ldr	r0, [r4, #0]
 8005e8c:	f000 f966 	bl	800615c <memmove>
 8005e90:	68a3      	ldr	r3, [r4, #8]
 8005e92:	2000      	movs	r0, #0
 8005e94:	1b9b      	subs	r3, r3, r6
 8005e96:	60a3      	str	r3, [r4, #8]
 8005e98:	6823      	ldr	r3, [r4, #0]
 8005e9a:	4433      	add	r3, r6
 8005e9c:	6023      	str	r3, [r4, #0]
 8005e9e:	e7db      	b.n	8005e58 <__ssputs_r+0x58>
 8005ea0:	462a      	mov	r2, r5
 8005ea2:	f000 f981 	bl	80061a8 <_realloc_r>
 8005ea6:	4606      	mov	r6, r0
 8005ea8:	2800      	cmp	r0, #0
 8005eaa:	d1e1      	bne.n	8005e70 <__ssputs_r+0x70>
 8005eac:	4650      	mov	r0, sl
 8005eae:	6921      	ldr	r1, [r4, #16]
 8005eb0:	f7ff feca 	bl	8005c48 <_free_r>
 8005eb4:	e7c7      	b.n	8005e46 <__ssputs_r+0x46>
	...

08005eb8 <_svfiprintf_r>:
 8005eb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ebc:	4698      	mov	r8, r3
 8005ebe:	898b      	ldrh	r3, [r1, #12]
 8005ec0:	4607      	mov	r7, r0
 8005ec2:	061b      	lsls	r3, r3, #24
 8005ec4:	460d      	mov	r5, r1
 8005ec6:	4614      	mov	r4, r2
 8005ec8:	b09d      	sub	sp, #116	; 0x74
 8005eca:	d50e      	bpl.n	8005eea <_svfiprintf_r+0x32>
 8005ecc:	690b      	ldr	r3, [r1, #16]
 8005ece:	b963      	cbnz	r3, 8005eea <_svfiprintf_r+0x32>
 8005ed0:	2140      	movs	r1, #64	; 0x40
 8005ed2:	f7ff ff21 	bl	8005d18 <_malloc_r>
 8005ed6:	6028      	str	r0, [r5, #0]
 8005ed8:	6128      	str	r0, [r5, #16]
 8005eda:	b920      	cbnz	r0, 8005ee6 <_svfiprintf_r+0x2e>
 8005edc:	230c      	movs	r3, #12
 8005ede:	603b      	str	r3, [r7, #0]
 8005ee0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ee4:	e0d1      	b.n	800608a <_svfiprintf_r+0x1d2>
 8005ee6:	2340      	movs	r3, #64	; 0x40
 8005ee8:	616b      	str	r3, [r5, #20]
 8005eea:	2300      	movs	r3, #0
 8005eec:	9309      	str	r3, [sp, #36]	; 0x24
 8005eee:	2320      	movs	r3, #32
 8005ef0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005ef4:	2330      	movs	r3, #48	; 0x30
 8005ef6:	f04f 0901 	mov.w	r9, #1
 8005efa:	f8cd 800c 	str.w	r8, [sp, #12]
 8005efe:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80060a4 <_svfiprintf_r+0x1ec>
 8005f02:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005f06:	4623      	mov	r3, r4
 8005f08:	469a      	mov	sl, r3
 8005f0a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005f0e:	b10a      	cbz	r2, 8005f14 <_svfiprintf_r+0x5c>
 8005f10:	2a25      	cmp	r2, #37	; 0x25
 8005f12:	d1f9      	bne.n	8005f08 <_svfiprintf_r+0x50>
 8005f14:	ebba 0b04 	subs.w	fp, sl, r4
 8005f18:	d00b      	beq.n	8005f32 <_svfiprintf_r+0x7a>
 8005f1a:	465b      	mov	r3, fp
 8005f1c:	4622      	mov	r2, r4
 8005f1e:	4629      	mov	r1, r5
 8005f20:	4638      	mov	r0, r7
 8005f22:	f7ff ff6d 	bl	8005e00 <__ssputs_r>
 8005f26:	3001      	adds	r0, #1
 8005f28:	f000 80aa 	beq.w	8006080 <_svfiprintf_r+0x1c8>
 8005f2c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005f2e:	445a      	add	r2, fp
 8005f30:	9209      	str	r2, [sp, #36]	; 0x24
 8005f32:	f89a 3000 	ldrb.w	r3, [sl]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	f000 80a2 	beq.w	8006080 <_svfiprintf_r+0x1c8>
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	f04f 32ff 	mov.w	r2, #4294967295
 8005f42:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005f46:	f10a 0a01 	add.w	sl, sl, #1
 8005f4a:	9304      	str	r3, [sp, #16]
 8005f4c:	9307      	str	r3, [sp, #28]
 8005f4e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005f52:	931a      	str	r3, [sp, #104]	; 0x68
 8005f54:	4654      	mov	r4, sl
 8005f56:	2205      	movs	r2, #5
 8005f58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f5c:	4851      	ldr	r0, [pc, #324]	; (80060a4 <_svfiprintf_r+0x1ec>)
 8005f5e:	f7ff fac1 	bl	80054e4 <memchr>
 8005f62:	9a04      	ldr	r2, [sp, #16]
 8005f64:	b9d8      	cbnz	r0, 8005f9e <_svfiprintf_r+0xe6>
 8005f66:	06d0      	lsls	r0, r2, #27
 8005f68:	bf44      	itt	mi
 8005f6a:	2320      	movmi	r3, #32
 8005f6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005f70:	0711      	lsls	r1, r2, #28
 8005f72:	bf44      	itt	mi
 8005f74:	232b      	movmi	r3, #43	; 0x2b
 8005f76:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005f7a:	f89a 3000 	ldrb.w	r3, [sl]
 8005f7e:	2b2a      	cmp	r3, #42	; 0x2a
 8005f80:	d015      	beq.n	8005fae <_svfiprintf_r+0xf6>
 8005f82:	4654      	mov	r4, sl
 8005f84:	2000      	movs	r0, #0
 8005f86:	f04f 0c0a 	mov.w	ip, #10
 8005f8a:	9a07      	ldr	r2, [sp, #28]
 8005f8c:	4621      	mov	r1, r4
 8005f8e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005f92:	3b30      	subs	r3, #48	; 0x30
 8005f94:	2b09      	cmp	r3, #9
 8005f96:	d94e      	bls.n	8006036 <_svfiprintf_r+0x17e>
 8005f98:	b1b0      	cbz	r0, 8005fc8 <_svfiprintf_r+0x110>
 8005f9a:	9207      	str	r2, [sp, #28]
 8005f9c:	e014      	b.n	8005fc8 <_svfiprintf_r+0x110>
 8005f9e:	eba0 0308 	sub.w	r3, r0, r8
 8005fa2:	fa09 f303 	lsl.w	r3, r9, r3
 8005fa6:	4313      	orrs	r3, r2
 8005fa8:	46a2      	mov	sl, r4
 8005faa:	9304      	str	r3, [sp, #16]
 8005fac:	e7d2      	b.n	8005f54 <_svfiprintf_r+0x9c>
 8005fae:	9b03      	ldr	r3, [sp, #12]
 8005fb0:	1d19      	adds	r1, r3, #4
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	9103      	str	r1, [sp, #12]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	bfbb      	ittet	lt
 8005fba:	425b      	neglt	r3, r3
 8005fbc:	f042 0202 	orrlt.w	r2, r2, #2
 8005fc0:	9307      	strge	r3, [sp, #28]
 8005fc2:	9307      	strlt	r3, [sp, #28]
 8005fc4:	bfb8      	it	lt
 8005fc6:	9204      	strlt	r2, [sp, #16]
 8005fc8:	7823      	ldrb	r3, [r4, #0]
 8005fca:	2b2e      	cmp	r3, #46	; 0x2e
 8005fcc:	d10c      	bne.n	8005fe8 <_svfiprintf_r+0x130>
 8005fce:	7863      	ldrb	r3, [r4, #1]
 8005fd0:	2b2a      	cmp	r3, #42	; 0x2a
 8005fd2:	d135      	bne.n	8006040 <_svfiprintf_r+0x188>
 8005fd4:	9b03      	ldr	r3, [sp, #12]
 8005fd6:	3402      	adds	r4, #2
 8005fd8:	1d1a      	adds	r2, r3, #4
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	9203      	str	r2, [sp, #12]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	bfb8      	it	lt
 8005fe2:	f04f 33ff 	movlt.w	r3, #4294967295
 8005fe6:	9305      	str	r3, [sp, #20]
 8005fe8:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80060a8 <_svfiprintf_r+0x1f0>
 8005fec:	2203      	movs	r2, #3
 8005fee:	4650      	mov	r0, sl
 8005ff0:	7821      	ldrb	r1, [r4, #0]
 8005ff2:	f7ff fa77 	bl	80054e4 <memchr>
 8005ff6:	b140      	cbz	r0, 800600a <_svfiprintf_r+0x152>
 8005ff8:	2340      	movs	r3, #64	; 0x40
 8005ffa:	eba0 000a 	sub.w	r0, r0, sl
 8005ffe:	fa03 f000 	lsl.w	r0, r3, r0
 8006002:	9b04      	ldr	r3, [sp, #16]
 8006004:	3401      	adds	r4, #1
 8006006:	4303      	orrs	r3, r0
 8006008:	9304      	str	r3, [sp, #16]
 800600a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800600e:	2206      	movs	r2, #6
 8006010:	4826      	ldr	r0, [pc, #152]	; (80060ac <_svfiprintf_r+0x1f4>)
 8006012:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006016:	f7ff fa65 	bl	80054e4 <memchr>
 800601a:	2800      	cmp	r0, #0
 800601c:	d038      	beq.n	8006090 <_svfiprintf_r+0x1d8>
 800601e:	4b24      	ldr	r3, [pc, #144]	; (80060b0 <_svfiprintf_r+0x1f8>)
 8006020:	bb1b      	cbnz	r3, 800606a <_svfiprintf_r+0x1b2>
 8006022:	9b03      	ldr	r3, [sp, #12]
 8006024:	3307      	adds	r3, #7
 8006026:	f023 0307 	bic.w	r3, r3, #7
 800602a:	3308      	adds	r3, #8
 800602c:	9303      	str	r3, [sp, #12]
 800602e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006030:	4433      	add	r3, r6
 8006032:	9309      	str	r3, [sp, #36]	; 0x24
 8006034:	e767      	b.n	8005f06 <_svfiprintf_r+0x4e>
 8006036:	460c      	mov	r4, r1
 8006038:	2001      	movs	r0, #1
 800603a:	fb0c 3202 	mla	r2, ip, r2, r3
 800603e:	e7a5      	b.n	8005f8c <_svfiprintf_r+0xd4>
 8006040:	2300      	movs	r3, #0
 8006042:	f04f 0c0a 	mov.w	ip, #10
 8006046:	4619      	mov	r1, r3
 8006048:	3401      	adds	r4, #1
 800604a:	9305      	str	r3, [sp, #20]
 800604c:	4620      	mov	r0, r4
 800604e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006052:	3a30      	subs	r2, #48	; 0x30
 8006054:	2a09      	cmp	r2, #9
 8006056:	d903      	bls.n	8006060 <_svfiprintf_r+0x1a8>
 8006058:	2b00      	cmp	r3, #0
 800605a:	d0c5      	beq.n	8005fe8 <_svfiprintf_r+0x130>
 800605c:	9105      	str	r1, [sp, #20]
 800605e:	e7c3      	b.n	8005fe8 <_svfiprintf_r+0x130>
 8006060:	4604      	mov	r4, r0
 8006062:	2301      	movs	r3, #1
 8006064:	fb0c 2101 	mla	r1, ip, r1, r2
 8006068:	e7f0      	b.n	800604c <_svfiprintf_r+0x194>
 800606a:	ab03      	add	r3, sp, #12
 800606c:	9300      	str	r3, [sp, #0]
 800606e:	462a      	mov	r2, r5
 8006070:	4638      	mov	r0, r7
 8006072:	4b10      	ldr	r3, [pc, #64]	; (80060b4 <_svfiprintf_r+0x1fc>)
 8006074:	a904      	add	r1, sp, #16
 8006076:	f7fd ffcb 	bl	8004010 <_printf_float>
 800607a:	1c42      	adds	r2, r0, #1
 800607c:	4606      	mov	r6, r0
 800607e:	d1d6      	bne.n	800602e <_svfiprintf_r+0x176>
 8006080:	89ab      	ldrh	r3, [r5, #12]
 8006082:	065b      	lsls	r3, r3, #25
 8006084:	f53f af2c 	bmi.w	8005ee0 <_svfiprintf_r+0x28>
 8006088:	9809      	ldr	r0, [sp, #36]	; 0x24
 800608a:	b01d      	add	sp, #116	; 0x74
 800608c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006090:	ab03      	add	r3, sp, #12
 8006092:	9300      	str	r3, [sp, #0]
 8006094:	462a      	mov	r2, r5
 8006096:	4638      	mov	r0, r7
 8006098:	4b06      	ldr	r3, [pc, #24]	; (80060b4 <_svfiprintf_r+0x1fc>)
 800609a:	a904      	add	r1, sp, #16
 800609c:	f7fe fa54 	bl	8004548 <_printf_i>
 80060a0:	e7eb      	b.n	800607a <_svfiprintf_r+0x1c2>
 80060a2:	bf00      	nop
 80060a4:	08006fac 	.word	0x08006fac
 80060a8:	08006fb2 	.word	0x08006fb2
 80060ac:	08006fb6 	.word	0x08006fb6
 80060b0:	08004011 	.word	0x08004011
 80060b4:	08005e01 	.word	0x08005e01

080060b8 <_sbrk_r>:
 80060b8:	b538      	push	{r3, r4, r5, lr}
 80060ba:	2300      	movs	r3, #0
 80060bc:	4d05      	ldr	r5, [pc, #20]	; (80060d4 <_sbrk_r+0x1c>)
 80060be:	4604      	mov	r4, r0
 80060c0:	4608      	mov	r0, r1
 80060c2:	602b      	str	r3, [r5, #0]
 80060c4:	f7fb fcec 	bl	8001aa0 <_sbrk>
 80060c8:	1c43      	adds	r3, r0, #1
 80060ca:	d102      	bne.n	80060d2 <_sbrk_r+0x1a>
 80060cc:	682b      	ldr	r3, [r5, #0]
 80060ce:	b103      	cbz	r3, 80060d2 <_sbrk_r+0x1a>
 80060d0:	6023      	str	r3, [r4, #0]
 80060d2:	bd38      	pop	{r3, r4, r5, pc}
 80060d4:	20000374 	.word	0x20000374

080060d8 <__assert_func>:
 80060d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80060da:	4614      	mov	r4, r2
 80060dc:	461a      	mov	r2, r3
 80060de:	4b09      	ldr	r3, [pc, #36]	; (8006104 <__assert_func+0x2c>)
 80060e0:	4605      	mov	r5, r0
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	68d8      	ldr	r0, [r3, #12]
 80060e6:	b14c      	cbz	r4, 80060fc <__assert_func+0x24>
 80060e8:	4b07      	ldr	r3, [pc, #28]	; (8006108 <__assert_func+0x30>)
 80060ea:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80060ee:	9100      	str	r1, [sp, #0]
 80060f0:	462b      	mov	r3, r5
 80060f2:	4906      	ldr	r1, [pc, #24]	; (800610c <__assert_func+0x34>)
 80060f4:	f000 f80e 	bl	8006114 <fiprintf>
 80060f8:	f000 faaa 	bl	8006650 <abort>
 80060fc:	4b04      	ldr	r3, [pc, #16]	; (8006110 <__assert_func+0x38>)
 80060fe:	461c      	mov	r4, r3
 8006100:	e7f3      	b.n	80060ea <__assert_func+0x12>
 8006102:	bf00      	nop
 8006104:	2000000c 	.word	0x2000000c
 8006108:	08006fbd 	.word	0x08006fbd
 800610c:	08006fca 	.word	0x08006fca
 8006110:	08006ff8 	.word	0x08006ff8

08006114 <fiprintf>:
 8006114:	b40e      	push	{r1, r2, r3}
 8006116:	b503      	push	{r0, r1, lr}
 8006118:	4601      	mov	r1, r0
 800611a:	ab03      	add	r3, sp, #12
 800611c:	4805      	ldr	r0, [pc, #20]	; (8006134 <fiprintf+0x20>)
 800611e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006122:	6800      	ldr	r0, [r0, #0]
 8006124:	9301      	str	r3, [sp, #4]
 8006126:	f000 f895 	bl	8006254 <_vfiprintf_r>
 800612a:	b002      	add	sp, #8
 800612c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006130:	b003      	add	sp, #12
 8006132:	4770      	bx	lr
 8006134:	2000000c 	.word	0x2000000c

08006138 <__ascii_mbtowc>:
 8006138:	b082      	sub	sp, #8
 800613a:	b901      	cbnz	r1, 800613e <__ascii_mbtowc+0x6>
 800613c:	a901      	add	r1, sp, #4
 800613e:	b142      	cbz	r2, 8006152 <__ascii_mbtowc+0x1a>
 8006140:	b14b      	cbz	r3, 8006156 <__ascii_mbtowc+0x1e>
 8006142:	7813      	ldrb	r3, [r2, #0]
 8006144:	600b      	str	r3, [r1, #0]
 8006146:	7812      	ldrb	r2, [r2, #0]
 8006148:	1e10      	subs	r0, r2, #0
 800614a:	bf18      	it	ne
 800614c:	2001      	movne	r0, #1
 800614e:	b002      	add	sp, #8
 8006150:	4770      	bx	lr
 8006152:	4610      	mov	r0, r2
 8006154:	e7fb      	b.n	800614e <__ascii_mbtowc+0x16>
 8006156:	f06f 0001 	mvn.w	r0, #1
 800615a:	e7f8      	b.n	800614e <__ascii_mbtowc+0x16>

0800615c <memmove>:
 800615c:	4288      	cmp	r0, r1
 800615e:	b510      	push	{r4, lr}
 8006160:	eb01 0402 	add.w	r4, r1, r2
 8006164:	d902      	bls.n	800616c <memmove+0x10>
 8006166:	4284      	cmp	r4, r0
 8006168:	4623      	mov	r3, r4
 800616a:	d807      	bhi.n	800617c <memmove+0x20>
 800616c:	1e43      	subs	r3, r0, #1
 800616e:	42a1      	cmp	r1, r4
 8006170:	d008      	beq.n	8006184 <memmove+0x28>
 8006172:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006176:	f803 2f01 	strb.w	r2, [r3, #1]!
 800617a:	e7f8      	b.n	800616e <memmove+0x12>
 800617c:	4601      	mov	r1, r0
 800617e:	4402      	add	r2, r0
 8006180:	428a      	cmp	r2, r1
 8006182:	d100      	bne.n	8006186 <memmove+0x2a>
 8006184:	bd10      	pop	{r4, pc}
 8006186:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800618a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800618e:	e7f7      	b.n	8006180 <memmove+0x24>

08006190 <__malloc_lock>:
 8006190:	4801      	ldr	r0, [pc, #4]	; (8006198 <__malloc_lock+0x8>)
 8006192:	f000 bc19 	b.w	80069c8 <__retarget_lock_acquire_recursive>
 8006196:	bf00      	nop
 8006198:	20000378 	.word	0x20000378

0800619c <__malloc_unlock>:
 800619c:	4801      	ldr	r0, [pc, #4]	; (80061a4 <__malloc_unlock+0x8>)
 800619e:	f000 bc14 	b.w	80069ca <__retarget_lock_release_recursive>
 80061a2:	bf00      	nop
 80061a4:	20000378 	.word	0x20000378

080061a8 <_realloc_r>:
 80061a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061ac:	4680      	mov	r8, r0
 80061ae:	4614      	mov	r4, r2
 80061b0:	460e      	mov	r6, r1
 80061b2:	b921      	cbnz	r1, 80061be <_realloc_r+0x16>
 80061b4:	4611      	mov	r1, r2
 80061b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80061ba:	f7ff bdad 	b.w	8005d18 <_malloc_r>
 80061be:	b92a      	cbnz	r2, 80061cc <_realloc_r+0x24>
 80061c0:	f7ff fd42 	bl	8005c48 <_free_r>
 80061c4:	4625      	mov	r5, r4
 80061c6:	4628      	mov	r0, r5
 80061c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80061cc:	f000 fc64 	bl	8006a98 <_malloc_usable_size_r>
 80061d0:	4284      	cmp	r4, r0
 80061d2:	4607      	mov	r7, r0
 80061d4:	d802      	bhi.n	80061dc <_realloc_r+0x34>
 80061d6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80061da:	d812      	bhi.n	8006202 <_realloc_r+0x5a>
 80061dc:	4621      	mov	r1, r4
 80061de:	4640      	mov	r0, r8
 80061e0:	f7ff fd9a 	bl	8005d18 <_malloc_r>
 80061e4:	4605      	mov	r5, r0
 80061e6:	2800      	cmp	r0, #0
 80061e8:	d0ed      	beq.n	80061c6 <_realloc_r+0x1e>
 80061ea:	42bc      	cmp	r4, r7
 80061ec:	4622      	mov	r2, r4
 80061ee:	4631      	mov	r1, r6
 80061f0:	bf28      	it	cs
 80061f2:	463a      	movcs	r2, r7
 80061f4:	f7ff f984 	bl	8005500 <memcpy>
 80061f8:	4631      	mov	r1, r6
 80061fa:	4640      	mov	r0, r8
 80061fc:	f7ff fd24 	bl	8005c48 <_free_r>
 8006200:	e7e1      	b.n	80061c6 <_realloc_r+0x1e>
 8006202:	4635      	mov	r5, r6
 8006204:	e7df      	b.n	80061c6 <_realloc_r+0x1e>

08006206 <__sfputc_r>:
 8006206:	6893      	ldr	r3, [r2, #8]
 8006208:	b410      	push	{r4}
 800620a:	3b01      	subs	r3, #1
 800620c:	2b00      	cmp	r3, #0
 800620e:	6093      	str	r3, [r2, #8]
 8006210:	da07      	bge.n	8006222 <__sfputc_r+0x1c>
 8006212:	6994      	ldr	r4, [r2, #24]
 8006214:	42a3      	cmp	r3, r4
 8006216:	db01      	blt.n	800621c <__sfputc_r+0x16>
 8006218:	290a      	cmp	r1, #10
 800621a:	d102      	bne.n	8006222 <__sfputc_r+0x1c>
 800621c:	bc10      	pop	{r4}
 800621e:	f000 b949 	b.w	80064b4 <__swbuf_r>
 8006222:	6813      	ldr	r3, [r2, #0]
 8006224:	1c58      	adds	r0, r3, #1
 8006226:	6010      	str	r0, [r2, #0]
 8006228:	7019      	strb	r1, [r3, #0]
 800622a:	4608      	mov	r0, r1
 800622c:	bc10      	pop	{r4}
 800622e:	4770      	bx	lr

08006230 <__sfputs_r>:
 8006230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006232:	4606      	mov	r6, r0
 8006234:	460f      	mov	r7, r1
 8006236:	4614      	mov	r4, r2
 8006238:	18d5      	adds	r5, r2, r3
 800623a:	42ac      	cmp	r4, r5
 800623c:	d101      	bne.n	8006242 <__sfputs_r+0x12>
 800623e:	2000      	movs	r0, #0
 8006240:	e007      	b.n	8006252 <__sfputs_r+0x22>
 8006242:	463a      	mov	r2, r7
 8006244:	4630      	mov	r0, r6
 8006246:	f814 1b01 	ldrb.w	r1, [r4], #1
 800624a:	f7ff ffdc 	bl	8006206 <__sfputc_r>
 800624e:	1c43      	adds	r3, r0, #1
 8006250:	d1f3      	bne.n	800623a <__sfputs_r+0xa>
 8006252:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006254 <_vfiprintf_r>:
 8006254:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006258:	460d      	mov	r5, r1
 800625a:	4614      	mov	r4, r2
 800625c:	4698      	mov	r8, r3
 800625e:	4606      	mov	r6, r0
 8006260:	b09d      	sub	sp, #116	; 0x74
 8006262:	b118      	cbz	r0, 800626c <_vfiprintf_r+0x18>
 8006264:	6983      	ldr	r3, [r0, #24]
 8006266:	b90b      	cbnz	r3, 800626c <_vfiprintf_r+0x18>
 8006268:	f000 fb10 	bl	800688c <__sinit>
 800626c:	4b89      	ldr	r3, [pc, #548]	; (8006494 <_vfiprintf_r+0x240>)
 800626e:	429d      	cmp	r5, r3
 8006270:	d11b      	bne.n	80062aa <_vfiprintf_r+0x56>
 8006272:	6875      	ldr	r5, [r6, #4]
 8006274:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006276:	07d9      	lsls	r1, r3, #31
 8006278:	d405      	bmi.n	8006286 <_vfiprintf_r+0x32>
 800627a:	89ab      	ldrh	r3, [r5, #12]
 800627c:	059a      	lsls	r2, r3, #22
 800627e:	d402      	bmi.n	8006286 <_vfiprintf_r+0x32>
 8006280:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006282:	f000 fba1 	bl	80069c8 <__retarget_lock_acquire_recursive>
 8006286:	89ab      	ldrh	r3, [r5, #12]
 8006288:	071b      	lsls	r3, r3, #28
 800628a:	d501      	bpl.n	8006290 <_vfiprintf_r+0x3c>
 800628c:	692b      	ldr	r3, [r5, #16]
 800628e:	b9eb      	cbnz	r3, 80062cc <_vfiprintf_r+0x78>
 8006290:	4629      	mov	r1, r5
 8006292:	4630      	mov	r0, r6
 8006294:	f000 f96e 	bl	8006574 <__swsetup_r>
 8006298:	b1c0      	cbz	r0, 80062cc <_vfiprintf_r+0x78>
 800629a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800629c:	07dc      	lsls	r4, r3, #31
 800629e:	d50e      	bpl.n	80062be <_vfiprintf_r+0x6a>
 80062a0:	f04f 30ff 	mov.w	r0, #4294967295
 80062a4:	b01d      	add	sp, #116	; 0x74
 80062a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062aa:	4b7b      	ldr	r3, [pc, #492]	; (8006498 <_vfiprintf_r+0x244>)
 80062ac:	429d      	cmp	r5, r3
 80062ae:	d101      	bne.n	80062b4 <_vfiprintf_r+0x60>
 80062b0:	68b5      	ldr	r5, [r6, #8]
 80062b2:	e7df      	b.n	8006274 <_vfiprintf_r+0x20>
 80062b4:	4b79      	ldr	r3, [pc, #484]	; (800649c <_vfiprintf_r+0x248>)
 80062b6:	429d      	cmp	r5, r3
 80062b8:	bf08      	it	eq
 80062ba:	68f5      	ldreq	r5, [r6, #12]
 80062bc:	e7da      	b.n	8006274 <_vfiprintf_r+0x20>
 80062be:	89ab      	ldrh	r3, [r5, #12]
 80062c0:	0598      	lsls	r0, r3, #22
 80062c2:	d4ed      	bmi.n	80062a0 <_vfiprintf_r+0x4c>
 80062c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80062c6:	f000 fb80 	bl	80069ca <__retarget_lock_release_recursive>
 80062ca:	e7e9      	b.n	80062a0 <_vfiprintf_r+0x4c>
 80062cc:	2300      	movs	r3, #0
 80062ce:	9309      	str	r3, [sp, #36]	; 0x24
 80062d0:	2320      	movs	r3, #32
 80062d2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80062d6:	2330      	movs	r3, #48	; 0x30
 80062d8:	f04f 0901 	mov.w	r9, #1
 80062dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80062e0:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80064a0 <_vfiprintf_r+0x24c>
 80062e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80062e8:	4623      	mov	r3, r4
 80062ea:	469a      	mov	sl, r3
 80062ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 80062f0:	b10a      	cbz	r2, 80062f6 <_vfiprintf_r+0xa2>
 80062f2:	2a25      	cmp	r2, #37	; 0x25
 80062f4:	d1f9      	bne.n	80062ea <_vfiprintf_r+0x96>
 80062f6:	ebba 0b04 	subs.w	fp, sl, r4
 80062fa:	d00b      	beq.n	8006314 <_vfiprintf_r+0xc0>
 80062fc:	465b      	mov	r3, fp
 80062fe:	4622      	mov	r2, r4
 8006300:	4629      	mov	r1, r5
 8006302:	4630      	mov	r0, r6
 8006304:	f7ff ff94 	bl	8006230 <__sfputs_r>
 8006308:	3001      	adds	r0, #1
 800630a:	f000 80aa 	beq.w	8006462 <_vfiprintf_r+0x20e>
 800630e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006310:	445a      	add	r2, fp
 8006312:	9209      	str	r2, [sp, #36]	; 0x24
 8006314:	f89a 3000 	ldrb.w	r3, [sl]
 8006318:	2b00      	cmp	r3, #0
 800631a:	f000 80a2 	beq.w	8006462 <_vfiprintf_r+0x20e>
 800631e:	2300      	movs	r3, #0
 8006320:	f04f 32ff 	mov.w	r2, #4294967295
 8006324:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006328:	f10a 0a01 	add.w	sl, sl, #1
 800632c:	9304      	str	r3, [sp, #16]
 800632e:	9307      	str	r3, [sp, #28]
 8006330:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006334:	931a      	str	r3, [sp, #104]	; 0x68
 8006336:	4654      	mov	r4, sl
 8006338:	2205      	movs	r2, #5
 800633a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800633e:	4858      	ldr	r0, [pc, #352]	; (80064a0 <_vfiprintf_r+0x24c>)
 8006340:	f7ff f8d0 	bl	80054e4 <memchr>
 8006344:	9a04      	ldr	r2, [sp, #16]
 8006346:	b9d8      	cbnz	r0, 8006380 <_vfiprintf_r+0x12c>
 8006348:	06d1      	lsls	r1, r2, #27
 800634a:	bf44      	itt	mi
 800634c:	2320      	movmi	r3, #32
 800634e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006352:	0713      	lsls	r3, r2, #28
 8006354:	bf44      	itt	mi
 8006356:	232b      	movmi	r3, #43	; 0x2b
 8006358:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800635c:	f89a 3000 	ldrb.w	r3, [sl]
 8006360:	2b2a      	cmp	r3, #42	; 0x2a
 8006362:	d015      	beq.n	8006390 <_vfiprintf_r+0x13c>
 8006364:	4654      	mov	r4, sl
 8006366:	2000      	movs	r0, #0
 8006368:	f04f 0c0a 	mov.w	ip, #10
 800636c:	9a07      	ldr	r2, [sp, #28]
 800636e:	4621      	mov	r1, r4
 8006370:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006374:	3b30      	subs	r3, #48	; 0x30
 8006376:	2b09      	cmp	r3, #9
 8006378:	d94e      	bls.n	8006418 <_vfiprintf_r+0x1c4>
 800637a:	b1b0      	cbz	r0, 80063aa <_vfiprintf_r+0x156>
 800637c:	9207      	str	r2, [sp, #28]
 800637e:	e014      	b.n	80063aa <_vfiprintf_r+0x156>
 8006380:	eba0 0308 	sub.w	r3, r0, r8
 8006384:	fa09 f303 	lsl.w	r3, r9, r3
 8006388:	4313      	orrs	r3, r2
 800638a:	46a2      	mov	sl, r4
 800638c:	9304      	str	r3, [sp, #16]
 800638e:	e7d2      	b.n	8006336 <_vfiprintf_r+0xe2>
 8006390:	9b03      	ldr	r3, [sp, #12]
 8006392:	1d19      	adds	r1, r3, #4
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	9103      	str	r1, [sp, #12]
 8006398:	2b00      	cmp	r3, #0
 800639a:	bfbb      	ittet	lt
 800639c:	425b      	neglt	r3, r3
 800639e:	f042 0202 	orrlt.w	r2, r2, #2
 80063a2:	9307      	strge	r3, [sp, #28]
 80063a4:	9307      	strlt	r3, [sp, #28]
 80063a6:	bfb8      	it	lt
 80063a8:	9204      	strlt	r2, [sp, #16]
 80063aa:	7823      	ldrb	r3, [r4, #0]
 80063ac:	2b2e      	cmp	r3, #46	; 0x2e
 80063ae:	d10c      	bne.n	80063ca <_vfiprintf_r+0x176>
 80063b0:	7863      	ldrb	r3, [r4, #1]
 80063b2:	2b2a      	cmp	r3, #42	; 0x2a
 80063b4:	d135      	bne.n	8006422 <_vfiprintf_r+0x1ce>
 80063b6:	9b03      	ldr	r3, [sp, #12]
 80063b8:	3402      	adds	r4, #2
 80063ba:	1d1a      	adds	r2, r3, #4
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	9203      	str	r2, [sp, #12]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	bfb8      	it	lt
 80063c4:	f04f 33ff 	movlt.w	r3, #4294967295
 80063c8:	9305      	str	r3, [sp, #20]
 80063ca:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 80064a4 <_vfiprintf_r+0x250>
 80063ce:	2203      	movs	r2, #3
 80063d0:	4650      	mov	r0, sl
 80063d2:	7821      	ldrb	r1, [r4, #0]
 80063d4:	f7ff f886 	bl	80054e4 <memchr>
 80063d8:	b140      	cbz	r0, 80063ec <_vfiprintf_r+0x198>
 80063da:	2340      	movs	r3, #64	; 0x40
 80063dc:	eba0 000a 	sub.w	r0, r0, sl
 80063e0:	fa03 f000 	lsl.w	r0, r3, r0
 80063e4:	9b04      	ldr	r3, [sp, #16]
 80063e6:	3401      	adds	r4, #1
 80063e8:	4303      	orrs	r3, r0
 80063ea:	9304      	str	r3, [sp, #16]
 80063ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063f0:	2206      	movs	r2, #6
 80063f2:	482d      	ldr	r0, [pc, #180]	; (80064a8 <_vfiprintf_r+0x254>)
 80063f4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80063f8:	f7ff f874 	bl	80054e4 <memchr>
 80063fc:	2800      	cmp	r0, #0
 80063fe:	d03f      	beq.n	8006480 <_vfiprintf_r+0x22c>
 8006400:	4b2a      	ldr	r3, [pc, #168]	; (80064ac <_vfiprintf_r+0x258>)
 8006402:	bb1b      	cbnz	r3, 800644c <_vfiprintf_r+0x1f8>
 8006404:	9b03      	ldr	r3, [sp, #12]
 8006406:	3307      	adds	r3, #7
 8006408:	f023 0307 	bic.w	r3, r3, #7
 800640c:	3308      	adds	r3, #8
 800640e:	9303      	str	r3, [sp, #12]
 8006410:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006412:	443b      	add	r3, r7
 8006414:	9309      	str	r3, [sp, #36]	; 0x24
 8006416:	e767      	b.n	80062e8 <_vfiprintf_r+0x94>
 8006418:	460c      	mov	r4, r1
 800641a:	2001      	movs	r0, #1
 800641c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006420:	e7a5      	b.n	800636e <_vfiprintf_r+0x11a>
 8006422:	2300      	movs	r3, #0
 8006424:	f04f 0c0a 	mov.w	ip, #10
 8006428:	4619      	mov	r1, r3
 800642a:	3401      	adds	r4, #1
 800642c:	9305      	str	r3, [sp, #20]
 800642e:	4620      	mov	r0, r4
 8006430:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006434:	3a30      	subs	r2, #48	; 0x30
 8006436:	2a09      	cmp	r2, #9
 8006438:	d903      	bls.n	8006442 <_vfiprintf_r+0x1ee>
 800643a:	2b00      	cmp	r3, #0
 800643c:	d0c5      	beq.n	80063ca <_vfiprintf_r+0x176>
 800643e:	9105      	str	r1, [sp, #20]
 8006440:	e7c3      	b.n	80063ca <_vfiprintf_r+0x176>
 8006442:	4604      	mov	r4, r0
 8006444:	2301      	movs	r3, #1
 8006446:	fb0c 2101 	mla	r1, ip, r1, r2
 800644a:	e7f0      	b.n	800642e <_vfiprintf_r+0x1da>
 800644c:	ab03      	add	r3, sp, #12
 800644e:	9300      	str	r3, [sp, #0]
 8006450:	462a      	mov	r2, r5
 8006452:	4630      	mov	r0, r6
 8006454:	4b16      	ldr	r3, [pc, #88]	; (80064b0 <_vfiprintf_r+0x25c>)
 8006456:	a904      	add	r1, sp, #16
 8006458:	f7fd fdda 	bl	8004010 <_printf_float>
 800645c:	4607      	mov	r7, r0
 800645e:	1c78      	adds	r0, r7, #1
 8006460:	d1d6      	bne.n	8006410 <_vfiprintf_r+0x1bc>
 8006462:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006464:	07d9      	lsls	r1, r3, #31
 8006466:	d405      	bmi.n	8006474 <_vfiprintf_r+0x220>
 8006468:	89ab      	ldrh	r3, [r5, #12]
 800646a:	059a      	lsls	r2, r3, #22
 800646c:	d402      	bmi.n	8006474 <_vfiprintf_r+0x220>
 800646e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006470:	f000 faab 	bl	80069ca <__retarget_lock_release_recursive>
 8006474:	89ab      	ldrh	r3, [r5, #12]
 8006476:	065b      	lsls	r3, r3, #25
 8006478:	f53f af12 	bmi.w	80062a0 <_vfiprintf_r+0x4c>
 800647c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800647e:	e711      	b.n	80062a4 <_vfiprintf_r+0x50>
 8006480:	ab03      	add	r3, sp, #12
 8006482:	9300      	str	r3, [sp, #0]
 8006484:	462a      	mov	r2, r5
 8006486:	4630      	mov	r0, r6
 8006488:	4b09      	ldr	r3, [pc, #36]	; (80064b0 <_vfiprintf_r+0x25c>)
 800648a:	a904      	add	r1, sp, #16
 800648c:	f7fe f85c 	bl	8004548 <_printf_i>
 8006490:	e7e4      	b.n	800645c <_vfiprintf_r+0x208>
 8006492:	bf00      	nop
 8006494:	08007124 	.word	0x08007124
 8006498:	08007144 	.word	0x08007144
 800649c:	08007104 	.word	0x08007104
 80064a0:	08006fac 	.word	0x08006fac
 80064a4:	08006fb2 	.word	0x08006fb2
 80064a8:	08006fb6 	.word	0x08006fb6
 80064ac:	08004011 	.word	0x08004011
 80064b0:	08006231 	.word	0x08006231

080064b4 <__swbuf_r>:
 80064b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064b6:	460e      	mov	r6, r1
 80064b8:	4614      	mov	r4, r2
 80064ba:	4605      	mov	r5, r0
 80064bc:	b118      	cbz	r0, 80064c6 <__swbuf_r+0x12>
 80064be:	6983      	ldr	r3, [r0, #24]
 80064c0:	b90b      	cbnz	r3, 80064c6 <__swbuf_r+0x12>
 80064c2:	f000 f9e3 	bl	800688c <__sinit>
 80064c6:	4b21      	ldr	r3, [pc, #132]	; (800654c <__swbuf_r+0x98>)
 80064c8:	429c      	cmp	r4, r3
 80064ca:	d12b      	bne.n	8006524 <__swbuf_r+0x70>
 80064cc:	686c      	ldr	r4, [r5, #4]
 80064ce:	69a3      	ldr	r3, [r4, #24]
 80064d0:	60a3      	str	r3, [r4, #8]
 80064d2:	89a3      	ldrh	r3, [r4, #12]
 80064d4:	071a      	lsls	r2, r3, #28
 80064d6:	d52f      	bpl.n	8006538 <__swbuf_r+0x84>
 80064d8:	6923      	ldr	r3, [r4, #16]
 80064da:	b36b      	cbz	r3, 8006538 <__swbuf_r+0x84>
 80064dc:	6923      	ldr	r3, [r4, #16]
 80064de:	6820      	ldr	r0, [r4, #0]
 80064e0:	b2f6      	uxtb	r6, r6
 80064e2:	1ac0      	subs	r0, r0, r3
 80064e4:	6963      	ldr	r3, [r4, #20]
 80064e6:	4637      	mov	r7, r6
 80064e8:	4283      	cmp	r3, r0
 80064ea:	dc04      	bgt.n	80064f6 <__swbuf_r+0x42>
 80064ec:	4621      	mov	r1, r4
 80064ee:	4628      	mov	r0, r5
 80064f0:	f000 f938 	bl	8006764 <_fflush_r>
 80064f4:	bb30      	cbnz	r0, 8006544 <__swbuf_r+0x90>
 80064f6:	68a3      	ldr	r3, [r4, #8]
 80064f8:	3001      	adds	r0, #1
 80064fa:	3b01      	subs	r3, #1
 80064fc:	60a3      	str	r3, [r4, #8]
 80064fe:	6823      	ldr	r3, [r4, #0]
 8006500:	1c5a      	adds	r2, r3, #1
 8006502:	6022      	str	r2, [r4, #0]
 8006504:	701e      	strb	r6, [r3, #0]
 8006506:	6963      	ldr	r3, [r4, #20]
 8006508:	4283      	cmp	r3, r0
 800650a:	d004      	beq.n	8006516 <__swbuf_r+0x62>
 800650c:	89a3      	ldrh	r3, [r4, #12]
 800650e:	07db      	lsls	r3, r3, #31
 8006510:	d506      	bpl.n	8006520 <__swbuf_r+0x6c>
 8006512:	2e0a      	cmp	r6, #10
 8006514:	d104      	bne.n	8006520 <__swbuf_r+0x6c>
 8006516:	4621      	mov	r1, r4
 8006518:	4628      	mov	r0, r5
 800651a:	f000 f923 	bl	8006764 <_fflush_r>
 800651e:	b988      	cbnz	r0, 8006544 <__swbuf_r+0x90>
 8006520:	4638      	mov	r0, r7
 8006522:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006524:	4b0a      	ldr	r3, [pc, #40]	; (8006550 <__swbuf_r+0x9c>)
 8006526:	429c      	cmp	r4, r3
 8006528:	d101      	bne.n	800652e <__swbuf_r+0x7a>
 800652a:	68ac      	ldr	r4, [r5, #8]
 800652c:	e7cf      	b.n	80064ce <__swbuf_r+0x1a>
 800652e:	4b09      	ldr	r3, [pc, #36]	; (8006554 <__swbuf_r+0xa0>)
 8006530:	429c      	cmp	r4, r3
 8006532:	bf08      	it	eq
 8006534:	68ec      	ldreq	r4, [r5, #12]
 8006536:	e7ca      	b.n	80064ce <__swbuf_r+0x1a>
 8006538:	4621      	mov	r1, r4
 800653a:	4628      	mov	r0, r5
 800653c:	f000 f81a 	bl	8006574 <__swsetup_r>
 8006540:	2800      	cmp	r0, #0
 8006542:	d0cb      	beq.n	80064dc <__swbuf_r+0x28>
 8006544:	f04f 37ff 	mov.w	r7, #4294967295
 8006548:	e7ea      	b.n	8006520 <__swbuf_r+0x6c>
 800654a:	bf00      	nop
 800654c:	08007124 	.word	0x08007124
 8006550:	08007144 	.word	0x08007144
 8006554:	08007104 	.word	0x08007104

08006558 <__ascii_wctomb>:
 8006558:	4603      	mov	r3, r0
 800655a:	4608      	mov	r0, r1
 800655c:	b141      	cbz	r1, 8006570 <__ascii_wctomb+0x18>
 800655e:	2aff      	cmp	r2, #255	; 0xff
 8006560:	d904      	bls.n	800656c <__ascii_wctomb+0x14>
 8006562:	228a      	movs	r2, #138	; 0x8a
 8006564:	f04f 30ff 	mov.w	r0, #4294967295
 8006568:	601a      	str	r2, [r3, #0]
 800656a:	4770      	bx	lr
 800656c:	2001      	movs	r0, #1
 800656e:	700a      	strb	r2, [r1, #0]
 8006570:	4770      	bx	lr
	...

08006574 <__swsetup_r>:
 8006574:	4b32      	ldr	r3, [pc, #200]	; (8006640 <__swsetup_r+0xcc>)
 8006576:	b570      	push	{r4, r5, r6, lr}
 8006578:	681d      	ldr	r5, [r3, #0]
 800657a:	4606      	mov	r6, r0
 800657c:	460c      	mov	r4, r1
 800657e:	b125      	cbz	r5, 800658a <__swsetup_r+0x16>
 8006580:	69ab      	ldr	r3, [r5, #24]
 8006582:	b913      	cbnz	r3, 800658a <__swsetup_r+0x16>
 8006584:	4628      	mov	r0, r5
 8006586:	f000 f981 	bl	800688c <__sinit>
 800658a:	4b2e      	ldr	r3, [pc, #184]	; (8006644 <__swsetup_r+0xd0>)
 800658c:	429c      	cmp	r4, r3
 800658e:	d10f      	bne.n	80065b0 <__swsetup_r+0x3c>
 8006590:	686c      	ldr	r4, [r5, #4]
 8006592:	89a3      	ldrh	r3, [r4, #12]
 8006594:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006598:	0719      	lsls	r1, r3, #28
 800659a:	d42c      	bmi.n	80065f6 <__swsetup_r+0x82>
 800659c:	06dd      	lsls	r5, r3, #27
 800659e:	d411      	bmi.n	80065c4 <__swsetup_r+0x50>
 80065a0:	2309      	movs	r3, #9
 80065a2:	6033      	str	r3, [r6, #0]
 80065a4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80065a8:	f04f 30ff 	mov.w	r0, #4294967295
 80065ac:	81a3      	strh	r3, [r4, #12]
 80065ae:	e03e      	b.n	800662e <__swsetup_r+0xba>
 80065b0:	4b25      	ldr	r3, [pc, #148]	; (8006648 <__swsetup_r+0xd4>)
 80065b2:	429c      	cmp	r4, r3
 80065b4:	d101      	bne.n	80065ba <__swsetup_r+0x46>
 80065b6:	68ac      	ldr	r4, [r5, #8]
 80065b8:	e7eb      	b.n	8006592 <__swsetup_r+0x1e>
 80065ba:	4b24      	ldr	r3, [pc, #144]	; (800664c <__swsetup_r+0xd8>)
 80065bc:	429c      	cmp	r4, r3
 80065be:	bf08      	it	eq
 80065c0:	68ec      	ldreq	r4, [r5, #12]
 80065c2:	e7e6      	b.n	8006592 <__swsetup_r+0x1e>
 80065c4:	0758      	lsls	r0, r3, #29
 80065c6:	d512      	bpl.n	80065ee <__swsetup_r+0x7a>
 80065c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80065ca:	b141      	cbz	r1, 80065de <__swsetup_r+0x6a>
 80065cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80065d0:	4299      	cmp	r1, r3
 80065d2:	d002      	beq.n	80065da <__swsetup_r+0x66>
 80065d4:	4630      	mov	r0, r6
 80065d6:	f7ff fb37 	bl	8005c48 <_free_r>
 80065da:	2300      	movs	r3, #0
 80065dc:	6363      	str	r3, [r4, #52]	; 0x34
 80065de:	89a3      	ldrh	r3, [r4, #12]
 80065e0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80065e4:	81a3      	strh	r3, [r4, #12]
 80065e6:	2300      	movs	r3, #0
 80065e8:	6063      	str	r3, [r4, #4]
 80065ea:	6923      	ldr	r3, [r4, #16]
 80065ec:	6023      	str	r3, [r4, #0]
 80065ee:	89a3      	ldrh	r3, [r4, #12]
 80065f0:	f043 0308 	orr.w	r3, r3, #8
 80065f4:	81a3      	strh	r3, [r4, #12]
 80065f6:	6923      	ldr	r3, [r4, #16]
 80065f8:	b94b      	cbnz	r3, 800660e <__swsetup_r+0x9a>
 80065fa:	89a3      	ldrh	r3, [r4, #12]
 80065fc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006600:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006604:	d003      	beq.n	800660e <__swsetup_r+0x9a>
 8006606:	4621      	mov	r1, r4
 8006608:	4630      	mov	r0, r6
 800660a:	f000 fa05 	bl	8006a18 <__smakebuf_r>
 800660e:	89a0      	ldrh	r0, [r4, #12]
 8006610:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006614:	f010 0301 	ands.w	r3, r0, #1
 8006618:	d00a      	beq.n	8006630 <__swsetup_r+0xbc>
 800661a:	2300      	movs	r3, #0
 800661c:	60a3      	str	r3, [r4, #8]
 800661e:	6963      	ldr	r3, [r4, #20]
 8006620:	425b      	negs	r3, r3
 8006622:	61a3      	str	r3, [r4, #24]
 8006624:	6923      	ldr	r3, [r4, #16]
 8006626:	b943      	cbnz	r3, 800663a <__swsetup_r+0xc6>
 8006628:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800662c:	d1ba      	bne.n	80065a4 <__swsetup_r+0x30>
 800662e:	bd70      	pop	{r4, r5, r6, pc}
 8006630:	0781      	lsls	r1, r0, #30
 8006632:	bf58      	it	pl
 8006634:	6963      	ldrpl	r3, [r4, #20]
 8006636:	60a3      	str	r3, [r4, #8]
 8006638:	e7f4      	b.n	8006624 <__swsetup_r+0xb0>
 800663a:	2000      	movs	r0, #0
 800663c:	e7f7      	b.n	800662e <__swsetup_r+0xba>
 800663e:	bf00      	nop
 8006640:	2000000c 	.word	0x2000000c
 8006644:	08007124 	.word	0x08007124
 8006648:	08007144 	.word	0x08007144
 800664c:	08007104 	.word	0x08007104

08006650 <abort>:
 8006650:	2006      	movs	r0, #6
 8006652:	b508      	push	{r3, lr}
 8006654:	f000 fa50 	bl	8006af8 <raise>
 8006658:	2001      	movs	r0, #1
 800665a:	f7fb f9ae 	bl	80019ba <_exit>
	...

08006660 <__sflush_r>:
 8006660:	898a      	ldrh	r2, [r1, #12]
 8006662:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006664:	4605      	mov	r5, r0
 8006666:	0710      	lsls	r0, r2, #28
 8006668:	460c      	mov	r4, r1
 800666a:	d457      	bmi.n	800671c <__sflush_r+0xbc>
 800666c:	684b      	ldr	r3, [r1, #4]
 800666e:	2b00      	cmp	r3, #0
 8006670:	dc04      	bgt.n	800667c <__sflush_r+0x1c>
 8006672:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006674:	2b00      	cmp	r3, #0
 8006676:	dc01      	bgt.n	800667c <__sflush_r+0x1c>
 8006678:	2000      	movs	r0, #0
 800667a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800667c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800667e:	2e00      	cmp	r6, #0
 8006680:	d0fa      	beq.n	8006678 <__sflush_r+0x18>
 8006682:	2300      	movs	r3, #0
 8006684:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006688:	682f      	ldr	r7, [r5, #0]
 800668a:	602b      	str	r3, [r5, #0]
 800668c:	d032      	beq.n	80066f4 <__sflush_r+0x94>
 800668e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006690:	89a3      	ldrh	r3, [r4, #12]
 8006692:	075a      	lsls	r2, r3, #29
 8006694:	d505      	bpl.n	80066a2 <__sflush_r+0x42>
 8006696:	6863      	ldr	r3, [r4, #4]
 8006698:	1ac0      	subs	r0, r0, r3
 800669a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800669c:	b10b      	cbz	r3, 80066a2 <__sflush_r+0x42>
 800669e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80066a0:	1ac0      	subs	r0, r0, r3
 80066a2:	2300      	movs	r3, #0
 80066a4:	4602      	mov	r2, r0
 80066a6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80066a8:	4628      	mov	r0, r5
 80066aa:	6a21      	ldr	r1, [r4, #32]
 80066ac:	47b0      	blx	r6
 80066ae:	1c43      	adds	r3, r0, #1
 80066b0:	89a3      	ldrh	r3, [r4, #12]
 80066b2:	d106      	bne.n	80066c2 <__sflush_r+0x62>
 80066b4:	6829      	ldr	r1, [r5, #0]
 80066b6:	291d      	cmp	r1, #29
 80066b8:	d82c      	bhi.n	8006714 <__sflush_r+0xb4>
 80066ba:	4a29      	ldr	r2, [pc, #164]	; (8006760 <__sflush_r+0x100>)
 80066bc:	40ca      	lsrs	r2, r1
 80066be:	07d6      	lsls	r6, r2, #31
 80066c0:	d528      	bpl.n	8006714 <__sflush_r+0xb4>
 80066c2:	2200      	movs	r2, #0
 80066c4:	6062      	str	r2, [r4, #4]
 80066c6:	6922      	ldr	r2, [r4, #16]
 80066c8:	04d9      	lsls	r1, r3, #19
 80066ca:	6022      	str	r2, [r4, #0]
 80066cc:	d504      	bpl.n	80066d8 <__sflush_r+0x78>
 80066ce:	1c42      	adds	r2, r0, #1
 80066d0:	d101      	bne.n	80066d6 <__sflush_r+0x76>
 80066d2:	682b      	ldr	r3, [r5, #0]
 80066d4:	b903      	cbnz	r3, 80066d8 <__sflush_r+0x78>
 80066d6:	6560      	str	r0, [r4, #84]	; 0x54
 80066d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80066da:	602f      	str	r7, [r5, #0]
 80066dc:	2900      	cmp	r1, #0
 80066de:	d0cb      	beq.n	8006678 <__sflush_r+0x18>
 80066e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80066e4:	4299      	cmp	r1, r3
 80066e6:	d002      	beq.n	80066ee <__sflush_r+0x8e>
 80066e8:	4628      	mov	r0, r5
 80066ea:	f7ff faad 	bl	8005c48 <_free_r>
 80066ee:	2000      	movs	r0, #0
 80066f0:	6360      	str	r0, [r4, #52]	; 0x34
 80066f2:	e7c2      	b.n	800667a <__sflush_r+0x1a>
 80066f4:	6a21      	ldr	r1, [r4, #32]
 80066f6:	2301      	movs	r3, #1
 80066f8:	4628      	mov	r0, r5
 80066fa:	47b0      	blx	r6
 80066fc:	1c41      	adds	r1, r0, #1
 80066fe:	d1c7      	bne.n	8006690 <__sflush_r+0x30>
 8006700:	682b      	ldr	r3, [r5, #0]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d0c4      	beq.n	8006690 <__sflush_r+0x30>
 8006706:	2b1d      	cmp	r3, #29
 8006708:	d001      	beq.n	800670e <__sflush_r+0xae>
 800670a:	2b16      	cmp	r3, #22
 800670c:	d101      	bne.n	8006712 <__sflush_r+0xb2>
 800670e:	602f      	str	r7, [r5, #0]
 8006710:	e7b2      	b.n	8006678 <__sflush_r+0x18>
 8006712:	89a3      	ldrh	r3, [r4, #12]
 8006714:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006718:	81a3      	strh	r3, [r4, #12]
 800671a:	e7ae      	b.n	800667a <__sflush_r+0x1a>
 800671c:	690f      	ldr	r7, [r1, #16]
 800671e:	2f00      	cmp	r7, #0
 8006720:	d0aa      	beq.n	8006678 <__sflush_r+0x18>
 8006722:	0793      	lsls	r3, r2, #30
 8006724:	bf18      	it	ne
 8006726:	2300      	movne	r3, #0
 8006728:	680e      	ldr	r6, [r1, #0]
 800672a:	bf08      	it	eq
 800672c:	694b      	ldreq	r3, [r1, #20]
 800672e:	1bf6      	subs	r6, r6, r7
 8006730:	600f      	str	r7, [r1, #0]
 8006732:	608b      	str	r3, [r1, #8]
 8006734:	2e00      	cmp	r6, #0
 8006736:	dd9f      	ble.n	8006678 <__sflush_r+0x18>
 8006738:	4633      	mov	r3, r6
 800673a:	463a      	mov	r2, r7
 800673c:	4628      	mov	r0, r5
 800673e:	6a21      	ldr	r1, [r4, #32]
 8006740:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8006744:	47e0      	blx	ip
 8006746:	2800      	cmp	r0, #0
 8006748:	dc06      	bgt.n	8006758 <__sflush_r+0xf8>
 800674a:	89a3      	ldrh	r3, [r4, #12]
 800674c:	f04f 30ff 	mov.w	r0, #4294967295
 8006750:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006754:	81a3      	strh	r3, [r4, #12]
 8006756:	e790      	b.n	800667a <__sflush_r+0x1a>
 8006758:	4407      	add	r7, r0
 800675a:	1a36      	subs	r6, r6, r0
 800675c:	e7ea      	b.n	8006734 <__sflush_r+0xd4>
 800675e:	bf00      	nop
 8006760:	20400001 	.word	0x20400001

08006764 <_fflush_r>:
 8006764:	b538      	push	{r3, r4, r5, lr}
 8006766:	690b      	ldr	r3, [r1, #16]
 8006768:	4605      	mov	r5, r0
 800676a:	460c      	mov	r4, r1
 800676c:	b913      	cbnz	r3, 8006774 <_fflush_r+0x10>
 800676e:	2500      	movs	r5, #0
 8006770:	4628      	mov	r0, r5
 8006772:	bd38      	pop	{r3, r4, r5, pc}
 8006774:	b118      	cbz	r0, 800677e <_fflush_r+0x1a>
 8006776:	6983      	ldr	r3, [r0, #24]
 8006778:	b90b      	cbnz	r3, 800677e <_fflush_r+0x1a>
 800677a:	f000 f887 	bl	800688c <__sinit>
 800677e:	4b14      	ldr	r3, [pc, #80]	; (80067d0 <_fflush_r+0x6c>)
 8006780:	429c      	cmp	r4, r3
 8006782:	d11b      	bne.n	80067bc <_fflush_r+0x58>
 8006784:	686c      	ldr	r4, [r5, #4]
 8006786:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d0ef      	beq.n	800676e <_fflush_r+0xa>
 800678e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006790:	07d0      	lsls	r0, r2, #31
 8006792:	d404      	bmi.n	800679e <_fflush_r+0x3a>
 8006794:	0599      	lsls	r1, r3, #22
 8006796:	d402      	bmi.n	800679e <_fflush_r+0x3a>
 8006798:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800679a:	f000 f915 	bl	80069c8 <__retarget_lock_acquire_recursive>
 800679e:	4628      	mov	r0, r5
 80067a0:	4621      	mov	r1, r4
 80067a2:	f7ff ff5d 	bl	8006660 <__sflush_r>
 80067a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80067a8:	4605      	mov	r5, r0
 80067aa:	07da      	lsls	r2, r3, #31
 80067ac:	d4e0      	bmi.n	8006770 <_fflush_r+0xc>
 80067ae:	89a3      	ldrh	r3, [r4, #12]
 80067b0:	059b      	lsls	r3, r3, #22
 80067b2:	d4dd      	bmi.n	8006770 <_fflush_r+0xc>
 80067b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80067b6:	f000 f908 	bl	80069ca <__retarget_lock_release_recursive>
 80067ba:	e7d9      	b.n	8006770 <_fflush_r+0xc>
 80067bc:	4b05      	ldr	r3, [pc, #20]	; (80067d4 <_fflush_r+0x70>)
 80067be:	429c      	cmp	r4, r3
 80067c0:	d101      	bne.n	80067c6 <_fflush_r+0x62>
 80067c2:	68ac      	ldr	r4, [r5, #8]
 80067c4:	e7df      	b.n	8006786 <_fflush_r+0x22>
 80067c6:	4b04      	ldr	r3, [pc, #16]	; (80067d8 <_fflush_r+0x74>)
 80067c8:	429c      	cmp	r4, r3
 80067ca:	bf08      	it	eq
 80067cc:	68ec      	ldreq	r4, [r5, #12]
 80067ce:	e7da      	b.n	8006786 <_fflush_r+0x22>
 80067d0:	08007124 	.word	0x08007124
 80067d4:	08007144 	.word	0x08007144
 80067d8:	08007104 	.word	0x08007104

080067dc <std>:
 80067dc:	2300      	movs	r3, #0
 80067de:	b510      	push	{r4, lr}
 80067e0:	4604      	mov	r4, r0
 80067e2:	e9c0 3300 	strd	r3, r3, [r0]
 80067e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80067ea:	6083      	str	r3, [r0, #8]
 80067ec:	8181      	strh	r1, [r0, #12]
 80067ee:	6643      	str	r3, [r0, #100]	; 0x64
 80067f0:	81c2      	strh	r2, [r0, #14]
 80067f2:	6183      	str	r3, [r0, #24]
 80067f4:	4619      	mov	r1, r3
 80067f6:	2208      	movs	r2, #8
 80067f8:	305c      	adds	r0, #92	; 0x5c
 80067fa:	f7fd fb63 	bl	8003ec4 <memset>
 80067fe:	4b05      	ldr	r3, [pc, #20]	; (8006814 <std+0x38>)
 8006800:	6224      	str	r4, [r4, #32]
 8006802:	6263      	str	r3, [r4, #36]	; 0x24
 8006804:	4b04      	ldr	r3, [pc, #16]	; (8006818 <std+0x3c>)
 8006806:	62a3      	str	r3, [r4, #40]	; 0x28
 8006808:	4b04      	ldr	r3, [pc, #16]	; (800681c <std+0x40>)
 800680a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800680c:	4b04      	ldr	r3, [pc, #16]	; (8006820 <std+0x44>)
 800680e:	6323      	str	r3, [r4, #48]	; 0x30
 8006810:	bd10      	pop	{r4, pc}
 8006812:	bf00      	nop
 8006814:	08006b31 	.word	0x08006b31
 8006818:	08006b53 	.word	0x08006b53
 800681c:	08006b8b 	.word	0x08006b8b
 8006820:	08006baf 	.word	0x08006baf

08006824 <_cleanup_r>:
 8006824:	4901      	ldr	r1, [pc, #4]	; (800682c <_cleanup_r+0x8>)
 8006826:	f000 b8af 	b.w	8006988 <_fwalk_reent>
 800682a:	bf00      	nop
 800682c:	08006765 	.word	0x08006765

08006830 <__sfmoreglue>:
 8006830:	2268      	movs	r2, #104	; 0x68
 8006832:	b570      	push	{r4, r5, r6, lr}
 8006834:	1e4d      	subs	r5, r1, #1
 8006836:	4355      	muls	r5, r2
 8006838:	460e      	mov	r6, r1
 800683a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800683e:	f7ff fa6b 	bl	8005d18 <_malloc_r>
 8006842:	4604      	mov	r4, r0
 8006844:	b140      	cbz	r0, 8006858 <__sfmoreglue+0x28>
 8006846:	2100      	movs	r1, #0
 8006848:	e9c0 1600 	strd	r1, r6, [r0]
 800684c:	300c      	adds	r0, #12
 800684e:	60a0      	str	r0, [r4, #8]
 8006850:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006854:	f7fd fb36 	bl	8003ec4 <memset>
 8006858:	4620      	mov	r0, r4
 800685a:	bd70      	pop	{r4, r5, r6, pc}

0800685c <__sfp_lock_acquire>:
 800685c:	4801      	ldr	r0, [pc, #4]	; (8006864 <__sfp_lock_acquire+0x8>)
 800685e:	f000 b8b3 	b.w	80069c8 <__retarget_lock_acquire_recursive>
 8006862:	bf00      	nop
 8006864:	20000379 	.word	0x20000379

08006868 <__sfp_lock_release>:
 8006868:	4801      	ldr	r0, [pc, #4]	; (8006870 <__sfp_lock_release+0x8>)
 800686a:	f000 b8ae 	b.w	80069ca <__retarget_lock_release_recursive>
 800686e:	bf00      	nop
 8006870:	20000379 	.word	0x20000379

08006874 <__sinit_lock_acquire>:
 8006874:	4801      	ldr	r0, [pc, #4]	; (800687c <__sinit_lock_acquire+0x8>)
 8006876:	f000 b8a7 	b.w	80069c8 <__retarget_lock_acquire_recursive>
 800687a:	bf00      	nop
 800687c:	2000037a 	.word	0x2000037a

08006880 <__sinit_lock_release>:
 8006880:	4801      	ldr	r0, [pc, #4]	; (8006888 <__sinit_lock_release+0x8>)
 8006882:	f000 b8a2 	b.w	80069ca <__retarget_lock_release_recursive>
 8006886:	bf00      	nop
 8006888:	2000037a 	.word	0x2000037a

0800688c <__sinit>:
 800688c:	b510      	push	{r4, lr}
 800688e:	4604      	mov	r4, r0
 8006890:	f7ff fff0 	bl	8006874 <__sinit_lock_acquire>
 8006894:	69a3      	ldr	r3, [r4, #24]
 8006896:	b11b      	cbz	r3, 80068a0 <__sinit+0x14>
 8006898:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800689c:	f7ff bff0 	b.w	8006880 <__sinit_lock_release>
 80068a0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80068a4:	6523      	str	r3, [r4, #80]	; 0x50
 80068a6:	4b13      	ldr	r3, [pc, #76]	; (80068f4 <__sinit+0x68>)
 80068a8:	4a13      	ldr	r2, [pc, #76]	; (80068f8 <__sinit+0x6c>)
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	62a2      	str	r2, [r4, #40]	; 0x28
 80068ae:	42a3      	cmp	r3, r4
 80068b0:	bf08      	it	eq
 80068b2:	2301      	moveq	r3, #1
 80068b4:	4620      	mov	r0, r4
 80068b6:	bf08      	it	eq
 80068b8:	61a3      	streq	r3, [r4, #24]
 80068ba:	f000 f81f 	bl	80068fc <__sfp>
 80068be:	6060      	str	r0, [r4, #4]
 80068c0:	4620      	mov	r0, r4
 80068c2:	f000 f81b 	bl	80068fc <__sfp>
 80068c6:	60a0      	str	r0, [r4, #8]
 80068c8:	4620      	mov	r0, r4
 80068ca:	f000 f817 	bl	80068fc <__sfp>
 80068ce:	2200      	movs	r2, #0
 80068d0:	2104      	movs	r1, #4
 80068d2:	60e0      	str	r0, [r4, #12]
 80068d4:	6860      	ldr	r0, [r4, #4]
 80068d6:	f7ff ff81 	bl	80067dc <std>
 80068da:	2201      	movs	r2, #1
 80068dc:	2109      	movs	r1, #9
 80068de:	68a0      	ldr	r0, [r4, #8]
 80068e0:	f7ff ff7c 	bl	80067dc <std>
 80068e4:	2202      	movs	r2, #2
 80068e6:	2112      	movs	r1, #18
 80068e8:	68e0      	ldr	r0, [r4, #12]
 80068ea:	f7ff ff77 	bl	80067dc <std>
 80068ee:	2301      	movs	r3, #1
 80068f0:	61a3      	str	r3, [r4, #24]
 80068f2:	e7d1      	b.n	8006898 <__sinit+0xc>
 80068f4:	08006d8c 	.word	0x08006d8c
 80068f8:	08006825 	.word	0x08006825

080068fc <__sfp>:
 80068fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068fe:	4607      	mov	r7, r0
 8006900:	f7ff ffac 	bl	800685c <__sfp_lock_acquire>
 8006904:	4b1e      	ldr	r3, [pc, #120]	; (8006980 <__sfp+0x84>)
 8006906:	681e      	ldr	r6, [r3, #0]
 8006908:	69b3      	ldr	r3, [r6, #24]
 800690a:	b913      	cbnz	r3, 8006912 <__sfp+0x16>
 800690c:	4630      	mov	r0, r6
 800690e:	f7ff ffbd 	bl	800688c <__sinit>
 8006912:	3648      	adds	r6, #72	; 0x48
 8006914:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006918:	3b01      	subs	r3, #1
 800691a:	d503      	bpl.n	8006924 <__sfp+0x28>
 800691c:	6833      	ldr	r3, [r6, #0]
 800691e:	b30b      	cbz	r3, 8006964 <__sfp+0x68>
 8006920:	6836      	ldr	r6, [r6, #0]
 8006922:	e7f7      	b.n	8006914 <__sfp+0x18>
 8006924:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006928:	b9d5      	cbnz	r5, 8006960 <__sfp+0x64>
 800692a:	4b16      	ldr	r3, [pc, #88]	; (8006984 <__sfp+0x88>)
 800692c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006930:	60e3      	str	r3, [r4, #12]
 8006932:	6665      	str	r5, [r4, #100]	; 0x64
 8006934:	f000 f847 	bl	80069c6 <__retarget_lock_init_recursive>
 8006938:	f7ff ff96 	bl	8006868 <__sfp_lock_release>
 800693c:	2208      	movs	r2, #8
 800693e:	4629      	mov	r1, r5
 8006940:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006944:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006948:	6025      	str	r5, [r4, #0]
 800694a:	61a5      	str	r5, [r4, #24]
 800694c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006950:	f7fd fab8 	bl	8003ec4 <memset>
 8006954:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006958:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800695c:	4620      	mov	r0, r4
 800695e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006960:	3468      	adds	r4, #104	; 0x68
 8006962:	e7d9      	b.n	8006918 <__sfp+0x1c>
 8006964:	2104      	movs	r1, #4
 8006966:	4638      	mov	r0, r7
 8006968:	f7ff ff62 	bl	8006830 <__sfmoreglue>
 800696c:	4604      	mov	r4, r0
 800696e:	6030      	str	r0, [r6, #0]
 8006970:	2800      	cmp	r0, #0
 8006972:	d1d5      	bne.n	8006920 <__sfp+0x24>
 8006974:	f7ff ff78 	bl	8006868 <__sfp_lock_release>
 8006978:	230c      	movs	r3, #12
 800697a:	603b      	str	r3, [r7, #0]
 800697c:	e7ee      	b.n	800695c <__sfp+0x60>
 800697e:	bf00      	nop
 8006980:	08006d8c 	.word	0x08006d8c
 8006984:	ffff0001 	.word	0xffff0001

08006988 <_fwalk_reent>:
 8006988:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800698c:	4606      	mov	r6, r0
 800698e:	4688      	mov	r8, r1
 8006990:	2700      	movs	r7, #0
 8006992:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006996:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800699a:	f1b9 0901 	subs.w	r9, r9, #1
 800699e:	d505      	bpl.n	80069ac <_fwalk_reent+0x24>
 80069a0:	6824      	ldr	r4, [r4, #0]
 80069a2:	2c00      	cmp	r4, #0
 80069a4:	d1f7      	bne.n	8006996 <_fwalk_reent+0xe>
 80069a6:	4638      	mov	r0, r7
 80069a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069ac:	89ab      	ldrh	r3, [r5, #12]
 80069ae:	2b01      	cmp	r3, #1
 80069b0:	d907      	bls.n	80069c2 <_fwalk_reent+0x3a>
 80069b2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80069b6:	3301      	adds	r3, #1
 80069b8:	d003      	beq.n	80069c2 <_fwalk_reent+0x3a>
 80069ba:	4629      	mov	r1, r5
 80069bc:	4630      	mov	r0, r6
 80069be:	47c0      	blx	r8
 80069c0:	4307      	orrs	r7, r0
 80069c2:	3568      	adds	r5, #104	; 0x68
 80069c4:	e7e9      	b.n	800699a <_fwalk_reent+0x12>

080069c6 <__retarget_lock_init_recursive>:
 80069c6:	4770      	bx	lr

080069c8 <__retarget_lock_acquire_recursive>:
 80069c8:	4770      	bx	lr

080069ca <__retarget_lock_release_recursive>:
 80069ca:	4770      	bx	lr

080069cc <__swhatbuf_r>:
 80069cc:	b570      	push	{r4, r5, r6, lr}
 80069ce:	460e      	mov	r6, r1
 80069d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069d4:	4614      	mov	r4, r2
 80069d6:	2900      	cmp	r1, #0
 80069d8:	461d      	mov	r5, r3
 80069da:	b096      	sub	sp, #88	; 0x58
 80069dc:	da08      	bge.n	80069f0 <__swhatbuf_r+0x24>
 80069de:	2200      	movs	r2, #0
 80069e0:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80069e4:	602a      	str	r2, [r5, #0]
 80069e6:	061a      	lsls	r2, r3, #24
 80069e8:	d410      	bmi.n	8006a0c <__swhatbuf_r+0x40>
 80069ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80069ee:	e00e      	b.n	8006a0e <__swhatbuf_r+0x42>
 80069f0:	466a      	mov	r2, sp
 80069f2:	f000 f903 	bl	8006bfc <_fstat_r>
 80069f6:	2800      	cmp	r0, #0
 80069f8:	dbf1      	blt.n	80069de <__swhatbuf_r+0x12>
 80069fa:	9a01      	ldr	r2, [sp, #4]
 80069fc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006a00:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006a04:	425a      	negs	r2, r3
 8006a06:	415a      	adcs	r2, r3
 8006a08:	602a      	str	r2, [r5, #0]
 8006a0a:	e7ee      	b.n	80069ea <__swhatbuf_r+0x1e>
 8006a0c:	2340      	movs	r3, #64	; 0x40
 8006a0e:	2000      	movs	r0, #0
 8006a10:	6023      	str	r3, [r4, #0]
 8006a12:	b016      	add	sp, #88	; 0x58
 8006a14:	bd70      	pop	{r4, r5, r6, pc}
	...

08006a18 <__smakebuf_r>:
 8006a18:	898b      	ldrh	r3, [r1, #12]
 8006a1a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006a1c:	079d      	lsls	r5, r3, #30
 8006a1e:	4606      	mov	r6, r0
 8006a20:	460c      	mov	r4, r1
 8006a22:	d507      	bpl.n	8006a34 <__smakebuf_r+0x1c>
 8006a24:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006a28:	6023      	str	r3, [r4, #0]
 8006a2a:	6123      	str	r3, [r4, #16]
 8006a2c:	2301      	movs	r3, #1
 8006a2e:	6163      	str	r3, [r4, #20]
 8006a30:	b002      	add	sp, #8
 8006a32:	bd70      	pop	{r4, r5, r6, pc}
 8006a34:	466a      	mov	r2, sp
 8006a36:	ab01      	add	r3, sp, #4
 8006a38:	f7ff ffc8 	bl	80069cc <__swhatbuf_r>
 8006a3c:	9900      	ldr	r1, [sp, #0]
 8006a3e:	4605      	mov	r5, r0
 8006a40:	4630      	mov	r0, r6
 8006a42:	f7ff f969 	bl	8005d18 <_malloc_r>
 8006a46:	b948      	cbnz	r0, 8006a5c <__smakebuf_r+0x44>
 8006a48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a4c:	059a      	lsls	r2, r3, #22
 8006a4e:	d4ef      	bmi.n	8006a30 <__smakebuf_r+0x18>
 8006a50:	f023 0303 	bic.w	r3, r3, #3
 8006a54:	f043 0302 	orr.w	r3, r3, #2
 8006a58:	81a3      	strh	r3, [r4, #12]
 8006a5a:	e7e3      	b.n	8006a24 <__smakebuf_r+0xc>
 8006a5c:	4b0d      	ldr	r3, [pc, #52]	; (8006a94 <__smakebuf_r+0x7c>)
 8006a5e:	62b3      	str	r3, [r6, #40]	; 0x28
 8006a60:	89a3      	ldrh	r3, [r4, #12]
 8006a62:	6020      	str	r0, [r4, #0]
 8006a64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a68:	81a3      	strh	r3, [r4, #12]
 8006a6a:	9b00      	ldr	r3, [sp, #0]
 8006a6c:	6120      	str	r0, [r4, #16]
 8006a6e:	6163      	str	r3, [r4, #20]
 8006a70:	9b01      	ldr	r3, [sp, #4]
 8006a72:	b15b      	cbz	r3, 8006a8c <__smakebuf_r+0x74>
 8006a74:	4630      	mov	r0, r6
 8006a76:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a7a:	f000 f8d1 	bl	8006c20 <_isatty_r>
 8006a7e:	b128      	cbz	r0, 8006a8c <__smakebuf_r+0x74>
 8006a80:	89a3      	ldrh	r3, [r4, #12]
 8006a82:	f023 0303 	bic.w	r3, r3, #3
 8006a86:	f043 0301 	orr.w	r3, r3, #1
 8006a8a:	81a3      	strh	r3, [r4, #12]
 8006a8c:	89a0      	ldrh	r0, [r4, #12]
 8006a8e:	4305      	orrs	r5, r0
 8006a90:	81a5      	strh	r5, [r4, #12]
 8006a92:	e7cd      	b.n	8006a30 <__smakebuf_r+0x18>
 8006a94:	08006825 	.word	0x08006825

08006a98 <_malloc_usable_size_r>:
 8006a98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a9c:	1f18      	subs	r0, r3, #4
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	bfbc      	itt	lt
 8006aa2:	580b      	ldrlt	r3, [r1, r0]
 8006aa4:	18c0      	addlt	r0, r0, r3
 8006aa6:	4770      	bx	lr

08006aa8 <_raise_r>:
 8006aa8:	291f      	cmp	r1, #31
 8006aaa:	b538      	push	{r3, r4, r5, lr}
 8006aac:	4604      	mov	r4, r0
 8006aae:	460d      	mov	r5, r1
 8006ab0:	d904      	bls.n	8006abc <_raise_r+0x14>
 8006ab2:	2316      	movs	r3, #22
 8006ab4:	6003      	str	r3, [r0, #0]
 8006ab6:	f04f 30ff 	mov.w	r0, #4294967295
 8006aba:	bd38      	pop	{r3, r4, r5, pc}
 8006abc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006abe:	b112      	cbz	r2, 8006ac6 <_raise_r+0x1e>
 8006ac0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006ac4:	b94b      	cbnz	r3, 8006ada <_raise_r+0x32>
 8006ac6:	4620      	mov	r0, r4
 8006ac8:	f000 f830 	bl	8006b2c <_getpid_r>
 8006acc:	462a      	mov	r2, r5
 8006ace:	4601      	mov	r1, r0
 8006ad0:	4620      	mov	r0, r4
 8006ad2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006ad6:	f000 b817 	b.w	8006b08 <_kill_r>
 8006ada:	2b01      	cmp	r3, #1
 8006adc:	d00a      	beq.n	8006af4 <_raise_r+0x4c>
 8006ade:	1c59      	adds	r1, r3, #1
 8006ae0:	d103      	bne.n	8006aea <_raise_r+0x42>
 8006ae2:	2316      	movs	r3, #22
 8006ae4:	6003      	str	r3, [r0, #0]
 8006ae6:	2001      	movs	r0, #1
 8006ae8:	e7e7      	b.n	8006aba <_raise_r+0x12>
 8006aea:	2400      	movs	r4, #0
 8006aec:	4628      	mov	r0, r5
 8006aee:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006af2:	4798      	blx	r3
 8006af4:	2000      	movs	r0, #0
 8006af6:	e7e0      	b.n	8006aba <_raise_r+0x12>

08006af8 <raise>:
 8006af8:	4b02      	ldr	r3, [pc, #8]	; (8006b04 <raise+0xc>)
 8006afa:	4601      	mov	r1, r0
 8006afc:	6818      	ldr	r0, [r3, #0]
 8006afe:	f7ff bfd3 	b.w	8006aa8 <_raise_r>
 8006b02:	bf00      	nop
 8006b04:	2000000c 	.word	0x2000000c

08006b08 <_kill_r>:
 8006b08:	b538      	push	{r3, r4, r5, lr}
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	4d06      	ldr	r5, [pc, #24]	; (8006b28 <_kill_r+0x20>)
 8006b0e:	4604      	mov	r4, r0
 8006b10:	4608      	mov	r0, r1
 8006b12:	4611      	mov	r1, r2
 8006b14:	602b      	str	r3, [r5, #0]
 8006b16:	f7fa ff40 	bl	800199a <_kill>
 8006b1a:	1c43      	adds	r3, r0, #1
 8006b1c:	d102      	bne.n	8006b24 <_kill_r+0x1c>
 8006b1e:	682b      	ldr	r3, [r5, #0]
 8006b20:	b103      	cbz	r3, 8006b24 <_kill_r+0x1c>
 8006b22:	6023      	str	r3, [r4, #0]
 8006b24:	bd38      	pop	{r3, r4, r5, pc}
 8006b26:	bf00      	nop
 8006b28:	20000374 	.word	0x20000374

08006b2c <_getpid_r>:
 8006b2c:	f7fa bf2e 	b.w	800198c <_getpid>

08006b30 <__sread>:
 8006b30:	b510      	push	{r4, lr}
 8006b32:	460c      	mov	r4, r1
 8006b34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b38:	f000 f894 	bl	8006c64 <_read_r>
 8006b3c:	2800      	cmp	r0, #0
 8006b3e:	bfab      	itete	ge
 8006b40:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006b42:	89a3      	ldrhlt	r3, [r4, #12]
 8006b44:	181b      	addge	r3, r3, r0
 8006b46:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006b4a:	bfac      	ite	ge
 8006b4c:	6563      	strge	r3, [r4, #84]	; 0x54
 8006b4e:	81a3      	strhlt	r3, [r4, #12]
 8006b50:	bd10      	pop	{r4, pc}

08006b52 <__swrite>:
 8006b52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b56:	461f      	mov	r7, r3
 8006b58:	898b      	ldrh	r3, [r1, #12]
 8006b5a:	4605      	mov	r5, r0
 8006b5c:	05db      	lsls	r3, r3, #23
 8006b5e:	460c      	mov	r4, r1
 8006b60:	4616      	mov	r6, r2
 8006b62:	d505      	bpl.n	8006b70 <__swrite+0x1e>
 8006b64:	2302      	movs	r3, #2
 8006b66:	2200      	movs	r2, #0
 8006b68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b6c:	f000 f868 	bl	8006c40 <_lseek_r>
 8006b70:	89a3      	ldrh	r3, [r4, #12]
 8006b72:	4632      	mov	r2, r6
 8006b74:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006b78:	81a3      	strh	r3, [r4, #12]
 8006b7a:	4628      	mov	r0, r5
 8006b7c:	463b      	mov	r3, r7
 8006b7e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006b82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006b86:	f000 b817 	b.w	8006bb8 <_write_r>

08006b8a <__sseek>:
 8006b8a:	b510      	push	{r4, lr}
 8006b8c:	460c      	mov	r4, r1
 8006b8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b92:	f000 f855 	bl	8006c40 <_lseek_r>
 8006b96:	1c43      	adds	r3, r0, #1
 8006b98:	89a3      	ldrh	r3, [r4, #12]
 8006b9a:	bf15      	itete	ne
 8006b9c:	6560      	strne	r0, [r4, #84]	; 0x54
 8006b9e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006ba2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006ba6:	81a3      	strheq	r3, [r4, #12]
 8006ba8:	bf18      	it	ne
 8006baa:	81a3      	strhne	r3, [r4, #12]
 8006bac:	bd10      	pop	{r4, pc}

08006bae <__sclose>:
 8006bae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006bb2:	f000 b813 	b.w	8006bdc <_close_r>
	...

08006bb8 <_write_r>:
 8006bb8:	b538      	push	{r3, r4, r5, lr}
 8006bba:	4604      	mov	r4, r0
 8006bbc:	4608      	mov	r0, r1
 8006bbe:	4611      	mov	r1, r2
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	4d05      	ldr	r5, [pc, #20]	; (8006bd8 <_write_r+0x20>)
 8006bc4:	602a      	str	r2, [r5, #0]
 8006bc6:	461a      	mov	r2, r3
 8006bc8:	f7fa ff1e 	bl	8001a08 <_write>
 8006bcc:	1c43      	adds	r3, r0, #1
 8006bce:	d102      	bne.n	8006bd6 <_write_r+0x1e>
 8006bd0:	682b      	ldr	r3, [r5, #0]
 8006bd2:	b103      	cbz	r3, 8006bd6 <_write_r+0x1e>
 8006bd4:	6023      	str	r3, [r4, #0]
 8006bd6:	bd38      	pop	{r3, r4, r5, pc}
 8006bd8:	20000374 	.word	0x20000374

08006bdc <_close_r>:
 8006bdc:	b538      	push	{r3, r4, r5, lr}
 8006bde:	2300      	movs	r3, #0
 8006be0:	4d05      	ldr	r5, [pc, #20]	; (8006bf8 <_close_r+0x1c>)
 8006be2:	4604      	mov	r4, r0
 8006be4:	4608      	mov	r0, r1
 8006be6:	602b      	str	r3, [r5, #0]
 8006be8:	f7fa ff2a 	bl	8001a40 <_close>
 8006bec:	1c43      	adds	r3, r0, #1
 8006bee:	d102      	bne.n	8006bf6 <_close_r+0x1a>
 8006bf0:	682b      	ldr	r3, [r5, #0]
 8006bf2:	b103      	cbz	r3, 8006bf6 <_close_r+0x1a>
 8006bf4:	6023      	str	r3, [r4, #0]
 8006bf6:	bd38      	pop	{r3, r4, r5, pc}
 8006bf8:	20000374 	.word	0x20000374

08006bfc <_fstat_r>:
 8006bfc:	b538      	push	{r3, r4, r5, lr}
 8006bfe:	2300      	movs	r3, #0
 8006c00:	4d06      	ldr	r5, [pc, #24]	; (8006c1c <_fstat_r+0x20>)
 8006c02:	4604      	mov	r4, r0
 8006c04:	4608      	mov	r0, r1
 8006c06:	4611      	mov	r1, r2
 8006c08:	602b      	str	r3, [r5, #0]
 8006c0a:	f7fa ff24 	bl	8001a56 <_fstat>
 8006c0e:	1c43      	adds	r3, r0, #1
 8006c10:	d102      	bne.n	8006c18 <_fstat_r+0x1c>
 8006c12:	682b      	ldr	r3, [r5, #0]
 8006c14:	b103      	cbz	r3, 8006c18 <_fstat_r+0x1c>
 8006c16:	6023      	str	r3, [r4, #0]
 8006c18:	bd38      	pop	{r3, r4, r5, pc}
 8006c1a:	bf00      	nop
 8006c1c:	20000374 	.word	0x20000374

08006c20 <_isatty_r>:
 8006c20:	b538      	push	{r3, r4, r5, lr}
 8006c22:	2300      	movs	r3, #0
 8006c24:	4d05      	ldr	r5, [pc, #20]	; (8006c3c <_isatty_r+0x1c>)
 8006c26:	4604      	mov	r4, r0
 8006c28:	4608      	mov	r0, r1
 8006c2a:	602b      	str	r3, [r5, #0]
 8006c2c:	f7fa ff22 	bl	8001a74 <_isatty>
 8006c30:	1c43      	adds	r3, r0, #1
 8006c32:	d102      	bne.n	8006c3a <_isatty_r+0x1a>
 8006c34:	682b      	ldr	r3, [r5, #0]
 8006c36:	b103      	cbz	r3, 8006c3a <_isatty_r+0x1a>
 8006c38:	6023      	str	r3, [r4, #0]
 8006c3a:	bd38      	pop	{r3, r4, r5, pc}
 8006c3c:	20000374 	.word	0x20000374

08006c40 <_lseek_r>:
 8006c40:	b538      	push	{r3, r4, r5, lr}
 8006c42:	4604      	mov	r4, r0
 8006c44:	4608      	mov	r0, r1
 8006c46:	4611      	mov	r1, r2
 8006c48:	2200      	movs	r2, #0
 8006c4a:	4d05      	ldr	r5, [pc, #20]	; (8006c60 <_lseek_r+0x20>)
 8006c4c:	602a      	str	r2, [r5, #0]
 8006c4e:	461a      	mov	r2, r3
 8006c50:	f7fa ff1a 	bl	8001a88 <_lseek>
 8006c54:	1c43      	adds	r3, r0, #1
 8006c56:	d102      	bne.n	8006c5e <_lseek_r+0x1e>
 8006c58:	682b      	ldr	r3, [r5, #0]
 8006c5a:	b103      	cbz	r3, 8006c5e <_lseek_r+0x1e>
 8006c5c:	6023      	str	r3, [r4, #0]
 8006c5e:	bd38      	pop	{r3, r4, r5, pc}
 8006c60:	20000374 	.word	0x20000374

08006c64 <_read_r>:
 8006c64:	b538      	push	{r3, r4, r5, lr}
 8006c66:	4604      	mov	r4, r0
 8006c68:	4608      	mov	r0, r1
 8006c6a:	4611      	mov	r1, r2
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	4d05      	ldr	r5, [pc, #20]	; (8006c84 <_read_r+0x20>)
 8006c70:	602a      	str	r2, [r5, #0]
 8006c72:	461a      	mov	r2, r3
 8006c74:	f7fa feab 	bl	80019ce <_read>
 8006c78:	1c43      	adds	r3, r0, #1
 8006c7a:	d102      	bne.n	8006c82 <_read_r+0x1e>
 8006c7c:	682b      	ldr	r3, [r5, #0]
 8006c7e:	b103      	cbz	r3, 8006c82 <_read_r+0x1e>
 8006c80:	6023      	str	r3, [r4, #0]
 8006c82:	bd38      	pop	{r3, r4, r5, pc}
 8006c84:	20000374 	.word	0x20000374

08006c88 <_init>:
 8006c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c8a:	bf00      	nop
 8006c8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c8e:	bc08      	pop	{r3}
 8006c90:	469e      	mov	lr, r3
 8006c92:	4770      	bx	lr

08006c94 <_fini>:
 8006c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c96:	bf00      	nop
 8006c98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c9a:	bc08      	pop	{r3}
 8006c9c:	469e      	mov	lr, r3
 8006c9e:	4770      	bx	lr
