Project Information                         d:\maxplus2\max2lib\lab4\d56_4.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 10/26/2010 20:30:01

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir 			    LCs
POF       Device          Pins    Pins     Pins      LCs    % Utilized

d56_4     EP1810LC-20      29       34       0       34          70 %
d56_41    EP1810LC-20      27       32       0       32          66 %
d56_42    EP1810LC-20      27       32       0       32          66 %
d56_43    EP1810LC-20      27       32       0       32          66 %
d56_44    EP1810LC-20      22       37       0       37          77 %
d56_45    EP1810LC-20      29       34       0       34          70 %
d56_46    EP1810LC-20      27       32       0       32          66 %

TOTAL:                     188      233      0       233         69 %

User Pins:                 120      224      0  



Project Information                         d:\maxplus2\max2lib\lab4\d56_4.rpt

** PROJECT COMPILATION MESSAGES **

Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Warning: No superset bus at connection -- "P[7..0]"
Error: Project does not fit in specified device(s)
Info: Trying to find new partition/fit after discarding assignments as requested with the Partitioner/Fitter Status dialog box


Project Information                         d:\maxplus2\max2lib\lab4\d56_4.rpt

** MULTIPLE PIN CONNECTIONS **


For node name 'WQ'
Connect: {d56_44@53,    d56_43@53,    d56_46@53,    d56_4@53,     d56_41@53,
          d56_42@53,    d56_45@53}

For node name 'WP'
Connect: {d56_44@51,    d56_43@51,    d56_46@51,    d56_4@51,     d56_41@51,
          d56_42@51,    d56_45@51}

For node name 'Q39'
Connect: {d56_45@23,    d56_4@62}

For node name 'P39'
Connect: {d56_45@26,    d56_4@61}

Connect: {d56_44@23,    d56_43@55,    d56_46@55,    d56_4@55,     d56_41@55,
          d56_42@55,    d56_45@55}

Connect: {d56_44@12,    d56_43@54,    d56_46@54,    d56_4@54,     d56_41@54,
          d56_42@54,    d56_45@54}

Connect: {d56_44@11,    d56_43@56,    d56_46@56,    d56_4@56,     d56_41@56,
          d56_42@56,    d56_45@56}

Connect: {d56_44@13,    d56_43@50,    d56_46@50,    d56_4@50,     d56_41@50,
          d56_42@50,    d56_45@50}

Connect: {d56_44@24,    d56_43@49,    d56_46@49,    d56_4@49,     d56_41@49,
          d56_42@49,    d56_45@49}

Connect: {d56_44@25,    d56_43@48,    d56_46@48,    d56_4@48,     d56_41@48,
          d56_42@48,    d56_45@48}

Connect: {d56_44@45,    d56_43@22,    d56_46@22,    d56_4@22,     d56_41@22,
          d56_42@22,    d56_45@22}

Connect: {d56_44@68,    d56_43@21,    d56_46@21,    d56_4@21,     d56_41@21,
          d56_42@21,    d56_45@21}

Connect: {d56_44@46,    d56_43@20,    d56_46@20,    d56_4@20,     d56_41@20,
          d56_42@20,    d56_45@20}


Project Information                         d:\maxplus2\max2lib\lab4\d56_4.rpt

** FILE HIERARCHY **



|c4:1|
|d56_1:22|
|d56_1:22|d8_1:21|
|d56_1:22|d8_1:21|d1:15|
|d56_1:22|d8_1:21|d1:22|
|d56_1:22|d8_1:21|d1:21|
|d56_1:22|d8_1:21|d1:20|
|d56_1:22|d8_1:21|d1:19|
|d56_1:22|d8_1:21|d1:18|
|d56_1:22|d8_1:21|d1:17|
|d56_1:22|d8_1:21|d1:16|
|d56_1:22|d8_1:27|
|d56_1:22|d8_1:27|d1:15|
|d56_1:22|d8_1:27|d1:22|
|d56_1:22|d8_1:27|d1:21|
|d56_1:22|d8_1:27|d1:20|
|d56_1:22|d8_1:27|d1:19|
|d56_1:22|d8_1:27|d1:18|
|d56_1:22|d8_1:27|d1:17|
|d56_1:22|d8_1:27|d1:16|
|d56_1:22|d8_1:26|
|d56_1:22|d8_1:26|d1:15|
|d56_1:22|d8_1:26|d1:22|
|d56_1:22|d8_1:26|d1:21|
|d56_1:22|d8_1:26|d1:20|
|d56_1:22|d8_1:26|d1:19|
|d56_1:22|d8_1:26|d1:18|
|d56_1:22|d8_1:26|d1:17|
|d56_1:22|d8_1:26|d1:16|
|d56_1:22|d8_1:25|
|d56_1:22|d8_1:25|d1:15|
|d56_1:22|d8_1:25|d1:22|
|d56_1:22|d8_1:25|d1:21|
|d56_1:22|d8_1:25|d1:20|
|d56_1:22|d8_1:25|d1:19|
|d56_1:22|d8_1:25|d1:18|
|d56_1:22|d8_1:25|d1:17|
|d56_1:22|d8_1:25|d1:16|
|d56_1:22|d8_1:24|
|d56_1:22|d8_1:24|d1:15|
|d56_1:22|d8_1:24|d1:22|
|d56_1:22|d8_1:24|d1:21|
|d56_1:22|d8_1:24|d1:20|
|d56_1:22|d8_1:24|d1:19|
|d56_1:22|d8_1:24|d1:18|
|d56_1:22|d8_1:24|d1:17|
|d56_1:22|d8_1:24|d1:16|
|d56_1:22|d8_1:23|
|d56_1:22|d8_1:23|d1:15|
|d56_1:22|d8_1:23|d1:22|
|d56_1:22|d8_1:23|d1:21|
|d56_1:22|d8_1:23|d1:20|
|d56_1:22|d8_1:23|d1:19|
|d56_1:22|d8_1:23|d1:18|
|d56_1:22|d8_1:23|d1:17|
|d56_1:22|d8_1:23|d1:16|
|d56_1:22|d8_1:22|
|d56_1:22|d8_1:22|d1:15|
|d56_1:22|d8_1:22|d1:22|
|d56_1:22|d8_1:22|d1:21|
|d56_1:22|d8_1:22|d1:20|
|d56_1:22|d8_1:22|d1:19|
|d56_1:22|d8_1:22|d1:18|
|d56_1:22|d8_1:22|d1:17|
|d56_1:22|d8_1:22|d1:16|
|d56_1:21|
|d56_1:21|d8_1:21|
|d56_1:21|d8_1:21|d1:15|
|d56_1:21|d8_1:21|d1:22|
|d56_1:21|d8_1:21|d1:21|
|d56_1:21|d8_1:21|d1:20|
|d56_1:21|d8_1:21|d1:19|
|d56_1:21|d8_1:21|d1:18|
|d56_1:21|d8_1:21|d1:17|
|d56_1:21|d8_1:21|d1:16|
|d56_1:21|d8_1:27|
|d56_1:21|d8_1:27|d1:15|
|d56_1:21|d8_1:27|d1:22|
|d56_1:21|d8_1:27|d1:21|
|d56_1:21|d8_1:27|d1:20|
|d56_1:21|d8_1:27|d1:19|
|d56_1:21|d8_1:27|d1:18|
|d56_1:21|d8_1:27|d1:17|
|d56_1:21|d8_1:27|d1:16|
|d56_1:21|d8_1:26|
|d56_1:21|d8_1:26|d1:15|
|d56_1:21|d8_1:26|d1:22|
|d56_1:21|d8_1:26|d1:21|
|d56_1:21|d8_1:26|d1:20|
|d56_1:21|d8_1:26|d1:19|
|d56_1:21|d8_1:26|d1:18|
|d56_1:21|d8_1:26|d1:17|
|d56_1:21|d8_1:26|d1:16|
|d56_1:21|d8_1:25|
|d56_1:21|d8_1:25|d1:15|
|d56_1:21|d8_1:25|d1:22|
|d56_1:21|d8_1:25|d1:21|
|d56_1:21|d8_1:25|d1:20|
|d56_1:21|d8_1:25|d1:19|
|d56_1:21|d8_1:25|d1:18|
|d56_1:21|d8_1:25|d1:17|
|d56_1:21|d8_1:25|d1:16|
|d56_1:21|d8_1:24|
|d56_1:21|d8_1:24|d1:15|
|d56_1:21|d8_1:24|d1:22|
|d56_1:21|d8_1:24|d1:21|
|d56_1:21|d8_1:24|d1:20|
|d56_1:21|d8_1:24|d1:19|
|d56_1:21|d8_1:24|d1:18|
|d56_1:21|d8_1:24|d1:17|
|d56_1:21|d8_1:24|d1:16|
|d56_1:21|d8_1:23|
|d56_1:21|d8_1:23|d1:15|
|d56_1:21|d8_1:23|d1:22|
|d56_1:21|d8_1:23|d1:21|
|d56_1:21|d8_1:23|d1:20|
|d56_1:21|d8_1:23|d1:19|
|d56_1:21|d8_1:23|d1:18|
|d56_1:21|d8_1:23|d1:17|
|d56_1:21|d8_1:23|d1:16|
|d56_1:21|d8_1:22|
|d56_1:21|d8_1:22|d1:15|
|d56_1:21|d8_1:22|d1:22|
|d56_1:21|d8_1:22|d1:21|
|d56_1:21|d8_1:22|d1:20|
|d56_1:21|d8_1:22|d1:19|
|d56_1:21|d8_1:22|d1:18|
|d56_1:21|d8_1:22|d1:17|
|d56_1:21|d8_1:22|d1:16|
|d56_1:20|
|d56_1:20|d8_1:21|
|d56_1:20|d8_1:21|d1:15|
|d56_1:20|d8_1:21|d1:22|
|d56_1:20|d8_1:21|d1:21|
|d56_1:20|d8_1:21|d1:20|
|d56_1:20|d8_1:21|d1:19|
|d56_1:20|d8_1:21|d1:18|
|d56_1:20|d8_1:21|d1:17|
|d56_1:20|d8_1:21|d1:16|
|d56_1:20|d8_1:27|
|d56_1:20|d8_1:27|d1:15|
|d56_1:20|d8_1:27|d1:22|
|d56_1:20|d8_1:27|d1:21|
|d56_1:20|d8_1:27|d1:20|
|d56_1:20|d8_1:27|d1:19|
|d56_1:20|d8_1:27|d1:18|
|d56_1:20|d8_1:27|d1:17|
|d56_1:20|d8_1:27|d1:16|
|d56_1:20|d8_1:26|
|d56_1:20|d8_1:26|d1:15|
|d56_1:20|d8_1:26|d1:22|
|d56_1:20|d8_1:26|d1:21|
|d56_1:20|d8_1:26|d1:20|
|d56_1:20|d8_1:26|d1:19|
|d56_1:20|d8_1:26|d1:18|
|d56_1:20|d8_1:26|d1:17|
|d56_1:20|d8_1:26|d1:16|
|d56_1:20|d8_1:25|
|d56_1:20|d8_1:25|d1:15|
|d56_1:20|d8_1:25|d1:22|
|d56_1:20|d8_1:25|d1:21|
|d56_1:20|d8_1:25|d1:20|
|d56_1:20|d8_1:25|d1:19|
|d56_1:20|d8_1:25|d1:18|
|d56_1:20|d8_1:25|d1:17|
|d56_1:20|d8_1:25|d1:16|
|d56_1:20|d8_1:24|
|d56_1:20|d8_1:24|d1:15|
|d56_1:20|d8_1:24|d1:22|
|d56_1:20|d8_1:24|d1:21|
|d56_1:20|d8_1:24|d1:20|
|d56_1:20|d8_1:24|d1:19|
|d56_1:20|d8_1:24|d1:18|
|d56_1:20|d8_1:24|d1:17|
|d56_1:20|d8_1:24|d1:16|
|d56_1:20|d8_1:23|
|d56_1:20|d8_1:23|d1:15|
|d56_1:20|d8_1:23|d1:22|
|d56_1:20|d8_1:23|d1:21|
|d56_1:20|d8_1:23|d1:20|
|d56_1:20|d8_1:23|d1:19|
|d56_1:20|d8_1:23|d1:18|
|d56_1:20|d8_1:23|d1:17|
|d56_1:20|d8_1:23|d1:16|
|d56_1:20|d8_1:22|
|d56_1:20|d8_1:22|d1:15|
|d56_1:20|d8_1:22|d1:22|
|d56_1:20|d8_1:22|d1:21|
|d56_1:20|d8_1:22|d1:20|
|d56_1:20|d8_1:22|d1:19|
|d56_1:20|d8_1:22|d1:18|
|d56_1:20|d8_1:22|d1:17|
|d56_1:20|d8_1:22|d1:16|
|d56_1:19|
|d56_1:19|d8_1:21|
|d56_1:19|d8_1:21|d1:15|
|d56_1:19|d8_1:21|d1:22|
|d56_1:19|d8_1:21|d1:21|
|d56_1:19|d8_1:21|d1:20|
|d56_1:19|d8_1:21|d1:19|
|d56_1:19|d8_1:21|d1:18|
|d56_1:19|d8_1:21|d1:17|
|d56_1:19|d8_1:21|d1:16|
|d56_1:19|d8_1:27|
|d56_1:19|d8_1:27|d1:15|
|d56_1:19|d8_1:27|d1:22|
|d56_1:19|d8_1:27|d1:21|
|d56_1:19|d8_1:27|d1:20|
|d56_1:19|d8_1:27|d1:19|
|d56_1:19|d8_1:27|d1:18|
|d56_1:19|d8_1:27|d1:17|
|d56_1:19|d8_1:27|d1:16|
|d56_1:19|d8_1:26|
|d56_1:19|d8_1:26|d1:15|
|d56_1:19|d8_1:26|d1:22|
|d56_1:19|d8_1:26|d1:21|
|d56_1:19|d8_1:26|d1:20|
|d56_1:19|d8_1:26|d1:19|
|d56_1:19|d8_1:26|d1:18|
|d56_1:19|d8_1:26|d1:17|
|d56_1:19|d8_1:26|d1:16|
|d56_1:19|d8_1:25|
|d56_1:19|d8_1:25|d1:15|
|d56_1:19|d8_1:25|d1:22|
|d56_1:19|d8_1:25|d1:21|
|d56_1:19|d8_1:25|d1:20|
|d56_1:19|d8_1:25|d1:19|
|d56_1:19|d8_1:25|d1:18|
|d56_1:19|d8_1:25|d1:17|
|d56_1:19|d8_1:25|d1:16|
|d56_1:19|d8_1:24|
|d56_1:19|d8_1:24|d1:15|
|d56_1:19|d8_1:24|d1:22|
|d56_1:19|d8_1:24|d1:21|
|d56_1:19|d8_1:24|d1:20|
|d56_1:19|d8_1:24|d1:19|
|d56_1:19|d8_1:24|d1:18|
|d56_1:19|d8_1:24|d1:17|
|d56_1:19|d8_1:24|d1:16|
|d56_1:19|d8_1:23|
|d56_1:19|d8_1:23|d1:15|
|d56_1:19|d8_1:23|d1:22|
|d56_1:19|d8_1:23|d1:21|
|d56_1:19|d8_1:23|d1:20|
|d56_1:19|d8_1:23|d1:19|
|d56_1:19|d8_1:23|d1:18|
|d56_1:19|d8_1:23|d1:17|
|d56_1:19|d8_1:23|d1:16|
|d56_1:19|d8_1:22|
|d56_1:19|d8_1:22|d1:15|
|d56_1:19|d8_1:22|d1:22|
|d56_1:19|d8_1:22|d1:21|
|d56_1:19|d8_1:22|d1:20|
|d56_1:19|d8_1:22|d1:19|
|d56_1:19|d8_1:22|d1:18|
|d56_1:19|d8_1:22|d1:17|
|d56_1:19|d8_1:22|d1:16|


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_4

***** Logic for device 'd56_4' compiled without errors.




Device: EP1810LC-20

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                                   R                             
                                   E                             
                                   S                             
              Q  Q  Q  Q  Q  Q  Q  E     Q  Q  Q  Q  Q  Q        
              0  0  0  1  1  1  1  R     0  1  1  1  1  1        
              _  _  _  _  _  _  _  V  G  _  _  _  _  _  _  Q  P  
              4  4  4  1  2  2  3  E  N  3  3  4  4  4  4  3  3  
              3  4  6  6  7  9  6  D  D  9  9  0  3  4  6  9  9  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
     Q40 | 10                                                  60 | Q36 
     Q43 | 11                                                  59 | P46 
     Q44 | 12                                                  58 | P44 
     Q46 | 13                                                  57 | P43 
     P29 | 14                                                  56 | ~PIN000 
     P27 | 15                                                  55 | ~PIN001 
     P16 | 16                                                  54 | ~PIN002 
     P36 | 17                                                  53 | WQ 
     VCC | 18                   EP1810LC-20                    52 | VCC 
     P40 | 19                                                  51 | WP 
 ~PIN008 | 20                                                  50 | ~PIN003 
 ~PIN007 | 21                                                  49 | ~PIN004 
 ~PIN006 | 22                                                  48 | ~PIN005 
     Q27 | 23                                                  47 | Q3_44 
   Q2_46 | 24                                                  46 | Q3_46 
   Q2_44 | 25                                                  45 | Q29 
   Q2_43 | 26                                                  44 | Q16 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              Q  Q  Q  Q  Q  Q  Q  Q  G  Q  Q  Q  Q  Q  Q  Q  Q  
              2  2  2  2  0  0  0  0  N  3  3  3  3  3  3  2  0  
              _  _  _  _  _  _  _  _  D  _  _  _  _  _  _  _  _  
              4  3  2  2  4  3  2  2     4  4  3  2  2  1  1  1  
              0  6  9  7  0  6  9  7     3  0  6  9  7  6  6  6  
                                                                 
                                                                 
                                                                 


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_4

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     7/12( 58%)  11/12( 91%) 
B:    LC13 - LC24    11/12( 91%)  12/12(100%) 
C:    LC25 - LC36    10/12( 83%)  12/12(100%) 
D:    LC37 - LC48     6/12( 50%)  12/12(100%) 


Total dedicated input pins used:                16/16     (100%)
Total I/O pins used:                            47/48     ( 97%)
Total logic cells used:                         34/48     ( 70%)
Average fan-in:                                  8.00
Total fan-in:                                   272

Total input pins required:                      29
Total output pins required:                     34
Total bidirectional pins required:               0
Total logic cells required:                     34
Total flipflops required:                       34

Synthesized logic cells:                         0/  48   (  0%)



Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_4

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT    s         0    0   34    0  ~PIN000
  55      -   -       INPUT    s         0    0   16    0  ~PIN001
  54      -   -       INPUT    s         0    0   17    0  ~PIN002
  50      -   -       INPUT    s         0    0    8    0  ~PIN003
  49      -   -       INPUT    s         0    0   17    0  ~PIN004
  48      -   -       INPUT    s         0    0    8    0  ~PIN005
  22      -   -       INPUT    s         0    0   18    0  ~PIN006
  21      -   -       INPUT    s         0    0    9    0  ~PIN007
  20      -   -       INPUT    s         0    0    9    0  ~PIN008
  16      -   -       INPUT              0    0    4    0  P16
  15      -   -       INPUT              0    0    4    0  P27
  14      -   -       INPUT              0    0    4    0  P29
  17      -   -       INPUT              0    0    4    0  P36
  61   (41)  (D)      INPUT              0    0    2    0  P39
  19      -   -       INPUT              0    0    4    0  P40
  57   (37)  (D)      INPUT     g        0    0    4    0  P43
  58   (38)  (D)      INPUT     g        0    0    4    0  P44
  59   (39)  (D)      INPUT     g        0    0    4    0  P46
  44   (33)  (C)      INPUT     g        0    0    4    0  Q16
  23   (13)  (B)      INPUT     g        0    0    4    0  Q27
  45   (34)  (C)      INPUT     g        0    0    4    0  Q29
  60   (40)  (D)      INPUT     g        0    0    4    0  Q36
  62   (42)  (D)      INPUT              0    0    2    0  Q39
  10    (9)  (A)      INPUT     g        0    0    4    0  Q40
  11   (10)  (A)      INPUT     g        0    0    4    0  Q43
  12   (11)  (A)      INPUT     g        0    0    4    0  Q44
  13   (12)  (A)      INPUT     g        0    0    4    0  Q46
  51      -   -       INPUT              0    0   34    0  WP
  53      -   -       INPUT              0    0   34    0  WQ


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_4

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  43     32    C         FF              8    0    0    0  Q0_16 (|d56_1:22|d8_1:25|d1:22|:9)
  34     24    B         FF              8    0    0    0  Q0_27 (|d56_1:22|d8_1:24|d1:19|:9)
  33     23    B         FF              8    0    0    0  Q0_29 (|d56_1:22|d8_1:24|d1:17|:9)
  32     22    B         FF              8    0    0    0  Q0_36 (|d56_1:22|d8_1:23|d1:18|:9)
  68     48    D         FF              8    0    0    0  Q0_39 (|d56_1:22|d8_1:23|d1:15|:9)
  31     21    B         FF              8    0    0    0  Q0_40 (|d56_1:22|d8_1:22|d1:22|:9)
   9      8    A         FF              8    0    0    0  Q0_43 (|d56_1:22|d8_1:22|d1:19|:9)
   8      7    A         FF              8    0    0    0  Q0_44 (|d56_1:22|d8_1:22|d1:18|:9)
   7      6    A         FF              8    0    0    0  Q0_46 (|d56_1:22|d8_1:22|d1:16|:9)
   6      5    A         FF              8    0    0    0  Q1_16 (|d56_1:21|d8_1:25|d1:22|:9)
   5      4    A         FF              8    0    0    0  Q1_27 (|d56_1:21|d8_1:24|d1:19|:9)
   4      3    A         FF              8    0    0    0  Q1_29 (|d56_1:21|d8_1:24|d1:17|:9)
   3      2    A         FF              8    0    0    0  Q1_36 (|d56_1:21|d8_1:23|d1:18|:9)
  67     47    D         FF              8    0    0    0  Q1_39 (|d56_1:21|d8_1:23|d1:15|:9)
  66     46    D         FF              8    0    0    0  Q1_40 (|d56_1:21|d8_1:22|d1:22|:9)
  65     45    D         FF              8    0    0    0  Q1_43 (|d56_1:21|d8_1:22|d1:19|:9)
  64     44    D         FF              8    0    0    0  Q1_44 (|d56_1:21|d8_1:22|d1:18|:9)
  63     43    D         FF              8    0    0    0  Q1_46 (|d56_1:21|d8_1:22|d1:16|:9)
  42     31    C         FF              8    0    0    0  Q2_16 (|d56_1:20|d8_1:25|d1:22|:9)
  30     20    B         FF              8    0    0    0  Q2_27 (|d56_1:20|d8_1:24|d1:19|:9)
  29     19    B         FF              8    0    0    0  Q2_29 (|d56_1:20|d8_1:24|d1:17|:9)
  28     18    B         FF              8    0    0    0  Q2_36 (|d56_1:20|d8_1:23|d1:18|:9)
  27     17    B         FF              8    0    0    0  Q2_40 (|d56_1:20|d8_1:22|d1:22|:9)
  26     16    B         FF              8    0    0    0  Q2_43 (|d56_1:20|d8_1:22|d1:19|:9)
  25     15    B         FF              8    0    0    0  Q2_44 (|d56_1:20|d8_1:22|d1:18|:9)
  24     14    B         FF              8    0    0    0  Q2_46 (|d56_1:20|d8_1:22|d1:16|:9)
  41     30    C         FF              8    0    0    0  Q3_16 (|d56_1:19|d8_1:25|d1:22|:9)
  40     29    C         FF              8    0    0    0  Q3_27 (|d56_1:19|d8_1:24|d1:19|:9)
  39     28    C         FF              8    0    0    0  Q3_29 (|d56_1:19|d8_1:24|d1:17|:9)
  38     27    C         FF              8    0    0    0  Q3_36 (|d56_1:19|d8_1:23|d1:18|:9)
  37     26    C         FF              8    0    0    0  Q3_40 (|d56_1:19|d8_1:22|d1:22|:9)
  36     25    C         FF              8    0    0    0  Q3_43 (|d56_1:19|d8_1:22|d1:19|:9)
  47     36    C         FF              8    0    0    0  Q3_44 (|d56_1:19|d8_1:22|d1:18|:9)
  46     35    C         FF              8    0    0    0  Q3_46 (|d56_1:19|d8_1:22|d1:16|:9)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_4

** LOGIC CELL INTERCONNECTIONS **

                       Logic cells placed in LAB 'A'
        +------------- LC8 Q0_43
        | +----------- LC7 Q0_44
        | | +--------- LC6 Q0_46
        | | | +------- LC5 Q1_16
        | | | | +----- LC4 Q1_27
        | | | | | +--- LC3 Q1_29
        | | | | | | +- LC2 Q1_36
        | | | | | | | 
        | | | | | | |   Other LABs fed by signals
        | | | | | | |   that feed LAB 'A'
LC      | | | | | | | 
LC8  -> - - - - - - - | <-- Q0_43
LC7  -> - - - - - - - | <-- Q0_44
LC6  -> - - - - - - - | <-- Q0_46
LC5  -> - - - - - - - | <-- Q1_16
LC4  -> - - - - - - - | <-- Q1_27
LC3  -> - - - - - - - | <-- Q1_29
LC2  -> - - - - - - - | <-- Q1_36

Pin
56   -> @ @ @ @ @ @ @ | <-- ~PIN000
55   -> - - - - - - - | <-- ~PIN001
54   -> - - - @ @ @ @ | <-- ~PIN002
50   -> - - - - - - - | <-- ~PIN003
49   -> @ @ @ - - - - | <-- ~PIN004
48   -> - - - - - - - | <-- ~PIN005
22   -> @ @ @ @ @ @ @ | <-- ~PIN006
21   -> - - - @ @ @ @ | <-- ~PIN007
20   -> @ @ @ - - - - | <-- ~PIN008
16   -> - - - @ - - - | <-- P16
15   -> - - - - @ - - | <-- P27
14   -> - - - - - @ - | <-- P29
17   -> - - - - - - @ | <-- P36
19   -> - - - - - - - | <-- P40
57   -> * - - - - - - | <-- P43
58   -> - * - - - - - | <-- P44
59   -> - - * - - - - | <-- P46
44   -> - - - * - - - | <-- Q16
23   -> - - - - * - - | <-- Q27
45   -> - - - - - * - | <-- Q29
60   -> - - - - - - * | <-- Q36
11   -> * - - - - - - | <-- Q43
12   -> - * - - - - - | <-- Q44
13   -> - - * - - - - | <-- Q46
51   -> @ @ @ @ @ @ @ | <-- WP
53   -> @ @ @ @ @ @ @ | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_4

** LOGIC CELL INTERCONNECTIONS **

                               Logic cells placed in LAB 'B'
        +--------------------- LC24 Q0_27
        | +------------------- LC23 Q0_29
        | | +----------------- LC22 Q0_36
        | | | +--------------- LC21 Q0_40
        | | | | +------------- LC20 Q2_27
        | | | | | +----------- LC19 Q2_29
        | | | | | | +--------- LC18 Q2_36
        | | | | | | | +------- LC17 Q2_40
        | | | | | | | | +----- LC16 Q2_43
        | | | | | | | | | +--- LC15 Q2_44
        | | | | | | | | | | +- LC14 Q2_46
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | 
LC24 -> - - - - - - - - - - - | <-- Q0_27
LC23 -> - - - - - - - - - - - | <-- Q0_29
LC22 -> - - - - - - - - - - - | <-- Q0_36
LC21 -> - - - - - - - - - - - | <-- Q0_40
LC20 -> - - - - - - - - - - - | <-- Q2_27
LC19 -> - - - - - - - - - - - | <-- Q2_29
LC18 -> - - - - - - - - - - - | <-- Q2_36
LC17 -> - - - - - - - - - - - | <-- Q2_40
LC16 -> - - - - - - - - - - - | <-- Q2_43
LC15 -> - - - - - - - - - - - | <-- Q2_44
LC14 -> - - - - - - - - - - - | <-- Q2_46

Pin
56   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN000
55   -> - - - - @ @ @ @ @ @ @ | <-- ~PIN001
54   -> - - - - - - - - - - - | <-- ~PIN002
50   -> - - - - - - - - - - - | <-- ~PIN003
49   -> @ @ @ @ @ @ @ @ @ @ @ | <-- ~PIN004
48   -> - - - - @ @ @ @ @ @ @ | <-- ~PIN005
22   -> @ @ @ @ - - - - - - - | <-- ~PIN006
21   -> - - - - - - - - - - - | <-- ~PIN007
20   -> @ @ @ @ - - - - - - - | <-- ~PIN008
16   -> - - - - - - - - - - - | <-- P16
15   -> @ - - - @ - - - - - - | <-- P27
14   -> - @ - - - @ - - - - - | <-- P29
17   -> - - @ - - - @ - - - - | <-- P36
19   -> - - - @ - - - @ - - - | <-- P40
57   -> - - - - - - - - * - - | <-- P43
58   -> - - - - - - - - - * - | <-- P44
59   -> - - - - - - - - - - * | <-- P46
23   -> * - - - * - - - - - - | <-- Q27
45   -> - * - - - * - - - - - | <-- Q29
60   -> - - * - - - * - - - - | <-- Q36
10   -> - - - * - - - * - - - | <-- Q40
11   -> - - - - - - - - * - - | <-- Q43
12   -> - - - - - - - - - * - | <-- Q44
13   -> - - - - - - - - - - * | <-- Q46
51   -> @ @ @ @ @ @ @ @ @ @ @ | <-- WP
53   -> @ @ @ @ @ @ @ @ @ @ @ | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_4

** LOGIC CELL INTERCONNECTIONS **

                             Logic cells placed in LAB 'C'
        +------------------- LC32 Q0_16
        | +----------------- LC31 Q2_16
        | | +--------------- LC30 Q3_16
        | | | +------------- LC29 Q3_27
        | | | | +----------- LC28 Q3_29
        | | | | | +--------- LC27 Q3_36
        | | | | | | +------- LC26 Q3_40
        | | | | | | | +----- LC25 Q3_43
        | | | | | | | | +--- LC36 Q3_44
        | | | | | | | | | +- LC35 Q3_46
        | | | | | | | | | | 
        | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | 
LC32 -> - - - - - - - - - - | <-- Q0_16
LC31 -> - - - - - - - - - - | <-- Q2_16
LC30 -> - - - - - - - - - - | <-- Q3_16
LC29 -> - - - - - - - - - - | <-- Q3_27
LC28 -> - - - - - - - - - - | <-- Q3_29
LC27 -> - - - - - - - - - - | <-- Q3_36
LC26 -> - - - - - - - - - - | <-- Q3_40
LC25 -> - - - - - - - - - - | <-- Q3_43
LC36 -> - - - - - - - - - - | <-- Q3_44
LC35 -> - - - - - - - - - - | <-- Q3_46

Pin
56   -> @ @ @ @ @ @ @ @ @ @ | <-- ~PIN000
55   -> - @ @ @ @ @ @ @ @ @ | <-- ~PIN001
54   -> - - @ @ @ @ @ @ @ @ | <-- ~PIN002
50   -> - - @ @ @ @ @ @ @ @ | <-- ~PIN003
49   -> @ @ - - - - - - - - | <-- ~PIN004
48   -> - @ - - - - - - - - | <-- ~PIN005
22   -> @ - - - - - - - - - | <-- ~PIN006
21   -> - - - - - - - - - - | <-- ~PIN007
20   -> @ - - - - - - - - - | <-- ~PIN008
16   -> @ @ @ - - - - - - - | <-- P16
15   -> - - - @ - - - - - - | <-- P27
14   -> - - - - @ - - - - - | <-- P29
17   -> - - - - - @ - - - - | <-- P36
19   -> - - - - - - @ - - - | <-- P40
57   -> - - - - - - - * - - | <-- P43
58   -> - - - - - - - - * - | <-- P44
59   -> - - - - - - - - - * | <-- P46
44   -> * * * - - - - - - - | <-- Q16
23   -> - - - * - - - - - - | <-- Q27
45   -> - - - - * - - - - - | <-- Q29
60   -> - - - - - * - - - - | <-- Q36
10   -> - - - - - - * - - - | <-- Q40
11   -> - - - - - - - * - - | <-- Q43
12   -> - - - - - - - - * - | <-- Q44
13   -> - - - - - - - - - * | <-- Q46
51   -> @ @ @ @ @ @ @ @ @ @ | <-- WP
53   -> @ @ @ @ @ @ @ @ @ @ | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_4

** LOGIC CELL INTERCONNECTIONS **

                     Logic cells placed in LAB 'D'
        +----------- LC48 Q0_39
        | +--------- LC47 Q1_39
        | | +------- LC46 Q1_40
        | | | +----- LC45 Q1_43
        | | | | +--- LC44 Q1_44
        | | | | | +- LC43 Q1_46
        | | | | | | 
        | | | | | |   Other LABs fed by signals
        | | | | | |   that feed LAB 'D'
LC      | | | | | | 
LC48 -> - - - - - - | <-- Q0_39
LC47 -> - - - - - - | <-- Q1_39
LC46 -> - - - - - - | <-- Q1_40
LC45 -> - - - - - - | <-- Q1_43
LC44 -> - - - - - - | <-- Q1_44
LC43 -> - - - - - - | <-- Q1_46

Pin
56   -> @ @ @ @ @ @ | <-- ~PIN000
55   -> - - - - - - | <-- ~PIN001
54   -> - @ @ @ @ @ | <-- ~PIN002
50   -> - - - - - - | <-- ~PIN003
49   -> @ - - - - - | <-- ~PIN004
48   -> - - - - - - | <-- ~PIN005
22   -> @ @ @ @ @ @ | <-- ~PIN006
21   -> - @ @ @ @ @ | <-- ~PIN007
20   -> @ - - - - - | <-- ~PIN008
16   -> - - - - - - | <-- P16
15   -> - - - - - - | <-- P27
14   -> - - - - - - | <-- P29
17   -> - - - - - - | <-- P36
61   -> * * - - - - | <-- P39
19   -> - - @ - - - | <-- P40
57   -> - - - * - - | <-- P43
58   -> - - - - * - | <-- P44
59   -> - - - - - * | <-- P46
62   -> * * - - - - | <-- Q39
10   -> - - * - - - | <-- Q40
11   -> - - - * - - | <-- Q43
12   -> - - - - * - | <-- Q44
13   -> - - - - - * | <-- Q46
51   -> @ @ @ @ @ @ | <-- WP
53   -> @ @ @ @ @ @ | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_4

** EQUATIONS **

P16      : INPUT;
P27      : INPUT;
P29      : INPUT;
P36      : INPUT;
P39      : INPUT;
P40      : INPUT;
P43      : INPUT;
P44      : INPUT;
P46      : INPUT;
Q16      : INPUT;
Q27      : INPUT;
Q29      : INPUT;
Q36      : INPUT;
Q39      : INPUT;
Q40      : INPUT;
Q43      : INPUT;
Q44      : INPUT;
Q46      : INPUT;
WP       : INPUT;
WQ       : INPUT;
~PIN000  : INPUT;
~PIN001  : INPUT;
~PIN002  : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN005  : INPUT;
~PIN006  : INPUT;
~PIN007  : INPUT;
~PIN008  : INPUT;

-- Node name is 'Q0_16' = '|d56_1:22|d8_1:25|d1:22|O' 
-- Equation name is 'Q0_16', type is output 
 Q0_16   = DFF( _EQ001,  _EQ002,  VCC,  VCC);
  _EQ001 =  Q16 &  WQ
         #  P16 &  WP;
  _EQ002 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_27' = '|d56_1:22|d8_1:24|d1:19|O' 
-- Equation name is 'Q0_27', type is output 
 Q0_27   = DFF( _EQ003,  _EQ004,  VCC,  VCC);
  _EQ003 =  Q27 &  WQ
         #  P27 &  WP;
  _EQ004 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_29' = '|d56_1:22|d8_1:24|d1:17|O' 
-- Equation name is 'Q0_29', type is output 
 Q0_29   = DFF( _EQ005,  _EQ006,  VCC,  VCC);
  _EQ005 =  Q29 &  WQ
         #  P29 &  WP;
  _EQ006 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_36' = '|d56_1:22|d8_1:23|d1:18|O' 
-- Equation name is 'Q0_36', type is output 
 Q0_36   = DFF( _EQ007,  _EQ008,  VCC,  VCC);
  _EQ007 =  Q36 &  WQ
         #  P36 &  WP;
  _EQ008 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_39' = '|d56_1:22|d8_1:23|d1:15|O' 
-- Equation name is 'Q0_39', type is output 
 Q0_39   = DFF( _EQ009,  _EQ010,  VCC,  VCC);
  _EQ009 =  Q39 &  WQ
         #  P39 &  WP;
  _EQ010 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_40' = '|d56_1:22|d8_1:22|d1:22|O' 
-- Equation name is 'Q0_40', type is output 
 Q0_40   = DFF( _EQ011,  _EQ012,  VCC,  VCC);
  _EQ011 =  Q40 &  WQ
         #  P40 &  WP;
  _EQ012 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_43' = '|d56_1:22|d8_1:22|d1:19|O' 
-- Equation name is 'Q0_43', type is output 
 Q0_43   = DFF( _EQ013,  _EQ014,  VCC,  VCC);
  _EQ013 =  Q43 &  WQ
         #  P43 &  WP;
  _EQ014 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_44' = '|d56_1:22|d8_1:22|d1:18|O' 
-- Equation name is 'Q0_44', type is output 
 Q0_44   = DFF( _EQ015,  _EQ016,  VCC,  VCC);
  _EQ015 =  Q44 &  WQ
         #  P44 &  WP;
  _EQ016 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_46' = '|d56_1:22|d8_1:22|d1:16|O' 
-- Equation name is 'Q0_46', type is output 
 Q0_46   = DFF( _EQ017,  _EQ018,  VCC,  VCC);
  _EQ017 =  Q46 &  WQ
         #  P46 &  WP;
  _EQ018 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q1_16' = '|d56_1:21|d8_1:25|d1:22|O' 
-- Equation name is 'Q1_16', type is output 
 Q1_16   = DFF( _EQ019,  _EQ020,  VCC,  VCC);
  _EQ019 =  Q16 &  WQ
         #  P16 &  WP;
  _EQ020 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_27' = '|d56_1:21|d8_1:24|d1:19|O' 
-- Equation name is 'Q1_27', type is output 
 Q1_27   = DFF( _EQ021,  _EQ022,  VCC,  VCC);
  _EQ021 =  Q27 &  WQ
         #  P27 &  WP;
  _EQ022 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_29' = '|d56_1:21|d8_1:24|d1:17|O' 
-- Equation name is 'Q1_29', type is output 
 Q1_29   = DFF( _EQ023,  _EQ024,  VCC,  VCC);
  _EQ023 =  Q29 &  WQ
         #  P29 &  WP;
  _EQ024 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_36' = '|d56_1:21|d8_1:23|d1:18|O' 
-- Equation name is 'Q1_36', type is output 
 Q1_36   = DFF( _EQ025,  _EQ026,  VCC,  VCC);
  _EQ025 =  Q36 &  WQ
         #  P36 &  WP;
  _EQ026 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_39' = '|d56_1:21|d8_1:23|d1:15|O' 
-- Equation name is 'Q1_39', type is output 
 Q1_39   = DFF( _EQ027,  _EQ028,  VCC,  VCC);
  _EQ027 =  Q39 &  WQ
         #  P39 &  WP;
  _EQ028 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_40' = '|d56_1:21|d8_1:22|d1:22|O' 
-- Equation name is 'Q1_40', type is output 
 Q1_40   = DFF( _EQ029,  _EQ030,  VCC,  VCC);
  _EQ029 =  Q40 &  WQ
         #  P40 &  WP;
  _EQ030 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_43' = '|d56_1:21|d8_1:22|d1:19|O' 
-- Equation name is 'Q1_43', type is output 
 Q1_43   = DFF( _EQ031,  _EQ032,  VCC,  VCC);
  _EQ031 =  Q43 &  WQ
         #  P43 &  WP;
  _EQ032 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_44' = '|d56_1:21|d8_1:22|d1:18|O' 
-- Equation name is 'Q1_44', type is output 
 Q1_44   = DFF( _EQ033,  _EQ034,  VCC,  VCC);
  _EQ033 =  Q44 &  WQ
         #  P44 &  WP;
  _EQ034 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_46' = '|d56_1:21|d8_1:22|d1:16|O' 
-- Equation name is 'Q1_46', type is output 
 Q1_46   = DFF( _EQ035,  _EQ036,  VCC,  VCC);
  _EQ035 =  Q46 &  WQ
         #  P46 &  WP;
  _EQ036 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q2_16' = '|d56_1:20|d8_1:25|d1:22|O' 
-- Equation name is 'Q2_16', type is output 
 Q2_16   = DFF( _EQ037,  _EQ038,  VCC,  VCC);
  _EQ037 =  Q16 &  WQ
         #  P16 &  WP;
  _EQ038 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_27' = '|d56_1:20|d8_1:24|d1:19|O' 
-- Equation name is 'Q2_27', type is output 
 Q2_27   = DFF( _EQ039,  _EQ040,  VCC,  VCC);
  _EQ039 =  Q27 &  WQ
         #  P27 &  WP;
  _EQ040 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_29' = '|d56_1:20|d8_1:24|d1:17|O' 
-- Equation name is 'Q2_29', type is output 
 Q2_29   = DFF( _EQ041,  _EQ042,  VCC,  VCC);
  _EQ041 =  Q29 &  WQ
         #  P29 &  WP;
  _EQ042 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_36' = '|d56_1:20|d8_1:23|d1:18|O' 
-- Equation name is 'Q2_36', type is output 
 Q2_36   = DFF( _EQ043,  _EQ044,  VCC,  VCC);
  _EQ043 =  Q36 &  WQ
         #  P36 &  WP;
  _EQ044 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_40' = '|d56_1:20|d8_1:22|d1:22|O' 
-- Equation name is 'Q2_40', type is output 
 Q2_40   = DFF( _EQ045,  _EQ046,  VCC,  VCC);
  _EQ045 =  Q40 &  WQ
         #  P40 &  WP;
  _EQ046 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_43' = '|d56_1:20|d8_1:22|d1:19|O' 
-- Equation name is 'Q2_43', type is output 
 Q2_43   = DFF( _EQ047,  _EQ048,  VCC,  VCC);
  _EQ047 =  Q43 &  WQ
         #  P43 &  WP;
  _EQ048 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_44' = '|d56_1:20|d8_1:22|d1:18|O' 
-- Equation name is 'Q2_44', type is output 
 Q2_44   = DFF( _EQ049,  _EQ050,  VCC,  VCC);
  _EQ049 =  Q44 &  WQ
         #  P44 &  WP;
  _EQ050 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_46' = '|d56_1:20|d8_1:22|d1:16|O' 
-- Equation name is 'Q2_46', type is output 
 Q2_46   = DFF( _EQ051,  _EQ052,  VCC,  VCC);
  _EQ051 =  Q46 &  WQ
         #  P46 &  WP;
  _EQ052 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q3_16' = '|d56_1:19|d8_1:25|d1:22|O' 
-- Equation name is 'Q3_16', type is output 
 Q3_16   = DFF( _EQ053,  _EQ054,  VCC,  VCC);
  _EQ053 =  Q16 &  WQ
         #  P16 &  WP;
  _EQ054 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_27' = '|d56_1:19|d8_1:24|d1:19|O' 
-- Equation name is 'Q3_27', type is output 
 Q3_27   = DFF( _EQ055,  _EQ056,  VCC,  VCC);
  _EQ055 =  Q27 &  WQ
         #  P27 &  WP;
  _EQ056 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_29' = '|d56_1:19|d8_1:24|d1:17|O' 
-- Equation name is 'Q3_29', type is output 
 Q3_29   = DFF( _EQ057,  _EQ058,  VCC,  VCC);
  _EQ057 =  Q29 &  WQ
         #  P29 &  WP;
  _EQ058 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_36' = '|d56_1:19|d8_1:23|d1:18|O' 
-- Equation name is 'Q3_36', type is output 
 Q3_36   = DFF( _EQ059,  _EQ060,  VCC,  VCC);
  _EQ059 =  Q36 &  WQ
         #  P36 &  WP;
  _EQ060 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_40' = '|d56_1:19|d8_1:22|d1:22|O' 
-- Equation name is 'Q3_40', type is output 
 Q3_40   = DFF( _EQ061,  _EQ062,  VCC,  VCC);
  _EQ061 =  Q40 &  WQ
         #  P40 &  WP;
  _EQ062 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_43' = '|d56_1:19|d8_1:22|d1:19|O' 
-- Equation name is 'Q3_43', type is output 
 Q3_43   = DFF( _EQ063,  _EQ064,  VCC,  VCC);
  _EQ063 =  Q43 &  WQ
         #  P43 &  WP;
  _EQ064 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_44' = '|d56_1:19|d8_1:22|d1:18|O' 
-- Equation name is 'Q3_44', type is output 
 Q3_44   = DFF( _EQ065,  _EQ066,  VCC,  VCC);
  _EQ065 =  Q44 &  WQ
         #  P44 &  WP;
  _EQ066 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_46' = '|d56_1:19|d8_1:22|d1:16|O' 
-- Equation name is 'Q3_46', type is output 
 Q3_46   = DFF( _EQ067,  _EQ068,  VCC,  VCC);
  _EQ067 =  Q46 &  WQ
         #  P46 &  WP;
  _EQ068 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;



Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_41

***** Logic for device 'd56_41' compiled without errors.




Device: EP1810LC-20

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                                                     R  R  R  R  
                                                     E  E  E  E  
                                                     S  S  S  S  
              Q  Q  Q  Q  Q  Q  Q  Q     Q  Q  Q  Q  E  E  E  E  
              0  0  0  0  1  1  1  1     0  1  2  3  R  R  R  R  
              _  _  _  _  _  _  _  _  G  _  _  _  _  V  V  V  V  
              1  1  1  5  1  1  1  5  N  3  3  3  3  E  E  E  E  
              2  4  8  0  2  4  8  0  D  2  2  2  2  D  D  D  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
     P50 | 10                                                  60 | P32 
     Q12 | 11                                                  59 | Q32 
     Q14 | 12                                                  58 | RESERVED 
     Q18 | 13                                                  57 | Q50 
     P12 | 14                                                  56 | ~PIN000 
     P11 | 15                                                  55 | ~PIN001 
      P0 | 16                                                  54 | ~PIN002 
     P14 | 17                                                  53 | WQ 
     VCC | 18                   EP1810LC-20                    52 | VCC 
     P18 | 19                                                  51 | WP 
 ~PIN008 | 20                                                  50 | ~PIN003 
 ~PIN007 | 21                                                  49 | ~PIN004 
 ~PIN006 | 22                                                  48 | ~PIN005 
      Q0 | 23                                                  47 | P38 
     Q11 | 24                                                  46 | Q3_38 
   Q2_50 | 25                                                  45 | Q3_50 
   Q2_18 | 26                                                  44 | Q38 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              Q  Q  Q  Q  Q  Q  Q  Q  G  Q  Q  Q  Q  Q  Q  Q  Q  
              2  2  2  2  1  1  0  0  N  3  3  3  3  3  2  1  0  
              _  _  _  _  _  _  _  _  D  _  _  _  _  _  _  _  _  
              1  1  1  0  1  0  1  0     1  1  1  1  0  3  3  3  
              4  2  1     1     1        8  4  2  1     8  8  8  
                                                                 
                                                                 
                                                                 


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_41

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     8/12( 66%)  12/12(100%) 
B:    LC13 - LC24    10/12( 83%)  12/12(100%) 
C:    LC25 - LC36    10/12( 83%)  12/12(100%) 
D:    LC37 - LC48     4/12( 33%)   7/12( 58%) 


Total dedicated input pins used:                16/16     (100%)
Total I/O pins used:                            43/48     ( 89%)
Total logic cells used:                         32/48     ( 66%)
Average fan-in:                                  8.00
Total fan-in:                                   256

Total input pins required:                      27
Total output pins required:                     32
Total bidirectional pins required:               0
Total logic cells required:                     32
Total flipflops required:                       32

Synthesized logic cells:                         0/  48   (  0%)



Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_41

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT    s         0    0   32    0  ~PIN000
  55      -   -       INPUT    s         0    0   16    0  ~PIN001
  54      -   -       INPUT    s         0    0   16    0  ~PIN002
  50      -   -       INPUT    s         0    0    8    0  ~PIN003
  49      -   -       INPUT    s         0    0   16    0  ~PIN004
  48      -   -       INPUT    s         0    0    8    0  ~PIN005
  22      -   -       INPUT    s         0    0   16    0  ~PIN006
  21      -   -       INPUT    s         0    0    8    0  ~PIN007
  20      -   -       INPUT    s         0    0    8    0  ~PIN008
  16      -   -       INPUT              0    0    4    0  P0
  15      -   -       INPUT              0    0    4    0  P11
  14      -   -       INPUT              0    0    4    0  P12
  17      -   -       INPUT              0    0    4    0  P14
  19      -   -       INPUT              0    0    4    0  P18
  60   (40)  (D)      INPUT     g        0    0    4    0  P32
  47   (36)  (C)      INPUT     g        0    0    4    0  P38
  10    (9)  (A)      INPUT     g        0    0    4    0  P50
  23   (13)  (B)      INPUT     g        0    0    4    0  Q0
  24   (14)  (B)      INPUT     g        0    0    4    0  Q11
  11   (10)  (A)      INPUT     g        0    0    4    0  Q12
  12   (11)  (A)      INPUT     g        0    0    4    0  Q14
  13   (12)  (A)      INPUT     g        0    0    4    0  Q18
  59   (39)  (D)      INPUT     g        0    0    4    0  Q32
  44   (33)  (C)      INPUT     g        0    0    4    0  Q38
  57   (37)  (D)      INPUT     g        0    0    4    0  Q50
  51      -   -       INPUT              0    0   32    0  WP
  53      -   -       INPUT              0    0   32    0  WQ


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_41

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  34     24    B         FF              8    0    0    0  Q0_0 (|d56_1:22|d8_1:27|d1:22|:9)
  33     23    B         FF              8    0    0    0  Q0_11 (|d56_1:22|d8_1:26|d1:19|:9)
   9      8    A         FF              8    0    0    0  Q0_12 (|d56_1:22|d8_1:26|d1:18|:9)
   8      7    A         FF              8    0    0    0  Q0_14 (|d56_1:22|d8_1:26|d1:16|:9)
   7      6    A         FF              8    0    0    0  Q0_18 (|d56_1:22|d8_1:25|d1:20|:9)
  68     48    D         FF              8    0    0    0  Q0_32 (|d56_1:22|d8_1:23|d1:22|:9)
  43     32    C         FF              8    0    0    0  Q0_38 (|d56_1:22|d8_1:23|d1:16|:9)
   6      5    A         FF              8    0    0    0  Q0_50 (|d56_1:22|d8_1:21|d1:20|:9)
  32     22    B         FF              8    0    0    0  Q1_0 (|d56_1:21|d8_1:27|d1:22|:9)
  31     21    B         FF              8    0    0    0  Q1_11 (|d56_1:21|d8_1:26|d1:19|:9)
   5      4    A         FF              8    0    0    0  Q1_12 (|d56_1:21|d8_1:26|d1:18|:9)
   4      3    A         FF              8    0    0    0  Q1_14 (|d56_1:21|d8_1:26|d1:16|:9)
   3      2    A         FF              8    0    0    0  Q1_18 (|d56_1:21|d8_1:25|d1:20|:9)
  67     47    D         FF              8    0    0    0  Q1_32 (|d56_1:21|d8_1:23|d1:22|:9)
  42     31    C         FF              8    0    0    0  Q1_38 (|d56_1:21|d8_1:23|d1:16|:9)
   2      1    A         FF              8    0    0    0  Q1_50 (|d56_1:21|d8_1:21|d1:20|:9)
  30     20    B         FF              8    0    0    0  Q2_0 (|d56_1:20|d8_1:27|d1:22|:9)
  29     19    B         FF              8    0    0    0  Q2_11 (|d56_1:20|d8_1:26|d1:19|:9)
  28     18    B         FF              8    0    0    0  Q2_12 (|d56_1:20|d8_1:26|d1:18|:9)
  27     17    B         FF              8    0    0    0  Q2_14 (|d56_1:20|d8_1:26|d1:16|:9)
  26     16    B         FF              8    0    0    0  Q2_18 (|d56_1:20|d8_1:25|d1:20|:9)
  66     46    D         FF              8    0    0    0  Q2_32 (|d56_1:20|d8_1:23|d1:22|:9)
  41     30    C         FF              8    0    0    0  Q2_38 (|d56_1:20|d8_1:23|d1:16|:9)
  25     15    B         FF              8    0    0    0  Q2_50 (|d56_1:20|d8_1:21|d1:20|:9)
  40     29    C         FF              8    0    0    0  Q3_0 (|d56_1:19|d8_1:27|d1:22|:9)
  39     28    C         FF              8    0    0    0  Q3_11 (|d56_1:19|d8_1:26|d1:19|:9)
  38     27    C         FF              8    0    0    0  Q3_12 (|d56_1:19|d8_1:26|d1:18|:9)
  37     26    C         FF              8    0    0    0  Q3_14 (|d56_1:19|d8_1:26|d1:16|:9)
  36     25    C         FF              8    0    0    0  Q3_18 (|d56_1:19|d8_1:25|d1:20|:9)
  65     45    D         FF              8    0    0    0  Q3_32 (|d56_1:19|d8_1:23|d1:22|:9)
  46     35    C         FF              8    0    0    0  Q3_38 (|d56_1:19|d8_1:23|d1:16|:9)
  45     34    C         FF              8    0    0    0  Q3_50 (|d56_1:19|d8_1:21|d1:20|:9)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_41

** LOGIC CELL INTERCONNECTIONS **

                         Logic cells placed in LAB 'A'
        +--------------- LC8 Q0_12
        | +------------- LC7 Q0_14
        | | +----------- LC6 Q0_18
        | | | +--------- LC5 Q0_50
        | | | | +------- LC4 Q1_12
        | | | | | +----- LC3 Q1_14
        | | | | | | +--- LC2 Q1_18
        | | | | | | | +- LC1 Q1_50
        | | | | | | | | 
        | | | | | | | |   Other LABs fed by signals
        | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | 
LC8  -> - - - - - - - - | <-- Q0_12
LC7  -> - - - - - - - - | <-- Q0_14
LC6  -> - - - - - - - - | <-- Q0_18
LC5  -> - - - - - - - - | <-- Q0_50
LC4  -> - - - - - - - - | <-- Q1_12
LC3  -> - - - - - - - - | <-- Q1_14
LC2  -> - - - - - - - - | <-- Q1_18
LC1  -> - - - - - - - - | <-- Q1_50

Pin
56   -> @ @ @ @ @ @ @ @ | <-- ~PIN000
55   -> - - - - - - - - | <-- ~PIN001
54   -> - - - - @ @ @ @ | <-- ~PIN002
50   -> - - - - - - - - | <-- ~PIN003
49   -> @ @ @ @ - - - - | <-- ~PIN004
48   -> - - - - - - - - | <-- ~PIN005
22   -> @ @ @ @ @ @ @ @ | <-- ~PIN006
21   -> - - - - @ @ @ @ | <-- ~PIN007
20   -> @ @ @ @ - - - - | <-- ~PIN008
16   -> - - - - - - - - | <-- P0
15   -> - - - - - - - - | <-- P11
14   -> @ - - - @ - - - | <-- P12
17   -> - @ - - - @ - - | <-- P14
19   -> - - @ - - - @ - | <-- P18
10   -> - - - * - - - * | <-- P50
11   -> * - - - * - - - | <-- Q12
12   -> - * - - - * - - | <-- Q14
13   -> - - * - - - * - | <-- Q18
57   -> - - - * - - - * | <-- Q50
51   -> @ @ @ @ @ @ @ @ | <-- WP
53   -> @ @ @ @ @ @ @ @ | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_41

** LOGIC CELL INTERCONNECTIONS **

                             Logic cells placed in LAB 'B'
        +------------------- LC24 Q0_0
        | +----------------- LC23 Q0_11
        | | +--------------- LC22 Q1_0
        | | | +------------- LC21 Q1_11
        | | | | +----------- LC20 Q2_0
        | | | | | +--------- LC19 Q2_11
        | | | | | | +------- LC18 Q2_12
        | | | | | | | +----- LC17 Q2_14
        | | | | | | | | +--- LC16 Q2_18
        | | | | | | | | | +- LC15 Q2_50
        | | | | | | | | | | 
        | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | 
LC24 -> - - - - - - - - - - | <-- Q0_0
LC23 -> - - - - - - - - - - | <-- Q0_11
LC22 -> - - - - - - - - - - | <-- Q1_0
LC21 -> - - - - - - - - - - | <-- Q1_11
LC20 -> - - - - - - - - - - | <-- Q2_0
LC19 -> - - - - - - - - - - | <-- Q2_11
LC18 -> - - - - - - - - - - | <-- Q2_12
LC17 -> - - - - - - - - - - | <-- Q2_14
LC16 -> - - - - - - - - - - | <-- Q2_18
LC15 -> - - - - - - - - - - | <-- Q2_50

Pin
56   -> @ @ @ @ @ @ @ @ @ @ | <-- ~PIN000
55   -> - - - - @ @ @ @ @ @ | <-- ~PIN001
54   -> - - @ @ - - - - - - | <-- ~PIN002
50   -> - - - - - - - - - - | <-- ~PIN003
49   -> @ @ - - @ @ @ @ @ @ | <-- ~PIN004
48   -> - - - - @ @ @ @ @ @ | <-- ~PIN005
22   -> @ @ @ @ - - - - - - | <-- ~PIN006
21   -> - - @ @ - - - - - - | <-- ~PIN007
20   -> @ @ - - - - - - - - | <-- ~PIN008
16   -> @ - @ - @ - - - - - | <-- P0
15   -> - @ - @ - @ - - - - | <-- P11
14   -> - - - - - - @ - - - | <-- P12
17   -> - - - - - - - @ - - | <-- P14
19   -> - - - - - - - - @ - | <-- P18
10   -> - - - - - - - - - * | <-- P50
23   -> * - * - * - - - - - | <-- Q0
24   -> - * - * - * - - - - | <-- Q11
11   -> - - - - - - * - - - | <-- Q12
12   -> - - - - - - - * - - | <-- Q14
13   -> - - - - - - - - * - | <-- Q18
57   -> - - - - - - - - - * | <-- Q50
51   -> @ @ @ @ @ @ @ @ @ @ | <-- WP
53   -> @ @ @ @ @ @ @ @ @ @ | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_41

** LOGIC CELL INTERCONNECTIONS **

                             Logic cells placed in LAB 'C'
        +------------------- LC32 Q0_38
        | +----------------- LC31 Q1_38
        | | +--------------- LC30 Q2_38
        | | | +------------- LC29 Q3_0
        | | | | +----------- LC28 Q3_11
        | | | | | +--------- LC27 Q3_12
        | | | | | | +------- LC26 Q3_14
        | | | | | | | +----- LC25 Q3_18
        | | | | | | | | +--- LC35 Q3_38
        | | | | | | | | | +- LC34 Q3_50
        | | | | | | | | | | 
        | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | 
LC32 -> - - - - - - - - - - | <-- Q0_38
LC31 -> - - - - - - - - - - | <-- Q1_38
LC30 -> - - - - - - - - - - | <-- Q2_38
LC29 -> - - - - - - - - - - | <-- Q3_0
LC28 -> - - - - - - - - - - | <-- Q3_11
LC27 -> - - - - - - - - - - | <-- Q3_12
LC26 -> - - - - - - - - - - | <-- Q3_14
LC25 -> - - - - - - - - - - | <-- Q3_18
LC35 -> - - - - - - - - - - | <-- Q3_38
LC34 -> - - - - - - - - - - | <-- Q3_50

Pin
56   -> @ @ @ @ @ @ @ @ @ @ | <-- ~PIN000
55   -> - - @ @ @ @ @ @ @ @ | <-- ~PIN001
54   -> - @ - @ @ @ @ @ @ @ | <-- ~PIN002
50   -> - - - @ @ @ @ @ @ @ | <-- ~PIN003
49   -> @ - @ - - - - - - - | <-- ~PIN004
48   -> - - @ - - - - - - - | <-- ~PIN005
22   -> @ @ - - - - - - - - | <-- ~PIN006
21   -> - @ - - - - - - - - | <-- ~PIN007
20   -> @ - - - - - - - - - | <-- ~PIN008
16   -> - - - @ - - - - - - | <-- P0
15   -> - - - - @ - - - - - | <-- P11
14   -> - - - - - @ - - - - | <-- P12
17   -> - - - - - - @ - - - | <-- P14
19   -> - - - - - - - @ - - | <-- P18
47   -> * * * - - - - - * - | <-- P38
10   -> - - - - - - - - - * | <-- P50
23   -> - - - * - - - - - - | <-- Q0
24   -> - - - - * - - - - - | <-- Q11
11   -> - - - - - * - - - - | <-- Q12
12   -> - - - - - - * - - - | <-- Q14
13   -> - - - - - - - * - - | <-- Q18
44   -> * * * - - - - - * - | <-- Q38
57   -> - - - - - - - - - * | <-- Q50
51   -> @ @ @ @ @ @ @ @ @ @ | <-- WP
53   -> @ @ @ @ @ @ @ @ @ @ | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_41

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'D'
        +------- LC48 Q0_32
        | +----- LC47 Q1_32
        | | +--- LC46 Q2_32
        | | | +- LC45 Q3_32
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'D'
LC      | | | | 
LC48 -> - - - - | <-- Q0_32
LC47 -> - - - - | <-- Q1_32
LC46 -> - - - - | <-- Q2_32
LC45 -> - - - - | <-- Q3_32

Pin
56   -> @ @ @ @ | <-- ~PIN000
55   -> - - @ @ | <-- ~PIN001
54   -> - @ - @ | <-- ~PIN002
50   -> - - - @ | <-- ~PIN003
49   -> @ - @ - | <-- ~PIN004
48   -> - - @ - | <-- ~PIN005
22   -> @ @ - - | <-- ~PIN006
21   -> - @ - - | <-- ~PIN007
20   -> @ - - - | <-- ~PIN008
16   -> - - - - | <-- P0
15   -> - - - - | <-- P11
14   -> - - - - | <-- P12
17   -> - - - - | <-- P14
19   -> - - - - | <-- P18
60   -> * * * * | <-- P32
59   -> * * * * | <-- Q32
51   -> @ @ @ @ | <-- WP
53   -> @ @ @ @ | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_41

** EQUATIONS **

P0       : INPUT;
P11      : INPUT;
P12      : INPUT;
P14      : INPUT;
P18      : INPUT;
P32      : INPUT;
P38      : INPUT;
P50      : INPUT;
Q0       : INPUT;
Q11      : INPUT;
Q12      : INPUT;
Q14      : INPUT;
Q18      : INPUT;
Q32      : INPUT;
Q38      : INPUT;
Q50      : INPUT;
WP       : INPUT;
WQ       : INPUT;
~PIN000  : INPUT;
~PIN001  : INPUT;
~PIN002  : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN005  : INPUT;
~PIN006  : INPUT;
~PIN007  : INPUT;
~PIN008  : INPUT;

-- Node name is 'Q0_0' = '|d56_1:22|d8_1:27|d1:22|O' 
-- Equation name is 'Q0_0', type is output 
 Q0_0    = DFF( _EQ001,  _EQ002,  VCC,  VCC);
  _EQ001 =  Q0 &  WQ
         #  P0 &  WP;
  _EQ002 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_11' = '|d56_1:22|d8_1:26|d1:19|O' 
-- Equation name is 'Q0_11', type is output 
 Q0_11   = DFF( _EQ003,  _EQ004,  VCC,  VCC);
  _EQ003 =  Q11 &  WQ
         #  P11 &  WP;
  _EQ004 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_12' = '|d56_1:22|d8_1:26|d1:18|O' 
-- Equation name is 'Q0_12', type is output 
 Q0_12   = DFF( _EQ005,  _EQ006,  VCC,  VCC);
  _EQ005 =  Q12 &  WQ
         #  P12 &  WP;
  _EQ006 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_14' = '|d56_1:22|d8_1:26|d1:16|O' 
-- Equation name is 'Q0_14', type is output 
 Q0_14   = DFF( _EQ007,  _EQ008,  VCC,  VCC);
  _EQ007 =  Q14 &  WQ
         #  P14 &  WP;
  _EQ008 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_18' = '|d56_1:22|d8_1:25|d1:20|O' 
-- Equation name is 'Q0_18', type is output 
 Q0_18   = DFF( _EQ009,  _EQ010,  VCC,  VCC);
  _EQ009 =  Q18 &  WQ
         #  P18 &  WP;
  _EQ010 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_32' = '|d56_1:22|d8_1:23|d1:22|O' 
-- Equation name is 'Q0_32', type is output 
 Q0_32   = DFF( _EQ011,  _EQ012,  VCC,  VCC);
  _EQ011 =  Q32 &  WQ
         #  P32 &  WP;
  _EQ012 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_38' = '|d56_1:22|d8_1:23|d1:16|O' 
-- Equation name is 'Q0_38', type is output 
 Q0_38   = DFF( _EQ013,  _EQ014,  VCC,  VCC);
  _EQ013 =  Q38 &  WQ
         #  P38 &  WP;
  _EQ014 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_50' = '|d56_1:22|d8_1:21|d1:20|O' 
-- Equation name is 'Q0_50', type is output 
 Q0_50   = DFF( _EQ015,  _EQ016,  VCC,  VCC);
  _EQ015 =  Q50 &  WQ
         #  P50 &  WP;
  _EQ016 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q1_0' = '|d56_1:21|d8_1:27|d1:22|O' 
-- Equation name is 'Q1_0', type is output 
 Q1_0    = DFF( _EQ017,  _EQ018,  VCC,  VCC);
  _EQ017 =  Q0 &  WQ
         #  P0 &  WP;
  _EQ018 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_11' = '|d56_1:21|d8_1:26|d1:19|O' 
-- Equation name is 'Q1_11', type is output 
 Q1_11   = DFF( _EQ019,  _EQ020,  VCC,  VCC);
  _EQ019 =  Q11 &  WQ
         #  P11 &  WP;
  _EQ020 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_12' = '|d56_1:21|d8_1:26|d1:18|O' 
-- Equation name is 'Q1_12', type is output 
 Q1_12   = DFF( _EQ021,  _EQ022,  VCC,  VCC);
  _EQ021 =  Q12 &  WQ
         #  P12 &  WP;
  _EQ022 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_14' = '|d56_1:21|d8_1:26|d1:16|O' 
-- Equation name is 'Q1_14', type is output 
 Q1_14   = DFF( _EQ023,  _EQ024,  VCC,  VCC);
  _EQ023 =  Q14 &  WQ
         #  P14 &  WP;
  _EQ024 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_18' = '|d56_1:21|d8_1:25|d1:20|O' 
-- Equation name is 'Q1_18', type is output 
 Q1_18   = DFF( _EQ025,  _EQ026,  VCC,  VCC);
  _EQ025 =  Q18 &  WQ
         #  P18 &  WP;
  _EQ026 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_32' = '|d56_1:21|d8_1:23|d1:22|O' 
-- Equation name is 'Q1_32', type is output 
 Q1_32   = DFF( _EQ027,  _EQ028,  VCC,  VCC);
  _EQ027 =  Q32 &  WQ
         #  P32 &  WP;
  _EQ028 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_38' = '|d56_1:21|d8_1:23|d1:16|O' 
-- Equation name is 'Q1_38', type is output 
 Q1_38   = DFF( _EQ029,  _EQ030,  VCC,  VCC);
  _EQ029 =  Q38 &  WQ
         #  P38 &  WP;
  _EQ030 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_50' = '|d56_1:21|d8_1:21|d1:20|O' 
-- Equation name is 'Q1_50', type is output 
 Q1_50   = DFF( _EQ031,  _EQ032,  VCC,  VCC);
  _EQ031 =  Q50 &  WQ
         #  P50 &  WP;
  _EQ032 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q2_0' = '|d56_1:20|d8_1:27|d1:22|O' 
-- Equation name is 'Q2_0', type is output 
 Q2_0    = DFF( _EQ033,  _EQ034,  VCC,  VCC);
  _EQ033 =  Q0 &  WQ
         #  P0 &  WP;
  _EQ034 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_11' = '|d56_1:20|d8_1:26|d1:19|O' 
-- Equation name is 'Q2_11', type is output 
 Q2_11   = DFF( _EQ035,  _EQ036,  VCC,  VCC);
  _EQ035 =  Q11 &  WQ
         #  P11 &  WP;
  _EQ036 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_12' = '|d56_1:20|d8_1:26|d1:18|O' 
-- Equation name is 'Q2_12', type is output 
 Q2_12   = DFF( _EQ037,  _EQ038,  VCC,  VCC);
  _EQ037 =  Q12 &  WQ
         #  P12 &  WP;
  _EQ038 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_14' = '|d56_1:20|d8_1:26|d1:16|O' 
-- Equation name is 'Q2_14', type is output 
 Q2_14   = DFF( _EQ039,  _EQ040,  VCC,  VCC);
  _EQ039 =  Q14 &  WQ
         #  P14 &  WP;
  _EQ040 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_18' = '|d56_1:20|d8_1:25|d1:20|O' 
-- Equation name is 'Q2_18', type is output 
 Q2_18   = DFF( _EQ041,  _EQ042,  VCC,  VCC);
  _EQ041 =  Q18 &  WQ
         #  P18 &  WP;
  _EQ042 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_32' = '|d56_1:20|d8_1:23|d1:22|O' 
-- Equation name is 'Q2_32', type is output 
 Q2_32   = DFF( _EQ043,  _EQ044,  VCC,  VCC);
  _EQ043 =  Q32 &  WQ
         #  P32 &  WP;
  _EQ044 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_38' = '|d56_1:20|d8_1:23|d1:16|O' 
-- Equation name is 'Q2_38', type is output 
 Q2_38   = DFF( _EQ045,  _EQ046,  VCC,  VCC);
  _EQ045 =  Q38 &  WQ
         #  P38 &  WP;
  _EQ046 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_50' = '|d56_1:20|d8_1:21|d1:20|O' 
-- Equation name is 'Q2_50', type is output 
 Q2_50   = DFF( _EQ047,  _EQ048,  VCC,  VCC);
  _EQ047 =  Q50 &  WQ
         #  P50 &  WP;
  _EQ048 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q3_0' = '|d56_1:19|d8_1:27|d1:22|O' 
-- Equation name is 'Q3_0', type is output 
 Q3_0    = DFF( _EQ049,  _EQ050,  VCC,  VCC);
  _EQ049 =  Q0 &  WQ
         #  P0 &  WP;
  _EQ050 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_11' = '|d56_1:19|d8_1:26|d1:19|O' 
-- Equation name is 'Q3_11', type is output 
 Q3_11   = DFF( _EQ051,  _EQ052,  VCC,  VCC);
  _EQ051 =  Q11 &  WQ
         #  P11 &  WP;
  _EQ052 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_12' = '|d56_1:19|d8_1:26|d1:18|O' 
-- Equation name is 'Q3_12', type is output 
 Q3_12   = DFF( _EQ053,  _EQ054,  VCC,  VCC);
  _EQ053 =  Q12 &  WQ
         #  P12 &  WP;
  _EQ054 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_14' = '|d56_1:19|d8_1:26|d1:16|O' 
-- Equation name is 'Q3_14', type is output 
 Q3_14   = DFF( _EQ055,  _EQ056,  VCC,  VCC);
  _EQ055 =  Q14 &  WQ
         #  P14 &  WP;
  _EQ056 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_18' = '|d56_1:19|d8_1:25|d1:20|O' 
-- Equation name is 'Q3_18', type is output 
 Q3_18   = DFF( _EQ057,  _EQ058,  VCC,  VCC);
  _EQ057 =  Q18 &  WQ
         #  P18 &  WP;
  _EQ058 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_32' = '|d56_1:19|d8_1:23|d1:22|O' 
-- Equation name is 'Q3_32', type is output 
 Q3_32   = DFF( _EQ059,  _EQ060,  VCC,  VCC);
  _EQ059 =  Q32 &  WQ
         #  P32 &  WP;
  _EQ060 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_38' = '|d56_1:19|d8_1:23|d1:16|O' 
-- Equation name is 'Q3_38', type is output 
 Q3_38   = DFF( _EQ061,  _EQ062,  VCC,  VCC);
  _EQ061 =  Q38 &  WQ
         #  P38 &  WP;
  _EQ062 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_50' = '|d56_1:19|d8_1:21|d1:20|O' 
-- Equation name is 'Q3_50', type is output 
 Q3_50   = DFF( _EQ063,  _EQ064,  VCC,  VCC);
  _EQ063 =  Q50 &  WQ
         #  P50 &  WP;
  _EQ064 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;



Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_42

***** Logic for device 'd56_42' compiled without errors.




Device: EP1810LC-20

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                                                     R  R  R  R  
                                                     E  E  E  E  
                                                     S  S  S  S  
                    Q  Q        Q  Q     Q  Q  Q  Q  E  E  E  E  
              Q  Q  0  0  Q  Q  1  1     0  1  2  3  R  R  R  R  
              0  0  _  _  1  1  _  _  G  _  _  _  _  V  V  V  V  
              _  _  1  5  _  _  1  5  N  3  3  3  3  E  E  E  E  
              4  6  9  2  4  6  9  2  D  0  0  0  0  D  D  D  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
     P52 | 10                                                  60 | P30 
      Q4 | 11                                                  59 | Q30 
      Q6 | 12                                                  58 | RESERVED 
     Q19 | 13                                                  57 | Q52 
      P4 | 14                                                  56 | ~PIN000 
      P2 | 15                                                  55 | ~PIN001 
      P1 | 16                                                  54 | ~PIN002 
      P6 | 17                                                  53 | WQ 
     VCC | 18                   EP1810LC-20                    52 | VCC 
     P19 | 19                                                  51 | WP 
 ~PIN008 | 20                                                  50 | ~PIN003 
 ~PIN007 | 21                                                  49 | ~PIN004 
 ~PIN006 | 22                                                  48 | ~PIN005 
      Q1 | 23                                                  47 | P47 
      Q2 | 24                                                  46 | Q3_47 
   Q2_52 | 25                                                  45 | Q3_52 
   Q2_19 | 26                                                  44 | Q47 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              Q  Q  Q  Q  Q  Q  Q  Q  G  Q  Q  Q  Q  Q  Q  Q  Q  
              2  2  2  2  1  1  0  0  N  3  3  3  3  3  2  1  0  
              _  _  _  _  _  _  _  _  D  _  _  _  _  _  _  _  _  
              6  4  2  1  2  1  2  1     1  6  4  2  1  4  4  4  
                                         9              7  7  7  
                                                                 
                                                                 
                                                                 


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_42

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     8/12( 66%)  12/12(100%) 
B:    LC13 - LC24    10/12( 83%)  12/12(100%) 
C:    LC25 - LC36    10/12( 83%)  12/12(100%) 
D:    LC37 - LC48     4/12( 33%)   7/12( 58%) 


Total dedicated input pins used:                16/16     (100%)
Total I/O pins used:                            43/48     ( 89%)
Total logic cells used:                         32/48     ( 66%)
Average fan-in:                                  8.00
Total fan-in:                                   256

Total input pins required:                      27
Total output pins required:                     32
Total bidirectional pins required:               0
Total logic cells required:                     32
Total flipflops required:                       32

Synthesized logic cells:                         0/  48   (  0%)



Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_42

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT    s         0    0   32    0  ~PIN000
  55      -   -       INPUT    s         0    0   16    0  ~PIN001
  54      -   -       INPUT    s         0    0   16    0  ~PIN002
  50      -   -       INPUT    s         0    0    8    0  ~PIN003
  49      -   -       INPUT    s         0    0   16    0  ~PIN004
  48      -   -       INPUT    s         0    0    8    0  ~PIN005
  22      -   -       INPUT    s         0    0   16    0  ~PIN006
  21      -   -       INPUT    s         0    0    8    0  ~PIN007
  20      -   -       INPUT    s         0    0    8    0  ~PIN008
  16      -   -       INPUT              0    0    4    0  P1
  15      -   -       INPUT              0    0    4    0  P2
  14      -   -       INPUT              0    0    4    0  P4
  17      -   -       INPUT              0    0    4    0  P6
  19      -   -       INPUT              0    0    4    0  P19
  60   (40)  (D)      INPUT     g        0    0    4    0  P30
  47   (36)  (C)      INPUT     g        0    0    4    0  P47
  10    (9)  (A)      INPUT     g        0    0    4    0  P52
  23   (13)  (B)      INPUT     g        0    0    4    0  Q1
  24   (14)  (B)      INPUT     g        0    0    4    0  Q2
  11   (10)  (A)      INPUT     g        0    0    4    0  Q4
  12   (11)  (A)      INPUT     g        0    0    4    0  Q6
  13   (12)  (A)      INPUT     g        0    0    4    0  Q19
  59   (39)  (D)      INPUT     g        0    0    4    0  Q30
  44   (33)  (C)      INPUT     g        0    0    4    0  Q47
  57   (37)  (D)      INPUT     g        0    0    4    0  Q52
  51      -   -       INPUT              0    0   32    0  WP
  53      -   -       INPUT              0    0   32    0  WQ


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_42

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  34     24    B         FF              8    0    0    0  Q0_1 (|d56_1:22|d8_1:27|d1:21|:9)
  33     23    B         FF              8    0    0    0  Q0_2 (|d56_1:22|d8_1:27|d1:20|:9)
   9      8    A         FF              8    0    0    0  Q0_4 (|d56_1:22|d8_1:27|d1:18|:9)
   8      7    A         FF              8    0    0    0  Q0_6 (|d56_1:22|d8_1:27|d1:16|:9)
   7      6    A         FF              8    0    0    0  Q0_19 (|d56_1:22|d8_1:25|d1:19|:9)
  68     48    D         FF              8    0    0    0  Q0_30 (|d56_1:22|d8_1:24|d1:16|:9)
  43     32    C         FF              8    0    0    0  Q0_47 (|d56_1:22|d8_1:22|d1:15|:9)
   6      5    A         FF              8    0    0    0  Q0_52 (|d56_1:22|d8_1:21|d1:18|:9)
  32     22    B         FF              8    0    0    0  Q1_1 (|d56_1:21|d8_1:27|d1:21|:9)
  31     21    B         FF              8    0    0    0  Q1_2 (|d56_1:21|d8_1:27|d1:20|:9)
   5      4    A         FF              8    0    0    0  Q1_4 (|d56_1:21|d8_1:27|d1:18|:9)
   4      3    A         FF              8    0    0    0  Q1_6 (|d56_1:21|d8_1:27|d1:16|:9)
   3      2    A         FF              8    0    0    0  Q1_19 (|d56_1:21|d8_1:25|d1:19|:9)
  67     47    D         FF              8    0    0    0  Q1_30 (|d56_1:21|d8_1:24|d1:16|:9)
  42     31    C         FF              8    0    0    0  Q1_47 (|d56_1:21|d8_1:22|d1:15|:9)
   2      1    A         FF              8    0    0    0  Q1_52 (|d56_1:21|d8_1:21|d1:18|:9)
  30     20    B         FF              8    0    0    0  Q2_1 (|d56_1:20|d8_1:27|d1:21|:9)
  29     19    B         FF              8    0    0    0  Q2_2 (|d56_1:20|d8_1:27|d1:20|:9)
  28     18    B         FF              8    0    0    0  Q2_4 (|d56_1:20|d8_1:27|d1:18|:9)
  27     17    B         FF              8    0    0    0  Q2_6 (|d56_1:20|d8_1:27|d1:16|:9)
  26     16    B         FF              8    0    0    0  Q2_19 (|d56_1:20|d8_1:25|d1:19|:9)
  66     46    D         FF              8    0    0    0  Q2_30 (|d56_1:20|d8_1:24|d1:16|:9)
  41     30    C         FF              8    0    0    0  Q2_47 (|d56_1:20|d8_1:22|d1:15|:9)
  25     15    B         FF              8    0    0    0  Q2_52 (|d56_1:20|d8_1:21|d1:18|:9)
  40     29    C         FF              8    0    0    0  Q3_1 (|d56_1:19|d8_1:27|d1:21|:9)
  39     28    C         FF              8    0    0    0  Q3_2 (|d56_1:19|d8_1:27|d1:20|:9)
  38     27    C         FF              8    0    0    0  Q3_4 (|d56_1:19|d8_1:27|d1:18|:9)
  37     26    C         FF              8    0    0    0  Q3_6 (|d56_1:19|d8_1:27|d1:16|:9)
  36     25    C         FF              8    0    0    0  Q3_19 (|d56_1:19|d8_1:25|d1:19|:9)
  65     45    D         FF              8    0    0    0  Q3_30 (|d56_1:19|d8_1:24|d1:16|:9)
  46     35    C         FF              8    0    0    0  Q3_47 (|d56_1:19|d8_1:22|d1:15|:9)
  45     34    C         FF              8    0    0    0  Q3_52 (|d56_1:19|d8_1:21|d1:18|:9)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_42

** LOGIC CELL INTERCONNECTIONS **

                         Logic cells placed in LAB 'A'
        +--------------- LC8 Q0_4
        | +------------- LC7 Q0_6
        | | +----------- LC6 Q0_19
        | | | +--------- LC5 Q0_52
        | | | | +------- LC4 Q1_4
        | | | | | +----- LC3 Q1_6
        | | | | | | +--- LC2 Q1_19
        | | | | | | | +- LC1 Q1_52
        | | | | | | | | 
        | | | | | | | |   Other LABs fed by signals
        | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | 
LC8  -> - - - - - - - - | <-- Q0_4
LC7  -> - - - - - - - - | <-- Q0_6
LC6  -> - - - - - - - - | <-- Q0_19
LC5  -> - - - - - - - - | <-- Q0_52
LC4  -> - - - - - - - - | <-- Q1_4
LC3  -> - - - - - - - - | <-- Q1_6
LC2  -> - - - - - - - - | <-- Q1_19
LC1  -> - - - - - - - - | <-- Q1_52

Pin
56   -> @ @ @ @ @ @ @ @ | <-- ~PIN000
55   -> - - - - - - - - | <-- ~PIN001
54   -> - - - - @ @ @ @ | <-- ~PIN002
50   -> - - - - - - - - | <-- ~PIN003
49   -> @ @ @ @ - - - - | <-- ~PIN004
48   -> - - - - - - - - | <-- ~PIN005
22   -> @ @ @ @ @ @ @ @ | <-- ~PIN006
21   -> - - - - @ @ @ @ | <-- ~PIN007
20   -> @ @ @ @ - - - - | <-- ~PIN008
16   -> - - - - - - - - | <-- P1
15   -> - - - - - - - - | <-- P2
14   -> @ - - - @ - - - | <-- P4
17   -> - @ - - - @ - - | <-- P6
19   -> - - @ - - - @ - | <-- P19
10   -> - - - * - - - * | <-- P52
11   -> * - - - * - - - | <-- Q4
12   -> - * - - - * - - | <-- Q6
13   -> - - * - - - * - | <-- Q19
57   -> - - - * - - - * | <-- Q52
51   -> @ @ @ @ @ @ @ @ | <-- WP
53   -> @ @ @ @ @ @ @ @ | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_42

** LOGIC CELL INTERCONNECTIONS **

                             Logic cells placed in LAB 'B'
        +------------------- LC24 Q0_1
        | +----------------- LC23 Q0_2
        | | +--------------- LC22 Q1_1
        | | | +------------- LC21 Q1_2
        | | | | +----------- LC20 Q2_1
        | | | | | +--------- LC19 Q2_2
        | | | | | | +------- LC18 Q2_4
        | | | | | | | +----- LC17 Q2_6
        | | | | | | | | +--- LC16 Q2_19
        | | | | | | | | | +- LC15 Q2_52
        | | | | | | | | | | 
        | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | 
LC24 -> - - - - - - - - - - | <-- Q0_1
LC23 -> - - - - - - - - - - | <-- Q0_2
LC22 -> - - - - - - - - - - | <-- Q1_1
LC21 -> - - - - - - - - - - | <-- Q1_2
LC20 -> - - - - - - - - - - | <-- Q2_1
LC19 -> - - - - - - - - - - | <-- Q2_2
LC18 -> - - - - - - - - - - | <-- Q2_4
LC17 -> - - - - - - - - - - | <-- Q2_6
LC16 -> - - - - - - - - - - | <-- Q2_19
LC15 -> - - - - - - - - - - | <-- Q2_52

Pin
56   -> @ @ @ @ @ @ @ @ @ @ | <-- ~PIN000
55   -> - - - - @ @ @ @ @ @ | <-- ~PIN001
54   -> - - @ @ - - - - - - | <-- ~PIN002
50   -> - - - - - - - - - - | <-- ~PIN003
49   -> @ @ - - @ @ @ @ @ @ | <-- ~PIN004
48   -> - - - - @ @ @ @ @ @ | <-- ~PIN005
22   -> @ @ @ @ - - - - - - | <-- ~PIN006
21   -> - - @ @ - - - - - - | <-- ~PIN007
20   -> @ @ - - - - - - - - | <-- ~PIN008
16   -> @ - @ - @ - - - - - | <-- P1
15   -> - @ - @ - @ - - - - | <-- P2
14   -> - - - - - - @ - - - | <-- P4
17   -> - - - - - - - @ - - | <-- P6
19   -> - - - - - - - - @ - | <-- P19
10   -> - - - - - - - - - * | <-- P52
23   -> * - * - * - - - - - | <-- Q1
24   -> - * - * - * - - - - | <-- Q2
11   -> - - - - - - * - - - | <-- Q4
12   -> - - - - - - - * - - | <-- Q6
13   -> - - - - - - - - * - | <-- Q19
57   -> - - - - - - - - - * | <-- Q52
51   -> @ @ @ @ @ @ @ @ @ @ | <-- WP
53   -> @ @ @ @ @ @ @ @ @ @ | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_42

** LOGIC CELL INTERCONNECTIONS **

                             Logic cells placed in LAB 'C'
        +------------------- LC32 Q0_47
        | +----------------- LC31 Q1_47
        | | +--------------- LC30 Q2_47
        | | | +------------- LC29 Q3_1
        | | | | +----------- LC28 Q3_2
        | | | | | +--------- LC27 Q3_4
        | | | | | | +------- LC26 Q3_6
        | | | | | | | +----- LC25 Q3_19
        | | | | | | | | +--- LC35 Q3_47
        | | | | | | | | | +- LC34 Q3_52
        | | | | | | | | | | 
        | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | 
LC32 -> - - - - - - - - - - | <-- Q0_47
LC31 -> - - - - - - - - - - | <-- Q1_47
LC30 -> - - - - - - - - - - | <-- Q2_47
LC29 -> - - - - - - - - - - | <-- Q3_1
LC28 -> - - - - - - - - - - | <-- Q3_2
LC27 -> - - - - - - - - - - | <-- Q3_4
LC26 -> - - - - - - - - - - | <-- Q3_6
LC25 -> - - - - - - - - - - | <-- Q3_19
LC35 -> - - - - - - - - - - | <-- Q3_47
LC34 -> - - - - - - - - - - | <-- Q3_52

Pin
56   -> @ @ @ @ @ @ @ @ @ @ | <-- ~PIN000
55   -> - - @ @ @ @ @ @ @ @ | <-- ~PIN001
54   -> - @ - @ @ @ @ @ @ @ | <-- ~PIN002
50   -> - - - @ @ @ @ @ @ @ | <-- ~PIN003
49   -> @ - @ - - - - - - - | <-- ~PIN004
48   -> - - @ - - - - - - - | <-- ~PIN005
22   -> @ @ - - - - - - - - | <-- ~PIN006
21   -> - @ - - - - - - - - | <-- ~PIN007
20   -> @ - - - - - - - - - | <-- ~PIN008
16   -> - - - @ - - - - - - | <-- P1
15   -> - - - - @ - - - - - | <-- P2
14   -> - - - - - @ - - - - | <-- P4
17   -> - - - - - - @ - - - | <-- P6
19   -> - - - - - - - @ - - | <-- P19
47   -> * * * - - - - - * - | <-- P47
10   -> - - - - - - - - - * | <-- P52
23   -> - - - * - - - - - - | <-- Q1
24   -> - - - - * - - - - - | <-- Q2
11   -> - - - - - * - - - - | <-- Q4
12   -> - - - - - - * - - - | <-- Q6
13   -> - - - - - - - * - - | <-- Q19
44   -> * * * - - - - - * - | <-- Q47
57   -> - - - - - - - - - * | <-- Q52
51   -> @ @ @ @ @ @ @ @ @ @ | <-- WP
53   -> @ @ @ @ @ @ @ @ @ @ | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_42

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'D'
        +------- LC48 Q0_30
        | +----- LC47 Q1_30
        | | +--- LC46 Q2_30
        | | | +- LC45 Q3_30
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'D'
LC      | | | | 
LC48 -> - - - - | <-- Q0_30
LC47 -> - - - - | <-- Q1_30
LC46 -> - - - - | <-- Q2_30
LC45 -> - - - - | <-- Q3_30

Pin
56   -> @ @ @ @ | <-- ~PIN000
55   -> - - @ @ | <-- ~PIN001
54   -> - @ - @ | <-- ~PIN002
50   -> - - - @ | <-- ~PIN003
49   -> @ - @ - | <-- ~PIN004
48   -> - - @ - | <-- ~PIN005
22   -> @ @ - - | <-- ~PIN006
21   -> - @ - - | <-- ~PIN007
20   -> @ - - - | <-- ~PIN008
16   -> - - - - | <-- P1
15   -> - - - - | <-- P2
14   -> - - - - | <-- P4
17   -> - - - - | <-- P6
19   -> - - - - | <-- P19
60   -> * * * * | <-- P30
59   -> * * * * | <-- Q30
51   -> @ @ @ @ | <-- WP
53   -> @ @ @ @ | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_42

** EQUATIONS **

P1       : INPUT;
P2       : INPUT;
P4       : INPUT;
P6       : INPUT;
P19      : INPUT;
P30      : INPUT;
P47      : INPUT;
P52      : INPUT;
Q1       : INPUT;
Q2       : INPUT;
Q4       : INPUT;
Q6       : INPUT;
Q19      : INPUT;
Q30      : INPUT;
Q47      : INPUT;
Q52      : INPUT;
WP       : INPUT;
WQ       : INPUT;
~PIN000  : INPUT;
~PIN001  : INPUT;
~PIN002  : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN005  : INPUT;
~PIN006  : INPUT;
~PIN007  : INPUT;
~PIN008  : INPUT;

-- Node name is 'Q0_1' = '|d56_1:22|d8_1:27|d1:21|O' 
-- Equation name is 'Q0_1', type is output 
 Q0_1    = DFF( _EQ001,  _EQ002,  VCC,  VCC);
  _EQ001 =  Q1 &  WQ
         #  P1 &  WP;
  _EQ002 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_2' = '|d56_1:22|d8_1:27|d1:20|O' 
-- Equation name is 'Q0_2', type is output 
 Q0_2    = DFF( _EQ003,  _EQ004,  VCC,  VCC);
  _EQ003 =  Q2 &  WQ
         #  P2 &  WP;
  _EQ004 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_4' = '|d56_1:22|d8_1:27|d1:18|O' 
-- Equation name is 'Q0_4', type is output 
 Q0_4    = DFF( _EQ005,  _EQ006,  VCC,  VCC);
  _EQ005 =  Q4 &  WQ
         #  P4 &  WP;
  _EQ006 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_6' = '|d56_1:22|d8_1:27|d1:16|O' 
-- Equation name is 'Q0_6', type is output 
 Q0_6    = DFF( _EQ007,  _EQ008,  VCC,  VCC);
  _EQ007 =  Q6 &  WQ
         #  P6 &  WP;
  _EQ008 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_19' = '|d56_1:22|d8_1:25|d1:19|O' 
-- Equation name is 'Q0_19', type is output 
 Q0_19   = DFF( _EQ009,  _EQ010,  VCC,  VCC);
  _EQ009 =  Q19 &  WQ
         #  P19 &  WP;
  _EQ010 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_30' = '|d56_1:22|d8_1:24|d1:16|O' 
-- Equation name is 'Q0_30', type is output 
 Q0_30   = DFF( _EQ011,  _EQ012,  VCC,  VCC);
  _EQ011 =  Q30 &  WQ
         #  P30 &  WP;
  _EQ012 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_47' = '|d56_1:22|d8_1:22|d1:15|O' 
-- Equation name is 'Q0_47', type is output 
 Q0_47   = DFF( _EQ013,  _EQ014,  VCC,  VCC);
  _EQ013 =  Q47 &  WQ
         #  P47 &  WP;
  _EQ014 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_52' = '|d56_1:22|d8_1:21|d1:18|O' 
-- Equation name is 'Q0_52', type is output 
 Q0_52   = DFF( _EQ015,  _EQ016,  VCC,  VCC);
  _EQ015 =  Q52 &  WQ
         #  P52 &  WP;
  _EQ016 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q1_1' = '|d56_1:21|d8_1:27|d1:21|O' 
-- Equation name is 'Q1_1', type is output 
 Q1_1    = DFF( _EQ017,  _EQ018,  VCC,  VCC);
  _EQ017 =  Q1 &  WQ
         #  P1 &  WP;
  _EQ018 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_2' = '|d56_1:21|d8_1:27|d1:20|O' 
-- Equation name is 'Q1_2', type is output 
 Q1_2    = DFF( _EQ019,  _EQ020,  VCC,  VCC);
  _EQ019 =  Q2 &  WQ
         #  P2 &  WP;
  _EQ020 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_4' = '|d56_1:21|d8_1:27|d1:18|O' 
-- Equation name is 'Q1_4', type is output 
 Q1_4    = DFF( _EQ021,  _EQ022,  VCC,  VCC);
  _EQ021 =  Q4 &  WQ
         #  P4 &  WP;
  _EQ022 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_6' = '|d56_1:21|d8_1:27|d1:16|O' 
-- Equation name is 'Q1_6', type is output 
 Q1_6    = DFF( _EQ023,  _EQ024,  VCC,  VCC);
  _EQ023 =  Q6 &  WQ
         #  P6 &  WP;
  _EQ024 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_19' = '|d56_1:21|d8_1:25|d1:19|O' 
-- Equation name is 'Q1_19', type is output 
 Q1_19   = DFF( _EQ025,  _EQ026,  VCC,  VCC);
  _EQ025 =  Q19 &  WQ
         #  P19 &  WP;
  _EQ026 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_30' = '|d56_1:21|d8_1:24|d1:16|O' 
-- Equation name is 'Q1_30', type is output 
 Q1_30   = DFF( _EQ027,  _EQ028,  VCC,  VCC);
  _EQ027 =  Q30 &  WQ
         #  P30 &  WP;
  _EQ028 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_47' = '|d56_1:21|d8_1:22|d1:15|O' 
-- Equation name is 'Q1_47', type is output 
 Q1_47   = DFF( _EQ029,  _EQ030,  VCC,  VCC);
  _EQ029 =  Q47 &  WQ
         #  P47 &  WP;
  _EQ030 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_52' = '|d56_1:21|d8_1:21|d1:18|O' 
-- Equation name is 'Q1_52', type is output 
 Q1_52   = DFF( _EQ031,  _EQ032,  VCC,  VCC);
  _EQ031 =  Q52 &  WQ
         #  P52 &  WP;
  _EQ032 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q2_1' = '|d56_1:20|d8_1:27|d1:21|O' 
-- Equation name is 'Q2_1', type is output 
 Q2_1    = DFF( _EQ033,  _EQ034,  VCC,  VCC);
  _EQ033 =  Q1 &  WQ
         #  P1 &  WP;
  _EQ034 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_2' = '|d56_1:20|d8_1:27|d1:20|O' 
-- Equation name is 'Q2_2', type is output 
 Q2_2    = DFF( _EQ035,  _EQ036,  VCC,  VCC);
  _EQ035 =  Q2 &  WQ
         #  P2 &  WP;
  _EQ036 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_4' = '|d56_1:20|d8_1:27|d1:18|O' 
-- Equation name is 'Q2_4', type is output 
 Q2_4    = DFF( _EQ037,  _EQ038,  VCC,  VCC);
  _EQ037 =  Q4 &  WQ
         #  P4 &  WP;
  _EQ038 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_6' = '|d56_1:20|d8_1:27|d1:16|O' 
-- Equation name is 'Q2_6', type is output 
 Q2_6    = DFF( _EQ039,  _EQ040,  VCC,  VCC);
  _EQ039 =  Q6 &  WQ
         #  P6 &  WP;
  _EQ040 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_19' = '|d56_1:20|d8_1:25|d1:19|O' 
-- Equation name is 'Q2_19', type is output 
 Q2_19   = DFF( _EQ041,  _EQ042,  VCC,  VCC);
  _EQ041 =  Q19 &  WQ
         #  P19 &  WP;
  _EQ042 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_30' = '|d56_1:20|d8_1:24|d1:16|O' 
-- Equation name is 'Q2_30', type is output 
 Q2_30   = DFF( _EQ043,  _EQ044,  VCC,  VCC);
  _EQ043 =  Q30 &  WQ
         #  P30 &  WP;
  _EQ044 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_47' = '|d56_1:20|d8_1:22|d1:15|O' 
-- Equation name is 'Q2_47', type is output 
 Q2_47   = DFF( _EQ045,  _EQ046,  VCC,  VCC);
  _EQ045 =  Q47 &  WQ
         #  P47 &  WP;
  _EQ046 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_52' = '|d56_1:20|d8_1:21|d1:18|O' 
-- Equation name is 'Q2_52', type is output 
 Q2_52   = DFF( _EQ047,  _EQ048,  VCC,  VCC);
  _EQ047 =  Q52 &  WQ
         #  P52 &  WP;
  _EQ048 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q3_1' = '|d56_1:19|d8_1:27|d1:21|O' 
-- Equation name is 'Q3_1', type is output 
 Q3_1    = DFF( _EQ049,  _EQ050,  VCC,  VCC);
  _EQ049 =  Q1 &  WQ
         #  P1 &  WP;
  _EQ050 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_2' = '|d56_1:19|d8_1:27|d1:20|O' 
-- Equation name is 'Q3_2', type is output 
 Q3_2    = DFF( _EQ051,  _EQ052,  VCC,  VCC);
  _EQ051 =  Q2 &  WQ
         #  P2 &  WP;
  _EQ052 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_4' = '|d56_1:19|d8_1:27|d1:18|O' 
-- Equation name is 'Q3_4', type is output 
 Q3_4    = DFF( _EQ053,  _EQ054,  VCC,  VCC);
  _EQ053 =  Q4 &  WQ
         #  P4 &  WP;
  _EQ054 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_6' = '|d56_1:19|d8_1:27|d1:16|O' 
-- Equation name is 'Q3_6', type is output 
 Q3_6    = DFF( _EQ055,  _EQ056,  VCC,  VCC);
  _EQ055 =  Q6 &  WQ
         #  P6 &  WP;
  _EQ056 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_19' = '|d56_1:19|d8_1:25|d1:19|O' 
-- Equation name is 'Q3_19', type is output 
 Q3_19   = DFF( _EQ057,  _EQ058,  VCC,  VCC);
  _EQ057 =  Q19 &  WQ
         #  P19 &  WP;
  _EQ058 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_30' = '|d56_1:19|d8_1:24|d1:16|O' 
-- Equation name is 'Q3_30', type is output 
 Q3_30   = DFF( _EQ059,  _EQ060,  VCC,  VCC);
  _EQ059 =  Q30 &  WQ
         #  P30 &  WP;
  _EQ060 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_47' = '|d56_1:19|d8_1:22|d1:15|O' 
-- Equation name is 'Q3_47', type is output 
 Q3_47   = DFF( _EQ061,  _EQ062,  VCC,  VCC);
  _EQ061 =  Q47 &  WQ
         #  P47 &  WP;
  _EQ062 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_52' = '|d56_1:19|d8_1:21|d1:18|O' 
-- Equation name is 'Q3_52', type is output 
 Q3_52   = DFF( _EQ063,  _EQ064,  VCC,  VCC);
  _EQ063 =  Q52 &  WQ
         #  P52 &  WP;
  _EQ064 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;



Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_43

***** Logic for device 'd56_43' compiled without errors.




Device: EP1810LC-20

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                                                     R  R  R  R  
                                                     E  E  E  E  
                                                     S  S  S  S  
                 Q  Q  Q     Q  Q  Q     Q  Q  Q  Q  E  E  E  E  
              Q  0  0  0  Q  1  1  1     0  1  2  3  R  R  R  R  
              0  _  _  _  1  _  _  _  G  _  _  _  _  V  V  V  V  
              _  1  2  3  _  1  2  3  N  2  2  2  2  E  E  E  E  
              7  3  2  7  7  3  2  7  D  6  6  6  6  D  D  D  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
     P37 | 10                                                  60 | P26 
      Q7 | 11                                                  59 | Q26 
     Q13 | 12                                                  58 | RESERVED 
     Q22 | 13                                                  57 | Q37 
      P7 | 14                                                  56 | ~PIN000 
      P5 | 15                                                  55 | ~PIN001 
      P3 | 16                                                  54 | ~PIN002 
     P13 | 17                                                  53 | WQ 
     VCC | 18                   EP1810LC-20                    52 | VCC 
     P22 | 19                                                  51 | WP 
 ~PIN008 | 20                                                  50 | ~PIN003 
 ~PIN007 | 21                                                  49 | ~PIN004 
 ~PIN006 | 22                                                  48 | ~PIN005 
      Q3 | 23                                                  47 | P28 
      Q5 | 24                                                  46 | Q3_28 
   Q2_37 | 25                                                  45 | Q3_37 
   Q2_22 | 26                                                  44 | Q28 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              Q  Q  Q  Q  Q  Q  Q  Q  G  Q  Q  Q  Q  Q  Q  Q  Q  
              2  2  2  2  1  1  0  0  N  3  3  3  3  3  2  1  0  
              _  _  _  _  _  _  _  _  D  _  _  _  _  _  _  _  _  
              1  7  5  3  5  3  5  3     2  1  7  5  3  2  2  2  
              3                          2  3           8  8  8  
                                                                 
                                                                 
                                                                 


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_43

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     8/12( 66%)  12/12(100%) 
B:    LC13 - LC24    10/12( 83%)  12/12(100%) 
C:    LC25 - LC36    10/12( 83%)  12/12(100%) 
D:    LC37 - LC48     4/12( 33%)   7/12( 58%) 


Total dedicated input pins used:                16/16     (100%)
Total I/O pins used:                            43/48     ( 89%)
Total logic cells used:                         32/48     ( 66%)
Average fan-in:                                  8.00
Total fan-in:                                   256

Total input pins required:                      27
Total output pins required:                     32
Total bidirectional pins required:               0
Total logic cells required:                     32
Total flipflops required:                       32

Synthesized logic cells:                         0/  48   (  0%)



Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_43

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT    s         0    0   32    0  ~PIN000
  55      -   -       INPUT    s         0    0   16    0  ~PIN001
  54      -   -       INPUT    s         0    0   16    0  ~PIN002
  50      -   -       INPUT    s         0    0    8    0  ~PIN003
  49      -   -       INPUT    s         0    0   16    0  ~PIN004
  48      -   -       INPUT    s         0    0    8    0  ~PIN005
  22      -   -       INPUT    s         0    0   16    0  ~PIN006
  21      -   -       INPUT    s         0    0    8    0  ~PIN007
  20      -   -       INPUT    s         0    0    8    0  ~PIN008
  16      -   -       INPUT              0    0    4    0  P3
  15      -   -       INPUT              0    0    4    0  P5
  14      -   -       INPUT              0    0    4    0  P7
  17      -   -       INPUT              0    0    4    0  P13
  19      -   -       INPUT              0    0    4    0  P22
  60   (40)  (D)      INPUT     g        0    0    4    0  P26
  47   (36)  (C)      INPUT     g        0    0    4    0  P28
  10    (9)  (A)      INPUT     g        0    0    4    0  P37
  23   (13)  (B)      INPUT     g        0    0    4    0  Q3
  24   (14)  (B)      INPUT     g        0    0    4    0  Q5
  11   (10)  (A)      INPUT     g        0    0    4    0  Q7
  12   (11)  (A)      INPUT     g        0    0    4    0  Q13
  13   (12)  (A)      INPUT     g        0    0    4    0  Q22
  59   (39)  (D)      INPUT     g        0    0    4    0  Q26
  44   (33)  (C)      INPUT     g        0    0    4    0  Q28
  57   (37)  (D)      INPUT     g        0    0    4    0  Q37
  51      -   -       INPUT              0    0   32    0  WP
  53      -   -       INPUT              0    0   32    0  WQ


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_43

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  34     24    B         FF              8    0    0    0  Q0_3 (|d56_1:22|d8_1:27|d1:19|:9)
  33     23    B         FF              8    0    0    0  Q0_5 (|d56_1:22|d8_1:27|d1:17|:9)
   9      8    A         FF              8    0    0    0  Q0_7 (|d56_1:22|d8_1:27|d1:15|:9)
   8      7    A         FF              8    0    0    0  Q0_13 (|d56_1:22|d8_1:26|d1:17|:9)
   7      6    A         FF              8    0    0    0  Q0_22 (|d56_1:22|d8_1:25|d1:16|:9)
  68     48    D         FF              8    0    0    0  Q0_26 (|d56_1:22|d8_1:24|d1:20|:9)
  43     32    C         FF              8    0    0    0  Q0_28 (|d56_1:22|d8_1:24|d1:18|:9)
   6      5    A         FF              8    0    0    0  Q0_37 (|d56_1:22|d8_1:23|d1:17|:9)
  32     22    B         FF              8    0    0    0  Q1_3 (|d56_1:21|d8_1:27|d1:19|:9)
  31     21    B         FF              8    0    0    0  Q1_5 (|d56_1:21|d8_1:27|d1:17|:9)
   5      4    A         FF              8    0    0    0  Q1_7 (|d56_1:21|d8_1:27|d1:15|:9)
   4      3    A         FF              8    0    0    0  Q1_13 (|d56_1:21|d8_1:26|d1:17|:9)
   3      2    A         FF              8    0    0    0  Q1_22 (|d56_1:21|d8_1:25|d1:16|:9)
  67     47    D         FF              8    0    0    0  Q1_26 (|d56_1:21|d8_1:24|d1:20|:9)
  42     31    C         FF              8    0    0    0  Q1_28 (|d56_1:21|d8_1:24|d1:18|:9)
   2      1    A         FF              8    0    0    0  Q1_37 (|d56_1:21|d8_1:23|d1:17|:9)
  30     20    B         FF              8    0    0    0  Q2_3 (|d56_1:20|d8_1:27|d1:19|:9)
  29     19    B         FF              8    0    0    0  Q2_5 (|d56_1:20|d8_1:27|d1:17|:9)
  28     18    B         FF              8    0    0    0  Q2_7 (|d56_1:20|d8_1:27|d1:15|:9)
  27     17    B         FF              8    0    0    0  Q2_13 (|d56_1:20|d8_1:26|d1:17|:9)
  26     16    B         FF              8    0    0    0  Q2_22 (|d56_1:20|d8_1:25|d1:16|:9)
  66     46    D         FF              8    0    0    0  Q2_26 (|d56_1:20|d8_1:24|d1:20|:9)
  41     30    C         FF              8    0    0    0  Q2_28 (|d56_1:20|d8_1:24|d1:18|:9)
  25     15    B         FF              8    0    0    0  Q2_37 (|d56_1:20|d8_1:23|d1:17|:9)
  40     29    C         FF              8    0    0    0  Q3_3 (|d56_1:19|d8_1:27|d1:19|:9)
  39     28    C         FF              8    0    0    0  Q3_5 (|d56_1:19|d8_1:27|d1:17|:9)
  38     27    C         FF              8    0    0    0  Q3_7 (|d56_1:19|d8_1:27|d1:15|:9)
  37     26    C         FF              8    0    0    0  Q3_13 (|d56_1:19|d8_1:26|d1:17|:9)
  36     25    C         FF              8    0    0    0  Q3_22 (|d56_1:19|d8_1:25|d1:16|:9)
  65     45    D         FF              8    0    0    0  Q3_26 (|d56_1:19|d8_1:24|d1:20|:9)
  46     35    C         FF              8    0    0    0  Q3_28 (|d56_1:19|d8_1:24|d1:18|:9)
  45     34    C         FF              8    0    0    0  Q3_37 (|d56_1:19|d8_1:23|d1:17|:9)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_43

** LOGIC CELL INTERCONNECTIONS **

                         Logic cells placed in LAB 'A'
        +--------------- LC8 Q0_7
        | +------------- LC7 Q0_13
        | | +----------- LC6 Q0_22
        | | | +--------- LC5 Q0_37
        | | | | +------- LC4 Q1_7
        | | | | | +----- LC3 Q1_13
        | | | | | | +--- LC2 Q1_22
        | | | | | | | +- LC1 Q1_37
        | | | | | | | | 
        | | | | | | | |   Other LABs fed by signals
        | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | 
LC8  -> - - - - - - - - | <-- Q0_7
LC7  -> - - - - - - - - | <-- Q0_13
LC6  -> - - - - - - - - | <-- Q0_22
LC5  -> - - - - - - - - | <-- Q0_37
LC4  -> - - - - - - - - | <-- Q1_7
LC3  -> - - - - - - - - | <-- Q1_13
LC2  -> - - - - - - - - | <-- Q1_22
LC1  -> - - - - - - - - | <-- Q1_37

Pin
56   -> @ @ @ @ @ @ @ @ | <-- ~PIN000
55   -> - - - - - - - - | <-- ~PIN001
54   -> - - - - @ @ @ @ | <-- ~PIN002
50   -> - - - - - - - - | <-- ~PIN003
49   -> @ @ @ @ - - - - | <-- ~PIN004
48   -> - - - - - - - - | <-- ~PIN005
22   -> @ @ @ @ @ @ @ @ | <-- ~PIN006
21   -> - - - - @ @ @ @ | <-- ~PIN007
20   -> @ @ @ @ - - - - | <-- ~PIN008
16   -> - - - - - - - - | <-- P3
15   -> - - - - - - - - | <-- P5
14   -> @ - - - @ - - - | <-- P7
17   -> - @ - - - @ - - | <-- P13
19   -> - - @ - - - @ - | <-- P22
10   -> - - - * - - - * | <-- P37
11   -> * - - - * - - - | <-- Q7
12   -> - * - - - * - - | <-- Q13
13   -> - - * - - - * - | <-- Q22
57   -> - - - * - - - * | <-- Q37
51   -> @ @ @ @ @ @ @ @ | <-- WP
53   -> @ @ @ @ @ @ @ @ | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_43

** LOGIC CELL INTERCONNECTIONS **

                             Logic cells placed in LAB 'B'
        +------------------- LC24 Q0_3
        | +----------------- LC23 Q0_5
        | | +--------------- LC22 Q1_3
        | | | +------------- LC21 Q1_5
        | | | | +----------- LC20 Q2_3
        | | | | | +--------- LC19 Q2_5
        | | | | | | +------- LC18 Q2_7
        | | | | | | | +----- LC17 Q2_13
        | | | | | | | | +--- LC16 Q2_22
        | | | | | | | | | +- LC15 Q2_37
        | | | | | | | | | | 
        | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | 
LC24 -> - - - - - - - - - - | <-- Q0_3
LC23 -> - - - - - - - - - - | <-- Q0_5
LC22 -> - - - - - - - - - - | <-- Q1_3
LC21 -> - - - - - - - - - - | <-- Q1_5
LC20 -> - - - - - - - - - - | <-- Q2_3
LC19 -> - - - - - - - - - - | <-- Q2_5
LC18 -> - - - - - - - - - - | <-- Q2_7
LC17 -> - - - - - - - - - - | <-- Q2_13
LC16 -> - - - - - - - - - - | <-- Q2_22
LC15 -> - - - - - - - - - - | <-- Q2_37

Pin
56   -> @ @ @ @ @ @ @ @ @ @ | <-- ~PIN000
55   -> - - - - @ @ @ @ @ @ | <-- ~PIN001
54   -> - - @ @ - - - - - - | <-- ~PIN002
50   -> - - - - - - - - - - | <-- ~PIN003
49   -> @ @ - - @ @ @ @ @ @ | <-- ~PIN004
48   -> - - - - @ @ @ @ @ @ | <-- ~PIN005
22   -> @ @ @ @ - - - - - - | <-- ~PIN006
21   -> - - @ @ - - - - - - | <-- ~PIN007
20   -> @ @ - - - - - - - - | <-- ~PIN008
16   -> @ - @ - @ - - - - - | <-- P3
15   -> - @ - @ - @ - - - - | <-- P5
14   -> - - - - - - @ - - - | <-- P7
17   -> - - - - - - - @ - - | <-- P13
19   -> - - - - - - - - @ - | <-- P22
10   -> - - - - - - - - - * | <-- P37
23   -> * - * - * - - - - - | <-- Q3
24   -> - * - * - * - - - - | <-- Q5
11   -> - - - - - - * - - - | <-- Q7
12   -> - - - - - - - * - - | <-- Q13
13   -> - - - - - - - - * - | <-- Q22
57   -> - - - - - - - - - * | <-- Q37
51   -> @ @ @ @ @ @ @ @ @ @ | <-- WP
53   -> @ @ @ @ @ @ @ @ @ @ | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_43

** LOGIC CELL INTERCONNECTIONS **

                             Logic cells placed in LAB 'C'
        +------------------- LC32 Q0_28
        | +----------------- LC31 Q1_28
        | | +--------------- LC30 Q2_28
        | | | +------------- LC29 Q3_3
        | | | | +----------- LC28 Q3_5
        | | | | | +--------- LC27 Q3_7
        | | | | | | +------- LC26 Q3_13
        | | | | | | | +----- LC25 Q3_22
        | | | | | | | | +--- LC35 Q3_28
        | | | | | | | | | +- LC34 Q3_37
        | | | | | | | | | | 
        | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | 
LC32 -> - - - - - - - - - - | <-- Q0_28
LC31 -> - - - - - - - - - - | <-- Q1_28
LC30 -> - - - - - - - - - - | <-- Q2_28
LC29 -> - - - - - - - - - - | <-- Q3_3
LC28 -> - - - - - - - - - - | <-- Q3_5
LC27 -> - - - - - - - - - - | <-- Q3_7
LC26 -> - - - - - - - - - - | <-- Q3_13
LC25 -> - - - - - - - - - - | <-- Q3_22
LC35 -> - - - - - - - - - - | <-- Q3_28
LC34 -> - - - - - - - - - - | <-- Q3_37

Pin
56   -> @ @ @ @ @ @ @ @ @ @ | <-- ~PIN000
55   -> - - @ @ @ @ @ @ @ @ | <-- ~PIN001
54   -> - @ - @ @ @ @ @ @ @ | <-- ~PIN002
50   -> - - - @ @ @ @ @ @ @ | <-- ~PIN003
49   -> @ - @ - - - - - - - | <-- ~PIN004
48   -> - - @ - - - - - - - | <-- ~PIN005
22   -> @ @ - - - - - - - - | <-- ~PIN006
21   -> - @ - - - - - - - - | <-- ~PIN007
20   -> @ - - - - - - - - - | <-- ~PIN008
16   -> - - - @ - - - - - - | <-- P3
15   -> - - - - @ - - - - - | <-- P5
14   -> - - - - - @ - - - - | <-- P7
17   -> - - - - - - @ - - - | <-- P13
19   -> - - - - - - - @ - - | <-- P22
47   -> * * * - - - - - * - | <-- P28
10   -> - - - - - - - - - * | <-- P37
23   -> - - - * - - - - - - | <-- Q3
24   -> - - - - * - - - - - | <-- Q5
11   -> - - - - - * - - - - | <-- Q7
12   -> - - - - - - * - - - | <-- Q13
13   -> - - - - - - - * - - | <-- Q22
44   -> * * * - - - - - * - | <-- Q28
57   -> - - - - - - - - - * | <-- Q37
51   -> @ @ @ @ @ @ @ @ @ @ | <-- WP
53   -> @ @ @ @ @ @ @ @ @ @ | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_43

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'D'
        +------- LC48 Q0_26
        | +----- LC47 Q1_26
        | | +--- LC46 Q2_26
        | | | +- LC45 Q3_26
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'D'
LC      | | | | 
LC48 -> - - - - | <-- Q0_26
LC47 -> - - - - | <-- Q1_26
LC46 -> - - - - | <-- Q2_26
LC45 -> - - - - | <-- Q3_26

Pin
56   -> @ @ @ @ | <-- ~PIN000
55   -> - - @ @ | <-- ~PIN001
54   -> - @ - @ | <-- ~PIN002
50   -> - - - @ | <-- ~PIN003
49   -> @ - @ - | <-- ~PIN004
48   -> - - @ - | <-- ~PIN005
22   -> @ @ - - | <-- ~PIN006
21   -> - @ - - | <-- ~PIN007
20   -> @ - - - | <-- ~PIN008
16   -> - - - - | <-- P3
15   -> - - - - | <-- P5
14   -> - - - - | <-- P7
17   -> - - - - | <-- P13
19   -> - - - - | <-- P22
60   -> * * * * | <-- P26
59   -> * * * * | <-- Q26
51   -> @ @ @ @ | <-- WP
53   -> @ @ @ @ | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_43

** EQUATIONS **

P3       : INPUT;
P5       : INPUT;
P7       : INPUT;
P13      : INPUT;
P22      : INPUT;
P26      : INPUT;
P28      : INPUT;
P37      : INPUT;
Q3       : INPUT;
Q5       : INPUT;
Q7       : INPUT;
Q13      : INPUT;
Q22      : INPUT;
Q26      : INPUT;
Q28      : INPUT;
Q37      : INPUT;
WP       : INPUT;
WQ       : INPUT;
~PIN000  : INPUT;
~PIN001  : INPUT;
~PIN002  : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN005  : INPUT;
~PIN006  : INPUT;
~PIN007  : INPUT;
~PIN008  : INPUT;

-- Node name is 'Q0_3' = '|d56_1:22|d8_1:27|d1:19|O' 
-- Equation name is 'Q0_3', type is output 
 Q0_3    = DFF( _EQ001,  _EQ002,  VCC,  VCC);
  _EQ001 =  Q3 &  WQ
         #  P3 &  WP;
  _EQ002 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_5' = '|d56_1:22|d8_1:27|d1:17|O' 
-- Equation name is 'Q0_5', type is output 
 Q0_5    = DFF( _EQ003,  _EQ004,  VCC,  VCC);
  _EQ003 =  Q5 &  WQ
         #  P5 &  WP;
  _EQ004 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_7' = '|d56_1:22|d8_1:27|d1:15|O' 
-- Equation name is 'Q0_7', type is output 
 Q0_7    = DFF( _EQ005,  _EQ006,  VCC,  VCC);
  _EQ005 =  Q7 &  WQ
         #  P7 &  WP;
  _EQ006 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_13' = '|d56_1:22|d8_1:26|d1:17|O' 
-- Equation name is 'Q0_13', type is output 
 Q0_13   = DFF( _EQ007,  _EQ008,  VCC,  VCC);
  _EQ007 =  Q13 &  WQ
         #  P13 &  WP;
  _EQ008 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_22' = '|d56_1:22|d8_1:25|d1:16|O' 
-- Equation name is 'Q0_22', type is output 
 Q0_22   = DFF( _EQ009,  _EQ010,  VCC,  VCC);
  _EQ009 =  Q22 &  WQ
         #  P22 &  WP;
  _EQ010 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_26' = '|d56_1:22|d8_1:24|d1:20|O' 
-- Equation name is 'Q0_26', type is output 
 Q0_26   = DFF( _EQ011,  _EQ012,  VCC,  VCC);
  _EQ011 =  Q26 &  WQ
         #  P26 &  WP;
  _EQ012 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_28' = '|d56_1:22|d8_1:24|d1:18|O' 
-- Equation name is 'Q0_28', type is output 
 Q0_28   = DFF( _EQ013,  _EQ014,  VCC,  VCC);
  _EQ013 =  Q28 &  WQ
         #  P28 &  WP;
  _EQ014 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_37' = '|d56_1:22|d8_1:23|d1:17|O' 
-- Equation name is 'Q0_37', type is output 
 Q0_37   = DFF( _EQ015,  _EQ016,  VCC,  VCC);
  _EQ015 =  Q37 &  WQ
         #  P37 &  WP;
  _EQ016 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q1_3' = '|d56_1:21|d8_1:27|d1:19|O' 
-- Equation name is 'Q1_3', type is output 
 Q1_3    = DFF( _EQ017,  _EQ018,  VCC,  VCC);
  _EQ017 =  Q3 &  WQ
         #  P3 &  WP;
  _EQ018 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_5' = '|d56_1:21|d8_1:27|d1:17|O' 
-- Equation name is 'Q1_5', type is output 
 Q1_5    = DFF( _EQ019,  _EQ020,  VCC,  VCC);
  _EQ019 =  Q5 &  WQ
         #  P5 &  WP;
  _EQ020 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_7' = '|d56_1:21|d8_1:27|d1:15|O' 
-- Equation name is 'Q1_7', type is output 
 Q1_7    = DFF( _EQ021,  _EQ022,  VCC,  VCC);
  _EQ021 =  Q7 &  WQ
         #  P7 &  WP;
  _EQ022 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_13' = '|d56_1:21|d8_1:26|d1:17|O' 
-- Equation name is 'Q1_13', type is output 
 Q1_13   = DFF( _EQ023,  _EQ024,  VCC,  VCC);
  _EQ023 =  Q13 &  WQ
         #  P13 &  WP;
  _EQ024 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_22' = '|d56_1:21|d8_1:25|d1:16|O' 
-- Equation name is 'Q1_22', type is output 
 Q1_22   = DFF( _EQ025,  _EQ026,  VCC,  VCC);
  _EQ025 =  Q22 &  WQ
         #  P22 &  WP;
  _EQ026 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_26' = '|d56_1:21|d8_1:24|d1:20|O' 
-- Equation name is 'Q1_26', type is output 
 Q1_26   = DFF( _EQ027,  _EQ028,  VCC,  VCC);
  _EQ027 =  Q26 &  WQ
         #  P26 &  WP;
  _EQ028 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_28' = '|d56_1:21|d8_1:24|d1:18|O' 
-- Equation name is 'Q1_28', type is output 
 Q1_28   = DFF( _EQ029,  _EQ030,  VCC,  VCC);
  _EQ029 =  Q28 &  WQ
         #  P28 &  WP;
  _EQ030 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_37' = '|d56_1:21|d8_1:23|d1:17|O' 
-- Equation name is 'Q1_37', type is output 
 Q1_37   = DFF( _EQ031,  _EQ032,  VCC,  VCC);
  _EQ031 =  Q37 &  WQ
         #  P37 &  WP;
  _EQ032 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q2_3' = '|d56_1:20|d8_1:27|d1:19|O' 
-- Equation name is 'Q2_3', type is output 
 Q2_3    = DFF( _EQ033,  _EQ034,  VCC,  VCC);
  _EQ033 =  Q3 &  WQ
         #  P3 &  WP;
  _EQ034 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_5' = '|d56_1:20|d8_1:27|d1:17|O' 
-- Equation name is 'Q2_5', type is output 
 Q2_5    = DFF( _EQ035,  _EQ036,  VCC,  VCC);
  _EQ035 =  Q5 &  WQ
         #  P5 &  WP;
  _EQ036 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_7' = '|d56_1:20|d8_1:27|d1:15|O' 
-- Equation name is 'Q2_7', type is output 
 Q2_7    = DFF( _EQ037,  _EQ038,  VCC,  VCC);
  _EQ037 =  Q7 &  WQ
         #  P7 &  WP;
  _EQ038 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_13' = '|d56_1:20|d8_1:26|d1:17|O' 
-- Equation name is 'Q2_13', type is output 
 Q2_13   = DFF( _EQ039,  _EQ040,  VCC,  VCC);
  _EQ039 =  Q13 &  WQ
         #  P13 &  WP;
  _EQ040 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_22' = '|d56_1:20|d8_1:25|d1:16|O' 
-- Equation name is 'Q2_22', type is output 
 Q2_22   = DFF( _EQ041,  _EQ042,  VCC,  VCC);
  _EQ041 =  Q22 &  WQ
         #  P22 &  WP;
  _EQ042 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_26' = '|d56_1:20|d8_1:24|d1:20|O' 
-- Equation name is 'Q2_26', type is output 
 Q2_26   = DFF( _EQ043,  _EQ044,  VCC,  VCC);
  _EQ043 =  Q26 &  WQ
         #  P26 &  WP;
  _EQ044 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_28' = '|d56_1:20|d8_1:24|d1:18|O' 
-- Equation name is 'Q2_28', type is output 
 Q2_28   = DFF( _EQ045,  _EQ046,  VCC,  VCC);
  _EQ045 =  Q28 &  WQ
         #  P28 &  WP;
  _EQ046 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_37' = '|d56_1:20|d8_1:23|d1:17|O' 
-- Equation name is 'Q2_37', type is output 
 Q2_37   = DFF( _EQ047,  _EQ048,  VCC,  VCC);
  _EQ047 =  Q37 &  WQ
         #  P37 &  WP;
  _EQ048 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q3_3' = '|d56_1:19|d8_1:27|d1:19|O' 
-- Equation name is 'Q3_3', type is output 
 Q3_3    = DFF( _EQ049,  _EQ050,  VCC,  VCC);
  _EQ049 =  Q3 &  WQ
         #  P3 &  WP;
  _EQ050 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_5' = '|d56_1:19|d8_1:27|d1:17|O' 
-- Equation name is 'Q3_5', type is output 
 Q3_5    = DFF( _EQ051,  _EQ052,  VCC,  VCC);
  _EQ051 =  Q5 &  WQ
         #  P5 &  WP;
  _EQ052 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_7' = '|d56_1:19|d8_1:27|d1:15|O' 
-- Equation name is 'Q3_7', type is output 
 Q3_7    = DFF( _EQ053,  _EQ054,  VCC,  VCC);
  _EQ053 =  Q7 &  WQ
         #  P7 &  WP;
  _EQ054 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_13' = '|d56_1:19|d8_1:26|d1:17|O' 
-- Equation name is 'Q3_13', type is output 
 Q3_13   = DFF( _EQ055,  _EQ056,  VCC,  VCC);
  _EQ055 =  Q13 &  WQ
         #  P13 &  WP;
  _EQ056 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_22' = '|d56_1:19|d8_1:25|d1:16|O' 
-- Equation name is 'Q3_22', type is output 
 Q3_22   = DFF( _EQ057,  _EQ058,  VCC,  VCC);
  _EQ057 =  Q22 &  WQ
         #  P22 &  WP;
  _EQ058 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_26' = '|d56_1:19|d8_1:24|d1:20|O' 
-- Equation name is 'Q3_26', type is output 
 Q3_26   = DFF( _EQ059,  _EQ060,  VCC,  VCC);
  _EQ059 =  Q26 &  WQ
         #  P26 &  WP;
  _EQ060 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_28' = '|d56_1:19|d8_1:24|d1:18|O' 
-- Equation name is 'Q3_28', type is output 
 Q3_28   = DFF( _EQ061,  _EQ062,  VCC,  VCC);
  _EQ061 =  Q28 &  WQ
         #  P28 &  WP;
  _EQ062 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_37' = '|d56_1:19|d8_1:23|d1:17|O' 
-- Equation name is 'Q3_37', type is output 
 Q3_37   = DFF( _EQ063,  _EQ064,  VCC,  VCC);
  _EQ063 =  Q37 &  WQ
         #  P37 &  WP;
  _EQ064 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;



Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_44

***** Logic for device 'd56_44' compiled without errors.




Device: EP1810LC-20

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                       R  R  R  R  R                             
                       E  E  E  E  E     ~                       
                       S  S  S  S  S     P                       
                       E  E  E  E  E     I     Q  Q  Q  Q  Q  Q  
              Q  Q  Q  R  R  R  R  R     N  Q  1  1  1  1  1  1  
              0  2  3  V  V  V  V  V  G  0  1  _  _  _  _  _  _  
              _  _  _  E  E  E  E  E  N  0  _  3  3  4  5  5  5  
              9  9  9  D  D  D  D  D  D  7  9  1  3  2  1  3  5  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
     AQ1 | 10                                                  60 | AQ0 
 ~PIN000 | 11                                                  59 | AP1 
 ~PIN002 | 12                                                  58 | AP0 
 ~PIN003 | 13                                                  57 | ABP 
     Q51 | 14                                                  56 | P9 
     Q42 | 15                                                  55 | P31 
     Q33 | 16                                                  54 | P33 
     Q53 | 17                                                  53 | WQ 
     VCC | 18                   EP1810LC-20                    52 | VCC 
     Q55 | 19                                                  51 | WP 
     Q31 | 20                                                  50 | P42 
      Q9 | 21                                                  49 | P51 
     P55 | 22                                                  48 | P53 
 ~PIN001 | 23                                                  47 | Q3_33 
 ~PIN004 | 24                                                  46 | ~PIN008 
 ~PIN005 | 25                                                  45 | ~PIN006 
   Q3_55 | 26                                                  44 | ABQ 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              Q  Q  Q  Q  Q  Q  Q  Q  G  Q  Q  Q  Q  Q  Q  Q  Q  
              3  3  3  2  2  2  2  0  N  3  2  2  0  0  0  0  0  
              _  _  _  _  _  _  _  _  D  _  _  _  _  _  _  _  _  
              5  5  4  5  5  5  4  5     3  3  3  5  5  4  3  3  
              3  1  2  5  3  1  2  1     1  3  1  5  3  2  3  1  
                                                                 
                                                                 
                                                                 


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_44

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     6/12( 50%)   7/12( 58%) 
B:    LC13 - LC24    12/12(100%)  12/12(100%) 
C:    LC25 - LC36    11/12( 91%)  12/12(100%) 
D:    LC37 - LC48     8/12( 66%)  12/12(100%) 


Total dedicated input pins used:                16/16     (100%)
Total I/O pins used:                            43/48     ( 89%)
Total logic cells used:                         37/48     ( 77%)
Average fan-in:                                  7.24
Total fan-in:                                   268

Total input pins required:                      22
Total output pins required:                     37
Total bidirectional pins required:               0
Total logic cells required:                     37
Total flipflops required:                       28

Synthesized logic cells:                         9/  48   ( 18%)



Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_44

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  57   (37)  (D)      INPUT     g        0    0    5    0  ABP
  44   (33)  (C)      INPUT     g        0    0    5    0  ABQ
  58   (38)  (D)      INPUT     g        0    0    6    0  AP0
  59   (39)  (D)      INPUT     g        0    0    6    0  AP1
  60   (40)  (D)      INPUT     g        0    0    6    0  AQ0
  10    (9)  (A)      INPUT     g        0    0    6    0  AQ1
  56      -   -       INPUT              0    0    4    0  P9
  55      -   -       INPUT              0    0    4    0  P31
  54      -   -       INPUT              0    0    4    0  P33
  50      -   -       INPUT              0    0    4    0  P42
  49      -   -       INPUT              0    0    4    0  P51
  48      -   -       INPUT              0    0    4    0  P53
  22      -   -       INPUT              0    0    4    0  P55
  21      -   -       INPUT              0    0    4    0  Q9
  20      -   -       INPUT              0    0    4    0  Q31
  16      -   -       INPUT              0    0    4    0  Q33
  15      -   -       INPUT              0    0    4    0  Q42
  14      -   -       INPUT              0    0    4    0  Q51
  17      -   -       INPUT              0    0    4    0  Q53
  19      -   -       INPUT              0    0    4    0  Q55
  51      -   -       INPUT              0    0   33    0  WP
  53      -   -       INPUT              0    0   33    0  WQ


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_44

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  11     10    A     OUTPUT    sg        4    0   28    0  ~PIN000 (|c4:1|~22~1)
  23     13    B     OUTPUT    sg        6    0   14    0  ~PIN001 (|c4:1|~14~1)
  12     11    A     OUTPUT    sg        6    0   14    0  ~PIN002 (|c4:1|~18~1)
  13     12    A     OUTPUT    sg        4    0    7    0  ~PIN003 (|c4:1|~1~1)
  24     14    B     OUTPUT    sg        6    0   14    0  ~PIN004 (|c4:1|~22~2)
  25     15    B     OUTPUT    sg        4    0    7    0  ~PIN005 (|c4:1|~14~2)
  45     34    C     OUTPUT    sg        6    0   14    0  ~PIN006 (|c4:1|~22~3)
  68     48    D     OUTPUT    s         4    0    7    0  ~PIN007 (|c4:1|~18~2)
  46     35    C     OUTPUT    sg        4    0    7    0  ~PIN008 (|c4:1|~22~4)
   9      8    A         FF              4    4    0    0  Q0_9 (|d56_1:22|d8_1:26|d1:21|:9)
  43     32    C         FF              4    4    0    0  Q0_31 (|d56_1:22|d8_1:24|d1:15|:9)
  42     31    C         FF              4    4    0    0  Q0_33 (|d56_1:22|d8_1:23|d1:21|:9)
  41     30    C         FF              4    4    0    0  Q0_42 (|d56_1:22|d8_1:22|d1:20|:9)
  34     24    B         FF              4    4    0    0  Q0_51 (|d56_1:22|d8_1:21|d1:19|:9)
  40     29    C         FF              4    4    0    0  Q0_53 (|d56_1:22|d8_1:21|d1:17|:9)
  39     28    C         FF              4    4    0    0  Q0_55 (|d56_1:22|d8_1:21|d1:15|:9)
  67     47    D         FF              4    4    0    0  Q1_9 (|d56_1:21|d8_1:26|d1:21|:9)
  66     46    D         FF              4    4    0    0  Q1_31 (|d56_1:21|d8_1:24|d1:15|:9)
  65     45    D         FF              4    4    0    0  Q1_33 (|d56_1:21|d8_1:23|d1:21|:9)
  64     44    D         FF              4    4    0    0  Q1_42 (|d56_1:21|d8_1:22|d1:20|:9)
  63     43    D         FF              4    4    0    0  Q1_51 (|d56_1:21|d8_1:21|d1:19|:9)
  62     42    D         FF              4    4    0    0  Q1_53 (|d56_1:21|d8_1:21|d1:17|:9)
  61     41    D         FF              4    4    0    0  Q1_55 (|d56_1:21|d8_1:21|d1:15|:9)
   8      7    A         FF              4    4    0    0  Q2_9 (|d56_1:20|d8_1:26|d1:21|:9)
  38     27    C         FF              4    4    0    0  Q2_31 (|d56_1:20|d8_1:24|d1:15|:9)
  37     26    C         FF              4    4    0    0  Q2_33 (|d56_1:20|d8_1:23|d1:21|:9)
  33     23    B         FF              4    4    0    0  Q2_42 (|d56_1:20|d8_1:22|d1:20|:9)
  32     22    B         FF              4    4    0    0  Q2_51 (|d56_1:20|d8_1:21|d1:19|:9)
  31     21    B         FF              4    4    0    0  Q2_53 (|d56_1:20|d8_1:21|d1:17|:9)
  30     20    B         FF              4    4    0    0  Q2_55 (|d56_1:20|d8_1:21|d1:15|:9)
   7      6    A         FF              4    4    0    0  Q3_9 (|d56_1:19|d8_1:26|d1:21|:9)
  36     25    C         FF              4    4    0    0  Q3_31 (|d56_1:19|d8_1:24|d1:15|:9)
  47     36    C         FF              4    4    0    0  Q3_33 (|d56_1:19|d8_1:23|d1:21|:9)
  29     19    B         FF              4    4    0    0  Q3_42 (|d56_1:19|d8_1:22|d1:20|:9)
  28     18    B         FF              4    4    0    0  Q3_51 (|d56_1:19|d8_1:21|d1:19|:9)
  27     17    B         FF              4    4    0    0  Q3_53 (|d56_1:19|d8_1:21|d1:17|:9)
  26     16    B         FF              4    4    0    0  Q3_55 (|d56_1:19|d8_1:21|d1:15|:9)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_44

** LOGIC CELL INTERCONNECTIONS **

                     Logic cells placed in LAB 'A'
        +----------- LC10 ~PIN000
        | +--------- LC11 ~PIN002
        | | +------- LC12 ~PIN003
        | | | +----- LC8 Q0_9
        | | | | +--- LC7 Q2_9
        | | | | | +- LC6 Q3_9
        | | | | | | 
        | | | | | |   Other LABs fed by signals
        | | | | | |   that feed LAB 'A'
LC      | | | | | | 
LC10 -> - - - @ @ @ | <-- ~PIN000
LC11 -> - - - - - @ | <-- ~PIN002
LC12 -> - - - - - @ | <-- ~PIN003
LC8  -> - - - - - - | <-- Q0_9
LC7  -> - - - - - - | <-- Q2_9
LC6  -> - - - - - - | <-- Q3_9

Pin
57   -> * * - - - - | <-- ABP
44   -> * * - - - - | <-- ABQ
58   -> - * * - - - | <-- AP0
59   -> - - * - - - | <-- AP1
60   -> - * * - - - | <-- AQ0
10   -> - - * - - - | <-- AQ1
56   -> - - - @ @ @ | <-- P9
55   -> - - - - - - | <-- P31
54   -> - - - - - - | <-- P33
50   -> - - - - - - | <-- P42
49   -> - - - - - - | <-- P51
48   -> - - - - - - | <-- P53
22   -> - - - - - - | <-- P55
21   -> - - - @ @ @ | <-- Q9
20   -> - - - - - - | <-- Q31
16   -> - - - - - - | <-- Q33
15   -> - - - - - - | <-- Q42
14   -> - - - - - - | <-- Q51
17   -> - - - - - - | <-- Q53
19   -> - - - - - - | <-- Q55
51   -> @ @ - @ @ @ | <-- WP
53   -> @ @ - @ @ @ | <-- WQ
LC13 -> - - - - * * | <-- ~PIN001
LC14 -> - - - * * - | <-- ~PIN004
LC15 -> - - - - * - | <-- ~PIN005
LC34 -> - - - * - - | <-- ~PIN006
LC35 -> - - - * - - | <-- ~PIN008


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_44

** LOGIC CELL INTERCONNECTIONS **

                                 Logic cells placed in LAB 'B'
        +----------------------- LC13 ~PIN001
        | +--------------------- LC14 ~PIN004
        | | +------------------- LC15 ~PIN005
        | | | +----------------- LC24 Q0_51
        | | | | +--------------- LC23 Q2_42
        | | | | | +------------- LC22 Q2_51
        | | | | | | +----------- LC21 Q2_53
        | | | | | | | +--------- LC20 Q2_55
        | | | | | | | | +------- LC19 Q3_42
        | | | | | | | | | +----- LC18 Q3_51
        | | | | | | | | | | +--- LC17 Q3_53
        | | | | | | | | | | | +- LC16 Q3_55
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | 
LC13 -> - - - - @ @ @ @ @ @ @ @ | <-- ~PIN001
LC14 -> - - - @ @ @ @ @ - - - - | <-- ~PIN004
LC15 -> - - - - @ @ @ @ - - - - | <-- ~PIN005
LC24 -> - - - - - - - - - - - - | <-- Q0_51
LC23 -> - - - - - - - - - - - - | <-- Q2_42
LC22 -> - - - - - - - - - - - - | <-- Q2_51
LC21 -> - - - - - - - - - - - - | <-- Q2_53
LC20 -> - - - - - - - - - - - - | <-- Q2_55
LC19 -> - - - - - - - - - - - - | <-- Q3_42
LC18 -> - - - - - - - - - - - - | <-- Q3_51
LC17 -> - - - - - - - - - - - - | <-- Q3_53
LC16 -> - - - - - - - - - - - - | <-- Q3_55

Pin
57   -> * * - - - - - - - - - - | <-- ABP
44   -> * * - - - - - - - - - - | <-- ABQ
58   -> - * * - - - - - - - - - | <-- AP0
59   -> * - * - - - - - - - - - | <-- AP1
60   -> - * * - - - - - - - - - | <-- AQ0
10   -> * - * - - - - - - - - - | <-- AQ1
56   -> - - - - - - - - - - - - | <-- P9
55   -> - - - - - - - - - - - - | <-- P31
54   -> - - - - - - - - - - - - | <-- P33
50   -> - - - - @ - - - @ - - - | <-- P42
49   -> - - - @ - @ - - - @ - - | <-- P51
48   -> - - - - - - @ - - - @ - | <-- P53
22   -> - - - - - - - @ - - - @ | <-- P55
21   -> - - - - - - - - - - - - | <-- Q9
20   -> - - - - - - - - - - - - | <-- Q31
16   -> - - - - - - - - - - - - | <-- Q33
15   -> - - - - @ - - - @ - - - | <-- Q42
14   -> - - - @ - @ - - - @ - - | <-- Q51
17   -> - - - - - - @ - - - @ - | <-- Q53
19   -> - - - - - - - @ - - - @ | <-- Q55
51   -> @ @ - @ @ @ @ @ @ @ @ @ | <-- WP
53   -> @ @ - @ @ @ @ @ @ @ @ @ | <-- WQ
LC10 -> - - - * * * * * * * * * | <-- ~PIN000
LC11 -> - - - - - - - - * * * * | <-- ~PIN002
LC12 -> - - - - - - - - * * * * | <-- ~PIN003
LC34 -> - - - * - - - - - - - - | <-- ~PIN006
LC35 -> - - - * - - - - - - - - | <-- ~PIN008


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_44

** LOGIC CELL INTERCONNECTIONS **

                               Logic cells placed in LAB 'C'
        +--------------------- LC34 ~PIN006
        | +------------------- LC35 ~PIN008
        | | +----------------- LC32 Q0_31
        | | | +--------------- LC31 Q0_33
        | | | | +------------- LC30 Q0_42
        | | | | | +----------- LC29 Q0_53
        | | | | | | +--------- LC28 Q0_55
        | | | | | | | +------- LC27 Q2_31
        | | | | | | | | +----- LC26 Q2_33
        | | | | | | | | | +--- LC25 Q3_31
        | | | | | | | | | | +- LC36 Q3_33
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | 
LC34 -> - - @ @ @ @ @ - - - - | <-- ~PIN006
LC35 -> - - @ @ @ @ @ - - - - | <-- ~PIN008
LC32 -> - - - - - - - - - - - | <-- Q0_31
LC31 -> - - - - - - - - - - - | <-- Q0_33
LC30 -> - - - - - - - - - - - | <-- Q0_42
LC29 -> - - - - - - - - - - - | <-- Q0_53
LC28 -> - - - - - - - - - - - | <-- Q0_55
LC27 -> - - - - - - - - - - - | <-- Q2_31
LC26 -> - - - - - - - - - - - | <-- Q2_33
LC25 -> - - - - - - - - - - - | <-- Q3_31
LC36 -> - - - - - - - - - - - | <-- Q3_33

Pin
57   -> * - - - - - - - - - - | <-- ABP
44   -> * - - - - - - - - - - | <-- ABQ
58   -> - * - - - - - - - - - | <-- AP0
59   -> * * - - - - - - - - - | <-- AP1
60   -> - * - - - - - - - - - | <-- AQ0
10   -> * * - - - - - - - - - | <-- AQ1
56   -> - - - - - - - - - - - | <-- P9
55   -> - - @ - - - - @ - @ - | <-- P31
54   -> - - - @ - - - - @ - @ | <-- P33
50   -> - - - - @ - - - - - - | <-- P42
49   -> - - - - - - - - - - - | <-- P51
48   -> - - - - - @ - - - - - | <-- P53
22   -> - - - - - - @ - - - - | <-- P55
21   -> - - - - - - - - - - - | <-- Q9
20   -> - - @ - - - - @ - @ - | <-- Q31
16   -> - - - @ - - - - @ - @ | <-- Q33
15   -> - - - - @ - - - - - - | <-- Q42
14   -> - - - - - - - - - - - | <-- Q51
17   -> - - - - - @ - - - - - | <-- Q53
19   -> - - - - - - @ - - - - | <-- Q55
51   -> @ - @ @ @ @ @ @ @ @ @ | <-- WP
53   -> @ - @ @ @ @ @ @ @ @ @ | <-- WQ
LC10 -> - - * * * * * * * * * | <-- ~PIN000
LC13 -> - - - - - - - * * * * | <-- ~PIN001
LC11 -> - - - - - - - - - * * | <-- ~PIN002
LC12 -> - - - - - - - - - * * | <-- ~PIN003
LC14 -> - - * * * * * * * - - | <-- ~PIN004
LC15 -> - - - - - - - * * - - | <-- ~PIN005


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_44

** LOGIC CELL INTERCONNECTIONS **

                         Logic cells placed in LAB 'D'
        +--------------- LC48 ~PIN007
        | +------------- LC47 Q1_9
        | | +----------- LC46 Q1_31
        | | | +--------- LC45 Q1_33
        | | | | +------- LC44 Q1_42
        | | | | | +----- LC43 Q1_51
        | | | | | | +--- LC42 Q1_53
        | | | | | | | +- LC41 Q1_55
        | | | | | | | | 
        | | | | | | | |   Other LABs fed by signals
        | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | 
LC48 -> - @ @ @ @ @ @ @ | <-- ~PIN007
LC47 -> - - - - - - - - | <-- Q1_9
LC46 -> - - - - - - - - | <-- Q1_31
LC45 -> - - - - - - - - | <-- Q1_33
LC44 -> - - - - - - - - | <-- Q1_42
LC43 -> - - - - - - - - | <-- Q1_51
LC42 -> - - - - - - - - | <-- Q1_53
LC41 -> - - - - - - - - | <-- Q1_55

Pin
58   -> * - - - - - - - | <-- AP0
59   -> * - - - - - - - | <-- AP1
60   -> * - - - - - - - | <-- AQ0
10   -> * - - - - - - - | <-- AQ1
56   -> - @ - - - - - - | <-- P9
55   -> - - @ - - - - - | <-- P31
54   -> - - - @ - - - - | <-- P33
50   -> - - - - @ - - - | <-- P42
49   -> - - - - - @ - - | <-- P51
48   -> - - - - - - @ - | <-- P53
22   -> - - - - - - - @ | <-- P55
21   -> - @ - - - - - - | <-- Q9
20   -> - - @ - - - - - | <-- Q31
16   -> - - - @ - - - - | <-- Q33
15   -> - - - - @ - - - | <-- Q42
14   -> - - - - - @ - - | <-- Q51
17   -> - - - - - - @ - | <-- Q53
19   -> - - - - - - - @ | <-- Q55
51   -> - @ @ @ @ @ @ @ | <-- WP
53   -> - @ @ @ @ @ @ @ | <-- WQ
LC10 -> - * * * * * * * | <-- ~PIN000
LC11 -> - * * * * * * * | <-- ~PIN002
LC34 -> - * * * * * * * | <-- ~PIN006


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_44

** EQUATIONS **

ABP      : INPUT;
ABQ      : INPUT;
AP0      : INPUT;
AP1      : INPUT;
AQ0      : INPUT;
AQ1      : INPUT;
P9       : INPUT;
P31      : INPUT;
P33      : INPUT;
P42      : INPUT;
P51      : INPUT;
P53      : INPUT;
P55      : INPUT;
Q9       : INPUT;
Q31      : INPUT;
Q33      : INPUT;
Q42      : INPUT;
Q51      : INPUT;
Q53      : INPUT;
Q55      : INPUT;
WP       : INPUT;
WQ       : INPUT;

-- Node name is 'Q0_9' = '|d56_1:22|d8_1:26|d1:21|O' 
-- Equation name is 'Q0_9', type is output 
 Q0_9    = DFF( _EQ001,  _EQ002,  VCC,  VCC);
  _EQ001 =  Q9 &  WQ
         #  P9 &  WP;
  _EQ002 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_31' = '|d56_1:22|d8_1:24|d1:15|O' 
-- Equation name is 'Q0_31', type is output 
 Q0_31   = DFF( _EQ003,  _EQ004,  VCC,  VCC);
  _EQ003 =  Q31 &  WQ
         #  P31 &  WP;
  _EQ004 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_33' = '|d56_1:22|d8_1:23|d1:21|O' 
-- Equation name is 'Q0_33', type is output 
 Q0_33   = DFF( _EQ005,  _EQ006,  VCC,  VCC);
  _EQ005 =  Q33 &  WQ
         #  P33 &  WP;
  _EQ006 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_42' = '|d56_1:22|d8_1:22|d1:20|O' 
-- Equation name is 'Q0_42', type is output 
 Q0_42   = DFF( _EQ007,  _EQ008,  VCC,  VCC);
  _EQ007 =  Q42 &  WQ
         #  P42 &  WP;
  _EQ008 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_51' = '|d56_1:22|d8_1:21|d1:19|O' 
-- Equation name is 'Q0_51', type is output 
 Q0_51   = DFF( _EQ009,  _EQ010,  VCC,  VCC);
  _EQ009 =  Q51 &  WQ
         #  P51 &  WP;
  _EQ010 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_53' = '|d56_1:22|d8_1:21|d1:17|O' 
-- Equation name is 'Q0_53', type is output 
 Q0_53   = DFF( _EQ011,  _EQ012,  VCC,  VCC);
  _EQ011 =  Q53 &  WQ
         #  P53 &  WP;
  _EQ012 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_55' = '|d56_1:22|d8_1:21|d1:15|O' 
-- Equation name is 'Q0_55', type is output 
 Q0_55   = DFF( _EQ013,  _EQ014,  VCC,  VCC);
  _EQ013 =  Q55 &  WQ
         #  P55 &  WP;
  _EQ014 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q1_9' = '|d56_1:21|d8_1:26|d1:21|O' 
-- Equation name is 'Q1_9', type is output 
 Q1_9    = DFF( _EQ015,  _EQ016,  VCC,  VCC);
  _EQ015 =  Q9 &  WQ
         #  P9 &  WP;
  _EQ016 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_31' = '|d56_1:21|d8_1:24|d1:15|O' 
-- Equation name is 'Q1_31', type is output 
 Q1_31   = DFF( _EQ017,  _EQ018,  VCC,  VCC);
  _EQ017 =  Q31 &  WQ
         #  P31 &  WP;
  _EQ018 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_33' = '|d56_1:21|d8_1:23|d1:21|O' 
-- Equation name is 'Q1_33', type is output 
 Q1_33   = DFF( _EQ019,  _EQ020,  VCC,  VCC);
  _EQ019 =  Q33 &  WQ
         #  P33 &  WP;
  _EQ020 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_42' = '|d56_1:21|d8_1:22|d1:20|O' 
-- Equation name is 'Q1_42', type is output 
 Q1_42   = DFF( _EQ021,  _EQ022,  VCC,  VCC);
  _EQ021 =  Q42 &  WQ
         #  P42 &  WP;
  _EQ022 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_51' = '|d56_1:21|d8_1:21|d1:19|O' 
-- Equation name is 'Q1_51', type is output 
 Q1_51   = DFF( _EQ023,  _EQ024,  VCC,  VCC);
  _EQ023 =  Q51 &  WQ
         #  P51 &  WP;
  _EQ024 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_53' = '|d56_1:21|d8_1:21|d1:17|O' 
-- Equation name is 'Q1_53', type is output 
 Q1_53   = DFF( _EQ025,  _EQ026,  VCC,  VCC);
  _EQ025 =  Q53 &  WQ
         #  P53 &  WP;
  _EQ026 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_55' = '|d56_1:21|d8_1:21|d1:15|O' 
-- Equation name is 'Q1_55', type is output 
 Q1_55   = DFF( _EQ027,  _EQ028,  VCC,  VCC);
  _EQ027 =  Q55 &  WQ
         #  P55 &  WP;
  _EQ028 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q2_9' = '|d56_1:20|d8_1:26|d1:21|O' 
-- Equation name is 'Q2_9', type is output 
 Q2_9    = DFF( _EQ029,  _EQ030,  VCC,  VCC);
  _EQ029 =  Q9 &  WQ
         #  P9 &  WP;
  _EQ030 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_31' = '|d56_1:20|d8_1:24|d1:15|O' 
-- Equation name is 'Q2_31', type is output 
 Q2_31   = DFF( _EQ031,  _EQ032,  VCC,  VCC);
  _EQ031 =  Q31 &  WQ
         #  P31 &  WP;
  _EQ032 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_33' = '|d56_1:20|d8_1:23|d1:21|O' 
-- Equation name is 'Q2_33', type is output 
 Q2_33   = DFF( _EQ033,  _EQ034,  VCC,  VCC);
  _EQ033 =  Q33 &  WQ
         #  P33 &  WP;
  _EQ034 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_42' = '|d56_1:20|d8_1:22|d1:20|O' 
-- Equation name is 'Q2_42', type is output 
 Q2_42   = DFF( _EQ035,  _EQ036,  VCC,  VCC);
  _EQ035 =  Q42 &  WQ
         #  P42 &  WP;
  _EQ036 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_51' = '|d56_1:20|d8_1:21|d1:19|O' 
-- Equation name is 'Q2_51', type is output 
 Q2_51   = DFF( _EQ037,  _EQ038,  VCC,  VCC);
  _EQ037 =  Q51 &  WQ
         #  P51 &  WP;
  _EQ038 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_53' = '|d56_1:20|d8_1:21|d1:17|O' 
-- Equation name is 'Q2_53', type is output 
 Q2_53   = DFF( _EQ039,  _EQ040,  VCC,  VCC);
  _EQ039 =  Q53 &  WQ
         #  P53 &  WP;
  _EQ040 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_55' = '|d56_1:20|d8_1:21|d1:15|O' 
-- Equation name is 'Q2_55', type is output 
 Q2_55   = DFF( _EQ041,  _EQ042,  VCC,  VCC);
  _EQ041 =  Q55 &  WQ
         #  P55 &  WP;
  _EQ042 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q3_9' = '|d56_1:19|d8_1:26|d1:21|O' 
-- Equation name is 'Q3_9', type is output 
 Q3_9    = DFF( _EQ043,  _EQ044,  VCC,  VCC);
  _EQ043 =  Q9 &  WQ
         #  P9 &  WP;
  _EQ044 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_31' = '|d56_1:19|d8_1:24|d1:15|O' 
-- Equation name is 'Q3_31', type is output 
 Q3_31   = DFF( _EQ045,  _EQ046,  VCC,  VCC);
  _EQ045 =  Q31 &  WQ
         #  P31 &  WP;
  _EQ046 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_33' = '|d56_1:19|d8_1:23|d1:21|O' 
-- Equation name is 'Q3_33', type is output 
 Q3_33   = DFF( _EQ047,  _EQ048,  VCC,  VCC);
  _EQ047 =  Q33 &  WQ
         #  P33 &  WP;
  _EQ048 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_42' = '|d56_1:19|d8_1:22|d1:20|O' 
-- Equation name is 'Q3_42', type is output 
 Q3_42   = DFF( _EQ049,  _EQ050,  VCC,  VCC);
  _EQ049 =  Q42 &  WQ
         #  P42 &  WP;
  _EQ050 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_51' = '|d56_1:19|d8_1:21|d1:19|O' 
-- Equation name is 'Q3_51', type is output 
 Q3_51   = DFF( _EQ051,  _EQ052,  VCC,  VCC);
  _EQ051 =  Q51 &  WQ
         #  P51 &  WP;
  _EQ052 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_53' = '|d56_1:19|d8_1:21|d1:17|O' 
-- Equation name is 'Q3_53', type is output 
 Q3_53   = DFF( _EQ053,  _EQ054,  VCC,  VCC);
  _EQ053 =  Q53 &  WQ
         #  P53 &  WP;
  _EQ054 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_55' = '|d56_1:19|d8_1:21|d1:15|O' 
-- Equation name is 'Q3_55', type is output 
 Q3_55   = DFF( _EQ055,  _EQ056,  VCC,  VCC);
  _EQ055 =  Q55 &  WQ
         #  P55 &  WP;
  _EQ056 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is '|c4:1|~22~1' = '~PIN000' 
-- Equation name is '_LC010', location is LC010, type is output.
 ~PIN000 = LCELL( _EQ057);
  _EQ057 = !WP & !WQ
         # !ABQ & !WP
         # !ABP & !WQ
         # !ABP & !ABQ;

-- Node name is '|c4:1|~14~1' = '~PIN001' 
-- Equation name is '_LC013', location is LC013, type is output.
 ~PIN001 = LCELL( _EQ058);
  _EQ058 = !AQ1 & !WP
         # !ABP & !AQ1
         # !AP1 & !WQ
         # !ABQ & !AP1
         # !AP1 & !AQ1;

-- Node name is '|c4:1|~18~1' = '~PIN002' 
-- Equation name is '_LC011', location is LC011, type is output.
 ~PIN002 = LCELL( _EQ059);
  _EQ059 = !AQ0 & !WP
         # !ABP & !AQ0
         # !AP0 & !WQ
         # !ABQ & !AP0
         # !AP0 & !AQ0;

-- Node name is '|c4:1|~1~1' = '~PIN003' 
-- Equation name is '_LC012', location is LC012, type is output.
 ~PIN003 = LCELL( _EQ060);
  _EQ060 = !AP1 & !AQ0
         # !AP0 & !AQ1;

-- Node name is '|c4:1|~22~2' = '~PIN004' 
-- Equation name is '_LC014', location is LC014, type is output.
 ~PIN004 = LCELL( _EQ061);
  _EQ061 =  AP0 &  AQ0
         #  AQ0 & !WP
         # !ABP &  AQ0
         #  AP0 & !WQ
         # !ABQ &  AP0;

-- Node name is '|c4:1|~14~2' = '~PIN005' 
-- Equation name is '_LC015', location is LC015, type is output.
 ~PIN005 = LCELL( _EQ062);
  _EQ062 = !AP1 &  AQ0
         #  AP0 & !AQ1;

-- Node name is '|c4:1|~22~3' = '~PIN006' 
-- Equation name is '_LC034', location is LC034, type is output.
 ~PIN006 = LCELL( _EQ063);
  _EQ063 =  AP1 &  AQ1
         #  AQ1 & !WP
         # !ABP &  AQ1
         #  AP1 & !WQ
         # !ABQ &  AP1;

-- Node name is '|c4:1|~18~2' = '~PIN007' 
-- Equation name is '_LC048', location is LC048, type is output.
 ~PIN007 = LCELL( _EQ064);
  _EQ064 =  AP1 & !AQ0
         # !AP0 &  AQ1;

-- Node name is '|c4:1|~22~4' = '~PIN008' 
-- Equation name is '_LC035', location is LC035, type is output.
 ~PIN008 = LCELL( _EQ065);
  _EQ065 =  AP1 &  AQ0
         #  AP0 &  AQ1;



Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_45

***** Logic for device 'd56_45' compiled without errors.




Device: EP1810LC-20

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                                                        R        
                                                        E        
                                                        S        
              Q  Q  Q  Q  Q  Q  Q  Q     Q  Q  Q  Q  Q  E        
              0  0  0  0  0  2  2  2     0  1  2  2  3  R        
              _  _  _  _  _  _  _  _  G  _  _  _  _  _  V  Q  P  
              1  2  2  4  5  1  2  2  N  4  4  4  5  4  E  4  4  
              0  1  4  1  4  0  1  4  D  8  8  8  4  8  D  8  8  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
     Q10 | 10                                                  60 | Q54 
     Q21 | 11                                                  59 | Q41 
     Q24 | 12                                                  58 | Q8 
   Q2_41 | 13                                                  57 | P54 
     P21 | 14                                                  56 | ~PIN000 
     P10 | 15                                                  55 | ~PIN001 
      P8 | 16                                                  54 | ~PIN002 
     P24 | 17                                                  53 | WQ 
     VCC | 18                   EP1810LC-20                    52 | VCC 
     P41 | 19                                                  51 | WP 
 ~PIN008 | 20                                                  50 | ~PIN003 
 ~PIN007 | 21                                                  49 | ~PIN004 
 ~PIN006 | 22                                                  48 | ~PIN005 
     Q39 | 23                                                  47 | P49 
   Q3_54 | 24                                                  46 | Q2_49 
   Q3_41 | 25                                                  45 | Q3_49 
     P39 | 26                                                  44 | Q49 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              Q  Q  Q  Q  Q  Q  Q  Q  G  Q  Q  Q  Q  Q  Q  Q  Q  
              3  3  3  3  3  2  2  0  N  1  1  1  1  1  1  1  0  
              _  _  _  _  _  _  _  _  D  _  _  _  _  _  _  _  _  
              3  2  2  1  8  3  8  8     5  4  4  2  2  1  8  4  
              9  4  1  0     9           4  9  1  4  1  0     9  
                                                                 
                                                                 
                                                                 


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_45

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     9/12( 75%)  12/12(100%) 
B:    LC13 - LC24    10/12( 83%)  12/12(100%) 
C:    LC25 - LC36    10/12( 83%)  12/12(100%) 
D:    LC37 - LC48     5/12( 41%)  11/12( 91%) 


Total dedicated input pins used:                16/16     (100%)
Total I/O pins used:                            47/48     ( 97%)
Total logic cells used:                         34/48     ( 70%)
Average fan-in:                                  8.00
Total fan-in:                                   272

Total input pins required:                      29
Total output pins required:                     34
Total bidirectional pins required:               0
Total logic cells required:                     34
Total flipflops required:                       34

Synthesized logic cells:                         0/  48   (  0%)



Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_45

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT    s         0    0   34    0  ~PIN000
  55      -   -       INPUT    s         0    0   18    0  ~PIN001
  54      -   -       INPUT    s         0    0   17    0  ~PIN002
  50      -   -       INPUT    s         0    0    9    0  ~PIN003
  49      -   -       INPUT    s         0    0   17    0  ~PIN004
  48      -   -       INPUT    s         0    0    9    0  ~PIN005
  22      -   -       INPUT    s         0    0   16    0  ~PIN006
  21      -   -       INPUT    s         0    0    8    0  ~PIN007
  20      -   -       INPUT    s         0    0    8    0  ~PIN008
  16      -   -       INPUT              0    0    4    0  P8
  15      -   -       INPUT              0    0    4    0  P10
  14      -   -       INPUT              0    0    4    0  P21
  17      -   -       INPUT              0    0    4    0  P24
  26   (16)  (B)      INPUT     g        0    0    2    0  P39
  19      -   -       INPUT              0    0    4    0  P41
  61   (41)  (D)      INPUT              0    0    4    0  P48
  47   (36)  (C)      INPUT     g        0    0    4    0  P49
  57   (37)  (D)      INPUT     g        0    0    4    0  P54
  58   (38)  (D)      INPUT     g        0    0    4    0  Q8
  10    (9)  (A)      INPUT     g        0    0    4    0  Q10
  11   (10)  (A)      INPUT     g        0    0    4    0  Q21
  12   (11)  (A)      INPUT     g        0    0    4    0  Q24
  23   (13)  (B)      INPUT     g        0    0    2    0  Q39
  59   (39)  (D)      INPUT     g        0    0    4    0  Q41
  62   (42)  (D)      INPUT              0    0    4    0  Q48
  44   (33)  (C)      INPUT     g        0    0    4    0  Q49
  60   (40)  (D)      INPUT     g        0    0    4    0  Q54
  51      -   -       INPUT              0    0   34    0  WP
  53      -   -       INPUT              0    0   34    0  WQ


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_45

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  34     24    B         FF              8    0    0    0  Q0_8 (|d56_1:22|d8_1:26|d1:22|:9)
   9      8    A         FF              8    0    0    0  Q0_10 (|d56_1:22|d8_1:26|d1:20|:9)
   8      7    A         FF              8    0    0    0  Q0_21 (|d56_1:22|d8_1:25|d1:17|:9)
   7      6    A         FF              8    0    0    0  Q0_24 (|d56_1:22|d8_1:24|d1:22|:9)
   6      5    A         FF              8    0    0    0  Q0_41 (|d56_1:22|d8_1:22|d1:21|:9)
  68     48    D         FF              8    0    0    0  Q0_48 (|d56_1:22|d8_1:21|d1:22|:9)
  43     32    C         FF              8    0    0    0  Q0_49 (|d56_1:22|d8_1:21|d1:21|:9)
   5      4    A         FF              8    0    0    0  Q0_54 (|d56_1:22|d8_1:21|d1:16|:9)
  42     31    C         FF              8    0    0    0  Q1_8 (|d56_1:21|d8_1:26|d1:22|:9)
  41     30    C         FF              8    0    0    0  Q1_10 (|d56_1:21|d8_1:26|d1:20|:9)
  40     29    C         FF              8    0    0    0  Q1_21 (|d56_1:21|d8_1:25|d1:17|:9)
  39     28    C         FF              8    0    0    0  Q1_24 (|d56_1:21|d8_1:24|d1:22|:9)
  38     27    C         FF              8    0    0    0  Q1_41 (|d56_1:21|d8_1:22|d1:21|:9)
  67     47    D         FF              8    0    0    0  Q1_48 (|d56_1:21|d8_1:21|d1:22|:9)
  37     26    C         FF              8    0    0    0  Q1_49 (|d56_1:21|d8_1:21|d1:21|:9)
  36     25    C         FF              8    0    0    0  Q1_54 (|d56_1:21|d8_1:21|d1:16|:9)
  33     23    B         FF              8    0    0    0  Q2_8 (|d56_1:20|d8_1:26|d1:22|:9)
   4      3    A         FF              8    0    0    0  Q2_10 (|d56_1:20|d8_1:26|d1:20|:9)
   3      2    A         FF              8    0    0    0  Q2_21 (|d56_1:20|d8_1:25|d1:17|:9)
   2      1    A         FF              8    0    0    0  Q2_24 (|d56_1:20|d8_1:24|d1:22|:9)
  32     22    B         FF              8    0    0    0  Q2_39 (|d56_1:20|d8_1:23|d1:15|:9)
  13     12    A         FF              8    0    0    0  Q2_41 (|d56_1:20|d8_1:22|d1:21|:9)
  66     46    D         FF              8    0    0    0  Q2_48 (|d56_1:20|d8_1:21|d1:22|:9)
  46     35    C         FF              8    0    0    0  Q2_49 (|d56_1:20|d8_1:21|d1:21|:9)
  65     45    D         FF              8    0    0    0  Q2_54 (|d56_1:20|d8_1:21|d1:16|:9)
  31     21    B         FF              8    0    0    0  Q3_8 (|d56_1:19|d8_1:26|d1:22|:9)
  30     20    B         FF              8    0    0    0  Q3_10 (|d56_1:19|d8_1:26|d1:20|:9)
  29     19    B         FF              8    0    0    0  Q3_21 (|d56_1:19|d8_1:25|d1:17|:9)
  28     18    B         FF              8    0    0    0  Q3_24 (|d56_1:19|d8_1:24|d1:22|:9)
  27     17    B         FF              8    0    0    0  Q3_39 (|d56_1:19|d8_1:23|d1:15|:9)
  25     15    B         FF              8    0    0    0  Q3_41 (|d56_1:19|d8_1:22|d1:21|:9)
  64     44    D         FF              8    0    0    0  Q3_48 (|d56_1:19|d8_1:21|d1:22|:9)
  45     34    C         FF              8    0    0    0  Q3_49 (|d56_1:19|d8_1:21|d1:21|:9)
  24     14    B         FF              8    0    0    0  Q3_54 (|d56_1:19|d8_1:21|d1:16|:9)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_45

** LOGIC CELL INTERCONNECTIONS **

                           Logic cells placed in LAB 'A'
        +----------------- LC8 Q0_10
        | +--------------- LC7 Q0_21
        | | +------------- LC6 Q0_24
        | | | +----------- LC5 Q0_41
        | | | | +--------- LC4 Q0_54
        | | | | | +------- LC3 Q2_10
        | | | | | | +----- LC2 Q2_21
        | | | | | | | +--- LC1 Q2_24
        | | | | | | | | +- LC12 Q2_41
        | | | | | | | | | 
        | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | 
LC8  -> - - - - - - - - - | <-- Q0_10
LC7  -> - - - - - - - - - | <-- Q0_21
LC6  -> - - - - - - - - - | <-- Q0_24
LC5  -> - - - - - - - - - | <-- Q0_41
LC4  -> - - - - - - - - - | <-- Q0_54
LC3  -> - - - - - - - - - | <-- Q2_10
LC2  -> - - - - - - - - - | <-- Q2_21
LC1  -> - - - - - - - - - | <-- Q2_24
LC12 -> - - - - - - - - - | <-- Q2_41

Pin
56   -> @ @ @ @ @ @ @ @ @ | <-- ~PIN000
55   -> - - - - - @ @ @ @ | <-- ~PIN001
54   -> - - - - - - - - - | <-- ~PIN002
50   -> - - - - - - - - - | <-- ~PIN003
49   -> @ @ @ @ @ @ @ @ @ | <-- ~PIN004
48   -> - - - - - @ @ @ @ | <-- ~PIN005
22   -> @ @ @ @ @ - - - - | <-- ~PIN006
21   -> - - - - - - - - - | <-- ~PIN007
20   -> @ @ @ @ @ - - - - | <-- ~PIN008
16   -> - - - - - - - - - | <-- P8
15   -> @ - - - - @ - - - | <-- P10
14   -> - @ - - - - @ - - | <-- P21
17   -> - - @ - - - - @ - | <-- P24
19   -> - - - @ - - - - @ | <-- P41
57   -> - - - - * - - - - | <-- P54
10   -> * - - - - * - - - | <-- Q10
11   -> - * - - - - * - - | <-- Q21
12   -> - - * - - - - * - | <-- Q24
59   -> - - - * - - - - * | <-- Q41
60   -> - - - - * - - - - | <-- Q54
51   -> @ @ @ @ @ @ @ @ @ | <-- WP
53   -> @ @ @ @ @ @ @ @ @ | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_45

** LOGIC CELL INTERCONNECTIONS **

                             Logic cells placed in LAB 'B'
        +------------------- LC24 Q0_8
        | +----------------- LC23 Q2_8
        | | +--------------- LC22 Q2_39
        | | | +------------- LC21 Q3_8
        | | | | +----------- LC20 Q3_10
        | | | | | +--------- LC19 Q3_21
        | | | | | | +------- LC18 Q3_24
        | | | | | | | +----- LC17 Q3_39
        | | | | | | | | +--- LC15 Q3_41
        | | | | | | | | | +- LC14 Q3_54
        | | | | | | | | | | 
        | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | 
LC24 -> - - - - - - - - - - | <-- Q0_8
LC23 -> - - - - - - - - - - | <-- Q2_8
LC22 -> - - - - - - - - - - | <-- Q2_39
LC21 -> - - - - - - - - - - | <-- Q3_8
LC20 -> - - - - - - - - - - | <-- Q3_10
LC19 -> - - - - - - - - - - | <-- Q3_21
LC18 -> - - - - - - - - - - | <-- Q3_24
LC17 -> - - - - - - - - - - | <-- Q3_39
LC15 -> - - - - - - - - - - | <-- Q3_41
LC14 -> - - - - - - - - - - | <-- Q3_54

Pin
56   -> @ @ @ @ @ @ @ @ @ @ | <-- ~PIN000
55   -> - @ @ @ @ @ @ @ @ @ | <-- ~PIN001
54   -> - - - @ @ @ @ @ @ @ | <-- ~PIN002
50   -> - - - @ @ @ @ @ @ @ | <-- ~PIN003
49   -> @ @ @ - - - - - - - | <-- ~PIN004
48   -> - @ @ - - - - - - - | <-- ~PIN005
22   -> @ - - - - - - - - - | <-- ~PIN006
21   -> - - - - - - - - - - | <-- ~PIN007
20   -> @ - - - - - - - - - | <-- ~PIN008
16   -> @ @ - @ - - - - - - | <-- P8
15   -> - - - - @ - - - - - | <-- P10
14   -> - - - - - @ - - - - | <-- P21
17   -> - - - - - - @ - - - | <-- P24
26   -> - - * - - - - * - - | <-- P39
19   -> - - - - - - - - @ - | <-- P41
57   -> - - - - - - - - - * | <-- P54
58   -> * * - * - - - - - - | <-- Q8
10   -> - - - - * - - - - - | <-- Q10
11   -> - - - - - * - - - - | <-- Q21
12   -> - - - - - - * - - - | <-- Q24
23   -> - - * - - - - * - - | <-- Q39
59   -> - - - - - - - - * - | <-- Q41
60   -> - - - - - - - - - * | <-- Q54
51   -> @ @ @ @ @ @ @ @ @ @ | <-- WP
53   -> @ @ @ @ @ @ @ @ @ @ | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_45

** LOGIC CELL INTERCONNECTIONS **

                             Logic cells placed in LAB 'C'
        +------------------- LC32 Q0_49
        | +----------------- LC31 Q1_8
        | | +--------------- LC30 Q1_10
        | | | +------------- LC29 Q1_21
        | | | | +----------- LC28 Q1_24
        | | | | | +--------- LC27 Q1_41
        | | | | | | +------- LC26 Q1_49
        | | | | | | | +----- LC25 Q1_54
        | | | | | | | | +--- LC35 Q2_49
        | | | | | | | | | +- LC34 Q3_49
        | | | | | | | | | | 
        | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | 
LC32 -> - - - - - - - - - - | <-- Q0_49
LC31 -> - - - - - - - - - - | <-- Q1_8
LC30 -> - - - - - - - - - - | <-- Q1_10
LC29 -> - - - - - - - - - - | <-- Q1_21
LC28 -> - - - - - - - - - - | <-- Q1_24
LC27 -> - - - - - - - - - - | <-- Q1_41
LC26 -> - - - - - - - - - - | <-- Q1_49
LC25 -> - - - - - - - - - - | <-- Q1_54
LC35 -> - - - - - - - - - - | <-- Q2_49
LC34 -> - - - - - - - - - - | <-- Q3_49

Pin
56   -> @ @ @ @ @ @ @ @ @ @ | <-- ~PIN000
55   -> - - - - - - - - @ @ | <-- ~PIN001
54   -> - @ @ @ @ @ @ @ - @ | <-- ~PIN002
50   -> - - - - - - - - - @ | <-- ~PIN003
49   -> @ - - - - - - - @ - | <-- ~PIN004
48   -> - - - - - - - - @ - | <-- ~PIN005
22   -> @ @ @ @ @ @ @ @ - - | <-- ~PIN006
21   -> - @ @ @ @ @ @ @ - - | <-- ~PIN007
20   -> @ - - - - - - - - - | <-- ~PIN008
16   -> - @ - - - - - - - - | <-- P8
15   -> - - @ - - - - - - - | <-- P10
14   -> - - - @ - - - - - - | <-- P21
17   -> - - - - @ - - - - - | <-- P24
19   -> - - - - - @ - - - - | <-- P41
47   -> * - - - - - * - * * | <-- P49
57   -> - - - - - - - * - - | <-- P54
58   -> - * - - - - - - - - | <-- Q8
10   -> - - * - - - - - - - | <-- Q10
11   -> - - - * - - - - - - | <-- Q21
12   -> - - - - * - - - - - | <-- Q24
59   -> - - - - - * - - - - | <-- Q41
44   -> * - - - - - * - * * | <-- Q49
60   -> - - - - - - - * - - | <-- Q54
51   -> @ @ @ @ @ @ @ @ @ @ | <-- WP
53   -> @ @ @ @ @ @ @ @ @ @ | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_45

** LOGIC CELL INTERCONNECTIONS **

                   Logic cells placed in LAB 'D'
        +--------- LC48 Q0_48
        | +------- LC47 Q1_48
        | | +----- LC46 Q2_48
        | | | +--- LC45 Q2_54
        | | | | +- LC44 Q3_48
        | | | | | 
        | | | | |   Other LABs fed by signals
        | | | | |   that feed LAB 'D'
LC      | | | | | 
LC48 -> - - - - - | <-- Q0_48
LC47 -> - - - - - | <-- Q1_48
LC46 -> - - - - - | <-- Q2_48
LC45 -> - - - - - | <-- Q2_54
LC44 -> - - - - - | <-- Q3_48

Pin
56   -> @ @ @ @ @ | <-- ~PIN000
55   -> - - @ @ @ | <-- ~PIN001
54   -> - @ - - @ | <-- ~PIN002
50   -> - - - - @ | <-- ~PIN003
49   -> @ - @ @ - | <-- ~PIN004
48   -> - - @ @ - | <-- ~PIN005
22   -> @ @ - - - | <-- ~PIN006
21   -> - @ - - - | <-- ~PIN007
20   -> @ - - - - | <-- ~PIN008
16   -> - - - - - | <-- P8
15   -> - - - - - | <-- P10
14   -> - - - - - | <-- P21
17   -> - - - - - | <-- P24
19   -> - - - - - | <-- P41
61   -> * * * - * | <-- P48
57   -> - - - * - | <-- P54
62   -> * * * - * | <-- Q48
60   -> - - - * - | <-- Q54
51   -> @ @ @ @ @ | <-- WP
53   -> @ @ @ @ @ | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_45

** EQUATIONS **

P8       : INPUT;
P10      : INPUT;
P21      : INPUT;
P24      : INPUT;
P39      : INPUT;
P41      : INPUT;
P48      : INPUT;
P49      : INPUT;
P54      : INPUT;
Q8       : INPUT;
Q10      : INPUT;
Q21      : INPUT;
Q24      : INPUT;
Q39      : INPUT;
Q41      : INPUT;
Q48      : INPUT;
Q49      : INPUT;
Q54      : INPUT;
WP       : INPUT;
WQ       : INPUT;
~PIN000  : INPUT;
~PIN001  : INPUT;
~PIN002  : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN005  : INPUT;
~PIN006  : INPUT;
~PIN007  : INPUT;
~PIN008  : INPUT;

-- Node name is 'Q0_8' = '|d56_1:22|d8_1:26|d1:22|O' 
-- Equation name is 'Q0_8', type is output 
 Q0_8    = DFF( _EQ001,  _EQ002,  VCC,  VCC);
  _EQ001 =  Q8 &  WQ
         #  P8 &  WP;
  _EQ002 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_10' = '|d56_1:22|d8_1:26|d1:20|O' 
-- Equation name is 'Q0_10', type is output 
 Q0_10   = DFF( _EQ003,  _EQ004,  VCC,  VCC);
  _EQ003 =  Q10 &  WQ
         #  P10 &  WP;
  _EQ004 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_21' = '|d56_1:22|d8_1:25|d1:17|O' 
-- Equation name is 'Q0_21', type is output 
 Q0_21   = DFF( _EQ005,  _EQ006,  VCC,  VCC);
  _EQ005 =  Q21 &  WQ
         #  P21 &  WP;
  _EQ006 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_24' = '|d56_1:22|d8_1:24|d1:22|O' 
-- Equation name is 'Q0_24', type is output 
 Q0_24   = DFF( _EQ007,  _EQ008,  VCC,  VCC);
  _EQ007 =  Q24 &  WQ
         #  P24 &  WP;
  _EQ008 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_41' = '|d56_1:22|d8_1:22|d1:21|O' 
-- Equation name is 'Q0_41', type is output 
 Q0_41   = DFF( _EQ009,  _EQ010,  VCC,  VCC);
  _EQ009 =  Q41 &  WQ
         #  P41 &  WP;
  _EQ010 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_48' = '|d56_1:22|d8_1:21|d1:22|O' 
-- Equation name is 'Q0_48', type is output 
 Q0_48   = DFF( _EQ011,  _EQ012,  VCC,  VCC);
  _EQ011 =  Q48 &  WQ
         #  P48 &  WP;
  _EQ012 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_49' = '|d56_1:22|d8_1:21|d1:21|O' 
-- Equation name is 'Q0_49', type is output 
 Q0_49   = DFF( _EQ013,  _EQ014,  VCC,  VCC);
  _EQ013 =  Q49 &  WQ
         #  P49 &  WP;
  _EQ014 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_54' = '|d56_1:22|d8_1:21|d1:16|O' 
-- Equation name is 'Q0_54', type is output 
 Q0_54   = DFF( _EQ015,  _EQ016,  VCC,  VCC);
  _EQ015 =  Q54 &  WQ
         #  P54 &  WP;
  _EQ016 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q1_8' = '|d56_1:21|d8_1:26|d1:22|O' 
-- Equation name is 'Q1_8', type is output 
 Q1_8    = DFF( _EQ017,  _EQ018,  VCC,  VCC);
  _EQ017 =  Q8 &  WQ
         #  P8 &  WP;
  _EQ018 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_10' = '|d56_1:21|d8_1:26|d1:20|O' 
-- Equation name is 'Q1_10', type is output 
 Q1_10   = DFF( _EQ019,  _EQ020,  VCC,  VCC);
  _EQ019 =  Q10 &  WQ
         #  P10 &  WP;
  _EQ020 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_21' = '|d56_1:21|d8_1:25|d1:17|O' 
-- Equation name is 'Q1_21', type is output 
 Q1_21   = DFF( _EQ021,  _EQ022,  VCC,  VCC);
  _EQ021 =  Q21 &  WQ
         #  P21 &  WP;
  _EQ022 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_24' = '|d56_1:21|d8_1:24|d1:22|O' 
-- Equation name is 'Q1_24', type is output 
 Q1_24   = DFF( _EQ023,  _EQ024,  VCC,  VCC);
  _EQ023 =  Q24 &  WQ
         #  P24 &  WP;
  _EQ024 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_41' = '|d56_1:21|d8_1:22|d1:21|O' 
-- Equation name is 'Q1_41', type is output 
 Q1_41   = DFF( _EQ025,  _EQ026,  VCC,  VCC);
  _EQ025 =  Q41 &  WQ
         #  P41 &  WP;
  _EQ026 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_48' = '|d56_1:21|d8_1:21|d1:22|O' 
-- Equation name is 'Q1_48', type is output 
 Q1_48   = DFF( _EQ027,  _EQ028,  VCC,  VCC);
  _EQ027 =  Q48 &  WQ
         #  P48 &  WP;
  _EQ028 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_49' = '|d56_1:21|d8_1:21|d1:21|O' 
-- Equation name is 'Q1_49', type is output 
 Q1_49   = DFF( _EQ029,  _EQ030,  VCC,  VCC);
  _EQ029 =  Q49 &  WQ
         #  P49 &  WP;
  _EQ030 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_54' = '|d56_1:21|d8_1:21|d1:16|O' 
-- Equation name is 'Q1_54', type is output 
 Q1_54   = DFF( _EQ031,  _EQ032,  VCC,  VCC);
  _EQ031 =  Q54 &  WQ
         #  P54 &  WP;
  _EQ032 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q2_8' = '|d56_1:20|d8_1:26|d1:22|O' 
-- Equation name is 'Q2_8', type is output 
 Q2_8    = DFF( _EQ033,  _EQ034,  VCC,  VCC);
  _EQ033 =  Q8 &  WQ
         #  P8 &  WP;
  _EQ034 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_10' = '|d56_1:20|d8_1:26|d1:20|O' 
-- Equation name is 'Q2_10', type is output 
 Q2_10   = DFF( _EQ035,  _EQ036,  VCC,  VCC);
  _EQ035 =  Q10 &  WQ
         #  P10 &  WP;
  _EQ036 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_21' = '|d56_1:20|d8_1:25|d1:17|O' 
-- Equation name is 'Q2_21', type is output 
 Q2_21   = DFF( _EQ037,  _EQ038,  VCC,  VCC);
  _EQ037 =  Q21 &  WQ
         #  P21 &  WP;
  _EQ038 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_24' = '|d56_1:20|d8_1:24|d1:22|O' 
-- Equation name is 'Q2_24', type is output 
 Q2_24   = DFF( _EQ039,  _EQ040,  VCC,  VCC);
  _EQ039 =  Q24 &  WQ
         #  P24 &  WP;
  _EQ040 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_39' = '|d56_1:20|d8_1:23|d1:15|O' 
-- Equation name is 'Q2_39', type is output 
 Q2_39   = DFF( _EQ041,  _EQ042,  VCC,  VCC);
  _EQ041 =  Q39 &  WQ
         #  P39 &  WP;
  _EQ042 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_41' = '|d56_1:20|d8_1:22|d1:21|O' 
-- Equation name is 'Q2_41', type is output 
 Q2_41   = DFF( _EQ043,  _EQ044,  VCC,  VCC);
  _EQ043 =  Q41 &  WQ
         #  P41 &  WP;
  _EQ044 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_48' = '|d56_1:20|d8_1:21|d1:22|O' 
-- Equation name is 'Q2_48', type is output 
 Q2_48   = DFF( _EQ045,  _EQ046,  VCC,  VCC);
  _EQ045 =  Q48 &  WQ
         #  P48 &  WP;
  _EQ046 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_49' = '|d56_1:20|d8_1:21|d1:21|O' 
-- Equation name is 'Q2_49', type is output 
 Q2_49   = DFF( _EQ047,  _EQ048,  VCC,  VCC);
  _EQ047 =  Q49 &  WQ
         #  P49 &  WP;
  _EQ048 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_54' = '|d56_1:20|d8_1:21|d1:16|O' 
-- Equation name is 'Q2_54', type is output 
 Q2_54   = DFF( _EQ049,  _EQ050,  VCC,  VCC);
  _EQ049 =  Q54 &  WQ
         #  P54 &  WP;
  _EQ050 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q3_8' = '|d56_1:19|d8_1:26|d1:22|O' 
-- Equation name is 'Q3_8', type is output 
 Q3_8    = DFF( _EQ051,  _EQ052,  VCC,  VCC);
  _EQ051 =  Q8 &  WQ
         #  P8 &  WP;
  _EQ052 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_10' = '|d56_1:19|d8_1:26|d1:20|O' 
-- Equation name is 'Q3_10', type is output 
 Q3_10   = DFF( _EQ053,  _EQ054,  VCC,  VCC);
  _EQ053 =  Q10 &  WQ
         #  P10 &  WP;
  _EQ054 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_21' = '|d56_1:19|d8_1:25|d1:17|O' 
-- Equation name is 'Q3_21', type is output 
 Q3_21   = DFF( _EQ055,  _EQ056,  VCC,  VCC);
  _EQ055 =  Q21 &  WQ
         #  P21 &  WP;
  _EQ056 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_24' = '|d56_1:19|d8_1:24|d1:22|O' 
-- Equation name is 'Q3_24', type is output 
 Q3_24   = DFF( _EQ057,  _EQ058,  VCC,  VCC);
  _EQ057 =  Q24 &  WQ
         #  P24 &  WP;
  _EQ058 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_39' = '|d56_1:19|d8_1:23|d1:15|O' 
-- Equation name is 'Q3_39', type is output 
 Q3_39   = DFF( _EQ059,  _EQ060,  VCC,  VCC);
  _EQ059 =  Q39 &  WQ
         #  P39 &  WP;
  _EQ060 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_41' = '|d56_1:19|d8_1:22|d1:21|O' 
-- Equation name is 'Q3_41', type is output 
 Q3_41   = DFF( _EQ061,  _EQ062,  VCC,  VCC);
  _EQ061 =  Q41 &  WQ
         #  P41 &  WP;
  _EQ062 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_48' = '|d56_1:19|d8_1:21|d1:22|O' 
-- Equation name is 'Q3_48', type is output 
 Q3_48   = DFF( _EQ063,  _EQ064,  VCC,  VCC);
  _EQ063 =  Q48 &  WQ
         #  P48 &  WP;
  _EQ064 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_49' = '|d56_1:19|d8_1:21|d1:21|O' 
-- Equation name is 'Q3_49', type is output 
 Q3_49   = DFF( _EQ065,  _EQ066,  VCC,  VCC);
  _EQ065 =  Q49 &  WQ
         #  P49 &  WP;
  _EQ066 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_54' = '|d56_1:19|d8_1:21|d1:16|O' 
-- Equation name is 'Q3_54', type is output 
 Q3_54   = DFF( _EQ067,  _EQ068,  VCC,  VCC);
  _EQ067 =  Q54 &  WQ
         #  P54 &  WP;
  _EQ068 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;



Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_46

***** Logic for device 'd56_46' compiled without errors.




Device: EP1810LC-20

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                                                     R  R  R  R  
                                                     E  E  E  E  
                                                     S  S  S  S  
              Q  Q  Q  Q  Q  Q  Q  Q     Q  Q  Q  Q  E  E  E  E  
              0  0  0  0  1  1  1  1     0  1  2  3  R  R  R  R  
              _  _  _  _  _  _  _  _  G  _  _  _  _  V  V  V  V  
              2  2  2  4  2  2  2  4  N  3  3  3  3  E  E  E  E  
              0  3  5  5  0  3  5  5  D  4  4  4  4  D  D  D  D  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
     P45 | 10                                                  60 | P34 
     Q20 | 11                                                  59 | Q34 
     Q23 | 12                                                  58 | RESERVED 
     Q25 | 13                                                  57 | Q45 
     P20 | 14                                                  56 | ~PIN000 
     P17 | 15                                                  55 | ~PIN001 
     P15 | 16                                                  54 | ~PIN002 
     P23 | 17                                                  53 | WQ 
     VCC | 18                   EP1810LC-20                    52 | VCC 
     P25 | 19                                                  51 | WP 
 ~PIN008 | 20                                                  50 | ~PIN003 
 ~PIN007 | 21                                                  49 | ~PIN004 
 ~PIN006 | 22                                                  48 | ~PIN005 
     Q15 | 23                                                  47 | P35 
     Q17 | 24                                                  46 | Q3_35 
   Q2_45 | 25                                                  45 | Q3_45 
   Q2_25 | 26                                                  44 | Q35 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              Q  Q  Q  Q  Q  Q  Q  Q  G  Q  Q  Q  Q  Q  Q  Q  Q  
              2  2  2  2  1  1  0  0  N  3  3  3  3  3  2  1  0  
              _  _  _  _  _  _  _  _  D  _  _  _  _  _  _  _  _  
              2  2  1  1  1  1  1  1     2  2  2  1  1  3  3  3  
              3  0  7  5  7  5  7  5     5  3  0  7  5  5  5  5  
                                                                 
                                                                 
                                                                 


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_46

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     8/12( 66%)  12/12(100%) 
B:    LC13 - LC24    10/12( 83%)  12/12(100%) 
C:    LC25 - LC36    10/12( 83%)  12/12(100%) 
D:    LC37 - LC48     4/12( 33%)   7/12( 58%) 


Total dedicated input pins used:                16/16     (100%)
Total I/O pins used:                            43/48     ( 89%)
Total logic cells used:                         32/48     ( 66%)
Average fan-in:                                  8.00
Total fan-in:                                   256

Total input pins required:                      27
Total output pins required:                     32
Total bidirectional pins required:               0
Total logic cells required:                     32
Total flipflops required:                       32

Synthesized logic cells:                         0/  48   (  0%)



Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_46

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT    s         0    0   32    0  ~PIN000
  55      -   -       INPUT    s         0    0   16    0  ~PIN001
  54      -   -       INPUT    s         0    0   16    0  ~PIN002
  50      -   -       INPUT    s         0    0    8    0  ~PIN003
  49      -   -       INPUT    s         0    0   16    0  ~PIN004
  48      -   -       INPUT    s         0    0    8    0  ~PIN005
  22      -   -       INPUT    s         0    0   16    0  ~PIN006
  21      -   -       INPUT    s         0    0    8    0  ~PIN007
  20      -   -       INPUT    s         0    0    8    0  ~PIN008
  16      -   -       INPUT              0    0    4    0  P15
  15      -   -       INPUT              0    0    4    0  P17
  14      -   -       INPUT              0    0    4    0  P20
  17      -   -       INPUT              0    0    4    0  P23
  19      -   -       INPUT              0    0    4    0  P25
  60   (40)  (D)      INPUT     g        0    0    4    0  P34
  47   (36)  (C)      INPUT     g        0    0    4    0  P35
  10    (9)  (A)      INPUT     g        0    0    4    0  P45
  23   (13)  (B)      INPUT     g        0    0    4    0  Q15
  24   (14)  (B)      INPUT     g        0    0    4    0  Q17
  11   (10)  (A)      INPUT     g        0    0    4    0  Q20
  12   (11)  (A)      INPUT     g        0    0    4    0  Q23
  13   (12)  (A)      INPUT     g        0    0    4    0  Q25
  59   (39)  (D)      INPUT     g        0    0    4    0  Q34
  44   (33)  (C)      INPUT     g        0    0    4    0  Q35
  57   (37)  (D)      INPUT     g        0    0    4    0  Q45
  51      -   -       INPUT              0    0   32    0  WP
  53      -   -       INPUT              0    0   32    0  WQ


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_46

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  34     24    B         FF              8    0    0    0  Q0_15 (|d56_1:22|d8_1:26|d1:15|:9)
  33     23    B         FF              8    0    0    0  Q0_17 (|d56_1:22|d8_1:25|d1:21|:9)
   9      8    A         FF              8    0    0    0  Q0_20 (|d56_1:22|d8_1:25|d1:18|:9)
   8      7    A         FF              8    0    0    0  Q0_23 (|d56_1:22|d8_1:25|d1:15|:9)
   7      6    A         FF              8    0    0    0  Q0_25 (|d56_1:22|d8_1:24|d1:21|:9)
  68     48    D         FF              8    0    0    0  Q0_34 (|d56_1:22|d8_1:23|d1:20|:9)
  43     32    C         FF              8    0    0    0  Q0_35 (|d56_1:22|d8_1:23|d1:19|:9)
   6      5    A         FF              8    0    0    0  Q0_45 (|d56_1:22|d8_1:22|d1:17|:9)
  32     22    B         FF              8    0    0    0  Q1_15 (|d56_1:21|d8_1:26|d1:15|:9)
  31     21    B         FF              8    0    0    0  Q1_17 (|d56_1:21|d8_1:25|d1:21|:9)
   5      4    A         FF              8    0    0    0  Q1_20 (|d56_1:21|d8_1:25|d1:18|:9)
   4      3    A         FF              8    0    0    0  Q1_23 (|d56_1:21|d8_1:25|d1:15|:9)
   3      2    A         FF              8    0    0    0  Q1_25 (|d56_1:21|d8_1:24|d1:21|:9)
  67     47    D         FF              8    0    0    0  Q1_34 (|d56_1:21|d8_1:23|d1:20|:9)
  42     31    C         FF              8    0    0    0  Q1_35 (|d56_1:21|d8_1:23|d1:19|:9)
   2      1    A         FF              8    0    0    0  Q1_45 (|d56_1:21|d8_1:22|d1:17|:9)
  30     20    B         FF              8    0    0    0  Q2_15 (|d56_1:20|d8_1:26|d1:15|:9)
  29     19    B         FF              8    0    0    0  Q2_17 (|d56_1:20|d8_1:25|d1:21|:9)
  28     18    B         FF              8    0    0    0  Q2_20 (|d56_1:20|d8_1:25|d1:18|:9)
  27     17    B         FF              8    0    0    0  Q2_23 (|d56_1:20|d8_1:25|d1:15|:9)
  26     16    B         FF              8    0    0    0  Q2_25 (|d56_1:20|d8_1:24|d1:21|:9)
  66     46    D         FF              8    0    0    0  Q2_34 (|d56_1:20|d8_1:23|d1:20|:9)
  41     30    C         FF              8    0    0    0  Q2_35 (|d56_1:20|d8_1:23|d1:19|:9)
  25     15    B         FF              8    0    0    0  Q2_45 (|d56_1:20|d8_1:22|d1:17|:9)
  40     29    C         FF              8    0    0    0  Q3_15 (|d56_1:19|d8_1:26|d1:15|:9)
  39     28    C         FF              8    0    0    0  Q3_17 (|d56_1:19|d8_1:25|d1:21|:9)
  38     27    C         FF              8    0    0    0  Q3_20 (|d56_1:19|d8_1:25|d1:18|:9)
  37     26    C         FF              8    0    0    0  Q3_23 (|d56_1:19|d8_1:25|d1:15|:9)
  36     25    C         FF              8    0    0    0  Q3_25 (|d56_1:19|d8_1:24|d1:21|:9)
  65     45    D         FF              8    0    0    0  Q3_34 (|d56_1:19|d8_1:23|d1:20|:9)
  46     35    C         FF              8    0    0    0  Q3_35 (|d56_1:19|d8_1:23|d1:19|:9)
  45     34    C         FF              8    0    0    0  Q3_45 (|d56_1:19|d8_1:22|d1:17|:9)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_46

** LOGIC CELL INTERCONNECTIONS **

                         Logic cells placed in LAB 'A'
        +--------------- LC8 Q0_20
        | +------------- LC7 Q0_23
        | | +----------- LC6 Q0_25
        | | | +--------- LC5 Q0_45
        | | | | +------- LC4 Q1_20
        | | | | | +----- LC3 Q1_23
        | | | | | | +--- LC2 Q1_25
        | | | | | | | +- LC1 Q1_45
        | | | | | | | | 
        | | | | | | | |   Other LABs fed by signals
        | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | 
LC8  -> - - - - - - - - | <-- Q0_20
LC7  -> - - - - - - - - | <-- Q0_23
LC6  -> - - - - - - - - | <-- Q0_25
LC5  -> - - - - - - - - | <-- Q0_45
LC4  -> - - - - - - - - | <-- Q1_20
LC3  -> - - - - - - - - | <-- Q1_23
LC2  -> - - - - - - - - | <-- Q1_25
LC1  -> - - - - - - - - | <-- Q1_45

Pin
56   -> @ @ @ @ @ @ @ @ | <-- ~PIN000
55   -> - - - - - - - - | <-- ~PIN001
54   -> - - - - @ @ @ @ | <-- ~PIN002
50   -> - - - - - - - - | <-- ~PIN003
49   -> @ @ @ @ - - - - | <-- ~PIN004
48   -> - - - - - - - - | <-- ~PIN005
22   -> @ @ @ @ @ @ @ @ | <-- ~PIN006
21   -> - - - - @ @ @ @ | <-- ~PIN007
20   -> @ @ @ @ - - - - | <-- ~PIN008
16   -> - - - - - - - - | <-- P15
15   -> - - - - - - - - | <-- P17
14   -> @ - - - @ - - - | <-- P20
17   -> - @ - - - @ - - | <-- P23
19   -> - - @ - - - @ - | <-- P25
10   -> - - - * - - - * | <-- P45
11   -> * - - - * - - - | <-- Q20
12   -> - * - - - * - - | <-- Q23
13   -> - - * - - - * - | <-- Q25
57   -> - - - * - - - * | <-- Q45
51   -> @ @ @ @ @ @ @ @ | <-- WP
53   -> @ @ @ @ @ @ @ @ | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_46

** LOGIC CELL INTERCONNECTIONS **

                             Logic cells placed in LAB 'B'
        +------------------- LC24 Q0_15
        | +----------------- LC23 Q0_17
        | | +--------------- LC22 Q1_15
        | | | +------------- LC21 Q1_17
        | | | | +----------- LC20 Q2_15
        | | | | | +--------- LC19 Q2_17
        | | | | | | +------- LC18 Q2_20
        | | | | | | | +----- LC17 Q2_23
        | | | | | | | | +--- LC16 Q2_25
        | | | | | | | | | +- LC15 Q2_45
        | | | | | | | | | | 
        | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | 
LC24 -> - - - - - - - - - - | <-- Q0_15
LC23 -> - - - - - - - - - - | <-- Q0_17
LC22 -> - - - - - - - - - - | <-- Q1_15
LC21 -> - - - - - - - - - - | <-- Q1_17
LC20 -> - - - - - - - - - - | <-- Q2_15
LC19 -> - - - - - - - - - - | <-- Q2_17
LC18 -> - - - - - - - - - - | <-- Q2_20
LC17 -> - - - - - - - - - - | <-- Q2_23
LC16 -> - - - - - - - - - - | <-- Q2_25
LC15 -> - - - - - - - - - - | <-- Q2_45

Pin
56   -> @ @ @ @ @ @ @ @ @ @ | <-- ~PIN000
55   -> - - - - @ @ @ @ @ @ | <-- ~PIN001
54   -> - - @ @ - - - - - - | <-- ~PIN002
50   -> - - - - - - - - - - | <-- ~PIN003
49   -> @ @ - - @ @ @ @ @ @ | <-- ~PIN004
48   -> - - - - @ @ @ @ @ @ | <-- ~PIN005
22   -> @ @ @ @ - - - - - - | <-- ~PIN006
21   -> - - @ @ - - - - - - | <-- ~PIN007
20   -> @ @ - - - - - - - - | <-- ~PIN008
16   -> @ - @ - @ - - - - - | <-- P15
15   -> - @ - @ - @ - - - - | <-- P17
14   -> - - - - - - @ - - - | <-- P20
17   -> - - - - - - - @ - - | <-- P23
19   -> - - - - - - - - @ - | <-- P25
10   -> - - - - - - - - - * | <-- P45
23   -> * - * - * - - - - - | <-- Q15
24   -> - * - * - * - - - - | <-- Q17
11   -> - - - - - - * - - - | <-- Q20
12   -> - - - - - - - * - - | <-- Q23
13   -> - - - - - - - - * - | <-- Q25
57   -> - - - - - - - - - * | <-- Q45
51   -> @ @ @ @ @ @ @ @ @ @ | <-- WP
53   -> @ @ @ @ @ @ @ @ @ @ | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_46

** LOGIC CELL INTERCONNECTIONS **

                             Logic cells placed in LAB 'C'
        +------------------- LC32 Q0_35
        | +----------------- LC31 Q1_35
        | | +--------------- LC30 Q2_35
        | | | +------------- LC29 Q3_15
        | | | | +----------- LC28 Q3_17
        | | | | | +--------- LC27 Q3_20
        | | | | | | +------- LC26 Q3_23
        | | | | | | | +----- LC25 Q3_25
        | | | | | | | | +--- LC35 Q3_35
        | | | | | | | | | +- LC34 Q3_45
        | | | | | | | | | | 
        | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | 
LC32 -> - - - - - - - - - - | <-- Q0_35
LC31 -> - - - - - - - - - - | <-- Q1_35
LC30 -> - - - - - - - - - - | <-- Q2_35
LC29 -> - - - - - - - - - - | <-- Q3_15
LC28 -> - - - - - - - - - - | <-- Q3_17
LC27 -> - - - - - - - - - - | <-- Q3_20
LC26 -> - - - - - - - - - - | <-- Q3_23
LC25 -> - - - - - - - - - - | <-- Q3_25
LC35 -> - - - - - - - - - - | <-- Q3_35
LC34 -> - - - - - - - - - - | <-- Q3_45

Pin
56   -> @ @ @ @ @ @ @ @ @ @ | <-- ~PIN000
55   -> - - @ @ @ @ @ @ @ @ | <-- ~PIN001
54   -> - @ - @ @ @ @ @ @ @ | <-- ~PIN002
50   -> - - - @ @ @ @ @ @ @ | <-- ~PIN003
49   -> @ - @ - - - - - - - | <-- ~PIN004
48   -> - - @ - - - - - - - | <-- ~PIN005
22   -> @ @ - - - - - - - - | <-- ~PIN006
21   -> - @ - - - - - - - - | <-- ~PIN007
20   -> @ - - - - - - - - - | <-- ~PIN008
16   -> - - - @ - - - - - - | <-- P15
15   -> - - - - @ - - - - - | <-- P17
14   -> - - - - - @ - - - - | <-- P20
17   -> - - - - - - @ - - - | <-- P23
19   -> - - - - - - - @ - - | <-- P25
47   -> * * * - - - - - * - | <-- P35
10   -> - - - - - - - - - * | <-- P45
23   -> - - - * - - - - - - | <-- Q15
24   -> - - - - * - - - - - | <-- Q17
11   -> - - - - - * - - - - | <-- Q20
12   -> - - - - - - * - - - | <-- Q23
13   -> - - - - - - - * - - | <-- Q25
44   -> * * * - - - - - * - | <-- Q35
57   -> - - - - - - - - - * | <-- Q45
51   -> @ @ @ @ @ @ @ @ @ @ | <-- WP
53   -> @ @ @ @ @ @ @ @ @ @ | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_46

** LOGIC CELL INTERCONNECTIONS **

                 Logic cells placed in LAB 'D'
        +------- LC48 Q0_34
        | +----- LC47 Q1_34
        | | +--- LC46 Q2_34
        | | | +- LC45 Q3_34
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'D'
LC      | | | | 
LC48 -> - - - - | <-- Q0_34
LC47 -> - - - - | <-- Q1_34
LC46 -> - - - - | <-- Q2_34
LC45 -> - - - - | <-- Q3_34

Pin
56   -> @ @ @ @ | <-- ~PIN000
55   -> - - @ @ | <-- ~PIN001
54   -> - @ - @ | <-- ~PIN002
50   -> - - - @ | <-- ~PIN003
49   -> @ - @ - | <-- ~PIN004
48   -> - - @ - | <-- ~PIN005
22   -> @ @ - - | <-- ~PIN006
21   -> - @ - - | <-- ~PIN007
20   -> @ - - - | <-- ~PIN008
16   -> - - - - | <-- P15
15   -> - - - - | <-- P17
14   -> - - - - | <-- P20
17   -> - - - - | <-- P23
19   -> - - - - | <-- P25
60   -> * * * * | <-- P34
59   -> * * * * | <-- Q34
51   -> @ @ @ @ | <-- WP
53   -> @ @ @ @ | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                d:\maxplus2\max2lib\lab4\d56_4.rpt
d56_46

** EQUATIONS **

P15      : INPUT;
P17      : INPUT;
P20      : INPUT;
P23      : INPUT;
P25      : INPUT;
P34      : INPUT;
P35      : INPUT;
P45      : INPUT;
Q15      : INPUT;
Q17      : INPUT;
Q20      : INPUT;
Q23      : INPUT;
Q25      : INPUT;
Q34      : INPUT;
Q35      : INPUT;
Q45      : INPUT;
WP       : INPUT;
WQ       : INPUT;
~PIN000  : INPUT;
~PIN001  : INPUT;
~PIN002  : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN005  : INPUT;
~PIN006  : INPUT;
~PIN007  : INPUT;
~PIN008  : INPUT;

-- Node name is 'Q0_15' = '|d56_1:22|d8_1:26|d1:15|O' 
-- Equation name is 'Q0_15', type is output 
 Q0_15   = DFF( _EQ001,  _EQ002,  VCC,  VCC);
  _EQ001 =  Q15 &  WQ
         #  P15 &  WP;
  _EQ002 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_17' = '|d56_1:22|d8_1:25|d1:21|O' 
-- Equation name is 'Q0_17', type is output 
 Q0_17   = DFF( _EQ003,  _EQ004,  VCC,  VCC);
  _EQ003 =  Q17 &  WQ
         #  P17 &  WP;
  _EQ004 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_20' = '|d56_1:22|d8_1:25|d1:18|O' 
-- Equation name is 'Q0_20', type is output 
 Q0_20   = DFF( _EQ005,  _EQ006,  VCC,  VCC);
  _EQ005 =  Q20 &  WQ
         #  P20 &  WP;
  _EQ006 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_23' = '|d56_1:22|d8_1:25|d1:15|O' 
-- Equation name is 'Q0_23', type is output 
 Q0_23   = DFF( _EQ007,  _EQ008,  VCC,  VCC);
  _EQ007 =  Q23 &  WQ
         #  P23 &  WP;
  _EQ008 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_25' = '|d56_1:22|d8_1:24|d1:21|O' 
-- Equation name is 'Q0_25', type is output 
 Q0_25   = DFF( _EQ009,  _EQ010,  VCC,  VCC);
  _EQ009 =  Q25 &  WQ
         #  P25 &  WP;
  _EQ010 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_34' = '|d56_1:22|d8_1:23|d1:20|O' 
-- Equation name is 'Q0_34', type is output 
 Q0_34   = DFF( _EQ011,  _EQ012,  VCC,  VCC);
  _EQ011 =  Q34 &  WQ
         #  P34 &  WP;
  _EQ012 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_35' = '|d56_1:22|d8_1:23|d1:19|O' 
-- Equation name is 'Q0_35', type is output 
 Q0_35   = DFF( _EQ013,  _EQ014,  VCC,  VCC);
  _EQ013 =  Q35 &  WQ
         #  P35 &  WP;
  _EQ014 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q0_45' = '|d56_1:22|d8_1:22|d1:17|O' 
-- Equation name is 'Q0_45', type is output 
 Q0_45   = DFF( _EQ015,  _EQ016,  VCC,  VCC);
  _EQ015 =  Q45 &  WQ
         #  P45 &  WP;
  _EQ016 = !~PIN000 & !~PIN004 & !~PIN006 & !~PIN008;

-- Node name is 'Q1_15' = '|d56_1:21|d8_1:26|d1:15|O' 
-- Equation name is 'Q1_15', type is output 
 Q1_15   = DFF( _EQ017,  _EQ018,  VCC,  VCC);
  _EQ017 =  Q15 &  WQ
         #  P15 &  WP;
  _EQ018 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_17' = '|d56_1:21|d8_1:25|d1:21|O' 
-- Equation name is 'Q1_17', type is output 
 Q1_17   = DFF( _EQ019,  _EQ020,  VCC,  VCC);
  _EQ019 =  Q17 &  WQ
         #  P17 &  WP;
  _EQ020 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_20' = '|d56_1:21|d8_1:25|d1:18|O' 
-- Equation name is 'Q1_20', type is output 
 Q1_20   = DFF( _EQ021,  _EQ022,  VCC,  VCC);
  _EQ021 =  Q20 &  WQ
         #  P20 &  WP;
  _EQ022 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_23' = '|d56_1:21|d8_1:25|d1:15|O' 
-- Equation name is 'Q1_23', type is output 
 Q1_23   = DFF( _EQ023,  _EQ024,  VCC,  VCC);
  _EQ023 =  Q23 &  WQ
         #  P23 &  WP;
  _EQ024 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_25' = '|d56_1:21|d8_1:24|d1:21|O' 
-- Equation name is 'Q1_25', type is output 
 Q1_25   = DFF( _EQ025,  _EQ026,  VCC,  VCC);
  _EQ025 =  Q25 &  WQ
         #  P25 &  WP;
  _EQ026 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_34' = '|d56_1:21|d8_1:23|d1:20|O' 
-- Equation name is 'Q1_34', type is output 
 Q1_34   = DFF( _EQ027,  _EQ028,  VCC,  VCC);
  _EQ027 =  Q34 &  WQ
         #  P34 &  WP;
  _EQ028 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_35' = '|d56_1:21|d8_1:23|d1:19|O' 
-- Equation name is 'Q1_35', type is output 
 Q1_35   = DFF( _EQ029,  _EQ030,  VCC,  VCC);
  _EQ029 =  Q35 &  WQ
         #  P35 &  WP;
  _EQ030 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q1_45' = '|d56_1:21|d8_1:22|d1:17|O' 
-- Equation name is 'Q1_45', type is output 
 Q1_45   = DFF( _EQ031,  _EQ032,  VCC,  VCC);
  _EQ031 =  Q45 &  WQ
         #  P45 &  WP;
  _EQ032 = !~PIN000 & !~PIN002 & !~PIN006 & !~PIN007;

-- Node name is 'Q2_15' = '|d56_1:20|d8_1:26|d1:15|O' 
-- Equation name is 'Q2_15', type is output 
 Q2_15   = DFF( _EQ033,  _EQ034,  VCC,  VCC);
  _EQ033 =  Q15 &  WQ
         #  P15 &  WP;
  _EQ034 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_17' = '|d56_1:20|d8_1:25|d1:21|O' 
-- Equation name is 'Q2_17', type is output 
 Q2_17   = DFF( _EQ035,  _EQ036,  VCC,  VCC);
  _EQ035 =  Q17 &  WQ
         #  P17 &  WP;
  _EQ036 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_20' = '|d56_1:20|d8_1:25|d1:18|O' 
-- Equation name is 'Q2_20', type is output 
 Q2_20   = DFF( _EQ037,  _EQ038,  VCC,  VCC);
  _EQ037 =  Q20 &  WQ
         #  P20 &  WP;
  _EQ038 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_23' = '|d56_1:20|d8_1:25|d1:15|O' 
-- Equation name is 'Q2_23', type is output 
 Q2_23   = DFF( _EQ039,  _EQ040,  VCC,  VCC);
  _EQ039 =  Q23 &  WQ
         #  P23 &  WP;
  _EQ040 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_25' = '|d56_1:20|d8_1:24|d1:21|O' 
-- Equation name is 'Q2_25', type is output 
 Q2_25   = DFF( _EQ041,  _EQ042,  VCC,  VCC);
  _EQ041 =  Q25 &  WQ
         #  P25 &  WP;
  _EQ042 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_34' = '|d56_1:20|d8_1:23|d1:20|O' 
-- Equation name is 'Q2_34', type is output 
 Q2_34   = DFF( _EQ043,  _EQ044,  VCC,  VCC);
  _EQ043 =  Q34 &  WQ
         #  P34 &  WP;
  _EQ044 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_35' = '|d56_1:20|d8_1:23|d1:19|O' 
-- Equation name is 'Q2_35', type is output 
 Q2_35   = DFF( _EQ045,  _EQ046,  VCC,  VCC);
  _EQ045 =  Q35 &  WQ
         #  P35 &  WP;
  _EQ046 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_45' = '|d56_1:20|d8_1:22|d1:17|O' 
-- Equation name is 'Q2_45', type is output 
 Q2_45   = DFF( _EQ047,  _EQ048,  VCC,  VCC);
  _EQ047 =  Q45 &  WQ
         #  P45 &  WP;
  _EQ048 = !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q3_15' = '|d56_1:19|d8_1:26|d1:15|O' 
-- Equation name is 'Q3_15', type is output 
 Q3_15   = DFF( _EQ049,  _EQ050,  VCC,  VCC);
  _EQ049 =  Q15 &  WQ
         #  P15 &  WP;
  _EQ050 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_17' = '|d56_1:19|d8_1:25|d1:21|O' 
-- Equation name is 'Q3_17', type is output 
 Q3_17   = DFF( _EQ051,  _EQ052,  VCC,  VCC);
  _EQ051 =  Q17 &  WQ
         #  P17 &  WP;
  _EQ052 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_20' = '|d56_1:19|d8_1:25|d1:18|O' 
-- Equation name is 'Q3_20', type is output 
 Q3_20   = DFF( _EQ053,  _EQ054,  VCC,  VCC);
  _EQ053 =  Q20 &  WQ
         #  P20 &  WP;
  _EQ054 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_23' = '|d56_1:19|d8_1:25|d1:15|O' 
-- Equation name is 'Q3_23', type is output 
 Q3_23   = DFF( _EQ055,  _EQ056,  VCC,  VCC);
  _EQ055 =  Q23 &  WQ
         #  P23 &  WP;
  _EQ056 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_25' = '|d56_1:19|d8_1:24|d1:21|O' 
-- Equation name is 'Q3_25', type is output 
 Q3_25   = DFF( _EQ057,  _EQ058,  VCC,  VCC);
  _EQ057 =  Q25 &  WQ
         #  P25 &  WP;
  _EQ058 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_34' = '|d56_1:19|d8_1:23|d1:20|O' 
-- Equation name is 'Q3_34', type is output 
 Q3_34   = DFF( _EQ059,  _EQ060,  VCC,  VCC);
  _EQ059 =  Q34 &  WQ
         #  P34 &  WP;
  _EQ060 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_35' = '|d56_1:19|d8_1:23|d1:19|O' 
-- Equation name is 'Q3_35', type is output 
 Q3_35   = DFF( _EQ061,  _EQ062,  VCC,  VCC);
  _EQ061 =  Q35 &  WQ
         #  P35 &  WP;
  _EQ062 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_45' = '|d56_1:19|d8_1:22|d1:17|O' 
-- Equation name is 'Q3_45', type is output 
 Q3_45   = DFF( _EQ063,  _EQ064,  VCC,  VCC);
  _EQ063 =  Q45 &  WQ
         #  P45 &  WP;
  _EQ064 = !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;



Project Information                         d:\maxplus2\max2lib\lab4\d56_4.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'CLASSIC' family

      MINIMIZATION                        = full
      SOFT_BUFFER_INSERTION               = on
      TURBO_BIT                           = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:01
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:01


Memory Allocated
-----------------

Peak memory allocated during compilation  = 6,167K
