{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730874396597 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730874396599 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 13:26:34 2024 " "Processing started: Wed Nov 06 13:26:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730874396599 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1730874396599 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1730874396599 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1730874397106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/sub_compare.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/sub_compare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_compare " "Found entity 1: sub_compare" {  } { { "../src/sub_compare.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/sub_compare.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730874397142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730874397142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/singlecycle.sv 3 1 " "Found 3 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/singlecycle.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_opcode (SystemVerilog) " "Found design unit 1: alu_opcode (SystemVerilog)" {  } { { "../src/alu_opcode.svh" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/alu_opcode.svh" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730874397147 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 opcode_type (SystemVerilog) " "Found design unit 2: opcode_type (SystemVerilog)" {  } { { "../src/opcode_type.svh" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/opcode_type.svh" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730874397147 ""} { "Info" "ISGN_ENTITY_NAME" "1 singlecycle " "Found entity 1: singlecycle" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730874397147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730874397147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/shift_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/shift_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "../src/shift_reg.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/shift_reg.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730874397151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730874397151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../src/regfile.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/regfile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730874397154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730874397154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../src/pc.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/pc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730874397156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730874397156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/output_peri.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/output_peri.sv" { { "Info" "ISGN_ENTITY_NAME" "1 output_peri " "Found entity 1: output_peri" {  } { { "../src/output_peri.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/output_peri.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730874397159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730874397159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "../src/lsu.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/lsu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730874397162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730874397162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/inst_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/inst_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "../src/inst_mem.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/inst_mem.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730874397166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730874397166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/input_peri.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/input_peri.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_peri " "Found entity 1: input_peri" {  } { { "../src/input_peri.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/input_peri.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730874397168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730874397168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 immgen " "Found entity 1: immgen" {  } { { "../src/immgen.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/immgen.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730874397172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730874397172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "../src/data_memory.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/data_memory.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730874397175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730874397175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../src/control_unit.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/control_unit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730874397179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730874397179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/brc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/brc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 brc " "Found entity 1: brc" {  } { { "../src/brc.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/brc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730874397180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730874397180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/alu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730874397185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730874397185 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc_four singlecycle.sv(49) " "Verilog HDL Implicit Net warning at singlecycle.sv(49): created implicit net for \"pc_four\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874397185 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nxt_pc singlecycle.sv(52) " "Verilog HDL Implicit Net warning at singlecycle.sv(52): created implicit net for \"nxt_pc\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874397185 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "operand_a singlecycle.sv(92) " "Verilog HDL Implicit Net warning at singlecycle.sv(92): created implicit net for \"operand_a\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874397185 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "operand_b singlecycle.sv(95) " "Verilog HDL Implicit Net warning at singlecycle.sv(95): created implicit net for \"operand_b\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874397185 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "singlecycle " "Elaborating entity \"singlecycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1730874397214 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 singlecycle.sv(49) " "Verilog HDL assignment warning at singlecycle.sv(49): truncated value with size 32 to match size of target (1)" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1730874397216 "|singlecycle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 singlecycle.sv(52) " "Verilog HDL assignment warning at singlecycle.sv(52): truncated value with size 32 to match size of target (1)" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1730874397216 "|singlecycle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 singlecycle.sv(92) " "Verilog HDL assignment warning at singlecycle.sv(92): truncated value with size 32 to match size of target (1)" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1730874397216 "|singlecycle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 singlecycle.sv(95) " "Verilog HDL assignment warning at singlecycle.sv(95): truncated value with size 32 to match size of target (1)" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1730874397216 "|singlecycle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 1 singlecycle.sv(138) " "Verilog HDL assignment warning at singlecycle.sv(138): truncated value with size 13 to match size of target (1)" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1730874397216 "|singlecycle"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "insn_vld singlecycle.sv(9) " "Output port \"insn_vld\" at singlecycle.sv(9) has no driver" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1730874397216 "|singlecycle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:ctr_unit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:ctr_unit\"" {  } { { "../src/singlecycle.sv" "ctr_unit" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730874397218 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "insn_vld control_unit.sv(21) " "Output port \"insn_vld\" at control_unit.sv(21) has no driver" {  } { { "../src/control_unit.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/control_unit.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1730874397219 "|singlecycle|control_unit:ctr_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pr_cnt " "Elaborating entity \"pc\" for hierarchy \"pc:pr_cnt\"" {  } { { "../src/singlecycle.sv" "pr_cnt" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730874397220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem inst_mem:imem " "Elaborating entity \"inst_mem\" for hierarchy \"inst_mem:imem\"" {  } { { "../src/singlecycle.sv" "imem" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730874397222 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "14 0 2047 inst_mem.sv(12) " "Verilog HDL warning at inst_mem.sv(12): number of words (14) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "../src/inst_mem.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/inst_mem.sv" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1730874397222 "|singlecycle|inst_mem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a 0 inst_mem.sv(9) " "Net \"imem.data_a\" at inst_mem.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "../src/inst_mem.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/inst_mem.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1730874397222 "|singlecycle|inst_mem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a 0 inst_mem.sv(9) " "Net \"imem.waddr_a\" at inst_mem.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "../src/inst_mem.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/inst_mem.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1730874397222 "|singlecycle|inst_mem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.we_a 0 inst_mem.sv(9) " "Net \"imem.we_a\" at inst_mem.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "../src/inst_mem.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/inst_mem.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1730874397222 "|singlecycle|inst_mem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:reg_files " "Elaborating entity \"regfile\" for hierarchy \"regfile:reg_files\"" {  } { { "../src/singlecycle.sv" "reg_files" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730874397224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immgen immgen:immidiate " "Elaborating entity \"immgen\" for hierarchy \"immgen:immidiate\"" {  } { { "../src/singlecycle.sv" "immidiate" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730874397232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brc brc:branchcomp " "Elaborating entity \"brc\" for hierarchy \"brc:branchcomp\"" {  } { { "../src/singlecycle.sv" "branchcomp" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730874397235 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 brc.sv(23) " "Verilog HDL assignment warning at brc.sv(23): truncated value with size 32 to match size of target (1)" {  } { { "../src/brc.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/brc.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1730874397236 "|singlecycle|brc:branchcomp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_compare brc:branchcomp\|sub_compare:br_comp " "Elaborating entity \"sub_compare\" for hierarchy \"brc:branchcomp\|sub_compare:br_comp\"" {  } { { "../src/brc.sv" "br_comp" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/brc.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730874397237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_process " "Elaborating entity \"alu\" for hierarchy \"alu:alu_process\"" {  } { { "../src/singlecycle.sv" "alu_process" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730874397239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg alu:alu_process\|shift_reg:shift " "Elaborating entity \"shift_reg\" for hierarchy \"alu:alu_process\|shift_reg:shift\"" {  } { { "../src/alu.sv" "shift" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/alu.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730874397242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu lsu:load_store_unit " "Elaborating entity \"lsu\" for hierarchy \"lsu:load_store_unit\"" {  } { { "../src/singlecycle.sv" "load_store_unit" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730874397246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory lsu:load_store_unit\|data_memory:dmem " "Elaborating entity \"data_memory\" for hierarchy \"lsu:load_store_unit\|data_memory:dmem\"" {  } { { "../src/lsu.sv" "dmem" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/lsu.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730874397261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_peri lsu:load_store_unit\|output_peri:peri_out " "Elaborating entity \"output_peri\" for hierarchy \"lsu:load_store_unit\|output_peri:peri_out\"" {  } { { "../src/lsu.sv" "peri_out" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/lsu.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730874397264 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "56 32 output_peri.sv(96) " "Verilog HDL assignment warning at output_peri.sv(96): truncated value with size 56 to match size of target (32)" {  } { { "../src/output_peri.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/output_peri.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1730874397267 "|singlecycle|lsu:load_store_unit|output_peri:peri_out"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_peri lsu:load_store_unit\|input_peri:per_in " "Elaborating entity \"input_peri\" for hierarchy \"lsu:load_store_unit\|input_peri:per_in\"" {  } { { "../src/lsu.sv" "per_in" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/lsu.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730874397269 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "inst_mem:imem\|imem " "RAM logic \"inst_mem:imem\|imem\" is uninferred due to asynchronous read logic" {  } { { "../src/inst_mem.sv" "imem" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/inst_mem.sv" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1730874398241 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lsu:load_store_unit\|data_memory:dmem\|dmem " "RAM logic \"lsu:load_store_unit\|data_memory:dmem\|dmem\" is uninferred due to asynchronous read logic" {  } { { "../src/data_memory.sv" "dmem" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/data_memory.sv" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1730874398241 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1730874398241 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/db/wrapper.ram0_inst_mem_ca4b5cb.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/db/wrapper.ram0_inst_mem_ca4b5cb.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1730874398294 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1730874398453 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pc_debug GND " "Pin \"pc_debug\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|pc_debug"} { "Warning" "WMLS_MLS_STUCK_PIN" "insn_vld GND " "Pin \"insn_vld\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|insn_vld"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[0\] GND " "Pin \"io_ledr\[0\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[1\] GND " "Pin \"io_ledr\[1\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[2\] GND " "Pin \"io_ledr\[2\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[3\] GND " "Pin \"io_ledr\[3\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[4\] GND " "Pin \"io_ledr\[4\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[5\] GND " "Pin \"io_ledr\[5\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[6\] GND " "Pin \"io_ledr\[6\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[7\] GND " "Pin \"io_ledr\[7\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[8\] GND " "Pin \"io_ledr\[8\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[9\] GND " "Pin \"io_ledr\[9\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[10\] GND " "Pin \"io_ledr\[10\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[11\] GND " "Pin \"io_ledr\[11\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[12\] GND " "Pin \"io_ledr\[12\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[13\] GND " "Pin \"io_ledr\[13\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[14\] GND " "Pin \"io_ledr\[14\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[15\] GND " "Pin \"io_ledr\[15\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[16\] GND " "Pin \"io_ledr\[16\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[17\] GND " "Pin \"io_ledr\[17\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[18\] GND " "Pin \"io_ledr\[18\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[19\] GND " "Pin \"io_ledr\[19\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[20\] GND " "Pin \"io_ledr\[20\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledr[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[21\] GND " "Pin \"io_ledr\[21\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledr[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[22\] GND " "Pin \"io_ledr\[22\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledr[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[23\] GND " "Pin \"io_ledr\[23\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledr[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[24\] GND " "Pin \"io_ledr\[24\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledr[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[25\] GND " "Pin \"io_ledr\[25\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledr[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[26\] GND " "Pin \"io_ledr\[26\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledr[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[27\] GND " "Pin \"io_ledr\[27\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledr[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[28\] GND " "Pin \"io_ledr\[28\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledr[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[29\] GND " "Pin \"io_ledr\[29\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledr[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[30\] GND " "Pin \"io_ledr\[30\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledr[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[31\] GND " "Pin \"io_ledr\[31\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledr[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[0\] GND " "Pin \"io_ledg\[0\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[1\] GND " "Pin \"io_ledg\[1\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[2\] GND " "Pin \"io_ledg\[2\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[3\] GND " "Pin \"io_ledg\[3\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[4\] GND " "Pin \"io_ledg\[4\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[5\] GND " "Pin \"io_ledg\[5\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[6\] GND " "Pin \"io_ledg\[6\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[7\] GND " "Pin \"io_ledg\[7\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[8\] GND " "Pin \"io_ledg\[8\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledg[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[9\] GND " "Pin \"io_ledg\[9\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledg[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[10\] GND " "Pin \"io_ledg\[10\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledg[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[11\] GND " "Pin \"io_ledg\[11\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledg[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[12\] GND " "Pin \"io_ledg\[12\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledg[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[13\] GND " "Pin \"io_ledg\[13\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledg[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[14\] GND " "Pin \"io_ledg\[14\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledg[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[15\] GND " "Pin \"io_ledg\[15\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledg[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[16\] GND " "Pin \"io_ledg\[16\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledg[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[17\] GND " "Pin \"io_ledg\[17\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledg[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[18\] GND " "Pin \"io_ledg\[18\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledg[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[19\] GND " "Pin \"io_ledg\[19\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledg[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[20\] GND " "Pin \"io_ledg\[20\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledg[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[21\] GND " "Pin \"io_ledg\[21\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledg[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[22\] GND " "Pin \"io_ledg\[22\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledg[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[23\] GND " "Pin \"io_ledg\[23\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledg[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[24\] GND " "Pin \"io_ledg\[24\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledg[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[25\] GND " "Pin \"io_ledg\[25\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledg[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[26\] GND " "Pin \"io_ledg\[26\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledg[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[27\] GND " "Pin \"io_ledg\[27\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledg[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[28\] GND " "Pin \"io_ledg\[28\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledg[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[29\] GND " "Pin \"io_ledg\[29\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledg[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[30\] GND " "Pin \"io_ledg\[30\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledg[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[31\] GND " "Pin \"io_ledg\[31\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_ledg[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex0\[0\] GND " "Pin \"io_hex0\[0\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex0\[1\] GND " "Pin \"io_hex0\[1\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex0\[2\] GND " "Pin \"io_hex0\[2\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex0\[3\] GND " "Pin \"io_hex0\[3\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex0\[4\] GND " "Pin \"io_hex0\[4\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex0\[5\] GND " "Pin \"io_hex0\[5\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex0\[6\] GND " "Pin \"io_hex0\[6\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex1\[0\] GND " "Pin \"io_hex1\[0\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex1\[1\] GND " "Pin \"io_hex1\[1\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex1\[2\] GND " "Pin \"io_hex1\[2\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex1\[3\] GND " "Pin \"io_hex1\[3\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex1\[4\] GND " "Pin \"io_hex1\[4\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex1\[5\] GND " "Pin \"io_hex1\[5\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex1\[6\] GND " "Pin \"io_hex1\[6\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex2\[0\] GND " "Pin \"io_hex2\[0\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex2\[1\] GND " "Pin \"io_hex2\[1\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex2\[2\] GND " "Pin \"io_hex2\[2\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex2\[3\] GND " "Pin \"io_hex2\[3\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex2\[4\] GND " "Pin \"io_hex2\[4\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex2\[5\] GND " "Pin \"io_hex2\[5\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex2\[6\] GND " "Pin \"io_hex2\[6\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex3\[0\] GND " "Pin \"io_hex3\[0\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex3\[1\] GND " "Pin \"io_hex3\[1\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex3\[2\] GND " "Pin \"io_hex3\[2\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex3\[3\] GND " "Pin \"io_hex3\[3\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex3\[4\] GND " "Pin \"io_hex3\[4\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex3\[5\] GND " "Pin \"io_hex3\[5\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex3\[6\] GND " "Pin \"io_hex3\[6\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex4\[0\] GND " "Pin \"io_hex4\[0\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex4\[1\] GND " "Pin \"io_hex4\[1\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex4\[2\] GND " "Pin \"io_hex4\[2\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex4\[3\] GND " "Pin \"io_hex4\[3\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex4\[4\] GND " "Pin \"io_hex4\[4\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex4\[5\] GND " "Pin \"io_hex4\[5\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex4\[6\] GND " "Pin \"io_hex4\[6\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex5\[0\] GND " "Pin \"io_hex5\[0\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex5\[1\] GND " "Pin \"io_hex5\[1\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex5\[2\] GND " "Pin \"io_hex5\[2\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex5\[3\] GND " "Pin \"io_hex5\[3\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex5\[4\] GND " "Pin \"io_hex5\[4\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex5\[5\] GND " "Pin \"io_hex5\[5\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex5\[6\] GND " "Pin \"io_hex5\[6\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex6\[0\] GND " "Pin \"io_hex6\[0\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex6\[1\] GND " "Pin \"io_hex6\[1\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex6\[2\] GND " "Pin \"io_hex6\[2\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex6\[3\] GND " "Pin \"io_hex6\[3\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex6\[4\] GND " "Pin \"io_hex6\[4\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex6\[5\] GND " "Pin \"io_hex6\[5\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex6\[6\] GND " "Pin \"io_hex6\[6\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex7\[0\] GND " "Pin \"io_hex7\[0\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex7\[1\] GND " "Pin \"io_hex7\[1\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex7\[2\] GND " "Pin \"io_hex7\[2\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex7\[3\] GND " "Pin \"io_hex7\[3\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex7\[4\] GND " "Pin \"io_hex7\[4\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex7\[5\] GND " "Pin \"io_hex7\[5\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex7\[6\] GND " "Pin \"io_hex7\[6\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_hex7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[0\] GND " "Pin \"io_lcd\[0\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_lcd[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[1\] GND " "Pin \"io_lcd\[1\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_lcd[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[2\] GND " "Pin \"io_lcd\[2\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_lcd[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[3\] GND " "Pin \"io_lcd\[3\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_lcd[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[4\] GND " "Pin \"io_lcd\[4\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_lcd[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[5\] GND " "Pin \"io_lcd\[5\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_lcd[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[6\] GND " "Pin \"io_lcd\[6\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_lcd[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[7\] GND " "Pin \"io_lcd\[7\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_lcd[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[8\] GND " "Pin \"io_lcd\[8\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_lcd[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[9\] GND " "Pin \"io_lcd\[9\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_lcd[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[10\] GND " "Pin \"io_lcd\[10\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_lcd[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[11\] GND " "Pin \"io_lcd\[11\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_lcd[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[12\] GND " "Pin \"io_lcd\[12\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_lcd[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[13\] GND " "Pin \"io_lcd\[13\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_lcd[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[14\] GND " "Pin \"io_lcd\[14\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_lcd[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[15\] GND " "Pin \"io_lcd\[15\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_lcd[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[16\] GND " "Pin \"io_lcd\[16\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_lcd[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[17\] GND " "Pin \"io_lcd\[17\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_lcd[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[18\] GND " "Pin \"io_lcd\[18\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_lcd[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[19\] GND " "Pin \"io_lcd\[19\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_lcd[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[20\] GND " "Pin \"io_lcd\[20\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_lcd[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[21\] GND " "Pin \"io_lcd\[21\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_lcd[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[22\] GND " "Pin \"io_lcd\[22\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_lcd[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[23\] GND " "Pin \"io_lcd\[23\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_lcd[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[24\] GND " "Pin \"io_lcd\[24\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_lcd[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[25\] GND " "Pin \"io_lcd\[25\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_lcd[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[26\] GND " "Pin \"io_lcd\[26\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_lcd[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[27\] GND " "Pin \"io_lcd\[27\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_lcd[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[28\] GND " "Pin \"io_lcd\[28\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_lcd[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[29\] GND " "Pin \"io_lcd\[29\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_lcd[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[30\] GND " "Pin \"io_lcd\[30\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_lcd[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[31\] GND " "Pin \"io_lcd\[31\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874398466 "|singlecycle|io_lcd[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1730874398466 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1024 " "1024 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1730874398480 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1730874398700 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874398700 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "38 " "Design contains 38 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874398737 "|singlecycle|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874398737 "|singlecycle|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_btn\[0\] " "No output dependent on input pin \"io_btn\[0\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874398737 "|singlecycle|io_btn[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[0\] " "No output dependent on input pin \"io_sw\[0\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874398737 "|singlecycle|io_sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[31\] " "No output dependent on input pin \"io_sw\[31\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874398737 "|singlecycle|io_sw[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[15\] " "No output dependent on input pin \"io_sw\[15\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874398737 "|singlecycle|io_sw[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[7\] " "No output dependent on input pin \"io_sw\[7\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874398737 "|singlecycle|io_sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[30\] " "No output dependent on input pin \"io_sw\[30\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874398737 "|singlecycle|io_sw[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[29\] " "No output dependent on input pin \"io_sw\[29\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874398737 "|singlecycle|io_sw[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[28\] " "No output dependent on input pin \"io_sw\[28\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874398737 "|singlecycle|io_sw[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[27\] " "No output dependent on input pin \"io_sw\[27\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874398737 "|singlecycle|io_sw[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[26\] " "No output dependent on input pin \"io_sw\[26\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874398737 "|singlecycle|io_sw[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[25\] " "No output dependent on input pin \"io_sw\[25\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874398737 "|singlecycle|io_sw[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[24\] " "No output dependent on input pin \"io_sw\[24\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874398737 "|singlecycle|io_sw[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[23\] " "No output dependent on input pin \"io_sw\[23\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874398737 "|singlecycle|io_sw[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[22\] " "No output dependent on input pin \"io_sw\[22\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874398737 "|singlecycle|io_sw[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[21\] " "No output dependent on input pin \"io_sw\[21\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874398737 "|singlecycle|io_sw[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[20\] " "No output dependent on input pin \"io_sw\[20\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874398737 "|singlecycle|io_sw[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[19\] " "No output dependent on input pin \"io_sw\[19\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874398737 "|singlecycle|io_sw[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[18\] " "No output dependent on input pin \"io_sw\[18\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874398737 "|singlecycle|io_sw[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[17\] " "No output dependent on input pin \"io_sw\[17\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874398737 "|singlecycle|io_sw[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[16\] " "No output dependent on input pin \"io_sw\[16\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874398737 "|singlecycle|io_sw[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[14\] " "No output dependent on input pin \"io_sw\[14\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874398737 "|singlecycle|io_sw[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[13\] " "No output dependent on input pin \"io_sw\[13\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874398737 "|singlecycle|io_sw[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[12\] " "No output dependent on input pin \"io_sw\[12\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874398737 "|singlecycle|io_sw[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[11\] " "No output dependent on input pin \"io_sw\[11\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874398737 "|singlecycle|io_sw[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[10\] " "No output dependent on input pin \"io_sw\[10\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874398737 "|singlecycle|io_sw[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[9\] " "No output dependent on input pin \"io_sw\[9\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874398737 "|singlecycle|io_sw[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[8\] " "No output dependent on input pin \"io_sw\[8\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874398737 "|singlecycle|io_sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[6\] " "No output dependent on input pin \"io_sw\[6\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874398737 "|singlecycle|io_sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[5\] " "No output dependent on input pin \"io_sw\[5\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874398737 "|singlecycle|io_sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[4\] " "No output dependent on input pin \"io_sw\[4\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874398737 "|singlecycle|io_sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_btn\[3\] " "No output dependent on input pin \"io_btn\[3\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874398737 "|singlecycle|io_btn[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[3\] " "No output dependent on input pin \"io_sw\[3\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874398737 "|singlecycle|io_sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_btn\[2\] " "No output dependent on input pin \"io_btn\[2\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874398737 "|singlecycle|io_btn[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[2\] " "No output dependent on input pin \"io_sw\[2\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874398737 "|singlecycle|io_sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_btn\[1\] " "No output dependent on input pin \"io_btn\[1\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874398737 "|singlecycle|io_btn[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[1\] " "No output dependent on input pin \"io_sw\[1\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874398737 "|singlecycle|io_sw[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1730874398737 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "192 " "Implemented 192 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1730874398738 ""} { "Info" "ICUT_CUT_TM_OPINS" "154 " "Implemented 154 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1730874398738 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1730874398738 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 214 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 214 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730874398765 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 06 13:26:38 2024 " "Processing ended: Wed Nov 06 13:26:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730874398765 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730874398765 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730874398765 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730874398765 ""}
