##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for UI_ADC_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UI_ADC_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.4::Critical Path Report for (UI_ADC_IntClock:R vs. CyBUS_CLK:R)
		5.5::Critical Path Report for (UI_ADC_IntClock:R vs. UI_ADC_IntClock:R)
		5.6::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: ADC_SAR_1_theACLK          | N/A                   | Target: 1.02 MHz   | 
Clock: ADC_SAR_1_theACLK(routed)  | N/A                   | Target: 1.02 MHz   | 
Clock: Clock_1                    | Frequency: 52.84 MHz  | Target: 0.25 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 64.66 MHz  | Target: 60.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 60.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 60.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 60.00 MHz  | 
Clock: UI_ADC_IntClock            | Frequency: 20.67 MHz  | Target: 1.00 MHz   | 
Clock: UI_ADC_IntClock(routed)    | N/A                   | Target: 1.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1          Clock_1          4e+006           3981075     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        Clock_1          16666.7          10607       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        CyBUS_CLK        16666.7          1201        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        UI_ADC_IntClock  16666.7          10741       N/A              N/A         N/A              N/A         N/A              N/A         
UI_ADC_IntClock  CyBUS_CLK        16666.7          8936        N/A              N/A         N/A              N/A         N/A              N/A         
UI_ADC_IntClock  UI_ADC_IntClock  1e+006           951618      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
MIDI_OUT1(0)_PAD  24881         Clock_1:R                    
MIDI_OUT2(0)_PAD  23513         Clock_1:R                    
SCL_1(0)_PAD:out  25374         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out  24917         CyBUS_CLK(fixed-function):R  
Tx_1(0)_PAD       29766         Clock_1:R                    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 52.84 MHz | Target: 0.25 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3981075p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4330
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995670

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14595
-------------------------------------   ----- 
End-of-path arrival time (ps)           14595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q                      macrocell26      875    875  3981075  RISE       1
\MIDI1_UART:BUART:counter_load_not\/main_1           macrocell2      5374   6249  3981075  RISE       1
\MIDI1_UART:BUART:counter_load_not\/q                macrocell2      2345   8594  3981075  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   6001  14595  3981075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 64.66 MHz | Target: 60.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 1201p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     13707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12505
-------------------------------------   ----- 
End-of-path arrival time (ps)           12505
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3305   6605   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   3590  10195   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  10195   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell8   2310  12505   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/ci         datapathcell9      0  12505   1201  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell9       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UI_ADC_IntClock
*********************************************
Clock: UI_ADC_IntClock
Frequency: 20.67 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 951618p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45925
-------------------------------------   ----- 
End-of-path arrival time (ps)           45925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell105  26544  45925  951618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell105        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 1201p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     13707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12505
-------------------------------------   ----- 
End-of-path arrival time (ps)           12505
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3305   6605   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   3590  10195   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  10195   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell8   2310  12505   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/ci         datapathcell9      0  12505   1201  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell9       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UI_ADC_IntClock:R)
*****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_506/main_0
Capture Clock  : Net_506/clock_0
Path slack     : 10741p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#60 vs. UI_ADC_IntClock:R#2)   16667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3469
-------------------------------------   ---- 
End-of-path arrival time (ps)           3469
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell122        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell122    875    875  10741  RISE       1
Net_506/main_0                       macrocell121   2594   3469  10741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_506/clock_0                                            macrocell121        0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN2(0)_SYNC/out
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_8
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 10607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_1:R#2)   16667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3603
-------------------------------------   ---- 
End-of-path arrival time (ps)           3603
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN2(0)_SYNC/out                  synccell       710    710  10607  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_8  macrocell43   2893   3603  10607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1


5.4::Critical Path Report for (UI_ADC_IntClock:R vs. CyBUS_CLK:R)
*****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_506/q
Path End       : \UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 8936p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                             -2457
------------------------------------------------------   ----- 
End-of-path required time (ps)                           14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5273
-------------------------------------   ---- 
End-of-path arrival time (ps)           5273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_506/clock_0                                            macrocell121        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_506/q                                 macrocell121    875    875   8936  RISE       1
\UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell122   4398   5273   8936  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell122        0      0  RISE       1


5.5::Critical Path Report for (UI_ADC_IntClock:R vs. UI_ADC_IntClock:R)
***********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 951618p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45925
-------------------------------------   ----- 
End-of-path arrival time (ps)           45925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell105  26544  45925  951618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell105        0      0  RISE       1


5.6::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3981075p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4330
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995670

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14595
-------------------------------------   ----- 
End-of-path arrival time (ps)           14595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q                      macrocell26      875    875  3981075  RISE       1
\MIDI1_UART:BUART:counter_load_not\/main_1           macrocell2      5374   6249  3981075  RISE       1
\MIDI1_UART:BUART:counter_load_not\/q                macrocell2      2345   8594  3981075  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   6001  14595  3981075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 1201p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     13707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12505
-------------------------------------   ----- 
End-of-path arrival time (ps)           12505
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3305   6605   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   3590  10195   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  10195   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell8   2310  12505   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/ci         datapathcell9      0  12505   1201  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell9       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 3511p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     13707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10195
-------------------------------------   ----- 
End-of-path arrival time (ps)           10195
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3305   6605   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   3590  10195   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  10195   3511  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell8       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 3569p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     16317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12747
-------------------------------------   ----- 
End-of-path arrival time (ps)           12747
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0       datapathcell7    530    530   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell8      0    530   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0       datapathcell8    850   1380   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell9      0   1380   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell9   1920   3300   1201  RISE       1
\Timer_1:TimerUDB:status_tc\/main_1         macrocell16     4200   7500   3569  RISE       1
\Timer_1:TimerUDB:status_tc\/q              macrocell16     2345   9845   3569  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/status_0   statusicell5    2903  12747   3569  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clock                      statusicell5        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 5690p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6736
-------------------------------------   ---- 
End-of-path arrival time (ps)           6736
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell8   3436   6736   5690  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell8       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 5821p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6605
-------------------------------------   ---- 
End-of-path arrival time (ps)           6605
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3305   6605   5821  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 6601p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5825
-------------------------------------   ---- 
End-of-path arrival time (ps)           5825
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    530    530   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    530   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8    850   1380   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1380   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   1920   3300   1201  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell9   2525   5825   6601  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell9       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 7734p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4693
-------------------------------------   ---- 
End-of-path arrival time (ps)           4693
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     847    847   4000  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell9   3846   4693   7734  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell9       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 8616p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3811
-------------------------------------   ---- 
End-of-path arrival time (ps)           3811
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     847    847   4000  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell8   2964   3811   8616  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell8       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 8620p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     12427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3806
-------------------------------------   ---- 
End-of-path arrival time (ps)           3806
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     847    847   4000  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell7   2959   3806   8620  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_506/q
Path End       : \UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 8936p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                             -2457
------------------------------------------------------   ----- 
End-of-path required time (ps)                           14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5273
-------------------------------------   ---- 
End-of-path arrival time (ps)           5273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_506/clock_0                                            macrocell121        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_506/q                                 macrocell121    875    875   8936  RISE       1
\UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell122   4398   5273   8936  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell122        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN2(0)_SYNC/out
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_8
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 10607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_1:R#2)   16667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3603
-------------------------------------   ---- 
End-of-path arrival time (ps)           3603
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN2(0)_SYNC/out                  synccell       710    710  10607  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_8  macrocell43   2893   3603  10607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN2(0)_SYNC/out
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_9
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 10607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_1:R#2)   16667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3603
-------------------------------------   ---- 
End-of-path arrival time (ps)           3603
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN2(0)_SYNC/out                  synccell       710    710  10607  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_9  macrocell46   2893   3603  10607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN2(0)_SYNC/out
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_5
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 10607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_1:R#2)   16667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3603
-------------------------------------   ---- 
End-of-path arrival time (ps)           3603
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN2(0)_SYNC/out                   synccell       710    710  10607  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_5  macrocell49   2893   3603  10607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN2(0)_SYNC/out
Path End       : \MIDI2_UART:BUART:rx_last\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_last\/clock_0
Path slack     : 10607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_1:R#2)   16667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3603
-------------------------------------   ---- 
End-of-path arrival time (ps)           3603
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN2(0)_SYNC/out               synccell       710    710  10607  RISE       1
\MIDI2_UART:BUART:rx_last\/main_0  macrocell50   2893   3603  10607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_last\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN2(0)_SYNC/out
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 10640p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_1:R#2)   16667
- Setup time                                       -2430
------------------------------------------------   ----- 
End-of-path required time (ps)                     14237

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3597
-------------------------------------   ---- 
End-of-path arrival time (ps)           3597
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
MIDI_IN2(0)_SYNC/out                          synccell         710    710  10607  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2887   3597  10640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)_SYNC/out
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_8
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 10682p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_1:R#2)   16667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3528
-------------------------------------   ---- 
End-of-path arrival time (ps)           3528
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)_SYNC/out                  synccell       710    710  10682  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_8  macrocell30   2818   3528  10682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)_SYNC/out
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_9
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 10682p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_1:R#2)   16667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3528
-------------------------------------   ---- 
End-of-path arrival time (ps)           3528
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)_SYNC/out                  synccell       710    710  10682  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_9  macrocell33   2818   3528  10682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)_SYNC/out
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 10682p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_1:R#2)   16667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3528
-------------------------------------   ---- 
End-of-path arrival time (ps)           3528
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)_SYNC/out                   synccell       710    710  10682  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_5  macrocell36   2818   3528  10682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)_SYNC/out
Path End       : \MIDI1_UART:BUART:rx_last\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_last\/clock_0
Path slack     : 10682p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_1:R#2)   16667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3528
-------------------------------------   ---- 
End-of-path arrival time (ps)           3528
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
MIDI_IN1(0)_SYNC/out               synccell       710    710  10682  RISE       1
\MIDI1_UART:BUART:rx_last\/main_0  macrocell37   2818   3528  10682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_last\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:Sync:genblk1[0]:INST\/out
Path End       : \UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 10687p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3523
-------------------------------------   ---- 
End-of-path arrival time (ps)           3523
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UI_ADC:Sync:genblk1[0]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\UI_ADC:Sync:genblk1[0]:INST\/out         synccell        710    710  10687  RISE       1
\UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell122   2813   3523  10687  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell122        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MIDI_IN1(0)_SYNC/out
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 10724p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_1:R#2)   16667
- Setup time                                       -2430
------------------------------------------------   ----- 
End-of-path required time (ps)                     14237

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3512
-------------------------------------   ---- 
End-of-path arrival time (ps)           3512
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MIDI_IN1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
MIDI_IN1(0)_SYNC/out                          synccell         710    710  10682  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2802   3512  10724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_506/main_0
Capture Clock  : Net_506/clock_0
Path slack     : 10741p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#60 vs. UI_ADC_IntClock:R#2)   16667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3469
-------------------------------------   ---- 
End-of-path arrival time (ps)           3469
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell122        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell122    875    875  10741  RISE       1
Net_506/main_0                       macrocell121   2594   3469  10741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_506/clock_0                                            macrocell121        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \UI_ADC:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \UI_ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 10741p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#60 vs. UI_ADC_IntClock:R#2)   16667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3469
-------------------------------------   ---- 
End-of-path arrival time (ps)           3469
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell122        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell122    875    875  10741  RISE       1
\UI_ADC:bSAR_SEQ:nrq_reg\/main_0     macrocell123   2594   3469  10741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:nrq_reg\/clock_0                          macrocell123        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 10743p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     14210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3467
-------------------------------------   ---- 
End-of-path arrival time (ps)           3467
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell122        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell122    875    875  10743  RISE       1
\UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell122   2592   3467  10743  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell122        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 951618p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45925
-------------------------------------   ----- 
End-of-path arrival time (ps)           45925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell105  26544  45925  951618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell105        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 951618p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45925
-------------------------------------   ----- 
End-of-path arrival time (ps)           45925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell106  26544  45925  951618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell106        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 952171p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45372
-------------------------------------   ----- 
End-of-path arrival time (ps)           45372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell62  25991  45372  952171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell62         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 952171p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45372
-------------------------------------   ----- 
End-of-path arrival time (ps)           45372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell81  25991  45372  952171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell81         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 953073p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       44470
-------------------------------------   ----- 
End-of-path arrival time (ps)           44470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell83  25088  44470  953073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell83         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 957975p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39568
-------------------------------------   ----- 
End-of-path arrival time (ps)           39568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell77  20186  39568  957975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell77         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 957975p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39568
-------------------------------------   ----- 
End-of-path arrival time (ps)           39568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell80  20186  39568  957975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell80         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 957975p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39568
-------------------------------------   ----- 
End-of-path arrival time (ps)           39568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell115  20186  39568  957975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell115        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 958907p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38636
-------------------------------------   ----- 
End-of-path arrival time (ps)           38636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell69  19254  38636  958907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell69         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 958907p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38636
-------------------------------------   ----- 
End-of-path arrival time (ps)           38636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell120  19254  38636  958907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell120        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 958926p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38617
-------------------------------------   ----- 
End-of-path arrival time (ps)           38617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell78  19235  38617  958926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell78         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 959292p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38251
-------------------------------------   ----- 
End-of-path arrival time (ps)           38251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell97  18869  38251  959292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell97         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 961285p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36258
-------------------------------------   ----- 
End-of-path arrival time (ps)           36258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell84  16876  36258  961285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell84         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 961285p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36258
-------------------------------------   ----- 
End-of-path arrival time (ps)           36258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell101  16876  36258  961285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell101        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 961285p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36258
-------------------------------------   ----- 
End-of-path arrival time (ps)           36258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell116  16876  36258  961285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell116        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 961305p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36238
-------------------------------------   ----- 
End-of-path arrival time (ps)           36238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell64  16857  36238  961305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell64         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 961305p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36238
-------------------------------------   ----- 
End-of-path arrival time (ps)           36238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell93  16857  36238  961305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell93         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 963182p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34361
-------------------------------------   ----- 
End-of-path arrival time (ps)           34361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell61  14980  34361  963182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell61         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 963182p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34361
-------------------------------------   ----- 
End-of-path arrival time (ps)           34361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell76  14980  34361  963182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell76         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 963193p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34350
-------------------------------------   ----- 
End-of-path arrival time (ps)           34350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell67  14968  34350  963193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell67         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 963193p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34350
-------------------------------------   ----- 
End-of-path arrival time (ps)           34350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell90  14968  34350  963193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell90         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 963754p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33789
-------------------------------------   ----- 
End-of-path arrival time (ps)           33789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell85  14407  33789  963754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell85         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 963754p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33789
-------------------------------------   ----- 
End-of-path arrival time (ps)           33789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell111  14407  33789  963754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell111        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 963754p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33789
-------------------------------------   ----- 
End-of-path arrival time (ps)           33789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell117  14407  33789  963754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell117        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 964858p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32685
-------------------------------------   ----- 
End-of-path arrival time (ps)           32685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell104  13303  32685  964858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell104        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 964858p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32685
-------------------------------------   ----- 
End-of-path arrival time (ps)           32685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell107  13303  32685  964858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell107        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 964858p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32685
-------------------------------------   ----- 
End-of-path arrival time (ps)           32685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell118  13303  32685  964858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell118        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 965644p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31899
-------------------------------------   ----- 
End-of-path arrival time (ps)           31899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell108  31024  31899  965644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell108        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 965644p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31899
-------------------------------------   ----- 
End-of-path arrival time (ps)           31899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell114  31024  31899  965644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell114        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 965653p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31890
-------------------------------------   ----- 
End-of-path arrival time (ps)           31890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell63  31015  31890  965653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell63         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 965653p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31890
-------------------------------------   ----- 
End-of-path arrival time (ps)           31890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell71  31015  31890  965653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell71         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 965653p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31890
-------------------------------------   ----- 
End-of-path arrival time (ps)           31890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell89  31015  31890  965653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell89         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 966004p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31539
-------------------------------------   ----- 
End-of-path arrival time (ps)           31539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell70  12157  31539  966004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell70         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 966004p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31539
-------------------------------------   ----- 
End-of-path arrival time (ps)           31539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell102  12157  31539  966004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell102        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 966004p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31539
-------------------------------------   ----- 
End-of-path arrival time (ps)           31539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell109  12157  31539  966004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell109        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 966004p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31539
-------------------------------------   ----- 
End-of-path arrival time (ps)           31539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell119  12157  31539  966004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell119        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 966012p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31531
-------------------------------------   ----- 
End-of-path arrival time (ps)           31531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell86  12149  31531  966012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell86         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 966012p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31531
-------------------------------------   ----- 
End-of-path arrival time (ps)           31531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell100  12149  31531  966012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell100        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 966193p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31350
-------------------------------------   ----- 
End-of-path arrival time (ps)           31350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell108  11969  31350  966193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell108        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 966193p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31350
-------------------------------------   ----- 
End-of-path arrival time (ps)           31350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell114  11969  31350  966193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell114        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 966490p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31053
-------------------------------------   ----- 
End-of-path arrival time (ps)           31053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell75  11672  31053  966490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell75         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 966490p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31053
-------------------------------------   ----- 
End-of-path arrival time (ps)           31053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell79  11672  31053  966490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell79         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 966490p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31053
-------------------------------------   ----- 
End-of-path arrival time (ps)           31053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell112  11672  31053  966490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell112        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 966702p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30841
-------------------------------------   ----- 
End-of-path arrival time (ps)           30841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell58  11459  30841  966702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell58         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 966702p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30841
-------------------------------------   ----- 
End-of-path arrival time (ps)           30841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell66  11459  30841  966702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell66         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 966742p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30801
-------------------------------------   ----- 
End-of-path arrival time (ps)           30801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell104  29926  30801  966742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell104        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 966742p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30801
-------------------------------------   ----- 
End-of-path arrival time (ps)           30801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell107  29926  30801  966742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell107        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 966742p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30801
-------------------------------------   ----- 
End-of-path arrival time (ps)           30801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell118  29926  30801  966742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell118        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 967259p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30284
-------------------------------------   ----- 
End-of-path arrival time (ps)           30284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell73  10903  30284  967259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell73         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 967259p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30284
-------------------------------------   ----- 
End-of-path arrival time (ps)           30284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell103  10903  30284  967259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell103        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 967445p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30098
-------------------------------------   ----- 
End-of-path arrival time (ps)           30098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell63  10716  30098  967445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell63         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 967445p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30098
-------------------------------------   ----- 
End-of-path arrival time (ps)           30098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell71  10716  30098  967445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell71         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 967445p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30098
-------------------------------------   ----- 
End-of-path arrival time (ps)           30098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell89  10716  30098  967445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell89         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 967514p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30029
-------------------------------------   ----- 
End-of-path arrival time (ps)           30029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell62  29154  30029  967514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell62         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 967514p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30029
-------------------------------------   ----- 
End-of-path arrival time (ps)           30029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell81  29154  30029  967514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell81         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 967703p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29840
-------------------------------------   ----- 
End-of-path arrival time (ps)           29840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell57  10458  29840  967703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell57         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 967703p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29840
-------------------------------------   ----- 
End-of-path arrival time (ps)           29840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell72  10458  29840  967703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell72         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 967703p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29840
-------------------------------------   ----- 
End-of-path arrival time (ps)           29840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell94  10458  29840  967703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell94         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 968083p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29460
-------------------------------------   ----- 
End-of-path arrival time (ps)           29460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell83  28585  29460  968083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell83         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 969254p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28289
-------------------------------------   ----- 
End-of-path arrival time (ps)           28289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell65   8907  28289  969254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell65         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 969254p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28289
-------------------------------------   ----- 
End-of-path arrival time (ps)           28289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell110   8907  28289  969254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell110        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 969807p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27736
-------------------------------------   ----- 
End-of-path arrival time (ps)           27736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell59   8354  27736  969807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell59         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 969807p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27736
-------------------------------------   ----- 
End-of-path arrival time (ps)           27736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell99   8354  27736  969807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell99         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 970237p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27306
-------------------------------------   ----- 
End-of-path arrival time (ps)           27306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell60   7924  27306  970237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell60         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 970237p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27306
-------------------------------------   ----- 
End-of-path arrival time (ps)           27306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell82   7924  27306  970237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell82         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 970237p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27306
-------------------------------------   ----- 
End-of-path arrival time (ps)           27306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell95   7924  27306  970237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell95         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 970237p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27306
-------------------------------------   ----- 
End-of-path arrival time (ps)           27306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell96   7924  27306  970237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell96         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 970500p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27043
-------------------------------------   ----- 
End-of-path arrival time (ps)           27043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell74   7661  27043  970500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell74         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 970501p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27042
-------------------------------------   ----- 
End-of-path arrival time (ps)           27042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell88   7660  27042  970501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell88         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 970501p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27042
-------------------------------------   ----- 
End-of-path arrival time (ps)           27042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17    2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17    2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell113   7660  27042  970501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell113        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 970513p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27030
-------------------------------------   ----- 
End-of-path arrival time (ps)           27030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell91   7648  27030  970513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell91         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 970513p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27030
-------------------------------------   ----- 
End-of-path arrival time (ps)           27030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell92   7648  27030  970513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell92         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 970514p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27029
-------------------------------------   ----- 
End-of-path arrival time (ps)           27029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell98   7647  27029  970514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell98         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 970618p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26925
-------------------------------------   ----- 
End-of-path arrival time (ps)           26925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell70  26050  26925  970618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell70         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 970618p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26925
-------------------------------------   ----- 
End-of-path arrival time (ps)           26925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell102  26050  26925  970618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell102        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 970618p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26925
-------------------------------------   ----- 
End-of-path arrival time (ps)           26925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell109  26050  26925  970618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell109        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 970618p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26925
-------------------------------------   ----- 
End-of-path arrival time (ps)           26925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell119  26050  26925  970618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell119        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 970627p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26916
-------------------------------------   ----- 
End-of-path arrival time (ps)           26916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell86  26041  26916  970627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell86         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 970627p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26916
-------------------------------------   ----- 
End-of-path arrival time (ps)           26916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell100  26041  26916  970627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell100        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 971763p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25780
-------------------------------------   ----- 
End-of-path arrival time (ps)           25780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell68   6399  25780  971763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell68         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 971763p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25780
-------------------------------------   ----- 
End-of-path arrival time (ps)           25780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   11520  12395  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    2345  14740  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell17   2297  17037  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell17   2345  19382  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell87   6399  25780  971763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell87         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 972390p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25153
-------------------------------------   ----- 
End-of-path arrival time (ps)           25153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell77  24278  25153  972390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell77         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 972390p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25153
-------------------------------------   ----- 
End-of-path arrival time (ps)           25153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell80  24278  25153  972390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell80         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 972390p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25153
-------------------------------------   ----- 
End-of-path arrival time (ps)           25153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell115  24278  25153  972390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell115        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 972429p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25114
-------------------------------------   ----- 
End-of-path arrival time (ps)           25114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell73  24239  25114  972429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell73         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 972429p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25114
-------------------------------------   ----- 
End-of-path arrival time (ps)           25114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell103  24239  25114  972429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell103        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 972896p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24647
-------------------------------------   ----- 
End-of-path arrival time (ps)           24647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell75  23772  24647  972896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell75         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 972896p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24647
-------------------------------------   ----- 
End-of-path arrival time (ps)           24647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell79  23772  24647  972896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell79         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 972896p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24647
-------------------------------------   ----- 
End-of-path arrival time (ps)           24647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell112  23772  24647  972896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell112        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 972950p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24593
-------------------------------------   ----- 
End-of-path arrival time (ps)           24593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell78  23718  24593  972950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell78         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 973500p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24043
-------------------------------------   ----- 
End-of-path arrival time (ps)           24043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell69  23168  24043  973500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell69         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 973500p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24043
-------------------------------------   ----- 
End-of-path arrival time (ps)           24043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell120  23168  24043  973500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell120        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 973712p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23831
-------------------------------------   ----- 
End-of-path arrival time (ps)           23831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell57  22956  23831  973712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell57         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 973712p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23831
-------------------------------------   ----- 
End-of-path arrival time (ps)           23831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell72  22956  23831  973712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell72         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 973712p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23831
-------------------------------------   ----- 
End-of-path arrival time (ps)           23831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell94  22956  23831  973712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell94         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 973817p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23726
-------------------------------------   ----- 
End-of-path arrival time (ps)           23726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell104  22851  23726  973817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell104        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 973817p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23726
-------------------------------------   ----- 
End-of-path arrival time (ps)           23726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell107  22851  23726  973817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell107        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 973817p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23726
-------------------------------------   ----- 
End-of-path arrival time (ps)           23726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell118  22851  23726  973817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell118        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 973895p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23648
-------------------------------------   ----- 
End-of-path arrival time (ps)           23648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell97  22773  23648  973895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell97         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 973896p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23647
-------------------------------------   ----- 
End-of-path arrival time (ps)           23647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell97  22772  23647  973896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell97         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 973906p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23637
-------------------------------------   ----- 
End-of-path arrival time (ps)           23637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell78  22762  23637  973906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell78         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 974283p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23260
-------------------------------------   ----- 
End-of-path arrival time (ps)           23260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell58  22385  23260  974283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell58         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 974283p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23260
-------------------------------------   ----- 
End-of-path arrival time (ps)           23260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell66  22385  23260  974283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell66         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 974599p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22944
-------------------------------------   ----- 
End-of-path arrival time (ps)           22944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell70  22069  22944  974599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell70         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 974599p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22944
-------------------------------------   ----- 
End-of-path arrival time (ps)           22944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell102  22069  22944  974599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell102        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 974599p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22944
-------------------------------------   ----- 
End-of-path arrival time (ps)           22944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell109  22069  22944  974599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell109        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 974599p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22944
-------------------------------------   ----- 
End-of-path arrival time (ps)           22944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell119  22069  22944  974599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell119        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 974607p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22936
-------------------------------------   ----- 
End-of-path arrival time (ps)           22936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell86  22061  22936  974607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell86         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 974607p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22936
-------------------------------------   ----- 
End-of-path arrival time (ps)           22936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell100  22061  22936  974607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell100        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 974609p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22934
-------------------------------------   ----- 
End-of-path arrival time (ps)           22934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell77  22059  22934  974609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell77         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 974609p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22934
-------------------------------------   ----- 
End-of-path arrival time (ps)           22934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell80  22059  22934  974609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell80         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 974609p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22934
-------------------------------------   ----- 
End-of-path arrival time (ps)           22934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell115  22059  22934  974609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell115        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 974713p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22830
-------------------------------------   ----- 
End-of-path arrival time (ps)           22830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell83  21955  22830  974713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell83         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 974731p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22812
-------------------------------------   ----- 
End-of-path arrival time (ps)           22812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell105  21937  22812  974731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell105        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 974731p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22812
-------------------------------------   ----- 
End-of-path arrival time (ps)           22812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell106  21937  22812  974731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell106        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 974819p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22724
-------------------------------------   ----- 
End-of-path arrival time (ps)           22724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell62  21849  22724  974819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell62         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 974819p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22724
-------------------------------------   ----- 
End-of-path arrival time (ps)           22724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell81  21849  22724  974819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell81         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 975129p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22414
-------------------------------------   ----- 
End-of-path arrival time (ps)           22414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell69  21539  22414  975129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell69         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 975129p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22414
-------------------------------------   ----- 
End-of-path arrival time (ps)           22414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell120  21539  22414  975129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell120        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 975663p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21880
-------------------------------------   ----- 
End-of-path arrival time (ps)           21880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell73  21005  21880  975663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell73         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 975663p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21880
-------------------------------------   ----- 
End-of-path arrival time (ps)           21880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell103  21005  21880  975663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell103        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 976216p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21327
-------------------------------------   ----- 
End-of-path arrival time (ps)           21327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell58  20452  21327  976216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell58         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 976216p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21327
-------------------------------------   ----- 
End-of-path arrival time (ps)           21327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell66  20452  21327  976216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell66         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 976856p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20687
-------------------------------------   ----- 
End-of-path arrival time (ps)           20687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell84  19812  20687  976856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell84         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 976856p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20687
-------------------------------------   ----- 
End-of-path arrival time (ps)           20687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell101  19812  20687  976856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell101        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 976856p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20687
-------------------------------------   ----- 
End-of-path arrival time (ps)           20687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell116  19812  20687  976856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell116        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 976876p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20667
-------------------------------------   ----- 
End-of-path arrival time (ps)           20667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell64  19792  20667  976876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell64         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 976876p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20667
-------------------------------------   ----- 
End-of-path arrival time (ps)           20667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell93  19792  20667  976876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell93         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 977096p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20447
-------------------------------------   ----- 
End-of-path arrival time (ps)           20447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell64  19572  20447  977096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell64         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 977096p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20447
-------------------------------------   ----- 
End-of-path arrival time (ps)           20447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell93  19572  20447  977096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell93         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 977361p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20182
-------------------------------------   ----- 
End-of-path arrival time (ps)           20182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell84  19307  20182  977361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell84         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 977361p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20182
-------------------------------------   ----- 
End-of-path arrival time (ps)           20182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell101  19307  20182  977361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell101        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 977361p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20182
-------------------------------------   ----- 
End-of-path arrival time (ps)           20182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell116  19307  20182  977361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell116        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 977625p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19918
-------------------------------------   ----- 
End-of-path arrival time (ps)           19918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell57  19043  19918  977625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell57         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 977625p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19918
-------------------------------------   ----- 
End-of-path arrival time (ps)           19918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell72  19043  19918  977625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell72         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 977625p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19918
-------------------------------------   ----- 
End-of-path arrival time (ps)           19918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell94  19043  19918  977625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell94         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 977768p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19775
-------------------------------------   ----- 
End-of-path arrival time (ps)           19775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell61  18900  19775  977768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell61         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 977768p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19775
-------------------------------------   ----- 
End-of-path arrival time (ps)           19775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell76  18900  19775  977768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell76         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 977877p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19666
-------------------------------------   ----- 
End-of-path arrival time (ps)           19666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell67  18791  19666  977877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell67         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 977877p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19666
-------------------------------------   ----- 
End-of-path arrival time (ps)           19666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell90  18791  19666  977877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell90         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 977890p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19653
-------------------------------------   ----- 
End-of-path arrival time (ps)           19653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell61  18778  19653  977890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell61         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 977890p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19653
-------------------------------------   ----- 
End-of-path arrival time (ps)           19653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell76  18778  19653  977890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell76         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 978179p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19364
-------------------------------------   ----- 
End-of-path arrival time (ps)           19364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell97  18489  19364  978179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell97         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 978182p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19361
-------------------------------------   ----- 
End-of-path arrival time (ps)           19361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell69  18486  19361  978182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell69         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 978182p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19361
-------------------------------------   ----- 
End-of-path arrival time (ps)           19361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell120  18486  19361  978182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell120        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 978207p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19336
-------------------------------------   ----- 
End-of-path arrival time (ps)           19336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell77  18461  19336  978207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell77         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 978207p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19336
-------------------------------------   ----- 
End-of-path arrival time (ps)           19336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell80  18461  19336  978207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell80         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 978207p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19336
-------------------------------------   ----- 
End-of-path arrival time (ps)           19336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell115  18461  19336  978207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell115        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 978209p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19334
-------------------------------------   ----- 
End-of-path arrival time (ps)           19334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell78  18459  19334  978209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell78         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 978322p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19221
-------------------------------------   ----- 
End-of-path arrival time (ps)           19221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell67  18346  19221  978322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell67         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 978322p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19221
-------------------------------------   ----- 
End-of-path arrival time (ps)           19221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell90  18346  19221  978322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell90         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 978482p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19061
-------------------------------------   ----- 
End-of-path arrival time (ps)           19061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell62  18186  19061  978482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell62         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 978482p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19061
-------------------------------------   ----- 
End-of-path arrival time (ps)           19061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell81  18186  19061  978482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell81         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 978726p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18817
-------------------------------------   ----- 
End-of-path arrival time (ps)           18817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell85  17942  18817  978726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell85         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 978726p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18817
-------------------------------------   ----- 
End-of-path arrival time (ps)           18817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell111  17942  18817  978726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell111        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 978726p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18817
-------------------------------------   ----- 
End-of-path arrival time (ps)           18817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell117  17942  18817  978726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell117        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 978765p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18778
-------------------------------------   ----- 
End-of-path arrival time (ps)           18778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell61  17903  18778  978765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell61         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 978765p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18778
-------------------------------------   ----- 
End-of-path arrival time (ps)           18778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell76  17903  18778  978765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell76         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 978780p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18763
-------------------------------------   ----- 
End-of-path arrival time (ps)           18763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell67  17888  18763  978780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell67         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 978780p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18763
-------------------------------------   ----- 
End-of-path arrival time (ps)           18763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell90  17888  18763  978780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell90         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 979043p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18500
-------------------------------------   ----- 
End-of-path arrival time (ps)           18500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell105  17625  18500  979043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell105        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 979043p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18500
-------------------------------------   ----- 
End-of-path arrival time (ps)           18500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell106  17625  18500  979043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell106        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 979105p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18438
-------------------------------------   ----- 
End-of-path arrival time (ps)           18438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell104  17563  18438  979105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell104        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 979105p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18438
-------------------------------------   ----- 
End-of-path arrival time (ps)           18438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell107  17563  18438  979105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell107        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 979105p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18438
-------------------------------------   ----- 
End-of-path arrival time (ps)           18438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell118  17563  18438  979105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell118        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 979321p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18222
-------------------------------------   ----- 
End-of-path arrival time (ps)           18222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell104  17347  18222  979321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell104        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 979321p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18222
-------------------------------------   ----- 
End-of-path arrival time (ps)           18222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell107  17347  18222  979321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell107        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 979321p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18222
-------------------------------------   ----- 
End-of-path arrival time (ps)           18222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell118  17347  18222  979321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell118        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 979332p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18211
-------------------------------------   ----- 
End-of-path arrival time (ps)           18211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell85  17336  18211  979332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell85         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 979332p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18211
-------------------------------------   ----- 
End-of-path arrival time (ps)           18211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell111  17336  18211  979332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell111        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 979332p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18211
-------------------------------------   ----- 
End-of-path arrival time (ps)           18211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell117  17336  18211  979332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell117        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 979451p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18092
-------------------------------------   ----- 
End-of-path arrival time (ps)           18092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell83  17217  18092  979451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell83         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 979719p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17824
-------------------------------------   ----- 
End-of-path arrival time (ps)           17824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell85  16949  17824  979719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell85         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 979719p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17824
-------------------------------------   ----- 
End-of-path arrival time (ps)           17824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell111  16949  17824  979719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell111        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 979719p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17824
-------------------------------------   ----- 
End-of-path arrival time (ps)           17824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell117  16949  17824  979719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell117        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 980018p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17525
-------------------------------------   ----- 
End-of-path arrival time (ps)           17525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell105  16650  17525  980018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell105        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 980018p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17525
-------------------------------------   ----- 
End-of-path arrival time (ps)           17525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell106  16650  17525  980018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell106        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 980025p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17518
-------------------------------------   ----- 
End-of-path arrival time (ps)           17518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell83  16643  17518  980025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell83         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 980032p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17511
-------------------------------------   ----- 
End-of-path arrival time (ps)           17511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell62  16636  17511  980032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell62         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 980032p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17511
-------------------------------------   ----- 
End-of-path arrival time (ps)           17511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell81  16636  17511  980032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell81         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 980179p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17364
-------------------------------------   ----- 
End-of-path arrival time (ps)           17364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell108  16489  17364  980179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell108        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 980179p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17364
-------------------------------------   ----- 
End-of-path arrival time (ps)           17364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell114  16489  17364  980179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell114        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 980193p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17350
-------------------------------------   ----- 
End-of-path arrival time (ps)           17350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell75  16475  17350  980193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell75         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 980193p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17350
-------------------------------------   ----- 
End-of-path arrival time (ps)           17350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell79  16475  17350  980193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell79         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 980193p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17350
-------------------------------------   ----- 
End-of-path arrival time (ps)           17350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell112  16475  17350  980193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell112        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 980195p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17348
-------------------------------------   ----- 
End-of-path arrival time (ps)           17348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell63  16473  17348  980195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell63         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 980195p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17348
-------------------------------------   ----- 
End-of-path arrival time (ps)           17348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell71  16473  17348  980195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell71         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 980195p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17348
-------------------------------------   ----- 
End-of-path arrival time (ps)           17348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell89  16473  17348  980195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell89         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 980393p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17150
-------------------------------------   ----- 
End-of-path arrival time (ps)           17150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell84  16275  17150  980393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell84         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 980393p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17150
-------------------------------------   ----- 
End-of-path arrival time (ps)           17150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell101  16275  17150  980393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell101        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 980393p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17150
-------------------------------------   ----- 
End-of-path arrival time (ps)           17150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell116  16275  17150  980393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell116        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 980412p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17131
-------------------------------------   ----- 
End-of-path arrival time (ps)           17131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell64  16256  17131  980412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell64         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 980412p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17131
-------------------------------------   ----- 
End-of-path arrival time (ps)           17131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell93  16256  17131  980412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell93         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 980688p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16855
-------------------------------------   ----- 
End-of-path arrival time (ps)           16855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell60  15980  16855  980688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell60         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 980688p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16855
-------------------------------------   ----- 
End-of-path arrival time (ps)           16855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell82  15980  16855  980688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell82         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 980688p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16855
-------------------------------------   ----- 
End-of-path arrival time (ps)           16855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell95  15980  16855  980688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell95         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 980688p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16855
-------------------------------------   ----- 
End-of-path arrival time (ps)           16855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell96  15980  16855  980688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell96         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 981414p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16129
-------------------------------------   ----- 
End-of-path arrival time (ps)           16129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell64  15254  16129  981414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell64         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 981414p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16129
-------------------------------------   ----- 
End-of-path arrival time (ps)           16129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell93  15254  16129  981414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell93         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 981426p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16117
-------------------------------------   ----- 
End-of-path arrival time (ps)           16117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell84  15242  16117  981426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell84         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 981426p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16117
-------------------------------------   ----- 
End-of-path arrival time (ps)           16117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell101  15242  16117  981426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell101        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 981426p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16117
-------------------------------------   ----- 
End-of-path arrival time (ps)           16117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell116  15242  16117  981426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell116        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 981532p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16011
-------------------------------------   ----- 
End-of-path arrival time (ps)           16011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell78  15136  16011  981532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell78         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 981540p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16003
-------------------------------------   ----- 
End-of-path arrival time (ps)           16003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell68  15128  16003  981540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell68         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 981540p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16003
-------------------------------------   ----- 
End-of-path arrival time (ps)           16003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell87  15128  16003  981540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell87         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 981784p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15759
-------------------------------------   ----- 
End-of-path arrival time (ps)           15759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell91  14884  15759  981784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell91         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 981784p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15759
-------------------------------------   ----- 
End-of-path arrival time (ps)           15759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell92  14884  15759  981784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell92         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 981791p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15752
-------------------------------------   ----- 
End-of-path arrival time (ps)           15752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell97  14877  15752  981791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell97         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 981792p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15751
-------------------------------------   ----- 
End-of-path arrival time (ps)           15751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell69  14876  15751  981792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell69         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 981792p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15751
-------------------------------------   ----- 
End-of-path arrival time (ps)           15751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell120  14876  15751  981792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell120        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 981797p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15746
-------------------------------------   ----- 
End-of-path arrival time (ps)           15746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell74  14871  15746  981797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell74         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 981890p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15653
-------------------------------------   ----- 
End-of-path arrival time (ps)           15653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell85  14778  15653  981890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell85         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 981890p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15653
-------------------------------------   ----- 
End-of-path arrival time (ps)           15653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell111  14778  15653  981890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell111        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 981890p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15653
-------------------------------------   ----- 
End-of-path arrival time (ps)           15653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell117  14778  15653  981890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell117        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 982441p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15102
-------------------------------------   ----- 
End-of-path arrival time (ps)           15102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell77  14227  15102  982441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell77         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 982441p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15102
-------------------------------------   ----- 
End-of-path arrival time (ps)           15102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell80  14227  15102  982441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell80         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 982441p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15102
-------------------------------------   ----- 
End-of-path arrival time (ps)           15102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell115  14227  15102  982441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell115        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 982454p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15089
-------------------------------------   ----- 
End-of-path arrival time (ps)           15089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell78  14214  15089  982454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell78         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 982461p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15082
-------------------------------------   ----- 
End-of-path arrival time (ps)           15082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell88  14207  15082  982461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell88         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 982461p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15082
-------------------------------------   ----- 
End-of-path arrival time (ps)           15082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell113  14207  15082  982461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell113        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 982463p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15080
-------------------------------------   ----- 
End-of-path arrival time (ps)           15080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell97  14205  15080  982463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell97         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 982980p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14563
-------------------------------------   ----- 
End-of-path arrival time (ps)           14563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell84  13688  14563  982980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell84         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 982980p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14563
-------------------------------------   ----- 
End-of-path arrival time (ps)           14563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell101  13688  14563  982980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell101        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 982980p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14563
-------------------------------------   ----- 
End-of-path arrival time (ps)           14563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell116  13688  14563  982980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell116        0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 982994p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14549
-------------------------------------   ----- 
End-of-path arrival time (ps)           14549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell98  13674  14549  982994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell98         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 983003p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14540
-------------------------------------   ----- 
End-of-path arrival time (ps)           14540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell61  13665  14540  983003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell61         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 983003p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14540
-------------------------------------   ----- 
End-of-path arrival time (ps)           14540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell76  13665  14540  983003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell76         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 983314p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14229
-------------------------------------   ----- 
End-of-path arrival time (ps)           14229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell70  13354  14229  983314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell70         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 983314p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14229
-------------------------------------   ----- 
End-of-path arrival time (ps)           14229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell102  13354  14229  983314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell102        0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 983314p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14229
-------------------------------------   ----- 
End-of-path arrival time (ps)           14229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell109  13354  14229  983314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell109        0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 983314p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14229
-------------------------------------   ----- 
End-of-path arrival time (ps)           14229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell119  13354  14229  983314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell119        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 983328p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14215
-------------------------------------   ----- 
End-of-path arrival time (ps)           14215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell86  13340  14215  983328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell86         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 983328p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14215
-------------------------------------   ----- 
End-of-path arrival time (ps)           14215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell100  13340  14215  983328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell100        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 983578p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13965
-------------------------------------   ----- 
End-of-path arrival time (ps)           13965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell105  13090  13965  983578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell105        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 983578p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13965
-------------------------------------   ----- 
End-of-path arrival time (ps)           13965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell106  13090  13965  983578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell106        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 983631p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13912
-------------------------------------   ----- 
End-of-path arrival time (ps)           13912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell70  13037  13912  983631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell70         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 983631p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13912
-------------------------------------   ----- 
End-of-path arrival time (ps)           13912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell102  13037  13912  983631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell102        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 983631p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13912
-------------------------------------   ----- 
End-of-path arrival time (ps)           13912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell109  13037  13912  983631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell109        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 983631p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13912
-------------------------------------   ----- 
End-of-path arrival time (ps)           13912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell119  13037  13912  983631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell119        0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 983638p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13905
-------------------------------------   ----- 
End-of-path arrival time (ps)           13905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell86  13030  13905  983638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell86         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 983638p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13905
-------------------------------------   ----- 
End-of-path arrival time (ps)           13905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell100  13030  13905  983638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell100        0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 983672p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13871
-------------------------------------   ----- 
End-of-path arrival time (ps)           13871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell75  12996  13871  983672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell75         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 983672p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13871
-------------------------------------   ----- 
End-of-path arrival time (ps)           13871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell79  12996  13871  983672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell79         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 983672p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13871
-------------------------------------   ----- 
End-of-path arrival time (ps)           13871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell112  12996  13871  983672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell112        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 983698p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13845
-------------------------------------   ----- 
End-of-path arrival time (ps)           13845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell57  12970  13845  983698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell57         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 983698p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13845
-------------------------------------   ----- 
End-of-path arrival time (ps)           13845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell72  12970  13845  983698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell72         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 983698p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13845
-------------------------------------   ----- 
End-of-path arrival time (ps)           13845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell94  12970  13845  983698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell94         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 983761p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13782
-------------------------------------   ----- 
End-of-path arrival time (ps)           13782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell67  12907  13782  983761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell67         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 983761p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13782
-------------------------------------   ----- 
End-of-path arrival time (ps)           13782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell90  12907  13782  983761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell90         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 983898p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13645
-------------------------------------   ----- 
End-of-path arrival time (ps)           13645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell69  12770  13645  983898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell69         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 983898p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13645
-------------------------------------   ----- 
End-of-path arrival time (ps)           13645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell120  12770  13645  983898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell120        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 984288p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13255
-------------------------------------   ----- 
End-of-path arrival time (ps)           13255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell73  12380  13255  984288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell73         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 984288p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13255
-------------------------------------   ----- 
End-of-path arrival time (ps)           13255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell103  12380  13255  984288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell103        0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 984291p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13252
-------------------------------------   ----- 
End-of-path arrival time (ps)           13252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell69  12377  13252  984291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell69         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 984291p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13252
-------------------------------------   ----- 
End-of-path arrival time (ps)           13252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell120  12377  13252  984291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell120        0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 984375p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13168
-------------------------------------   ----- 
End-of-path arrival time (ps)           13168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell58  12293  13168  984375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell58         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 984375p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13168
-------------------------------------   ----- 
End-of-path arrival time (ps)           13168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell66  12293  13168  984375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell66         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 984376p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13167
-------------------------------------   ----- 
End-of-path arrival time (ps)           13167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell77  12292  13167  984376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell77         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 984376p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13167
-------------------------------------   ----- 
End-of-path arrival time (ps)           13167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell80  12292  13167  984376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell80         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 984376p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13167
-------------------------------------   ----- 
End-of-path arrival time (ps)           13167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell115  12292  13167  984376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell115        0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 984377p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13166
-------------------------------------   ----- 
End-of-path arrival time (ps)           13166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell73  12291  13166  984377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell73         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 984377p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13166
-------------------------------------   ----- 
End-of-path arrival time (ps)           13166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell103  12291  13166  984377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell103        0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 984396p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13147
-------------------------------------   ----- 
End-of-path arrival time (ps)           13147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell57  12272  13147  984396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell57         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 984396p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13147
-------------------------------------   ----- 
End-of-path arrival time (ps)           13147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell72  12272  13147  984396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell72         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 984396p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13147
-------------------------------------   ----- 
End-of-path arrival time (ps)           13147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell94  12272  13147  984396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell94         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 984460p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13083
-------------------------------------   ----- 
End-of-path arrival time (ps)           13083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell97  12208  13083  984460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell97         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 984703p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12840
-------------------------------------   ----- 
End-of-path arrival time (ps)           12840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell58  11965  12840  984703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell58         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 984703p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12840
-------------------------------------   ----- 
End-of-path arrival time (ps)           12840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell66  11965  12840  984703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell66         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 984753p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12790
-------------------------------------   ----- 
End-of-path arrival time (ps)           12790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell63  11915  12790  984753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell63         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 984753p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12790
-------------------------------------   ----- 
End-of-path arrival time (ps)           12790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell71  11915  12790  984753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell71         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 984753p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12790
-------------------------------------   ----- 
End-of-path arrival time (ps)           12790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell89  11915  12790  984753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell89         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 984757p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12786
-------------------------------------   ----- 
End-of-path arrival time (ps)           12786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell108  11911  12786  984757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell108        0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 984757p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12786
-------------------------------------   ----- 
End-of-path arrival time (ps)           12786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell114  11911  12786  984757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell114        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 984898p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12645
-------------------------------------   ----- 
End-of-path arrival time (ps)           12645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell77  11770  12645  984898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell77         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 984898p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12645
-------------------------------------   ----- 
End-of-path arrival time (ps)           12645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell80  11770  12645  984898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell80         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 984898p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12645
-------------------------------------   ----- 
End-of-path arrival time (ps)           12645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell115  11770  12645  984898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell115        0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 984908p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12635
-------------------------------------   ----- 
End-of-path arrival time (ps)           12635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell78  11760  12635  984908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell78         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 984928p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12615
-------------------------------------   ----- 
End-of-path arrival time (ps)           12615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell57  11740  12615  984928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell57         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 984928p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12615
-------------------------------------   ----- 
End-of-path arrival time (ps)           12615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell72  11740  12615  984928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell72         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 984928p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12615
-------------------------------------   ----- 
End-of-path arrival time (ps)           12615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell94  11740  12615  984928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell94         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 985453p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12090
-------------------------------------   ----- 
End-of-path arrival time (ps)           12090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell64  11215  12090  985453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell64         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 985453p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12090
-------------------------------------   ----- 
End-of-path arrival time (ps)           12090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell93  11215  12090  985453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell93         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 985491p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12052
-------------------------------------   ----- 
End-of-path arrival time (ps)           12052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell58  11177  12052  985491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell58         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 985491p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12052
-------------------------------------   ----- 
End-of-path arrival time (ps)           12052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell66  11177  12052  985491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell66         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 985830p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11713
-------------------------------------   ----- 
End-of-path arrival time (ps)           11713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell59  10838  11713  985830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell59         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 985830p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11713
-------------------------------------   ----- 
End-of-path arrival time (ps)           11713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell99  10838  11713  985830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell99         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 985902p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11641
-------------------------------------   ----- 
End-of-path arrival time (ps)           11641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell73  10766  11641  985902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell73         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 985902p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11641
-------------------------------------   ----- 
End-of-path arrival time (ps)           11641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell103  10766  11641  985902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell103        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 986307p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11236
-------------------------------------   ----- 
End-of-path arrival time (ps)           11236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell85  10361  11236  986307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell85         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 986307p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11236
-------------------------------------   ----- 
End-of-path arrival time (ps)           11236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell111  10361  11236  986307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell111        0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 986307p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11236
-------------------------------------   ----- 
End-of-path arrival time (ps)           11236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell117  10361  11236  986307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell117        0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 986307p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11236
-------------------------------------   ----- 
End-of-path arrival time (ps)           11236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell67  10361  11236  986307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell67         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 986307p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11236
-------------------------------------   ----- 
End-of-path arrival time (ps)           11236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell90  10361  11236  986307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell90         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 986393p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11150
-------------------------------------   ----- 
End-of-path arrival time (ps)           11150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell60  10275  11150  986393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell60         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 986393p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11150
-------------------------------------   ----- 
End-of-path arrival time (ps)           11150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell82  10275  11150  986393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell82         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 986393p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11150
-------------------------------------   ----- 
End-of-path arrival time (ps)           11150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell95  10275  11150  986393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell95         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 986393p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11150
-------------------------------------   ----- 
End-of-path arrival time (ps)           11150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell96  10275  11150  986393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell96         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 986523p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11020
-------------------------------------   ----- 
End-of-path arrival time (ps)           11020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell62  10145  11020  986523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell62         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 986523p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11020
-------------------------------------   ----- 
End-of-path arrival time (ps)           11020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell81  10145  11020  986523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell81         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 986526p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11017
-------------------------------------   ----- 
End-of-path arrival time (ps)           11017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell83  10142  11017  986526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell83         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 986545p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10998
-------------------------------------   ----- 
End-of-path arrival time (ps)           10998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell105  10123  10998  986545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell105        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 986545p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10998
-------------------------------------   ----- 
End-of-path arrival time (ps)           10998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell106  10123  10998  986545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell106        0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 986546p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10997
-------------------------------------   ----- 
End-of-path arrival time (ps)           10997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell61  10122  10997  986546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell61         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 986546p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10997
-------------------------------------   ----- 
End-of-path arrival time (ps)           10997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell76  10122  10997  986546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell76         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 986629p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10914
-------------------------------------   ----- 
End-of-path arrival time (ps)           10914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell64  10039  10914  986629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell64         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 986629p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10914
-------------------------------------   ----- 
End-of-path arrival time (ps)           10914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell93  10039  10914  986629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell93         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 986719p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10824
-------------------------------------   ----- 
End-of-path arrival time (ps)           10824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell84   9949  10824  986719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell84         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 986719p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10824
-------------------------------------   ----- 
End-of-path arrival time (ps)           10824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell101   9949  10824  986719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell101        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 986719p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10824
-------------------------------------   ----- 
End-of-path arrival time (ps)           10824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell116   9949  10824  986719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell116        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 986867p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10676
-------------------------------------   ----- 
End-of-path arrival time (ps)           10676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell98   9801  10676  986867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell98         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \UI_ADC:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \UI_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 986988p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2840
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997160

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10172
-------------------------------------   ----- 
End-of-path arrival time (ps)           10172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:bSAR_SEQ:CtrlReg\/control_1      controlcell2    847    847  986988  RISE       1
\UI_ADC:bSAR_SEQ:cnt_enable\/main_1      macrocell18    2781   3628  986988  RISE       1
\UI_ADC:bSAR_SEQ:cnt_enable\/q           macrocell18    2345   5973  986988  RISE       1
\UI_ADC:bSAR_SEQ:ChannelCounter\/enable  count7cell     4200  10172  986988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 987084p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10459
-------------------------------------   ----- 
End-of-path arrival time (ps)           10459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell70   9584  10459  987084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell70         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 987084p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10459
-------------------------------------   ----- 
End-of-path arrival time (ps)           10459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell102   9584  10459  987084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell102        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 987084p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10459
-------------------------------------   ----- 
End-of-path arrival time (ps)           10459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell109   9584  10459  987084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell109        0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 987084p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10459
-------------------------------------   ----- 
End-of-path arrival time (ps)           10459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell119   9584  10459  987084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell119        0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 987092p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10451
-------------------------------------   ----- 
End-of-path arrival time (ps)           10451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell86   9576  10451  987092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell86         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 987092p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10451
-------------------------------------   ----- 
End-of-path arrival time (ps)           10451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell100   9576  10451  987092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell100        0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 987129p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10414
-------------------------------------   ----- 
End-of-path arrival time (ps)           10414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell85   9539  10414  987129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell85         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 987129p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10414
-------------------------------------   ----- 
End-of-path arrival time (ps)           10414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell111   9539  10414  987129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell111        0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 987129p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10414
-------------------------------------   ----- 
End-of-path arrival time (ps)           10414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell117   9539  10414  987129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell117        0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 987423p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10120
-------------------------------------   ----- 
End-of-path arrival time (ps)           10120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell88   9245  10120  987423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell88         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 987423p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10120
-------------------------------------   ----- 
End-of-path arrival time (ps)           10120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell113   9245  10120  987423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell113        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 987426p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10117
-------------------------------------   ----- 
End-of-path arrival time (ps)           10117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell59   9242  10117  987426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell59         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 987426p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10117
-------------------------------------   ----- 
End-of-path arrival time (ps)           10117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell99   9242  10117  987426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell99         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 987428p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10115
-------------------------------------   ----- 
End-of-path arrival time (ps)           10115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell65   9240  10115  987428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell65         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 987428p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10115
-------------------------------------   ----- 
End-of-path arrival time (ps)           10115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell110   9240  10115  987428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell110        0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 987450p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10093
-------------------------------------   ----- 
End-of-path arrival time (ps)           10093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell60   9218  10093  987450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell60         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 987450p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10093
-------------------------------------   ----- 
End-of-path arrival time (ps)           10093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell82   9218  10093  987450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell82         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 987450p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10093
-------------------------------------   ----- 
End-of-path arrival time (ps)           10093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell95   9218  10093  987450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell95         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 987450p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10093
-------------------------------------   ----- 
End-of-path arrival time (ps)           10093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell96   9218  10093  987450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell96         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 987546p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9997
-------------------------------------   ---- 
End-of-path arrival time (ps)           9997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell67   9122   9997  987546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell67         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 987546p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9997
-------------------------------------   ---- 
End-of-path arrival time (ps)           9997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell90   9122   9997  987546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell90         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 987801p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9742
-------------------------------------   ---- 
End-of-path arrival time (ps)           9742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell74   8867   9742  987801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell74         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 987832p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9711
-------------------------------------   ---- 
End-of-path arrival time (ps)           9711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell91   8836   9711  987832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell91         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 987832p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9711
-------------------------------------   ---- 
End-of-path arrival time (ps)           9711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell92   8836   9711  987832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell92         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 987855p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9688
-------------------------------------   ---- 
End-of-path arrival time (ps)           9688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell70   8813   9688  987855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell70         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 987855p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9688
-------------------------------------   ---- 
End-of-path arrival time (ps)           9688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell102   8813   9688  987855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell102        0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 987855p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9688
-------------------------------------   ---- 
End-of-path arrival time (ps)           9688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell109   8813   9688  987855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell109        0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 987855p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9688
-------------------------------------   ---- 
End-of-path arrival time (ps)           9688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell119   8813   9688  987855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell119        0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 987925p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9618
-------------------------------------   ---- 
End-of-path arrival time (ps)           9618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell58   8743   9618  987925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell58         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 987925p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9618
-------------------------------------   ---- 
End-of-path arrival time (ps)           9618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell66   8743   9618  987925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell66         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 987938p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9605
-------------------------------------   ---- 
End-of-path arrival time (ps)           9605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell57   8730   9605  987938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell57         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 987938p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9605
-------------------------------------   ---- 
End-of-path arrival time (ps)           9605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell72   8730   9605  987938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell72         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 987938p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9605
-------------------------------------   ---- 
End-of-path arrival time (ps)           9605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell94   8730   9605  987938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell94         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 988018p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9525
-------------------------------------   ---- 
End-of-path arrival time (ps)           9525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell59   8650   9525  988018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell59         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 988018p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9525
-------------------------------------   ---- 
End-of-path arrival time (ps)           9525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell99   8650   9525  988018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell99         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 988018p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9525
-------------------------------------   ---- 
End-of-path arrival time (ps)           9525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell65   8650   9525  988018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell65         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 988018p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9525
-------------------------------------   ---- 
End-of-path arrival time (ps)           9525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell110   8650   9525  988018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell110        0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 988043p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9500
-------------------------------------   ---- 
End-of-path arrival time (ps)           9500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell60   8625   9500  988043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell60         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 988043p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9500
-------------------------------------   ---- 
End-of-path arrival time (ps)           9500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell82   8625   9500  988043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell82         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 988043p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9500
-------------------------------------   ---- 
End-of-path arrival time (ps)           9500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell95   8625   9500  988043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell95         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 988043p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9500
-------------------------------------   ---- 
End-of-path arrival time (ps)           9500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell96   8625   9500  988043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell96         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 988124p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9419
-------------------------------------   ---- 
End-of-path arrival time (ps)           9419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell86   8544   9419  988124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell86         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 988124p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9419
-------------------------------------   ---- 
End-of-path arrival time (ps)           9419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell100   8544   9419  988124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell100        0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 988145p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9398
-------------------------------------   ---- 
End-of-path arrival time (ps)           9398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell73   8523   9398  988145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell73         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 988145p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9398
-------------------------------------   ---- 
End-of-path arrival time (ps)           9398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell103   8523   9398  988145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell103        0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 988176p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9367
-------------------------------------   ---- 
End-of-path arrival time (ps)           9367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell61   8492   9367  988176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell61         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 988176p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9367
-------------------------------------   ---- 
End-of-path arrival time (ps)           9367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell76   8492   9367  988176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell76         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 988559p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8984
-------------------------------------   ---- 
End-of-path arrival time (ps)           8984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell104   8109   8984  988559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell104        0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 988559p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8984
-------------------------------------   ---- 
End-of-path arrival time (ps)           8984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell107   8109   8984  988559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell107        0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 988559p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8984
-------------------------------------   ---- 
End-of-path arrival time (ps)           8984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell118   8109   8984  988559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell118        0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 988961p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8582
-------------------------------------   ---- 
End-of-path arrival time (ps)           8582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell68   7707   8582  988961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell68         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 988961p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8582
-------------------------------------   ---- 
End-of-path arrival time (ps)           8582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell87   7707   8582  988961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell87         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 989148p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8395
-------------------------------------   ---- 
End-of-path arrival time (ps)           8395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell65   7520   8395  989148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell65         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 989148p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8395
-------------------------------------   ---- 
End-of-path arrival time (ps)           8395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell110   7520   8395  989148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell110        0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 989475p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8068
-------------------------------------   ---- 
End-of-path arrival time (ps)           8068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell63   7193   8068  989475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell63         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 989475p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8068
-------------------------------------   ---- 
End-of-path arrival time (ps)           8068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell71   7193   8068  989475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell71         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 989475p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8068
-------------------------------------   ---- 
End-of-path arrival time (ps)           8068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell89   7193   8068  989475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell89         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 989477p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8066
-------------------------------------   ---- 
End-of-path arrival time (ps)           8066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell75   7191   8066  989477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell75         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 989477p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8066
-------------------------------------   ---- 
End-of-path arrival time (ps)           8066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell79   7191   8066  989477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell79         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 989477p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8066
-------------------------------------   ---- 
End-of-path arrival time (ps)           8066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell112   7191   8066  989477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell112        0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 989505p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8038
-------------------------------------   ---- 
End-of-path arrival time (ps)           8038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell108   7163   8038  989505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell108        0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 989505p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8038
-------------------------------------   ---- 
End-of-path arrival time (ps)           8038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell114   7163   8038  989505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell114        0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 989985p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7558
-------------------------------------   ---- 
End-of-path arrival time (ps)           7558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell68   6683   7558  989985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell68         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 989985p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7558
-------------------------------------   ---- 
End-of-path arrival time (ps)           7558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell87   6683   7558  989985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell87         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 990720p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6823
-------------------------------------   ---- 
End-of-path arrival time (ps)           6823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell59   5948   6823  990720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell59         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 990720p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6823
-------------------------------------   ---- 
End-of-path arrival time (ps)           6823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell99   5948   6823  990720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell99         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 990723p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6820
-------------------------------------   ---- 
End-of-path arrival time (ps)           6820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell65   5945   6820  990723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell65         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 990723p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6820
-------------------------------------   ---- 
End-of-path arrival time (ps)           6820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell110   5945   6820  990723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell110        0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 990751p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6792
-------------------------------------   ---- 
End-of-path arrival time (ps)           6792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell60   5917   6792  990751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell60         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 990751p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6792
-------------------------------------   ---- 
End-of-path arrival time (ps)           6792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell82   5917   6792  990751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell82         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 990751p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6792
-------------------------------------   ---- 
End-of-path arrival time (ps)           6792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell95   5917   6792  990751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell95         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 990751p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6792
-------------------------------------   ---- 
End-of-path arrival time (ps)           6792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell96   5917   6792  990751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell96         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 990815p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell68   5853   6728  990815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell68         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 990815p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6728
-------------------------------------   ---- 
End-of-path arrival time (ps)           6728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell87   5853   6728  990815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell87         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 990850p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6693
-------------------------------------   ---- 
End-of-path arrival time (ps)           6693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell68   5818   6693  990850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell68         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 990850p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6693
-------------------------------------   ---- 
End-of-path arrival time (ps)           6693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell87   5818   6693  990850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell87         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 990997p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6546
-------------------------------------   ---- 
End-of-path arrival time (ps)           6546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell68   5671   6546  990997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell68         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 990997p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6546
-------------------------------------   ---- 
End-of-path arrival time (ps)           6546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell87   5671   6546  990997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell87         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 991049p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6494
-------------------------------------   ---- 
End-of-path arrival time (ps)           6494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell65   5619   6494  991049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell65         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 991049p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6494
-------------------------------------   ---- 
End-of-path arrival time (ps)           6494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell110   5619   6494  991049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell110        0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 991051p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6492
-------------------------------------   ---- 
End-of-path arrival time (ps)           6492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell59   5617   6492  991051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell59         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 991051p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6492
-------------------------------------   ---- 
End-of-path arrival time (ps)           6492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell99   5617   6492  991051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell99         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 991326p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6217
-------------------------------------   ---- 
End-of-path arrival time (ps)           6217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1360   1360  959100  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell56   4857   6217  991326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 991628p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5915
-------------------------------------   ---- 
End-of-path arrival time (ps)           5915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell62   5040   5915  991628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell62         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 991628p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5915
-------------------------------------   ---- 
End-of-path arrival time (ps)           5915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell81   5040   5915  991628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell81         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 991632p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5911
-------------------------------------   ---- 
End-of-path arrival time (ps)           5911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell83   5036   5911  991632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell83         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 991660p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5883
-------------------------------------   ---- 
End-of-path arrival time (ps)           5883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell105   5008   5883  991660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell105        0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 991660p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5883
-------------------------------------   ---- 
End-of-path arrival time (ps)           5883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell106   5008   5883  991660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell106        0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 991717p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5826
-------------------------------------   ---- 
End-of-path arrival time (ps)           5826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell60   4951   5826  991717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell60         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 991717p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5826
-------------------------------------   ---- 
End-of-path arrival time (ps)           5826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell82   4951   5826  991717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell82         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 991717p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5826
-------------------------------------   ---- 
End-of-path arrival time (ps)           5826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell95   4951   5826  991717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell95         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 991717p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5826
-------------------------------------   ---- 
End-of-path arrival time (ps)           5826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell96   4951   5826  991717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell96         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 991726p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5817
-------------------------------------   ---- 
End-of-path arrival time (ps)           5817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell59   4942   5817  991726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell59         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 991726p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5817
-------------------------------------   ---- 
End-of-path arrival time (ps)           5817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell99   4942   5817  991726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell99         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 991730p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5813
-------------------------------------   ---- 
End-of-path arrival time (ps)           5813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell65   4938   5813  991730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell65         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 991730p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5813
-------------------------------------   ---- 
End-of-path arrival time (ps)           5813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell110   4938   5813  991730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell110        0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 991749p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5794
-------------------------------------   ---- 
End-of-path arrival time (ps)           5794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell91   4919   5794  991749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell91         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 991749p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5794
-------------------------------------   ---- 
End-of-path arrival time (ps)           5794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell92   4919   5794  991749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell92         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 991760p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5783
-------------------------------------   ---- 
End-of-path arrival time (ps)           5783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell88   4908   5783  991760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell88         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 991760p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5783
-------------------------------------   ---- 
End-of-path arrival time (ps)           5783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52     875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell113   4908   5783  991760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell113        0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 991849p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5694
-------------------------------------   ---- 
End-of-path arrival time (ps)           5694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1360   1360  958793  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell54   4334   5694  991849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 991855p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5688
-------------------------------------   ---- 
End-of-path arrival time (ps)           5688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1360   1360  958799  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell52   4328   5688  991855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 992094p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5449
-------------------------------------   ---- 
End-of-path arrival time (ps)           5449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell63   4574   5449  992094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell63         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 992094p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5449
-------------------------------------   ---- 
End-of-path arrival time (ps)           5449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell71   4574   5449  992094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell71         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 992094p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5449
-------------------------------------   ---- 
End-of-path arrival time (ps)           5449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell89   4574   5449  992094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell89         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 992118p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5425
-------------------------------------   ---- 
End-of-path arrival time (ps)           5425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell75   4550   5425  992118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell75         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 992118p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5425
-------------------------------------   ---- 
End-of-path arrival time (ps)           5425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53    875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell79   4550   5425  992118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell79         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 992118p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5425
-------------------------------------   ---- 
End-of-path arrival time (ps)           5425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell112   4550   5425  992118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell112        0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 992369p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5174
-------------------------------------   ---- 
End-of-path arrival time (ps)           5174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1360   1360  959722  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell55   3814   5174  992369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 992560p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4983
-------------------------------------   ---- 
End-of-path arrival time (ps)           4983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell98   4108   4983  992560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell98         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 992578p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4965
-------------------------------------   ---- 
End-of-path arrival time (ps)           4965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell52    875    875  956551  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell74   4090   4965  992578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell74         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \UI_ADC:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \UI_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 992615p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -3760
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996240

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3625
-------------------------------------   ---- 
End-of-path arrival time (ps)           3625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:bSAR_SEQ:CtrlReg\/control_1    controlcell2    847    847  986988  RISE       1
\UI_ADC:bSAR_SEQ:ChannelCounter\/load  count7cell     2778   3625  992615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_506/q
Path End       : \UI_ADC:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \UI_ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 992862p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                      -350
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6788
-------------------------------------   ---- 
End-of-path arrival time (ps)           6788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_506/clock_0                                            macrocell121        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
Net_506/q                          macrocell121    875    875  992862  RISE       1
\UI_ADC:bSAR_SEQ:EOCSts\/status_0  statuscell1    5913   6788  992862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:EOCSts\/clock                             statuscell1         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 992873p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell104   3795   4670  992873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell104        0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 992873p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell107   3795   4670  992873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell107        0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 992873p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell118   3795   4670  992873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell118        0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 992929p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4614
-------------------------------------   ---- 
End-of-path arrival time (ps)           4614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell108   3739   4614  992929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell108        0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 992929p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4614
-------------------------------------   ---- 
End-of-path arrival time (ps)           4614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell53     875    875  951618  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell114   3739   4614  992929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell114        0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 993033p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell74   3635   4510  993033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell74         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 993038p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell88   3630   4505  993038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell88         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 993038p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54     875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell113   3630   4505  993038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell113        0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 993040p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           4503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell91   3628   4503  993040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell91         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 993040p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           4503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell92   3628   4503  993040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell92         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 993056p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell54    875    875  956292  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell98   3612   4487  993056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell98         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 993276p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4267
-------------------------------------   ---- 
End-of-path arrival time (ps)           4267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1360   1360  958786  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell51   2907   4267  993276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 993300p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1360   1360  959560  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell53   2883   4243  993300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell53         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 993394p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4149
-------------------------------------   ---- 
End-of-path arrival time (ps)           4149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell91   3274   4149  993394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell91         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 993394p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4149
-------------------------------------   ---- 
End-of-path arrival time (ps)           4149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell92   3274   4149  993394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell92         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 993396p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4147
-------------------------------------   ---- 
End-of-path arrival time (ps)           4147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell98   3272   4147  993396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell98         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 993400p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell74   3268   4143  993400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell74         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 993401p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4142
-------------------------------------   ---- 
End-of-path arrival time (ps)           4142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell91   3267   4142  993401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell91         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 993401p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4142
-------------------------------------   ---- 
End-of-path arrival time (ps)           4142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell92   3267   4142  993401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell92         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 993408p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4135
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell88   3260   4135  993408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell88         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 993408p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4135
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56     875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell113   3260   4135  993408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell113        0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 993408p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4135
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell98   3260   4135  993408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell98         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 993647p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3896
-------------------------------------   ---- 
End-of-path arrival time (ps)           3896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55    875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell88   3021   3896  993647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell88         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 993647p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3896
-------------------------------------   ---- 
End-of-path arrival time (ps)           3896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell55     875    875  958030  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell113   3021   3896  993647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell113        0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 993668p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell56    875    875  958285  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell74   3000   3875  993668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell74         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 993788p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3755
-------------------------------------   ---- 
End-of-path arrival time (ps)           3755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell63   2880   3755  993788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell63         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 993788p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3755
-------------------------------------   ---- 
End-of-path arrival time (ps)           3755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell71   2880   3755  993788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell71         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 993788p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3755
-------------------------------------   ---- 
End-of-path arrival time (ps)           3755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell89   2880   3755  993788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell89         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 993791p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3752
-------------------------------------   ---- 
End-of-path arrival time (ps)           3752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell108   2877   3752  993791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell108        0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 993791p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3752
-------------------------------------   ---- 
End-of-path arrival time (ps)           3752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell114   2877   3752  993791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell114        0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 993791p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3752
-------------------------------------   ---- 
End-of-path arrival time (ps)           3752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell75   2877   3752  993791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell75         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 993791p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3752
-------------------------------------   ---- 
End-of-path arrival time (ps)           3752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51    875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell79   2877   3752  993791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell79         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \UI_ADC:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \UI_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 993791p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3752
-------------------------------------   ---- 
End-of-path arrival time (ps)           3752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell51     875    875  956747  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell112   2877   3752  993791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell112        0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \UI_ADC:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \UI_ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 994324p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -1470
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  998530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4206
-------------------------------------   ---- 
End-of-path arrival time (ps)           4206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell2    847    847  994324  RISE       1
\UI_ADC:bSAR_SEQ:EOCSts\/clk_en      statuscell1    3359   4206  994324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:EOCSts\/clock                             statuscell1         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_506/clk_en
Capture Clock  : Net_506/clock_0
Path slack     : 994324p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -1470
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  998530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4206
-------------------------------------   ---- 
End-of-path arrival time (ps)           4206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell2    847    847  994324  RISE       1
Net_506/clk_en                       macrocell121   3359   4206  994324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_506/clock_0                                            macrocell121        0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \UI_ADC:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \UI_ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 994324p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -1470
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  998530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4206
-------------------------------------   ---- 
End-of-path arrival time (ps)           4206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell2    847    847  994324  RISE       1
\UI_ADC:bSAR_SEQ:nrq_reg\/clk_en     macrocell123   3359   4206  994324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:nrq_reg\/clock_0                          macrocell123        0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:bSAR_SEQ:nrq_reg\/q
Path End       : Net_506/main_1
Capture Clock  : Net_506/clock_0
Path slack     : 994359p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -2457
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3184
-------------------------------------   ---- 
End-of-path arrival time (ps)           3184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:nrq_reg\/clock_0                          macrocell123        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:bSAR_SEQ:nrq_reg\/q  macrocell123    875    875  994359  RISE       1
Net_506/main_1               macrocell121   2309   3184  994359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_506/clock_0                                            macrocell121        0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UI_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \UI_ADC:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \UI_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 995385p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UI_ADC_IntClock:R#1 vs. UI_ADC_IntClock:R#2)   1000000
- Setup time                                                     -1470
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  998530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3145
-------------------------------------   ---- 
End-of-path arrival time (ps)           3145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:CtrlReg\/clock                            controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\UI_ADC:bSAR_SEQ:CtrlReg\/control_0      controlcell2    847    847  994324  RISE       1
\UI_ADC:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     2298   3145  995385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UI_ADC:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3981075p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4330
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995670

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14595
-------------------------------------   ----- 
End-of-path arrival time (ps)           14595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q                      macrocell26      875    875  3981075  RISE       1
\MIDI1_UART:BUART:counter_load_not\/main_1           macrocell2      5374   6249  3981075  RISE       1
\MIDI1_UART:BUART:counter_load_not\/q                macrocell2      2345   8594  3981075  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   6001  14595  3981075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3984002p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4330
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995670

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11668
-------------------------------------   ----- 
End-of-path arrival time (ps)           11668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell126        0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell126      875    875  3984002  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell20      5552   6427  3984002  RISE       1
\UART:BUART:counter_load_not\/q                macrocell20      2345   8772  3984002  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   2896  11668  3984002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \MIDI1_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3984673p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3760
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996240

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11567
-------------------------------------   ----- 
End-of-path arrival time (ps)           11567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q            macrocell33    875    875  3984673  RISE       1
\MIDI1_UART:BUART:rx_counter_load\/main_3  macrocell6    6035   6910  3984673  RISE       1
\MIDI1_UART:BUART:rx_counter_load\/q       macrocell6    2345   9255  3984673  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/load   count7cell    2312  11567  3984673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \MIDI2_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3984868p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -3760
--------------------------------------------   ------- 
End-of-path required time (ps)                 3996240

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11372
-------------------------------------   ----- 
End-of-path arrival time (ps)           11372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q     macrocell29    875    875  3984868  RISE       1
\MIDI2_UART:BUART:rx_counter_load\/main_0  macrocell13   5909   6784  3984868  RISE       1
\MIDI2_UART:BUART:rx_counter_load\/q       macrocell13   2345   9129  3984868  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/load   count7cell    2243  11372  3984868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI1_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \MIDI1_UART:BUART:sRX:RxSts\/clock
Path slack     : 3985358p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14292
-------------------------------------   ----- 
End-of-path arrival time (ps)           14292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   2510   2510  3985358  RISE       1
\MIDI1_UART:BUART:rx_status_4\/main_1                 macrocell7      2894   5404  3985358  RISE       1
\MIDI1_UART:BUART:rx_status_4\/q                      macrocell7      2345   7749  3985358  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/status_4                 statusicell2    6543  14292  3985358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3985371p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4330
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995670

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10299
-------------------------------------   ----- 
End-of-path arrival time (ps)           10299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q                      macrocell39      875    875  3985371  RISE       1
\MIDI2_UART:BUART:counter_load_not\/main_0           macrocell9      4785   5660  3985371  RISE       1
\MIDI2_UART:BUART:counter_load_not\/q                macrocell9      2345   8005  3985371  RISE       1
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2294  10299  3985371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3985862p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9928
-------------------------------------   ---- 
End-of-path arrival time (ps)           9928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell2   1760   1760  3985862  RISE       1
\MIDI1_UART:BUART:tx_bitclk_enable_pre\/main_0      macrocell3      2890   4650  3985862  RISE       1
\MIDI1_UART:BUART:tx_bitclk_enable_pre\/q           macrocell3      2345   6995  3985862  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell1   2932   9928  3985862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI2_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \MIDI2_UART:BUART:sRX:RxSts\/clock
Path slack     : 3985933p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13717
-------------------------------------   ----- 
End-of-path arrival time (ps)           13717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   2510   2510  3985933  RISE       1
\MIDI2_UART:BUART:rx_status_4\/main_1                 macrocell14     4338   6848  3985933  RISE       1
\MIDI2_UART:BUART:rx_status_4\/q                      macrocell14     2345   9193  3985933  RISE       1
\MIDI2_UART:BUART:sRX:RxSts\/status_4                 statusicell4    4523  13717  3985933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxSts\/clock                         statusicell4        0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI2_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3986490p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9300
-------------------------------------   ---- 
End-of-path arrival time (ps)           9300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   1760   1760  3986490  RISE       1
\MIDI2_UART:BUART:tx_bitclk_enable_pre\/main_0      macrocell10     2298   4058  3986490  RISE       1
\MIDI2_UART:BUART:tx_bitclk_enable_pre\/q           macrocell10     2345   6403  3986490  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell4   2897   9300  3986490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 3986502p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13148
-------------------------------------   ----- 
End-of-path arrival time (ps)           13148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   2510   2510  3986502  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell21      5384   7894  3986502  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell21      2345  10239  3986502  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell6     2909  13148  3986502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell6        0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \MIDI1_UART:BUART:sTX:TxSts\/clock
Path slack     : 3987759p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11891
-------------------------------------   ----- 
End-of-path arrival time (ps)           11891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q        macrocell26     875    875  3981075  RISE       1
\MIDI1_UART:BUART:tx_status_0\/main_1  macrocell4     6363   7238  3987759  RISE       1
\MIDI1_UART:BUART:tx_status_0\/q       macrocell4     2345   9583  3987759  RISE       1
\MIDI1_UART:BUART:sTX:TxSts\/status_0  statusicell1   2308  11891  3987759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI2_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \MIDI2_UART:BUART:sTX:TxSts\/clock
Path slack     : 3987892p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11758
-------------------------------------   ----- 
End-of-path arrival time (ps)           11758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   2510   2510  3987892  RISE       1
\MIDI2_UART:BUART:tx_status_0\/main_2                 macrocell11     4001   6511  3987892  RISE       1
\MIDI2_UART:BUART:tx_status_0\/q                      macrocell11     2345   8856  3987892  RISE       1
\MIDI2_UART:BUART:sTX:TxSts\/status_0                 statusicell3    2902  11758  3987892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxSts\/clock                         statusicell3        0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3988296p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7494
-------------------------------------   ---- 
End-of-path arrival time (ps)           7494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q                macrocell43      875    875  3985466  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   6619   7494  3988296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3988484p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7306
-------------------------------------   ---- 
End-of-path arrival time (ps)           7306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q         macrocell29      875    875  3984868  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   6431   7306  3988484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3989853p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7690
-------------------------------------   ---- 
End-of-path arrival time (ps)           7690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q       macrocell30    875    875  3985383  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_1  macrocell32   6815   7690  3989853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3990047p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7496
-------------------------------------   ---- 
End-of-path arrival time (ps)           7496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q               macrocell33    875    875  3984673  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_3  macrocell35   6621   7496  3990047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell35         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI1_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3990118p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5672
-------------------------------------   ---- 
End-of-path arrival time (ps)           5672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q                macrocell26      875    875  3981075  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4797   5672  3990118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3990331p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5459
-------------------------------------   ---- 
End-of-path arrival time (ps)           5459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q          macrocell34      875    875  3990331  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4584   5459  3990331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3990451p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7092
-------------------------------------   ---- 
End-of-path arrival time (ps)           7092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell34    875    875  3990331  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_2   macrocell32   6217   7092  3990451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3990471p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7072
-------------------------------------   ---- 
End-of-path arrival time (ps)           7072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q   macrocell34    875    875  3990331  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_2  macrocell31   6197   7072  3990471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI2_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3990510p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5280
-------------------------------------   ---- 
End-of-path arrival time (ps)           5280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q                macrocell40      875    875  3985620  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   4405   5280  3990510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 3990564p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6979
-------------------------------------   ---- 
End-of-path arrival time (ps)           6979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell126        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell126    875    875  3984002  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell128   6104   6979  3990564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell128        0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 3990603p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6940
-------------------------------------   ---- 
End-of-path arrival time (ps)           6940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   2510   2510  3986502  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell126     4430   6940  3990603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 3990711p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6832
-------------------------------------   ---- 
End-of-path arrival time (ps)           6832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell125        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell125    875    875  3984164  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell128   5957   6832  3990711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell128        0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3990749p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6794
-------------------------------------   ---- 
End-of-path arrival time (ps)           6794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q               macrocell30    875    875  3985383  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_1  macrocell35   5919   6794  3990749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell35         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3990757p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5033
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q         macrocell29      875    875  3984868  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4158   5033  3990757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3990759p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6784
-------------------------------------   ---- 
End-of-path arrival time (ps)           6784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell29    875    875  3984868  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_0  macrocell44   5909   6784  3990759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3990759p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6784
-------------------------------------   ---- 
End-of-path arrival time (ps)           6784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell29    875    875  3984868  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_0    macrocell45   5909   6784  3990759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3991043p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6500
-------------------------------------   ---- 
End-of-path arrival time (ps)           6500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q        macrocell29    875    875  3984868  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_0  macrocell35   5625   6500  3991043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell35         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3991076p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6467
-------------------------------------   ---- 
End-of-path arrival time (ps)           6467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q               macrocell32    875    875  3985672  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/main_2  macrocell35   5592   6467  3991076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell35         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_2
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3991189p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6354
-------------------------------------   ---- 
End-of-path arrival time (ps)           6354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   2510   2510  3987892  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_2                  macrocell40     3844   6354  3991189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3991357p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6186
-------------------------------------   ---- 
End-of-path arrival time (ps)           6186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q         macrocell43    875    875  3985466  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_1  macrocell44   5311   6186  3991357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3991357p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6186
-------------------------------------   ---- 
End-of-path arrival time (ps)           6186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q       macrocell43    875    875  3985466  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_1  macrocell45   5311   6186  3991357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991518p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6025
-------------------------------------   ---- 
End-of-path arrival time (ps)           6025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell34    875    875  3990331  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_2   macrocell30   5150   6025  3991518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3991518p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6025
-------------------------------------   ---- 
End-of-path arrival time (ps)           6025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell34    875    875  3990331  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_2   macrocell33   5150   6025  3991518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3991518p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6025
-------------------------------------   ---- 
End-of-path arrival time (ps)           6025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_bitclk_enable\/q  macrocell34    875    875  3990331  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_2  macrocell36   5150   6025  3991518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 3991560p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5983
-------------------------------------   ---- 
End-of-path arrival time (ps)           5983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell10      0      0  RISE       1

Data path
pin name                               model name      delay     AT    slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell10   3060   3060  3991560  RISE       1
\UART:BUART:txn\/main_3                macrocell124     2923   5983  3991560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell124        0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991573p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5970
-------------------------------------   ---- 
End-of-path arrival time (ps)           5970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q       macrocell32    875    875  3985672  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_3  macrocell30   5095   5970  3991573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3991573p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5970
-------------------------------------   ---- 
End-of-path arrival time (ps)           5970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q       macrocell32    875    875  3985672  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_3  macrocell33   5095   5970  3991573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3991573p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5970
-------------------------------------   ---- 
End-of-path arrival time (ps)           5970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q        macrocell32    875    875  3985672  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_3  macrocell36   5095   5970  3991573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:tx_state_1\/main_1
Capture Clock  : \MIDI2_UART:BUART:tx_state_1\/clock_0
Path slack     : 3991693p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5850
-------------------------------------   ---- 
End-of-path arrival time (ps)           5850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q       macrocell40    875    875  3985620  RISE       1
\MIDI2_UART:BUART:tx_state_1\/main_1  macrocell39   4975   5850  3991693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_1
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3991693p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5850
-------------------------------------   ---- 
End-of-path arrival time (ps)           5850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q       macrocell40    875    875  3985620  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_1  macrocell40   4975   5850  3991693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3991746p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5797
-------------------------------------   ---- 
End-of-path arrival time (ps)           5797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3991746  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_7       macrocell31   4437   5797  3991746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3991746p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5797
-------------------------------------   ---- 
End-of-path arrival time (ps)           5797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3991746  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_6       macrocell31   4437   5797  3991746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991797p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5746
-------------------------------------   ---- 
End-of-path arrival time (ps)           5746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3991746  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_6         macrocell30   4386   5746  3991797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3991797p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5746
-------------------------------------   ---- 
End-of-path arrival time (ps)           5746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3991746  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_7         macrocell33   4386   5746  3991797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3991798p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5745
-------------------------------------   ---- 
End-of-path arrival time (ps)           5745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3991746  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_7         macrocell30   4385   5745  3991798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_8
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3991798p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5745
-------------------------------------   ---- 
End-of-path arrival time (ps)           5745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3991746  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_8         macrocell33   4385   5745  3991798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3991800p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3990
-------------------------------------   ---- 
End-of-path arrival time (ps)           3990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    130    130  3986449  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell10   3860   3990  3991800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI1_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3991820p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3970
-------------------------------------   ---- 
End-of-path arrival time (ps)           3970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q                macrocell25      875    875  3981545  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3095   3970  3991820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 3991884p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5659
-------------------------------------   ---- 
End-of-path arrival time (ps)           5659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell128        0      0  RISE       1

Data path
pin name                  model name    delay     AT    slack  edge  Fanout
------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell128    875    875  3991884  RISE       1
\UART:BUART:txn\/main_6   macrocell124   4784   5659  3991884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell124        0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3991967p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3823
-------------------------------------   ---- 
End-of-path arrival time (ps)           3823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell126        0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell126      875    875  3984002  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell10   2948   3823  3991967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \MIDI2_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3991971p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3819
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q                macrocell39      875    875  3985371  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   2944   3819  3991971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3991984p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3806
-------------------------------------   ---- 
End-of-path arrival time (ps)           3806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell125        0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell125      875    875  3984164  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell10   2931   3806  3991984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3991990p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3800
-------------------------------------   ---- 
End-of-path arrival time (ps)           3800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q                macrocell30      875    875  3985383  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   2925   3800  3991990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \MIDI1_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3991991p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5552
-------------------------------------   ---- 
End-of-path arrival time (ps)           5552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell2   1760   1760  3985862  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/main_0                 macrocell28     3792   5552  3991991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell28         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 3992025p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5518
-------------------------------------   ---- 
End-of-path arrival time (ps)           5518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell127        0      0  RISE       1

Data path
pin name                   model name    delay     AT    slack  edge  Fanout
-------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell127    875    875  3985851  RISE       1
\UART:BUART:txn\/main_4    macrocell124   4643   5518  3992025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell124        0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992025p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5518
-------------------------------------   ---- 
End-of-path arrival time (ps)           5518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3992025  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_5         macrocell30   4158   5518  3992025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992025p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5518
-------------------------------------   ---- 
End-of-path arrival time (ps)           5518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3992025  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_6         macrocell33   4158   5518  3992025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992155p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5388
-------------------------------------   ---- 
End-of-path arrival time (ps)           5388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q       macrocell33    875    875  3984673  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_4  macrocell30   4513   5388  3992155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992155p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5388
-------------------------------------   ---- 
End-of-path arrival time (ps)           5388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q       macrocell33    875    875  3984673  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_4  macrocell33   4513   5388  3992155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3992155p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5388
-------------------------------------   ---- 
End-of-path arrival time (ps)           5388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q        macrocell33    875    875  3984673  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_4  macrocell36   4513   5388  3992155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : Net_406/main_3
Capture Clock  : Net_406/clock_0
Path slack     : 3992163p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5380
-------------------------------------   ---- 
End-of-path arrival time (ps)           5380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   3060   3060  3992163  RISE       1
Net_406/main_3                               macrocell38     2320   5380  3992163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_406/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : Net_400/main_3
Capture Clock  : Net_400/clock_0
Path slack     : 3992168p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5375
-------------------------------------   ---- 
End-of-path arrival time (ps)           5375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   3060   3060  3992168  RISE       1
Net_400/main_3                               macrocell24     2315   5375  3992168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_400/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3992209p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -4210
--------------------------------------------   ------- 
End-of-path required time (ps)                 3995790

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3581
-------------------------------------   ---- 
End-of-path arrival time (ps)           3581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell47         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q          macrocell47      875    875  3992209  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   2706   3581  3992209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3992273p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5270
-------------------------------------   ---- 
End-of-path arrival time (ps)           5270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q         macrocell46    875    875  3986382  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_4  macrocell44   4395   5270  3992273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_4
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992273p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5270
-------------------------------------   ---- 
End-of-path arrival time (ps)           5270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q       macrocell46    875    875  3986382  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_4  macrocell45   4395   5270  3992273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_6
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992297p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5246
-------------------------------------   ---- 
End-of-path arrival time (ps)           5246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3991746  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_6         macrocell32   3886   5246  3992297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_7
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992306p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5237
-------------------------------------   ---- 
End-of-path arrival time (ps)           5237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3992306  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_7         macrocell43   3877   5237  3992306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_7
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992306p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5237
-------------------------------------   ---- 
End-of-path arrival time (ps)           5237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3992306  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_7         macrocell46   3877   5237  3992306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_6
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992310p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5233
-------------------------------------   ---- 
End-of-path arrival time (ps)           5233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3992310  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_6         macrocell43   3873   5233  3992310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_6
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992310p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5233
-------------------------------------   ---- 
End-of-path arrival time (ps)           5233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3992310  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_6         macrocell46   3873   5233  3992310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_7
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992311p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5232
-------------------------------------   ---- 
End-of-path arrival time (ps)           5232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3991746  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_7         macrocell32   3872   5232  3992311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_5
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992312p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5231
-------------------------------------   ---- 
End-of-path arrival time (ps)           5231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3992312  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_5         macrocell43   3871   5231  3992312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_5
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992312p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5231
-------------------------------------   ---- 
End-of-path arrival time (ps)           5231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3992312  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_5         macrocell46   3871   5231  3992312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992320p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5223
-------------------------------------   ---- 
End-of-path arrival time (ps)           5223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q  macrocell47    875    875  3992209  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_2   macrocell43   4348   5223  3992320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992320p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5223
-------------------------------------   ---- 
End-of-path arrival time (ps)           5223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q  macrocell47    875    875  3992209  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_2   macrocell46   4348   5223  3992320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3992320p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5223
-------------------------------------   ---- 
End-of-path arrival time (ps)           5223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q  macrocell47    875    875  3992209  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_2  macrocell49   4348   5223  3992320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992472p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5071
-------------------------------------   ---- 
End-of-path arrival time (ps)           5071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q       macrocell32    875    875  3985672  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_3  macrocell32   4196   5071  3992472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992520p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5023
-------------------------------------   ---- 
End-of-path arrival time (ps)           5023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell29    875    875  3984868  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_0    macrocell30   4148   5023  3992520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992520p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5023
-------------------------------------   ---- 
End-of-path arrival time (ps)           5023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell29    875    875  3984868  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_0    macrocell33   4148   5023  3992520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3992520p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5023
-------------------------------------   ---- 
End-of-path arrival time (ps)           5023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell29    875    875  3984868  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_0   macrocell36   4148   5023  3992520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \MIDI2_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \MIDI2_UART:BUART:tx_bitclk\/clock_0
Path slack     : 3992566p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4977
-------------------------------------   ---- 
End-of-path arrival time (ps)           4977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   1760   1760  3986490  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/main_0                 macrocell42     3217   4977  3992566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell42         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3992610p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4933
-------------------------------------   ---- 
End-of-path arrival time (ps)           4933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q               macrocell45    875    875  3988542  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/main_2  macrocell48   4058   4933  3992610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell48         0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992615p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4928
-------------------------------------   ---- 
End-of-path arrival time (ps)           4928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q       macrocell33    875    875  3984673  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_4  macrocell32   4053   4928  3992615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3992626p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4917
-------------------------------------   ---- 
End-of-path arrival time (ps)           4917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q       macrocell45    875    875  3988542  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_3  macrocell43   4042   4917  3992626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3992626p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4917
-------------------------------------   ---- 
End-of-path arrival time (ps)           4917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q       macrocell45    875    875  3988542  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_3  macrocell46   4042   4917  3992626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3992626p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4917
-------------------------------------   ---- 
End-of-path arrival time (ps)           4917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q        macrocell45    875    875  3988542  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_3  macrocell49   4042   4917  3992626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_2\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3992634p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4909
-------------------------------------   ---- 
End-of-path arrival time (ps)           4909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_2\/q         macrocell33    875    875  3984673  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_4  macrocell31   4034   4909  3992634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3992721p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4822
-------------------------------------   ---- 
End-of-path arrival time (ps)           4822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   2510   2510  3988612  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_2                  macrocell26     2312   4822  3992721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 3992810p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell128        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell128    875    875  3991884  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell125   3858   4733  3992810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell125        0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 3992810p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell128        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell128    875    875  3991884  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell126   3858   4733  3992810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 3992821p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell125        0      0  RISE       1

Data path
pin name                   model name    delay     AT    slack  edge  Fanout
-------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell125    875    875  3984164  RISE       1
\UART:BUART:txn\/main_1    macrocell124   3847   4722  3992821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell124        0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 3992840p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4703
-------------------------------------   ---- 
End-of-path arrival time (ps)           4703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell125        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell125    875    875  3984164  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell127   3828   4703  3992840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell127        0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_406/q
Path End       : Net_406/main_0
Capture Clock  : Net_406/clock_0
Path slack     : 3992858p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4685
-------------------------------------   ---- 
End-of-path arrival time (ps)           4685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_406/clock_0                                            macrocell38         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_406/q       macrocell38    875    875  3992858  RISE       1
Net_406/main_0  macrocell38   3810   4685  3992858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_406/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : Net_400/main_2
Capture Clock  : Net_400/clock_0
Path slack     : 3992877p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q  macrocell26    875    875  3981075  RISE       1
Net_400/main_2                   macrocell24   3791   4666  3992877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_400/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3992877p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q       macrocell26    875    875  3981075  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_1  macrocell27   3791   4666  3992877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3992891p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q       macrocell26    875    875  3981075  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_1  macrocell25   3777   4652  3992891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_0\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_1
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3992891p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_0\/q       macrocell26    875    875  3981075  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_1  macrocell26   3777   4652  3992891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3992910p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4633
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3992025  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_5       macrocell31   3273   4633  3992910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3992944p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4599
-------------------------------------   ---- 
End-of-path arrival time (ps)           4599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3992025  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_5         macrocell32   3239   4599  3992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 3992951p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4592
-------------------------------------   ---- 
End-of-path arrival time (ps)           4592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell127        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell127    875    875  3985851  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell125   3717   4592  3992951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell125        0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 3992951p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4592
-------------------------------------   ---- 
End-of-path arrival time (ps)           4592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell127        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell127    875    875  3985851  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell126   3717   4592  3992951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 3992970p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4573
-------------------------------------   ---- 
End-of-path arrival time (ps)           4573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell126        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell126    875    875  3984002  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell127   3698   4573  3992970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell127        0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 3992976p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4567
-------------------------------------   ---- 
End-of-path arrival time (ps)           4567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell127        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell127    875    875  3985851  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell128   3692   4567  3992976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell128        0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_3\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993031p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4512
-------------------------------------   ---- 
End-of-path arrival time (ps)           4512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_3\/q         macrocell32    875    875  3985672  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_3  macrocell31   3637   4512  3993031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : Net_406/main_2
Capture Clock  : Net_406/clock_0
Path slack     : 3993072p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q  macrocell40    875    875  3985620  RISE       1
Net_406/main_2                   macrocell38   3596   4471  3993072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_406/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_0\/q
Path End       : \MIDI2_UART:BUART:tx_state_2\/main_1
Capture Clock  : \MIDI2_UART:BUART:tx_state_2\/clock_0
Path slack     : 3993072p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_0\/q       macrocell40    875    875  3985620  RISE       1
\MIDI2_UART:BUART:tx_state_2\/main_1  macrocell41   3596   4471  3993072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 3993100p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4443
-------------------------------------   ---- 
End-of-path arrival time (ps)           4443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell126        0      0  RISE       1

Data path
pin name                   model name    delay     AT    slack  edge  Fanout
-------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell126    875    875  3984002  RISE       1
\UART:BUART:txn\/main_2    macrocell124   3568   4443  3993100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell124        0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993145p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4398
-------------------------------------   ---- 
End-of-path arrival time (ps)           4398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q         macrocell30    875    875  3985383  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_1  macrocell31   3523   4398  3993145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_400/q
Path End       : Net_400/main_0
Capture Clock  : Net_400/clock_0
Path slack     : 3993191p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_400/clock_0                                            macrocell24         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_400/q       macrocell24    875    875  3993191  RISE       1
Net_400/main_0  macrocell24   3477   4352  3993191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_400/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 3993256p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4287
-------------------------------------   ---- 
End-of-path arrival time (ps)           4287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    130    130  3993256  RISE       1
\UART:BUART:txn\/main_5                      macrocell124     4157   4287  3993256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell124        0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3993418p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q        macrocell29    875    875  3984868  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/main_0  macrocell48   3250   4125  3993418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell48         0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993419p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4124
-------------------------------------   ---- 
End-of-path arrival time (ps)           4124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell29    875    875  3984868  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/main_0  macrocell31   3249   4124  3993419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_3\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993433p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4110
-------------------------------------   ---- 
End-of-path arrival time (ps)           4110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell29    875    875  3984868  RISE       1
\MIDI1_UART:BUART:rx_state_3\/main_0    macrocell32   3235   4110  3993433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_3\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993435p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell29    875    875  3984868  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_0    macrocell43   3233   4108  3993435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993435p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell29    875    875  3984868  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_0    macrocell46   3233   4108  3993435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3993435p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_ctrl_mark_last\/q  macrocell29    875    875  3984868  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_0   macrocell49   3233   4108  3993435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 3993537p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4006
-------------------------------------   ---- 
End-of-path arrival time (ps)           4006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    130    130  3986449  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell125     3876   4006  3993537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell125        0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 3993537p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4006
-------------------------------------   ---- 
End-of-path arrival time (ps)           4006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    130    130  3986449  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell126     3876   4006  3993537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : Net_406/main_1
Capture Clock  : Net_406/clock_0
Path slack     : 3993563p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3980
-------------------------------------   ---- 
End-of-path arrival time (ps)           3980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q  macrocell39    875    875  3985371  RISE       1
Net_406/main_1                   macrocell38   3105   3980  3993563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_406/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:tx_state_2\/main_0
Capture Clock  : \MIDI2_UART:BUART:tx_state_2\/clock_0
Path slack     : 3993563p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3980
-------------------------------------   ---- 
End-of-path arrival time (ps)           3980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q       macrocell39    875    875  3985371  RISE       1
\MIDI2_UART:BUART:tx_state_2\/main_0  macrocell41   3105   3980  3993563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:tx_state_1\/main_0
Capture Clock  : \MIDI2_UART:BUART:tx_state_1\/clock_0
Path slack     : 3993564p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3979
-------------------------------------   ---- 
End-of-path arrival time (ps)           3979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q       macrocell39    875    875  3985371  RISE       1
\MIDI2_UART:BUART:tx_state_1\/main_0  macrocell39   3104   3979  3993564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_1\/q
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_0
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3993564p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3979
-------------------------------------   ---- 
End-of-path arrival time (ps)           3979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_1\/q       macrocell39    875    875  3985371  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_0  macrocell40   3104   3979  3993564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 3993573p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3970
-------------------------------------   ---- 
End-of-path arrival time (ps)           3970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    130    130  3986449  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell128     3840   3970  3993573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell128        0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3993585p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3958
-------------------------------------   ---- 
End-of-path arrival time (ps)           3958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q       macrocell25    875    875  3981545  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_0  macrocell25   3083   3958  3993585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3993585p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3958
-------------------------------------   ---- 
End-of-path arrival time (ps)           3958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q       macrocell25    875    875  3981545  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_0  macrocell26   3083   3958  3993585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 3993733p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3810
-------------------------------------   ---- 
End-of-path arrival time (ps)           3810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell126        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell126    875    875  3984002  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell125   2935   3810  3993733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell125        0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 3993733p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3810
-------------------------------------   ---- 
End-of-path arrival time (ps)           3810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell126        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell126    875    875  3984002  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell126   2935   3810  3993733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 3993737p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3806
-------------------------------------   ---- 
End-of-path arrival time (ps)           3806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell128        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell128    875    875  3991884  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell127   2931   3806  3993737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell127        0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_load_fifo\/q
Path End       : \MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \MIDI1_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3993738p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2190
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4072
-------------------------------------   ---- 
End-of-path arrival time (ps)           4072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_load_fifo\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_load_fifo\/q            macrocell31      875    875  3987599  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3197   4072  3993738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : Net_400/main_1
Capture Clock  : Net_400/clock_0
Path slack     : 3993740p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3803
-------------------------------------   ---- 
End-of-path arrival time (ps)           3803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q  macrocell25    875    875  3981545  RISE       1
Net_400/main_1                   macrocell24   2928   3803  3993740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_400/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_1\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_0
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3993740p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3803
-------------------------------------   ---- 
End-of-path arrival time (ps)           3803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_1\/q       macrocell25    875    875  3981545  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_0  macrocell27   2928   3803  3993740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_0\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993745p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3798
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q       macrocell30    875    875  3985383  RISE       1
\MIDI1_UART:BUART:rx_state_0\/main_1  macrocell30   2923   3798  3993745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993745p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3798
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q       macrocell30    875    875  3985383  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_1  macrocell33   2923   3798  3993745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_state_0\/q
Path End       : \MIDI1_UART:BUART:rx_status_3\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_status_3\/clock_0
Path slack     : 3993745p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3798
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_0\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_state_0\/q        macrocell30    875    875  3985383  RISE       1
\MIDI1_UART:BUART:rx_status_3\/main_1  macrocell36   2923   3798  3993745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 3993747p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3796
-------------------------------------   ---- 
End-of-path arrival time (ps)           3796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell125        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell125    875    875  3984164  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell125   2921   3796  3993747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell125        0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 3993747p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3796
-------------------------------------   ---- 
End-of-path arrival time (ps)           3796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell125        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell125    875    875  3984164  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell126   2921   3796  3993747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_2\/q
Path End       : Net_406/main_4
Capture Clock  : Net_406/clock_0
Path slack     : 3993849p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3694
-------------------------------------   ---- 
End-of-path arrival time (ps)           3694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_2\/q  macrocell41    875    875  3985487  RISE       1
Net_406/main_4                   macrocell38   2819   3694  3993849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_406/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_2\/q
Path End       : \MIDI2_UART:BUART:tx_state_2\/main_2
Capture Clock  : \MIDI2_UART:BUART:tx_state_2\/clock_0
Path slack     : 3993849p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3694
-------------------------------------   ---- 
End-of-path arrival time (ps)           3694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_2\/q       macrocell41    875    875  3985487  RISE       1
\MIDI2_UART:BUART:tx_state_2\/main_2  macrocell41   2819   3694  3993849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_2\/q
Path End       : \MIDI2_UART:BUART:tx_state_1\/main_2
Capture Clock  : \MIDI2_UART:BUART:tx_state_1\/clock_0
Path slack     : 3993850p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3693
-------------------------------------   ---- 
End-of-path arrival time (ps)           3693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_2\/q       macrocell41    875    875  3985487  RISE       1
\MIDI2_UART:BUART:tx_state_1\/main_2  macrocell39   2818   3693  3993850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_state_2\/q
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_3
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3993850p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3693
-------------------------------------   ---- 
End-of-path arrival time (ps)           3693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_state_2\/q       macrocell41    875    875  3985487  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_3  macrocell40   2818   3693  3993850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : Net_400/main_5
Capture Clock  : Net_400/clock_0
Path slack     : 3993852p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3691
-------------------------------------   ---- 
End-of-path arrival time (ps)           3691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q  macrocell28    875    875  3981842  RISE       1
Net_400/main_5                  macrocell24   2816   3691  3993852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_400/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3993852p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3691
-------------------------------------   ---- 
End-of-path arrival time (ps)           3691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q        macrocell28    875    875  3981842  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_3  macrocell27   2816   3691  3993852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \MIDI1_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \MIDI1_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993859p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3684
-------------------------------------   ---- 
End-of-path arrival time (ps)           3684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1360   1360  3993859  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/main_2   macrocell34   2324   3684  3993859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell34         0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \MIDI1_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \MIDI1_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993872p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3671
-------------------------------------   ---- 
End-of-path arrival time (ps)           3671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  3993872  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/main_1   macrocell34   2311   3671  3993872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell34         0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3993873p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3670
-------------------------------------   ---- 
End-of-path arrival time (ps)           3670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q        macrocell28    875    875  3981842  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_3  macrocell25   2795   3670  3993873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_bitclk\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_4
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3993873p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3670
-------------------------------------   ---- 
End-of-path arrival time (ps)           3670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_bitclk\/clock_0                       macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_bitclk\/q        macrocell28    875    875  3981842  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_4  macrocell26   2795   3670  3993873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \MIDI1_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \MIDI1_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993874p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3669
-------------------------------------   ---- 
End-of-path arrival time (ps)           3669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  3993874  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/main_0   macrocell34   2309   3669  3993874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_bitclk_enable\/clock_0                macrocell34         0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 3993877p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3666
-------------------------------------   ---- 
End-of-path arrival time (ps)           3666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell127        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell127    875    875  3985851  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell127   2791   3666  3993877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell127        0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_4
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3993882p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3661
-------------------------------------   ---- 
End-of-path arrival time (ps)           3661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q       macrocell46    875    875  3986382  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_4  macrocell43   2786   3661  3993882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_4
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3993882p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3661
-------------------------------------   ---- 
End-of-path arrival time (ps)           3661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q       macrocell46    875    875  3986382  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_4  macrocell46   2786   3661  3993882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_4
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3993882p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3661
-------------------------------------   ---- 
End-of-path arrival time (ps)           3661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q        macrocell46    875    875  3986382  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_4  macrocell49   2786   3661  3993882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : Net_400/main_4
Capture Clock  : Net_400/clock_0
Path slack     : 3993889p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3654
-------------------------------------   ---- 
End-of-path arrival time (ps)           3654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q  macrocell27    875    875  3982607  RISE       1
Net_400/main_4                   macrocell24   2779   3654  3993889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_400/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_state_2\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_state_2\/clock_0
Path slack     : 3993889p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3654
-------------------------------------   ---- 
End-of-path arrival time (ps)           3654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q       macrocell27    875    875  3982607  RISE       1
\MIDI1_UART:BUART:tx_state_2\/main_2  macrocell27   2779   3654  3993889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_2\/q
Path End       : \MIDI2_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3993897p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3646
-------------------------------------   ---- 
End-of-path arrival time (ps)           3646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_2\/q               macrocell46    875    875  3986382  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/main_3  macrocell48   2771   3646  3993897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell48         0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \MIDI2_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993906p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3637
-------------------------------------   ---- 
End-of-path arrival time (ps)           3637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  3993906  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/main_1   macrocell47   2277   3637  3993906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell47         0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_state_1\/main_2
Capture Clock  : \MIDI1_UART:BUART:tx_state_1\/clock_0
Path slack     : 3993906p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3637
-------------------------------------   ---- 
End-of-path arrival time (ps)           3637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q       macrocell27    875    875  3982607  RISE       1
\MIDI1_UART:BUART:tx_state_1\/main_2  macrocell25   2762   3637  3993906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_1\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:tx_state_2\/q
Path End       : \MIDI1_UART:BUART:tx_state_0\/main_3
Capture Clock  : \MIDI1_UART:BUART:tx_state_0\/clock_0
Path slack     : 3993906p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3637
-------------------------------------   ---- 
End-of-path arrival time (ps)           3637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_2\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:tx_state_2\/q       macrocell27    875    875  3982607  RISE       1
\MIDI1_UART:BUART:tx_state_0\/main_3  macrocell26   2762   3637  3993906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:tx_state_0\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \MIDI2_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993920p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3623
-------------------------------------   ---- 
End-of-path arrival time (ps)           3623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1360   1360  3993920  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/main_2   macrocell47   2263   3623  3993920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell47         0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993922p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3621
-------------------------------------   ---- 
End-of-path arrival time (ps)           3621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3992310  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_6       macrocell44   2261   3621  3993922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_6
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993922p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3621
-------------------------------------   ---- 
End-of-path arrival time (ps)           3621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  3992310  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_6         macrocell45   2261   3621  3993922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993931p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3612
-------------------------------------   ---- 
End-of-path arrival time (ps)           3612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3992306  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_7       macrocell44   2252   3612  3993931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_7
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993931p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3612
-------------------------------------   ---- 
End-of-path arrival time (ps)           3612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  3992306  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_7         macrocell45   2252   3612  3993931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993932p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3611
-------------------------------------   ---- 
End-of-path arrival time (ps)           3611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3992312  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_5       macrocell44   2251   3611  3993932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_5
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993932p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3611
-------------------------------------   ---- 
End-of-path arrival time (ps)           3611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  3992312  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_5         macrocell45   2251   3611  3993932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \MIDI2_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \MIDI2_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3993933p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3610
-------------------------------------   ---- 
End-of-path arrival time (ps)           3610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  3993933  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/main_0   macrocell47   2250   3610  3993933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell47         0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3993968p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3575
-------------------------------------   ---- 
End-of-path arrival time (ps)           3575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell47         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q   macrocell47    875    875  3992209  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_2  macrocell44   2700   3575  3993968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_bitclk_enable\/q
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_2
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3993968p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3575
-------------------------------------   ---- 
End-of-path arrival time (ps)           3575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_bitclk_enable\/clock_0                macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_bitclk_enable\/q  macrocell47    875    875  3992209  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_2   macrocell45   2700   3575  3993968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 3994061p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell124        0      0  RISE       1

Data path
pin name                 model name    delay     AT    slack  edge  Fanout
-----------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell124    875    875  3994061  RISE       1
\UART:BUART:txn\/main_0  macrocell124   2607   3482  3994061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell124        0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_bitclk\/q
Path End       : \MIDI2_UART:BUART:tx_state_1\/main_3
Capture Clock  : \MIDI2_UART:BUART:tx_state_1\/clock_0
Path slack     : 3994062p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3481
-------------------------------------   ---- 
End-of-path arrival time (ps)           3481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_bitclk\/q        macrocell42    875    875  3985716  RISE       1
\MIDI2_UART:BUART:tx_state_1\/main_3  macrocell39   2606   3481  3994062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_1\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_bitclk\/q
Path End       : \MIDI2_UART:BUART:tx_state_0\/main_4
Capture Clock  : \MIDI2_UART:BUART:tx_state_0\/clock_0
Path slack     : 3994062p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3481
-------------------------------------   ---- 
End-of-path arrival time (ps)           3481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_bitclk\/q        macrocell42    875    875  3985716  RISE       1
\MIDI2_UART:BUART:tx_state_0\/main_4  macrocell40   2606   3481  3994062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_0\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_bitclk\/q
Path End       : Net_406/main_5
Capture Clock  : Net_406/clock_0
Path slack     : 3994062p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3481
-------------------------------------   ---- 
End-of-path arrival time (ps)           3481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_bitclk\/q  macrocell42    875    875  3985716  RISE       1
Net_406/main_5                  macrocell38   2606   3481  3994062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_406/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:tx_bitclk\/q
Path End       : \MIDI2_UART:BUART:tx_state_2\/main_3
Capture Clock  : \MIDI2_UART:BUART:tx_state_2\/clock_0
Path slack     : 3994062p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3481
-------------------------------------   ---- 
End-of-path arrival time (ps)           3481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_bitclk\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:tx_bitclk\/q        macrocell42    875    875  3985716  RISE       1
\MIDI2_UART:BUART:tx_state_2\/main_3  macrocell41   2606   3481  3994062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:tx_state_2\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3994066p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3477
-------------------------------------   ---- 
End-of-path arrival time (ps)           3477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q               macrocell43    875    875  3985466  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/main_1  macrocell48   2602   3477  3994066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell48         0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_state_0\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_state_0\/clock_0
Path slack     : 3994074p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3469
-------------------------------------   ---- 
End-of-path arrival time (ps)           3469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q       macrocell43    875    875  3985466  RISE       1
\MIDI2_UART:BUART:rx_state_0\/main_1  macrocell43   2594   3469  3994074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3994074p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3469
-------------------------------------   ---- 
End-of-path arrival time (ps)           3469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q       macrocell43    875    875  3985466  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_1  macrocell46   2594   3469  3994074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_0\/q
Path End       : \MIDI2_UART:BUART:rx_status_3\/main_1
Capture Clock  : \MIDI2_UART:BUART:rx_status_3\/clock_0
Path slack     : 3994074p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3469
-------------------------------------   ---- 
End-of-path arrival time (ps)           3469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_0\/q        macrocell43    875    875  3985466  RISE       1
\MIDI2_UART:BUART:rx_status_3\/main_1  macrocell49   2594   3469  3994074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 3994182p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3361
-------------------------------------   ---- 
End-of-path arrival time (ps)           3361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    130    130  3993256  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell125     3231   3361  3994182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell125        0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_last\/q
Path End       : \MIDI1_UART:BUART:rx_state_2\/main_5
Capture Clock  : \MIDI1_UART:BUART:rx_state_2\/clock_0
Path slack     : 3994352p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3191
-------------------------------------   ---- 
End-of-path arrival time (ps)           3191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_last\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_last\/q          macrocell37    875    875  3994352  RISE       1
\MIDI1_UART:BUART:rx_state_2\/main_5  macrocell33   2316   3191  3994352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_state_2\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_last\/q
Path End       : \MIDI2_UART:BUART:rx_state_2\/main_8
Capture Clock  : \MIDI2_UART:BUART:rx_state_2\/clock_0
Path slack     : 3994356p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3187
-------------------------------------   ---- 
End-of-path arrival time (ps)           3187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_last\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_last\/q          macrocell50    875    875  3994356  RISE       1
\MIDI2_UART:BUART:rx_state_2\/main_8  macrocell46   2312   3187  3994356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3994433p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3110
-------------------------------------   ---- 
End-of-path arrival time (ps)           3110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q         macrocell45    875    875  3988542  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/main_3  macrocell44   2235   3110  3994433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 669 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_state_3\/q
Path End       : \MIDI2_UART:BUART:rx_state_3\/main_3
Capture Clock  : \MIDI2_UART:BUART:rx_state_3\/clock_0
Path slack     : 3994433p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3110
-------------------------------------   ---- 
End-of-path arrival time (ps)           3110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_state_3\/q       macrocell45    875    875  3988542  RISE       1
\MIDI2_UART:BUART:rx_state_3\/main_3  macrocell45   2235   3110  3994433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 670 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 3994631p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2912
-------------------------------------   ---- 
End-of-path arrival time (ps)           2912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    130    130  3986449  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell127     2782   2912  3994631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell127        0      0  RISE       1



++++ Path 671 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_load_fifo\/q
Path End       : \MIDI2_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \MIDI2_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3994682p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2190
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3128
-------------------------------------   ---- 
End-of-path arrival time (ps)           3128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_load_fifo\/clock_0                    macrocell44         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_load_fifo\/q            macrocell44      875    875  3987245  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   2253   3128  3994682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 672 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 3995108p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                     -2457
--------------------------------------------   ------- 
End-of-path required time (ps)                 3997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2435
-------------------------------------   ---- 
End-of-path arrival time (ps)           2435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    130    130  3993256  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell127     2305   2435  3995108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell127        0      0  RISE       1



++++ Path 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI1_UART:BUART:rx_status_3\/q
Path End       : \MIDI1_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \MIDI1_UART:BUART:sRX:RxSts\/clock
Path slack     : 3995906p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3744
-------------------------------------   ---- 
End-of-path arrival time (ps)           3744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:rx_status_3\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\MIDI1_UART:BUART:rx_status_3\/q       macrocell36     875    875  3995906  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/status_3  statusicell2   2869   3744  3995906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI1_UART:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 674 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIDI2_UART:BUART:rx_status_3\/q
Path End       : \MIDI2_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \MIDI2_UART:BUART:sRX:RxSts\/clock
Path slack     : 3996458p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   4000000
- Setup time                                      -350
--------------------------------------------   ------- 
End-of-path required time (ps)                 3999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3192
-------------------------------------   ---- 
End-of-path arrival time (ps)           3192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:rx_status_3\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\MIDI2_UART:BUART:rx_status_3\/q       macrocell49     875    875  3996458  RISE       1
\MIDI2_UART:BUART:sRX:RxSts\/status_3  statusicell4   2317   3192  3996458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MIDI2_UART:BUART:sRX:RxSts\/clock                         statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

