# List of Publications

This document contains a chronological list of all my publications. BibTeX style references are available at [references.bib](references.bib). If you have any questions about my work, please get in touch via [email](mailto:kr.nikov@gmail.com).

**<ins>Nikov K.</ins>, Nunez-Yanez J. and Horsnell M., 2015, "Evaluation of Hybrid Run-Time Power Models for the ARM Big.LITTLE Architecture", _IEEE 13th International Conference on Embedded and Ubiquitous Computing_, pp. 205-210, DOI: 10.1109/EUC.2015.32. [**IEEE**](https://ieeexplore.ieee.org/abstract/document/7363640) [**arXiv**](https://arxiv.org/abs/2008.10604) [**BibTeX ID - _nikov2015evaluation_**](references.bib)**

**<ins>Nikov K.</ins>, 2018, "Power Modelling and Analysis on Heterogeneous Embedded Systems", _Doctoral dissertation_, _University of Bristol_. [**PDF**](https://seis.bristol.ac.uk/~eejlny/downloads/kris_thesis.pdf) [**PDF2**](https://www.krisnikov.com/thesis) [**BibTeX ID - _nikov2018power_**](references.bib)**

**<ins>Nikov K</ins>. and Nunez-Yanez J., 2020, "Intra and Inter-Core Power Modelling for Single-ISA Heterogeneous Processors", _Int. J. Embedded Systems_, Vol. 12, No. 3, pp.324–340, DOI: 10.1504/IJES.2020.107046. [**IEL**](https://www.inderscienceonline.com/doi/abs/10.1504/IJES.2020.107046) [**PDF**](https://seis.bristol.ac.uk/~eejlny/downloads/nikov_power.pdf) [**BibTeX ID - _nikov2020intra_**](references.bib)**

**<ins>Nikov K.</ins>, Hosseinabady M., Asenjo R., Rodríguez A., Navarro A. and Nunez-Yanez J., 2020, "High-Performance Simultaneous Multiprocessing for Heterogeneous System-on-Chip", _The Thirteenth International Workshop on Programmability and Architectures for Heterogeneous Multicores_. [**MULTIPROG2020**](https://arxiv.org/abs/2005.07619) [**arXiv**](https://arxiv.org/abs/2008.08883) [**BibTeX ID - _nikov2020highperformance_**](references.bib)**

**Nunez-Yanez J., <ins>Nikov K.</ins>, Eder K. and Hosseinabady M., 2020, "Run-Time Power Modelling in Embedded GPUs with Dynamic Voltage and Frequency Scaling", _Proceedings of the 11th Workshop on Parallel Programming and Run-Time Management Techniques for Many-core Architectures/9th Workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms_, pp. 1-6, DOI: 10.1145/3381427.3381429. [**ACM**](https://dl.acm.org/doi/abs/10.1145/3381427.3381429?casa_token=YAw0BmauSBsAAAAA:M9s9ddR5_6G1K8MKEQnqMckTh64bhcNTb2O3oW5xrvXCB-OzVOjRASRwuqH8KujTlCybjrJ7YPNyWg) [**arXiv**](https://arxiv.org/abs/2006.12176) [**BibTeX ID - _nunez2020run_**](references.bib)**

**Rodríguez A., Navarro A., <ins>Nikov K.</ins>, Nunez-Yanez J., Gran R., Gracia D. S., & Asenjo R., 2022, "Lightweight asynchronous scheduling in heterogeneous reconfigurable systems", _Journal of Systems Architecture_, Vol. 124, p. 102398, DOI: 10.1016/j.sysarc.2022.102398. [**Elsevier**](https://www.sciencedirect.com/science/article/pii/S1383762122000042) [**BibTeX ID - _rodriguez2022lightweight_**](references.bib)**

**<ins>Nikov K.</ins>, Martinez M., Wegener S., Nunez-Yanez J., Chamski Z., Georgiou K. and Eder K., 2022, "Robust and accurate fine-grain power models for embedded systems with no on-chip PMU", __IEEE Embedded Systems Letters__, DOI: 10.1109/LES.2022.3147308. [**IEEE**](https://ieeexplore.ieee.org/document/9695984) [**arXiv**](https://arxiv.org/abs/2106.00565) [**BibTeX ID - _nikov2022robust_**](references.bib)**
