#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Oct 18 18:02:03 2019
# Process ID: 9004
# Current directory: D:/FPGA/Lab03_problem1/Lab03_problem1.runs/design_1_axi_gpio_2_0_synth_1
# Command line: vivado.exe -log design_1_axi_gpio_2_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_gpio_2_0.tcl
# Log file: D:/FPGA/Lab03_problem1/Lab03_problem1.runs/design_1_axi_gpio_2_0_synth_1/design_1_axi_gpio_2_0.vds
# Journal file: D:/FPGA/Lab03_problem1/Lab03_problem1.runs/design_1_axi_gpio_2_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_axi_gpio_2_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_axi_gpio_2_0, cache-ID = 34dfff525f5bebf4.
INFO: [Common 17-206] Exiting Vivado at Fri Oct 18 18:02:14 2019...
