{
    "overridebuffer": {
        "Element32b": [
            {
                "_type": "MCE_RFE_OVERRIDE",
                "_comment": "PHY: Use MCE RAM, RFE ROM",
                "$": "1,0,0,0,4,0"
            },
            {
                "_type": "ADI_2HALFREG_OVERRIDE",
                "_comment": "Tx: Configure PA ramp time, PACTL2.RC=0x1 (in ADI0, set PACTL2[4:3]=0x1)",
                "$": "0,16,0x8,0x8,17,0x1,0x0"
            },
            {
                "_type": "HW_REG_OVERRIDE",
                "_comment": "Rx: Set AGC reference level to 0x1C (default: 0x2E)",
                "$": "0x609C,0x001C"
            },
            {
                "_type": "ELEMENT",
                "_comment": "Set LNA IB offset to 0xF",
                "$": "0x000F8883"
            },
            {
                "_type": "ELEMENT",
                "_comment": "Rx: Set RSSI offset to adjust reported RSSI by -3 dB (default: -2), trimmed for external bias and differential configuration",
                "$": "0x000388A3"
            },
            {
                "_type": "HW_REG_OVERRIDE",
                "_comment": "Set spreading = 8, K = 4",
                "$": "0x5320,0x0F33"
            },
            {
                "_type": "ADI_HALFREG_OVERRIDE",
                "_comment": "Rx: Set anti-aliasing filter bandwidth to 2 (in ADI0, set IFAMPCTL3[7:4]=0x2)",
                "$": "0,61,0xF,0x2"
            },
            {
                "_type": "ELEMENT",
                "_comment": "Set intFreq to 0",
                "$": "0x00000343"
            },
            {
                "_type": "HW_REG_OVERRIDE",
                "_comment": "Set sync Threshold to 0x4E",
                "$": "0x5118,0x004E"
            }
        ]
    }
}