Optimizing Linkage Editor (V.10.02.00.000)        23-Nov-2016 19:29:29

*** Options ***

-subcommand=C:\githubwork\rx631_sample\rx631_sample\Release\rx631_sample.hlk
-noprelink
-nodebug
-rom=D=R,D_1=R_1,D_2=R_2
-nomessage
-list="C:\githubwork\rx631_sample\rx631_sample\Release\rx631_sample.map"
-optimize=safe
-start=B_1,R_1,B_2,R_2,B,R,SU,SI/01000,PResetPRG/0FFE00000,C_1,C_2,C,C$*,D_1,D_2,D,P,PIntPRG,W*,L/0FFE00100,FIXEDVECT/0FFFFFFD0
-nologo
-input="C:\githubwork\rx631_sample\rx631_sample\Release\clock.obj"
-input="C:\githubwork\rx631_sample\rx631_sample\Release\dac.obj"
-input="C:\githubwork\rx631_sample\rx631_sample\Release\dbsct.obj"
-input="C:\githubwork\rx631_sample\rx631_sample\Release\hwsetup.obj"
-input="C:\githubwork\rx631_sample\rx631_sample\Release\intprg.obj"
-input="C:\githubwork\rx631_sample\rx631_sample\Release\port.obj"
-input="C:\githubwork\rx631_sample\rx631_sample\Release\resetprg.obj"
-input="C:\githubwork\rx631_sample\rx631_sample\Release\rx631_sample.obj"
-input="C:\githubwork\rx631_sample\rx631_sample\Release\sbrk.obj"
-input="C:\githubwork\rx631_sample\rx631_sample\Release\sci.obj"
-input="C:\githubwork\rx631_sample\rx631_sample\Release\stack_var_adrs.obj"
-input="C:\githubwork\rx631_sample\rx631_sample\Release\tpu.obj"
-input="C:\githubwork\rx631_sample\rx631_sample\Release\util.obj"
-input="C:\githubwork\rx631_sample\rx631_sample\Release\vecttbl.obj"
-library="C:\githubwork\rx631_sample\rx631_sample\Release\rx631_sample.lib"
-output="C:\githubwork\rx631_sample\rx631_sample\Release\rx631_sample.abs"
-end

*** Error information ***

*** Mapping List ***

SECTION                            START      END         SIZE   ALIGN

B_1
                                  00001000  0000104f        50   1
R_1
                                  00001050  000010a0        51   1
B_2
                                  000010a2  000010a2         0   2
R_2
                                  000010a2  000010a2         0   2
B
                                  000010a4  000014a7       404   4
R
                                  000014a8  00001713       26c   4
SU
                                  00001714  00002313       c00   4
SI
                                  00002314  00002613       300   4
PResetPRG
                                  ffe00000  ffe00034        35   1
C_1
                                  ffe00100  ffe001d1        d2   1
C_2
                                  ffe001d2  ffe003d3       202   2
C
                                  ffe003d4  ffe0045f        8c   4
C$DSEC
                                  ffe00460  ffe00483        24   4
C$BSEC
                                  ffe00484  ffe0049b        18   4
C$VECT
                                  ffe0049c  ffe0089b       400   4
D_1
                                  ffe0089c  ffe008ec        51   1
D_2
                                  ffe008ee  ffe008ee         0   2
D
                                  ffe008f0  ffe00b5b       26c   4
P
                                  ffe00b5c  ffe03539      29de   1
PIntPRG
                                  ffe0353a  ffe03718       1df   1
W_1
                                  ffe03719  ffe03719         0   1
W_2
                                  ffe0371a  ffe0371a         0   2
W
                                  ffe0371c  ffe0371c         0   4
L
                                  ffe0371c  ffe0385c       141   4
$ADDR_C_FFFFFF80
                                  ffffff80  ffffff83         4   1
FIXEDVECT
                                  ffffffd0  ffffffff        30   4
