<!doctype html>
<html lang="en">

	<head>
		<meta charset="utf-8">
		<meta name="viewport" content="width=device-width, initial-scale=1.0">
		<title>Pedro Benedicte - Homepage</title>
		<meta name="Description" content="Pedro Benedicte's homepage.">
		<link href="css/custom.css" rel="stylesheet">
	</head>

	<body><div class="container">

		<div class="row">
			<h1>Pedro Benedicte</h1>

			<h3>Biography</h3>
			<p>
				I am pursuing a PhD in Computer Architecture from <a href="http://www.upc.edu/">UPC-BarcelonaTech</a>. My research is done at <a href="https://www.bsc.es/">Barcelona Supercomputing Center</a>, focused on architectures for Real-Time Systems and Probabilistic Timing Analysis. My advisors are <a href="https://personals.ac.upc.edu/fcazorla">Dr. Francisco J. Cazorla</a>, <a href="https://personals.ac.upc.edu/jabella">Dr. Jaume Abella</a> and Dr. Carles Hernandez.
			</p>

			<h3>Degrees</h3>
			<p>
				I obtained a BSc in Informatics Engineering with a specialization in Computer Engineering and a MSc in Innovation and Research in Informatics with a specialization in High Performance Computing, both from <a href="http://www.upc.edu">UPC-BarcelonaTech</a>. I spent the last year of my BSc in <a href="http://www.northeastern.edu">Northeastern University</a>, in Boston.
				<br>
				My master thesis <a href="http://upcommons.upc.edu/bitstream/handle/2117/105978/118462.pdf">"On the Analysis of the Timing Behaviour
of Time Randomised Caches"</a> was done under the supervision of <a href="https://personals.ac.upc.edu/fcazorla">Dr. Francisco J. Cazorla</a> and <a href="https://personals.ac.upc.edu/jabella">Dr. Jaume Abella</a>.
			</p>

			<h3>Current research</h3>
			<p>
				My current research focuses on the computer architecture of Real-Time Systems. Specifically, we aim to increase guaranteed performance in those systems by using techniques commonly found in High Performance Computers. In order to implement those features, we take advantage of Probabilistic Timing Analysis techniques.
			</p>

			<h3>Publications</h3>
				<ul>
					<!-- 2020 -->

					<!-- 2019 -->
					<li>
						<a href="https://doi.org/10.1109/SBAC-PAD.2019.00027">[DOI]</a>
						<a href="https://upcommons.upc.edu/bitstream/handle/2117/175118/main.pdf">[PDF]</a>
						<strong>Performance Analysis and Optimization of Automotive GPUs</strong><br>
						<i>F. Mazzocchetti, P. Benedicte, H. Tabani, L. Kosmidis, J. Abella, F. J. Cazorla</i><br>
						International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD), 2019
					</li>

					<li>
						<a href="https://doi.org/10.1016/j.sysarc.2018.12.007">[DOI]</a>
						<strong>Locality-aware Cache Random Replacement Policies</strong><br>
						<i>P. Benedicte, C. Hernandez J. Abella, F. J. Cazorla</i><br>
						Journal of Systems Architecture (JSA), 2019
					</li>

					<li>
						<a href="https://doi.org/10.23919/DATE.2019.8714877">[DOI]</a>
						<a href="https://upcommons.upc.edu/bitstream/handle/2117/133941/LAEC%20Look-Ahead%20Error%20Correction%20Codes%20in.pdf">[PDF]</a>
						<strong>LAEC: Look-Ahead Error Correction Codes in Embedded Processors L1 Data Cache</strong><br>
						<i>P. Benedicte, C. Hernandez J. Abella, F. J. Cazorla</i><br>
						Design, Automation and Test in Europe (DATE), 2019
					</li>

					<li>
						<a href="https://doi.org/10.1145/3287624.3287655">[DOI]</a>						
						<strong>Towards Limiting the Impact of Timing Anomalies in Complex Real-Time Processors</strong><br>
						<i>P. Benedicte, J. Abella, C. Hernandez, E. Mezzetti, F. J. Cazorla</i><br>
						Asia and South Pacific Design Automation Conference (ASPDAC), 2019
					</li>

					<!-- 2018 -->
					<li>
						<a href="http://doi.org/10.4230/LIPIcs.ECRTS.2018.3">[DOI]</a>
						<a href="http://drops.dagstuhl.de/opus/volltexte/2018/9000/pdf/LIPIcs-ECRTS-2018-3.pdf">[PDF]</a>
						<strong>HWP: Hardware Support to Reconcile Cache Energy, Complexity, Performance and WCET estimates in Multicore Real-Time Systems</strong><br>
						<i>P. Benedicte, C. Hernandez J. Abella, F. J. Cazorla</i><br>
						EUROMICRO Conference on Real-Time Systems (ECRTS), 2018
					</li>

					<li>
						<a href="https://doi.org/10.1145/3167132.3167197">[DOI]</a>
						<strong>RPR: A Random Replacement Policy with Limited Pathological Replacements</strong><br>
						<i>P. Benedicte, C. Hernandez J. Abella, F. J. Cazorla</i><br>
						ACM Symposium on Applied Computing (SAC), 2018
					</li>

					<li>
						<a href="https://doi.org/10.23919/DATE.2018.8342052">[DOI]</a>
						<strong>Design and Integration of Hierarchical-Placement Multi-level Caches for Real-Time Systems</strong><br>
						<i>P. Benedicte, C. Hernandez, J. Abella, F. J. Cazorla</i><br>
						Design, Automation and Test in Europe (DATE), 2018
					</li>

					<!-- 2016 -->
					<li>
						<a href="https://doi.org/10.1109/INDIN.2016.7819140">[DOI]</a>
						<a href="https://upcommons.upc.edu/bitstream/handle/2117/100493/A%2bConfidence%2bAssessment%2bof%2bWCET%2bEstimates.pdf">[PDF]</a>
						<strong>A confidence assessment of WCET estimates for software time randomized caches</strong><br>
						<i>P. Benedicte, L. Kosmidis, E. Quiñones, J. Abella, F. J. Cazorla</i><br>
						IEEE International Conference on Industrial Informatics (INDIN), 2016
					</li>

					<li>
						<a href="https://doi.org/10.1109/SIES.2016.7509421">[DOI]</a>
						<a href="https://upcommons.upc.edu/bitstream/handle/2117/96651/Modelling%2bthe%2bConfidence.pdf">[PDF]</a>
						<strong>Modelling the confidence of timing analysis for time randomised caches</strong><br>
						<i>P. Benedicte, L. Kosmidis, E. Quiñones, J. Abella, F. J. Cazorla</i><br>
						IEEE Symposium on Industrial Embedded Systems (SIES), 2016
					</li>
				</ul>

			<h3>Honors</h3>
				<ul>
					<li> FPU Grant <i>2016-2020</i> </li>
					<li>BSC Severo Ochoa Excellence Scholarship <i>2014-2016</i></li>
					<li>Winner team of the IV Spanish Parallel Programming Contest <i>2014</i><br>
						Team composition: <a href=http://people.ac.upc.edu/asegura>Albert Segura</a>, Pedro Benedicte</li>
					<li> Collaboration grant with the Computer Architecture department of UPC <i>2013</i></li>
				</ul>

			<h3>Contact</h3>
				<p>
					Mail: <a href="mailto:pedro@benedicte.org"> pedro@benedicte.org</a><br>
					<a href="https://www.linkedin.com/in/pedrobenedicte"> LinkedIn</a><br>
					<a href="https://scholar.google.es/citations?user=9RM5ZGwAAAAJ"> Google Scholar</a>
				</p>

			<!-- Footer -->
			<hr />
			<h6>Last updated: August 2019</h6>

		</div>

	</div></body>

</html>
