module clock_div
#(parameter DIVISOR = 16)
(
input clk,
output reg div_clk);

reg [31:0] count;
integer max = (DIVISOR-1)/2;

assign count_test = count;

initial
	begin
	div_clk <= 1'b0;
	count <= 32'h0000;
	end
	
always @ (posedge clk)
begin
	count <= count + 1;
	
	if (count > max)
		begin
		count <= 32'h0000;
		div_clk <= ~div_clk;
		end
	
end
endmodule
