<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix Kernel: CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix Kernel
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Kernel Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ab3232e4022e8b8de81cb8900345a744b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab3232e4022e8b8de81cb8900345a744b">__intel_cpuid_init2</a> (0x00000007, 0x1, _1)</td></tr>
<tr class="separator:ab3232e4022e8b8de81cb8900345a744b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a3b1210ff8d75568c203be7c0eed87d4c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:add1fd47a91de2dc9411cea161fc0b9f2"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa4ba66c21edbced32e67c9c02c7df58a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 3</td></tr>
<tr class="separator:aa4ba66c21edbced32e67c9c02c7df58a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a781e6938a2b1c0dec04e5732f540fcc0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RAO_INT</b>: 1</td></tr>
<tr class="memdesc:a781e6938a2b1c0dec04e5732f540fcc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">RAO-INT.  <a href="../../d1/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d183_1_1_0d187.html#a781e6938a2b1c0dec04e5732f540fcc0">More...</a><br /></td></tr>
<tr class="separator:a781e6938a2b1c0dec04e5732f540fcc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53448fa95b657daf921d62383b670897"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI</b>: 1</td></tr>
<tr class="memdesc:a53448fa95b657daf921d62383b670897"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX Vector Neural Network Instructions (XNNI) (VEX encoded)  <a href="../../d1/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d183_1_1_0d187.html#a53448fa95b657daf921d62383b670897">More...</a><br /></td></tr>
<tr class="separator:a53448fa95b657daf921d62383b670897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa20422fc321f55b5f936ef71eb91969"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_BF16</b>: 1</td></tr>
<tr class="memdesc:afa20422fc321f55b5f936ef71eb91969"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 instructions for bfloat16 numbers.  <a href="../../d1/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d183_1_1_0d187.html#afa20422fc321f55b5f936ef71eb91969">More...</a><br /></td></tr>
<tr class="separator:afa20422fc321f55b5f936ef71eb91969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66868bfe23f9c04e0c1db410dfcb4bdc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a66868bfe23f9c04e0c1db410dfcb4bdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d1/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d183_1_1_0d187.html#a66868bfe23f9c04e0c1db410dfcb4bdc">More...</a><br /></td></tr>
<tr class="separator:a66868bfe23f9c04e0c1db410dfcb4bdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94626d71e98acd14eff39aa5c988b12c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CMPCCXADD</b>: 1</td></tr>
<tr class="memdesc:a94626d71e98acd14eff39aa5c988b12c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMPccXADD.  <a href="../../d1/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d183_1_1_0d187.html#a94626d71e98acd14eff39aa5c988b12c">More...</a><br /></td></tr>
<tr class="separator:a94626d71e98acd14eff39aa5c988b12c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01d46e4c8dcf8b39def383500c0e78e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ARCHPERFMONEXT</b>: 1</td></tr>
<tr class="memdesc:a01d46e4c8dcf8b39def383500c0e78e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Performance Monitoring Extended Leaf (EAX=23h)  <a href="../../d1/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d183_1_1_0d187.html#a01d46e4c8dcf8b39def383500c0e78e5">More...</a><br /></td></tr>
<tr class="separator:a01d46e4c8dcf8b39def383500c0e78e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b9b091a03bba8edf66f29b8c6649813"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a0b9b091a03bba8edf66f29b8c6649813"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d1/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d183_1_1_0d187.html#a0b9b091a03bba8edf66f29b8c6649813">More...</a><br /></td></tr>
<tr class="separator:a0b9b091a03bba8edf66f29b8c6649813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a489a48aa89ccca832f585edc53362351"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ZERO_REP_MOVSB</b>: 1</td></tr>
<tr class="memdesc:a489a48aa89ccca832f585edc53362351"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length MOVSB.  <a href="../../d1/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d183_1_1_0d187.html#a489a48aa89ccca832f585edc53362351">More...</a><br /></td></tr>
<tr class="separator:a489a48aa89ccca832f585edc53362351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8777e3f90649a0de967af192b619f95d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_STOSB</b>: 1</td></tr>
<tr class="memdesc:a8777e3f90649a0de967af192b619f95d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length STOSB.  <a href="../../d1/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d183_1_1_0d187.html#a8777e3f90649a0de967af192b619f95d">More...</a><br /></td></tr>
<tr class="separator:a8777e3f90649a0de967af192b619f95d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace3a3ec4c0ff5f6dfe7e4fe8435bac4d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_CMPSB_SCASB</b>: 1</td></tr>
<tr class="memdesc:ace3a3ec4c0ff5f6dfe7e4fe8435bac4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length CMPSB and SCASB.  <a href="../../d1/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d183_1_1_0d187.html#ace3a3ec4c0ff5f6dfe7e4fe8435bac4d">More...</a><br /></td></tr>
<tr class="separator:ace3a3ec4c0ff5f6dfe7e4fe8435bac4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaa49333409d8c9b7802f8efd9402809"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 4</td></tr>
<tr class="memdesc:acaa49333409d8c9b7802f8efd9402809"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d1/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d183_1_1_0d187.html#acaa49333409d8c9b7802f8efd9402809">More...</a><br /></td></tr>
<tr class="separator:acaa49333409d8c9b7802f8efd9402809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10ee544ffe1ab360075bb5b57e3084d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FRED</b>: 1</td></tr>
<tr class="memdesc:a10ee544ffe1ab360075bb5b57e3084d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Return and Event Delivery.  <a href="../../d1/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d183_1_1_0d187.html#a10ee544ffe1ab360075bb5b57e3084d4">More...</a><br /></td></tr>
<tr class="separator:a10ee544ffe1ab360075bb5b57e3084d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadc6d88a786a4b3b02b3389ff3c4c5e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LKGS</b>: 1</td></tr>
<tr class="memdesc:aadc6d88a786a4b3b02b3389ff3c4c5e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">LKGS Instruction.  <a href="../../d1/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d183_1_1_0d187.html#aadc6d88a786a4b3b02b3389ff3c4c5e4">More...</a><br /></td></tr>
<tr class="separator:aadc6d88a786a4b3b02b3389ff3c4c5e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15ead9a6bc54ee825fffd276a091e6d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WRMSRNS</b>: 1</td></tr>
<tr class="memdesc:a15ead9a6bc54ee825fffd276a091e6d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">WRMSRNS instruction.  <a href="../../d1/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d183_1_1_0d187.html#a15ead9a6bc54ee825fffd276a091e6d3">More...</a><br /></td></tr>
<tr class="separator:a15ead9a6bc54ee825fffd276a091e6d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25ee4d0e05f96eedbd797cb61f3f976b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a25ee4d0e05f96eedbd797cb61f3f976b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d1/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d183_1_1_0d187.html#a25ee4d0e05f96eedbd797cb61f3f976b">More...</a><br /></td></tr>
<tr class="separator:a25ee4d0e05f96eedbd797cb61f3f976b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab05cd5e181529a5a04fcb85c8a7eaba8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_FP16</b>: 1</td></tr>
<tr class="memdesc:ab05cd5e181529a5a04fcb85c8a7eaba8"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMX instructions for FP16 numbers.  <a href="../../d1/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d183_1_1_0d187.html#ab05cd5e181529a5a04fcb85c8a7eaba8">More...</a><br /></td></tr>
<tr class="separator:ab05cd5e181529a5a04fcb85c8a7eaba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a603b2bd4581d38216386d1fbac9f0476"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HRESET</b>: 1</td></tr>
<tr class="memdesc:a603b2bd4581d38216386d1fbac9f0476"><td class="mdescLeft">&#160;</td><td class="mdescRight">HRESET instruction, IA32_HRESET_ENABLE MSR, and Processor History Reset Leaf (EAX=20h)  <a href="../../d1/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d183_1_1_0d187.html#a603b2bd4581d38216386d1fbac9f0476">More...</a><br /></td></tr>
<tr class="separator:a603b2bd4581d38216386d1fbac9f0476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fecf3dd75eb3e8c86beb70dcb9fe614"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_IFMA</b>: 1</td></tr>
<tr class="memdesc:a8fecf3dd75eb3e8c86beb70dcb9fe614"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX IFMA instructions.  <a href="../../d1/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d183_1_1_0d187.html#a8fecf3dd75eb3e8c86beb70dcb9fe614">More...</a><br /></td></tr>
<tr class="separator:a8fecf3dd75eb3e8c86beb70dcb9fe614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab91e041bc7e95b283b384760d6353963"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b>: 2</td></tr>
<tr class="memdesc:ab91e041bc7e95b283b384760d6353963"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d1/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d183_1_1_0d187.html#ab91e041bc7e95b283b384760d6353963">More...</a><br /></td></tr>
<tr class="separator:ab91e041bc7e95b283b384760d6353963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac641394406edb20e46f6c66cfeedbbc7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LAM</b>: 1</td></tr>
<tr class="memdesc:ac641394406edb20e46f6c66cfeedbbc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear Address Masking.  <a href="../../d1/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d183_1_1_0d187.html#ac641394406edb20e46f6c66cfeedbbc7">More...</a><br /></td></tr>
<tr class="separator:ac641394406edb20e46f6c66cfeedbbc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa968ca097a3ff4415615905918b1d8b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MSRLIST</b>: 1</td></tr>
<tr class="memdesc:aa968ca097a3ff4415615905918b1d8b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDMSRLIST and WRMSRLIST instructions, and the IA32_BARRIER MSR.  <a href="../../d1/d38/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d183_1_1_0d187.html#aa968ca097a3ff4415615905918b1d8b5">More...</a><br /></td></tr>
<tr class="separator:aa968ca097a3ff4415615905918b1d8b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add1fd47a91de2dc9411cea161fc0b9f2"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:add1fd47a91de2dc9411cea161fc0b9f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08f0cb3471b12ab41ed4b6525a3b27ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a08f0cb3471b12ab41ed4b6525a3b27ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b1210ff8d75568c203be7c0eed87d4c"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a3b1210ff8d75568c203be7c0eed87d4c">EAX</a></td></tr>
<tr class="separator:a3b1210ff8d75568c203be7c0eed87d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affd446d28061b83d7aaa46d5292374a2"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aab2bc21313a25d703cf9cc43101cd887"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:abbdc5fdc4f7d9e35dc268ffb3d858a49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PPIN</b>: 1</td></tr>
<tr class="memdesc:abbdc5fdc4f7d9e35dc268ffb3d858a49"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_PPIN and IA32_PPIN_CTL MSRs.  <a href="../../de/d43/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d184_1_1_0d189.html#abbdc5fdc4f7d9e35dc268ffb3d858a49">More...</a><br /></td></tr>
<tr class="separator:abbdc5fdc4f7d9e35dc268ffb3d858a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cd96f8174953c280011266227054372"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 31</td></tr>
<tr class="memdesc:a0cd96f8174953c280011266227054372"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/d43/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d184_1_1_0d189.html#a0cd96f8174953c280011266227054372">More...</a><br /></td></tr>
<tr class="separator:a0cd96f8174953c280011266227054372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab2bc21313a25d703cf9cc43101cd887"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aab2bc21313a25d703cf9cc43101cd887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a495df68b6c2b5e31658596220b77fa34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a495df68b6c2b5e31658596220b77fa34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affd446d28061b83d7aaa46d5292374a2"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#affd446d28061b83d7aaa46d5292374a2">EBX</a></td></tr>
<tr class="separator:affd446d28061b83d7aaa46d5292374a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14ff338144a60683cfc2b03271b5981e"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a6c726573426ade6b603aa99f5db6008e"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a462abed91949288f351ecf5a7b690892"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="memdesc:a462abed91949288f351ecf5a7b690892"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d1/d32/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d185_1_1_0d191.html#a462abed91949288f351ecf5a7b690892">More...</a><br /></td></tr>
<tr class="separator:a462abed91949288f351ecf5a7b690892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c726573426ade6b603aa99f5db6008e"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a6c726573426ade6b603aa99f5db6008e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ad654cc739faa765534ee7318421a40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a1ad654cc739faa765534ee7318421a40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14ff338144a60683cfc2b03271b5981e"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a14ff338144a60683cfc2b03271b5981e">ECX</a></td></tr>
<tr class="separator:a14ff338144a60683cfc2b03271b5981e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7951213798fd05880383ff4bcaac6474"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a6571ab240a935770cd6c27d13a8ea1d0"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac59755091a0925a484911f4d08725f5b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 4</td></tr>
<tr class="memdesc:ac59755091a0925a484911f4d08725f5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/dc0/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d186_1_1_0d193.html#ac59755091a0925a484911f4d08725f5b">More...</a><br /></td></tr>
<tr class="separator:ac59755091a0925a484911f4d08725f5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad303d2ec1dab8d564dc0774ded183c5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI_INT8</b>: 1</td></tr>
<tr class="memdesc:ad303d2ec1dab8d564dc0774ded183c5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX VNNI INT8 instructions.  <a href="../../d8/dc0/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d186_1_1_0d193.html#ad303d2ec1dab8d564dc0774ded183c5a">More...</a><br /></td></tr>
<tr class="separator:ad303d2ec1dab8d564dc0774ded183c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a0a4b225bea6071f20d0792d639d281"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_NE_CONVERT</b>: 1</td></tr>
<tr class="memdesc:a7a0a4b225bea6071f20d0792d639d281"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX NE CONVERT instructions.  <a href="../../d8/dc0/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d186_1_1_0d193.html#a7a0a4b225bea6071f20d0792d639d281">More...</a><br /></td></tr>
<tr class="separator:a7a0a4b225bea6071f20d0792d639d281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a637f468bf265654e3c8270b3932b3538"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 8</td></tr>
<tr class="memdesc:a637f468bf265654e3c8270b3932b3538"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/dc0/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d186_1_1_0d193.html#a637f468bf265654e3c8270b3932b3538">More...</a><br /></td></tr>
<tr class="separator:a637f468bf265654e3c8270b3932b3538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a4a2fe27ae171a99c9b677b540682eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHIT</b>: 1</td></tr>
<tr class="memdesc:a8a4a2fe27ae171a99c9b677b540682eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHIT0 and PREFETCHIT1 instructions.  <a href="../../d8/dc0/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d186_1_1_0d193.html#a8a4a2fe27ae171a99c9b677b540682eb">More...</a><br /></td></tr>
<tr class="separator:a8a4a2fe27ae171a99c9b677b540682eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebfb6bead5a67bc1e9ea4b22951d7733"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 17</td></tr>
<tr class="memdesc:aebfb6bead5a67bc1e9ea4b22951d7733"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/dc0/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d186_1_1_0d193.html#aebfb6bead5a67bc1e9ea4b22951d7733">More...</a><br /></td></tr>
<tr class="separator:aebfb6bead5a67bc1e9ea4b22951d7733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6571ab240a935770cd6c27d13a8ea1d0"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a6571ab240a935770cd6c27d13a8ea1d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ccd1f6f4749550971c589bf9bfd4eb0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a8ccd1f6f4749550971c589bf9bfd4eb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7951213798fd05880383ff4bcaac6474"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a7951213798fd05880383ff4bcaac6474">EDX</a></td></tr>
<tr class="separator:a7951213798fd05880383ff4bcaac6474"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00702">702</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ab3232e4022e8b8de81cb8900345a744b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3232e4022e8b8de81cb8900345a744b">&#9670;&nbsp;</a></span>__intel_cpuid_init2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CPU::x86::Intel::CPUID0x00000007_1::__intel_cpuid_init2 </td>
          <td>(</td>
          <td class="paramtype">0x00000007&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x1&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">_1&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="a3b1210ff8d75568c203be7c0eed87d4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b1210ff8d75568c203be7c0eed87d4c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affd446d28061b83d7aaa46d5292374a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affd446d28061b83d7aaa46d5292374a2">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14ff338144a60683cfc2b03271b5981e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14ff338144a60683cfc2b03271b5981e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7951213798fd05880383ff4bcaac6474"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7951213798fd05880383ff4bcaac6474">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html">CPUID0x00000007_1</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
