[2023-08-17 16:52:29 UTC] vlib work && vlog -writetoplevels questa.tops '-timescale' '1ns/1ns' design.sv testbench.sv  && vsim -f questa.tops -batch -do "vsim -voptargs=+acc=npr; run -all; exit" -voptargs=+acc=npr 
QuestaSim-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
Start time: 12:52:30 on Aug 17,2023
vlog -writetoplevels questa.tops -timescale 1ns/1ns design.sv testbench.sv 
-- Compiling package testbench_sv_unit
-- Compiling module top

Top level modules:
	top
End time: 12:52:30 on Aug 17,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
# vsim top -batch -do "vsim -voptargs=+acc=npr; run -all; exit" -voptargs="+acc=npr" 
# Start time: 12:52:30 on Aug 17,2023
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 2021.3 linux_x86_64 Jul 13 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# ** Warning: License feature 'msimhdlsim' will expire in 14 days.
# Loading sv_std.std
# Loading work.testbench_sv_unit(fast)
# Loading work.top(fast)
# 
# vsim -voptargs=+acc=npr
# run -all
# write enabled and the data is: data_in=9 count 0
# write enabled and the data is: data_in=37 count 1
# write enabled and the data is: data_in=49 count 2
# write enabled and the data is: data_in=17 count 3
# write enabled and the data is: data_in=46 count 4
# write enabled and the data is: data_in=1 count 5
# write enabled and the data is: data_in=40 count 6
# write enabled and the data is: data_in=1 count 7
# write enabled and the data is: data_in=17 count 8
# write enabled and the data is: data_in=22 count 9
# write enabled and the data is: data_in=45 count 10
# write enabled and the data is: data_in=23 count 11
# write enabled and the data is: data_in=21 count 12
# write enabled and the data is: data_in=18 count 13
# write enabled and the data is: data_in=33 count 14
# write enabled and the data is: data_in=23 count 15
# FIFO IS FULL
# FIFO IS FULL
# FIFO IS FULL
# FIFO IS FULL
# data without crc :9 37 49 17 46 1 40 1 17 22 45 23 21 18 33 23
# data with crc 9 32805 32817 17 46 32769 40 32769 17 32790 45 23 32789 18 33 23
# Peeked data with crc: 9 count 15
# Peeked data with crc: 32805 count 14
# Peeked data with crc: 32817 count 13
# Peeked data with crc: 17 count 12
# Peeked data with crc: 46 count 11
# Peeked data with crc: 32769 count 10
# Peeked data with crc: 40 count 9
# Peeked data with crc: 32769 count 8
# Peeked data with crc: 17 count 7
# Peeked data with crc: 32790 count 6
# Peeked data with crc: 45 count 5
# Peeked data with crc: 23 count 4
# Peeked data with crc: 32789 count 3
# Peeked data with crc: 18 count 2
# Peeked data with crc: 33 count 1
# FIFO IS EMPTY
# FIFO IS EMPTY
# FIFO IS EMPTY
# FIFO IS EMPTY
# FIFO IS EMPTY
# exit
# End time: 12:52:31 on Aug 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
