// Seed: 2639576011
module module_0 (
    input wire id_0,
    output tri1 id_1,
    output tri1 id_2,
    input tri id_3,
    output supply1 id_4,
    output supply1 id_5,
    input wor id_6,
    input wor id_7,
    input uwire id_8,
    input wire id_9,
    input wire id_10,
    output wand id_11
);
  assign #1 id_11 = 1;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    output tri1 id_2,
    input supply1 id_3,
    output tri1 id_4,
    input tri id_5,
    input wand id_6,
    output logic id_7,
    input supply1 id_8
);
  initial @(posedge 1) id_7 <= 1;
  module_0(
      id_3, id_1, id_1, id_8, id_4, id_1, id_6, id_6, id_3, id_0, id_8, id_4
  );
endmodule
