[%General]
%3Csource%3E=
%3Cfilename%3E=E:/AES128_Fpga/AES_TOP/AES128_pipelined/Round.vhd
%3Cclass%3E=108
%3Cbasename%3E=Round
%3Cpackage%3E=false

[Data]
%3CgenericOrder%3E=DATA_W
%3CportOrder%3E=clk, reset, data_valid_in, key_valid_in, data_in, round_key, valid_out, data_out
%3Ccompdecl%3E="COMPONENT Round IS\n<indent>\nGENERIC (\n<indent>\nDATA_W<tab:1> : INTEGER := 128\n<outdent>\n);\nPORT (\n<indent>\nclk<tab:1> : IN STD_LOGIC;\nreset<tab:1> : IN STD_LOGIC;\ndata_valid_in<tab:1> : IN STD_LOGIC;\nkey_valid_in<tab:1> : IN STD_LOGIC;\ndata_in<tab:1> : IN STD_LOGIC_VECTOR(DATA_W - 1 DOWNTO 0);\nround_key<tab:1> : IN STD_LOGIC_VECTOR(DATA_W - 1 DOWNTO 0);\nvalid_out<tab:1> : OUT STD_LOGIC;\ndata_out<tab:1> : OUT STD_LOGIC_VECTOR(DATA_W - 1 DOWNTO 0)\n<outdent>\n);\n<outdent>\nEND COMPONENT;\n\n"
DATA_W\category=109
DATA_W\port=0
DATA_W\alias=DATA_W
DATA_W\init\Constant\value=128
DATA_W\init\Constant\size=-1
DATA_W\init\Constant\tclass=302
Round\category=108
Round\port=0
Round\alias=Round
U_KEY\category=106
U_KEY\port=0
U_KEY\alias=U_KEY
U_MIX\category=106
U_MIX\port=0
U_MIX\alias=U_MIX
U_SH\category=106
U_SH\port=0
U_SH\alias=U_SH
U_SUB\category=106
U_SUB\port=0
U_SUB\alias=U_SUB
clk\category=114
clk\port=1
clk\alias=clk
data_in\category=114
data_in\port=1
data_in\alias=data_in
data_in\type\Type\range\Range\dir=0
data_in\type\Type\range\Range\left\Binop\op=419
data_in\type\Type\range\Range\left\Binop\left\Signal\entry=Round::DATA_W
data_in\type\Type\range\Range\left\Binop\right\Constant\value=1
data_in\type\Type\range\Range\left\Binop\right\Constant\size=-1
data_in\type\Type\range\Range\left\Binop\right\Constant\tclass=302
data_in\type\Type\range\Range\right\Constant\value=0
data_in\type\Type\range\Range\right\Constant\size=-1
data_in\type\Type\range\Range\right\Constant\tclass=302
data_mix2key\category=114
data_mix2key\port=0
data_mix2key\alias=data_mix2key
data_mix2key\type\Type\range\Range\dir=0
data_mix2key\type\Type\range\Range\left\Binop\op=419
data_mix2key\type\Type\range\Range\left\Binop\left\Signal\entry=Round::DATA_W
data_mix2key\type\Type\range\Range\left\Binop\right\Constant\value=1
data_mix2key\type\Type\range\Range\left\Binop\right\Constant\size=-1
data_mix2key\type\Type\range\Range\left\Binop\right\Constant\tclass=302
data_mix2key\type\Type\range\Range\right\Constant\value=0
data_mix2key\type\Type\range\Range\right\Constant\size=-1
data_mix2key\type\Type\range\Range\right\Constant\tclass=302
data_out\category=114
data_out\port=2
data_out\alias=data_out
data_out\type\Type\range\Range\dir=0
data_out\type\Type\range\Range\left\Binop\op=419
data_out\type\Type\range\Range\left\Binop\left\Signal\entry=Round::DATA_W
data_out\type\Type\range\Range\left\Binop\right\Constant\value=1
data_out\type\Type\range\Range\left\Binop\right\Constant\size=-1
data_out\type\Type\range\Range\left\Binop\right\Constant\tclass=302
data_out\type\Type\range\Range\right\Constant\value=0
data_out\type\Type\range\Range\right\Constant\size=-1
data_out\type\Type\range\Range\right\Constant\tclass=302
data_shift2mix\category=114
data_shift2mix\port=0
data_shift2mix\alias=data_shift2mix
data_shift2mix\type\Type\range\Range\dir=0
data_shift2mix\type\Type\range\Range\left\Binop\op=419
data_shift2mix\type\Type\range\Range\left\Binop\left\Signal\entry=Round::DATA_W
data_shift2mix\type\Type\range\Range\left\Binop\right\Constant\value=1
data_shift2mix\type\Type\range\Range\left\Binop\right\Constant\size=-1
data_shift2mix\type\Type\range\Range\left\Binop\right\Constant\tclass=302
data_shift2mix\type\Type\range\Range\right\Constant\value=0
data_shift2mix\type\Type\range\Range\right\Constant\size=-1
data_shift2mix\type\Type\range\Range\right\Constant\tclass=302
data_sub2shift\category=114
data_sub2shift\port=0
data_sub2shift\alias=data_sub2shift
data_sub2shift\type\Type\range\Range\dir=0
data_sub2shift\type\Type\range\Range\left\Binop\op=419
data_sub2shift\type\Type\range\Range\left\Binop\left\Signal\entry=Round::DATA_W
data_sub2shift\type\Type\range\Range\left\Binop\right\Constant\value=1
data_sub2shift\type\Type\range\Range\left\Binop\right\Constant\size=-1
data_sub2shift\type\Type\range\Range\left\Binop\right\Constant\tclass=302
data_sub2shift\type\Type\range\Range\right\Constant\value=0
data_sub2shift\type\Type\range\Range\right\Constant\size=-1
data_sub2shift\type\Type\range\Range\right\Constant\tclass=302
data_valid_in\category=114
data_valid_in\port=1
data_valid_in\alias=data_valid_in
key_valid_in\category=114
key_valid_in\port=1
key_valid_in\alias=key_valid_in
reset\category=114
reset\port=1
reset\alias=reset
round_key\category=114
round_key\port=1
round_key\alias=round_key
round_key\type\Type\range\Range\dir=0
round_key\type\Type\range\Range\left\Binop\op=419
round_key\type\Type\range\Range\left\Binop\left\Signal\entry=Round::DATA_W
round_key\type\Type\range\Range\left\Binop\right\Constant\value=1
round_key\type\Type\range\Range\left\Binop\right\Constant\size=-1
round_key\type\Type\range\Range\left\Binop\right\Constant\tclass=302
round_key\type\Type\range\Range\right\Constant\value=0
round_key\type\Type\range\Range\right\Constant\size=-1
round_key\type\Type\range\Range\right\Constant\tclass=302
valid_mix2key\category=114
valid_mix2key\port=0
valid_mix2key\alias=valid_mix2key
valid_out\category=114
valid_out\port=2
valid_out\alias=valid_out
valid_shift2mix\category=114
valid_shift2mix\port=0
valid_shift2mix\alias=valid_shift2mix
valid_sub2shift\category=114
valid_sub2shift\port=0
valid_sub2shift\alias=valid_sub2shift
